# Fri Mar 13 20:32:29 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 101MB peak: 104MB)

@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 306MB peak: 308MB)

@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Tristate driver MEM_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Tristate driver MEM_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Tristate driver MEM_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Tristate driver MEM_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MEM_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Tristate driver MMIO_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Tristate driver MMIO_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Tristate driver MMIO_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Tristate driver MMIO_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) on net MMIO_AXI_0_W_BITS_WID_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_ReadDataController_Z85_layer1(verilog) (flattening)
Dissolving instances under view:work.caxi4interconnect_ReadDataController_Z84_layer1(verilog) (flattening)
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Removing sequential instance _T_650[20:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing sequential instance _T_282[25:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing sequential instance _T_278[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX1172 :"c:\users\public\documents\libero\solution\libero_project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":50:0:50:5|User-specified initial value defined for instance reset_syn_0_0.reset_syn_0_0.dff_1 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution\libero_project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":38:0:38:5|User-specified initial value defined for instance reset_syn_0_0.reset_syn_0_0.dff_0 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution\libero_project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":50:0:50:5|User-specified initial value defined for instance reset_syn_1_0.reset_syn_1_0.dff_1 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution\libero_project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":38:0:38:5|User-specified initial value defined for instance reset_syn_1_0.reset_syn_1_0.dff_0 is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 301MB peak: 357MB)

@N: FX403 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.UART_apb_UART_apb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance UART_apb_0.UART_apb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance UART_apb_0.UART_apb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z2_layer1(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z2_layer1(verilog) instance stxs_bitcnt[4:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":286:0:286:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z2_layer1(verilog) instance spi_clk_count[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":734:2:734:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog) instance MIV_RV32IMA_L1_AXI_TLTO_AXI4._T_298[4:0] 
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_1.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_2.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_3.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_5.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_6.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_7.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_8.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[27] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[28] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[29] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[30] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[31] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Register bit MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user\[0\][6] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][6] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[9:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param[15:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source[9:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[11:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 12 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.Queue_5.ram_param[10:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.Queue_5.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[27] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[28] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[29] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[30] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[31] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AXI_QUEUE.ram_size[1:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[12:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_3.v":176:2:176:7|Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_2.saved_address[0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[15:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[10:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[3:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 4 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":90:2:90:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_cmd[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_tag[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit pstore1_cmd[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1662:25:1662:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1836:18:1836:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1671:19:1671:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1727:19:1727:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_icache_icache.v":238:18:238:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog))
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151_1[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[30] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[29] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[28] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[27] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[26] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[25] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[24] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[23] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[22] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[21] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[20] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[19] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[18] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_mul_div.v":405:2:405:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|RAM ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|RAM ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_0(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_1(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_0(verilog)) is 2 words by 7 bits.
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlerror_error.v":405:2:405:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlerror_error.v":405:2:405:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_191[9:0] 
Encoding state machine sram_curr_state[5:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine rd_curr_state[4:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   101 -> 10000
Encoding state machine wr_curr_state[4:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine req_curr_state[2:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":730:3:730:8|Removing sequential instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.raddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.rd_curr_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":687:3:687:8|Removing sequential instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.wr_curr_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[78:0] (in view: work.C0_ddr4_nwl_phy_init_Z6_layer1(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C0_rmw_Z32_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine init_sm[51:0] (in view: work.C0_fastinit_Z47_layer1(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C0_fastinit_Z47_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine lp4_zqcal_state[6:0] (in view: work.C0_fastinit_Z47_layer1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine mr_reload_sm[6:0] (in view: work.C0_fastinit_Z47_layer1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine qm_load_sel[3:0] (in view: work.C0_fastsdram_Z41_layer1(verilog))
original code -> new code
   0000000000000000 -> 00
   0000000000000001 -> 01
   0000000000000010 -> 10
   0000000000000100 -> 11
Encoding state machine ctrlupd_sm[2:0] (in view: work.C0_fastsdram_Z41_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_bclksclk.v":274:0:274:5|Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_bclksclk.v":141:0:141:5|Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_bclksclk.v":238:0:238:5|Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] 
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":509:0:509:5|Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] 
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine current_state[22:0] (in view: work.trn_dqsw(verilog))
original code -> new code
   000000000 -> 00000000000000000000001
   000000001 -> 00000000000000000000010
   000000010 -> 00000000000000000000100
   000000011 -> 00000000000000000001000
   000000100 -> 00000000000000000010000
   000000101 -> 00000000000000000100000
   000000111 -> 00000000000000001000000
   000001000 -> 00000000000000010000000
   000001001 -> 00000000000000100000000
   000001010 -> 00000000000001000000000
   000001011 -> 00000000000010000000000
   000001100 -> 00000000000100000000000
   000001101 -> 00000000001000000000000
   000001110 -> 00000000010000000000000
   000001111 -> 00000000100000000000000
   000010000 -> 00000001000000000000000
   000010001 -> 00000010000000000000000
   000010010 -> 00000100000000000000000
   000010011 -> 00001000000000000000000
   000010100 -> 00010000000000000000000
   000010101 -> 00100000000000000000000
   000010110 -> 01000000000000000000000
   000010111 -> 10000000000000000000000
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] 
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance read_count[11:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance en_wait_cnt[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance txdly_cnt[7:0] 
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_dq_dqs_optimisation_current[28:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":977:3:977:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] 
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":194:0:194:5|Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] 
Encoding state machine visual_APB_IOG_CONTROLLER_current[4:0] (in view: work.APB_IOG_CTRL_SM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Found counter in view:work.APB_IOG_CTRL_SM(verilog) instance delay_cnt[7:0] 
@W: MO129 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":390:3:390:8|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.load_out[0] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.move because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z61_layer1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_complete.v":236:3:236:8|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine current_state[6:0] (in view: work.ddr4_vref(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
@W: MO129 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[4] is reduced to a combinational gate by constant propagation.
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z62_layer1(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match26_0 (in view: work.write_callibrator_Z62_layer1(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match26_1 (in view: work.write_callibrator_Z62_layer1(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match26_2 (in view: work.write_callibrator_Z62_layer1(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match26_3 (in view: work.write_callibrator_Z62_layer1(verilog))
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ddr_init_iterator.v":34:0:34:5|Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] 
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z71_layer1_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z73_layer1(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z74_layer1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[2\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z87_layer1(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[3\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z87_layer1(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[1\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z87_layer1(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[0\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z87_layer1(verilog)) is 4 words by 1 bits.
Encoding state machine currState[7:0] (in view: work.caxi4interconnect_DERR_Slave_Z91_layer1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_ARREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_AWREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Found counter in view:work.caxi4interconnect_DERR_Slave_Z91_layer1(verilog) instance rxCount[7:0] 
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z105_layer1(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[67:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[67:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[71:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[6:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z111_layer1(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":429:1:429:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1(verilog)); safe FSM implementation is not required.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM genblk1\.DPRam.mem[8:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":341:1:341:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":512:1:512:6|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1(verilog) instance numCombRd[7:0] 
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdIdFif.genblk1\.DPRam.mem[12:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z101_layer1(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Starting factoring (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 398MB peak: 423MB)

@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[8] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[8] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Finished factoring (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:54s; Memory used current: 522MB peak: 530MB)

@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|Removing instance CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem_mem_0_1 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|Removing instance CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem_mem_0_4 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|Removing instance CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_wrFIFORAM.mem_mem_0_5 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@N: FF150 :"c:\users\public\documents\libero\solution\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_mul_div.v":289:35:289:52|Multiplier MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 553MB peak: 639MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:59s; CPU Time elapsed 0h:00m:58s; Memory used current: 553MB peak: 639MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:13s; Memory used current: 561MB peak: 639MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:26s; Memory used current: 575MB peak: 639MB)


Finished Early Timing Optimization (Real Time elapsed 0h:02m:13s; CPU Time elapsed 0h:02m:12s; Memory used current: 623MB peak: 639MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:02m:16s; CPU Time elapsed 0h:02m:15s; Memory used current: 611MB peak: 639MB)

@N: MO106 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_readbytecnt.v":41:4:41:7|Found ROM CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_0[7:0] (in view: work.top(rtl)) with 64 words by 8 bits.
@N: MO106 :"c:\users\public\documents\libero\solution\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_readbytecnt.v":41:4:41:7|Found ROM CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00[7:0] (in view: work.top(rtl)) with 64 words by 8 bits.

Finished preparing to map (Real Time elapsed 0h:02m:30s; CPU Time elapsed 0h:02m:30s; Memory used current: 616MB peak: 639MB)


Finished technology mapping (Real Time elapsed 0h:02m:44s; CPU Time elapsed 0h:02m:43s; Memory used current: 600MB peak: 677MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:46s		   -32.25ns		34404 /     22999
   2		0h:02m:50s		   -32.25ns		30049 /     22999
   3		0h:02m:51s		   -31.77ns		30045 /     22999

   4		0h:03m:02s		   -31.77ns		30067 /     22999
   5		0h:03m:02s		   -31.77ns		30075 /     22999
   6		0h:03m:02s		   -31.77ns		30082 /     22999
   7		0h:03m:03s		   -31.77ns		30083 /     22999
   8		0h:03m:03s		   -31.77ns		30084 /     22999


   9		0h:03m:06s		   -31.77ns		30085 /     22999
@N: FP130 |Promoting Net DDR3_0_0.reset_n_int_arst on CLKINT  I_4865 
@N: FP130 |Promoting Net sdram_sys_top.s1_arst on CLKINT  I_2701 
@N: FP130 |Promoting Net AXI4_Interconnect_0.AXI4_Interconnect_0.sysReset_arst on CLKINT  I_4866 
@N: FP130 |Promoting Net un1_FABRIC_RESET_N_arst on CLKINT  I_4867 
@N: FP130 |Promoting Net DDR3_0_0.CCC_0_OUT2_HS_IO_CLK_0 on CLKINT  I_4868 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_4869 
@N: FP130 |Promoting Net COREJTAGDebug_0_0.COREJTAGDebug_0_0.iUDRCK on CLKINT  I_4870 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL_TX_DQS on CLKINT  I_4871 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL_TX_DQS on CLKINT  I_4872 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL_RX_DQS_90[0] on CLKINT  I_4873 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL_RX_DQS_90[0] on CLKINT  I_4874 
@N: FP130 |Promoting Net DDR3_0_0.CCC_0_OUT3_HS_IO_CLK_0 on CLKINT  I_4875 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:26s; CPU Time elapsed 0h:03m:25s; Memory used current: 638MB peak: 677MB)


Finished restoring hierarchy (Real Time elapsed 0h:03m:36s; CPU Time elapsed 0h:03m:35s; Memory used current: 665MB peak: 677MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
12 gated/generated clock tree(s) driving 23182 clock pin(s) of sequential element(s)
0 instances converted, 23182 sequential instances remain driven by gated/generated clocks

====================================================================================== Non-Gated/Non-Generated Clocks =======================================================================================
Clock Tree ID     Driving Element                                                               Drive Element Type           Fanout     Sample Instance                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0013       COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                        17         COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
@K:CKID0014       REF_CLK_0                                                                     clock definition on port     1          CCC_0_0.CCC_0_0.pll_inst_0                                           
=============================================================================================================================================================================================================
============================================================================================================================= Gated/Generated Clocks =============================================================================================================================
Clock Tree ID     Driving Element                                                               Drive Element Type     Fanout     Sample Instance                                            Explanation                                                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       DDR3_0_0.CCC_0.hs_io_clk_11                                                   HS_IO_CLK              55         DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL       No gated clock conversion method for cell cell:work.LANECTRL                         
@K:CKID0002       DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL                          LANECTRL               26         DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0                     No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0003       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                  LANECTRL               10         DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0004       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                  LANECTRL               10         DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0005       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                  LANECTRL               9          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0006       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                  LANECTRL               9          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0007       DDR3_0_0.CCC_0.hs_io_clk_15                                                   HS_IO_CLK              2          DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL               No gated clock conversion method for cell cell:work.LANECTRL                         
@K:CKID0008       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                  LANECTRL               1          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0009       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                  LANECTRL               1          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0010       CCC_0_0.CCC_0_0.pll_inst_0                                                    PLL                    13100      G_2387                                                     Multiple clocks on generating sequential element from nets REF_CLK_0_c, GND          
@K:CKID0011       DDR3_0_0.CCC_0.pll_inst_0                                                     PLL                    9648       DDR3_0_0.DDRCTRL_0.sdram_sys_top.dfi_rddata_w0_i[9]        Multiple clocks on generating sequential element from nets CCC_0_0_OUT0_FABCLK_0, GND
@K:CKID0012       COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK     CFG4                   311        MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.dmiReqReg_data[0]       Clock conversion disabled                                                            
==================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:03m:41s; CPU Time elapsed 0h:03m:40s; Memory used current: 421MB peak: 678MB)

Writing Analyst data base C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:03m:49s; CPU Time elapsed 0h:03m:48s; Memory used current: 530MB peak: 678MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:04m:00s; CPU Time elapsed 0h:03m:59s; Memory used current: 520MB peak: 678MB)


Start final timing analysis (Real Time elapsed 0h:04m:03s; CPU Time elapsed 0h:04m:02s; Memory used current: 520MB peak: 678MB)

@W: MT246 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\ddr3_0_ddrphy_blk.v":10570:21:10570:31|Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\ddr3_0_ddrphy_blk.v":10561:16:10561:22|Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dqs\ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":61:19:61:36|Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dm\ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v":43:21:43:40|Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution\libero_project\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v":50:12:50:25|Blackbox BANKCTRL_HSIO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution\libero_project\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v":40:53:40:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock TCK with period 33.33ns 
@N: MT615 |Found clock CCC_0_0/CCC_0_0/pll_inst_0/OUT0 with period 9.00ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT0 with period 1.50ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT1 with period 6.00ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT2 with period 1.50ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT3 with period 1.50ns 
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.RX_DQS_90_0[0].
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.RX_DQS_90[0].
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDebug_0_0.COREJTAGDebug_0_0.iUDRCK_0.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Mar 13 20:36:34 2020
#


Top view:               top
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Public\Documents\Libero\Solution\Libero_Project\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -31.922

                                                                                Requested     Estimated     Requested     Estimated                 Clock                          Clock              
Starting Clock                                                                  Frequency     Frequency     Period        Period        Slack       Type                           Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                                 111.1 MHz     89.4 MHz      9.000         11.182        -2.182      generated (from REF_CLK_0)     group_378_68       
COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock                                  100.0 MHz     13.5 MHz      10.000        73.844        -31.922     inferred                       Inferred_clkgroup_7
DDR3_0_0/CCC_0/pll_inst_0/OUT0                                                  666.7 MHz     NA            1.500         NA            NA          generated (from REF_CLK_0)     default_clkgroup   
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  166.7 MHz     131.3 MHz     6.000         7.616         -1.616      generated (from REF_CLK_0)     group_378_69       
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                                  666.7 MHz     274.8 MHz     1.500         3.639         -2.139      generated (from REF_CLK_0)     default_clkgroup   
DDR3_0_0/CCC_0/pll_inst_0/OUT3                                                  666.7 MHz     NA            1.500         NA            NA          generated (from REF_CLK_0)     default_clkgroup   
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     291.6 MHz     10.000        3.429         6.571       inferred                       Inferred_clkgroup_6
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_5
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_4
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_3
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_2
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_1
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_0
REF_CLK_0                                                                       50.0 MHz      NA            20.000        NA            NA          declared                       default_clkgroup   
TCK                                                                             30.0 MHz      NA            33.330        NA            NA          declared                       default_clkgroup   
System                                                                          100.0 MHz     26.6 MHz      10.000        37.633        -27.634     system                         system_clkgroup    
======================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                     Ending                                                                 |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                       DDR3_0_0/CCC_0/pll_inst_0/OUT1                                         |  6.000       False    |  No paths    -      |  No paths    -      |  No paths    -      
System                                                                       DDR3_0_0/CCC_0/pll_inst_0/OUT2                                         |  1.500       False    |  No paths    -      |  No paths    -      |  No paths    -      
System                                                                       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]  |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
System                                                                       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]  |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
System                                                                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock                         |  10.000      -27.634  |  No paths    -      |  10.000      7.798  |  No paths    -      
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                              CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                        |  9.000       -2.182   |  No paths    -      |  No paths    -      |  No paths    -      
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                              DDR3_0_0/CCC_0/pll_inst_0/OUT1                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                              COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               System                                                                 |  6.000       2.361    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               DDR3_0_0/CCC_0/pll_inst_0/OUT1                                         |  6.000       -1.616   |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               DDR3_0_0/CCC_0/pll_inst_0/OUT2                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               DDR3_0_0/CCC_0/pll_inst_0/OUT3                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                               System                                                                 |  1.500       -2.139   |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock              System                                                                 |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock          System                                                                 |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock              System                                                                 |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock          System                                                                 |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock  System                                                                 |  10.000      6.571    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock                               System                                                                 |  10.000      8.723    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock                               CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock                               COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock                         |  10.000      4.893    |  10.000      7.549  |  5.000       1.850  |  5.000       -31.922
==============================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CCC_0_0/CCC_0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                 Arrival           
Instance                                                       Reference                           Type     Pin     Net                 Time        Slack 
                                                               Clock                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[0]       0.122       -2.182
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[1]       0.122       -2.150
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[2]       0.122       -2.060
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[3]     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[3]       0.171       -2.002
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[12]     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_addr[12]     0.171       -1.197
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[9]      CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[9]          0.171       -1.182
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[11]     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[11]         0.171       -1.169
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[7]      CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[7]          0.171       -1.127
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[8]      CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[8]          0.171       -1.114
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[10]     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[10]         0.171       -1.101
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                    Starting                                                                               Required           
Instance                                                                                                                            Reference                           Type        Pin            Net                     Time         Slack 
                                                                                                                                    Clock                                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[5]      reg_RW0_addr_0[0]       8.385        -2.182
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[11]     reg_RW0_addr_0[6]       8.385        -2.182
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[6]      reg_RW0_addr_0[1]       8.385        -2.101
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[7]      reg_RW0_addr_0[2]       8.385        -2.101
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      reg_RW0_addr_0[3]       8.385        -2.101
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      reg_RW0_addr_0[4]       8.385        -2.101
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0                CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     reg_RW0_addr_0[5]       8.385        -2.101
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram_ram_0_0     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[4]      reg_RW0_addr_0_1[0]     8.385        -1.581
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram_ram_0_0     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[5]      reg_RW0_addr_0_1[1]     8.385        -1.581
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram_ram_0_0     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[6]      reg_RW0_addr_0_1[2]     8.385        -1.581
==============================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      10.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.182

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0 / A_ADDR[5]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                             Pin           Pin               Arrival     No. of    
Name                                                                                                                           Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                     SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[0]                                                                                                                  Net         -             -       0.762     -           14        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        D             In      -         0.884       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        Y             Out     0.282     1.166       -         
_T_580                                                                                                                         Net         -             -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        C             In      -         2.037       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        Y             Out     0.251     2.288       -         
s2_write                                                                                                                       Net         -             -       0.769     -           15        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        B             In      -         3.057       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        Y             Out     0.170     3.226       -         
_GEN_256_0_sqmuxa                                                                                                              Net         -             -       0.714     -           10        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        C             In      -         3.940       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        Y             Out     0.217     4.157       -         
s2_N_3_mux                                                                                                                     Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        D             In      -         4.910       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        Y             Out     0.293     5.203       -         
_T_1433_d_0                                                                                                                    Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        D             In      -         5.236       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        Y             Out     0.282     5.518       -         
_T_2847                                                                                                                        Net         -             -       0.947     -           63        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        C             In      -         6.465       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        Y             Out     0.217     6.682       -         
N_1452                                                                                                                         Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        A             In      -         7.435       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        Y             Out     0.054     7.489       -         
N_2028                                                                                                                         Net         -             -       0.798     -           21        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[6]                                                       CFG4        C             In      -         8.287       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[6]                                                       CFG4        Y             Out     0.251     8.538       -         
io_out_bits_addr_1[6]                                                                                                          Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[6]                                                         CFG3        C             In      -         8.571       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[6]                                                         CFG3        Y             Out     0.189     8.760       -         
metaArb_io_out_bits_addr[6]                                                                                                    Net         -             -       0.777     -           2         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[0]     CFG3        C             In      -         9.538       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[0]     CFG3        Y             Out     0.251     9.789       -         
reg_RW0_addr_0[0]                                                                                                              Net         -             -       0.777     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0           RAM1K20     A_ADDR[5]     In      -         10.566      -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.182 is 3.194(28.6%) logic and 7.988(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      10.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.182

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0 / A_ADDR[11]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                             Pin            Pin               Arrival     No. of    
Name                                                                                                                           Type        Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                     SLE         Q              Out     0.122     0.122       -         
s2_req_cmd[0]                                                                                                                  Net         -              -       0.762     -           14        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        D              In      -         0.884       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        Y              Out     0.282     1.166       -         
_T_580                                                                                                                         Net         -              -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        C              In      -         2.037       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        Y              Out     0.251     2.288       -         
s2_write                                                                                                                       Net         -              -       0.769     -           15        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        B              In      -         3.057       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        Y              Out     0.170     3.226       -         
_GEN_256_0_sqmuxa                                                                                                              Net         -              -       0.714     -           10        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        C              In      -         3.940       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        Y              Out     0.217     4.157       -         
s2_N_3_mux                                                                                                                     Net         -              -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        D              In      -         4.910       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        Y              Out     0.293     5.203       -         
_T_1433_d_0                                                                                                                    Net         -              -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        D              In      -         5.236       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        Y              Out     0.282     5.518       -         
_T_2847                                                                                                                        Net         -              -       0.947     -           63        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        C              In      -         6.465       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        Y              Out     0.217     6.682       -         
N_1452                                                                                                                         Net         -              -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        A              In      -         7.435       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        Y              Out     0.054     7.489       -         
N_2028                                                                                                                         Net         -              -       0.798     -           21        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[12]                                                      CFG4        C              In      -         8.287       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[12]                                                      CFG4        Y              Out     0.251     8.538       -         
io_out_bits_addr_1[12]                                                                                                         Net         -              -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[12]                                                        CFG3        C              In      -         8.571       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[12]                                                        CFG3        Y              Out     0.189     8.760       -         
metaArb_io_out_bits_addr[12]                                                                                                   Net         -              -       0.777     -           2         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[6]     CFG3        C              In      -         9.538       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[6]     CFG3        Y              Out     0.251     9.789       -         
reg_RW0_addr_0[6]                                                                                                              Net         -              -       0.777     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0           RAM1K20     A_ADDR[11]     In      -         10.566      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.182 is 3.194(28.6%) logic and 7.988(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      10.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.150

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0 / A_ADDR[5]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                             Pin           Pin               Arrival     No. of    
Name                                                                                                                           Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]                                                                     SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[1]                                                                                                                  Net         -             -       0.762     -           14        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        C             In      -         0.884       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        Y             Out     0.251     1.135       -         
_T_580                                                                                                                         Net         -             -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        C             In      -         2.005       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        Y             Out     0.251     2.256       -         
s2_write                                                                                                                       Net         -             -       0.769     -           15        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        B             In      -         3.025       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        Y             Out     0.170     3.195       -         
_GEN_256_0_sqmuxa                                                                                                              Net         -             -       0.714     -           10        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        C             In      -         3.908       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        Y             Out     0.217     4.125       -         
s2_N_3_mux                                                                                                                     Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        D             In      -         4.878       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        Y             Out     0.293     5.171       -         
_T_1433_d_0                                                                                                                    Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        D             In      -         5.205       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        Y             Out     0.282     5.487       -         
_T_2847                                                                                                                        Net         -             -       0.947     -           63        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        C             In      -         6.434       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        Y             Out     0.217     6.651       -         
N_1452                                                                                                                         Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        A             In      -         7.404       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        Y             Out     0.054     7.458       -         
N_2028                                                                                                                         Net         -             -       0.798     -           21        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[6]                                                       CFG4        C             In      -         8.256       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[6]                                                       CFG4        Y             Out     0.251     8.507       -         
io_out_bits_addr_1[6]                                                                                                          Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[6]                                                         CFG3        C             In      -         8.540       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[6]                                                         CFG3        Y             Out     0.189     8.729       -         
metaArb_io_out_bits_addr[6]                                                                                                    Net         -             -       0.777     -           2         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[0]     CFG3        C             In      -         9.507       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[0]     CFG3        Y             Out     0.251     9.758       -         
reg_RW0_addr_0[0]                                                                                                              Net         -             -       0.777     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0           RAM1K20     A_ADDR[5]     In      -         10.535      -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.150 is 3.163(28.4%) logic and 7.988(71.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      10.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.150

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0 / A_ADDR[11]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                             Pin            Pin               Arrival     No. of    
Name                                                                                                                           Type        Name           Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]                                                                     SLE         Q              Out     0.122     0.122       -         
s2_req_cmd[1]                                                                                                                  Net         -              -       0.762     -           14        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        C              In      -         0.884       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        Y              Out     0.251     1.135       -         
_T_580                                                                                                                         Net         -              -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        C              In      -         2.005       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        Y              Out     0.251     2.256       -         
s2_write                                                                                                                       Net         -              -       0.769     -           15        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        B              In      -         3.025       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        Y              Out     0.170     3.195       -         
_GEN_256_0_sqmuxa                                                                                                              Net         -              -       0.714     -           10        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        C              In      -         3.908       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        Y              Out     0.217     4.125       -         
s2_N_3_mux                                                                                                                     Net         -              -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        D              In      -         4.878       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        Y              Out     0.293     5.171       -         
_T_1433_d_0                                                                                                                    Net         -              -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        D              In      -         5.205       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        Y              Out     0.282     5.487       -         
_T_2847                                                                                                                        Net         -              -       0.947     -           63        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        C              In      -         6.434       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        Y              Out     0.217     6.651       -         
N_1452                                                                                                                         Net         -              -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        A              In      -         7.404       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        Y              Out     0.054     7.458       -         
N_2028                                                                                                                         Net         -              -       0.798     -           21        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[12]                                                      CFG4        C              In      -         8.256       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[12]                                                      CFG4        Y              Out     0.251     8.507       -         
io_out_bits_addr_1[12]                                                                                                         Net         -              -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[12]                                                        CFG3        C              In      -         8.540       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[12]                                                        CFG3        Y              Out     0.189     8.729       -         
metaArb_io_out_bits_addr[12]                                                                                                   Net         -              -       0.777     -           2         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[6]     CFG3        C              In      -         9.507       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[6]     CFG3        Y              Out     0.251     9.758       -         
reg_RW0_addr_0[6]                                                                                                              Net         -              -       0.777     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0           RAM1K20     A_ADDR[11]     In      -         10.535      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.150 is 3.163(28.4%) logic and 7.988(71.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.101

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0 / A_ADDR[6]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                             Pin           Pin               Arrival     No. of    
Name                                                                                                                           Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                     SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[0]                                                                                                                  Net         -             -       0.762     -           14        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        D             In      -         0.884       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                     CFG4        Y             Out     0.282     1.166       -         
_T_580                                                                                                                         Net         -             -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        C             In      -         2.037       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                    CFG4        Y             Out     0.251     2.288       -         
s2_write                                                                                                                       Net         -             -       0.769     -           15        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        B             In      -         3.057       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                               CFG4        Y             Out     0.170     3.226       -         
_GEN_256_0_sqmuxa                                                                                                              Net         -             -       0.714     -           10        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        C             In      -         3.940       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU.s2_valid_hit_pre_data_ecc_i_a2_1_RNI85VC2                 CFG4        Y             Out     0.217     4.157       -         
s2_N_3_mux                                                                                                                     Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        D             In      -         4.910       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0                                               CFG4        Y             Out     0.293     5.203       -         
_T_1433_d_0                                                                                                                    Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        D             In      -         5.236       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_AMOALU._T_1433_d_0_RNINAULA                                      CFG4        Y             Out     0.282     5.518       -         
_T_2847                                                                                                                        Net         -             -       0.947     -           63        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        C             In      -         6.465       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_2860_s_RNISMSGB                                                              CFG4        Y             Out     0.217     6.682       -         
N_1452                                                                                                                         Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        A             In      -         7.435       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_807_i_o5                                                   CFG2        Y             Out     0.054     7.489       -         
N_2028                                                                                                                         Net         -             -       0.798     -           21        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[7]                                                       CFG4        B             In      -         8.287       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr_1[7]                                                       CFG4        Y             Out     0.170     8.457       -         
io_out_bits_addr_1[7]                                                                                                          Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[7]                                                         CFG3        C             In      -         8.490       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.metaArb.io_out_bits_addr[7]                                                         CFG3        Y             Out     0.189     8.679       -         
metaArb_io_out_bits_addr[7]                                                                                                    Net         -             -       0.777     -           2         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[1]     CFG3        C             In      -         9.457       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr_0[1]     CFG3        Y             Out     0.251     9.708       -         
reg_RW0_addr_0[1]                                                                                                              Net         -             -       0.777     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram_ram_0_0           RAM1K20     A_ADDR[6]     In      -         10.485      -         
=================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.101 is 3.113(28.0%) logic and 7.988(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                                                           Arrival            
Instance                                                                                     Reference                                          Type     Pin     Net                                            Time        Slack  
                                                                                             Clock                                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                         COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       tmsenb                                         0.122       -31.922
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       endofshift                                     0.122       -31.774
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.171       1.308  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.171       1.365  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.171       1.383  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.122       1.456  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.122       1.604  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       state[4]                                       0.122       1.850  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       state[3]                                       0.171       1.860  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      Q       state[0]                                       0.122       2.059  
===================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                Starting                                                                                    Required            
Instance                                                                                                        Reference                                          Type     Pin     Net                     Time         Slack  
                                                                                                                Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       N_13_i                  5.000        -31.922
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       nextState_1_1_iv[2]     5.000        -31.831
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       N_15_i                  5.000        -31.784
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       N_17_i                  5.000        -31.783
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q                                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       N_47_i                  5.000        1.308  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q                                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       N_45_i                  5.000        1.355  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q                                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       N_49_i                  5.000        1.355  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q                                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       N_51_i                  5.000        1.355  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q                                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       N_53_i                  5.000        1.355  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q                                       COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock     SLE      D       N_43_i                  5.000        1.355  
================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -31.922

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                SLE      Q        Out     0.122     0.122       -         
tmsenb                                                                                                              Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     C        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     Y        Out     0.251     0.406       -         
dut_tms_int                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     A        In      -         1.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     Y        Out     0.103     1.457       -         
delay_sel[1]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     A        In      -         2.405       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     Y        Out     0.103     2.507       -         
delay_sel[2]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     A        In      -         3.455       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     Y        Out     0.103     3.558       -         
delay_sel[3]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     A        In      -         4.506       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     Y        Out     0.103     4.609       -         
delay_sel[4]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     A        In      -         5.557       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     Y        Out     0.103     5.659       -         
delay_sel[5]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     A        In      -         6.607       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     Y        Out     0.103     6.710       -         
delay_sel[6]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     A        In      -         7.658       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     Y        Out     0.103     7.761       -         
delay_sel[7]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     A        In      -         8.709       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     Y        Out     0.103     8.812       -         
delay_sel[8]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     A        In      -         9.759       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     Y        Out     0.103     9.862       -         
delay_sel[9]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     A        In      -         10.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     Y        Out     0.103     10.913      -         
delay_sel[10]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     A        In      -         11.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     Y        Out     0.103     11.964      -         
delay_sel[11]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     A        In      -         12.912      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     Y        Out     0.103     13.014      -         
delay_sel[12]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     A        In      -         13.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     Y        Out     0.103     14.065      -         
delay_sel[13]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     A        In      -         15.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     Y        Out     0.103     15.116      -         
delay_sel[14]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     A        In      -         16.064      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     Y        Out     0.103     16.166      -         
delay_sel[15]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     A        In      -         17.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     Y        Out     0.103     17.217      -         
delay_sel[16]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     A        In      -         18.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     Y        Out     0.103     18.268      -         
delay_sel[17]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     A        In      -         19.216      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     Y        Out     0.103     19.319      -         
delay_sel[18]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     A        In      -         20.267      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     Y        Out     0.103     20.369      -         
delay_sel[19]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     A        In      -         21.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     Y        Out     0.103     21.420      -         
delay_sel[20]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     A        In      -         22.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     Y        Out     0.103     22.471      -         
delay_sel[21]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     A        In      -         23.419      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     Y        Out     0.103     23.521      -         
delay_sel[22]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     A        In      -         24.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     Y        Out     0.103     24.572      -         
delay_sel[23]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     A        In      -         25.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     Y        Out     0.103     25.623      -         
delay_sel[24]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     A        In      -         26.571      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     Y        Out     0.103     26.673      -         
delay_sel[25]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     A        In      -         27.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     Y        Out     0.103     27.724      -         
delay_sel[26]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     A        In      -         28.672      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     Y        Out     0.103     28.775      -         
delay_sel[27]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     A        In      -         29.723      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     Y        Out     0.103     29.826      -         
delay_sel[28]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     A        In      -         30.773      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     Y        Out     0.103     30.876      -         
delay_sel[29]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     A        In      -         31.824      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     Y        Out     0.103     31.927      -         
delay_sel[30]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     A        In      -         32.875      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     Y        Out     0.103     32.978      -         
delay_sel[31]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     A        In      -         33.926      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     Y        Out     0.103     34.028      -         
delay_sel[32]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     A        In      -         34.976      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     Y        Out     0.103     35.079      -         
delay_sel[33]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     A        In      -         36.027      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     Y        Out     0.103     36.130      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     D        In      -         36.581      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.308     36.889      -         
N_13_i                                                                                                              Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         36.922      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 36.922 is 4.173(11.3%) logic and 32.749(88.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.831
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.831

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                  SLE      Q        Out     0.122     0.122       -         
tmsenb                                                                                                                Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3     C        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3     Y        Out     0.251     0.406       -         
dut_tms_int                                                                                                           Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD     A        In      -         1.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD     Y        Out     0.103     1.457       -         
delay_sel[1]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD     A        In      -         2.405       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD     Y        Out     0.103     2.507       -         
delay_sel[2]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD     A        In      -         3.455       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD     Y        Out     0.103     3.558       -         
delay_sel[3]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD     A        In      -         4.506       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD     Y        Out     0.103     4.609       -         
delay_sel[4]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD     A        In      -         5.557       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD     Y        Out     0.103     5.659       -         
delay_sel[5]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD     A        In      -         6.607       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD     Y        Out     0.103     6.710       -         
delay_sel[6]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD     A        In      -         7.658       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD     Y        Out     0.103     7.761       -         
delay_sel[7]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD     A        In      -         8.709       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD     Y        Out     0.103     8.812       -         
delay_sel[8]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD     A        In      -         9.759       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD     Y        Out     0.103     9.862       -         
delay_sel[9]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD     A        In      -         10.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD     Y        Out     0.103     10.913      -         
delay_sel[10]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD     A        In      -         11.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD     Y        Out     0.103     11.964      -         
delay_sel[11]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD     A        In      -         12.912      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD     Y        Out     0.103     13.014      -         
delay_sel[12]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD     A        In      -         13.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD     Y        Out     0.103     14.065      -         
delay_sel[13]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD     A        In      -         15.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD     Y        Out     0.103     15.116      -         
delay_sel[14]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD     A        In      -         16.064      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD     Y        Out     0.103     16.166      -         
delay_sel[15]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD     A        In      -         17.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD     Y        Out     0.103     17.217      -         
delay_sel[16]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD     A        In      -         18.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD     Y        Out     0.103     18.268      -         
delay_sel[17]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD     A        In      -         19.216      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD     Y        Out     0.103     19.319      -         
delay_sel[18]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD     A        In      -         20.267      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD     Y        Out     0.103     20.369      -         
delay_sel[19]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD     A        In      -         21.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD     Y        Out     0.103     21.420      -         
delay_sel[20]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD     A        In      -         22.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD     Y        Out     0.103     22.471      -         
delay_sel[21]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD     A        In      -         23.419      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD     Y        Out     0.103     23.521      -         
delay_sel[22]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD     A        In      -         24.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD     Y        Out     0.103     24.572      -         
delay_sel[23]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD     A        In      -         25.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD     Y        Out     0.103     25.623      -         
delay_sel[24]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD     A        In      -         26.571      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD     Y        Out     0.103     26.673      -         
delay_sel[25]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD     A        In      -         27.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD     Y        Out     0.103     27.724      -         
delay_sel[26]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD     A        In      -         28.672      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD     Y        Out     0.103     28.775      -         
delay_sel[27]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD     A        In      -         29.723      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD     Y        Out     0.103     29.826      -         
delay_sel[28]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD     A        In      -         30.773      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD     Y        Out     0.103     30.876      -         
delay_sel[29]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD     A        In      -         31.824      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD     Y        Out     0.103     31.927      -         
delay_sel[30]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD     A        In      -         32.875      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD     Y        Out     0.103     32.978      -         
delay_sel[31]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD     A        In      -         33.926      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD     Y        Out     0.103     34.028      -         
delay_sel[32]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD     A        In      -         34.976      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD     Y        Out     0.103     35.079      -         
delay_sel[33]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD     A        In      -         36.027      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD     Y        Out     0.103     36.130      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                           Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4     C        In      -         36.581      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4     Y        Out     0.217     36.798      -         
nextState_1_1_iv[2]                                                                                                   Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE      D        In      -         36.831      -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.831 is 4.082(11.1%) logic and 32.749(88.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.784
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.784

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                SLE      Q        Out     0.122     0.122       -         
tmsenb                                                                                                              Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     C        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     Y        Out     0.251     0.406       -         
dut_tms_int                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     A        In      -         1.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     Y        Out     0.103     1.457       -         
delay_sel[1]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     A        In      -         2.405       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     Y        Out     0.103     2.507       -         
delay_sel[2]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     A        In      -         3.455       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     Y        Out     0.103     3.558       -         
delay_sel[3]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     A        In      -         4.506       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     Y        Out     0.103     4.609       -         
delay_sel[4]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     A        In      -         5.557       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     Y        Out     0.103     5.659       -         
delay_sel[5]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     A        In      -         6.607       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     Y        Out     0.103     6.710       -         
delay_sel[6]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     A        In      -         7.658       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     Y        Out     0.103     7.761       -         
delay_sel[7]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     A        In      -         8.709       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     Y        Out     0.103     8.812       -         
delay_sel[8]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     A        In      -         9.759       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     Y        Out     0.103     9.862       -         
delay_sel[9]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     A        In      -         10.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     Y        Out     0.103     10.913      -         
delay_sel[10]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     A        In      -         11.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     Y        Out     0.103     11.964      -         
delay_sel[11]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     A        In      -         12.912      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     Y        Out     0.103     13.014      -         
delay_sel[12]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     A        In      -         13.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     Y        Out     0.103     14.065      -         
delay_sel[13]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     A        In      -         15.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     Y        Out     0.103     15.116      -         
delay_sel[14]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     A        In      -         16.064      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     Y        Out     0.103     16.166      -         
delay_sel[15]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     A        In      -         17.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     Y        Out     0.103     17.217      -         
delay_sel[16]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     A        In      -         18.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     Y        Out     0.103     18.268      -         
delay_sel[17]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     A        In      -         19.216      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     Y        Out     0.103     19.319      -         
delay_sel[18]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     A        In      -         20.267      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     Y        Out     0.103     20.369      -         
delay_sel[19]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     A        In      -         21.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     Y        Out     0.103     21.420      -         
delay_sel[20]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     A        In      -         22.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     Y        Out     0.103     22.471      -         
delay_sel[21]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     A        In      -         23.419      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     Y        Out     0.103     23.521      -         
delay_sel[22]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     A        In      -         24.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     Y        Out     0.103     24.572      -         
delay_sel[23]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     A        In      -         25.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     Y        Out     0.103     25.623      -         
delay_sel[24]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     A        In      -         26.571      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     Y        Out     0.103     26.673      -         
delay_sel[25]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     A        In      -         27.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     Y        Out     0.103     27.724      -         
delay_sel[26]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     A        In      -         28.672      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     Y        Out     0.103     28.775      -         
delay_sel[27]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     A        In      -         29.723      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     Y        Out     0.103     29.826      -         
delay_sel[28]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     A        In      -         30.773      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     Y        Out     0.103     30.876      -         
delay_sel[29]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     A        In      -         31.824      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     Y        Out     0.103     31.927      -         
delay_sel[30]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     A        In      -         32.875      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     Y        Out     0.103     32.978      -         
delay_sel[31]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     A        In      -         33.926      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     Y        Out     0.103     34.028      -         
delay_sel[32]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     A        In      -         34.976      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     Y        Out     0.103     35.079      -         
delay_sel[33]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     A        In      -         36.027      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     Y        Out     0.103     36.130      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     B        In      -         36.581      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     Y        Out     0.170     36.751      -         
N_15_i                                                                                                              Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE      D        In      -         36.784      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 36.784 is 4.035(11.0%) logic and 32.749(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.783
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.783

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                SLE      Q        Out     0.122     0.122       -         
tmsenb                                                                                                              Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     C        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     Y        Out     0.251     0.406       -         
dut_tms_int                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     A        In      -         1.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     Y        Out     0.103     1.457       -         
delay_sel[1]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     A        In      -         2.405       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     Y        Out     0.103     2.507       -         
delay_sel[2]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     A        In      -         3.455       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     Y        Out     0.103     3.558       -         
delay_sel[3]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     A        In      -         4.506       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     Y        Out     0.103     4.609       -         
delay_sel[4]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     A        In      -         5.557       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     Y        Out     0.103     5.659       -         
delay_sel[5]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     A        In      -         6.607       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     Y        Out     0.103     6.710       -         
delay_sel[6]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     A        In      -         7.658       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     Y        Out     0.103     7.761       -         
delay_sel[7]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     A        In      -         8.709       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     Y        Out     0.103     8.812       -         
delay_sel[8]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     A        In      -         9.759       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     Y        Out     0.103     9.862       -         
delay_sel[9]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     A        In      -         10.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     Y        Out     0.103     10.913      -         
delay_sel[10]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     A        In      -         11.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     Y        Out     0.103     11.964      -         
delay_sel[11]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     A        In      -         12.912      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     Y        Out     0.103     13.014      -         
delay_sel[12]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     A        In      -         13.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     Y        Out     0.103     14.065      -         
delay_sel[13]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     A        In      -         15.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     Y        Out     0.103     15.116      -         
delay_sel[14]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     A        In      -         16.064      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     Y        Out     0.103     16.166      -         
delay_sel[15]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     A        In      -         17.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     Y        Out     0.103     17.217      -         
delay_sel[16]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     A        In      -         18.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     Y        Out     0.103     18.268      -         
delay_sel[17]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     A        In      -         19.216      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     Y        Out     0.103     19.319      -         
delay_sel[18]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     A        In      -         20.267      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     Y        Out     0.103     20.369      -         
delay_sel[19]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     A        In      -         21.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     Y        Out     0.103     21.420      -         
delay_sel[20]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     A        In      -         22.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     Y        Out     0.103     22.471      -         
delay_sel[21]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     A        In      -         23.419      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     Y        Out     0.103     23.521      -         
delay_sel[22]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     A        In      -         24.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     Y        Out     0.103     24.572      -         
delay_sel[23]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     A        In      -         25.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     Y        Out     0.103     25.623      -         
delay_sel[24]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     A        In      -         26.571      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     Y        Out     0.103     26.673      -         
delay_sel[25]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     A        In      -         27.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     Y        Out     0.103     27.724      -         
delay_sel[26]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     A        In      -         28.672      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     Y        Out     0.103     28.775      -         
delay_sel[27]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     A        In      -         29.723      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     Y        Out     0.103     29.826      -         
delay_sel[28]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     A        In      -         30.773      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     Y        Out     0.103     30.876      -         
delay_sel[29]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     A        In      -         31.824      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     Y        Out     0.103     31.927      -         
delay_sel[30]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     A        In      -         32.875      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     Y        Out     0.103     32.978      -         
delay_sel[31]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     A        In      -         33.926      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     Y        Out     0.103     34.028      -         
delay_sel[32]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     A        In      -         34.976      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     Y        Out     0.103     35.079      -         
delay_sel[33]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     A        In      -         36.027      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     Y        Out     0.103     36.130      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     B        In      -         36.581      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     Y        Out     0.170     36.750      -         
N_17_i                                                                                                              Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE      D        In      -         36.783      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 36.783 is 4.034(11.0%) logic and 32.749(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.774

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                            SLE      Q        Out     0.122     0.122       -         
endofshift                                                                                                          Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     A        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     Y        Out     0.103     0.258       -         
dut_tms_int                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     A        In      -         1.206       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     Y        Out     0.103     1.308       -         
delay_sel[1]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     A        In      -         2.256       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     Y        Out     0.103     2.359       -         
delay_sel[2]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     A        In      -         3.307       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     Y        Out     0.103     3.410       -         
delay_sel[3]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     A        In      -         4.358       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     Y        Out     0.103     4.461       -         
delay_sel[4]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     A        In      -         5.409       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     Y        Out     0.103     5.511       -         
delay_sel[5]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     A        In      -         6.459       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     Y        Out     0.103     6.562       -         
delay_sel[6]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     A        In      -         7.510       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     Y        Out     0.103     7.613       -         
delay_sel[7]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     A        In      -         8.561       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     Y        Out     0.103     8.663       -         
delay_sel[8]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     A        In      -         9.611       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     Y        Out     0.103     9.714       -         
delay_sel[9]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     A        In      -         10.662      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     Y        Out     0.103     10.765      -         
delay_sel[10]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     A        In      -         11.713      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     Y        Out     0.103     11.816      -         
delay_sel[11]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     A        In      -         12.764      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     Y        Out     0.103     12.866      -         
delay_sel[12]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     A        In      -         13.814      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     Y        Out     0.103     13.917      -         
delay_sel[13]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     A        In      -         14.865      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     Y        Out     0.103     14.968      -         
delay_sel[14]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     A        In      -         15.916      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     Y        Out     0.103     16.018      -         
delay_sel[15]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     A        In      -         16.966      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     Y        Out     0.103     17.069      -         
delay_sel[16]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     A        In      -         18.017      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     Y        Out     0.103     18.120      -         
delay_sel[17]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     A        In      -         19.068      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     Y        Out     0.103     19.170      -         
delay_sel[18]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     A        In      -         20.118      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     Y        Out     0.103     20.221      -         
delay_sel[19]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     A        In      -         21.169      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     Y        Out     0.103     21.272      -         
delay_sel[20]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     A        In      -         22.220      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     Y        Out     0.103     22.323      -         
delay_sel[21]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     A        In      -         23.270      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     Y        Out     0.103     23.373      -         
delay_sel[22]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     A        In      -         24.321      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     Y        Out     0.103     24.424      -         
delay_sel[23]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     A        In      -         25.372      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     Y        Out     0.103     25.475      -         
delay_sel[24]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     A        In      -         26.423      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     Y        Out     0.103     26.525      -         
delay_sel[25]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     A        In      -         27.473      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     Y        Out     0.103     27.576      -         
delay_sel[26]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     A        In      -         28.524      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     Y        Out     0.103     28.627      -         
delay_sel[27]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     A        In      -         29.575      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     Y        Out     0.103     29.677      -         
delay_sel[28]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     A        In      -         30.625      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     Y        Out     0.103     30.728      -         
delay_sel[29]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     A        In      -         31.676      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     Y        Out     0.103     31.779      -         
delay_sel[30]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     A        In      -         32.727      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     Y        Out     0.103     32.830      -         
delay_sel[31]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     A        In      -         33.778      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     Y        Out     0.103     33.880      -         
delay_sel[32]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     A        In      -         34.828      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     Y        Out     0.103     34.931      -         
delay_sel[33]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     A        In      -         35.879      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     Y        Out     0.103     35.982      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     D        In      -         36.433      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.308     36.741      -         
N_13_i                                                                                                              Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         36.774      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 36.774 is 4.025(10.9%) logic and 32.749(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR3_0_0/CCC_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                                        Arrival           
Instance                                                                                           Reference                          Type     Pin     Net                         Time        Slack 
                                                                                                   Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       DDRPHY_BLK_0_CAL_SELECT     0.122       -1.616
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[0]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[0]                  0.171       -1.331
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[1]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[1]                  0.171       -1.259
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select                           DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       cal_select_i                0.122       -1.217
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.qm_active_index[0]                    DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       active_index_4[0]           0.171       -1.139
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.qm_active_index[1]                    DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       active_index_4[1]           0.171       -0.977
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.qm_active_index[2]                    DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       active_index_4[2]           0.171       -0.935
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[4]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[4]                  0.171       -0.904
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[3]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[3]                  0.171       -0.852
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.qm_active_index[3]                    DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       active_index_4[3]           0.171       -0.783
=====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                 Starting                                                                  Required           
Instance                                                                         Reference                          Type     Pin     Net                   Time         Slack 
                                                                                 Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4]        DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       st_timer_6[4]         6.000        -1.616
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_cs[0]     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       precharge_cs_3[0]     6.000        -1.331
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_ob[0]     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       precharge_ob_3[0]     6.000        -1.299
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_ob[1]     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       precharge_ob_3[1]     6.000        -1.299
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_ob[2]     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       precharge_ob_3[2]     6.000        -1.299
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_ob[3]     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       precharge_ob_3[3]     6.000        -1.299
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[3]        DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       N_450                 6.000        -1.197
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pchg_sb_ack[0]      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       pchg_sb_ack_6[0]      6.000        -1.139
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pchg_sb_ack[1]      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       pchg_sb_ack_6[1]      6.000        -1.139
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.pchg_sb_ack[2]      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       pchg_sb_ack_6[2]      6.000        -1.139
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.616
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.616

    Number of logic level(s):                9
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     SLE      Q        Out     0.122     0.122       -         
DDRPHY_BLK_0_CAL_SELECT                                                                            Net      -        -       1.209     -           210       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     A        In      -         1.331       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     Y        Out     0.103     1.434       -         
N_12804                                                                                            Net      -        -       1.235     -           236       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     D        In      -         2.669       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     Y        Out     0.282     2.951       -         
N_12399_i                                                                                          Net      -        -       0.888     -           47        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     C        In      -         3.839       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     Y        Out     0.251     4.090       -         
N_666                                                                                              Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     B        In      -         4.303       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     Y        Out     0.170     4.473       -         
un1_state_28_i_i_a5_0_o2_8                                                                         Net      -        -       0.349     -           3         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     D        In      -         4.821       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     Y        Out     0.282     5.103       -         
N_376                                                                                              Net      -        -       0.786     -           19        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     C        In      -         5.889       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     Y        Out     0.217     6.106       -         
N_427_i                                                                                            Net      -        -       0.666     -           8         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0_1[4]             CFG4     D        In      -         6.772       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0_1[4]             CFG4     Y        Out     0.293     7.066       -         
st_timer_6_0_iv_0_0_1[4]                                                                           Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     D        In      -         7.098       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     Y        Out     0.282     7.381       -         
st_timer_6_0_iv_0_1_0[4]                                                                           Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     B        In      -         7.414       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     Y        Out     0.170     7.583       -         
st_timer_6[4]                                                                                      Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4]                          SLE      D        In      -         7.616       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 7.616 is 2.171(28.5%) logic and 5.445(71.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.518
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.518

    Number of logic level(s):                9
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     SLE      Q        Out     0.122     0.122       -         
DDRPHY_BLK_0_CAL_SELECT                                                                            Net      -        -       1.209     -           210       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     A        In      -         1.331       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     Y        Out     0.103     1.434       -         
N_12804                                                                                            Net      -        -       1.235     -           236       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     D        In      -         2.669       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     Y        Out     0.282     2.951       -         
N_12399_i                                                                                          Net      -        -       0.888     -           47        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a2_6           CFG4     C        In      -         3.839       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a2_6           CFG4     Y        Out     0.251     4.090       -         
N_843                                                                                              Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_7           CFG4     D        In      -         4.123       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_7           CFG4     Y        Out     0.282     4.405       -         
un1_state_28_i_i_a5_0_o2_7                                                                         Net      -        -       0.349     -           3         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     C        In      -         4.754       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     Y        Out     0.251     5.005       -         
N_376                                                                                              Net      -        -       0.786     -           19        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     C        In      -         5.790       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     Y        Out     0.217     6.008       -         
N_427_i                                                                                            Net      -        -       0.666     -           8         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0_1[4]             CFG4     D        In      -         6.674       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0_1[4]             CFG4     Y        Out     0.293     6.967       -         
st_timer_6_0_iv_0_0_1[4]                                                                           Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     D        In      -         7.000       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     Y        Out     0.282     7.282       -         
st_timer_6_0_iv_0_1_0[4]                                                                           Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     B        In      -         7.315       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     Y        Out     0.170     7.485       -         
st_timer_6[4]                                                                                      Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4]                          SLE      D        In      -         7.518       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 7.518 is 2.253(30.0%) logic and 5.265(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.481

    Number of logic level(s):                9
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     SLE      Q        Out     0.122     0.122       -         
DDRPHY_BLK_0_CAL_SELECT                                                                            Net      -        -       1.209     -           210       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     A        In      -         1.331       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     Y        Out     0.103     1.434       -         
N_12804                                                                                            Net      -        -       1.235     -           236       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     D        In      -         2.669       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     Y        Out     0.282     2.951       -         
N_12399_i                                                                                          Net      -        -       0.888     -           47        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     C        In      -         3.839       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     Y        Out     0.251     4.090       -         
N_666                                                                                              Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     B        In      -         4.303       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     Y        Out     0.170     4.473       -         
un1_state_28_i_i_a5_0_o2_8                                                                         Net      -        -       0.349     -           3         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     D        In      -         4.821       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     Y        Out     0.282     5.103       -         
N_376                                                                                              Net      -        -       0.786     -           19        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     C        In      -         5.889       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     Y        Out     0.217     6.106       -         
N_427_i                                                                                            Net      -        -       0.666     -           8         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0_a3[4]            CFG4     C        In      -         6.772       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0_a3[4]            CFG4     Y        Out     0.189     6.962       -         
N_686                                                                                              Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     C        In      -         6.995       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     Y        Out     0.251     7.246       -         
st_timer_6_0_iv_0_1_0[4]                                                                           Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     B        In      -         7.279       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     Y        Out     0.170     7.448       -         
st_timer_6[4]                                                                                      Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4]                          SLE      D        In      -         7.481       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 7.481 is 2.036(27.2%) logic and 5.445(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.383

    Number of logic level(s):                9
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     SLE      Q        Out     0.122     0.122       -         
DDRPHY_BLK_0_CAL_SELECT                                                                            Net      -        -       1.209     -           210       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     A        In      -         1.331       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     Y        Out     0.103     1.434       -         
N_12804                                                                                            Net      -        -       1.235     -           236       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     D        In      -         2.669       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     Y        Out     0.282     2.951       -         
N_12399_i                                                                                          Net      -        -       0.888     -           47        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a2_6           CFG4     C        In      -         3.839       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a2_6           CFG4     Y        Out     0.251     4.090       -         
N_843                                                                                              Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_7           CFG4     D        In      -         4.123       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_7           CFG4     Y        Out     0.282     4.405       -         
un1_state_28_i_i_a5_0_o2_7                                                                         Net      -        -       0.349     -           3         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     C        In      -         4.754       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     Y        Out     0.251     5.005       -         
N_376                                                                                              Net      -        -       0.786     -           19        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     C        In      -         5.790       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     Y        Out     0.217     6.008       -         
N_427_i                                                                                            Net      -        -       0.666     -           8         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0_a3[4]            CFG4     C        In      -         6.674       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0_a3[4]            CFG4     Y        Out     0.189     6.863       -         
N_686                                                                                              Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     C        In      -         6.896       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     Y        Out     0.251     7.147       -         
st_timer_6_0_iv_0_1_0[4]                                                                           Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     B        In      -         7.180       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     Y        Out     0.170     7.349       -         
st_timer_6[4]                                                                                      Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4]                          SLE      D        In      -         7.383       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 7.383 is 2.118(28.7%) logic and 5.265(71.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.330

    Number of logic level(s):                10
    Starting point:                          DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[0] / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_cs[0] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                                                                        Pin      Pin               Arrival     No. of    
Name                                                                                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[0]                                                                                SLE      Q        Out     0.171     0.171       -         
init_sm[0]                                                                                                                                   Net      -        -       0.826     -           29        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.pchall_req_0_0_1_1                                                                        CFG2     B        In      -         0.997       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.pchall_req_0_0_1_1                                                                        CFG2     Y        Out     0.148     1.145       -         
pchall_req_0_0_1_1                                                                                                                           Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm_s7_0_a6_0_a3_0_a2                                                                 CFG4     D        In      -         1.358       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm_s7_0_a6_0_a3_0_a2                                                                 CFG4     Y        Out     0.282     1.640       -         
init_sm_d[7]                                                                                                                                 Net      -        -       0.826     -           29        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.un1_user_mr_w_req_143_0                                                                   CFG4     D        In      -         2.466       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.un1_user_mr_w_req_143_0                                                                   CFG4     Y        Out     0.282     2.749       -         
mr_wren                                                                                                                                      Net      -        -       0.632     -           7         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.lpddr23_mode_regs_2_RNI5O6L5      CFG4     D        In      -         3.381       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.lpddr23_mode_regs_2_RNI5O6L5      CFG4     Y        Out     0.282     3.663       -         
g0_8                                                                                                                                         Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.mode_req_i_10_0_RNIU4GJ8          CFG4     D        In      -         3.876       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.mode_req_i_10_0_RNIU4GJ8          CFG4     Y        Out     0.282     4.158       -         
mode_req_i                                                                                                                                   Net      -        -       0.714     -           10        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.un1_mode_req_i_1282               CFG4     D        In      -         4.872       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.un1_mode_req_i_1282               CFG4     Y        Out     0.282     5.154       -         
un1_mode_req_i_1282                                                                                                                          Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_allreq_a0_RNI61CDK      CFG4     B        In      -         5.187       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_allreq_a0_RNI61CDK      CFG4     Y        Out     0.170     5.356       -         
precharge_m2_0_a2_2                                                                                                                          Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_allreq_a0_RNI8BDA82     CFG2     B        In      -         5.389       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_allreq_a0_RNI8BDA82     CFG2     Y        Out     0.170     5.559       -         
precharge_allreq                                                                                                                             Net      -        -       0.587     -           6         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.prechall_command_ready            CFG4     D        In      -         6.146       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.prechall_command_ready            CFG4     Y        Out     0.282     6.428       -         
precharge5                                                                                                                                   Net      -        -       0.587     -           6         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_cs_3[0]                 CFG4     D        In      -         7.015       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_cs_3[0]                 CFG4     Y        Out     0.282     7.298       -         
precharge_cs_3[0]                                                                                                                            Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_cs[0]                                                                 SLE      D        In      -         7.330       -         
=======================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.330 is 2.633(35.9%) logic and 4.698(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR3_0_0/CCC_0/pll_inst_0/OUT2
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                              Arrival           
Instance                                   Reference                          Type     Pin     Net               Time        Slack 
                                           Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     DDR3_0_0/CCC_0/pll_inst_0/OUT2     IOD      TX      IOD_A_12_TX_0     2.691       -2.139
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type                Pin     Net               Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.OB_A_12     DDR3_0_0/CCC_0/pll_inst_0/OUT2     OUTBUF_FEEDBACK     D       IOD_A_12_TX_0     1.500        -2.139
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.500

    - Propagation time:                      3.639
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.139

    Number of logic level(s):                0
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0 / TX
    Ending point:                            DDR3_0_0.DDRPHY_BLK_0.OB_A_12 / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT2 [rising] on pin HS_IO_CLK[0]
    The end   point is clocked by            System [rising]

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                       Type                Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     IOD                 TX       Out     2.691     2.691       -         
IOD_A_12_TX_0                              Net                 -        -       0.948     -           1         
DDR3_0_0.DDRPHY_BLK_0.OB_A_12              OUTBUF_FEEDBACK     D        In      -         3.639       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.639 is 2.691(73.9%) logic and 0.948(26.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                                           Arrival          
Instance                                   Reference                                                                       Type     Pin     Net               Time        Slack
                                           Clock                                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     IOD      TX      IOD_A_12_TX_0     2.481       6.571
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                                                      Required          
Instance                          Reference                                                                       Type                Pin     Net               Time         Slack
                                  Clock                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.OB_A_12     DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     OUTBUF_FEEDBACK     D       IOD_A_12_TX_0     10.000       6.571
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      3.429
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.571

    Number of logic level(s):                0
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0 / TX
    Ending point:                            DDR3_0_0.DDRPHY_BLK_0.OB_A_12 / D
    The start point is clocked by            DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock [rising] on pin TX_DQS_270
    The end   point is clocked by            System [rising]

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                       Type                Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     IOD                 TX       Out     2.481     2.481       -         
IOD_A_12_TX_0                              Net                 -        -       0.948     -           1         
DDR3_0_0.DDRPHY_BLK_0.OB_A_12              OUTBUF_FEEDBACK     D        In      -         3.429       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.429 is 2.481(72.4%) logic and 0.948(27.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                             Arrival            
Instance                                                                      Reference     Type      Pin          Net             Time        Slack  
                                                                              Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -27.634
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       6.565  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       6.596  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       6.668  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       6.678  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]     0.000       6.743  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       6.745  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       6.984  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]     0.000       7.058  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UDRCAP       UDRCAPInt       0.000       7.277  
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                Starting                                                       Required            
Instance                                                                                                        Reference     Type     Pin     Net                             Time         Slack  
                                                                                                                Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     System        SLE      D       N_13_i                          10.000       -27.634
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     System        SLE      D       nextState_1_1_iv[2]             10.000       -27.542
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     System        SLE      D       N_15_i                          10.000       -27.495
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     System        SLE      D       N_17_i                          10.000       -27.495
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4                        System        SLE      D       regs_4_1                        10.000       -26.567
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.dmiAccessChain.regs_40                                                       System        SLE      D       N_325                           10.000       -26.567
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.idcodeChain.regs_31                                                          System        SLE      D       N_27_i                          10.000       -26.388
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.dtmInfoChain.regs_31                                                         System        SLE      D       N_25_i                          10.000       -26.388
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN.reg\$                                   System        SLE      D       COREJTAGDebug_0_0_TGT_TDI_0     10.000       -26.252
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                          System        SLE      D       state_24_1_iv_i[2]              10.000       6.565  
===================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.633
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.633

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                           UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                             Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      B        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      Y        Out     0.170     1.117       -         
dut_tms_int                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      A        In      -         2.066       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      Y        Out     0.103     2.168       -         
delay_sel[1]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      A        In      -         3.116       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      Y        Out     0.103     3.219       -         
delay_sel[2]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      A        In      -         4.167       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      Y        Out     0.103     4.270       -         
delay_sel[3]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      A        In      -         5.218       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      Y        Out     0.103     5.320       -         
delay_sel[4]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      A        In      -         6.268       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      Y        Out     0.103     6.371       -         
delay_sel[5]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      A        In      -         7.319       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      Y        Out     0.103     7.422       -         
delay_sel[6]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      A        In      -         8.370       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      Y        Out     0.103     8.472       -         
delay_sel[7]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      A        In      -         9.420       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      Y        Out     0.103     9.523       -         
delay_sel[8]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      A        In      -         10.471      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      Y        Out     0.103     10.574      -         
delay_sel[9]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      A        In      -         11.522      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      Y        Out     0.103     11.624      -         
delay_sel[10]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      A        In      -         12.572      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      Y        Out     0.103     12.675      -         
delay_sel[11]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      A        In      -         13.623      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      Y        Out     0.103     13.726      -         
delay_sel[12]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      A        In      -         14.674      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      Y        Out     0.103     14.777      -         
delay_sel[13]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      A        In      -         15.725      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      Y        Out     0.103     15.827      -         
delay_sel[14]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      A        In      -         16.775      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      Y        Out     0.103     16.878      -         
delay_sel[15]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      A        In      -         17.826      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      Y        Out     0.103     17.929      -         
delay_sel[16]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      A        In      -         18.877      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      Y        Out     0.103     18.979      -         
delay_sel[17]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      A        In      -         19.927      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      Y        Out     0.103     20.030      -         
delay_sel[18]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      A        In      -         20.978      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      Y        Out     0.103     21.081      -         
delay_sel[19]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      A        In      -         22.029      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      Y        Out     0.103     22.131      -         
delay_sel[20]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      A        In      -         23.079      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      Y        Out     0.103     23.182      -         
delay_sel[21]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      A        In      -         24.130      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      Y        Out     0.103     24.233      -         
delay_sel[22]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      A        In      -         25.181      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      Y        Out     0.103     25.284      -         
delay_sel[23]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      A        In      -         26.232      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      Y        Out     0.103     26.334      -         
delay_sel[24]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      A        In      -         27.282      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      Y        Out     0.103     27.385      -         
delay_sel[25]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      A        In      -         28.333      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      Y        Out     0.103     28.436      -         
delay_sel[26]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      A        In      -         29.384      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      Y        Out     0.103     29.486      -         
delay_sel[27]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      A        In      -         30.434      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      Y        Out     0.103     30.537      -         
delay_sel[28]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      A        In      -         31.485      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      Y        Out     0.103     31.588      -         
delay_sel[29]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      A        In      -         32.536      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      Y        Out     0.103     32.639      -         
delay_sel[30]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      A        In      -         33.587      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      Y        Out     0.103     33.689      -         
delay_sel[31]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      A        In      -         34.637      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      Y        Out     0.103     34.740      -         
delay_sel[32]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      A        In      -         35.688      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      Y        Out     0.103     35.791      -         
delay_sel[33]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      A        In      -         36.739      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      Y        Out     0.103     36.841      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net       -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4      D        In      -         37.292      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4      Y        Out     0.308     37.600      -         
N_13_i                                                                                                              Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE       D        In      -         37.633      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 37.633 is 3.970(10.5%) logic and 33.664(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.542
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.542

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                             UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                               Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3      B        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3      Y        Out     0.170     1.117       -         
dut_tms_int                                                                                                           Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD      A        In      -         2.066       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD      Y        Out     0.103     2.168       -         
delay_sel[1]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD      A        In      -         3.116       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD      Y        Out     0.103     3.219       -         
delay_sel[2]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD      A        In      -         4.167       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD      Y        Out     0.103     4.270       -         
delay_sel[3]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD      A        In      -         5.218       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD      Y        Out     0.103     5.320       -         
delay_sel[4]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD      A        In      -         6.268       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD      Y        Out     0.103     6.371       -         
delay_sel[5]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD      A        In      -         7.319       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD      Y        Out     0.103     7.422       -         
delay_sel[6]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD      A        In      -         8.370       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD      Y        Out     0.103     8.472       -         
delay_sel[7]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD      A        In      -         9.420       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD      Y        Out     0.103     9.523       -         
delay_sel[8]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD      A        In      -         10.471      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD      Y        Out     0.103     10.574      -         
delay_sel[9]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD      A        In      -         11.522      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD      Y        Out     0.103     11.624      -         
delay_sel[10]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD      A        In      -         12.572      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD      Y        Out     0.103     12.675      -         
delay_sel[11]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD      A        In      -         13.623      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD      Y        Out     0.103     13.726      -         
delay_sel[12]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD      A        In      -         14.674      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD      Y        Out     0.103     14.777      -         
delay_sel[13]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD      A        In      -         15.725      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD      Y        Out     0.103     15.827      -         
delay_sel[14]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD      A        In      -         16.775      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD      Y        Out     0.103     16.878      -         
delay_sel[15]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD      A        In      -         17.826      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD      Y        Out     0.103     17.929      -         
delay_sel[16]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD      A        In      -         18.877      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD      Y        Out     0.103     18.979      -         
delay_sel[17]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD      A        In      -         19.927      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD      Y        Out     0.103     20.030      -         
delay_sel[18]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD      A        In      -         20.978      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD      Y        Out     0.103     21.081      -         
delay_sel[19]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD      A        In      -         22.029      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD      Y        Out     0.103     22.131      -         
delay_sel[20]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD      A        In      -         23.079      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD      Y        Out     0.103     23.182      -         
delay_sel[21]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD      A        In      -         24.130      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD      Y        Out     0.103     24.233      -         
delay_sel[22]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD      A        In      -         25.181      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD      Y        Out     0.103     25.284      -         
delay_sel[23]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD      A        In      -         26.232      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD      Y        Out     0.103     26.334      -         
delay_sel[24]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD      A        In      -         27.282      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD      Y        Out     0.103     27.385      -         
delay_sel[25]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD      A        In      -         28.333      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD      Y        Out     0.103     28.436      -         
delay_sel[26]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD      A        In      -         29.384      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD      Y        Out     0.103     29.486      -         
delay_sel[27]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD      A        In      -         30.434      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD      Y        Out     0.103     30.537      -         
delay_sel[28]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD      A        In      -         31.485      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD      Y        Out     0.103     31.588      -         
delay_sel[29]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD      A        In      -         32.536      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD      Y        Out     0.103     32.639      -         
delay_sel[30]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD      A        In      -         33.587      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD      Y        Out     0.103     33.689      -         
delay_sel[31]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD      A        In      -         34.637      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD      Y        Out     0.103     34.740      -         
delay_sel[32]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD      A        In      -         35.688      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD      Y        Out     0.103     35.791      -         
delay_sel[33]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD      A        In      -         36.739      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD      Y        Out     0.103     36.841      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                           Net       -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4      C        In      -         37.292      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4      Y        Out     0.217     37.509      -         
nextState_1_1_iv[2]                                                                                                   Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE       D        In      -         37.542      -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.542 is 3.878(10.3%) logic and 33.664(89.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.495
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.495

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                           UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                             Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      B        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      Y        Out     0.170     1.117       -         
dut_tms_int                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      A        In      -         2.066       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      Y        Out     0.103     2.168       -         
delay_sel[1]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      A        In      -         3.116       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      Y        Out     0.103     3.219       -         
delay_sel[2]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      A        In      -         4.167       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      Y        Out     0.103     4.270       -         
delay_sel[3]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      A        In      -         5.218       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      Y        Out     0.103     5.320       -         
delay_sel[4]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      A        In      -         6.268       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      Y        Out     0.103     6.371       -         
delay_sel[5]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      A        In      -         7.319       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      Y        Out     0.103     7.422       -         
delay_sel[6]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      A        In      -         8.370       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      Y        Out     0.103     8.472       -         
delay_sel[7]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      A        In      -         9.420       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      Y        Out     0.103     9.523       -         
delay_sel[8]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      A        In      -         10.471      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      Y        Out     0.103     10.574      -         
delay_sel[9]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      A        In      -         11.522      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      Y        Out     0.103     11.624      -         
delay_sel[10]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      A        In      -         12.572      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      Y        Out     0.103     12.675      -         
delay_sel[11]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      A        In      -         13.623      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      Y        Out     0.103     13.726      -         
delay_sel[12]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      A        In      -         14.674      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      Y        Out     0.103     14.777      -         
delay_sel[13]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      A        In      -         15.725      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      Y        Out     0.103     15.827      -         
delay_sel[14]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      A        In      -         16.775      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      Y        Out     0.103     16.878      -         
delay_sel[15]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      A        In      -         17.826      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      Y        Out     0.103     17.929      -         
delay_sel[16]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      A        In      -         18.877      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      Y        Out     0.103     18.979      -         
delay_sel[17]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      A        In      -         19.927      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      Y        Out     0.103     20.030      -         
delay_sel[18]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      A        In      -         20.978      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      Y        Out     0.103     21.081      -         
delay_sel[19]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      A        In      -         22.029      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      Y        Out     0.103     22.131      -         
delay_sel[20]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      A        In      -         23.079      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      Y        Out     0.103     23.182      -         
delay_sel[21]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      A        In      -         24.130      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      Y        Out     0.103     24.233      -         
delay_sel[22]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      A        In      -         25.181      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      Y        Out     0.103     25.284      -         
delay_sel[23]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      A        In      -         26.232      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      Y        Out     0.103     26.334      -         
delay_sel[24]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      A        In      -         27.282      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      Y        Out     0.103     27.385      -         
delay_sel[25]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      A        In      -         28.333      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      Y        Out     0.103     28.436      -         
delay_sel[26]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      A        In      -         29.384      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      Y        Out     0.103     29.486      -         
delay_sel[27]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      A        In      -         30.434      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      Y        Out     0.103     30.537      -         
delay_sel[28]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      A        In      -         31.485      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      Y        Out     0.103     31.588      -         
delay_sel[29]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      A        In      -         32.536      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      Y        Out     0.103     32.639      -         
delay_sel[30]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      A        In      -         33.587      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      Y        Out     0.103     33.689      -         
delay_sel[31]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      A        In      -         34.637      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      Y        Out     0.103     34.740      -         
delay_sel[32]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      A        In      -         35.688      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      Y        Out     0.103     35.791      -         
delay_sel[33]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      A        In      -         36.739      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      Y        Out     0.103     36.841      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net       -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4      B        In      -         37.292      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4      Y        Out     0.170     37.462      -         
N_15_i                                                                                                              Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE       D        In      -         37.495      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 37.495 is 3.831(10.2%) logic and 33.664(89.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.495
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.495

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                           UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                             Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      B        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      Y        Out     0.170     1.117       -         
dut_tms_int                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      A        In      -         2.066       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      Y        Out     0.103     2.168       -         
delay_sel[1]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      A        In      -         3.116       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      Y        Out     0.103     3.219       -         
delay_sel[2]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      A        In      -         4.167       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      Y        Out     0.103     4.270       -         
delay_sel[3]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      A        In      -         5.218       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      Y        Out     0.103     5.320       -         
delay_sel[4]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      A        In      -         6.268       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      Y        Out     0.103     6.371       -         
delay_sel[5]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      A        In      -         7.319       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      Y        Out     0.103     7.422       -         
delay_sel[6]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      A        In      -         8.370       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      Y        Out     0.103     8.472       -         
delay_sel[7]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      A        In      -         9.420       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      Y        Out     0.103     9.523       -         
delay_sel[8]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      A        In      -         10.471      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      Y        Out     0.103     10.574      -         
delay_sel[9]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      A        In      -         11.522      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      Y        Out     0.103     11.624      -         
delay_sel[10]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      A        In      -         12.572      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      Y        Out     0.103     12.675      -         
delay_sel[11]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      A        In      -         13.623      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      Y        Out     0.103     13.726      -         
delay_sel[12]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      A        In      -         14.674      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      Y        Out     0.103     14.777      -         
delay_sel[13]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      A        In      -         15.725      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      Y        Out     0.103     15.827      -         
delay_sel[14]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      A        In      -         16.775      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      Y        Out     0.103     16.878      -         
delay_sel[15]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      A        In      -         17.826      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      Y        Out     0.103     17.929      -         
delay_sel[16]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      A        In      -         18.877      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      Y        Out     0.103     18.979      -         
delay_sel[17]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      A        In      -         19.927      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      Y        Out     0.103     20.030      -         
delay_sel[18]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      A        In      -         20.978      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      Y        Out     0.103     21.081      -         
delay_sel[19]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      A        In      -         22.029      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      Y        Out     0.103     22.131      -         
delay_sel[20]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      A        In      -         23.079      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      Y        Out     0.103     23.182      -         
delay_sel[21]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      A        In      -         24.130      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      Y        Out     0.103     24.233      -         
delay_sel[22]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      A        In      -         25.181      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      Y        Out     0.103     25.284      -         
delay_sel[23]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      A        In      -         26.232      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      Y        Out     0.103     26.334      -         
delay_sel[24]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      A        In      -         27.282      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      Y        Out     0.103     27.385      -         
delay_sel[25]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      A        In      -         28.333      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      Y        Out     0.103     28.436      -         
delay_sel[26]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      A        In      -         29.384      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      Y        Out     0.103     29.486      -         
delay_sel[27]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      A        In      -         30.434      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      Y        Out     0.103     30.537      -         
delay_sel[28]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      A        In      -         31.485      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      Y        Out     0.103     31.588      -         
delay_sel[29]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      A        In      -         32.536      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      Y        Out     0.103     32.639      -         
delay_sel[30]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      A        In      -         33.587      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      Y        Out     0.103     33.689      -         
delay_sel[31]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      A        In      -         34.637      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      Y        Out     0.103     34.740      -         
delay_sel[32]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      A        In      -         35.688      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      Y        Out     0.103     35.791      -         
delay_sel[33]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      A        In      -         36.739      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      Y        Out     0.103     36.841      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net       -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4      B        In      -         37.292      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4      Y        Out     0.170     37.462      -         
N_17_i                                                                                                              Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE       D        In      -         37.495      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 37.495 is 3.831(10.2%) logic and 33.664(89.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.567
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -26.567

    Number of logic level(s):                35
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z67_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                           UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                             Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[0\]\.BUFD_BLK      BUFD      A        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[0\]\.BUFD_BLK      BUFD      Y        Out     0.103     1.051       -         
delay_sel[1]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[1\]\.BUFD_BLK      BUFD      A        In      -         1.999       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[1\]\.BUFD_BLK      BUFD      Y        Out     0.103     2.101       -         
delay_sel[2]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[2\]\.BUFD_BLK      BUFD      A        In      -         3.049       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[2\]\.BUFD_BLK      BUFD      Y        Out     0.103     3.152       -         
delay_sel[3]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[3\]\.BUFD_BLK      BUFD      A        In      -         4.100       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[3\]\.BUFD_BLK      BUFD      Y        Out     0.103     4.203       -         
delay_sel[4]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[4\]\.BUFD_BLK      BUFD      A        In      -         5.151       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[4\]\.BUFD_BLK      BUFD      Y        Out     0.103     5.253       -         
delay_sel[5]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[5\]\.BUFD_BLK      BUFD      A        In      -         6.202       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[5\]\.BUFD_BLK      BUFD      Y        Out     0.103     6.304       -         
delay_sel[6]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[6\]\.BUFD_BLK      BUFD      A        In      -         7.252       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[6\]\.BUFD_BLK      BUFD      Y        Out     0.103     7.355       -         
delay_sel[7]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[7\]\.BUFD_BLK      BUFD      A        In      -         8.303       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[7\]\.BUFD_BLK      BUFD      Y        Out     0.103     8.406       -         
delay_sel[8]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[8\]\.BUFD_BLK      BUFD      A        In      -         9.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[8\]\.BUFD_BLK      BUFD      Y        Out     0.103     9.456       -         
delay_sel[9]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[9\]\.BUFD_BLK      BUFD      A        In      -         10.404      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[9\]\.BUFD_BLK      BUFD      Y        Out     0.103     10.507      -         
delay_sel[10]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[10\]\.BUFD_BLK     BUFD      A        In      -         11.455      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[10\]\.BUFD_BLK     BUFD      Y        Out     0.103     11.558      -         
delay_sel[11]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[11\]\.BUFD_BLK     BUFD      A        In      -         12.506      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[11\]\.BUFD_BLK     BUFD      Y        Out     0.103     12.608      -         
delay_sel[12]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[12\]\.BUFD_BLK     BUFD      A        In      -         13.556      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[12\]\.BUFD_BLK     BUFD      Y        Out     0.103     13.659      -         
delay_sel[13]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[13\]\.BUFD_BLK     BUFD      A        In      -         14.607      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[13\]\.BUFD_BLK     BUFD      Y        Out     0.103     14.710      -         
delay_sel[14]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[14\]\.BUFD_BLK     BUFD      A        In      -         15.658      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[14\]\.BUFD_BLK     BUFD      Y        Out     0.103     15.761      -         
delay_sel[15]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[15\]\.BUFD_BLK     BUFD      A        In      -         16.709      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[15\]\.BUFD_BLK     BUFD      Y        Out     0.103     16.811      -         
delay_sel[16]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[16\]\.BUFD_BLK     BUFD      A        In      -         17.759      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[16\]\.BUFD_BLK     BUFD      Y        Out     0.103     17.862      -         
delay_sel[17]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[17\]\.BUFD_BLK     BUFD      A        In      -         18.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[17\]\.BUFD_BLK     BUFD      Y        Out     0.103     18.913      -         
delay_sel[18]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[18\]\.BUFD_BLK     BUFD      A        In      -         19.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[18\]\.BUFD_BLK     BUFD      Y        Out     0.103     19.963      -         
delay_sel[19]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[19\]\.BUFD_BLK     BUFD      A        In      -         20.911      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[19\]\.BUFD_BLK     BUFD      Y        Out     0.103     21.014      -         
delay_sel[20]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[20\]\.BUFD_BLK     BUFD      A        In      -         21.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[20\]\.BUFD_BLK     BUFD      Y        Out     0.103     22.065      -         
delay_sel[21]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[21\]\.BUFD_BLK     BUFD      A        In      -         23.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[21\]\.BUFD_BLK     BUFD      Y        Out     0.103     23.115      -         
delay_sel[22]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[22\]\.BUFD_BLK     BUFD      A        In      -         24.063      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[22\]\.BUFD_BLK     BUFD      Y        Out     0.103     24.166      -         
delay_sel[23]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[23\]\.BUFD_BLK     BUFD      A        In      -         25.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[23\]\.BUFD_BLK     BUFD      Y        Out     0.103     25.217      -         
delay_sel[24]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[24\]\.BUFD_BLK     BUFD      A        In      -         26.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[24\]\.BUFD_BLK     BUFD      Y        Out     0.103     26.267      -         
delay_sel[25]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[25\]\.BUFD_BLK     BUFD      A        In      -         27.215      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[25\]\.BUFD_BLK     BUFD      Y        Out     0.103     27.318      -         
delay_sel[26]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[26\]\.BUFD_BLK     BUFD      A        In      -         28.266      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[26\]\.BUFD_BLK     BUFD      Y        Out     0.103     28.369      -         
delay_sel[27]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[27\]\.BUFD_BLK     BUFD      A        In      -         29.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[27\]\.BUFD_BLK     BUFD      Y        Out     0.103     29.420      -         
delay_sel[28]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[28\]\.BUFD_BLK     BUFD      A        In      -         30.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[28\]\.BUFD_BLK     BUFD      Y        Out     0.103     30.470      -         
delay_sel[29]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[29\]\.BUFD_BLK     BUFD      A        In      -         31.418      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[29\]\.BUFD_BLK     BUFD      Y        Out     0.103     31.521      -         
delay_sel[30]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[30\]\.BUFD_BLK     BUFD      A        In      -         32.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[30\]\.BUFD_BLK     BUFD      Y        Out     0.103     32.572      -         
delay_sel[31]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[31\]\.BUFD_BLK     BUFD      A        In      -         33.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[31\]\.BUFD_BLK     BUFD      Y        Out     0.103     33.622      -         
delay_sel[32]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[32\]\.BUFD_BLK     BUFD      A        In      -         34.570      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[32\]\.BUFD_BLK     BUFD      Y        Out     0.103     34.673      -         
delay_sel[33]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[33\]\.BUFD_BLK     BUFD      A        In      -         35.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[33\]\.BUFD_BLK     BUFD      Y        Out     0.103     35.724      -         
COREJTAGDebug_0_0_TGT_TDI_0                                                                         Net       -        -       0.528     -           5         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4_1          CFG4      D        In      -         36.252      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4_1          CFG4      Y        Out     0.282     36.534      -         
regs_4_1                                                                                            Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4            SLE       D        In      -         36.567      -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 36.567 is 3.774(10.3%) logic and 32.793(89.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":15:0:15:0|Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }] to [get_cells { AXI4_Interconnect_0.*.arst_aclk_sync.sysReset* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":16:0:16:0|Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.genblk1.rsync.sysReset* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":17:0:17:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":29:0:29:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":38:0:38:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":40:0:40:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":42:0:42:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":43:0:43:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":44:0:44:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":45:0:45:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":47:0:47:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":48:0:48:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":49:0:49:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":50:0:50:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":51:0:51:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":52:0:52:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":53:0:53:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":54:0:54:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":64:0:64:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":65:0:65:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution/libero_project/designer/top/synthesis.fdc":66:0:66:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:04m:04s; CPU Time elapsed 0h:04m:03s; Memory used current: 520MB peak: 678MB)


Finished timing report (Real Time elapsed 0h:04m:04s; CPU Time elapsed 0h:04m:03s; Memory used current: 520MB peak: 678MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
BANKCTRL_HSIO   1 use
BIBUF_DIFF_DQS  2 uses
BUFD            102 uses
CLKINT          15 uses
CLKINT_PRESERVE  1 use
DFN1            1 use
DLL             1 use
HS_IO_CLK       2 uses
INIT            1 use
INV             4 uses
IOD             52 uses
LANECTRL        3 uses
OR2             1 use
OR4             322 uses
OUTBUF_FEEDBACK  1 use
OUTBUF_FEEDBACK_DIFF  1 use
PLL             2 uses
TRIBUFF_FEEDBACK  2 uses
UJTAG           1 use
CFG1           176 uses
CFG2           2980 uses
CFG3           10198 uses
CFG4           10320 uses

Carry cells:
ARI1            2997 uses - used for arithmetic functions
ARI1            3027 uses - used for Wide-Mux implementation
Total ARI1      6024 uses


Sequential Cells: 
SLE            22730 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 Mult
 MACC_PA:         1 MultAdd

I/O ports: 70
I/O primitives: 56
BIBUF          16 uses
INBUF          4 uses
OUTBUF         9 uses
TRIBUFF        27 uses


Global Clock Buffers: 15

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 60 of 952 (6%)
Total Block RAMs (RAM64x12) : 94 of 2772 (3%)

Total LUTs:    29698

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 1128; LUTs = 1128;
RAM1K20  Interface Logic : SLEs = 2160; LUTs = 2160;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  22730 + 1128 + 2160 + 72 = 26090;
Total number of LUTs after P&R:  29698 + 1128 + 2160 + 72 = 33058;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:04m:05s; CPU Time elapsed 0h:04m:04s; Memory used current: 242MB peak: 678MB)

Process took 0h:04m:05s realtime, 0h:04m:04s cputime
# Fri Mar 13 20:36:35 2020

###########################################################]
