@line:65    Cycle @2.00: [Fetcher_Impl]	IF: Final Current PC=0x0
@line:103   Cycle @2.00: [Fetcher_Impl]	BTB: MISS at PC=0x0, Index=0
@line:132   Cycle @2.00: [Fetcher_Impl]	IF: Next PC=0x4  Next Last PC=0
@line:64    Cycle @3.00: [Decoder]	ID: Fetched Instruction=0x20137 at PC=0x0
@line:4300  Cycle @3.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2
@line:4303  Cycle @3.00: [Decoder]	Forwarding data: imm=0x20000 pc=0x0 rs1_data=0x0 rs2_data=0x0
@line:65    Cycle @3.00: [Fetcher_Impl]	IF: Final Current PC=0x4
@line:103   Cycle @3.00: [Fetcher_Impl]	BTB: MISS at PC=0x4, Index=1
@line:132   Cycle @3.00: [Fetcher_Impl]	IF: Next PC=0x8  Next Last PC=4
@line:343   Cycle @3.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x2
@line:64    Cycle @4.00: [Decoder]	ID: Fetched Instruction=0x40010ef at PC=0x4
@line:4300  Cycle @4.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @4.00: [Decoder]	Forwarding data: imm=0x1040 pc=0x4 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @4.00: [Executor]	Input: pc=0x0 rs1_data=0x0 rs2_data=0x0 Imm=0x20000
@line:162   Cycle @4.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @4.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @4.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @4.00: [Executor]	EX: ALU Op2 source: IMM (0x20000)
@line:485   Cycle @4.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @4.00: [Executor]	EX: ALU Result: 0x20000
@line:663   Cycle @4.00: [Executor]	EX: Bypass Update: 0x20000
@line:683   Cycle @4.00: [Executor]	EX: Branch Immediate: 0x20000
@line:687   Cycle @4.00: [Executor]	EX: Branch Target Base: 0x0
@line:856   Cycle @4.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @4.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x2
@line:65    Cycle @4.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @4.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @4.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:343   Cycle @4.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @5.00: [Decoder]	ID: Fetched Instruction=0xfe000fa3 at PC=0x8
@line:76    Cycle @5.00: [Decoder]	ID: Halt If = 1
@line:4300  Cycle @5.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x1 mem_uns=0x0 rd=0x0
@line:4303  Cycle @5.00: [Decoder]	Forwarding data: imm=0xffffffff pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @5.00: [Executor]	Input: pc=0x4 rs1_data=0x0 rs2_data=0x0 Imm=0x1040
@line:162   Cycle @5.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @5.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @5.00: [Executor]	EX: ALU Op1 source: PC (0x4)
@line:390   Cycle @5.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @5.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @5.00: [Executor]	EX: ALU Result: 0x8
@line:663   Cycle @5.00: [Executor]	EX: Bypass Update: 0x8
@line:683   Cycle @5.00: [Executor]	EX: Branch Immediate: 0x1040
@line:687   Cycle @5.00: [Executor]	EX: Branch Target Base: 0x4
@line:826   Cycle @5.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @5.00: [Executor]	EX: Branch Target: 0x1044
@line:1035  Cycle @5.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @5.00: [Executor]	BTB: UPDATE at PC=0x4, Index=1, Target=0x1044
@line:1133  Cycle @5.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @5.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @5.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @5.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @5.00: [MEM]	MEM: Bypass <= 0x20000
@line:65    Cycle @5.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @5.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @5.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:343   Cycle @5.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @6.00: [Decoder]	ID: Fetched Instruction=0x306b7 at PC=0xc
@line:4300  Cycle @6.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:4303  Cycle @6.00: [Decoder]	Forwarding data: imm=0x30000 pc=0xc rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @6.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xffffffff
@line:94    Cycle @6.00: [Executor]	EX: Flush
@line:162   Cycle @6.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @6.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @6.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @6.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffff)
@line:485   Cycle @6.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @6.00: [Executor]	EX: ALU Result: 0xffffffff
@line:663   Cycle @6.00: [Executor]	EX: Bypass Update: 0xffffffff
@line:683   Cycle @6.00: [Executor]	EX: Branch Immediate: 0xffffffff
@line:687   Cycle @6.00: [Executor]	EX: Branch Target Base: 0x8
@line:856   Cycle @6.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @6.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @6.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @6.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @6.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @6.00: [MEM]	MEM: Bypass <= 0x8
@line:46    Cycle @6.00: [WB]	Input: rd=x2 wdata=0x20000
@line:51    Cycle @6.00: [WB]	WB: Write x2 <= 0x20000
@line:53    Cycle @6.00: [Fetcher_Impl]	IF: Flush to 0x1044
@line:65    Cycle @6.00: [Fetcher_Impl]	IF: Final Current PC=0x1044
@line:103   Cycle @6.00: [Fetcher_Impl]	BTB: MISS at PC=0x1044, Index=17
@line:132   Cycle @6.00: [Fetcher_Impl]	IF: Next PC=0x1048  Next Last PC=1044
@line:162   Cycle @6.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @6.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @7.00: [Decoder]	ID: Fetched Instruction=0xfe010113 at PC=0x1044
@line:4300  Cycle @7.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2
@line:4303  Cycle @7.00: [Decoder]	Forwarding data: imm=0xffffffe0 pc=0x1044 rs1_data=0x20000 rs2_data=0x0
@line:83    Cycle @7.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0x30000
@line:162   Cycle @7.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @7.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @7.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @7.00: [Executor]	EX: ALU Op2 source: IMM (0x30000)
@line:650   Cycle @7.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @7.00: [Executor]	EX: ALU Result: 0x30000
@line:663   Cycle @7.00: [Executor]	EX: Bypass Update: 0x30000
@line:683   Cycle @7.00: [Executor]	EX: Branch Immediate: 0x30000
@line:687   Cycle @7.00: [Executor]	EX: Branch Target Base: 0xc
@line:856   Cycle @7.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @7.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @7.00: [MEM]	MEM: OP NONE.
@line:82    Cycle @7.00: [MEM]	MEM: WIDTH BYTE.
@line:108   Cycle @7.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @7.00: [MEM]	MEM: Bypass <= 0xffffffff
@line:46    Cycle @7.00: [WB]	Input: rd=x1 wdata=0x8
@line:51    Cycle @7.00: [WB]	WB: Write x1 <= 0x8
@line:65    Cycle @7.00: [Fetcher_Impl]	IF: Final Current PC=0x1048
@line:103   Cycle @7.00: [Fetcher_Impl]	BTB: MISS at PC=0x1048, Index=18
@line:132   Cycle @7.00: [Fetcher_Impl]	IF: Next PC=0x104c  Next Last PC=1048
@line:343   Cycle @7.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x2
@line:64    Cycle @8.00: [Decoder]	ID: Fetched Instruction=0x112e23 at PC=0x1048
@line:4300  Cycle @8.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @8.00: [Decoder]	Forwarding data: imm=0x1c pc=0x1048 rs1_data=0x20000 rs2_data=0x8
@line:83    Cycle @8.00: [Executor]	Input: pc=0x1044 rs1_data=0x20000 rs2_data=0x0 Imm=0xffffffe0
@line:162   Cycle @8.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @8.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @8.00: [Executor]	EX: ALU Op1 source: RS1 (0x20000)
@line:376   Cycle @8.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffe0)
@line:485   Cycle @8.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @8.00: [Executor]	EX: ALU Result: 0x1ffe0
@line:663   Cycle @8.00: [Executor]	EX: Bypass Update: 0x1ffe0
@line:683   Cycle @8.00: [Executor]	EX: Branch Immediate: 0xffffffe0
@line:687   Cycle @8.00: [Executor]	EX: Branch Target Base: 0x1044
@line:856   Cycle @8.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @8.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x2
@line:64    Cycle @8.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @8.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @8.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @8.00: [MEM]	MEM: Bypass <= 0x30000
@line:46    Cycle @8.00: [WB]	Input: rd=x0 wdata=0xffffffff
@line:271   Cycle @8.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @8.00: [Fetcher_Impl]	IF: Final Current PC=0x104c
@line:103   Cycle @8.00: [Fetcher_Impl]	BTB: MISS at PC=0x104c, Index=19
@line:132   Cycle @8.00: [Fetcher_Impl]	IF: Next PC=0x1050  Next Last PC=104c
@line:343   Cycle @8.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @9.00: [Decoder]	ID: Fetched Instruction=0x812c23 at PC=0x104c
@line:4300  Cycle @9.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @9.00: [Decoder]	Forwarding data: imm=0x18 pc=0x104c rs1_data=0x20000 rs2_data=0x0
@line:83    Cycle @9.00: [Executor]	Input: pc=0x1048 rs1_data=0x20000 rs2_data=0x8 Imm=0x1c
@line:176   Cycle @9.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1ffe0)
@line:218   Cycle @9.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @9.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @9.00: [Executor]	EX: ALU Op2 source: IMM (0x1c)
@line:485   Cycle @9.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @9.00: [Executor]	EX: ALU Result: 0x1fffc
@line:663   Cycle @9.00: [Executor]	EX: Bypass Update: 0x1fffc
@line:683   Cycle @9.00: [Executor]	EX: Branch Immediate: 0x1c
@line:687   Cycle @9.00: [Executor]	EX: Branch Target Base: 0x1048
@line:856   Cycle @9.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @9.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @9.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @9.00: [Executor]	EX: Store Address: 0x1fffc
@line:1249  Cycle @9.00: [Executor]	EX: Store Data: 0x8
@line:64    Cycle @9.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @9.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @9.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @9.00: [MEM]	MEM: Bypass <= 0x1ffe0
@line:46    Cycle @9.00: [WB]	Input: rd=x0 wdata=0x30000
@line:271   Cycle @9.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @9.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @9.00: [Fetcher_Impl]	IF: Final Current PC=0x104c
@line:103   Cycle @9.00: [Fetcher_Impl]	BTB: MISS at PC=0x104c, Index=19
@line:132   Cycle @9.00: [Fetcher_Impl]	IF: Next PC=0x1050  Next Last PC=104c
@line:162   Cycle @9.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @9.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @10.00: [Decoder]	ID: Fetched Instruction=0x812c23 at PC=0x104c
@line:4300  Cycle @10.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @10.00: [Decoder]	Forwarding data: imm=0x18 pc=0x104c rs1_data=0x20000 rs2_data=0x0
@line:83    Cycle @10.00: [Executor]	Input: pc=0x104c rs1_data=0x20000 rs2_data=0x0 Imm=0x18
@line:190   Cycle @10.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1ffe0)
@line:218   Cycle @10.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @10.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @10.00: [Executor]	EX: ALU Op2 source: IMM (0x18)
@line:650   Cycle @10.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @10.00: [Executor]	EX: ALU Result: 0x18
@line:663   Cycle @10.00: [Executor]	EX: Bypass Update: 0x18
@line:683   Cycle @10.00: [Executor]	EX: Branch Immediate: 0x18
@line:687   Cycle @10.00: [Executor]	EX: Branch Target Base: 0x104c
@line:856   Cycle @10.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @10.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @10.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @10.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @10.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @10.00: [MEM]	MEM: Bypass <= 0x1fffc
@line:46    Cycle @10.00: [WB]	Input: rd=x2 wdata=0x1ffe0
@line:51    Cycle @10.00: [WB]	WB: Write x2 <= 0x1ffe0
@line:271   Cycle @10.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @10.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @10.00: [Fetcher_Impl]	IF: Final Current PC=0x104c
@line:103   Cycle @10.00: [Fetcher_Impl]	BTB: MISS at PC=0x104c, Index=19
@line:132   Cycle @10.00: [Fetcher_Impl]	IF: Next PC=0x1050  Next Last PC=104c
@line:162   Cycle @10.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @10.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @11.00: [Decoder]	ID: Fetched Instruction=0x812c23 at PC=0x104c
@line:4300  Cycle @11.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @11.00: [Decoder]	Forwarding data: imm=0x18 pc=0x104c rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @11.00: [Executor]	Input: pc=0x104c rs1_data=0x20000 rs2_data=0x0 Imm=0x18
@line:204   Cycle @11.00: [Executor]	EX: RS1 source: WB Bypass (0x1ffe0)
@line:218   Cycle @11.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @11.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @11.00: [Executor]	EX: ALU Op2 source: IMM (0x18)
@line:650   Cycle @11.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @11.00: [Executor]	EX: ALU Result: 0x18
@line:663   Cycle @11.00: [Executor]	EX: Bypass Update: 0x18
@line:683   Cycle @11.00: [Executor]	EX: Branch Immediate: 0x18
@line:687   Cycle @11.00: [Executor]	EX: Branch Target Base: 0x104c
@line:856   Cycle @11.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @11.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @11.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @11.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @11.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @11.00: [MEM]	MEM: Bypass <= 0x18
@line:46    Cycle @11.00: [WB]	Input: rd=x0 wdata=0x1fffc
@line:65    Cycle @11.00: [Fetcher_Impl]	IF: Final Current PC=0x1050
@line:103   Cycle @11.00: [Fetcher_Impl]	BTB: MISS at PC=0x1050, Index=20
@line:132   Cycle @11.00: [Fetcher_Impl]	IF: Next PC=0x1054  Next Last PC=1050
@line:343   Cycle @11.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @12.00: [Decoder]	ID: Fetched Instruction=0x912a23 at PC=0x1050
@line:4300  Cycle @12.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @12.00: [Decoder]	Forwarding data: imm=0x14 pc=0x1050 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @12.00: [Executor]	Input: pc=0x104c rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x18
@line:162   Cycle @12.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @12.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @12.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @12.00: [Executor]	EX: ALU Op2 source: IMM (0x18)
@line:485   Cycle @12.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @12.00: [Executor]	EX: ALU Result: 0x1fff8
@line:663   Cycle @12.00: [Executor]	EX: Bypass Update: 0x1fff8
@line:683   Cycle @12.00: [Executor]	EX: Branch Immediate: 0x18
@line:687   Cycle @12.00: [Executor]	EX: Branch Target Base: 0x104c
@line:856   Cycle @12.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @12.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @12.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @12.00: [Executor]	EX: Store Address: 0x1fff8
@line:1249  Cycle @12.00: [Executor]	EX: Store Data: 0x0
@line:64    Cycle @12.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @12.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @12.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @12.00: [MEM]	MEM: Bypass <= 0x18
@line:46    Cycle @12.00: [WB]	Input: rd=x0 wdata=0x18
@line:271   Cycle @12.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @12.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @12.00: [Fetcher_Impl]	IF: Final Current PC=0x1050
@line:103   Cycle @12.00: [Fetcher_Impl]	BTB: MISS at PC=0x1050, Index=20
@line:132   Cycle @12.00: [Fetcher_Impl]	IF: Next PC=0x1054  Next Last PC=1050
@line:162   Cycle @12.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @12.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @13.00: [Decoder]	ID: Fetched Instruction=0x912a23 at PC=0x1050
@line:4300  Cycle @13.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @13.00: [Decoder]	Forwarding data: imm=0x14 pc=0x1050 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @13.00: [Executor]	Input: pc=0x1050 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x14
@line:162   Cycle @13.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @13.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @13.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @13.00: [Executor]	EX: ALU Op2 source: IMM (0x14)
@line:650   Cycle @13.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @13.00: [Executor]	EX: ALU Result: 0x14
@line:663   Cycle @13.00: [Executor]	EX: Bypass Update: 0x14
@line:683   Cycle @13.00: [Executor]	EX: Branch Immediate: 0x14
@line:687   Cycle @13.00: [Executor]	EX: Branch Target Base: 0x1050
@line:856   Cycle @13.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @13.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @13.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @13.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @13.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @13.00: [MEM]	MEM: Bypass <= 0x1fff8
@line:46    Cycle @13.00: [WB]	Input: rd=x0 wdata=0x18
@line:271   Cycle @13.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @13.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @13.00: [Fetcher_Impl]	IF: Final Current PC=0x1050
@line:103   Cycle @13.00: [Fetcher_Impl]	BTB: MISS at PC=0x1050, Index=20
@line:132   Cycle @13.00: [Fetcher_Impl]	IF: Next PC=0x1054  Next Last PC=1050
@line:162   Cycle @13.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @13.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @14.00: [Decoder]	ID: Fetched Instruction=0x912a23 at PC=0x1050
@line:4300  Cycle @14.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @14.00: [Decoder]	Forwarding data: imm=0x14 pc=0x1050 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @14.00: [Executor]	Input: pc=0x1050 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x14
@line:162   Cycle @14.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @14.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @14.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @14.00: [Executor]	EX: ALU Op2 source: IMM (0x14)
@line:650   Cycle @14.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @14.00: [Executor]	EX: ALU Result: 0x14
@line:663   Cycle @14.00: [Executor]	EX: Bypass Update: 0x14
@line:683   Cycle @14.00: [Executor]	EX: Branch Immediate: 0x14
@line:687   Cycle @14.00: [Executor]	EX: Branch Target Base: 0x1050
@line:856   Cycle @14.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @14.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @14.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @14.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @14.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @14.00: [MEM]	MEM: Bypass <= 0x14
@line:46    Cycle @14.00: [WB]	Input: rd=x0 wdata=0x1fff8
@line:65    Cycle @14.00: [Fetcher_Impl]	IF: Final Current PC=0x1054
@line:103   Cycle @14.00: [Fetcher_Impl]	BTB: MISS at PC=0x1054, Index=21
@line:132   Cycle @14.00: [Fetcher_Impl]	IF: Next PC=0x1058  Next Last PC=1054
@line:343   Cycle @14.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @15.00: [Decoder]	ID: Fetched Instruction=0x1437 at PC=0x1054
@line:4300  Cycle @15.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @15.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1054 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @15.00: [Executor]	Input: pc=0x1050 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x14
@line:162   Cycle @15.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @15.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @15.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @15.00: [Executor]	EX: ALU Op2 source: IMM (0x14)
@line:485   Cycle @15.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @15.00: [Executor]	EX: ALU Result: 0x1fff4
@line:663   Cycle @15.00: [Executor]	EX: Bypass Update: 0x1fff4
@line:683   Cycle @15.00: [Executor]	EX: Branch Immediate: 0x14
@line:687   Cycle @15.00: [Executor]	EX: Branch Target Base: 0x1050
@line:856   Cycle @15.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @15.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @15.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @15.00: [Executor]	EX: Store Address: 0x1fff4
@line:1249  Cycle @15.00: [Executor]	EX: Store Data: 0x0
@line:64    Cycle @15.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @15.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @15.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @15.00: [MEM]	MEM: Bypass <= 0x14
@line:46    Cycle @15.00: [WB]	Input: rd=x0 wdata=0x14
@line:271   Cycle @15.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @15.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @15.00: [Fetcher_Impl]	IF: Final Current PC=0x1054
@line:103   Cycle @15.00: [Fetcher_Impl]	BTB: MISS at PC=0x1054, Index=21
@line:132   Cycle @15.00: [Fetcher_Impl]	IF: Next PC=0x1058  Next Last PC=1054
@line:162   Cycle @15.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @15.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @16.00: [Decoder]	ID: Fetched Instruction=0x1437 at PC=0x1054
@line:4300  Cycle @16.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @16.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1054 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @16.00: [Executor]	Input: pc=0x1054 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @16.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @16.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @16.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @16.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:650   Cycle @16.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @16.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @16.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @16.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @16.00: [Executor]	EX: Branch Target Base: 0x1054
@line:856   Cycle @16.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @16.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @16.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @16.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @16.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @16.00: [MEM]	MEM: Bypass <= 0x1fff4
@line:46    Cycle @16.00: [WB]	Input: rd=x0 wdata=0x14
@line:271   Cycle @16.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @16.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @16.00: [Fetcher_Impl]	IF: Final Current PC=0x1054
@line:103   Cycle @16.00: [Fetcher_Impl]	BTB: MISS at PC=0x1054, Index=21
@line:132   Cycle @16.00: [Fetcher_Impl]	IF: Next PC=0x1058  Next Last PC=1054
@line:162   Cycle @16.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @16.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @17.00: [Decoder]	ID: Fetched Instruction=0x1437 at PC=0x1054
@line:4300  Cycle @17.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @17.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1054 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @17.00: [Executor]	Input: pc=0x1054 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @17.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @17.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @17.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @17.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:650   Cycle @17.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @17.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @17.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @17.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @17.00: [Executor]	EX: Branch Target Base: 0x1054
@line:856   Cycle @17.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @17.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @17.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @17.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @17.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @17.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @17.00: [WB]	Input: rd=x0 wdata=0x1fff4
@line:65    Cycle @17.00: [Fetcher_Impl]	IF: Final Current PC=0x1058
@line:103   Cycle @17.00: [Fetcher_Impl]	BTB: MISS at PC=0x1058, Index=22
@line:132   Cycle @17.00: [Fetcher_Impl]	IF: Next PC=0x105c  Next Last PC=1058
@line:343   Cycle @17.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x8
@line:64    Cycle @18.00: [Decoder]	ID: Fetched Instruction=0x1a040793 at PC=0x1058
@line:4300  Cycle @18.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @18.00: [Decoder]	Forwarding data: imm=0x1a0 pc=0x1058 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @18.00: [Executor]	Input: pc=0x1054 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @18.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @18.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @18.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @18.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @18.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @18.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @18.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @18.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @18.00: [Executor]	EX: Branch Target Base: 0x1054
@line:856   Cycle @18.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @18.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x8
@line:64    Cycle @18.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @18.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @18.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @18.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @18.00: [WB]	Input: rd=x0 wdata=0x1000
@line:271   Cycle @18.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @18.00: [Fetcher_Impl]	IF: Final Current PC=0x105c
@line:103   Cycle @18.00: [Fetcher_Impl]	BTB: MISS at PC=0x105c, Index=23
@line:132   Cycle @18.00: [Fetcher_Impl]	IF: Next PC=0x1060  Next Last PC=105c
@line:343   Cycle @18.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @19.00: [Decoder]	ID: Fetched Instruction=0x7a023 at PC=0x105c
@line:4300  Cycle @19.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @19.00: [Decoder]	Forwarding data: imm=0x0 pc=0x105c rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @19.00: [Executor]	Input: pc=0x1058 rs1_data=0x0 rs2_data=0x0 Imm=0x1a0
@line:176   Cycle @19.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @19.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @19.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @19.00: [Executor]	EX: ALU Op2 source: IMM (0x1a0)
@line:485   Cycle @19.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @19.00: [Executor]	EX: ALU Result: 0x11a0
@line:663   Cycle @19.00: [Executor]	EX: Bypass Update: 0x11a0
@line:683   Cycle @19.00: [Executor]	EX: Branch Immediate: 0x1a0
@line:687   Cycle @19.00: [Executor]	EX: Branch Target Base: 0x1058
@line:856   Cycle @19.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @19.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @19.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @19.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @19.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @19.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @19.00: [WB]	Input: rd=x0 wdata=0x1000
@line:271   Cycle @19.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @19.00: [Fetcher_Impl]	IF: Final Current PC=0x1060
@line:103   Cycle @19.00: [Fetcher_Impl]	BTB: MISS at PC=0x1060, Index=24
@line:132   Cycle @19.00: [Fetcher_Impl]	IF: Next PC=0x1064  Next Last PC=1060
@line:343   Cycle @19.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @20.00: [Decoder]	ID: Fetched Instruction=0x100713 at PC=0x1060
@line:4300  Cycle @20.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @20.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1060 rs1_data=0x0 rs2_data=0x8
@line:83    Cycle @20.00: [Executor]	Input: pc=0x105c rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:176   Cycle @20.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x11a0)
@line:218   Cycle @20.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @20.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @20.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @20.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @20.00: [Executor]	EX: ALU Result: 0x11a0
@line:663   Cycle @20.00: [Executor]	EX: Bypass Update: 0x11a0
@line:683   Cycle @20.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @20.00: [Executor]	EX: Branch Target Base: 0x105c
@line:856   Cycle @20.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @20.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @20.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @20.00: [Executor]	EX: Store Address: 0x11a0
@line:1249  Cycle @20.00: [Executor]	EX: Store Data: 0x0
@line:64    Cycle @20.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @20.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @20.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @20.00: [MEM]	MEM: Bypass <= 0x11a0
@line:46    Cycle @20.00: [WB]	Input: rd=x8 wdata=0x1000
@line:51    Cycle @20.00: [WB]	WB: Write x8 <= 0x1000
@line:271   Cycle @20.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @20.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @20.00: [Fetcher_Impl]	IF: Final Current PC=0x1060
@line:103   Cycle @20.00: [Fetcher_Impl]	BTB: MISS at PC=0x1060, Index=24
@line:132   Cycle @20.00: [Fetcher_Impl]	IF: Next PC=0x1064  Next Last PC=1060
@line:162   Cycle @20.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @20.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @21.00: [Decoder]	ID: Fetched Instruction=0x100713 at PC=0x1060
@line:4300  Cycle @21.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @21.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1060 rs1_data=0x0 rs2_data=0x8
@line:83    Cycle @21.00: [Executor]	Input: pc=0x1060 rs1_data=0x0 rs2_data=0x8 Imm=0x1
@line:162   Cycle @21.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @21.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @21.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @21.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:650   Cycle @21.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @21.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @21.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @21.00: [Executor]	EX: Branch Immediate: 0x1
@line:687   Cycle @21.00: [Executor]	EX: Branch Target Base: 0x1060
@line:856   Cycle @21.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @21.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @21.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @21.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @21.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @21.00: [MEM]	MEM: Bypass <= 0x11a0
@line:46    Cycle @21.00: [WB]	Input: rd=x15 wdata=0x11a0
@line:51    Cycle @21.00: [WB]	WB: Write x15 <= 0x11a0
@line:271   Cycle @21.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @21.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @21.00: [Fetcher_Impl]	IF: Final Current PC=0x1060
@line:103   Cycle @21.00: [Fetcher_Impl]	BTB: MISS at PC=0x1060, Index=24
@line:132   Cycle @21.00: [Fetcher_Impl]	IF: Next PC=0x1064  Next Last PC=1060
@line:162   Cycle @21.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @21.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @22.00: [Decoder]	ID: Fetched Instruction=0x100713 at PC=0x1060
@line:4300  Cycle @22.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @22.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1060 rs1_data=0x0 rs2_data=0x8
@line:83    Cycle @22.00: [Executor]	Input: pc=0x1060 rs1_data=0x0 rs2_data=0x8 Imm=0x1
@line:162   Cycle @22.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @22.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @22.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @22.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:650   Cycle @22.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @22.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @22.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @22.00: [Executor]	EX: Branch Immediate: 0x1
@line:687   Cycle @22.00: [Executor]	EX: Branch Target Base: 0x1060
@line:856   Cycle @22.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @22.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @22.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @22.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @22.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @22.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @22.00: [WB]	Input: rd=x0 wdata=0x11a0
@line:65    Cycle @22.00: [Fetcher_Impl]	IF: Final Current PC=0x1064
@line:103   Cycle @22.00: [Fetcher_Impl]	BTB: MISS at PC=0x1064, Index=25
@line:132   Cycle @22.00: [Fetcher_Impl]	IF: Next PC=0x1068  Next Last PC=1064
@line:343   Cycle @22.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @23.00: [Decoder]	ID: Fetched Instruction=0xe12023 at PC=0x1064
@line:4300  Cycle @23.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @23.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1064 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @23.00: [Executor]	Input: pc=0x1060 rs1_data=0x0 rs2_data=0x8 Imm=0x1
@line:162   Cycle @23.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @23.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @23.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @23.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:485   Cycle @23.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @23.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @23.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @23.00: [Executor]	EX: Branch Immediate: 0x1
@line:687   Cycle @23.00: [Executor]	EX: Branch Target Base: 0x1060
@line:856   Cycle @23.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @23.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @23.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @23.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @23.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @23.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @23.00: [WB]	Input: rd=x0 wdata=0x1
@line:271   Cycle @23.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @23.00: [Fetcher_Impl]	IF: Final Current PC=0x1068
@line:103   Cycle @23.00: [Fetcher_Impl]	BTB: MISS at PC=0x1068, Index=26
@line:132   Cycle @23.00: [Fetcher_Impl]	IF: Next PC=0x106c  Next Last PC=1068
@line:343   Cycle @23.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @24.00: [Decoder]	ID: Fetched Instruction=0x7a223 at PC=0x1068
@line:4300  Cycle @24.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @24.00: [Decoder]	Forwarding data: imm=0x4 pc=0x1068 rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @24.00: [Executor]	Input: pc=0x1064 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x0
@line:162   Cycle @24.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @24.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x1)
@line:297   Cycle @24.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @24.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @24.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @24.00: [Executor]	EX: ALU Result: 0x1ffe0
@line:663   Cycle @24.00: [Executor]	EX: Bypass Update: 0x1ffe0
@line:683   Cycle @24.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @24.00: [Executor]	EX: Branch Target Base: 0x1064
@line:856   Cycle @24.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @24.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @24.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @24.00: [Executor]	EX: Store Address: 0x1ffe0
@line:1249  Cycle @24.00: [Executor]	EX: Store Data: 0x1
@line:64    Cycle @24.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @24.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @24.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @24.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @24.00: [WB]	Input: rd=x0 wdata=0x1
@line:271   Cycle @24.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @24.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @24.00: [Fetcher_Impl]	IF: Final Current PC=0x1068
@line:103   Cycle @24.00: [Fetcher_Impl]	BTB: MISS at PC=0x1068, Index=26
@line:132   Cycle @24.00: [Fetcher_Impl]	IF: Next PC=0x106c  Next Last PC=1068
@line:162   Cycle @24.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @24.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @25.00: [Decoder]	ID: Fetched Instruction=0x7a223 at PC=0x1068
@line:4300  Cycle @25.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @25.00: [Decoder]	Forwarding data: imm=0x4 pc=0x1068 rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @25.00: [Executor]	Input: pc=0x1068 rs1_data=0x11a0 rs2_data=0x0 Imm=0x4
@line:162   Cycle @25.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @25.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @25.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @25.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:650   Cycle @25.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @25.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @25.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @25.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @25.00: [Executor]	EX: Branch Target Base: 0x1068
@line:856   Cycle @25.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @25.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @25.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @25.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @25.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @25.00: [MEM]	MEM: Bypass <= 0x1ffe0
@line:46    Cycle @25.00: [WB]	Input: rd=x14 wdata=0x1
@line:51    Cycle @25.00: [WB]	WB: Write x14 <= 0x1
@line:271   Cycle @25.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @25.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @25.00: [Fetcher_Impl]	IF: Final Current PC=0x1068
@line:103   Cycle @25.00: [Fetcher_Impl]	BTB: MISS at PC=0x1068, Index=26
@line:132   Cycle @25.00: [Fetcher_Impl]	IF: Next PC=0x106c  Next Last PC=1068
@line:162   Cycle @25.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @25.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @26.00: [Decoder]	ID: Fetched Instruction=0x7a223 at PC=0x1068
@line:4300  Cycle @26.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @26.00: [Decoder]	Forwarding data: imm=0x4 pc=0x1068 rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @26.00: [Executor]	Input: pc=0x1068 rs1_data=0x11a0 rs2_data=0x0 Imm=0x4
@line:162   Cycle @26.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @26.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @26.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @26.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:650   Cycle @26.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @26.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @26.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @26.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @26.00: [Executor]	EX: Branch Target Base: 0x1068
@line:856   Cycle @26.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @26.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @26.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @26.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @26.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @26.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @26.00: [WB]	Input: rd=x0 wdata=0x1ffe0
@line:65    Cycle @26.00: [Fetcher_Impl]	IF: Final Current PC=0x106c
@line:103   Cycle @26.00: [Fetcher_Impl]	BTB: MISS at PC=0x106c, Index=27
@line:132   Cycle @26.00: [Fetcher_Impl]	IF: Next PC=0x1070  Next Last PC=106c
@line:343   Cycle @26.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @27.00: [Decoder]	ID: Fetched Instruction=0x200713 at PC=0x106c
@line:4300  Cycle @27.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @27.00: [Decoder]	Forwarding data: imm=0x2 pc=0x106c rs1_data=0x0 rs2_data=0x1ffe0
@line:83    Cycle @27.00: [Executor]	Input: pc=0x1068 rs1_data=0x11a0 rs2_data=0x0 Imm=0x4
@line:162   Cycle @27.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @27.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @27.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @27.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @27.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @27.00: [Executor]	EX: ALU Result: 0x11a4
@line:663   Cycle @27.00: [Executor]	EX: Bypass Update: 0x11a4
@line:683   Cycle @27.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @27.00: [Executor]	EX: Branch Target Base: 0x1068
@line:856   Cycle @27.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @27.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @27.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @27.00: [Executor]	EX: Store Address: 0x11a4
@line:1249  Cycle @27.00: [Executor]	EX: Store Data: 0x0
@line:64    Cycle @27.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @27.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @27.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @27.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @27.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @27.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @27.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @27.00: [Fetcher_Impl]	IF: Final Current PC=0x106c
@line:103   Cycle @27.00: [Fetcher_Impl]	BTB: MISS at PC=0x106c, Index=27
@line:132   Cycle @27.00: [Fetcher_Impl]	IF: Next PC=0x1070  Next Last PC=106c
@line:162   Cycle @27.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @27.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @28.00: [Decoder]	ID: Fetched Instruction=0x200713 at PC=0x106c
@line:4300  Cycle @28.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @28.00: [Decoder]	Forwarding data: imm=0x2 pc=0x106c rs1_data=0x0 rs2_data=0x1ffe0
@line:83    Cycle @28.00: [Executor]	Input: pc=0x106c rs1_data=0x0 rs2_data=0x1ffe0 Imm=0x2
@line:162   Cycle @28.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @28.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @28.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @28.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:650   Cycle @28.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @28.00: [Executor]	EX: ALU Result: 0x2
@line:663   Cycle @28.00: [Executor]	EX: Bypass Update: 0x2
@line:683   Cycle @28.00: [Executor]	EX: Branch Immediate: 0x2
@line:687   Cycle @28.00: [Executor]	EX: Branch Target Base: 0x106c
@line:856   Cycle @28.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @28.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @28.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @28.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @28.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @28.00: [MEM]	MEM: Bypass <= 0x11a4
@line:46    Cycle @28.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @28.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @28.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @28.00: [Fetcher_Impl]	IF: Final Current PC=0x106c
@line:103   Cycle @28.00: [Fetcher_Impl]	BTB: MISS at PC=0x106c, Index=27
@line:132   Cycle @28.00: [Fetcher_Impl]	IF: Next PC=0x1070  Next Last PC=106c
@line:162   Cycle @28.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @28.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @29.00: [Decoder]	ID: Fetched Instruction=0x200713 at PC=0x106c
@line:4300  Cycle @29.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @29.00: [Decoder]	Forwarding data: imm=0x2 pc=0x106c rs1_data=0x0 rs2_data=0x1ffe0
@line:83    Cycle @29.00: [Executor]	Input: pc=0x106c rs1_data=0x0 rs2_data=0x1ffe0 Imm=0x2
@line:162   Cycle @29.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @29.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @29.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @29.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:650   Cycle @29.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @29.00: [Executor]	EX: ALU Result: 0x2
@line:663   Cycle @29.00: [Executor]	EX: Bypass Update: 0x2
@line:683   Cycle @29.00: [Executor]	EX: Branch Immediate: 0x2
@line:687   Cycle @29.00: [Executor]	EX: Branch Target Base: 0x106c
@line:856   Cycle @29.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @29.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @29.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @29.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @29.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @29.00: [MEM]	MEM: Bypass <= 0x2
@line:46    Cycle @29.00: [WB]	Input: rd=x0 wdata=0x11a4
@line:65    Cycle @29.00: [Fetcher_Impl]	IF: Final Current PC=0x1070
@line:103   Cycle @29.00: [Fetcher_Impl]	BTB: MISS at PC=0x1070, Index=28
@line:132   Cycle @29.00: [Fetcher_Impl]	IF: Next PC=0x1074  Next Last PC=1070
@line:343   Cycle @29.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @30.00: [Decoder]	ID: Fetched Instruction=0xe12223 at PC=0x1070
@line:4300  Cycle @30.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @30.00: [Decoder]	Forwarding data: imm=0x4 pc=0x1070 rs1_data=0x1ffe0 rs2_data=0x1
@line:83    Cycle @30.00: [Executor]	Input: pc=0x106c rs1_data=0x0 rs2_data=0x1ffe0 Imm=0x2
@line:162   Cycle @30.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @30.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @30.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @30.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:485   Cycle @30.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @30.00: [Executor]	EX: ALU Result: 0x2
@line:663   Cycle @30.00: [Executor]	EX: Bypass Update: 0x2
@line:683   Cycle @30.00: [Executor]	EX: Branch Immediate: 0x2
@line:687   Cycle @30.00: [Executor]	EX: Branch Target Base: 0x106c
@line:856   Cycle @30.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @30.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @30.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @30.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @30.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @30.00: [MEM]	MEM: Bypass <= 0x2
@line:46    Cycle @30.00: [WB]	Input: rd=x0 wdata=0x2
@line:271   Cycle @30.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @30.00: [Fetcher_Impl]	IF: Final Current PC=0x1074
@line:103   Cycle @30.00: [Fetcher_Impl]	BTB: MISS at PC=0x1074, Index=29
@line:132   Cycle @30.00: [Fetcher_Impl]	IF: Next PC=0x1078  Next Last PC=1074
@line:343   Cycle @30.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @31.00: [Decoder]	ID: Fetched Instruction=0x7a423 at PC=0x1074
@line:4300  Cycle @31.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @31.00: [Decoder]	Forwarding data: imm=0x8 pc=0x1074 rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @31.00: [Executor]	Input: pc=0x1070 rs1_data=0x1ffe0 rs2_data=0x1 Imm=0x4
@line:162   Cycle @31.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @31.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x2)
@line:297   Cycle @31.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @31.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @31.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @31.00: [Executor]	EX: ALU Result: 0x1ffe4
@line:663   Cycle @31.00: [Executor]	EX: Bypass Update: 0x1ffe4
@line:683   Cycle @31.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @31.00: [Executor]	EX: Branch Target Base: 0x1070
@line:856   Cycle @31.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @31.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @31.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @31.00: [Executor]	EX: Store Address: 0x1ffe4
@line:1249  Cycle @31.00: [Executor]	EX: Store Data: 0x2
@line:64    Cycle @31.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @31.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @31.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @31.00: [MEM]	MEM: Bypass <= 0x2
@line:46    Cycle @31.00: [WB]	Input: rd=x0 wdata=0x2
@line:271   Cycle @31.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @31.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @31.00: [Fetcher_Impl]	IF: Final Current PC=0x1074
@line:103   Cycle @31.00: [Fetcher_Impl]	BTB: MISS at PC=0x1074, Index=29
@line:132   Cycle @31.00: [Fetcher_Impl]	IF: Next PC=0x1078  Next Last PC=1074
@line:162   Cycle @31.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @31.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @32.00: [Decoder]	ID: Fetched Instruction=0x7a423 at PC=0x1074
@line:4300  Cycle @32.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @32.00: [Decoder]	Forwarding data: imm=0x8 pc=0x1074 rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @32.00: [Executor]	Input: pc=0x1074 rs1_data=0x11a0 rs2_data=0x0 Imm=0x8
@line:162   Cycle @32.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @32.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @32.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @32.00: [Executor]	EX: ALU Op2 source: IMM (0x8)
@line:650   Cycle @32.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @32.00: [Executor]	EX: ALU Result: 0x8
@line:663   Cycle @32.00: [Executor]	EX: Bypass Update: 0x8
@line:683   Cycle @32.00: [Executor]	EX: Branch Immediate: 0x8
@line:687   Cycle @32.00: [Executor]	EX: Branch Target Base: 0x1074
@line:856   Cycle @32.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @32.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @32.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @32.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @32.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @32.00: [MEM]	MEM: Bypass <= 0x1ffe4
@line:46    Cycle @32.00: [WB]	Input: rd=x14 wdata=0x2
@line:51    Cycle @32.00: [WB]	WB: Write x14 <= 0x2
@line:271   Cycle @32.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @32.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @32.00: [Fetcher_Impl]	IF: Final Current PC=0x1074
@line:103   Cycle @32.00: [Fetcher_Impl]	BTB: MISS at PC=0x1074, Index=29
@line:132   Cycle @32.00: [Fetcher_Impl]	IF: Next PC=0x1078  Next Last PC=1074
@line:162   Cycle @32.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @32.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @33.00: [Decoder]	ID: Fetched Instruction=0x7a423 at PC=0x1074
@line:4300  Cycle @33.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @33.00: [Decoder]	Forwarding data: imm=0x8 pc=0x1074 rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @33.00: [Executor]	Input: pc=0x1074 rs1_data=0x11a0 rs2_data=0x0 Imm=0x8
@line:162   Cycle @33.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @33.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @33.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @33.00: [Executor]	EX: ALU Op2 source: IMM (0x8)
@line:650   Cycle @33.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @33.00: [Executor]	EX: ALU Result: 0x8
@line:663   Cycle @33.00: [Executor]	EX: Bypass Update: 0x8
@line:683   Cycle @33.00: [Executor]	EX: Branch Immediate: 0x8
@line:687   Cycle @33.00: [Executor]	EX: Branch Target Base: 0x1074
@line:856   Cycle @33.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @33.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @33.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @33.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @33.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @33.00: [MEM]	MEM: Bypass <= 0x8
@line:46    Cycle @33.00: [WB]	Input: rd=x0 wdata=0x1ffe4
@line:65    Cycle @33.00: [Fetcher_Impl]	IF: Final Current PC=0x1078
@line:103   Cycle @33.00: [Fetcher_Impl]	BTB: MISS at PC=0x1078, Index=30
@line:132   Cycle @33.00: [Fetcher_Impl]	IF: Next PC=0x107c  Next Last PC=1078
@line:343   Cycle @33.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @34.00: [Decoder]	ID: Fetched Instruction=0x300713 at PC=0x1078
@line:4300  Cycle @34.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @34.00: [Decoder]	Forwarding data: imm=0x3 pc=0x1078 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @34.00: [Executor]	Input: pc=0x1074 rs1_data=0x11a0 rs2_data=0x0 Imm=0x8
@line:162   Cycle @34.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @34.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @34.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @34.00: [Executor]	EX: ALU Op2 source: IMM (0x8)
@line:485   Cycle @34.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @34.00: [Executor]	EX: ALU Result: 0x11a8
@line:663   Cycle @34.00: [Executor]	EX: Bypass Update: 0x11a8
@line:683   Cycle @34.00: [Executor]	EX: Branch Immediate: 0x8
@line:687   Cycle @34.00: [Executor]	EX: Branch Target Base: 0x1074
@line:856   Cycle @34.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @34.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @34.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @34.00: [Executor]	EX: Store Address: 0x11a8
@line:1249  Cycle @34.00: [Executor]	EX: Store Data: 0x0
@line:64    Cycle @34.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @34.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @34.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @34.00: [MEM]	MEM: Bypass <= 0x8
@line:46    Cycle @34.00: [WB]	Input: rd=x0 wdata=0x8
@line:271   Cycle @34.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @34.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @34.00: [Fetcher_Impl]	IF: Final Current PC=0x1078
@line:103   Cycle @34.00: [Fetcher_Impl]	BTB: MISS at PC=0x1078, Index=30
@line:132   Cycle @34.00: [Fetcher_Impl]	IF: Next PC=0x107c  Next Last PC=1078
@line:162   Cycle @34.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @34.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @35.00: [Decoder]	ID: Fetched Instruction=0x300713 at PC=0x1078
@line:4300  Cycle @35.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @35.00: [Decoder]	Forwarding data: imm=0x3 pc=0x1078 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @35.00: [Executor]	Input: pc=0x1078 rs1_data=0x0 rs2_data=0x0 Imm=0x3
@line:162   Cycle @35.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @35.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @35.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @35.00: [Executor]	EX: ALU Op2 source: IMM (0x3)
@line:650   Cycle @35.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @35.00: [Executor]	EX: ALU Result: 0x3
@line:663   Cycle @35.00: [Executor]	EX: Bypass Update: 0x3
@line:683   Cycle @35.00: [Executor]	EX: Branch Immediate: 0x3
@line:687   Cycle @35.00: [Executor]	EX: Branch Target Base: 0x1078
@line:856   Cycle @35.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @35.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @35.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @35.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @35.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @35.00: [MEM]	MEM: Bypass <= 0x11a8
@line:46    Cycle @35.00: [WB]	Input: rd=x0 wdata=0x8
@line:271   Cycle @35.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @35.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @35.00: [Fetcher_Impl]	IF: Final Current PC=0x1078
@line:103   Cycle @35.00: [Fetcher_Impl]	BTB: MISS at PC=0x1078, Index=30
@line:132   Cycle @35.00: [Fetcher_Impl]	IF: Next PC=0x107c  Next Last PC=1078
@line:162   Cycle @35.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @35.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @36.00: [Decoder]	ID: Fetched Instruction=0x300713 at PC=0x1078
@line:4300  Cycle @36.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @36.00: [Decoder]	Forwarding data: imm=0x3 pc=0x1078 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @36.00: [Executor]	Input: pc=0x1078 rs1_data=0x0 rs2_data=0x0 Imm=0x3
@line:162   Cycle @36.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @36.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @36.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @36.00: [Executor]	EX: ALU Op2 source: IMM (0x3)
@line:650   Cycle @36.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @36.00: [Executor]	EX: ALU Result: 0x3
@line:663   Cycle @36.00: [Executor]	EX: Bypass Update: 0x3
@line:683   Cycle @36.00: [Executor]	EX: Branch Immediate: 0x3
@line:687   Cycle @36.00: [Executor]	EX: Branch Target Base: 0x1078
@line:856   Cycle @36.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @36.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @36.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @36.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @36.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @36.00: [MEM]	MEM: Bypass <= 0x3
@line:46    Cycle @36.00: [WB]	Input: rd=x0 wdata=0x11a8
@line:65    Cycle @36.00: [Fetcher_Impl]	IF: Final Current PC=0x107c
@line:103   Cycle @36.00: [Fetcher_Impl]	BTB: MISS at PC=0x107c, Index=31
@line:132   Cycle @36.00: [Fetcher_Impl]	IF: Next PC=0x1080  Next Last PC=107c
@line:343   Cycle @36.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @37.00: [Decoder]	ID: Fetched Instruction=0xe12423 at PC=0x107c
@line:4300  Cycle @37.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @37.00: [Decoder]	Forwarding data: imm=0x8 pc=0x107c rs1_data=0x1ffe0 rs2_data=0x2
@line:83    Cycle @37.00: [Executor]	Input: pc=0x1078 rs1_data=0x0 rs2_data=0x0 Imm=0x3
@line:162   Cycle @37.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @37.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @37.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @37.00: [Executor]	EX: ALU Op2 source: IMM (0x3)
@line:485   Cycle @37.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @37.00: [Executor]	EX: ALU Result: 0x3
@line:663   Cycle @37.00: [Executor]	EX: Bypass Update: 0x3
@line:683   Cycle @37.00: [Executor]	EX: Branch Immediate: 0x3
@line:687   Cycle @37.00: [Executor]	EX: Branch Target Base: 0x1078
@line:856   Cycle @37.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @37.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @37.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @37.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @37.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @37.00: [MEM]	MEM: Bypass <= 0x3
@line:46    Cycle @37.00: [WB]	Input: rd=x0 wdata=0x3
@line:271   Cycle @37.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @37.00: [Fetcher_Impl]	IF: Final Current PC=0x1080
@line:103   Cycle @37.00: [Fetcher_Impl]	BTB: MISS at PC=0x1080, Index=32
@line:132   Cycle @37.00: [Fetcher_Impl]	IF: Next PC=0x1084  Next Last PC=1080
@line:343   Cycle @37.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @38.00: [Decoder]	ID: Fetched Instruction=0x7a623 at PC=0x1080
@line:4300  Cycle @38.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @38.00: [Decoder]	Forwarding data: imm=0xc pc=0x1080 rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @38.00: [Executor]	Input: pc=0x107c rs1_data=0x1ffe0 rs2_data=0x2 Imm=0x8
@line:162   Cycle @38.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @38.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x3)
@line:297   Cycle @38.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @38.00: [Executor]	EX: ALU Op2 source: IMM (0x8)
@line:485   Cycle @38.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @38.00: [Executor]	EX: ALU Result: 0x1ffe8
@line:663   Cycle @38.00: [Executor]	EX: Bypass Update: 0x1ffe8
@line:683   Cycle @38.00: [Executor]	EX: Branch Immediate: 0x8
@line:687   Cycle @38.00: [Executor]	EX: Branch Target Base: 0x107c
@line:856   Cycle @38.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @38.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @38.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @38.00: [Executor]	EX: Store Address: 0x1ffe8
@line:1249  Cycle @38.00: [Executor]	EX: Store Data: 0x3
@line:64    Cycle @38.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @38.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @38.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @38.00: [MEM]	MEM: Bypass <= 0x3
@line:46    Cycle @38.00: [WB]	Input: rd=x0 wdata=0x3
@line:271   Cycle @38.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @38.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @38.00: [Fetcher_Impl]	IF: Final Current PC=0x1080
@line:103   Cycle @38.00: [Fetcher_Impl]	BTB: MISS at PC=0x1080, Index=32
@line:132   Cycle @38.00: [Fetcher_Impl]	IF: Next PC=0x1084  Next Last PC=1080
@line:162   Cycle @38.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @38.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @39.00: [Decoder]	ID: Fetched Instruction=0x7a623 at PC=0x1080
@line:4300  Cycle @39.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @39.00: [Decoder]	Forwarding data: imm=0xc pc=0x1080 rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @39.00: [Executor]	Input: pc=0x1080 rs1_data=0x11a0 rs2_data=0x0 Imm=0xc
@line:162   Cycle @39.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @39.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @39.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @39.00: [Executor]	EX: ALU Op2 source: IMM (0xc)
@line:650   Cycle @39.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @39.00: [Executor]	EX: ALU Result: 0xc
@line:663   Cycle @39.00: [Executor]	EX: Bypass Update: 0xc
@line:683   Cycle @39.00: [Executor]	EX: Branch Immediate: 0xc
@line:687   Cycle @39.00: [Executor]	EX: Branch Target Base: 0x1080
@line:856   Cycle @39.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @39.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @39.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @39.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @39.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @39.00: [MEM]	MEM: Bypass <= 0x1ffe8
@line:46    Cycle @39.00: [WB]	Input: rd=x14 wdata=0x3
@line:51    Cycle @39.00: [WB]	WB: Write x14 <= 0x3
@line:271   Cycle @39.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @39.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @39.00: [Fetcher_Impl]	IF: Final Current PC=0x1080
@line:103   Cycle @39.00: [Fetcher_Impl]	BTB: MISS at PC=0x1080, Index=32
@line:132   Cycle @39.00: [Fetcher_Impl]	IF: Next PC=0x1084  Next Last PC=1080
@line:162   Cycle @39.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @39.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @40.00: [Decoder]	ID: Fetched Instruction=0x7a623 at PC=0x1080
@line:4300  Cycle @40.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @40.00: [Decoder]	Forwarding data: imm=0xc pc=0x1080 rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @40.00: [Executor]	Input: pc=0x1080 rs1_data=0x11a0 rs2_data=0x0 Imm=0xc
@line:162   Cycle @40.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @40.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @40.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @40.00: [Executor]	EX: ALU Op2 source: IMM (0xc)
@line:650   Cycle @40.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @40.00: [Executor]	EX: ALU Result: 0xc
@line:663   Cycle @40.00: [Executor]	EX: Bypass Update: 0xc
@line:683   Cycle @40.00: [Executor]	EX: Branch Immediate: 0xc
@line:687   Cycle @40.00: [Executor]	EX: Branch Target Base: 0x1080
@line:856   Cycle @40.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @40.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @40.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @40.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @40.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @40.00: [MEM]	MEM: Bypass <= 0xc
@line:46    Cycle @40.00: [WB]	Input: rd=x0 wdata=0x1ffe8
@line:65    Cycle @40.00: [Fetcher_Impl]	IF: Final Current PC=0x1084
@line:103   Cycle @40.00: [Fetcher_Impl]	BTB: MISS at PC=0x1084, Index=33
@line:132   Cycle @40.00: [Fetcher_Impl]	IF: Next PC=0x1088  Next Last PC=1084
@line:343   Cycle @40.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @41.00: [Decoder]	ID: Fetched Instruction=0x400793 at PC=0x1084
@line:4300  Cycle @41.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @41.00: [Decoder]	Forwarding data: imm=0x4 pc=0x1084 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @41.00: [Executor]	Input: pc=0x1080 rs1_data=0x11a0 rs2_data=0x0 Imm=0xc
@line:162   Cycle @41.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @41.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @41.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @41.00: [Executor]	EX: ALU Op2 source: IMM (0xc)
@line:485   Cycle @41.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @41.00: [Executor]	EX: ALU Result: 0x11ac
@line:663   Cycle @41.00: [Executor]	EX: Bypass Update: 0x11ac
@line:683   Cycle @41.00: [Executor]	EX: Branch Immediate: 0xc
@line:687   Cycle @41.00: [Executor]	EX: Branch Target Base: 0x1080
@line:856   Cycle @41.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @41.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @41.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @41.00: [Executor]	EX: Store Address: 0x11ac
@line:1249  Cycle @41.00: [Executor]	EX: Store Data: 0x0
@line:64    Cycle @41.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @41.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @41.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @41.00: [MEM]	MEM: Bypass <= 0xc
@line:46    Cycle @41.00: [WB]	Input: rd=x0 wdata=0xc
@line:271   Cycle @41.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @41.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @41.00: [Fetcher_Impl]	IF: Final Current PC=0x1084
@line:103   Cycle @41.00: [Fetcher_Impl]	BTB: MISS at PC=0x1084, Index=33
@line:132   Cycle @41.00: [Fetcher_Impl]	IF: Next PC=0x1088  Next Last PC=1084
@line:162   Cycle @41.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @41.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @42.00: [Decoder]	ID: Fetched Instruction=0x400793 at PC=0x1084
@line:4300  Cycle @42.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @42.00: [Decoder]	Forwarding data: imm=0x4 pc=0x1084 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @42.00: [Executor]	Input: pc=0x1084 rs1_data=0x0 rs2_data=0x0 Imm=0x4
@line:162   Cycle @42.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @42.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @42.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @42.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:650   Cycle @42.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @42.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @42.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @42.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @42.00: [Executor]	EX: Branch Target Base: 0x1084
@line:856   Cycle @42.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @42.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @42.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @42.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @42.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @42.00: [MEM]	MEM: Bypass <= 0x11ac
@line:46    Cycle @42.00: [WB]	Input: rd=x0 wdata=0xc
@line:271   Cycle @42.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @42.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @42.00: [Fetcher_Impl]	IF: Final Current PC=0x1084
@line:103   Cycle @42.00: [Fetcher_Impl]	BTB: MISS at PC=0x1084, Index=33
@line:132   Cycle @42.00: [Fetcher_Impl]	IF: Next PC=0x1088  Next Last PC=1084
@line:162   Cycle @42.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @42.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @43.00: [Decoder]	ID: Fetched Instruction=0x400793 at PC=0x1084
@line:4300  Cycle @43.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @43.00: [Decoder]	Forwarding data: imm=0x4 pc=0x1084 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @43.00: [Executor]	Input: pc=0x1084 rs1_data=0x0 rs2_data=0x0 Imm=0x4
@line:162   Cycle @43.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @43.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @43.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @43.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:650   Cycle @43.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @43.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @43.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @43.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @43.00: [Executor]	EX: Branch Target Base: 0x1084
@line:856   Cycle @43.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @43.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @43.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @43.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @43.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @43.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @43.00: [WB]	Input: rd=x0 wdata=0x11ac
@line:65    Cycle @43.00: [Fetcher_Impl]	IF: Final Current PC=0x1088
@line:103   Cycle @43.00: [Fetcher_Impl]	BTB: MISS at PC=0x1088, Index=34
@line:132   Cycle @43.00: [Fetcher_Impl]	IF: Next PC=0x108c  Next Last PC=1088
@line:343   Cycle @43.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @44.00: [Decoder]	ID: Fetched Instruction=0xf12623 at PC=0x1088
@line:4300  Cycle @44.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @44.00: [Decoder]	Forwarding data: imm=0xc pc=0x1088 rs1_data=0x1ffe0 rs2_data=0x11a0
@line:83    Cycle @44.00: [Executor]	Input: pc=0x1084 rs1_data=0x0 rs2_data=0x0 Imm=0x4
@line:162   Cycle @44.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @44.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @44.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @44.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @44.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @44.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @44.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @44.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @44.00: [Executor]	EX: Branch Target Base: 0x1084
@line:856   Cycle @44.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @44.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @44.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @44.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @44.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @44.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @44.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @44.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @44.00: [Fetcher_Impl]	IF: Final Current PC=0x108c
@line:103   Cycle @44.00: [Fetcher_Impl]	BTB: MISS at PC=0x108c, Index=35
@line:132   Cycle @44.00: [Fetcher_Impl]	IF: Next PC=0x1090  Next Last PC=108c
@line:343   Cycle @44.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @45.00: [Decoder]	ID: Fetched Instruction=0x1a040413 at PC=0x108c
@line:4300  Cycle @45.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @45.00: [Decoder]	Forwarding data: imm=0x1a0 pc=0x108c rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @45.00: [Executor]	Input: pc=0x1088 rs1_data=0x1ffe0 rs2_data=0x11a0 Imm=0xc
@line:162   Cycle @45.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @45.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x4)
@line:297   Cycle @45.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @45.00: [Executor]	EX: ALU Op2 source: IMM (0xc)
@line:485   Cycle @45.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @45.00: [Executor]	EX: ALU Result: 0x1ffec
@line:663   Cycle @45.00: [Executor]	EX: Bypass Update: 0x1ffec
@line:683   Cycle @45.00: [Executor]	EX: Branch Immediate: 0xc
@line:687   Cycle @45.00: [Executor]	EX: Branch Target Base: 0x1088
@line:856   Cycle @45.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @45.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @45.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @45.00: [Executor]	EX: Store Address: 0x1ffec
@line:1249  Cycle @45.00: [Executor]	EX: Store Data: 0x4
@line:64    Cycle @45.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @45.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @45.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @45.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @45.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @45.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @45.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @45.00: [Fetcher_Impl]	IF: Final Current PC=0x108c
@line:103   Cycle @45.00: [Fetcher_Impl]	BTB: MISS at PC=0x108c, Index=35
@line:132   Cycle @45.00: [Fetcher_Impl]	IF: Next PC=0x1090  Next Last PC=108c
@line:162   Cycle @45.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @45.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @46.00: [Decoder]	ID: Fetched Instruction=0x1a040413 at PC=0x108c
@line:4300  Cycle @46.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @46.00: [Decoder]	Forwarding data: imm=0x1a0 pc=0x108c rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @46.00: [Executor]	Input: pc=0x108c rs1_data=0x1000 rs2_data=0x0 Imm=0x1a0
@line:162   Cycle @46.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @46.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @46.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @46.00: [Executor]	EX: ALU Op2 source: IMM (0x1a0)
@line:650   Cycle @46.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @46.00: [Executor]	EX: ALU Result: 0x1a0
@line:663   Cycle @46.00: [Executor]	EX: Bypass Update: 0x1a0
@line:683   Cycle @46.00: [Executor]	EX: Branch Immediate: 0x1a0
@line:687   Cycle @46.00: [Executor]	EX: Branch Target Base: 0x108c
@line:856   Cycle @46.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @46.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @46.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @46.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @46.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @46.00: [MEM]	MEM: Bypass <= 0x1ffec
@line:46    Cycle @46.00: [WB]	Input: rd=x15 wdata=0x4
@line:51    Cycle @46.00: [WB]	WB: Write x15 <= 0x4
@line:271   Cycle @46.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @46.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @46.00: [Fetcher_Impl]	IF: Final Current PC=0x108c
@line:103   Cycle @46.00: [Fetcher_Impl]	BTB: MISS at PC=0x108c, Index=35
@line:132   Cycle @46.00: [Fetcher_Impl]	IF: Next PC=0x1090  Next Last PC=108c
@line:162   Cycle @46.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @46.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @47.00: [Decoder]	ID: Fetched Instruction=0x1a040413 at PC=0x108c
@line:4300  Cycle @47.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @47.00: [Decoder]	Forwarding data: imm=0x1a0 pc=0x108c rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @47.00: [Executor]	Input: pc=0x108c rs1_data=0x1000 rs2_data=0x0 Imm=0x1a0
@line:162   Cycle @47.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @47.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @47.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @47.00: [Executor]	EX: ALU Op2 source: IMM (0x1a0)
@line:650   Cycle @47.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @47.00: [Executor]	EX: ALU Result: 0x1a0
@line:663   Cycle @47.00: [Executor]	EX: Bypass Update: 0x1a0
@line:683   Cycle @47.00: [Executor]	EX: Branch Immediate: 0x1a0
@line:687   Cycle @47.00: [Executor]	EX: Branch Target Base: 0x108c
@line:856   Cycle @47.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @47.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @47.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @47.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @47.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @47.00: [MEM]	MEM: Bypass <= 0x1a0
@line:46    Cycle @47.00: [WB]	Input: rd=x0 wdata=0x1ffec
@line:65    Cycle @47.00: [Fetcher_Impl]	IF: Final Current PC=0x1090
@line:103   Cycle @47.00: [Fetcher_Impl]	BTB: MISS at PC=0x1090, Index=36
@line:132   Cycle @47.00: [Fetcher_Impl]	IF: Next PC=0x1094  Next Last PC=1090
@line:343   Cycle @47.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x8
@line:64    Cycle @48.00: [Decoder]	ID: Fetched Instruction=0x1040493 at PC=0x1090
@line:4300  Cycle @48.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x9
@line:4303  Cycle @48.00: [Decoder]	Forwarding data: imm=0x10 pc=0x1090 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @48.00: [Executor]	Input: pc=0x108c rs1_data=0x1000 rs2_data=0x0 Imm=0x1a0
@line:162   Cycle @48.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @48.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @48.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @48.00: [Executor]	EX: ALU Op2 source: IMM (0x1a0)
@line:485   Cycle @48.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @48.00: [Executor]	EX: ALU Result: 0x11a0
@line:663   Cycle @48.00: [Executor]	EX: Bypass Update: 0x11a0
@line:683   Cycle @48.00: [Executor]	EX: Branch Immediate: 0x1a0
@line:687   Cycle @48.00: [Executor]	EX: Branch Target Base: 0x108c
@line:856   Cycle @48.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @48.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x8
@line:64    Cycle @48.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @48.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @48.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @48.00: [MEM]	MEM: Bypass <= 0x1a0
@line:46    Cycle @48.00: [WB]	Input: rd=x0 wdata=0x1a0
@line:271   Cycle @48.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @48.00: [Fetcher_Impl]	IF: Final Current PC=0x1094
@line:103   Cycle @48.00: [Fetcher_Impl]	BTB: MISS at PC=0x1094, Index=37
@line:132   Cycle @48.00: [Fetcher_Impl]	IF: Next PC=0x1098  Next Last PC=1094
@line:343   Cycle @48.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x9
@line:64    Cycle @49.00: [Decoder]	ID: Fetched Instruction=0x42503 at PC=0x1094
@line:4300  Cycle @49.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @49.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1094 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @49.00: [Executor]	Input: pc=0x1090 rs1_data=0x1000 rs2_data=0x0 Imm=0x10
@line:176   Cycle @49.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x11a0)
@line:218   Cycle @49.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @49.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @49.00: [Executor]	EX: ALU Op2 source: IMM (0x10)
@line:485   Cycle @49.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @49.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @49.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @49.00: [Executor]	EX: Branch Immediate: 0x10
@line:687   Cycle @49.00: [Executor]	EX: Branch Target Base: 0x1090
@line:856   Cycle @49.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @49.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x9
@line:64    Cycle @49.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @49.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @49.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @49.00: [MEM]	MEM: Bypass <= 0x11a0
@line:46    Cycle @49.00: [WB]	Input: rd=x0 wdata=0x1a0
@line:271   Cycle @49.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @49.00: [Fetcher_Impl]	IF: Final Current PC=0x1098
@line:103   Cycle @49.00: [Fetcher_Impl]	BTB: MISS at PC=0x1098, Index=38
@line:132   Cycle @49.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1098
@line:343   Cycle @49.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xa
@line:64    Cycle @50.00: [Decoder]	ID: Fetched Instruction=0xf69ff0ef at PC=0x1098
@line:4300  Cycle @50.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @50.00: [Decoder]	Forwarding data: imm=0xffffff68 pc=0x1098 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @50.00: [Executor]	Input: pc=0x1094 rs1_data=0x1000 rs2_data=0x0 Imm=0x0
@line:190   Cycle @50.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x11a0)
@line:218   Cycle @50.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @50.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @50.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @50.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @50.00: [Executor]	EX: ALU Result: 0x11a0
@line:663   Cycle @50.00: [Executor]	EX: Bypass Update: 0x11a0
@line:683   Cycle @50.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @50.00: [Executor]	EX: Branch Target Base: 0x1094
@line:856   Cycle @50.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @50.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xa
@line:1254  Cycle @50.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @50.00: [Executor]	EX: Load Address: 0x11a0
@line:64    Cycle @50.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @50.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @50.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @50.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @50.00: [WB]	Input: rd=x8 wdata=0x11a0
@line:51    Cycle @50.00: [WB]	WB: Write x8 <= 0x11a0
@line:271   Cycle @50.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @50.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @50.00: [Fetcher_Impl]	IF: Final Current PC=0x1098
@line:103   Cycle @50.00: [Fetcher_Impl]	BTB: MISS at PC=0x1098, Index=38
@line:132   Cycle @50.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1098
@line:162   Cycle @50.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @50.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @51.00: [Decoder]	ID: Fetched Instruction=0xf69ff0ef at PC=0x1098
@line:4300  Cycle @51.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @51.00: [Decoder]	Forwarding data: imm=0xffffff68 pc=0x1098 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @51.00: [Executor]	Input: pc=0x1098 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff68
@line:162   Cycle @51.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @51.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x11b0)
@line:311   Cycle @51.00: [Executor]	EX: ALU Op1 source: PC (0x1098)
@line:390   Cycle @51.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @51.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @51.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @51.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @51.00: [Executor]	EX: Branch Immediate: 0xffffff68
@line:687   Cycle @51.00: [Executor]	EX: Branch Target Base: 0x1098
@line:856   Cycle @51.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @51.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @51.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @51.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @51.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @51.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @51.00: [WB]	Input: rd=x9 wdata=0x11b0
@line:51    Cycle @51.00: [WB]	WB: Write x9 <= 0x11b0
@line:271   Cycle @51.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=8 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @51.00: [Fetcher_Impl]	IF: Final Current PC=0x109c
@line:103   Cycle @51.00: [Fetcher_Impl]	BTB: MISS at PC=0x109c, Index=39
@line:132   Cycle @51.00: [Fetcher_Impl]	IF: Next PC=0x10a0  Next Last PC=109c
@line:343   Cycle @51.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x8 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @52.00: [Decoder]	ID: Fetched Instruction=0x440413 at PC=0x109c
@line:4300  Cycle @52.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @52.00: [Decoder]	Forwarding data: imm=0x4 pc=0x109c rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @52.00: [Executor]	Input: pc=0x1098 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff68
@line:162   Cycle @52.00: [Executor]	EX: RS1 source: No Bypass
@line:260   Cycle @52.00: [Executor]	EX: RS2 source: WB Bypass (0x11b0)
@line:311   Cycle @52.00: [Executor]	EX: ALU Op1 source: PC (0x1098)
@line:390   Cycle @52.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @52.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @52.00: [Executor]	EX: ALU Result: 0x109c
@line:663   Cycle @52.00: [Executor]	EX: Bypass Update: 0x109c
@line:683   Cycle @52.00: [Executor]	EX: Branch Immediate: 0xffffff68
@line:687   Cycle @52.00: [Executor]	EX: Branch Target Base: 0x1098
@line:826   Cycle @52.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @52.00: [Executor]	EX: Branch Target: 0x1000
@line:1035  Cycle @52.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @52.00: [Executor]	BTB: UPDATE at PC=0x1098, Index=38, Target=0x1000
@line:1133  Cycle @52.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @52.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @52.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @52.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @52.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @52.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @52.00: [WB]	WB: Write x10 <= 0x0
@line:65    Cycle @52.00: [Fetcher_Impl]	IF: Final Current PC=0x10a0
@line:103   Cycle @52.00: [Fetcher_Impl]	BTB: MISS at PC=0x10a0, Index=40
@line:132   Cycle @52.00: [Fetcher_Impl]	IF: Next PC=0x10a4  Next Last PC=10a0
@line:343   Cycle @52.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x8
@line:64    Cycle @53.00: [Decoder]	ID: Fetched Instruction=0xfe941ae3 at PC=0x10a0
@line:4300  Cycle @53.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @53.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x10a0 rs1_data=0x11a0 rs2_data=0x11b0
@line:83    Cycle @53.00: [Executor]	Input: pc=0x109c rs1_data=0x11a0 rs2_data=0x0 Imm=0x4
@line:94    Cycle @53.00: [Executor]	EX: Flush
@line:162   Cycle @53.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @53.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @53.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @53.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @53.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @53.00: [Executor]	EX: ALU Result: 0x11a4
@line:663   Cycle @53.00: [Executor]	EX: Bypass Update: 0x11a4
@line:683   Cycle @53.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @53.00: [Executor]	EX: Branch Target Base: 0x109c
@line:856   Cycle @53.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @53.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @53.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @53.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @53.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @53.00: [MEM]	MEM: Bypass <= 0x109c
@line:46    Cycle @53.00: [WB]	Input: rd=x0 wdata=0x4
@line:53    Cycle @53.00: [Fetcher_Impl]	IF: Flush to 0x1000
@line:65    Cycle @53.00: [Fetcher_Impl]	IF: Final Current PC=0x1000
@line:103   Cycle @53.00: [Fetcher_Impl]	BTB: MISS at PC=0x1000, Index=0
@line:132   Cycle @53.00: [Fetcher_Impl]	IF: Next PC=0x1004  Next Last PC=1000
@line:162   Cycle @53.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @53.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @54.00: [Decoder]	ID: Fetched Instruction=0x1737 at PC=0x1000
@line:4300  Cycle @54.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @54.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1000 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @54.00: [Executor]	Input: pc=0x10a0 rs1_data=0x11a0 rs2_data=0x11b0 Imm=0xfffffff4
@line:162   Cycle @54.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @54.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @54.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:362   Cycle @54.00: [Executor]	EX: ALU Op2 source: RS2 (0x11b0)
@line:650   Cycle @54.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @54.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @54.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @54.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:687   Cycle @54.00: [Executor]	EX: Branch Target Base: 0x10a0
@line:856   Cycle @54.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @54.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @54.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @54.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @54.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @54.00: [MEM]	MEM: Bypass <= 0x11a4
@line:46    Cycle @54.00: [WB]	Input: rd=x1 wdata=0x109c
@line:51    Cycle @54.00: [WB]	WB: Write x1 <= 0x109c
@line:65    Cycle @54.00: [Fetcher_Impl]	IF: Final Current PC=0x1004
@line:103   Cycle @54.00: [Fetcher_Impl]	BTB: MISS at PC=0x1004, Index=1
@line:132   Cycle @54.00: [Fetcher_Impl]	IF: Next PC=0x1008  Next Last PC=1004
@line:343   Cycle @54.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @55.00: [Decoder]	ID: Fetched Instruction=0x1b072783 at PC=0x1004
@line:4300  Cycle @55.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @55.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1004 rs1_data=0x3 rs2_data=0x0
@line:83    Cycle @55.00: [Executor]	Input: pc=0x1000 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @55.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @55.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @55.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @55.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @55.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @55.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @55.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @55.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @55.00: [Executor]	EX: Branch Target Base: 0x1000
@line:856   Cycle @55.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @55.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @55.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @55.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @55.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @55.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @55.00: [WB]	Input: rd=x0 wdata=0x11a4
@line:271   Cycle @55.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @55.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @55.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @55.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:343   Cycle @55.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:64    Cycle @56.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @56.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @56.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x0 rs2_data=0x4
@line:83    Cycle @56.00: [Executor]	Input: pc=0x1004 rs1_data=0x3 rs2_data=0x0 Imm=0x1b0
@line:176   Cycle @56.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @56.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @56.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @56.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @56.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @56.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @56.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @56.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @56.00: [Executor]	EX: Branch Target Base: 0x1004
@line:856   Cycle @56.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @56.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:1254  Cycle @56.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @56.00: [Executor]	EX: Load Address: 0x11b0
@line:64    Cycle @56.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @56.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @56.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @56.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @56.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:271   Cycle @56.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @56.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @56.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @56.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @56.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:162   Cycle @56.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @56.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @57.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @57.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @57.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x0 rs2_data=0x4
@line:83    Cycle @57.00: [Executor]	Input: pc=0x1008 rs1_data=0x0 rs2_data=0x4 Imm=0x0
@line:162   Cycle @57.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @57.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @57.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @57.00: [Executor]	EX: ALU Op2 source: RS2 (0x4)
@line:650   Cycle @57.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @57.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @57.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @57.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @57.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @57.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @57.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @57.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @57.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @57.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @57.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @57.00: [WB]	Input: rd=x14 wdata=0x1000
@line:51    Cycle @57.00: [WB]	WB: Write x14 <= 0x1000
@line:271   Cycle @57.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @57.00: [Fetcher_Impl]	IF: Final Current PC=0x100c
@line:103   Cycle @57.00: [Fetcher_Impl]	BTB: MISS at PC=0x100c, Index=3
@line:132   Cycle @57.00: [Fetcher_Impl]	IF: Next PC=0x1010  Next Last PC=100c
@line:343   Cycle @57.00: [Decoder_Impl]	Output: alu_func=0x20 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @58.00: [Decoder]	ID: Fetched Instruction=0xad50513 at PC=0x100c
@line:4300  Cycle @58.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @58.00: [Decoder]	Forwarding data: imm=0xad pc=0x100c rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @58.00: [Executor]	Input: pc=0x1008 rs1_data=0x0 rs2_data=0x4 Imm=0x0
@line:162   Cycle @58.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @58.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:297   Cycle @58.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @58.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:560   Cycle @58.00: [Executor]	EX: ALU Operation: XOR
@line:660   Cycle @58.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @58.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @58.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @58.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @58.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @58.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @58.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @58.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @58.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @58.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @58.00: [WB]	Input: rd=x15 wdata=0x0
@line:51    Cycle @58.00: [WB]	WB: Write x15 <= 0x0
@line:271   Cycle @58.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @58.00: [Fetcher_Impl]	IF: Final Current PC=0x1010
@line:103   Cycle @58.00: [Fetcher_Impl]	BTB: MISS at PC=0x1010, Index=4
@line:132   Cycle @58.00: [Fetcher_Impl]	IF: Next PC=0x1014  Next Last PC=1010
@line:343   Cycle @58.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @59.00: [Decoder]	ID: Fetched Instruction=0x1aa72823 at PC=0x1010
@line:4300  Cycle @59.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @59.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1010 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @59.00: [Executor]	Input: pc=0x100c rs1_data=0x0 rs2_data=0x0 Imm=0xad
@line:176   Cycle @59.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x0)
@line:218   Cycle @59.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @59.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @59.00: [Executor]	EX: ALU Op2 source: IMM (0xad)
@line:485   Cycle @59.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @59.00: [Executor]	EX: ALU Result: 0xad
@line:663   Cycle @59.00: [Executor]	EX: Bypass Update: 0xad
@line:683   Cycle @59.00: [Executor]	EX: Branch Immediate: 0xad
@line:687   Cycle @59.00: [Executor]	EX: Branch Target Base: 0x100c
@line:856   Cycle @59.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @59.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @59.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @59.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @59.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @59.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @59.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @59.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @59.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:103   Cycle @59.00: [Fetcher_Impl]	BTB: MISS at PC=0x1014, Index=5
@line:132   Cycle @59.00: [Fetcher_Impl]	IF: Next PC=0x1018  Next Last PC=1014
@line:343   Cycle @59.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @60.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @60.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @60.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @60.00: [Executor]	Input: pc=0x1010 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:162   Cycle @60.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @60.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0xad)
@line:297   Cycle @60.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @60.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @60.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @60.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @60.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @60.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @60.00: [Executor]	EX: Branch Target Base: 0x1010
@line:856   Cycle @60.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @60.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @60.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @60.00: [Executor]	EX: Store Address: 0x11b0
@line:1249  Cycle @60.00: [Executor]	EX: Store Data: 0xad
@line:64    Cycle @60.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @60.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @60.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @60.00: [MEM]	MEM: Bypass <= 0xad
@line:46    Cycle @60.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @60.00: [WB]	WB: Write x10 <= 0x0
@line:271   Cycle @60.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @60.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @60.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:103   Cycle @60.00: [Fetcher_Impl]	BTB: MISS at PC=0x1014, Index=5
@line:132   Cycle @60.00: [Fetcher_Impl]	IF: Next PC=0x1018  Next Last PC=1014
@line:162   Cycle @60.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @60.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @61.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @61.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @61.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @61.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @61.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @61.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @61.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @61.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @61.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @61.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @61.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @61.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @61.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @61.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @61.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @61.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @61.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @61.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @61.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @61.00: [WB]	Input: rd=x10 wdata=0xad
@line:51    Cycle @61.00: [WB]	WB: Write x10 <= 0xad
@line:271   Cycle @61.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @61.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @61.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:103   Cycle @61.00: [Fetcher_Impl]	BTB: MISS at PC=0x1014, Index=5
@line:132   Cycle @61.00: [Fetcher_Impl]	IF: Next PC=0x1018  Next Last PC=1014
@line:162   Cycle @61.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @61.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @62.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @62.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @62.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @62.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @62.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @62.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @62.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @62.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @62.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @62.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @62.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @62.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @62.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @62.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @62.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @62.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @62.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @62.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @62.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @62.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @62.00: [Fetcher_Impl]	IF: Final Current PC=0x1018
@line:103   Cycle @62.00: [Fetcher_Impl]	BTB: MISS at PC=0x1018, Index=6
@line:132   Cycle @62.00: [Fetcher_Impl]	IF: Next PC=0x101c  Next Last PC=1018
@line:343   Cycle @62.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @63.00: [Decoder]	ID: Fetched Instruction=0x54783 at PC=0x1018
@line:4300  Cycle @63.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x1 mem_uns=0x1 rd=0xf
@line:4303  Cycle @63.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1018 rs1_data=0xad rs2_data=0x0
@line:83    Cycle @63.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @63.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @63.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @63.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @63.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @63.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @63.00: [Executor]	EX: ALU Result: 0x1018
@line:663   Cycle @63.00: [Executor]	EX: Bypass Update: 0x1018
@line:683   Cycle @63.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @63.00: [Executor]	EX: Branch Target Base: 0x109c
@line:841   Cycle @63.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @63.00: [Executor]	EX: Branch Target: 0x109c
@line:1035  Cycle @63.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @63.00: [Executor]	BTB: UPDATE at PC=0x1014, Index=5, Target=0x109c
@line:1133  Cycle @63.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @63.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @63.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @63.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @63.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @63.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @63.00: [Fetcher_Impl]	IF: Final Current PC=0x101c
@line:103   Cycle @63.00: [Fetcher_Impl]	BTB: MISS at PC=0x101c, Index=7
@line:132   Cycle @63.00: [Fetcher_Impl]	IF: Next PC=0x1020  Next Last PC=101c
@line:343   Cycle @63.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:64    Cycle @64.00: [Decoder]	ID: Fetched Instruction=0x2078263 at PC=0x101c
@line:4300  Cycle @64.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x2 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @64.00: [Decoder]	Forwarding data: imm=0x24 pc=0x101c rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @64.00: [Executor]	Input: pc=0x1018 rs1_data=0xad rs2_data=0x0 Imm=0x0
@line:94    Cycle @64.00: [Executor]	EX: Flush
@line:162   Cycle @64.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @64.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @64.00: [Executor]	EX: ALU Op1 source: RS1 (0xad)
@line:376   Cycle @64.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @64.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @64.00: [Executor]	EX: ALU Result: 0xad
@line:663   Cycle @64.00: [Executor]	EX: Bypass Update: 0xad
@line:683   Cycle @64.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @64.00: [Executor]	EX: Branch Target Base: 0x1018
@line:856   Cycle @64.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @64.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @64.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @64.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @64.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @64.00: [MEM]	MEM: Bypass <= 0x1018
@line:46    Cycle @64.00: [WB]	Input: rd=x0 wdata=0x4
@line:53    Cycle @64.00: [Fetcher_Impl]	IF: Flush to 0x109c
@line:65    Cycle @64.00: [Fetcher_Impl]	IF: Final Current PC=0x109c
@line:103   Cycle @64.00: [Fetcher_Impl]	BTB: MISS at PC=0x109c, Index=39
@line:132   Cycle @64.00: [Fetcher_Impl]	IF: Next PC=0x10a0  Next Last PC=109c
@line:162   Cycle @64.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @64.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @65.00: [Decoder]	ID: Fetched Instruction=0x440413 at PC=0x109c
@line:4300  Cycle @65.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @65.00: [Decoder]	Forwarding data: imm=0x4 pc=0x109c rs1_data=0x11a0 rs2_data=0x0
@line:83    Cycle @65.00: [Executor]	Input: pc=0x101c rs1_data=0x0 rs2_data=0x0 Imm=0x24
@line:162   Cycle @65.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @65.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @65.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @65.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:650   Cycle @65.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @65.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @65.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @65.00: [Executor]	EX: Branch Immediate: 0x24
@line:687   Cycle @65.00: [Executor]	EX: Branch Target Base: 0x101c
@line:856   Cycle @65.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @65.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @65.00: [MEM]	MEM: OP NONE.
@line:82    Cycle @65.00: [MEM]	MEM: WIDTH BYTE.
@line:101   Cycle @65.00: [MEM]	MEM: UNSIGNED.
@line:267   Cycle @65.00: [MEM]	MEM: Bypass <= 0xad
@line:46    Cycle @65.00: [WB]	Input: rd=x0 wdata=0x1018
@line:65    Cycle @65.00: [Fetcher_Impl]	IF: Final Current PC=0x10a0
@line:103   Cycle @65.00: [Fetcher_Impl]	BTB: MISS at PC=0x10a0, Index=40
@line:132   Cycle @65.00: [Fetcher_Impl]	IF: Next PC=0x10a4  Next Last PC=10a0
@line:343   Cycle @65.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x8
@line:64    Cycle @66.00: [Decoder]	ID: Fetched Instruction=0xfe941ae3 at PC=0x10a0
@line:4300  Cycle @66.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @66.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x10a0 rs1_data=0x11a0 rs2_data=0x11b0
@line:83    Cycle @66.00: [Executor]	Input: pc=0x109c rs1_data=0x11a0 rs2_data=0x0 Imm=0x4
@line:162   Cycle @66.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @66.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @66.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a0)
@line:376   Cycle @66.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @66.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @66.00: [Executor]	EX: ALU Result: 0x11a4
@line:663   Cycle @66.00: [Executor]	EX: Bypass Update: 0x11a4
@line:683   Cycle @66.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @66.00: [Executor]	EX: Branch Target Base: 0x109c
@line:856   Cycle @66.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @66.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x8
@line:64    Cycle @66.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @66.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @66.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @66.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @66.00: [WB]	Input: rd=x0 wdata=0xad
@line:271   Cycle @66.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @66.00: [Fetcher_Impl]	IF: Final Current PC=0x10a4
@line:103   Cycle @66.00: [Fetcher_Impl]	BTB: MISS at PC=0x10a4, Index=41
@line:132   Cycle @66.00: [Fetcher_Impl]	IF: Next PC=0x10a8  Next Last PC=10a4
@line:343   Cycle @66.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @67.00: [Decoder]	ID: Fetched Instruction=0x100513 at PC=0x10a4
@line:4300  Cycle @67.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @67.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10a4 rs1_data=0x0 rs2_data=0x109c
@line:83    Cycle @67.00: [Executor]	Input: pc=0x10a0 rs1_data=0x11a0 rs2_data=0x11b0 Imm=0xfffffff4
@line:176   Cycle @67.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x11a4)
@line:218   Cycle @67.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @67.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a4)
@line:362   Cycle @67.00: [Executor]	EX: ALU Op2 source: RS2 (0x11b0)
@line:500   Cycle @67.00: [Executor]	EX: ALU Operation: SUB
@line:660   Cycle @67.00: [Executor]	EX: ALU Result: 0xfffffff4
@line:663   Cycle @67.00: [Executor]	EX: Bypass Update: 0xfffffff4
@line:683   Cycle @67.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:687   Cycle @67.00: [Executor]	EX: Branch Target Base: 0x10a0
@line:751   Cycle @67.00: [Executor]	EX: Branch Type: BNE
@line:1030  Cycle @67.00: [Executor]	EX: Branch Target: 0x1094
@line:1035  Cycle @67.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @67.00: [Executor]	BTB: UPDATE at PC=0x10a0, Index=40, Target=0x1094
@line:1133  Cycle @67.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @67.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @67.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @67.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @67.00: [MEM]	MEM: Bypass <= 0x11a4
@line:46    Cycle @67.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @67.00: [Fetcher_Impl]	IF: Final Current PC=0x10a8
@line:103   Cycle @67.00: [Fetcher_Impl]	BTB: MISS at PC=0x10a8, Index=42
@line:132   Cycle @67.00: [Fetcher_Impl]	IF: Next PC=0x10ac  Next Last PC=10a8
@line:343   Cycle @67.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @68.00: [Decoder]	ID: Fetched Instruction=0xf59ff0ef at PC=0x10a8
@line:4300  Cycle @68.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @68.00: [Decoder]	Forwarding data: imm=0xffffff58 pc=0x10a8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @68.00: [Executor]	Input: pc=0x10a4 rs1_data=0x0 rs2_data=0x109c Imm=0x1
@line:94    Cycle @68.00: [Executor]	EX: Flush
@line:162   Cycle @68.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @68.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @68.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @68.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:485   Cycle @68.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @68.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @68.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @68.00: [Executor]	EX: Branch Immediate: 0x1
@line:687   Cycle @68.00: [Executor]	EX: Branch Target Base: 0x10a4
@line:856   Cycle @68.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @68.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @68.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @68.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @68.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @68.00: [MEM]	MEM: Bypass <= 0xfffffff4
@line:46    Cycle @68.00: [WB]	Input: rd=x8 wdata=0x11a4
@line:51    Cycle @68.00: [WB]	WB: Write x8 <= 0x11a4
@line:53    Cycle @68.00: [Fetcher_Impl]	IF: Flush to 0x1094
@line:65    Cycle @68.00: [Fetcher_Impl]	IF: Final Current PC=0x1094
@line:103   Cycle @68.00: [Fetcher_Impl]	BTB: MISS at PC=0x1094, Index=37
@line:132   Cycle @68.00: [Fetcher_Impl]	IF: Next PC=0x1098  Next Last PC=1094
@line:162   Cycle @68.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @68.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @69.00: [Decoder]	ID: Fetched Instruction=0x42503 at PC=0x1094
@line:4300  Cycle @69.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @69.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1094 rs1_data=0x11a4 rs2_data=0x0
@line:83    Cycle @69.00: [Executor]	Input: pc=0x10a8 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff58
@line:162   Cycle @69.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @69.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @69.00: [Executor]	EX: ALU Op1 source: PC (0x10a8)
@line:390   Cycle @69.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @69.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @69.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @69.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @69.00: [Executor]	EX: Branch Immediate: 0xffffff58
@line:687   Cycle @69.00: [Executor]	EX: Branch Target Base: 0x10a8
@line:856   Cycle @69.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @69.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @69.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @69.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @69.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @69.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @69.00: [WB]	Input: rd=x0 wdata=0xfffffff4
@line:65    Cycle @69.00: [Fetcher_Impl]	IF: Final Current PC=0x1098
@line:93    Cycle @69.00: [Fetcher_Impl]	BTB: HIT at PC=0x1098, Index=38, Target=0x1000
@line:132   Cycle @69.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=1098
@line:343   Cycle @69.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xa
@line:64    Cycle @70.00: [Decoder]	ID: Fetched Instruction=0xf69ff0ef at PC=0x1098
@line:4300  Cycle @70.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @70.00: [Decoder]	Forwarding data: imm=0xffffff68 pc=0x1098 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @70.00: [Executor]	Input: pc=0x1094 rs1_data=0x11a4 rs2_data=0x0 Imm=0x0
@line:162   Cycle @70.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @70.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @70.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a4)
@line:376   Cycle @70.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @70.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @70.00: [Executor]	EX: ALU Result: 0x11a4
@line:663   Cycle @70.00: [Executor]	EX: Bypass Update: 0x11a4
@line:683   Cycle @70.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @70.00: [Executor]	EX: Branch Target Base: 0x1094
@line:856   Cycle @70.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @70.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xa
@line:1254  Cycle @70.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @70.00: [Executor]	EX: Load Address: 0x11a4
@line:64    Cycle @70.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @70.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @70.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @70.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @70.00: [WB]	Input: rd=x0 wdata=0x1
@line:271   Cycle @70.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @70.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @70.00: [Fetcher_Impl]	IF: Final Current PC=0x1098
@line:93    Cycle @70.00: [Fetcher_Impl]	BTB: HIT at PC=0x1098, Index=38, Target=0x1000
@line:132   Cycle @70.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=1098
@line:162   Cycle @70.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @70.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @71.00: [Decoder]	ID: Fetched Instruction=0xf69ff0ef at PC=0x1098
@line:4300  Cycle @71.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @71.00: [Decoder]	Forwarding data: imm=0xffffff68 pc=0x1098 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @71.00: [Executor]	Input: pc=0x1098 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff68
@line:162   Cycle @71.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @71.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @71.00: [Executor]	EX: ALU Op1 source: PC (0x1098)
@line:390   Cycle @71.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @71.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @71.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @71.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @71.00: [Executor]	EX: Branch Immediate: 0xffffff68
@line:687   Cycle @71.00: [Executor]	EX: Branch Target Base: 0x1098
@line:856   Cycle @71.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @71.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @71.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @71.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @71.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @71.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @71.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @71.00: [Fetcher_Impl]	IF: Final Current PC=0x1000
@line:103   Cycle @71.00: [Fetcher_Impl]	BTB: MISS at PC=0x1000, Index=0
@line:132   Cycle @71.00: [Fetcher_Impl]	IF: Next PC=0x1004  Next Last PC=1000
@line:343   Cycle @71.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @72.00: [Decoder]	ID: Fetched Instruction=0x1737 at PC=0x1000
@line:4300  Cycle @72.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @72.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1000 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @72.00: [Executor]	Input: pc=0x1098 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff68
@line:162   Cycle @72.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @72.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @72.00: [Executor]	EX: ALU Op1 source: PC (0x1098)
@line:390   Cycle @72.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @72.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @72.00: [Executor]	EX: ALU Result: 0x109c
@line:663   Cycle @72.00: [Executor]	EX: Bypass Update: 0x109c
@line:683   Cycle @72.00: [Executor]	EX: Branch Immediate: 0xffffff68
@line:687   Cycle @72.00: [Executor]	EX: Branch Target Base: 0x1098
@line:826   Cycle @72.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @72.00: [Executor]	EX: Branch Target: 0x1000
@line:1035  Cycle @72.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @72.00: [Executor]	BTB: UPDATE at PC=0x1098, Index=38, Target=0x1000
@line:1133  Cycle @72.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @72.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @72.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @72.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @72.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @72.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @72.00: [WB]	WB: Write x10 <= 0x0
@line:65    Cycle @72.00: [Fetcher_Impl]	IF: Final Current PC=0x1004
@line:103   Cycle @72.00: [Fetcher_Impl]	BTB: MISS at PC=0x1004, Index=1
@line:132   Cycle @72.00: [Fetcher_Impl]	IF: Next PC=0x1008  Next Last PC=1004
@line:343   Cycle @72.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @73.00: [Decoder]	ID: Fetched Instruction=0x1b072783 at PC=0x1004
@line:4300  Cycle @73.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @73.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1004 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @73.00: [Executor]	Input: pc=0x1000 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @73.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @73.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @73.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @73.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @73.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @73.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @73.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @73.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @73.00: [Executor]	EX: Branch Target Base: 0x1000
@line:856   Cycle @73.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @73.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @73.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @73.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @73.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @73.00: [MEM]	MEM: Bypass <= 0x109c
@line:46    Cycle @73.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @73.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @73.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @73.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @73.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:343   Cycle @73.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:64    Cycle @74.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @74.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @74.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @74.00: [Executor]	Input: pc=0x1004 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:176   Cycle @74.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @74.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @74.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @74.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @74.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @74.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @74.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @74.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @74.00: [Executor]	EX: Branch Target Base: 0x1004
@line:856   Cycle @74.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @74.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:1254  Cycle @74.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @74.00: [Executor]	EX: Load Address: 0x11b0
@line:64    Cycle @74.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @74.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @74.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @74.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @74.00: [WB]	Input: rd=x1 wdata=0x109c
@line:51    Cycle @74.00: [WB]	WB: Write x1 <= 0x109c
@line:271   Cycle @74.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @74.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @74.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @74.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @74.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:162   Cycle @74.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @74.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @75.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @75.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @75.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @75.00: [Executor]	Input: pc=0x1008 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:162   Cycle @75.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @75.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @75.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @75.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:650   Cycle @75.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @75.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @75.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @75.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @75.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @75.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @75.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @75.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @75.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @75.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @75.00: [MEM]	MEM: Bypass <= 0xad
@line:46    Cycle @75.00: [WB]	Input: rd=x14 wdata=0x1000
@line:51    Cycle @75.00: [WB]	WB: Write x14 <= 0x1000
@line:271   Cycle @75.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @75.00: [Fetcher_Impl]	IF: Final Current PC=0x100c
@line:103   Cycle @75.00: [Fetcher_Impl]	BTB: MISS at PC=0x100c, Index=3
@line:132   Cycle @75.00: [Fetcher_Impl]	IF: Next PC=0x1010  Next Last PC=100c
@line:343   Cycle @75.00: [Decoder_Impl]	Output: alu_func=0x20 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @76.00: [Decoder]	ID: Fetched Instruction=0xad50513 at PC=0x100c
@line:4300  Cycle @76.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @76.00: [Decoder]	Forwarding data: imm=0xad pc=0x100c rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @76.00: [Executor]	Input: pc=0x1008 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:162   Cycle @76.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @76.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0xad)
@line:297   Cycle @76.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @76.00: [Executor]	EX: ALU Op2 source: RS2 (0xad)
@line:560   Cycle @76.00: [Executor]	EX: ALU Operation: XOR
@line:660   Cycle @76.00: [Executor]	EX: ALU Result: 0xad
@line:663   Cycle @76.00: [Executor]	EX: Bypass Update: 0xad
@line:683   Cycle @76.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @76.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @76.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @76.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @76.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @76.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @76.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @76.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @76.00: [WB]	Input: rd=x15 wdata=0xad
@line:51    Cycle @76.00: [WB]	WB: Write x15 <= 0xad
@line:271   Cycle @76.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @76.00: [Fetcher_Impl]	IF: Final Current PC=0x1010
@line:103   Cycle @76.00: [Fetcher_Impl]	BTB: MISS at PC=0x1010, Index=4
@line:132   Cycle @76.00: [Fetcher_Impl]	IF: Next PC=0x1014  Next Last PC=1010
@line:343   Cycle @76.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @77.00: [Decoder]	ID: Fetched Instruction=0x1aa72823 at PC=0x1010
@line:4300  Cycle @77.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @77.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1010 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @77.00: [Executor]	Input: pc=0x100c rs1_data=0x0 rs2_data=0x0 Imm=0xad
@line:176   Cycle @77.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xad)
@line:218   Cycle @77.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @77.00: [Executor]	EX: ALU Op1 source: RS1 (0xad)
@line:376   Cycle @77.00: [Executor]	EX: ALU Op2 source: IMM (0xad)
@line:485   Cycle @77.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @77.00: [Executor]	EX: ALU Result: 0x15a
@line:663   Cycle @77.00: [Executor]	EX: Bypass Update: 0x15a
@line:683   Cycle @77.00: [Executor]	EX: Branch Immediate: 0xad
@line:687   Cycle @77.00: [Executor]	EX: Branch Target Base: 0x100c
@line:856   Cycle @77.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @77.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @77.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @77.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @77.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @77.00: [MEM]	MEM: Bypass <= 0xad
@line:46    Cycle @77.00: [WB]	Input: rd=x0 wdata=0x0
@line:271   Cycle @77.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @77.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @77.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @77.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:343   Cycle @77.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @78.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @78.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @78.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @78.00: [Executor]	Input: pc=0x1010 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:162   Cycle @78.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @78.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x15a)
@line:297   Cycle @78.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @78.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @78.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @78.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @78.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @78.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @78.00: [Executor]	EX: Branch Target Base: 0x1010
@line:856   Cycle @78.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @78.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @78.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @78.00: [Executor]	EX: Store Address: 0x11b0
@line:1249  Cycle @78.00: [Executor]	EX: Store Data: 0x15a
@line:64    Cycle @78.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @78.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @78.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @78.00: [MEM]	MEM: Bypass <= 0x15a
@line:46    Cycle @78.00: [WB]	Input: rd=x10 wdata=0xad
@line:51    Cycle @78.00: [WB]	WB: Write x10 <= 0xad
@line:271   Cycle @78.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @78.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @78.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @78.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @78.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:162   Cycle @78.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @78.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @79.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @79.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @79.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @79.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @79.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @79.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @79.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @79.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @79.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @79.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @79.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @79.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @79.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @79.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @79.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @79.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @79.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @79.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @79.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @79.00: [WB]	Input: rd=x10 wdata=0x15a
@line:51    Cycle @79.00: [WB]	WB: Write x10 <= 0x15a
@line:271   Cycle @79.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @79.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @79.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @79.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @79.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:162   Cycle @79.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @79.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @80.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @80.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @80.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @80.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @80.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @80.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @80.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @80.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @80.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @80.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @80.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @80.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @80.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @80.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @80.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @80.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @80.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @80.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @80.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @80.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @80.00: [Fetcher_Impl]	IF: Final Current PC=0x109c
@line:103   Cycle @80.00: [Fetcher_Impl]	BTB: MISS at PC=0x109c, Index=39
@line:132   Cycle @80.00: [Fetcher_Impl]	IF: Next PC=0x10a0  Next Last PC=109c
@line:343   Cycle @80.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @81.00: [Decoder]	ID: Fetched Instruction=0x440413 at PC=0x109c
@line:4300  Cycle @81.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @81.00: [Decoder]	Forwarding data: imm=0x4 pc=0x109c rs1_data=0x11a4 rs2_data=0x0
@line:83    Cycle @81.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @81.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @81.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @81.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @81.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @81.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @81.00: [Executor]	EX: ALU Result: 0x1018
@line:663   Cycle @81.00: [Executor]	EX: Bypass Update: 0x1018
@line:683   Cycle @81.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @81.00: [Executor]	EX: Branch Target Base: 0x109c
@line:841   Cycle @81.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @81.00: [Executor]	EX: Branch Target: 0x109c
@line:1035  Cycle @81.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @81.00: [Executor]	BTB: UPDATE at PC=0x1014, Index=5, Target=0x109c
@line:1133  Cycle @81.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @81.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @81.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @81.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @81.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @81.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @81.00: [Fetcher_Impl]	IF: Final Current PC=0x10a0
@line:93    Cycle @81.00: [Fetcher_Impl]	BTB: HIT at PC=0x10a0, Index=40, Target=0x1094
@line:132   Cycle @81.00: [Fetcher_Impl]	IF: Next PC=0x1094  Next Last PC=10a0
@line:343   Cycle @81.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x8
@line:64    Cycle @82.00: [Decoder]	ID: Fetched Instruction=0xfe941ae3 at PC=0x10a0
@line:4300  Cycle @82.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @82.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x10a0 rs1_data=0x11a4 rs2_data=0x11b0
@line:83    Cycle @82.00: [Executor]	Input: pc=0x109c rs1_data=0x11a4 rs2_data=0x0 Imm=0x4
@line:162   Cycle @82.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @82.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @82.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a4)
@line:376   Cycle @82.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @82.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @82.00: [Executor]	EX: ALU Result: 0x11a8
@line:663   Cycle @82.00: [Executor]	EX: Bypass Update: 0x11a8
@line:683   Cycle @82.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @82.00: [Executor]	EX: Branch Target Base: 0x109c
@line:856   Cycle @82.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @82.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x8
@line:64    Cycle @82.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @82.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @82.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @82.00: [MEM]	MEM: Bypass <= 0x1018
@line:46    Cycle @82.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @82.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @82.00: [Fetcher_Impl]	IF: Final Current PC=0x1094
@line:103   Cycle @82.00: [Fetcher_Impl]	BTB: MISS at PC=0x1094, Index=37
@line:132   Cycle @82.00: [Fetcher_Impl]	IF: Next PC=0x1098  Next Last PC=1094
@line:343   Cycle @82.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @83.00: [Decoder]	ID: Fetched Instruction=0x42503 at PC=0x1094
@line:4300  Cycle @83.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @83.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1094 rs1_data=0x11a4 rs2_data=0x0
@line:83    Cycle @83.00: [Executor]	Input: pc=0x10a0 rs1_data=0x11a4 rs2_data=0x11b0 Imm=0xfffffff4
@line:176   Cycle @83.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x11a8)
@line:218   Cycle @83.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @83.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a8)
@line:362   Cycle @83.00: [Executor]	EX: ALU Op2 source: RS2 (0x11b0)
@line:500   Cycle @83.00: [Executor]	EX: ALU Operation: SUB
@line:660   Cycle @83.00: [Executor]	EX: ALU Result: 0xfffffff8
@line:663   Cycle @83.00: [Executor]	EX: Bypass Update: 0xfffffff8
@line:683   Cycle @83.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:687   Cycle @83.00: [Executor]	EX: Branch Target Base: 0x10a0
@line:751   Cycle @83.00: [Executor]	EX: Branch Type: BNE
@line:1030  Cycle @83.00: [Executor]	EX: Branch Target: 0x1094
@line:1035  Cycle @83.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @83.00: [Executor]	BTB: UPDATE at PC=0x10a0, Index=40, Target=0x1094
@line:1133  Cycle @83.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @83.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @83.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @83.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @83.00: [MEM]	MEM: Bypass <= 0x11a8
@line:46    Cycle @83.00: [WB]	Input: rd=x0 wdata=0x1018
@line:271   Cycle @83.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @83.00: [Fetcher_Impl]	IF: Final Current PC=0x1098
@line:93    Cycle @83.00: [Fetcher_Impl]	BTB: HIT at PC=0x1098, Index=38, Target=0x1000
@line:132   Cycle @83.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=1098
@line:343   Cycle @83.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xa
@line:64    Cycle @84.00: [Decoder]	ID: Fetched Instruction=0xf69ff0ef at PC=0x1098
@line:4300  Cycle @84.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @84.00: [Decoder]	Forwarding data: imm=0xffffff68 pc=0x1098 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @84.00: [Executor]	Input: pc=0x1094 rs1_data=0x11a4 rs2_data=0x0 Imm=0x0
@line:190   Cycle @84.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x11a8)
@line:218   Cycle @84.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @84.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a8)
@line:376   Cycle @84.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @84.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @84.00: [Executor]	EX: ALU Result: 0x11a8
@line:663   Cycle @84.00: [Executor]	EX: Bypass Update: 0x11a8
@line:683   Cycle @84.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @84.00: [Executor]	EX: Branch Target Base: 0x1094
@line:856   Cycle @84.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @84.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xa
@line:1254  Cycle @84.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @84.00: [Executor]	EX: Load Address: 0x11a8
@line:64    Cycle @84.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @84.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @84.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @84.00: [MEM]	MEM: Bypass <= 0xfffffff8
@line:46    Cycle @84.00: [WB]	Input: rd=x8 wdata=0x11a8
@line:51    Cycle @84.00: [WB]	WB: Write x8 <= 0x11a8
@line:271   Cycle @84.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @84.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @84.00: [Fetcher_Impl]	IF: Final Current PC=0x1098
@line:93    Cycle @84.00: [Fetcher_Impl]	BTB: HIT at PC=0x1098, Index=38, Target=0x1000
@line:132   Cycle @84.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=1098
@line:162   Cycle @84.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @84.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @85.00: [Decoder]	ID: Fetched Instruction=0xf69ff0ef at PC=0x1098
@line:4300  Cycle @85.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @85.00: [Decoder]	Forwarding data: imm=0xffffff68 pc=0x1098 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @85.00: [Executor]	Input: pc=0x1098 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff68
@line:162   Cycle @85.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @85.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @85.00: [Executor]	EX: ALU Op1 source: PC (0x1098)
@line:390   Cycle @85.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @85.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @85.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @85.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @85.00: [Executor]	EX: Branch Immediate: 0xffffff68
@line:687   Cycle @85.00: [Executor]	EX: Branch Target Base: 0x1098
@line:856   Cycle @85.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @85.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @85.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @85.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @85.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @85.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @85.00: [WB]	Input: rd=x0 wdata=0xfffffff8
@line:65    Cycle @85.00: [Fetcher_Impl]	IF: Final Current PC=0x1000
@line:103   Cycle @85.00: [Fetcher_Impl]	BTB: MISS at PC=0x1000, Index=0
@line:132   Cycle @85.00: [Fetcher_Impl]	IF: Next PC=0x1004  Next Last PC=1000
@line:343   Cycle @85.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @86.00: [Decoder]	ID: Fetched Instruction=0x1737 at PC=0x1000
@line:4300  Cycle @86.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @86.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1000 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @86.00: [Executor]	Input: pc=0x1098 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff68
@line:162   Cycle @86.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @86.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @86.00: [Executor]	EX: ALU Op1 source: PC (0x1098)
@line:390   Cycle @86.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @86.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @86.00: [Executor]	EX: ALU Result: 0x109c
@line:663   Cycle @86.00: [Executor]	EX: Bypass Update: 0x109c
@line:683   Cycle @86.00: [Executor]	EX: Branch Immediate: 0xffffff68
@line:687   Cycle @86.00: [Executor]	EX: Branch Target Base: 0x1098
@line:826   Cycle @86.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @86.00: [Executor]	EX: Branch Target: 0x1000
@line:1035  Cycle @86.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @86.00: [Executor]	BTB: UPDATE at PC=0x1098, Index=38, Target=0x1000
@line:1133  Cycle @86.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @86.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @86.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @86.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @86.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @86.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @86.00: [WB]	WB: Write x10 <= 0x0
@line:65    Cycle @86.00: [Fetcher_Impl]	IF: Final Current PC=0x1004
@line:103   Cycle @86.00: [Fetcher_Impl]	BTB: MISS at PC=0x1004, Index=1
@line:132   Cycle @86.00: [Fetcher_Impl]	IF: Next PC=0x1008  Next Last PC=1004
@line:343   Cycle @86.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @87.00: [Decoder]	ID: Fetched Instruction=0x1b072783 at PC=0x1004
@line:4300  Cycle @87.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @87.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1004 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @87.00: [Executor]	Input: pc=0x1000 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @87.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @87.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @87.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @87.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @87.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @87.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @87.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @87.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @87.00: [Executor]	EX: Branch Target Base: 0x1000
@line:856   Cycle @87.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @87.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @87.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @87.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @87.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @87.00: [MEM]	MEM: Bypass <= 0x109c
@line:46    Cycle @87.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @87.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @87.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @87.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @87.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:343   Cycle @87.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:64    Cycle @88.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @88.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @88.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x0 rs2_data=0xad
@line:83    Cycle @88.00: [Executor]	Input: pc=0x1004 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:176   Cycle @88.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @88.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @88.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @88.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @88.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @88.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @88.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @88.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @88.00: [Executor]	EX: Branch Target Base: 0x1004
@line:856   Cycle @88.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @88.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:1254  Cycle @88.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @88.00: [Executor]	EX: Load Address: 0x11b0
@line:64    Cycle @88.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @88.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @88.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @88.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @88.00: [WB]	Input: rd=x1 wdata=0x109c
@line:51    Cycle @88.00: [WB]	WB: Write x1 <= 0x109c
@line:271   Cycle @88.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @88.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @88.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @88.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @88.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:162   Cycle @88.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @88.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @89.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @89.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @89.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x0 rs2_data=0xad
@line:83    Cycle @89.00: [Executor]	Input: pc=0x1008 rs1_data=0x0 rs2_data=0xad Imm=0x0
@line:162   Cycle @89.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @89.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @89.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @89.00: [Executor]	EX: ALU Op2 source: RS2 (0xad)
@line:650   Cycle @89.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @89.00: [Executor]	EX: ALU Result: 0xad
@line:663   Cycle @89.00: [Executor]	EX: Bypass Update: 0xad
@line:683   Cycle @89.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @89.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @89.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @89.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @89.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @89.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @89.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @89.00: [MEM]	MEM: Bypass <= 0x5a
@line:46    Cycle @89.00: [WB]	Input: rd=x14 wdata=0x1000
@line:51    Cycle @89.00: [WB]	WB: Write x14 <= 0x1000
@line:271   Cycle @89.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @89.00: [Fetcher_Impl]	IF: Final Current PC=0x100c
@line:103   Cycle @89.00: [Fetcher_Impl]	BTB: MISS at PC=0x100c, Index=3
@line:132   Cycle @89.00: [Fetcher_Impl]	IF: Next PC=0x1010  Next Last PC=100c
@line:343   Cycle @89.00: [Decoder_Impl]	Output: alu_func=0x20 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @90.00: [Decoder]	ID: Fetched Instruction=0xad50513 at PC=0x100c
@line:4300  Cycle @90.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @90.00: [Decoder]	Forwarding data: imm=0xad pc=0x100c rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @90.00: [Executor]	Input: pc=0x1008 rs1_data=0x0 rs2_data=0xad Imm=0x0
@line:162   Cycle @90.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @90.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x5a)
@line:297   Cycle @90.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @90.00: [Executor]	EX: ALU Op2 source: RS2 (0x5a)
@line:560   Cycle @90.00: [Executor]	EX: ALU Operation: XOR
@line:660   Cycle @90.00: [Executor]	EX: ALU Result: 0x5a
@line:663   Cycle @90.00: [Executor]	EX: Bypass Update: 0x5a
@line:683   Cycle @90.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @90.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @90.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @90.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @90.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @90.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @90.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @90.00: [MEM]	MEM: Bypass <= 0xad
@line:46    Cycle @90.00: [WB]	Input: rd=x15 wdata=0x5a
@line:51    Cycle @90.00: [WB]	WB: Write x15 <= 0x5a
@line:271   Cycle @90.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @90.00: [Fetcher_Impl]	IF: Final Current PC=0x1010
@line:103   Cycle @90.00: [Fetcher_Impl]	BTB: MISS at PC=0x1010, Index=4
@line:132   Cycle @90.00: [Fetcher_Impl]	IF: Next PC=0x1014  Next Last PC=1010
@line:343   Cycle @90.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @91.00: [Decoder]	ID: Fetched Instruction=0x1aa72823 at PC=0x1010
@line:4300  Cycle @91.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @91.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1010 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @91.00: [Executor]	Input: pc=0x100c rs1_data=0x0 rs2_data=0x0 Imm=0xad
@line:176   Cycle @91.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x5a)
@line:218   Cycle @91.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @91.00: [Executor]	EX: ALU Op1 source: RS1 (0x5a)
@line:376   Cycle @91.00: [Executor]	EX: ALU Op2 source: IMM (0xad)
@line:485   Cycle @91.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @91.00: [Executor]	EX: ALU Result: 0x107
@line:663   Cycle @91.00: [Executor]	EX: Bypass Update: 0x107
@line:683   Cycle @91.00: [Executor]	EX: Branch Immediate: 0xad
@line:687   Cycle @91.00: [Executor]	EX: Branch Target Base: 0x100c
@line:856   Cycle @91.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @91.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @91.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @91.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @91.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @91.00: [MEM]	MEM: Bypass <= 0x5a
@line:46    Cycle @91.00: [WB]	Input: rd=x0 wdata=0xad
@line:271   Cycle @91.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @91.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @91.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @91.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:343   Cycle @91.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @92.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @92.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @92.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @92.00: [Executor]	Input: pc=0x1010 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:162   Cycle @92.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @92.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x107)
@line:297   Cycle @92.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @92.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @92.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @92.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @92.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @92.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @92.00: [Executor]	EX: Branch Target Base: 0x1010
@line:856   Cycle @92.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @92.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @92.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @92.00: [Executor]	EX: Store Address: 0x11b0
@line:1249  Cycle @92.00: [Executor]	EX: Store Data: 0x107
@line:64    Cycle @92.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @92.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @92.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @92.00: [MEM]	MEM: Bypass <= 0x107
@line:46    Cycle @92.00: [WB]	Input: rd=x10 wdata=0x5a
@line:51    Cycle @92.00: [WB]	WB: Write x10 <= 0x5a
@line:271   Cycle @92.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @92.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @92.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @92.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @92.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:162   Cycle @92.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @92.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @93.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @93.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @93.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @93.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @93.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @93.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @93.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @93.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @93.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @93.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @93.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @93.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @93.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @93.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @93.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @93.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @93.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @93.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @93.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @93.00: [WB]	Input: rd=x10 wdata=0x107
@line:51    Cycle @93.00: [WB]	WB: Write x10 <= 0x107
@line:271   Cycle @93.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @93.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @93.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @93.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @93.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:162   Cycle @93.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @93.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @94.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @94.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @94.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @94.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @94.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @94.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @94.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @94.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @94.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @94.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @94.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @94.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @94.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @94.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @94.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @94.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @94.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @94.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @94.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @94.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @94.00: [Fetcher_Impl]	IF: Final Current PC=0x109c
@line:103   Cycle @94.00: [Fetcher_Impl]	BTB: MISS at PC=0x109c, Index=39
@line:132   Cycle @94.00: [Fetcher_Impl]	IF: Next PC=0x10a0  Next Last PC=109c
@line:343   Cycle @94.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @95.00: [Decoder]	ID: Fetched Instruction=0x440413 at PC=0x109c
@line:4300  Cycle @95.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @95.00: [Decoder]	Forwarding data: imm=0x4 pc=0x109c rs1_data=0x11a8 rs2_data=0x0
@line:83    Cycle @95.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @95.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @95.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @95.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @95.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @95.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @95.00: [Executor]	EX: ALU Result: 0x1018
@line:663   Cycle @95.00: [Executor]	EX: Bypass Update: 0x1018
@line:683   Cycle @95.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @95.00: [Executor]	EX: Branch Target Base: 0x109c
@line:841   Cycle @95.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @95.00: [Executor]	EX: Branch Target: 0x109c
@line:1035  Cycle @95.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @95.00: [Executor]	BTB: UPDATE at PC=0x1014, Index=5, Target=0x109c
@line:1133  Cycle @95.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @95.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @95.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @95.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @95.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @95.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @95.00: [Fetcher_Impl]	IF: Final Current PC=0x10a0
@line:93    Cycle @95.00: [Fetcher_Impl]	BTB: HIT at PC=0x10a0, Index=40, Target=0x1094
@line:132   Cycle @95.00: [Fetcher_Impl]	IF: Next PC=0x1094  Next Last PC=10a0
@line:343   Cycle @95.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x8
@line:64    Cycle @96.00: [Decoder]	ID: Fetched Instruction=0xfe941ae3 at PC=0x10a0
@line:4300  Cycle @96.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @96.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x10a0 rs1_data=0x11a8 rs2_data=0x11b0
@line:83    Cycle @96.00: [Executor]	Input: pc=0x109c rs1_data=0x11a8 rs2_data=0x0 Imm=0x4
@line:162   Cycle @96.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @96.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @96.00: [Executor]	EX: ALU Op1 source: RS1 (0x11a8)
@line:376   Cycle @96.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @96.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @96.00: [Executor]	EX: ALU Result: 0x11ac
@line:663   Cycle @96.00: [Executor]	EX: Bypass Update: 0x11ac
@line:683   Cycle @96.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @96.00: [Executor]	EX: Branch Target Base: 0x109c
@line:856   Cycle @96.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @96.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x8
@line:64    Cycle @96.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @96.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @96.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @96.00: [MEM]	MEM: Bypass <= 0x1018
@line:46    Cycle @96.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @96.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @96.00: [Fetcher_Impl]	IF: Final Current PC=0x1094
@line:103   Cycle @96.00: [Fetcher_Impl]	BTB: MISS at PC=0x1094, Index=37
@line:132   Cycle @96.00: [Fetcher_Impl]	IF: Next PC=0x1098  Next Last PC=1094
@line:343   Cycle @96.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @97.00: [Decoder]	ID: Fetched Instruction=0x42503 at PC=0x1094
@line:4300  Cycle @97.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @97.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1094 rs1_data=0x11a8 rs2_data=0x0
@line:83    Cycle @97.00: [Executor]	Input: pc=0x10a0 rs1_data=0x11a8 rs2_data=0x11b0 Imm=0xfffffff4
@line:176   Cycle @97.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x11ac)
@line:218   Cycle @97.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @97.00: [Executor]	EX: ALU Op1 source: RS1 (0x11ac)
@line:362   Cycle @97.00: [Executor]	EX: ALU Op2 source: RS2 (0x11b0)
@line:500   Cycle @97.00: [Executor]	EX: ALU Operation: SUB
@line:660   Cycle @97.00: [Executor]	EX: ALU Result: 0xfffffffc
@line:663   Cycle @97.00: [Executor]	EX: Bypass Update: 0xfffffffc
@line:683   Cycle @97.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:687   Cycle @97.00: [Executor]	EX: Branch Target Base: 0x10a0
@line:751   Cycle @97.00: [Executor]	EX: Branch Type: BNE
@line:1030  Cycle @97.00: [Executor]	EX: Branch Target: 0x1094
@line:1035  Cycle @97.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @97.00: [Executor]	BTB: UPDATE at PC=0x10a0, Index=40, Target=0x1094
@line:1133  Cycle @97.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @97.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @97.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @97.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @97.00: [MEM]	MEM: Bypass <= 0x11ac
@line:46    Cycle @97.00: [WB]	Input: rd=x0 wdata=0x1018
@line:271   Cycle @97.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @97.00: [Fetcher_Impl]	IF: Final Current PC=0x1098
@line:93    Cycle @97.00: [Fetcher_Impl]	BTB: HIT at PC=0x1098, Index=38, Target=0x1000
@line:132   Cycle @97.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=1098
@line:343   Cycle @97.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xa
@line:64    Cycle @98.00: [Decoder]	ID: Fetched Instruction=0xf69ff0ef at PC=0x1098
@line:4300  Cycle @98.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @98.00: [Decoder]	Forwarding data: imm=0xffffff68 pc=0x1098 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @98.00: [Executor]	Input: pc=0x1094 rs1_data=0x11a8 rs2_data=0x0 Imm=0x0
@line:190   Cycle @98.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x11ac)
@line:218   Cycle @98.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @98.00: [Executor]	EX: ALU Op1 source: RS1 (0x11ac)
@line:376   Cycle @98.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @98.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @98.00: [Executor]	EX: ALU Result: 0x11ac
@line:663   Cycle @98.00: [Executor]	EX: Bypass Update: 0x11ac
@line:683   Cycle @98.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @98.00: [Executor]	EX: Branch Target Base: 0x1094
@line:856   Cycle @98.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @98.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xa
@line:1254  Cycle @98.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @98.00: [Executor]	EX: Load Address: 0x11ac
@line:64    Cycle @98.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @98.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @98.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @98.00: [MEM]	MEM: Bypass <= 0xfffffffc
@line:46    Cycle @98.00: [WB]	Input: rd=x8 wdata=0x11ac
@line:51    Cycle @98.00: [WB]	WB: Write x8 <= 0x11ac
@line:271   Cycle @98.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @98.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @98.00: [Fetcher_Impl]	IF: Final Current PC=0x1098
@line:93    Cycle @98.00: [Fetcher_Impl]	BTB: HIT at PC=0x1098, Index=38, Target=0x1000
@line:132   Cycle @98.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=1098
@line:162   Cycle @98.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @98.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @99.00: [Decoder]	ID: Fetched Instruction=0xf69ff0ef at PC=0x1098
@line:4300  Cycle @99.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @99.00: [Decoder]	Forwarding data: imm=0xffffff68 pc=0x1098 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @99.00: [Executor]	Input: pc=0x1098 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff68
@line:162   Cycle @99.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @99.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @99.00: [Executor]	EX: ALU Op1 source: PC (0x1098)
@line:390   Cycle @99.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @99.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @99.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @99.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @99.00: [Executor]	EX: Branch Immediate: 0xffffff68
@line:687   Cycle @99.00: [Executor]	EX: Branch Target Base: 0x1098
@line:856   Cycle @99.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @99.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @99.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @99.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @99.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @99.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @99.00: [WB]	Input: rd=x0 wdata=0xfffffffc
@line:65    Cycle @99.00: [Fetcher_Impl]	IF: Final Current PC=0x1000
@line:103   Cycle @99.00: [Fetcher_Impl]	BTB: MISS at PC=0x1000, Index=0
@line:132   Cycle @99.00: [Fetcher_Impl]	IF: Next PC=0x1004  Next Last PC=1000
@line:343   Cycle @99.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @100.00: [Decoder]	ID: Fetched Instruction=0x1737 at PC=0x1000
@line:4300  Cycle @100.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @100.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1000 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @100.00: [Executor]	Input: pc=0x1098 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff68
@line:162   Cycle @100.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @100.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @100.00: [Executor]	EX: ALU Op1 source: PC (0x1098)
@line:390   Cycle @100.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @100.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @100.00: [Executor]	EX: ALU Result: 0x109c
@line:663   Cycle @100.00: [Executor]	EX: Bypass Update: 0x109c
@line:683   Cycle @100.00: [Executor]	EX: Branch Immediate: 0xffffff68
@line:687   Cycle @100.00: [Executor]	EX: Branch Target Base: 0x1098
@line:826   Cycle @100.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @100.00: [Executor]	EX: Branch Target: 0x1000
@line:1035  Cycle @100.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @100.00: [Executor]	BTB: UPDATE at PC=0x1098, Index=38, Target=0x1000
@line:1133  Cycle @100.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @100.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @100.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @100.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @100.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @100.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @100.00: [WB]	WB: Write x10 <= 0x0
@line:65    Cycle @100.00: [Fetcher_Impl]	IF: Final Current PC=0x1004
@line:103   Cycle @100.00: [Fetcher_Impl]	BTB: MISS at PC=0x1004, Index=1
@line:132   Cycle @100.00: [Fetcher_Impl]	IF: Next PC=0x1008  Next Last PC=1004
@line:343   Cycle @100.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @101.00: [Decoder]	ID: Fetched Instruction=0x1b072783 at PC=0x1004
@line:4300  Cycle @101.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @101.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1004 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @101.00: [Executor]	Input: pc=0x1000 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @101.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @101.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @101.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @101.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @101.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @101.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @101.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @101.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @101.00: [Executor]	EX: Branch Target Base: 0x1000
@line:856   Cycle @101.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @101.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @101.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @101.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @101.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @101.00: [MEM]	MEM: Bypass <= 0x109c
@line:46    Cycle @101.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @101.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @101.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @101.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @101.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:343   Cycle @101.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:64    Cycle @102.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @102.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @102.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x0 rs2_data=0x5a
@line:83    Cycle @102.00: [Executor]	Input: pc=0x1004 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:176   Cycle @102.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @102.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @102.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @102.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @102.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @102.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @102.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @102.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @102.00: [Executor]	EX: Branch Target Base: 0x1004
@line:856   Cycle @102.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @102.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:1254  Cycle @102.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @102.00: [Executor]	EX: Load Address: 0x11b0
@line:64    Cycle @102.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @102.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @102.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @102.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @102.00: [WB]	Input: rd=x1 wdata=0x109c
@line:51    Cycle @102.00: [WB]	WB: Write x1 <= 0x109c
@line:271   Cycle @102.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @102.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @102.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @102.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @102.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:162   Cycle @102.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @102.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @103.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @103.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @103.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x0 rs2_data=0x5a
@line:83    Cycle @103.00: [Executor]	Input: pc=0x1008 rs1_data=0x0 rs2_data=0x5a Imm=0x0
@line:162   Cycle @103.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @103.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @103.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @103.00: [Executor]	EX: ALU Op2 source: RS2 (0x5a)
@line:650   Cycle @103.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @103.00: [Executor]	EX: ALU Result: 0x5a
@line:663   Cycle @103.00: [Executor]	EX: Bypass Update: 0x5a
@line:683   Cycle @103.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @103.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @103.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @103.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @103.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @103.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @103.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @103.00: [MEM]	MEM: Bypass <= 0x7
@line:46    Cycle @103.00: [WB]	Input: rd=x14 wdata=0x1000
@line:51    Cycle @103.00: [WB]	WB: Write x14 <= 0x1000
@line:271   Cycle @103.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @103.00: [Fetcher_Impl]	IF: Final Current PC=0x100c
@line:103   Cycle @103.00: [Fetcher_Impl]	BTB: MISS at PC=0x100c, Index=3
@line:132   Cycle @103.00: [Fetcher_Impl]	IF: Next PC=0x1010  Next Last PC=100c
@line:343   Cycle @103.00: [Decoder_Impl]	Output: alu_func=0x20 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @104.00: [Decoder]	ID: Fetched Instruction=0xad50513 at PC=0x100c
@line:4300  Cycle @104.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @104.00: [Decoder]	Forwarding data: imm=0xad pc=0x100c rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @104.00: [Executor]	Input: pc=0x1008 rs1_data=0x0 rs2_data=0x5a Imm=0x0
@line:162   Cycle @104.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @104.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x7)
@line:297   Cycle @104.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @104.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:560   Cycle @104.00: [Executor]	EX: ALU Operation: XOR
@line:660   Cycle @104.00: [Executor]	EX: ALU Result: 0x7
@line:663   Cycle @104.00: [Executor]	EX: Bypass Update: 0x7
@line:683   Cycle @104.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @104.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @104.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @104.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @104.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @104.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @104.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @104.00: [MEM]	MEM: Bypass <= 0x5a
@line:46    Cycle @104.00: [WB]	Input: rd=x15 wdata=0x7
@line:51    Cycle @104.00: [WB]	WB: Write x15 <= 0x7
@line:271   Cycle @104.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @104.00: [Fetcher_Impl]	IF: Final Current PC=0x1010
@line:103   Cycle @104.00: [Fetcher_Impl]	BTB: MISS at PC=0x1010, Index=4
@line:132   Cycle @104.00: [Fetcher_Impl]	IF: Next PC=0x1014  Next Last PC=1010
@line:343   Cycle @104.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @105.00: [Decoder]	ID: Fetched Instruction=0x1aa72823 at PC=0x1010
@line:4300  Cycle @105.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @105.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1010 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @105.00: [Executor]	Input: pc=0x100c rs1_data=0x0 rs2_data=0x0 Imm=0xad
@line:176   Cycle @105.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x7)
@line:218   Cycle @105.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @105.00: [Executor]	EX: ALU Op1 source: RS1 (0x7)
@line:376   Cycle @105.00: [Executor]	EX: ALU Op2 source: IMM (0xad)
@line:485   Cycle @105.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @105.00: [Executor]	EX: ALU Result: 0xb4
@line:663   Cycle @105.00: [Executor]	EX: Bypass Update: 0xb4
@line:683   Cycle @105.00: [Executor]	EX: Branch Immediate: 0xad
@line:687   Cycle @105.00: [Executor]	EX: Branch Target Base: 0x100c
@line:856   Cycle @105.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @105.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @105.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @105.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @105.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @105.00: [MEM]	MEM: Bypass <= 0x7
@line:46    Cycle @105.00: [WB]	Input: rd=x0 wdata=0x5a
@line:271   Cycle @105.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @105.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @105.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @105.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:343   Cycle @105.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @106.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @106.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @106.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @106.00: [Executor]	Input: pc=0x1010 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:162   Cycle @106.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @106.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0xb4)
@line:297   Cycle @106.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @106.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @106.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @106.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @106.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @106.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @106.00: [Executor]	EX: Branch Target Base: 0x1010
@line:856   Cycle @106.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @106.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @106.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @106.00: [Executor]	EX: Store Address: 0x11b0
@line:1249  Cycle @106.00: [Executor]	EX: Store Data: 0xb4
@line:64    Cycle @106.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @106.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @106.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @106.00: [MEM]	MEM: Bypass <= 0xb4
@line:46    Cycle @106.00: [WB]	Input: rd=x10 wdata=0x7
@line:51    Cycle @106.00: [WB]	WB: Write x10 <= 0x7
@line:271   Cycle @106.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @106.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @106.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @106.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @106.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:162   Cycle @106.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @106.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @107.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @107.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @107.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @107.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @107.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @107.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @107.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @107.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @107.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @107.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @107.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @107.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @107.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @107.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @107.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @107.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @107.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @107.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @107.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @107.00: [WB]	Input: rd=x10 wdata=0xb4
@line:51    Cycle @107.00: [WB]	WB: Write x10 <= 0xb4
@line:271   Cycle @107.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @107.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @107.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @107.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @107.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:162   Cycle @107.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @107.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @108.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @108.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @108.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x109c rs2_data=0x0
@line:83    Cycle @108.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @108.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @108.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @108.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @108.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @108.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @108.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @108.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @108.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @108.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @108.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @108.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @108.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @108.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @108.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @108.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @108.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @108.00: [Fetcher_Impl]	IF: Final Current PC=0x109c
@line:103   Cycle @108.00: [Fetcher_Impl]	BTB: MISS at PC=0x109c, Index=39
@line:132   Cycle @108.00: [Fetcher_Impl]	IF: Next PC=0x10a0  Next Last PC=109c
@line:343   Cycle @108.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @109.00: [Decoder]	ID: Fetched Instruction=0x440413 at PC=0x109c
@line:4300  Cycle @109.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @109.00: [Decoder]	Forwarding data: imm=0x4 pc=0x109c rs1_data=0x11ac rs2_data=0x0
@line:83    Cycle @109.00: [Executor]	Input: pc=0x1014 rs1_data=0x109c rs2_data=0x0 Imm=0x0
@line:162   Cycle @109.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @109.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @109.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @109.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @109.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @109.00: [Executor]	EX: ALU Result: 0x1018
@line:663   Cycle @109.00: [Executor]	EX: Bypass Update: 0x1018
@line:683   Cycle @109.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @109.00: [Executor]	EX: Branch Target Base: 0x109c
@line:841   Cycle @109.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @109.00: [Executor]	EX: Branch Target: 0x109c
@line:1035  Cycle @109.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @109.00: [Executor]	BTB: UPDATE at PC=0x1014, Index=5, Target=0x109c
@line:1133  Cycle @109.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @109.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @109.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @109.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @109.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @109.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @109.00: [Fetcher_Impl]	IF: Final Current PC=0x10a0
@line:93    Cycle @109.00: [Fetcher_Impl]	BTB: HIT at PC=0x10a0, Index=40, Target=0x1094
@line:132   Cycle @109.00: [Fetcher_Impl]	IF: Next PC=0x1094  Next Last PC=10a0
@line:343   Cycle @109.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x8
@line:64    Cycle @110.00: [Decoder]	ID: Fetched Instruction=0xfe941ae3 at PC=0x10a0
@line:4300  Cycle @110.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @110.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x10a0 rs1_data=0x11ac rs2_data=0x11b0
@line:83    Cycle @110.00: [Executor]	Input: pc=0x109c rs1_data=0x11ac rs2_data=0x0 Imm=0x4
@line:162   Cycle @110.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @110.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @110.00: [Executor]	EX: ALU Op1 source: RS1 (0x11ac)
@line:376   Cycle @110.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @110.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @110.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @110.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @110.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @110.00: [Executor]	EX: Branch Target Base: 0x109c
@line:856   Cycle @110.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @110.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x8
@line:64    Cycle @110.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @110.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @110.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @110.00: [MEM]	MEM: Bypass <= 0x1018
@line:46    Cycle @110.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @110.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @110.00: [Fetcher_Impl]	IF: Final Current PC=0x1094
@line:103   Cycle @110.00: [Fetcher_Impl]	BTB: MISS at PC=0x1094, Index=37
@line:132   Cycle @110.00: [Fetcher_Impl]	IF: Next PC=0x1098  Next Last PC=1094
@line:343   Cycle @110.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @111.00: [Decoder]	ID: Fetched Instruction=0x42503 at PC=0x1094
@line:4300  Cycle @111.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @111.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1094 rs1_data=0x11ac rs2_data=0x0
@line:83    Cycle @111.00: [Executor]	Input: pc=0x10a0 rs1_data=0x11ac rs2_data=0x11b0 Imm=0xfffffff4
@line:176   Cycle @111.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x11b0)
@line:218   Cycle @111.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @111.00: [Executor]	EX: ALU Op1 source: RS1 (0x11b0)
@line:362   Cycle @111.00: [Executor]	EX: ALU Op2 source: RS2 (0x11b0)
@line:500   Cycle @111.00: [Executor]	EX: ALU Operation: SUB
@line:660   Cycle @111.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @111.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @111.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:687   Cycle @111.00: [Executor]	EX: Branch Target Base: 0x10a0
@line:751   Cycle @111.00: [Executor]	EX: Branch Type: BNE
@line:1030  Cycle @111.00: [Executor]	EX: Branch Target: 0x1094
@line:1035  Cycle @111.00: [Executor]	EX: Branch Taken: 0
@line:1133  Cycle @111.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @111.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @111.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @111.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @111.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @111.00: [WB]	Input: rd=x0 wdata=0x1018
@line:271   Cycle @111.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @111.00: [Fetcher_Impl]	IF: Final Current PC=0x1098
@line:93    Cycle @111.00: [Fetcher_Impl]	BTB: HIT at PC=0x1098, Index=38, Target=0x1000
@line:132   Cycle @111.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=1098
@line:343   Cycle @111.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xa
@line:64    Cycle @112.00: [Decoder]	ID: Fetched Instruction=0xf69ff0ef at PC=0x1098
@line:4300  Cycle @112.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @112.00: [Decoder]	Forwarding data: imm=0xffffff68 pc=0x1098 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @112.00: [Executor]	Input: pc=0x1094 rs1_data=0x11ac rs2_data=0x0 Imm=0x0
@line:94    Cycle @112.00: [Executor]	EX: Flush
@line:190   Cycle @112.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x11b0)
@line:218   Cycle @112.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @112.00: [Executor]	EX: ALU Op1 source: RS1 (0x11b0)
@line:376   Cycle @112.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @112.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @112.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @112.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @112.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @112.00: [Executor]	EX: Branch Target Base: 0x1094
@line:856   Cycle @112.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @112.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @112.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @112.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @112.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @112.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @112.00: [WB]	Input: rd=x8 wdata=0x11b0
@line:51    Cycle @112.00: [WB]	WB: Write x8 <= 0x11b0
@line:53    Cycle @112.00: [Fetcher_Impl]	IF: Flush to 0x10a4
@line:65    Cycle @112.00: [Fetcher_Impl]	IF: Final Current PC=0x10a4
@line:103   Cycle @112.00: [Fetcher_Impl]	BTB: MISS at PC=0x10a4, Index=41
@line:132   Cycle @112.00: [Fetcher_Impl]	IF: Next PC=0x10a8  Next Last PC=10a4
@line:162   Cycle @112.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @112.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @113.00: [Decoder]	ID: Fetched Instruction=0x100513 at PC=0x10a4
@line:4300  Cycle @113.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @113.00: [Decoder]	Forwarding data: imm=0x1 pc=0x10a4 rs1_data=0x0 rs2_data=0x109c
@line:83    Cycle @113.00: [Executor]	Input: pc=0x1098 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff68
@line:162   Cycle @113.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @113.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @113.00: [Executor]	EX: ALU Op1 source: PC (0x1098)
@line:390   Cycle @113.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @113.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @113.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @113.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @113.00: [Executor]	EX: Branch Immediate: 0xffffff68
@line:687   Cycle @113.00: [Executor]	EX: Branch Target Base: 0x1098
@line:856   Cycle @113.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @113.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @113.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @113.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @113.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @113.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @113.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @113.00: [Fetcher_Impl]	IF: Final Current PC=0x10a8
@line:103   Cycle @113.00: [Fetcher_Impl]	BTB: MISS at PC=0x10a8, Index=42
@line:132   Cycle @113.00: [Fetcher_Impl]	IF: Next PC=0x10ac  Next Last PC=10a8
@line:343   Cycle @113.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @114.00: [Decoder]	ID: Fetched Instruction=0xf59ff0ef at PC=0x10a8
@line:4300  Cycle @114.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @114.00: [Decoder]	Forwarding data: imm=0xffffff58 pc=0x10a8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @114.00: [Executor]	Input: pc=0x10a4 rs1_data=0x0 rs2_data=0x109c Imm=0x1
@line:162   Cycle @114.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @114.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @114.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @114.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:485   Cycle @114.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @114.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @114.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @114.00: [Executor]	EX: Branch Immediate: 0x1
@line:687   Cycle @114.00: [Executor]	EX: Branch Target Base: 0x10a4
@line:856   Cycle @114.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @114.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @114.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @114.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @114.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @114.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @114.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @114.00: [Fetcher_Impl]	IF: Final Current PC=0x10ac
@line:103   Cycle @114.00: [Fetcher_Impl]	BTB: MISS at PC=0x10ac, Index=43
@line:132   Cycle @114.00: [Fetcher_Impl]	IF: Next PC=0x10b0  Next Last PC=10ac
@line:343   Cycle @114.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @115.00: [Decoder]	ID: Fetched Instruction=0x200513 at PC=0x10ac
@line:4300  Cycle @115.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @115.00: [Decoder]	Forwarding data: imm=0x2 pc=0x10ac rs1_data=0x0 rs2_data=0x1ffe0
@line:83    Cycle @115.00: [Executor]	Input: pc=0x10a8 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff58
@line:162   Cycle @115.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @115.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @115.00: [Executor]	EX: ALU Op1 source: PC (0x10a8)
@line:390   Cycle @115.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @115.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @115.00: [Executor]	EX: ALU Result: 0x10ac
@line:663   Cycle @115.00: [Executor]	EX: Bypass Update: 0x10ac
@line:683   Cycle @115.00: [Executor]	EX: Branch Immediate: 0xffffff58
@line:687   Cycle @115.00: [Executor]	EX: Branch Target Base: 0x10a8
@line:826   Cycle @115.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @115.00: [Executor]	EX: Branch Target: 0x1000
@line:1035  Cycle @115.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @115.00: [Executor]	BTB: UPDATE at PC=0x10a8, Index=42, Target=0x1000
@line:1133  Cycle @115.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @115.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @115.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @115.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @115.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @115.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @115.00: [Fetcher_Impl]	IF: Final Current PC=0x10b0
@line:103   Cycle @115.00: [Fetcher_Impl]	BTB: MISS at PC=0x10b0, Index=44
@line:132   Cycle @115.00: [Fetcher_Impl]	IF: Next PC=0x10b4  Next Last PC=10b0
@line:343   Cycle @115.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @116.00: [Decoder]	ID: Fetched Instruction=0xf51ff0ef at PC=0x10b0
@line:4300  Cycle @116.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @116.00: [Decoder]	Forwarding data: imm=0xffffff50 pc=0x10b0 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @116.00: [Executor]	Input: pc=0x10ac rs1_data=0x0 rs2_data=0x1ffe0 Imm=0x2
@line:94    Cycle @116.00: [Executor]	EX: Flush
@line:162   Cycle @116.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @116.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @116.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @116.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:485   Cycle @116.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @116.00: [Executor]	EX: ALU Result: 0x2
@line:663   Cycle @116.00: [Executor]	EX: Bypass Update: 0x2
@line:683   Cycle @116.00: [Executor]	EX: Branch Immediate: 0x2
@line:687   Cycle @116.00: [Executor]	EX: Branch Target Base: 0x10ac
@line:856   Cycle @116.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @116.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @116.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @116.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @116.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @116.00: [MEM]	MEM: Bypass <= 0x10ac
@line:46    Cycle @116.00: [WB]	Input: rd=x10 wdata=0x1
@line:51    Cycle @116.00: [WB]	WB: Write x10 <= 0x1
@line:53    Cycle @116.00: [Fetcher_Impl]	IF: Flush to 0x1000
@line:65    Cycle @116.00: [Fetcher_Impl]	IF: Final Current PC=0x1000
@line:103   Cycle @116.00: [Fetcher_Impl]	BTB: MISS at PC=0x1000, Index=0
@line:132   Cycle @116.00: [Fetcher_Impl]	IF: Next PC=0x1004  Next Last PC=1000
@line:162   Cycle @116.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @116.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @117.00: [Decoder]	ID: Fetched Instruction=0x1737 at PC=0x1000
@line:4300  Cycle @117.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @117.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1000 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @117.00: [Executor]	Input: pc=0x10b0 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff50
@line:162   Cycle @117.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @117.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @117.00: [Executor]	EX: ALU Op1 source: PC (0x10b0)
@line:390   Cycle @117.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @117.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @117.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @117.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @117.00: [Executor]	EX: Branch Immediate: 0xffffff50
@line:687   Cycle @117.00: [Executor]	EX: Branch Target Base: 0x10b0
@line:856   Cycle @117.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @117.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @117.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @117.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @117.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @117.00: [MEM]	MEM: Bypass <= 0x2
@line:46    Cycle @117.00: [WB]	Input: rd=x1 wdata=0x10ac
@line:51    Cycle @117.00: [WB]	WB: Write x1 <= 0x10ac
@line:65    Cycle @117.00: [Fetcher_Impl]	IF: Final Current PC=0x1004
@line:103   Cycle @117.00: [Fetcher_Impl]	BTB: MISS at PC=0x1004, Index=1
@line:132   Cycle @117.00: [Fetcher_Impl]	IF: Next PC=0x1008  Next Last PC=1004
@line:343   Cycle @117.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @118.00: [Decoder]	ID: Fetched Instruction=0x1b072783 at PC=0x1004
@line:4300  Cycle @118.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @118.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1004 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @118.00: [Executor]	Input: pc=0x1000 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @118.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @118.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @118.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @118.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @118.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @118.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @118.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @118.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @118.00: [Executor]	EX: Branch Target Base: 0x1000
@line:856   Cycle @118.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @118.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @118.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @118.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @118.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @118.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @118.00: [WB]	Input: rd=x0 wdata=0x2
@line:271   Cycle @118.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @118.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @118.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @118.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:343   Cycle @118.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:64    Cycle @119.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @119.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @119.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x1 rs2_data=0x7
@line:83    Cycle @119.00: [Executor]	Input: pc=0x1004 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:176   Cycle @119.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @119.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @119.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @119.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @119.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @119.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @119.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @119.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @119.00: [Executor]	EX: Branch Target Base: 0x1004
@line:856   Cycle @119.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @119.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:1254  Cycle @119.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @119.00: [Executor]	EX: Load Address: 0x11b0
@line:64    Cycle @119.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @119.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @119.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @119.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @119.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @119.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @119.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @119.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @119.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @119.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:162   Cycle @119.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @119.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @120.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @120.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @120.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x1 rs2_data=0x7
@line:83    Cycle @120.00: [Executor]	Input: pc=0x1008 rs1_data=0x1 rs2_data=0x7 Imm=0x0
@line:162   Cycle @120.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @120.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @120.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:362   Cycle @120.00: [Executor]	EX: ALU Op2 source: RS2 (0x7)
@line:650   Cycle @120.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @120.00: [Executor]	EX: ALU Result: 0x7
@line:663   Cycle @120.00: [Executor]	EX: Bypass Update: 0x7
@line:683   Cycle @120.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @120.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @120.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @120.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @120.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @120.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @120.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @120.00: [MEM]	MEM: Bypass <= 0xb4
@line:46    Cycle @120.00: [WB]	Input: rd=x14 wdata=0x1000
@line:51    Cycle @120.00: [WB]	WB: Write x14 <= 0x1000
@line:271   Cycle @120.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @120.00: [Fetcher_Impl]	IF: Final Current PC=0x100c
@line:103   Cycle @120.00: [Fetcher_Impl]	BTB: MISS at PC=0x100c, Index=3
@line:132   Cycle @120.00: [Fetcher_Impl]	IF: Next PC=0x1010  Next Last PC=100c
@line:343   Cycle @120.00: [Decoder_Impl]	Output: alu_func=0x20 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @121.00: [Decoder]	ID: Fetched Instruction=0xad50513 at PC=0x100c
@line:4300  Cycle @121.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @121.00: [Decoder]	Forwarding data: imm=0xad pc=0x100c rs1_data=0x1 rs2_data=0x0
@line:83    Cycle @121.00: [Executor]	Input: pc=0x1008 rs1_data=0x1 rs2_data=0x7 Imm=0x0
@line:162   Cycle @121.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @121.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0xb4)
@line:297   Cycle @121.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:362   Cycle @121.00: [Executor]	EX: ALU Op2 source: RS2 (0xb4)
@line:560   Cycle @121.00: [Executor]	EX: ALU Operation: XOR
@line:660   Cycle @121.00: [Executor]	EX: ALU Result: 0xb5
@line:663   Cycle @121.00: [Executor]	EX: Bypass Update: 0xb5
@line:683   Cycle @121.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @121.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @121.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @121.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @121.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @121.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @121.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @121.00: [MEM]	MEM: Bypass <= 0x7
@line:46    Cycle @121.00: [WB]	Input: rd=x15 wdata=0xb4
@line:51    Cycle @121.00: [WB]	WB: Write x15 <= 0xb4
@line:271   Cycle @121.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @121.00: [Fetcher_Impl]	IF: Final Current PC=0x1010
@line:103   Cycle @121.00: [Fetcher_Impl]	BTB: MISS at PC=0x1010, Index=4
@line:132   Cycle @121.00: [Fetcher_Impl]	IF: Next PC=0x1014  Next Last PC=1010
@line:343   Cycle @121.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @122.00: [Decoder]	ID: Fetched Instruction=0x1aa72823 at PC=0x1010
@line:4300  Cycle @122.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @122.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1010 rs1_data=0x1000 rs2_data=0x1
@line:83    Cycle @122.00: [Executor]	Input: pc=0x100c rs1_data=0x1 rs2_data=0x0 Imm=0xad
@line:176   Cycle @122.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xb5)
@line:218   Cycle @122.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @122.00: [Executor]	EX: ALU Op1 source: RS1 (0xb5)
@line:376   Cycle @122.00: [Executor]	EX: ALU Op2 source: IMM (0xad)
@line:485   Cycle @122.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @122.00: [Executor]	EX: ALU Result: 0x162
@line:663   Cycle @122.00: [Executor]	EX: Bypass Update: 0x162
@line:683   Cycle @122.00: [Executor]	EX: Branch Immediate: 0xad
@line:687   Cycle @122.00: [Executor]	EX: Branch Target Base: 0x100c
@line:856   Cycle @122.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @122.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @122.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @122.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @122.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @122.00: [MEM]	MEM: Bypass <= 0xb5
@line:46    Cycle @122.00: [WB]	Input: rd=x0 wdata=0x7
@line:271   Cycle @122.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @122.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @122.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @122.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:343   Cycle @122.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @123.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @123.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @123.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10ac rs2_data=0x0
@line:83    Cycle @123.00: [Executor]	Input: pc=0x1010 rs1_data=0x1000 rs2_data=0x1 Imm=0x1b0
@line:162   Cycle @123.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @123.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x162)
@line:297   Cycle @123.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @123.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @123.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @123.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @123.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @123.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @123.00: [Executor]	EX: Branch Target Base: 0x1010
@line:856   Cycle @123.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @123.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @123.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @123.00: [Executor]	EX: Store Address: 0x11b0
@line:1249  Cycle @123.00: [Executor]	EX: Store Data: 0x162
@line:64    Cycle @123.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @123.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @123.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @123.00: [MEM]	MEM: Bypass <= 0x162
@line:46    Cycle @123.00: [WB]	Input: rd=x10 wdata=0xb5
@line:51    Cycle @123.00: [WB]	WB: Write x10 <= 0xb5
@line:271   Cycle @123.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @123.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @123.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @123.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @123.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:162   Cycle @123.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @123.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @124.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @124.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @124.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10ac rs2_data=0x0
@line:83    Cycle @124.00: [Executor]	Input: pc=0x1014 rs1_data=0x10ac rs2_data=0x0 Imm=0x0
@line:162   Cycle @124.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @124.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @124.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @124.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @124.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @124.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @124.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @124.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @124.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @124.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @124.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @124.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @124.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @124.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @124.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @124.00: [WB]	Input: rd=x10 wdata=0x162
@line:51    Cycle @124.00: [WB]	WB: Write x10 <= 0x162
@line:271   Cycle @124.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @124.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @124.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @124.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x109c
@line:132   Cycle @124.00: [Fetcher_Impl]	IF: Next PC=0x109c  Next Last PC=1014
@line:162   Cycle @124.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @124.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @125.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @125.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @125.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10ac rs2_data=0x0
@line:83    Cycle @125.00: [Executor]	Input: pc=0x1014 rs1_data=0x10ac rs2_data=0x0 Imm=0x0
@line:162   Cycle @125.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @125.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @125.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @125.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @125.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @125.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @125.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @125.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @125.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @125.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @125.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @125.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @125.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @125.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @125.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @125.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @125.00: [Fetcher_Impl]	IF: Final Current PC=0x109c
@line:103   Cycle @125.00: [Fetcher_Impl]	BTB: MISS at PC=0x109c, Index=39
@line:132   Cycle @125.00: [Fetcher_Impl]	IF: Next PC=0x10a0  Next Last PC=109c
@line:343   Cycle @125.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @126.00: [Decoder]	ID: Fetched Instruction=0x440413 at PC=0x109c
@line:4300  Cycle @126.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @126.00: [Decoder]	Forwarding data: imm=0x4 pc=0x109c rs1_data=0x11b0 rs2_data=0x0
@line:83    Cycle @126.00: [Executor]	Input: pc=0x1014 rs1_data=0x10ac rs2_data=0x0 Imm=0x0
@line:162   Cycle @126.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @126.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @126.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @126.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @126.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @126.00: [Executor]	EX: ALU Result: 0x1018
@line:663   Cycle @126.00: [Executor]	EX: Bypass Update: 0x1018
@line:683   Cycle @126.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @126.00: [Executor]	EX: Branch Target Base: 0x10ac
@line:841   Cycle @126.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @126.00: [Executor]	EX: Branch Target: 0x10ac
@line:1035  Cycle @126.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @126.00: [Executor]	BTB: UPDATE at PC=0x1014, Index=5, Target=0x10ac
@line:1133  Cycle @126.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @126.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @126.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @126.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @126.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @126.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @126.00: [Fetcher_Impl]	IF: Final Current PC=0x10a0
@line:93    Cycle @126.00: [Fetcher_Impl]	BTB: HIT at PC=0x10a0, Index=40, Target=0x1094
@line:132   Cycle @126.00: [Fetcher_Impl]	IF: Next PC=0x1094  Next Last PC=10a0
@line:343   Cycle @126.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x8
@line:64    Cycle @127.00: [Decoder]	ID: Fetched Instruction=0xfe941ae3 at PC=0x10a0
@line:4300  Cycle @127.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @127.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x10a0 rs1_data=0x11b0 rs2_data=0x11b0
@line:83    Cycle @127.00: [Executor]	Input: pc=0x109c rs1_data=0x11b0 rs2_data=0x0 Imm=0x4
@line:94    Cycle @127.00: [Executor]	EX: Flush
@line:162   Cycle @127.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @127.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @127.00: [Executor]	EX: ALU Op1 source: RS1 (0x11b0)
@line:376   Cycle @127.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @127.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @127.00: [Executor]	EX: ALU Result: 0x11b4
@line:663   Cycle @127.00: [Executor]	EX: Bypass Update: 0x11b4
@line:683   Cycle @127.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @127.00: [Executor]	EX: Branch Target Base: 0x109c
@line:856   Cycle @127.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @127.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @127.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @127.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @127.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @127.00: [MEM]	MEM: Bypass <= 0x1018
@line:46    Cycle @127.00: [WB]	Input: rd=x0 wdata=0x4
@line:53    Cycle @127.00: [Fetcher_Impl]	IF: Flush to 0x10ac
@line:65    Cycle @127.00: [Fetcher_Impl]	IF: Final Current PC=0x10ac
@line:103   Cycle @127.00: [Fetcher_Impl]	BTB: MISS at PC=0x10ac, Index=43
@line:132   Cycle @127.00: [Fetcher_Impl]	IF: Next PC=0x10b0  Next Last PC=10ac
@line:162   Cycle @127.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @127.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @128.00: [Decoder]	ID: Fetched Instruction=0x200513 at PC=0x10ac
@line:4300  Cycle @128.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @128.00: [Decoder]	Forwarding data: imm=0x2 pc=0x10ac rs1_data=0x0 rs2_data=0x1ffe0
@line:83    Cycle @128.00: [Executor]	Input: pc=0x10a0 rs1_data=0x11b0 rs2_data=0x11b0 Imm=0xfffffff4
@line:162   Cycle @128.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @128.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @128.00: [Executor]	EX: ALU Op1 source: RS1 (0x11b0)
@line:362   Cycle @128.00: [Executor]	EX: ALU Op2 source: RS2 (0x11b0)
@line:650   Cycle @128.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @128.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @128.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @128.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:687   Cycle @128.00: [Executor]	EX: Branch Target Base: 0x10a0
@line:856   Cycle @128.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @128.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @128.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @128.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @128.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @128.00: [MEM]	MEM: Bypass <= 0x11b4
@line:46    Cycle @128.00: [WB]	Input: rd=x0 wdata=0x1018
@line:65    Cycle @128.00: [Fetcher_Impl]	IF: Final Current PC=0x10b0
@line:103   Cycle @128.00: [Fetcher_Impl]	BTB: MISS at PC=0x10b0, Index=44
@line:132   Cycle @128.00: [Fetcher_Impl]	IF: Next PC=0x10b4  Next Last PC=10b0
@line:343   Cycle @128.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @129.00: [Decoder]	ID: Fetched Instruction=0xf51ff0ef at PC=0x10b0
@line:4300  Cycle @129.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @129.00: [Decoder]	Forwarding data: imm=0xffffff50 pc=0x10b0 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @129.00: [Executor]	Input: pc=0x10ac rs1_data=0x0 rs2_data=0x1ffe0 Imm=0x2
@line:162   Cycle @129.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @129.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @129.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @129.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:485   Cycle @129.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @129.00: [Executor]	EX: ALU Result: 0x2
@line:663   Cycle @129.00: [Executor]	EX: Bypass Update: 0x2
@line:683   Cycle @129.00: [Executor]	EX: Branch Immediate: 0x2
@line:687   Cycle @129.00: [Executor]	EX: Branch Target Base: 0x10ac
@line:856   Cycle @129.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @129.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @129.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @129.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @129.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @129.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @129.00: [WB]	Input: rd=x0 wdata=0x11b4
@line:65    Cycle @129.00: [Fetcher_Impl]	IF: Final Current PC=0x10b4
@line:103   Cycle @129.00: [Fetcher_Impl]	BTB: MISS at PC=0x10b4, Index=45
@line:132   Cycle @129.00: [Fetcher_Impl]	IF: Next PC=0x10b8  Next Last PC=10b4
@line:343   Cycle @129.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @130.00: [Decoder]	ID: Fetched Instruction=0x300513 at PC=0x10b4
@line:4300  Cycle @130.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @130.00: [Decoder]	Forwarding data: imm=0x3 pc=0x10b4 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @130.00: [Executor]	Input: pc=0x10b0 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff50
@line:162   Cycle @130.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @130.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @130.00: [Executor]	EX: ALU Op1 source: PC (0x10b0)
@line:390   Cycle @130.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @130.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @130.00: [Executor]	EX: ALU Result: 0x10b4
@line:663   Cycle @130.00: [Executor]	EX: Bypass Update: 0x10b4
@line:683   Cycle @130.00: [Executor]	EX: Branch Immediate: 0xffffff50
@line:687   Cycle @130.00: [Executor]	EX: Branch Target Base: 0x10b0
@line:826   Cycle @130.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @130.00: [Executor]	EX: Branch Target: 0x1000
@line:1035  Cycle @130.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @130.00: [Executor]	BTB: UPDATE at PC=0x10b0, Index=44, Target=0x1000
@line:1133  Cycle @130.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @130.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @130.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @130.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @130.00: [MEM]	MEM: Bypass <= 0x2
@line:46    Cycle @130.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @130.00: [Fetcher_Impl]	IF: Final Current PC=0x10b8
@line:103   Cycle @130.00: [Fetcher_Impl]	BTB: MISS at PC=0x10b8, Index=46
@line:132   Cycle @130.00: [Fetcher_Impl]	IF: Next PC=0x10bc  Next Last PC=10b8
@line:343   Cycle @130.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @131.00: [Decoder]	ID: Fetched Instruction=0xf49ff0ef at PC=0x10b8
@line:4300  Cycle @131.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @131.00: [Decoder]	Forwarding data: imm=0xffffff48 pc=0x10b8 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @131.00: [Executor]	Input: pc=0x10b4 rs1_data=0x0 rs2_data=0x0 Imm=0x3
@line:94    Cycle @131.00: [Executor]	EX: Flush
@line:162   Cycle @131.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @131.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @131.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @131.00: [Executor]	EX: ALU Op2 source: IMM (0x3)
@line:485   Cycle @131.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @131.00: [Executor]	EX: ALU Result: 0x3
@line:663   Cycle @131.00: [Executor]	EX: Bypass Update: 0x3
@line:683   Cycle @131.00: [Executor]	EX: Branch Immediate: 0x3
@line:687   Cycle @131.00: [Executor]	EX: Branch Target Base: 0x10b4
@line:856   Cycle @131.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @131.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @131.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @131.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @131.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @131.00: [MEM]	MEM: Bypass <= 0x10b4
@line:46    Cycle @131.00: [WB]	Input: rd=x10 wdata=0x2
@line:51    Cycle @131.00: [WB]	WB: Write x10 <= 0x2
@line:53    Cycle @131.00: [Fetcher_Impl]	IF: Flush to 0x1000
@line:65    Cycle @131.00: [Fetcher_Impl]	IF: Final Current PC=0x1000
@line:103   Cycle @131.00: [Fetcher_Impl]	BTB: MISS at PC=0x1000, Index=0
@line:132   Cycle @131.00: [Fetcher_Impl]	IF: Next PC=0x1004  Next Last PC=1000
@line:162   Cycle @131.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @131.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @132.00: [Decoder]	ID: Fetched Instruction=0x1737 at PC=0x1000
@line:4300  Cycle @132.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @132.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1000 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @132.00: [Executor]	Input: pc=0x10b8 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff48
@line:162   Cycle @132.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @132.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @132.00: [Executor]	EX: ALU Op1 source: PC (0x10b8)
@line:390   Cycle @132.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @132.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @132.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @132.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @132.00: [Executor]	EX: Branch Immediate: 0xffffff48
@line:687   Cycle @132.00: [Executor]	EX: Branch Target Base: 0x10b8
@line:856   Cycle @132.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @132.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @132.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @132.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @132.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @132.00: [MEM]	MEM: Bypass <= 0x3
@line:46    Cycle @132.00: [WB]	Input: rd=x1 wdata=0x10b4
@line:51    Cycle @132.00: [WB]	WB: Write x1 <= 0x10b4
@line:65    Cycle @132.00: [Fetcher_Impl]	IF: Final Current PC=0x1004
@line:103   Cycle @132.00: [Fetcher_Impl]	BTB: MISS at PC=0x1004, Index=1
@line:132   Cycle @132.00: [Fetcher_Impl]	IF: Next PC=0x1008  Next Last PC=1004
@line:343   Cycle @132.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @133.00: [Decoder]	ID: Fetched Instruction=0x1b072783 at PC=0x1004
@line:4300  Cycle @133.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @133.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1004 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @133.00: [Executor]	Input: pc=0x1000 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @133.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @133.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @133.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @133.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @133.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @133.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @133.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @133.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @133.00: [Executor]	EX: Branch Target Base: 0x1000
@line:856   Cycle @133.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @133.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @133.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @133.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @133.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @133.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @133.00: [WB]	Input: rd=x0 wdata=0x3
@line:271   Cycle @133.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @133.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @133.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @133.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:343   Cycle @133.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:64    Cycle @134.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @134.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @134.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x2 rs2_data=0xb4
@line:83    Cycle @134.00: [Executor]	Input: pc=0x1004 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:176   Cycle @134.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @134.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @134.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @134.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @134.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @134.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @134.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @134.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @134.00: [Executor]	EX: Branch Target Base: 0x1004
@line:856   Cycle @134.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @134.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:1254  Cycle @134.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @134.00: [Executor]	EX: Load Address: 0x11b0
@line:64    Cycle @134.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @134.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @134.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @134.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @134.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @134.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @134.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @134.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @134.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @134.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:162   Cycle @134.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @134.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @135.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @135.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @135.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x2 rs2_data=0xb4
@line:83    Cycle @135.00: [Executor]	Input: pc=0x1008 rs1_data=0x2 rs2_data=0xb4 Imm=0x0
@line:162   Cycle @135.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @135.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @135.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:362   Cycle @135.00: [Executor]	EX: ALU Op2 source: RS2 (0xb4)
@line:650   Cycle @135.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @135.00: [Executor]	EX: ALU Result: 0xb4
@line:663   Cycle @135.00: [Executor]	EX: Bypass Update: 0xb4
@line:683   Cycle @135.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @135.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @135.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @135.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @135.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @135.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @135.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @135.00: [MEM]	MEM: Bypass <= 0x62
@line:46    Cycle @135.00: [WB]	Input: rd=x14 wdata=0x1000
@line:51    Cycle @135.00: [WB]	WB: Write x14 <= 0x1000
@line:271   Cycle @135.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @135.00: [Fetcher_Impl]	IF: Final Current PC=0x100c
@line:103   Cycle @135.00: [Fetcher_Impl]	BTB: MISS at PC=0x100c, Index=3
@line:132   Cycle @135.00: [Fetcher_Impl]	IF: Next PC=0x1010  Next Last PC=100c
@line:343   Cycle @135.00: [Decoder_Impl]	Output: alu_func=0x20 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @136.00: [Decoder]	ID: Fetched Instruction=0xad50513 at PC=0x100c
@line:4300  Cycle @136.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @136.00: [Decoder]	Forwarding data: imm=0xad pc=0x100c rs1_data=0x2 rs2_data=0x0
@line:83    Cycle @136.00: [Executor]	Input: pc=0x1008 rs1_data=0x2 rs2_data=0xb4 Imm=0x0
@line:162   Cycle @136.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @136.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x62)
@line:297   Cycle @136.00: [Executor]	EX: ALU Op1 source: RS1 (0x2)
@line:362   Cycle @136.00: [Executor]	EX: ALU Op2 source: RS2 (0x62)
@line:560   Cycle @136.00: [Executor]	EX: ALU Operation: XOR
@line:660   Cycle @136.00: [Executor]	EX: ALU Result: 0x60
@line:663   Cycle @136.00: [Executor]	EX: Bypass Update: 0x60
@line:683   Cycle @136.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @136.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @136.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @136.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @136.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @136.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @136.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @136.00: [MEM]	MEM: Bypass <= 0xb4
@line:46    Cycle @136.00: [WB]	Input: rd=x15 wdata=0x62
@line:51    Cycle @136.00: [WB]	WB: Write x15 <= 0x62
@line:271   Cycle @136.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @136.00: [Fetcher_Impl]	IF: Final Current PC=0x1010
@line:103   Cycle @136.00: [Fetcher_Impl]	BTB: MISS at PC=0x1010, Index=4
@line:132   Cycle @136.00: [Fetcher_Impl]	IF: Next PC=0x1014  Next Last PC=1010
@line:343   Cycle @136.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @137.00: [Decoder]	ID: Fetched Instruction=0x1aa72823 at PC=0x1010
@line:4300  Cycle @137.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @137.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1010 rs1_data=0x1000 rs2_data=0x2
@line:83    Cycle @137.00: [Executor]	Input: pc=0x100c rs1_data=0x2 rs2_data=0x0 Imm=0xad
@line:176   Cycle @137.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x60)
@line:218   Cycle @137.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @137.00: [Executor]	EX: ALU Op1 source: RS1 (0x60)
@line:376   Cycle @137.00: [Executor]	EX: ALU Op2 source: IMM (0xad)
@line:485   Cycle @137.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @137.00: [Executor]	EX: ALU Result: 0x10d
@line:663   Cycle @137.00: [Executor]	EX: Bypass Update: 0x10d
@line:683   Cycle @137.00: [Executor]	EX: Branch Immediate: 0xad
@line:687   Cycle @137.00: [Executor]	EX: Branch Target Base: 0x100c
@line:856   Cycle @137.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @137.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @137.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @137.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @137.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @137.00: [MEM]	MEM: Bypass <= 0x60
@line:46    Cycle @137.00: [WB]	Input: rd=x0 wdata=0xb4
@line:271   Cycle @137.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @137.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @137.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x10ac
@line:132   Cycle @137.00: [Fetcher_Impl]	IF: Next PC=0x10ac  Next Last PC=1014
@line:343   Cycle @137.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @138.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @138.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @138.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10b4 rs2_data=0x0
@line:83    Cycle @138.00: [Executor]	Input: pc=0x1010 rs1_data=0x1000 rs2_data=0x2 Imm=0x1b0
@line:162   Cycle @138.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @138.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x10d)
@line:297   Cycle @138.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @138.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @138.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @138.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @138.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @138.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @138.00: [Executor]	EX: Branch Target Base: 0x1010
@line:856   Cycle @138.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @138.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @138.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @138.00: [Executor]	EX: Store Address: 0x11b0
@line:1249  Cycle @138.00: [Executor]	EX: Store Data: 0x10d
@line:64    Cycle @138.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @138.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @138.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @138.00: [MEM]	MEM: Bypass <= 0x10d
@line:46    Cycle @138.00: [WB]	Input: rd=x10 wdata=0x60
@line:51    Cycle @138.00: [WB]	WB: Write x10 <= 0x60
@line:271   Cycle @138.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @138.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @138.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @138.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x10ac
@line:132   Cycle @138.00: [Fetcher_Impl]	IF: Next PC=0x10ac  Next Last PC=1014
@line:162   Cycle @138.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @138.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @139.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @139.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @139.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10b4 rs2_data=0x0
@line:83    Cycle @139.00: [Executor]	Input: pc=0x1014 rs1_data=0x10b4 rs2_data=0x0 Imm=0x0
@line:162   Cycle @139.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @139.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @139.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @139.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @139.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @139.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @139.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @139.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @139.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @139.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @139.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @139.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @139.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @139.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @139.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @139.00: [WB]	Input: rd=x10 wdata=0x10d
@line:51    Cycle @139.00: [WB]	WB: Write x10 <= 0x10d
@line:271   Cycle @139.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @139.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @139.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @139.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x10ac
@line:132   Cycle @139.00: [Fetcher_Impl]	IF: Next PC=0x10ac  Next Last PC=1014
@line:162   Cycle @139.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @139.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @140.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @140.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @140.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10b4 rs2_data=0x0
@line:83    Cycle @140.00: [Executor]	Input: pc=0x1014 rs1_data=0x10b4 rs2_data=0x0 Imm=0x0
@line:162   Cycle @140.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @140.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @140.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @140.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @140.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @140.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @140.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @140.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @140.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @140.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @140.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @140.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @140.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @140.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @140.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @140.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @140.00: [Fetcher_Impl]	IF: Final Current PC=0x10ac
@line:103   Cycle @140.00: [Fetcher_Impl]	BTB: MISS at PC=0x10ac, Index=43
@line:132   Cycle @140.00: [Fetcher_Impl]	IF: Next PC=0x10b0  Next Last PC=10ac
@line:343   Cycle @140.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @141.00: [Decoder]	ID: Fetched Instruction=0x200513 at PC=0x10ac
@line:4300  Cycle @141.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @141.00: [Decoder]	Forwarding data: imm=0x2 pc=0x10ac rs1_data=0x0 rs2_data=0x1ffe0
@line:83    Cycle @141.00: [Executor]	Input: pc=0x1014 rs1_data=0x10b4 rs2_data=0x0 Imm=0x0
@line:162   Cycle @141.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @141.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @141.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @141.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @141.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @141.00: [Executor]	EX: ALU Result: 0x1018
@line:663   Cycle @141.00: [Executor]	EX: Bypass Update: 0x1018
@line:683   Cycle @141.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @141.00: [Executor]	EX: Branch Target Base: 0x10b4
@line:841   Cycle @141.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @141.00: [Executor]	EX: Branch Target: 0x10b4
@line:1035  Cycle @141.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @141.00: [Executor]	BTB: UPDATE at PC=0x1014, Index=5, Target=0x10b4
@line:1133  Cycle @141.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @141.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @141.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @141.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @141.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @141.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @141.00: [Fetcher_Impl]	IF: Final Current PC=0x10b0
@line:93    Cycle @141.00: [Fetcher_Impl]	BTB: HIT at PC=0x10b0, Index=44, Target=0x1000
@line:132   Cycle @141.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=10b0
@line:343   Cycle @141.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @142.00: [Decoder]	ID: Fetched Instruction=0xf51ff0ef at PC=0x10b0
@line:4300  Cycle @142.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @142.00: [Decoder]	Forwarding data: imm=0xffffff50 pc=0x10b0 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @142.00: [Executor]	Input: pc=0x10ac rs1_data=0x0 rs2_data=0x1ffe0 Imm=0x2
@line:94    Cycle @142.00: [Executor]	EX: Flush
@line:162   Cycle @142.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @142.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @142.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @142.00: [Executor]	EX: ALU Op2 source: IMM (0x2)
@line:485   Cycle @142.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @142.00: [Executor]	EX: ALU Result: 0x2
@line:663   Cycle @142.00: [Executor]	EX: Bypass Update: 0x2
@line:683   Cycle @142.00: [Executor]	EX: Branch Immediate: 0x2
@line:687   Cycle @142.00: [Executor]	EX: Branch Target Base: 0x10ac
@line:856   Cycle @142.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @142.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @142.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @142.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @142.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @142.00: [MEM]	MEM: Bypass <= 0x1018
@line:46    Cycle @142.00: [WB]	Input: rd=x0 wdata=0x4
@line:53    Cycle @142.00: [Fetcher_Impl]	IF: Flush to 0x10b4
@line:65    Cycle @142.00: [Fetcher_Impl]	IF: Final Current PC=0x10b4
@line:103   Cycle @142.00: [Fetcher_Impl]	BTB: MISS at PC=0x10b4, Index=45
@line:132   Cycle @142.00: [Fetcher_Impl]	IF: Next PC=0x10b8  Next Last PC=10b4
@line:162   Cycle @142.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @142.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @143.00: [Decoder]	ID: Fetched Instruction=0x300513 at PC=0x10b4
@line:4300  Cycle @143.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @143.00: [Decoder]	Forwarding data: imm=0x3 pc=0x10b4 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @143.00: [Executor]	Input: pc=0x10b0 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff50
@line:162   Cycle @143.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @143.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @143.00: [Executor]	EX: ALU Op1 source: PC (0x10b0)
@line:390   Cycle @143.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @143.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @143.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @143.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @143.00: [Executor]	EX: Branch Immediate: 0xffffff50
@line:687   Cycle @143.00: [Executor]	EX: Branch Target Base: 0x10b0
@line:856   Cycle @143.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @143.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @143.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @143.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @143.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @143.00: [MEM]	MEM: Bypass <= 0x2
@line:46    Cycle @143.00: [WB]	Input: rd=x0 wdata=0x1018
@line:65    Cycle @143.00: [Fetcher_Impl]	IF: Final Current PC=0x10b8
@line:103   Cycle @143.00: [Fetcher_Impl]	BTB: MISS at PC=0x10b8, Index=46
@line:132   Cycle @143.00: [Fetcher_Impl]	IF: Next PC=0x10bc  Next Last PC=10b8
@line:343   Cycle @143.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @144.00: [Decoder]	ID: Fetched Instruction=0xf49ff0ef at PC=0x10b8
@line:4300  Cycle @144.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @144.00: [Decoder]	Forwarding data: imm=0xffffff48 pc=0x10b8 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @144.00: [Executor]	Input: pc=0x10b4 rs1_data=0x0 rs2_data=0x0 Imm=0x3
@line:162   Cycle @144.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @144.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @144.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @144.00: [Executor]	EX: ALU Op2 source: IMM (0x3)
@line:485   Cycle @144.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @144.00: [Executor]	EX: ALU Result: 0x3
@line:663   Cycle @144.00: [Executor]	EX: Bypass Update: 0x3
@line:683   Cycle @144.00: [Executor]	EX: Branch Immediate: 0x3
@line:687   Cycle @144.00: [Executor]	EX: Branch Target Base: 0x10b4
@line:856   Cycle @144.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @144.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @144.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @144.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @144.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @144.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @144.00: [WB]	Input: rd=x0 wdata=0x2
@line:65    Cycle @144.00: [Fetcher_Impl]	IF: Final Current PC=0x10bc
@line:103   Cycle @144.00: [Fetcher_Impl]	BTB: MISS at PC=0x10bc, Index=47
@line:132   Cycle @144.00: [Fetcher_Impl]	IF: Next PC=0x10c0  Next Last PC=10bc
@line:343   Cycle @144.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @145.00: [Decoder]	ID: Fetched Instruction=0x400513 at PC=0x10bc
@line:4300  Cycle @145.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @145.00: [Decoder]	Forwarding data: imm=0x4 pc=0x10bc rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @145.00: [Executor]	Input: pc=0x10b8 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff48
@line:162   Cycle @145.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @145.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @145.00: [Executor]	EX: ALU Op1 source: PC (0x10b8)
@line:390   Cycle @145.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @145.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @145.00: [Executor]	EX: ALU Result: 0x10bc
@line:663   Cycle @145.00: [Executor]	EX: Bypass Update: 0x10bc
@line:683   Cycle @145.00: [Executor]	EX: Branch Immediate: 0xffffff48
@line:687   Cycle @145.00: [Executor]	EX: Branch Target Base: 0x10b8
@line:826   Cycle @145.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @145.00: [Executor]	EX: Branch Target: 0x1000
@line:1035  Cycle @145.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @145.00: [Executor]	BTB: UPDATE at PC=0x10b8, Index=46, Target=0x1000
@line:1133  Cycle @145.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @145.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @145.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @145.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @145.00: [MEM]	MEM: Bypass <= 0x3
@line:46    Cycle @145.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @145.00: [Fetcher_Impl]	IF: Final Current PC=0x10c0
@line:103   Cycle @145.00: [Fetcher_Impl]	BTB: MISS at PC=0x10c0, Index=48
@line:132   Cycle @145.00: [Fetcher_Impl]	IF: Next PC=0x10c4  Next Last PC=10c0
@line:343   Cycle @145.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @146.00: [Decoder]	ID: Fetched Instruction=0xf41ff0ef at PC=0x10c0
@line:4300  Cycle @146.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @146.00: [Decoder]	Forwarding data: imm=0xffffff40 pc=0x10c0 rs1_data=0x0 rs2_data=0x10b4
@line:83    Cycle @146.00: [Executor]	Input: pc=0x10bc rs1_data=0x0 rs2_data=0x0 Imm=0x4
@line:94    Cycle @146.00: [Executor]	EX: Flush
@line:162   Cycle @146.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @146.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @146.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @146.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @146.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @146.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @146.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @146.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @146.00: [Executor]	EX: Branch Target Base: 0x10bc
@line:856   Cycle @146.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @146.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @146.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @146.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @146.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @146.00: [MEM]	MEM: Bypass <= 0x10bc
@line:46    Cycle @146.00: [WB]	Input: rd=x10 wdata=0x3
@line:51    Cycle @146.00: [WB]	WB: Write x10 <= 0x3
@line:271   Cycle @146.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:53    Cycle @146.00: [Fetcher_Impl]	IF: Flush to 0x1000
@line:65    Cycle @146.00: [Fetcher_Impl]	IF: Final Current PC=0x1000
@line:103   Cycle @146.00: [Fetcher_Impl]	BTB: MISS at PC=0x1000, Index=0
@line:132   Cycle @146.00: [Fetcher_Impl]	IF: Next PC=0x1004  Next Last PC=1000
@line:162   Cycle @146.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @146.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @147.00: [Decoder]	ID: Fetched Instruction=0x1737 at PC=0x1000
@line:4300  Cycle @147.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @147.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1000 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @147.00: [Executor]	Input: pc=0x10c0 rs1_data=0x0 rs2_data=0x10b4 Imm=0xffffff40
@line:162   Cycle @147.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @147.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x10bc)
@line:311   Cycle @147.00: [Executor]	EX: ALU Op1 source: PC (0x10c0)
@line:390   Cycle @147.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @147.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @147.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @147.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @147.00: [Executor]	EX: Branch Immediate: 0xffffff40
@line:687   Cycle @147.00: [Executor]	EX: Branch Target Base: 0x10c0
@line:856   Cycle @147.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @147.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @147.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @147.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @147.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @147.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @147.00: [WB]	Input: rd=x1 wdata=0x10bc
@line:51    Cycle @147.00: [WB]	WB: Write x1 <= 0x10bc
@line:65    Cycle @147.00: [Fetcher_Impl]	IF: Final Current PC=0x1004
@line:103   Cycle @147.00: [Fetcher_Impl]	BTB: MISS at PC=0x1004, Index=1
@line:132   Cycle @147.00: [Fetcher_Impl]	IF: Next PC=0x1008  Next Last PC=1004
@line:343   Cycle @147.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @148.00: [Decoder]	ID: Fetched Instruction=0x1b072783 at PC=0x1004
@line:4300  Cycle @148.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @148.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1004 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @148.00: [Executor]	Input: pc=0x1000 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @148.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @148.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @148.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @148.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @148.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @148.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @148.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @148.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @148.00: [Executor]	EX: Branch Target Base: 0x1000
@line:856   Cycle @148.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @148.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @148.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @148.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @148.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @148.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @148.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @148.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @148.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @148.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @148.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:343   Cycle @148.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:64    Cycle @149.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @149.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @149.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x3 rs2_data=0x62
@line:83    Cycle @149.00: [Executor]	Input: pc=0x1004 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:176   Cycle @149.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @149.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @149.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @149.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @149.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @149.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @149.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @149.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @149.00: [Executor]	EX: Branch Target Base: 0x1004
@line:856   Cycle @149.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @149.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:1254  Cycle @149.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @149.00: [Executor]	EX: Load Address: 0x11b0
@line:64    Cycle @149.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @149.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @149.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @149.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @149.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @149.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @149.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @149.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @149.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @149.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:162   Cycle @149.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @149.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @150.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @150.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @150.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x3 rs2_data=0x62
@line:83    Cycle @150.00: [Executor]	Input: pc=0x1008 rs1_data=0x3 rs2_data=0x62 Imm=0x0
@line:162   Cycle @150.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @150.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @150.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:362   Cycle @150.00: [Executor]	EX: ALU Op2 source: RS2 (0x62)
@line:650   Cycle @150.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @150.00: [Executor]	EX: ALU Result: 0x62
@line:663   Cycle @150.00: [Executor]	EX: Bypass Update: 0x62
@line:683   Cycle @150.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @150.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @150.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @150.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @150.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @150.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @150.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @150.00: [MEM]	MEM: Bypass <= 0xd
@line:46    Cycle @150.00: [WB]	Input: rd=x14 wdata=0x1000
@line:51    Cycle @150.00: [WB]	WB: Write x14 <= 0x1000
@line:271   Cycle @150.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @150.00: [Fetcher_Impl]	IF: Final Current PC=0x100c
@line:103   Cycle @150.00: [Fetcher_Impl]	BTB: MISS at PC=0x100c, Index=3
@line:132   Cycle @150.00: [Fetcher_Impl]	IF: Next PC=0x1010  Next Last PC=100c
@line:343   Cycle @150.00: [Decoder_Impl]	Output: alu_func=0x20 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @151.00: [Decoder]	ID: Fetched Instruction=0xad50513 at PC=0x100c
@line:4300  Cycle @151.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @151.00: [Decoder]	Forwarding data: imm=0xad pc=0x100c rs1_data=0x3 rs2_data=0x0
@line:83    Cycle @151.00: [Executor]	Input: pc=0x1008 rs1_data=0x3 rs2_data=0x62 Imm=0x0
@line:162   Cycle @151.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @151.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0xd)
@line:297   Cycle @151.00: [Executor]	EX: ALU Op1 source: RS1 (0x3)
@line:362   Cycle @151.00: [Executor]	EX: ALU Op2 source: RS2 (0xd)
@line:560   Cycle @151.00: [Executor]	EX: ALU Operation: XOR
@line:660   Cycle @151.00: [Executor]	EX: ALU Result: 0xe
@line:663   Cycle @151.00: [Executor]	EX: Bypass Update: 0xe
@line:683   Cycle @151.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @151.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @151.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @151.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @151.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @151.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @151.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @151.00: [MEM]	MEM: Bypass <= 0x62
@line:46    Cycle @151.00: [WB]	Input: rd=x15 wdata=0xd
@line:51    Cycle @151.00: [WB]	WB: Write x15 <= 0xd
@line:271   Cycle @151.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @151.00: [Fetcher_Impl]	IF: Final Current PC=0x1010
@line:103   Cycle @151.00: [Fetcher_Impl]	BTB: MISS at PC=0x1010, Index=4
@line:132   Cycle @151.00: [Fetcher_Impl]	IF: Next PC=0x1014  Next Last PC=1010
@line:343   Cycle @151.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @152.00: [Decoder]	ID: Fetched Instruction=0x1aa72823 at PC=0x1010
@line:4300  Cycle @152.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @152.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1010 rs1_data=0x1000 rs2_data=0x3
@line:83    Cycle @152.00: [Executor]	Input: pc=0x100c rs1_data=0x3 rs2_data=0x0 Imm=0xad
@line:176   Cycle @152.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xe)
@line:218   Cycle @152.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @152.00: [Executor]	EX: ALU Op1 source: RS1 (0xe)
@line:376   Cycle @152.00: [Executor]	EX: ALU Op2 source: IMM (0xad)
@line:485   Cycle @152.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @152.00: [Executor]	EX: ALU Result: 0xbb
@line:663   Cycle @152.00: [Executor]	EX: Bypass Update: 0xbb
@line:683   Cycle @152.00: [Executor]	EX: Branch Immediate: 0xad
@line:687   Cycle @152.00: [Executor]	EX: Branch Target Base: 0x100c
@line:856   Cycle @152.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @152.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @152.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @152.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @152.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @152.00: [MEM]	MEM: Bypass <= 0xe
@line:46    Cycle @152.00: [WB]	Input: rd=x0 wdata=0x62
@line:271   Cycle @152.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @152.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @152.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x10b4
@line:132   Cycle @152.00: [Fetcher_Impl]	IF: Next PC=0x10b4  Next Last PC=1014
@line:343   Cycle @152.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @153.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @153.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @153.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10bc rs2_data=0x0
@line:83    Cycle @153.00: [Executor]	Input: pc=0x1010 rs1_data=0x1000 rs2_data=0x3 Imm=0x1b0
@line:162   Cycle @153.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @153.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0xbb)
@line:297   Cycle @153.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @153.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @153.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @153.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @153.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @153.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @153.00: [Executor]	EX: Branch Target Base: 0x1010
@line:856   Cycle @153.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @153.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @153.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @153.00: [Executor]	EX: Store Address: 0x11b0
@line:1249  Cycle @153.00: [Executor]	EX: Store Data: 0xbb
@line:64    Cycle @153.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @153.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @153.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @153.00: [MEM]	MEM: Bypass <= 0xbb
@line:46    Cycle @153.00: [WB]	Input: rd=x10 wdata=0xe
@line:51    Cycle @153.00: [WB]	WB: Write x10 <= 0xe
@line:271   Cycle @153.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @153.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @153.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @153.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x10b4
@line:132   Cycle @153.00: [Fetcher_Impl]	IF: Next PC=0x10b4  Next Last PC=1014
@line:162   Cycle @153.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @153.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @154.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @154.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @154.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10bc rs2_data=0x0
@line:83    Cycle @154.00: [Executor]	Input: pc=0x1014 rs1_data=0x10bc rs2_data=0x0 Imm=0x0
@line:162   Cycle @154.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @154.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @154.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @154.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @154.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @154.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @154.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @154.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @154.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @154.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @154.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @154.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @154.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @154.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @154.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @154.00: [WB]	Input: rd=x10 wdata=0xbb
@line:51    Cycle @154.00: [WB]	WB: Write x10 <= 0xbb
@line:271   Cycle @154.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @154.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @154.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @154.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x10b4
@line:132   Cycle @154.00: [Fetcher_Impl]	IF: Next PC=0x10b4  Next Last PC=1014
@line:162   Cycle @154.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @154.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @155.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @155.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @155.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10bc rs2_data=0x0
@line:83    Cycle @155.00: [Executor]	Input: pc=0x1014 rs1_data=0x10bc rs2_data=0x0 Imm=0x0
@line:162   Cycle @155.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @155.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @155.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @155.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @155.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @155.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @155.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @155.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @155.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @155.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @155.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @155.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @155.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @155.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @155.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @155.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @155.00: [Fetcher_Impl]	IF: Final Current PC=0x10b4
@line:103   Cycle @155.00: [Fetcher_Impl]	BTB: MISS at PC=0x10b4, Index=45
@line:132   Cycle @155.00: [Fetcher_Impl]	IF: Next PC=0x10b8  Next Last PC=10b4
@line:343   Cycle @155.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @156.00: [Decoder]	ID: Fetched Instruction=0x300513 at PC=0x10b4
@line:4300  Cycle @156.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @156.00: [Decoder]	Forwarding data: imm=0x3 pc=0x10b4 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @156.00: [Executor]	Input: pc=0x1014 rs1_data=0x10bc rs2_data=0x0 Imm=0x0
@line:162   Cycle @156.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @156.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @156.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @156.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @156.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @156.00: [Executor]	EX: ALU Result: 0x1018
@line:663   Cycle @156.00: [Executor]	EX: Bypass Update: 0x1018
@line:683   Cycle @156.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @156.00: [Executor]	EX: Branch Target Base: 0x10bc
@line:841   Cycle @156.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @156.00: [Executor]	EX: Branch Target: 0x10bc
@line:1035  Cycle @156.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @156.00: [Executor]	BTB: UPDATE at PC=0x1014, Index=5, Target=0x10bc
@line:1133  Cycle @156.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @156.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @156.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @156.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @156.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @156.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @156.00: [Fetcher_Impl]	IF: Final Current PC=0x10b8
@line:93    Cycle @156.00: [Fetcher_Impl]	BTB: HIT at PC=0x10b8, Index=46, Target=0x1000
@line:132   Cycle @156.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=10b8
@line:343   Cycle @156.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @157.00: [Decoder]	ID: Fetched Instruction=0xf49ff0ef at PC=0x10b8
@line:4300  Cycle @157.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @157.00: [Decoder]	Forwarding data: imm=0xffffff48 pc=0x10b8 rs1_data=0x0 rs2_data=0x11b0
@line:83    Cycle @157.00: [Executor]	Input: pc=0x10b4 rs1_data=0x0 rs2_data=0x0 Imm=0x3
@line:94    Cycle @157.00: [Executor]	EX: Flush
@line:162   Cycle @157.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @157.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @157.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @157.00: [Executor]	EX: ALU Op2 source: IMM (0x3)
@line:485   Cycle @157.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @157.00: [Executor]	EX: ALU Result: 0x3
@line:663   Cycle @157.00: [Executor]	EX: Bypass Update: 0x3
@line:683   Cycle @157.00: [Executor]	EX: Branch Immediate: 0x3
@line:687   Cycle @157.00: [Executor]	EX: Branch Target Base: 0x10b4
@line:856   Cycle @157.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @157.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @157.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @157.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @157.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @157.00: [MEM]	MEM: Bypass <= 0x1018
@line:46    Cycle @157.00: [WB]	Input: rd=x0 wdata=0x4
@line:53    Cycle @157.00: [Fetcher_Impl]	IF: Flush to 0x10bc
@line:65    Cycle @157.00: [Fetcher_Impl]	IF: Final Current PC=0x10bc
@line:103   Cycle @157.00: [Fetcher_Impl]	BTB: MISS at PC=0x10bc, Index=47
@line:132   Cycle @157.00: [Fetcher_Impl]	IF: Next PC=0x10c0  Next Last PC=10bc
@line:162   Cycle @157.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @157.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @158.00: [Decoder]	ID: Fetched Instruction=0x400513 at PC=0x10bc
@line:4300  Cycle @158.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @158.00: [Decoder]	Forwarding data: imm=0x4 pc=0x10bc rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @158.00: [Executor]	Input: pc=0x10b8 rs1_data=0x0 rs2_data=0x11b0 Imm=0xffffff48
@line:162   Cycle @158.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @158.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @158.00: [Executor]	EX: ALU Op1 source: PC (0x10b8)
@line:390   Cycle @158.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @158.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @158.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @158.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @158.00: [Executor]	EX: Branch Immediate: 0xffffff48
@line:687   Cycle @158.00: [Executor]	EX: Branch Target Base: 0x10b8
@line:856   Cycle @158.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @158.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @158.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @158.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @158.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @158.00: [MEM]	MEM: Bypass <= 0x3
@line:46    Cycle @158.00: [WB]	Input: rd=x0 wdata=0x1018
@line:65    Cycle @158.00: [Fetcher_Impl]	IF: Final Current PC=0x10c0
@line:103   Cycle @158.00: [Fetcher_Impl]	BTB: MISS at PC=0x10c0, Index=48
@line:132   Cycle @158.00: [Fetcher_Impl]	IF: Next PC=0x10c4  Next Last PC=10c0
@line:343   Cycle @158.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @159.00: [Decoder]	ID: Fetched Instruction=0xf41ff0ef at PC=0x10c0
@line:4300  Cycle @159.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @159.00: [Decoder]	Forwarding data: imm=0xffffff40 pc=0x10c0 rs1_data=0x0 rs2_data=0x10bc
@line:83    Cycle @159.00: [Executor]	Input: pc=0x10bc rs1_data=0x0 rs2_data=0x0 Imm=0x4
@line:162   Cycle @159.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @159.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @159.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @159.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @159.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @159.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @159.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @159.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @159.00: [Executor]	EX: Branch Target Base: 0x10bc
@line:856   Cycle @159.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @159.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @159.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @159.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @159.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @159.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @159.00: [WB]	Input: rd=x0 wdata=0x3
@line:65    Cycle @159.00: [Fetcher_Impl]	IF: Final Current PC=0x10c4
@line:103   Cycle @159.00: [Fetcher_Impl]	BTB: MISS at PC=0x10c4, Index=49
@line:132   Cycle @159.00: [Fetcher_Impl]	IF: Next PC=0x10c8  Next Last PC=10c4
@line:343   Cycle @159.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @160.00: [Decoder]	ID: Fetched Instruction=0xfd00593 at PC=0x10c4
@line:4300  Cycle @160.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xb
@line:4303  Cycle @160.00: [Decoder]	Forwarding data: imm=0xfd pc=0x10c4 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @160.00: [Executor]	Input: pc=0x10c0 rs1_data=0x0 rs2_data=0x10bc Imm=0xffffff40
@line:162   Cycle @160.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @160.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @160.00: [Executor]	EX: ALU Op1 source: PC (0x10c0)
@line:390   Cycle @160.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @160.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @160.00: [Executor]	EX: ALU Result: 0x10c4
@line:663   Cycle @160.00: [Executor]	EX: Bypass Update: 0x10c4
@line:683   Cycle @160.00: [Executor]	EX: Branch Immediate: 0xffffff40
@line:687   Cycle @160.00: [Executor]	EX: Branch Target Base: 0x10c0
@line:826   Cycle @160.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @160.00: [Executor]	EX: Branch Target: 0x1000
@line:1035  Cycle @160.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @160.00: [Executor]	BTB: UPDATE at PC=0x10c0, Index=48, Target=0x1000
@line:1133  Cycle @160.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @160.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @160.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @160.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @160.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @160.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @160.00: [Fetcher_Impl]	IF: Final Current PC=0x10c8
@line:103   Cycle @160.00: [Fetcher_Impl]	BTB: MISS at PC=0x10c8, Index=50
@line:132   Cycle @160.00: [Fetcher_Impl]	IF: Next PC=0x10cc  Next Last PC=10c8
@line:343   Cycle @160.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xb
@line:64    Cycle @161.00: [Decoder]	ID: Fetched Instruction=0x17b7 at PC=0x10c8
@line:4300  Cycle @161.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @161.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x10c8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @161.00: [Executor]	Input: pc=0x10c4 rs1_data=0x0 rs2_data=0x0 Imm=0xfd
@line:94    Cycle @161.00: [Executor]	EX: Flush
@line:162   Cycle @161.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @161.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @161.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @161.00: [Executor]	EX: ALU Op2 source: IMM (0xfd)
@line:485   Cycle @161.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @161.00: [Executor]	EX: ALU Result: 0xfd
@line:663   Cycle @161.00: [Executor]	EX: Bypass Update: 0xfd
@line:683   Cycle @161.00: [Executor]	EX: Branch Immediate: 0xfd
@line:687   Cycle @161.00: [Executor]	EX: Branch Target Base: 0x10c4
@line:856   Cycle @161.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @161.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @161.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @161.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @161.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @161.00: [MEM]	MEM: Bypass <= 0x10c4
@line:46    Cycle @161.00: [WB]	Input: rd=x10 wdata=0x4
@line:51    Cycle @161.00: [WB]	WB: Write x10 <= 0x4
@line:53    Cycle @161.00: [Fetcher_Impl]	IF: Flush to 0x1000
@line:65    Cycle @161.00: [Fetcher_Impl]	IF: Final Current PC=0x1000
@line:103   Cycle @161.00: [Fetcher_Impl]	BTB: MISS at PC=0x1000, Index=0
@line:132   Cycle @161.00: [Fetcher_Impl]	IF: Next PC=0x1004  Next Last PC=1000
@line:162   Cycle @161.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @161.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @162.00: [Decoder]	ID: Fetched Instruction=0x1737 at PC=0x1000
@line:4300  Cycle @162.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xe
@line:4303  Cycle @162.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x1000 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @162.00: [Executor]	Input: pc=0x10c8 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @162.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @162.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @162.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @162.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:650   Cycle @162.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @162.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @162.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @162.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @162.00: [Executor]	EX: Branch Target Base: 0x10c8
@line:856   Cycle @162.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @162.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @162.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @162.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @162.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @162.00: [MEM]	MEM: Bypass <= 0xfd
@line:46    Cycle @162.00: [WB]	Input: rd=x1 wdata=0x10c4
@line:51    Cycle @162.00: [WB]	WB: Write x1 <= 0x10c4
@line:65    Cycle @162.00: [Fetcher_Impl]	IF: Final Current PC=0x1004
@line:103   Cycle @162.00: [Fetcher_Impl]	BTB: MISS at PC=0x1004, Index=1
@line:132   Cycle @162.00: [Fetcher_Impl]	IF: Next PC=0x1008  Next Last PC=1004
@line:343   Cycle @162.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xe
@line:64    Cycle @163.00: [Decoder]	ID: Fetched Instruction=0x1b072783 at PC=0x1004
@line:4300  Cycle @163.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @163.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1004 rs1_data=0x1000 rs2_data=0x0
@line:83    Cycle @163.00: [Executor]	Input: pc=0x1000 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @163.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @163.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @163.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @163.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @163.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @163.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @163.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @163.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @163.00: [Executor]	EX: Branch Target Base: 0x1000
@line:856   Cycle @163.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @163.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xe
@line:64    Cycle @163.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @163.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @163.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @163.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @163.00: [WB]	Input: rd=x0 wdata=0xfd
@line:271   Cycle @163.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @163.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @163.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @163.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:343   Cycle @163.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xf
@line:64    Cycle @164.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @164.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @164.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x4 rs2_data=0xd
@line:83    Cycle @164.00: [Executor]	Input: pc=0x1004 rs1_data=0x1000 rs2_data=0x0 Imm=0x1b0
@line:176   Cycle @164.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @164.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @164.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @164.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @164.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @164.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @164.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @164.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @164.00: [Executor]	EX: Branch Target Base: 0x1004
@line:856   Cycle @164.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @164.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xf
@line:1254  Cycle @164.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @164.00: [Executor]	EX: Load Address: 0x11b0
@line:64    Cycle @164.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @164.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @164.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @164.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @164.00: [WB]	Input: rd=x0 wdata=0x1000
@line:271   Cycle @164.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @164.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @164.00: [Fetcher_Impl]	IF: Final Current PC=0x1008
@line:103   Cycle @164.00: [Fetcher_Impl]	BTB: MISS at PC=0x1008, Index=2
@line:132   Cycle @164.00: [Fetcher_Impl]	IF: Next PC=0x100c  Next Last PC=1008
@line:162   Cycle @164.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @164.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @165.00: [Decoder]	ID: Fetched Instruction=0xf54533 at PC=0x1008
@line:4300  Cycle @165.00: [Decoder]	Control signals: alu_func=0x20 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @165.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1008 rs1_data=0x4 rs2_data=0xd
@line:83    Cycle @165.00: [Executor]	Input: pc=0x1008 rs1_data=0x4 rs2_data=0xd Imm=0x0
@line:162   Cycle @165.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @165.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @165.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:362   Cycle @165.00: [Executor]	EX: ALU Op2 source: RS2 (0xd)
@line:650   Cycle @165.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @165.00: [Executor]	EX: ALU Result: 0xd
@line:663   Cycle @165.00: [Executor]	EX: Bypass Update: 0xd
@line:683   Cycle @165.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @165.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @165.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @165.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @165.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @165.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @165.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @165.00: [MEM]	MEM: Bypass <= 0xbb
@line:46    Cycle @165.00: [WB]	Input: rd=x14 wdata=0x1000
@line:51    Cycle @165.00: [WB]	WB: Write x14 <= 0x1000
@line:271   Cycle @165.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @165.00: [Fetcher_Impl]	IF: Final Current PC=0x100c
@line:103   Cycle @165.00: [Fetcher_Impl]	BTB: MISS at PC=0x100c, Index=3
@line:132   Cycle @165.00: [Fetcher_Impl]	IF: Next PC=0x1010  Next Last PC=100c
@line:343   Cycle @165.00: [Decoder_Impl]	Output: alu_func=0x20 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @166.00: [Decoder]	ID: Fetched Instruction=0xad50513 at PC=0x100c
@line:4300  Cycle @166.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @166.00: [Decoder]	Forwarding data: imm=0xad pc=0x100c rs1_data=0x4 rs2_data=0x0
@line:83    Cycle @166.00: [Executor]	Input: pc=0x1008 rs1_data=0x4 rs2_data=0xd Imm=0x0
@line:162   Cycle @166.00: [Executor]	EX: RS1 source: No Bypass
@line:246   Cycle @166.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0xbb)
@line:297   Cycle @166.00: [Executor]	EX: ALU Op1 source: RS1 (0x4)
@line:362   Cycle @166.00: [Executor]	EX: ALU Op2 source: RS2 (0xbb)
@line:560   Cycle @166.00: [Executor]	EX: ALU Operation: XOR
@line:660   Cycle @166.00: [Executor]	EX: ALU Result: 0xbf
@line:663   Cycle @166.00: [Executor]	EX: Bypass Update: 0xbf
@line:683   Cycle @166.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @166.00: [Executor]	EX: Branch Target Base: 0x1008
@line:856   Cycle @166.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @166.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @166.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @166.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @166.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @166.00: [MEM]	MEM: Bypass <= 0xd
@line:46    Cycle @166.00: [WB]	Input: rd=x15 wdata=0xbb
@line:51    Cycle @166.00: [WB]	WB: Write x15 <= 0xbb
@line:271   Cycle @166.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @166.00: [Fetcher_Impl]	IF: Final Current PC=0x1010
@line:103   Cycle @166.00: [Fetcher_Impl]	BTB: MISS at PC=0x1010, Index=4
@line:132   Cycle @166.00: [Fetcher_Impl]	IF: Next PC=0x1014  Next Last PC=1010
@line:343   Cycle @166.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @167.00: [Decoder]	ID: Fetched Instruction=0x1aa72823 at PC=0x1010
@line:4300  Cycle @167.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @167.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x1010 rs1_data=0x1000 rs2_data=0x4
@line:83    Cycle @167.00: [Executor]	Input: pc=0x100c rs1_data=0x4 rs2_data=0x0 Imm=0xad
@line:176   Cycle @167.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xbf)
@line:218   Cycle @167.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @167.00: [Executor]	EX: ALU Op1 source: RS1 (0xbf)
@line:376   Cycle @167.00: [Executor]	EX: ALU Op2 source: IMM (0xad)
@line:485   Cycle @167.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @167.00: [Executor]	EX: ALU Result: 0x16c
@line:663   Cycle @167.00: [Executor]	EX: Bypass Update: 0x16c
@line:683   Cycle @167.00: [Executor]	EX: Branch Immediate: 0xad
@line:687   Cycle @167.00: [Executor]	EX: Branch Target Base: 0x100c
@line:856   Cycle @167.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @167.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @167.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @167.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @167.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @167.00: [MEM]	MEM: Bypass <= 0xbf
@line:46    Cycle @167.00: [WB]	Input: rd=x0 wdata=0xd
@line:271   Cycle @167.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=2 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @167.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @167.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x10bc
@line:132   Cycle @167.00: [Fetcher_Impl]	IF: Next PC=0x10bc  Next Last PC=1014
@line:343   Cycle @167.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x2 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @168.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @168.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @168.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10c4 rs2_data=0x0
@line:83    Cycle @168.00: [Executor]	Input: pc=0x1010 rs1_data=0x1000 rs2_data=0x4 Imm=0x1b0
@line:162   Cycle @168.00: [Executor]	EX: RS1 source: No Bypass
@line:232   Cycle @168.00: [Executor]	EX: RS2 source: EX-MEM Bypass (0x16c)
@line:297   Cycle @168.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @168.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @168.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @168.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @168.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @168.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @168.00: [Executor]	EX: Branch Target Base: 0x1010
@line:856   Cycle @168.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @168.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:1243  Cycle @168.00: [Executor]	EX: Memory Operation: STORE
@line:1246  Cycle @168.00: [Executor]	EX: Store Address: 0x11b0
@line:1249  Cycle @168.00: [Executor]	EX: Store Data: 0x16c
@line:64    Cycle @168.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @168.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @168.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @168.00: [MEM]	MEM: Bypass <= 0x16c
@line:46    Cycle @168.00: [WB]	Input: rd=x10 wdata=0xbf
@line:51    Cycle @168.00: [WB]	WB: Write x10 <= 0xbf
@line:271   Cycle @168.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=1 mem_is_store=0 ex_is_load=0
@line:27    Cycle @168.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @168.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @168.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x10bc
@line:132   Cycle @168.00: [Fetcher_Impl]	IF: Next PC=0x10bc  Next Last PC=1014
@line:162   Cycle @168.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @168.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @169.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @169.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @169.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10c4 rs2_data=0x0
@line:83    Cycle @169.00: [Executor]	Input: pc=0x1014 rs1_data=0x10c4 rs2_data=0x0 Imm=0x0
@line:162   Cycle @169.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @169.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @169.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @169.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @169.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @169.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @169.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @169.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @169.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @169.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @169.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:76    Cycle @169.00: [MEM]	MEM: OP STORE.
@line:94    Cycle @169.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @169.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @169.00: [MEM]	MEM: Bypass <= 0x11b0
@line:46    Cycle @169.00: [WB]	Input: rd=x10 wdata=0x16c
@line:51    Cycle @169.00: [WB]	WB: Write x10 <= 0x16c
@line:271   Cycle @169.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @169.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @169.00: [Fetcher_Impl]	IF: Final Current PC=0x1014
@line:93    Cycle @169.00: [Fetcher_Impl]	BTB: HIT at PC=0x1014, Index=5, Target=0x10bc
@line:132   Cycle @169.00: [Fetcher_Impl]	IF: Next PC=0x10bc  Next Last PC=1014
@line:162   Cycle @169.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @169.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @170.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1014
@line:4300  Cycle @170.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @170.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1014 rs1_data=0x10c4 rs2_data=0x0
@line:83    Cycle @170.00: [Executor]	Input: pc=0x1014 rs1_data=0x10c4 rs2_data=0x0 Imm=0x0
@line:162   Cycle @170.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @170.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @170.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @170.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @170.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @170.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @170.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @170.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @170.00: [Executor]	EX: Branch Target Base: 0x1014
@line:856   Cycle @170.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @170.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @170.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @170.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @170.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @170.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @170.00: [WB]	Input: rd=x0 wdata=0x11b0
@line:65    Cycle @170.00: [Fetcher_Impl]	IF: Final Current PC=0x10bc
@line:103   Cycle @170.00: [Fetcher_Impl]	BTB: MISS at PC=0x10bc, Index=47
@line:132   Cycle @170.00: [Fetcher_Impl]	IF: Next PC=0x10c0  Next Last PC=10bc
@line:343   Cycle @170.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @171.00: [Decoder]	ID: Fetched Instruction=0x400513 at PC=0x10bc
@line:4300  Cycle @171.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @171.00: [Decoder]	Forwarding data: imm=0x4 pc=0x10bc rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @171.00: [Executor]	Input: pc=0x1014 rs1_data=0x10c4 rs2_data=0x0 Imm=0x0
@line:162   Cycle @171.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @171.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @171.00: [Executor]	EX: ALU Op1 source: PC (0x1014)
@line:390   Cycle @171.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @171.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @171.00: [Executor]	EX: ALU Result: 0x1018
@line:663   Cycle @171.00: [Executor]	EX: Bypass Update: 0x1018
@line:683   Cycle @171.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @171.00: [Executor]	EX: Branch Target Base: 0x10c4
@line:841   Cycle @171.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @171.00: [Executor]	EX: Branch Target: 0x10c4
@line:1035  Cycle @171.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @171.00: [Executor]	BTB: UPDATE at PC=0x1014, Index=5, Target=0x10c4
@line:1133  Cycle @171.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @171.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @171.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @171.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @171.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @171.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @171.00: [Fetcher_Impl]	IF: Final Current PC=0x10c0
@line:93    Cycle @171.00: [Fetcher_Impl]	BTB: HIT at PC=0x10c0, Index=48, Target=0x1000
@line:132   Cycle @171.00: [Fetcher_Impl]	IF: Next PC=0x1000  Next Last PC=10c0
@line:343   Cycle @171.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @172.00: [Decoder]	ID: Fetched Instruction=0xf41ff0ef at PC=0x10c0
@line:4300  Cycle @172.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @172.00: [Decoder]	Forwarding data: imm=0xffffff40 pc=0x10c0 rs1_data=0x0 rs2_data=0x10c4
@line:83    Cycle @172.00: [Executor]	Input: pc=0x10bc rs1_data=0x0 rs2_data=0x0 Imm=0x4
@line:94    Cycle @172.00: [Executor]	EX: Flush
@line:162   Cycle @172.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @172.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @172.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @172.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:485   Cycle @172.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @172.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @172.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @172.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @172.00: [Executor]	EX: Branch Target Base: 0x10bc
@line:856   Cycle @172.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @172.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @172.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @172.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @172.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @172.00: [MEM]	MEM: Bypass <= 0x1018
@line:46    Cycle @172.00: [WB]	Input: rd=x0 wdata=0x4
@line:53    Cycle @172.00: [Fetcher_Impl]	IF: Flush to 0x10c4
@line:65    Cycle @172.00: [Fetcher_Impl]	IF: Final Current PC=0x10c4
@line:103   Cycle @172.00: [Fetcher_Impl]	BTB: MISS at PC=0x10c4, Index=49
@line:132   Cycle @172.00: [Fetcher_Impl]	IF: Next PC=0x10c8  Next Last PC=10c4
@line:162   Cycle @172.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @172.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @173.00: [Decoder]	ID: Fetched Instruction=0xfd00593 at PC=0x10c4
@line:4300  Cycle @173.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xb
@line:4303  Cycle @173.00: [Decoder]	Forwarding data: imm=0xfd pc=0x10c4 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @173.00: [Executor]	Input: pc=0x10c0 rs1_data=0x0 rs2_data=0x10c4 Imm=0xffffff40
@line:162   Cycle @173.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @173.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @173.00: [Executor]	EX: ALU Op1 source: PC (0x10c0)
@line:390   Cycle @173.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @173.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @173.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @173.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @173.00: [Executor]	EX: Branch Immediate: 0xffffff40
@line:687   Cycle @173.00: [Executor]	EX: Branch Target Base: 0x10c0
@line:856   Cycle @173.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @173.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @173.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @173.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @173.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @173.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @173.00: [WB]	Input: rd=x0 wdata=0x1018
@line:65    Cycle @173.00: [Fetcher_Impl]	IF: Final Current PC=0x10c8
@line:103   Cycle @173.00: [Fetcher_Impl]	BTB: MISS at PC=0x10c8, Index=50
@line:132   Cycle @173.00: [Fetcher_Impl]	IF: Next PC=0x10cc  Next Last PC=10c8
@line:343   Cycle @173.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xb
@line:64    Cycle @174.00: [Decoder]	ID: Fetched Instruction=0x17b7 at PC=0x10c8
@line:4300  Cycle @174.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf
@line:4303  Cycle @174.00: [Decoder]	Forwarding data: imm=0x1000 pc=0x10c8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @174.00: [Executor]	Input: pc=0x10c4 rs1_data=0x0 rs2_data=0x0 Imm=0xfd
@line:162   Cycle @174.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @174.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @174.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @174.00: [Executor]	EX: ALU Op2 source: IMM (0xfd)
@line:485   Cycle @174.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @174.00: [Executor]	EX: ALU Result: 0xfd
@line:663   Cycle @174.00: [Executor]	EX: Bypass Update: 0xfd
@line:683   Cycle @174.00: [Executor]	EX: Branch Immediate: 0xfd
@line:687   Cycle @174.00: [Executor]	EX: Branch Target Base: 0x10c4
@line:856   Cycle @174.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @174.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xb
@line:64    Cycle @174.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @174.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @174.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @174.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @174.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @174.00: [Fetcher_Impl]	IF: Final Current PC=0x10cc
@line:103   Cycle @174.00: [Fetcher_Impl]	BTB: MISS at PC=0x10cc, Index=51
@line:132   Cycle @174.00: [Fetcher_Impl]	IF: Next PC=0x10d0  Next Last PC=10cc
@line:343   Cycle @174.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:64    Cycle @175.00: [Decoder]	ID: Fetched Instruction=0x1b07a503 at PC=0x10cc
@line:4300  Cycle @175.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @175.00: [Decoder]	Forwarding data: imm=0x1b0 pc=0x10cc rs1_data=0xbb rs2_data=0x0
@line:83    Cycle @175.00: [Executor]	Input: pc=0x10c8 rs1_data=0x0 rs2_data=0x0 Imm=0x1000
@line:162   Cycle @175.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @175.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @175.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @175.00: [Executor]	EX: ALU Op2 source: IMM (0x1000)
@line:485   Cycle @175.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @175.00: [Executor]	EX: ALU Result: 0x1000
@line:663   Cycle @175.00: [Executor]	EX: Bypass Update: 0x1000
@line:683   Cycle @175.00: [Executor]	EX: Branch Immediate: 0x1000
@line:687   Cycle @175.00: [Executor]	EX: Branch Target Base: 0x10c8
@line:856   Cycle @175.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @175.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:64    Cycle @175.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @175.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @175.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @175.00: [MEM]	MEM: Bypass <= 0xfd
@line:46    Cycle @175.00: [WB]	Input: rd=x0 wdata=0x4
@line:271   Cycle @175.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @175.00: [Fetcher_Impl]	IF: Final Current PC=0x10d0
@line:103   Cycle @175.00: [Fetcher_Impl]	BTB: MISS at PC=0x10d0, Index=52
@line:132   Cycle @175.00: [Fetcher_Impl]	IF: Next PC=0x10d4  Next Last PC=10d0
@line:343   Cycle @175.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xa
@line:64    Cycle @176.00: [Decoder]	ID: Fetched Instruction=0x9c000ef at PC=0x10d0
@line:4300  Cycle @176.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @176.00: [Decoder]	Forwarding data: imm=0x9c pc=0x10d0 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @176.00: [Executor]	Input: pc=0x10cc rs1_data=0xbb rs2_data=0x0 Imm=0x1b0
@line:176   Cycle @176.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x1000)
@line:218   Cycle @176.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @176.00: [Executor]	EX: ALU Op1 source: RS1 (0x1000)
@line:376   Cycle @176.00: [Executor]	EX: ALU Op2 source: IMM (0x1b0)
@line:485   Cycle @176.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @176.00: [Executor]	EX: ALU Result: 0x11b0
@line:663   Cycle @176.00: [Executor]	EX: Bypass Update: 0x11b0
@line:683   Cycle @176.00: [Executor]	EX: Branch Immediate: 0x1b0
@line:687   Cycle @176.00: [Executor]	EX: Branch Target Base: 0x10cc
@line:856   Cycle @176.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @176.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0xa
@line:1254  Cycle @176.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @176.00: [Executor]	EX: Load Address: 0x11b0
@line:64    Cycle @176.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @176.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @176.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @176.00: [MEM]	MEM: Bypass <= 0x1000
@line:46    Cycle @176.00: [WB]	Input: rd=x11 wdata=0xfd
@line:51    Cycle @176.00: [WB]	WB: Write x11 <= 0xfd
@line:271   Cycle @176.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @176.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @176.00: [Fetcher_Impl]	IF: Final Current PC=0x10d0
@line:103   Cycle @176.00: [Fetcher_Impl]	BTB: MISS at PC=0x10d0, Index=52
@line:132   Cycle @176.00: [Fetcher_Impl]	IF: Next PC=0x10d4  Next Last PC=10d0
@line:162   Cycle @176.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @176.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @177.00: [Decoder]	ID: Fetched Instruction=0x9c000ef at PC=0x10d0
@line:4300  Cycle @177.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @177.00: [Decoder]	Forwarding data: imm=0x9c pc=0x10d0 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @177.00: [Executor]	Input: pc=0x10d0 rs1_data=0x0 rs2_data=0x0 Imm=0x9c
@line:162   Cycle @177.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @177.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @177.00: [Executor]	EX: ALU Op1 source: PC (0x10d0)
@line:390   Cycle @177.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @177.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @177.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @177.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @177.00: [Executor]	EX: Branch Immediate: 0x9c
@line:687   Cycle @177.00: [Executor]	EX: Branch Target Base: 0x10d0
@line:856   Cycle @177.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @177.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @177.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @177.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @177.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @177.00: [MEM]	MEM: Bypass <= 0x6c
@line:46    Cycle @177.00: [WB]	Input: rd=x15 wdata=0x1000
@line:51    Cycle @177.00: [WB]	WB: Write x15 <= 0x1000
@line:65    Cycle @177.00: [Fetcher_Impl]	IF: Final Current PC=0x10d4
@line:103   Cycle @177.00: [Fetcher_Impl]	BTB: MISS at PC=0x10d4, Index=53
@line:132   Cycle @177.00: [Fetcher_Impl]	IF: Next PC=0x10d8  Next Last PC=10d4
@line:343   Cycle @177.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @178.00: [Decoder]	ID: Fetched Instruction=0x1c12083 at PC=0x10d4
@line:4300  Cycle @178.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @178.00: [Decoder]	Forwarding data: imm=0x1c pc=0x10d4 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @178.00: [Executor]	Input: pc=0x10d0 rs1_data=0x0 rs2_data=0x0 Imm=0x9c
@line:162   Cycle @178.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @178.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @178.00: [Executor]	EX: ALU Op1 source: PC (0x10d0)
@line:390   Cycle @178.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @178.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @178.00: [Executor]	EX: ALU Result: 0x10d4
@line:663   Cycle @178.00: [Executor]	EX: Bypass Update: 0x10d4
@line:683   Cycle @178.00: [Executor]	EX: Branch Immediate: 0x9c
@line:687   Cycle @178.00: [Executor]	EX: Branch Target Base: 0x10d0
@line:826   Cycle @178.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @178.00: [Executor]	EX: Branch Target: 0x116c
@line:1035  Cycle @178.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @178.00: [Executor]	BTB: UPDATE at PC=0x10d0, Index=52, Target=0x116c
@line:1133  Cycle @178.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @178.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @178.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @178.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @178.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @178.00: [WB]	Input: rd=x10 wdata=0x6c
@line:51    Cycle @178.00: [WB]	WB: Write x10 <= 0x6c
@line:65    Cycle @178.00: [Fetcher_Impl]	IF: Final Current PC=0x10d8
@line:103   Cycle @178.00: [Fetcher_Impl]	BTB: MISS at PC=0x10d8, Index=54
@line:132   Cycle @178.00: [Fetcher_Impl]	IF: Next PC=0x10dc  Next Last PC=10d8
@line:343   Cycle @178.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0x1
@line:64    Cycle @179.00: [Decoder]	ID: Fetched Instruction=0x1812403 at PC=0x10d8
@line:4300  Cycle @179.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @179.00: [Decoder]	Forwarding data: imm=0x18 pc=0x10d8 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @179.00: [Executor]	Input: pc=0x10d4 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x1c
@line:94    Cycle @179.00: [Executor]	EX: Flush
@line:162   Cycle @179.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @179.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @179.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @179.00: [Executor]	EX: ALU Op2 source: IMM (0x1c)
@line:485   Cycle @179.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @179.00: [Executor]	EX: ALU Result: 0x1fffc
@line:663   Cycle @179.00: [Executor]	EX: Bypass Update: 0x1fffc
@line:683   Cycle @179.00: [Executor]	EX: Branch Immediate: 0x1c
@line:687   Cycle @179.00: [Executor]	EX: Branch Target Base: 0x10d4
@line:856   Cycle @179.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @179.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @179.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @179.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @179.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @179.00: [MEM]	MEM: Bypass <= 0x10d4
@line:46    Cycle @179.00: [WB]	Input: rd=x0 wdata=0x4
@line:53    Cycle @179.00: [Fetcher_Impl]	IF: Flush to 0x116c
@line:65    Cycle @179.00: [Fetcher_Impl]	IF: Final Current PC=0x116c
@line:103   Cycle @179.00: [Fetcher_Impl]	BTB: MISS at PC=0x116c, Index=27
@line:132   Cycle @179.00: [Fetcher_Impl]	IF: Next PC=0x1170  Next Last PC=116c
@line:162   Cycle @179.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @179.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @180.00: [Decoder]	ID: Fetched Instruction=0x8293 at PC=0x116c
@line:4300  Cycle @180.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x5
@line:4303  Cycle @180.00: [Decoder]	Forwarding data: imm=0x0 pc=0x116c rs1_data=0x10c4 rs2_data=0x0
@line:83    Cycle @180.00: [Executor]	Input: pc=0x10d8 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x18
@line:162   Cycle @180.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @180.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @180.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @180.00: [Executor]	EX: ALU Op2 source: IMM (0x18)
@line:650   Cycle @180.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @180.00: [Executor]	EX: ALU Result: 0x18
@line:663   Cycle @180.00: [Executor]	EX: Bypass Update: 0x18
@line:683   Cycle @180.00: [Executor]	EX: Branch Immediate: 0x18
@line:687   Cycle @180.00: [Executor]	EX: Branch Target Base: 0x10d8
@line:856   Cycle @180.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @180.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @180.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @180.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @180.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @180.00: [MEM]	MEM: Bypass <= 0x1fffc
@line:46    Cycle @180.00: [WB]	Input: rd=x1 wdata=0x10d4
@line:51    Cycle @180.00: [WB]	WB: Write x1 <= 0x10d4
@line:271   Cycle @180.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @180.00: [Fetcher_Impl]	IF: Final Current PC=0x1170
@line:103   Cycle @180.00: [Fetcher_Impl]	BTB: MISS at PC=0x1170, Index=28
@line:132   Cycle @180.00: [Fetcher_Impl]	IF: Next PC=0x1174  Next Last PC=1170
@line:343   Cycle @180.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x5
@line:64    Cycle @181.00: [Decoder]	ID: Fetched Instruction=0x5ca63 at PC=0x1170
@line:4300  Cycle @181.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x8 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @181.00: [Decoder]	Forwarding data: imm=0x14 pc=0x1170 rs1_data=0xfd rs2_data=0x0
@line:83    Cycle @181.00: [Executor]	Input: pc=0x116c rs1_data=0x10c4 rs2_data=0x0 Imm=0x0
@line:204   Cycle @181.00: [Executor]	EX: RS1 source: WB Bypass (0x10d4)
@line:218   Cycle @181.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @181.00: [Executor]	EX: ALU Op1 source: RS1 (0x10d4)
@line:376   Cycle @181.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @181.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @181.00: [Executor]	EX: ALU Result: 0x10d4
@line:663   Cycle @181.00: [Executor]	EX: Bypass Update: 0x10d4
@line:683   Cycle @181.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @181.00: [Executor]	EX: Branch Target Base: 0x116c
@line:856   Cycle @181.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @181.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x5
@line:64    Cycle @181.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @181.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @181.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @181.00: [MEM]	MEM: Bypass <= 0x18
@line:46    Cycle @181.00: [WB]	Input: rd=x0 wdata=0x1fffc
@line:65    Cycle @181.00: [Fetcher_Impl]	IF: Final Current PC=0x1174
@line:103   Cycle @181.00: [Fetcher_Impl]	BTB: MISS at PC=0x1174, Index=29
@line:132   Cycle @181.00: [Fetcher_Impl]	IF: Next PC=0x1178  Next Last PC=1174
@line:343   Cycle @181.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x8 mem_op=0x1 rd=0x0
@line:64    Cycle @182.00: [Decoder]	ID: Fetched Instruction=0x54c63 at PC=0x1174
@line:4300  Cycle @182.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x8 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @182.00: [Decoder]	Forwarding data: imm=0x18 pc=0x1174 rs1_data=0x6c rs2_data=0x0
@line:83    Cycle @182.00: [Executor]	Input: pc=0x1170 rs1_data=0xfd rs2_data=0x0 Imm=0x14
@line:162   Cycle @182.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @182.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @182.00: [Executor]	EX: ALU Op1 source: RS1 (0xfd)
@line:362   Cycle @182.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:530   Cycle @182.00: [Executor]	EX: ALU Operation: SLT
@line:660   Cycle @182.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @182.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @182.00: [Executor]	EX: Branch Immediate: 0x14
@line:687   Cycle @182.00: [Executor]	EX: Branch Target Base: 0x1170
@line:766   Cycle @182.00: [Executor]	EX: Branch Type: BLT
@line:1030  Cycle @182.00: [Executor]	EX: Branch Target: 0x1184
@line:1035  Cycle @182.00: [Executor]	EX: Branch Taken: 0
@line:1133  Cycle @182.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @182.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @182.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @182.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @182.00: [MEM]	MEM: Bypass <= 0x10d4
@line:46    Cycle @182.00: [WB]	Input: rd=x0 wdata=0x18
@line:65    Cycle @182.00: [Fetcher_Impl]	IF: Final Current PC=0x1178
@line:103   Cycle @182.00: [Fetcher_Impl]	BTB: MISS at PC=0x1178, Index=30
@line:132   Cycle @182.00: [Fetcher_Impl]	IF: Next PC=0x117c  Next Last PC=1178
@line:343   Cycle @182.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x8 mem_op=0x1 rd=0x0
@line:64    Cycle @183.00: [Decoder]	ID: Fetched Instruction=0xf79ff0ef at PC=0x1178
@line:4300  Cycle @183.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @183.00: [Decoder]	Forwarding data: imm=0xffffff78 pc=0x1178 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @183.00: [Executor]	Input: pc=0x1174 rs1_data=0x6c rs2_data=0x0 Imm=0x18
@line:162   Cycle @183.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @183.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @183.00: [Executor]	EX: ALU Op1 source: RS1 (0x6c)
@line:362   Cycle @183.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:530   Cycle @183.00: [Executor]	EX: ALU Operation: SLT
@line:660   Cycle @183.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @183.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @183.00: [Executor]	EX: Branch Immediate: 0x18
@line:687   Cycle @183.00: [Executor]	EX: Branch Target Base: 0x1174
@line:766   Cycle @183.00: [Executor]	EX: Branch Type: BLT
@line:1030  Cycle @183.00: [Executor]	EX: Branch Target: 0x118c
@line:1035  Cycle @183.00: [Executor]	EX: Branch Taken: 0
@line:1133  Cycle @183.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @183.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @183.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @183.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @183.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @183.00: [WB]	Input: rd=x5 wdata=0x10d4
@line:51    Cycle @183.00: [WB]	WB: Write x5 <= 0x10d4
@line:65    Cycle @183.00: [Fetcher_Impl]	IF: Final Current PC=0x117c
@line:103   Cycle @183.00: [Fetcher_Impl]	BTB: MISS at PC=0x117c, Index=31
@line:132   Cycle @183.00: [Fetcher_Impl]	IF: Next PC=0x1180  Next Last PC=117c
@line:343   Cycle @183.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x80 mem_op=0x1 rd=0x1
@line:64    Cycle @184.00: [Decoder]	ID: Fetched Instruction=0x58513 at PC=0x117c
@line:4300  Cycle @184.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @184.00: [Decoder]	Forwarding data: imm=0x0 pc=0x117c rs1_data=0xfd rs2_data=0x0
@line:83    Cycle @184.00: [Executor]	Input: pc=0x1178 rs1_data=0x0 rs2_data=0x0 Imm=0xffffff78
@line:162   Cycle @184.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @184.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @184.00: [Executor]	EX: ALU Op1 source: PC (0x1178)
@line:390   Cycle @184.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @184.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @184.00: [Executor]	EX: ALU Result: 0x117c
@line:663   Cycle @184.00: [Executor]	EX: Bypass Update: 0x117c
@line:683   Cycle @184.00: [Executor]	EX: Branch Immediate: 0xffffff78
@line:687   Cycle @184.00: [Executor]	EX: Branch Target Base: 0x1178
@line:826   Cycle @184.00: [Executor]	EX: Branch Type: JAL
@line:1030  Cycle @184.00: [Executor]	EX: Branch Target: 0x10f0
@line:1035  Cycle @184.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @184.00: [Executor]	BTB: UPDATE at PC=0x1178, Index=30, Target=0x10f0
@line:1133  Cycle @184.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x1
@line:64    Cycle @184.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @184.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @184.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @184.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @184.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @184.00: [Fetcher_Impl]	IF: Final Current PC=0x1180
@line:103   Cycle @184.00: [Fetcher_Impl]	BTB: MISS at PC=0x1180, Index=32
@line:132   Cycle @184.00: [Fetcher_Impl]	IF: Next PC=0x1184  Next Last PC=1180
@line:343   Cycle @184.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @185.00: [Decoder]	ID: Fetched Instruction=0x28067 at PC=0x1180
@line:4300  Cycle @185.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @185.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1180 rs1_data=0x10d4 rs2_data=0x0
@line:83    Cycle @185.00: [Executor]	Input: pc=0x117c rs1_data=0xfd rs2_data=0x0 Imm=0x0
@line:94    Cycle @185.00: [Executor]	EX: Flush
@line:162   Cycle @185.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @185.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @185.00: [Executor]	EX: ALU Op1 source: RS1 (0xfd)
@line:376   Cycle @185.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @185.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @185.00: [Executor]	EX: ALU Result: 0xfd
@line:663   Cycle @185.00: [Executor]	EX: Bypass Update: 0xfd
@line:683   Cycle @185.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @185.00: [Executor]	EX: Branch Target Base: 0x117c
@line:856   Cycle @185.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @185.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @185.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @185.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @185.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @185.00: [MEM]	MEM: Bypass <= 0x117c
@line:46    Cycle @185.00: [WB]	Input: rd=x0 wdata=0x0
@line:53    Cycle @185.00: [Fetcher_Impl]	IF: Flush to 0x10f0
@line:65    Cycle @185.00: [Fetcher_Impl]	IF: Final Current PC=0x10f0
@line:103   Cycle @185.00: [Fetcher_Impl]	BTB: MISS at PC=0x10f0, Index=60
@line:132   Cycle @185.00: [Fetcher_Impl]	IF: Next PC=0x10f4  Next Last PC=10f0
@line:162   Cycle @185.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @185.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @186.00: [Decoder]	ID: Fetched Instruction=0x58613 at PC=0x10f0
@line:4300  Cycle @186.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xc
@line:4303  Cycle @186.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10f0 rs1_data=0xfd rs2_data=0x0
@line:83    Cycle @186.00: [Executor]	Input: pc=0x1180 rs1_data=0x10d4 rs2_data=0x0 Imm=0x0
@line:162   Cycle @186.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @186.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @186.00: [Executor]	EX: ALU Op1 source: PC (0x1180)
@line:390   Cycle @186.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @186.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @186.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @186.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @186.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @186.00: [Executor]	EX: Branch Target Base: 0x1180
@line:856   Cycle @186.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @186.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @186.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @186.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @186.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @186.00: [MEM]	MEM: Bypass <= 0xfd
@line:46    Cycle @186.00: [WB]	Input: rd=x1 wdata=0x117c
@line:51    Cycle @186.00: [WB]	WB: Write x1 <= 0x117c
@line:65    Cycle @186.00: [Fetcher_Impl]	IF: Final Current PC=0x10f4
@line:103   Cycle @186.00: [Fetcher_Impl]	BTB: MISS at PC=0x10f4, Index=61
@line:132   Cycle @186.00: [Fetcher_Impl]	IF: Next PC=0x10f8  Next Last PC=10f4
@line:343   Cycle @186.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xc
@line:64    Cycle @187.00: [Decoder]	ID: Fetched Instruction=0x50593 at PC=0x10f4
@line:4300  Cycle @187.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xb
@line:4303  Cycle @187.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10f4 rs1_data=0x6c rs2_data=0x0
@line:83    Cycle @187.00: [Executor]	Input: pc=0x10f0 rs1_data=0xfd rs2_data=0x0 Imm=0x0
@line:162   Cycle @187.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @187.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @187.00: [Executor]	EX: ALU Op1 source: RS1 (0xfd)
@line:376   Cycle @187.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @187.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @187.00: [Executor]	EX: ALU Result: 0xfd
@line:663   Cycle @187.00: [Executor]	EX: Bypass Update: 0xfd
@line:683   Cycle @187.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @187.00: [Executor]	EX: Branch Target Base: 0x10f0
@line:856   Cycle @187.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @187.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xc
@line:64    Cycle @187.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @187.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @187.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @187.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @187.00: [WB]	Input: rd=x0 wdata=0xfd
@line:65    Cycle @187.00: [Fetcher_Impl]	IF: Final Current PC=0x10f8
@line:103   Cycle @187.00: [Fetcher_Impl]	BTB: MISS at PC=0x10f8, Index=62
@line:132   Cycle @187.00: [Fetcher_Impl]	IF: Next PC=0x10fc  Next Last PC=10f8
@line:343   Cycle @187.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xb
@line:64    Cycle @188.00: [Decoder]	ID: Fetched Instruction=0xfff00513 at PC=0x10f8
@line:4300  Cycle @188.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @188.00: [Decoder]	Forwarding data: imm=0xffffffff pc=0x10f8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @188.00: [Executor]	Input: pc=0x10f4 rs1_data=0x6c rs2_data=0x0 Imm=0x0
@line:162   Cycle @188.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @188.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @188.00: [Executor]	EX: ALU Op1 source: RS1 (0x6c)
@line:376   Cycle @188.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @188.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @188.00: [Executor]	EX: ALU Result: 0x6c
@line:663   Cycle @188.00: [Executor]	EX: Bypass Update: 0x6c
@line:683   Cycle @188.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @188.00: [Executor]	EX: Branch Target Base: 0x10f4
@line:856   Cycle @188.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @188.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xb
@line:64    Cycle @188.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @188.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @188.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @188.00: [MEM]	MEM: Bypass <= 0xfd
@line:46    Cycle @188.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @188.00: [Fetcher_Impl]	IF: Final Current PC=0x10fc
@line:103   Cycle @188.00: [Fetcher_Impl]	BTB: MISS at PC=0x10fc, Index=63
@line:132   Cycle @188.00: [Fetcher_Impl]	IF: Next PC=0x1100  Next Last PC=10fc
@line:343   Cycle @188.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @189.00: [Decoder]	ID: Fetched Instruction=0x2060c63 at PC=0x10fc
@line:4300  Cycle @189.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x2 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @189.00: [Decoder]	Forwarding data: imm=0x38 pc=0x10fc rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @189.00: [Executor]	Input: pc=0x10f8 rs1_data=0x0 rs2_data=0x0 Imm=0xffffffff
@line:162   Cycle @189.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @189.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @189.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @189.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffff)
@line:485   Cycle @189.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @189.00: [Executor]	EX: ALU Result: 0xffffffff
@line:663   Cycle @189.00: [Executor]	EX: Bypass Update: 0xffffffff
@line:683   Cycle @189.00: [Executor]	EX: Branch Immediate: 0xffffffff
@line:687   Cycle @189.00: [Executor]	EX: Branch Target Base: 0x10f8
@line:856   Cycle @189.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @189.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @189.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @189.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @189.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @189.00: [MEM]	MEM: Bypass <= 0x6c
@line:46    Cycle @189.00: [WB]	Input: rd=x12 wdata=0xfd
@line:51    Cycle @189.00: [WB]	WB: Write x12 <= 0xfd
@line:271   Cycle @189.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @189.00: [Fetcher_Impl]	IF: Final Current PC=0x1100
@line:103   Cycle @189.00: [Fetcher_Impl]	BTB: MISS at PC=0x1100, Index=0
@line:132   Cycle @189.00: [Fetcher_Impl]	IF: Next PC=0x1104  Next Last PC=1100
@line:343   Cycle @189.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x2 mem_op=0x1 rd=0x0
@line:64    Cycle @190.00: [Decoder]	ID: Fetched Instruction=0x100693 at PC=0x1100
@line:4300  Cycle @190.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:4303  Cycle @190.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1100 rs1_data=0x0 rs2_data=0x117c
@line:83    Cycle @190.00: [Executor]	Input: pc=0x10fc rs1_data=0x0 rs2_data=0x0 Imm=0x38
@line:204   Cycle @190.00: [Executor]	EX: RS1 source: WB Bypass (0xfd)
@line:218   Cycle @190.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @190.00: [Executor]	EX: ALU Op1 source: RS1 (0xfd)
@line:362   Cycle @190.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:500   Cycle @190.00: [Executor]	EX: ALU Operation: SUB
@line:660   Cycle @190.00: [Executor]	EX: ALU Result: 0xfd
@line:663   Cycle @190.00: [Executor]	EX: Bypass Update: 0xfd
@line:683   Cycle @190.00: [Executor]	EX: Branch Immediate: 0x38
@line:687   Cycle @190.00: [Executor]	EX: Branch Target Base: 0x10fc
@line:736   Cycle @190.00: [Executor]	EX: Branch Type: BEQ
@line:1030  Cycle @190.00: [Executor]	EX: Branch Target: 0x1134
@line:1035  Cycle @190.00: [Executor]	EX: Branch Taken: 0
@line:1133  Cycle @190.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @190.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @190.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @190.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @190.00: [MEM]	MEM: Bypass <= 0xffffffff
@line:46    Cycle @190.00: [WB]	Input: rd=x11 wdata=0x6c
@line:51    Cycle @190.00: [WB]	WB: Write x11 <= 0x6c
@line:65    Cycle @190.00: [Fetcher_Impl]	IF: Final Current PC=0x1104
@line:103   Cycle @190.00: [Fetcher_Impl]	BTB: MISS at PC=0x1104, Index=1
@line:132   Cycle @190.00: [Fetcher_Impl]	IF: Next PC=0x1108  Next Last PC=1104
@line:343   Cycle @190.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @191.00: [Decoder]	ID: Fetched Instruction=0xb67a63 at PC=0x1104
@line:4300  Cycle @191.00: [Decoder]	Control signals: alu_func=0x10 op1_sel=0x1 op2_sel=0x1 branch_type=0x40 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @191.00: [Decoder]	Forwarding data: imm=0x14 pc=0x1104 rs1_data=0xfd rs2_data=0x6c
@line:83    Cycle @191.00: [Executor]	Input: pc=0x1100 rs1_data=0x0 rs2_data=0x117c Imm=0x1
@line:162   Cycle @191.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @191.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @191.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @191.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:485   Cycle @191.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @191.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @191.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @191.00: [Executor]	EX: Branch Immediate: 0x1
@line:687   Cycle @191.00: [Executor]	EX: Branch Target Base: 0x1100
@line:856   Cycle @191.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @191.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @191.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @191.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @191.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @191.00: [MEM]	MEM: Bypass <= 0xfd
@line:46    Cycle @191.00: [WB]	Input: rd=x10 wdata=0xffffffff
@line:51    Cycle @191.00: [WB]	WB: Write x10 <= 0xffffffff
@line:65    Cycle @191.00: [Fetcher_Impl]	IF: Final Current PC=0x1108
@line:103   Cycle @191.00: [Fetcher_Impl]	BTB: MISS at PC=0x1108, Index=2
@line:132   Cycle @191.00: [Fetcher_Impl]	IF: Next PC=0x110c  Next Last PC=1108
@line:343   Cycle @191.00: [Decoder_Impl]	Output: alu_func=0x10 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x40 mem_op=0x1 rd=0x0
@line:64    Cycle @192.00: [Decoder]	ID: Fetched Instruction=0xc05863 at PC=0x1108
@line:4300  Cycle @192.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @192.00: [Decoder]	Forwarding data: imm=0x10 pc=0x1108 rs1_data=0x0 rs2_data=0xfd
@line:83    Cycle @192.00: [Executor]	Input: pc=0x1104 rs1_data=0xfd rs2_data=0x6c Imm=0x14
@line:162   Cycle @192.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @192.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @192.00: [Executor]	EX: ALU Op1 source: RS1 (0xfd)
@line:362   Cycle @192.00: [Executor]	EX: ALU Op2 source: RS2 (0x6c)
@line:545   Cycle @192.00: [Executor]	EX: ALU Operation: SLTU
@line:660   Cycle @192.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @192.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @192.00: [Executor]	EX: Branch Immediate: 0x14
@line:687   Cycle @192.00: [Executor]	EX: Branch Target Base: 0x1104
@line:811   Cycle @192.00: [Executor]	EX: Branch Type: BGEU
@line:1030  Cycle @192.00: [Executor]	EX: Branch Target: 0x1118
@line:1035  Cycle @192.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @192.00: [Executor]	BTB: UPDATE at PC=0x1104, Index=1, Target=0x1118
@line:1133  Cycle @192.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @192.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @192.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @192.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @192.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @192.00: [WB]	Input: rd=x0 wdata=0xfd
@line:65    Cycle @192.00: [Fetcher_Impl]	IF: Final Current PC=0x110c
@line:103   Cycle @192.00: [Fetcher_Impl]	BTB: MISS at PC=0x110c, Index=3
@line:132   Cycle @192.00: [Fetcher_Impl]	IF: Next PC=0x1110  Next Last PC=110c
@line:343   Cycle @192.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x10 mem_op=0x1 rd=0x0
@line:64    Cycle @193.00: [Decoder]	ID: Fetched Instruction=0x161613 at PC=0x110c
@line:4300  Cycle @193.00: [Decoder]	Control signals: alu_func=0x4 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xc
@line:4303  Cycle @193.00: [Decoder]	Forwarding data: imm=0x1 pc=0x110c rs1_data=0xfd rs2_data=0x117c
@line:83    Cycle @193.00: [Executor]	Input: pc=0x1108 rs1_data=0x0 rs2_data=0xfd Imm=0x10
@line:94    Cycle @193.00: [Executor]	EX: Flush
@line:162   Cycle @193.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @193.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @193.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @193.00: [Executor]	EX: ALU Op2 source: RS2 (0xfd)
@line:530   Cycle @193.00: [Executor]	EX: ALU Operation: SLT
@line:660   Cycle @193.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @193.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @193.00: [Executor]	EX: Branch Immediate: 0x10
@line:687   Cycle @193.00: [Executor]	EX: Branch Target Base: 0x1108
@line:781   Cycle @193.00: [Executor]	EX: Branch Type: BGE
@line:1030  Cycle @193.00: [Executor]	EX: Branch Target: 0x1118
@line:1035  Cycle @193.00: [Executor]	EX: Branch Taken: 0
@line:1133  Cycle @193.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @193.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @193.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @193.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @193.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @193.00: [WB]	Input: rd=x13 wdata=0x1
@line:51    Cycle @193.00: [WB]	WB: Write x13 <= 0x1
@line:53    Cycle @193.00: [Fetcher_Impl]	IF: Flush to 0x1118
@line:65    Cycle @193.00: [Fetcher_Impl]	IF: Final Current PC=0x1118
@line:103   Cycle @193.00: [Fetcher_Impl]	BTB: MISS at PC=0x1118, Index=6
@line:132   Cycle @193.00: [Fetcher_Impl]	IF: Next PC=0x111c  Next Last PC=1118
@line:162   Cycle @193.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @193.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @194.00: [Decoder]	ID: Fetched Instruction=0x513 at PC=0x1118
@line:4300  Cycle @194.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @194.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1118 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @194.00: [Executor]	Input: pc=0x110c rs1_data=0xfd rs2_data=0x117c Imm=0x1
@line:162   Cycle @194.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @194.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @194.00: [Executor]	EX: ALU Op1 source: RS1 (0xfd)
@line:376   Cycle @194.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:650   Cycle @194.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @194.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @194.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @194.00: [Executor]	EX: Branch Immediate: 0x1
@line:687   Cycle @194.00: [Executor]	EX: Branch Target Base: 0x110c
@line:856   Cycle @194.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @194.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @194.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @194.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @194.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @194.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @194.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @194.00: [Fetcher_Impl]	IF: Final Current PC=0x111c
@line:103   Cycle @194.00: [Fetcher_Impl]	BTB: MISS at PC=0x111c, Index=7
@line:132   Cycle @194.00: [Fetcher_Impl]	IF: Next PC=0x1120  Next Last PC=111c
@line:343   Cycle @194.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @195.00: [Decoder]	ID: Fetched Instruction=0xc5e663 at PC=0x111c
@line:4300  Cycle @195.00: [Decoder]	Control signals: alu_func=0x10 op1_sel=0x1 op2_sel=0x1 branch_type=0x20 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @195.00: [Decoder]	Forwarding data: imm=0xc pc=0x111c rs1_data=0x6c rs2_data=0xfd
@line:83    Cycle @195.00: [Executor]	Input: pc=0x1118 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:162   Cycle @195.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @195.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @195.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @195.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @195.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @195.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @195.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @195.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @195.00: [Executor]	EX: Branch Target Base: 0x1118
@line:856   Cycle @195.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @195.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @195.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @195.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @195.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @195.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @195.00: [WB]	Input: rd=x0 wdata=0x1
@line:65    Cycle @195.00: [Fetcher_Impl]	IF: Final Current PC=0x1120
@line:103   Cycle @195.00: [Fetcher_Impl]	BTB: MISS at PC=0x1120, Index=8
@line:132   Cycle @195.00: [Fetcher_Impl]	IF: Next PC=0x1124  Next Last PC=1120
@line:343   Cycle @195.00: [Decoder_Impl]	Output: alu_func=0x10 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x20 mem_op=0x1 rd=0x0
@line:64    Cycle @196.00: [Decoder]	ID: Fetched Instruction=0x40c585b3 at PC=0x1120
@line:4300  Cycle @196.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xb
@line:4303  Cycle @196.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1120 rs1_data=0x6c rs2_data=0xfd
@line:83    Cycle @196.00: [Executor]	Input: pc=0x111c rs1_data=0x6c rs2_data=0xfd Imm=0xc
@line:162   Cycle @196.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @196.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @196.00: [Executor]	EX: ALU Op1 source: RS1 (0x6c)
@line:362   Cycle @196.00: [Executor]	EX: ALU Op2 source: RS2 (0xfd)
@line:545   Cycle @196.00: [Executor]	EX: ALU Operation: SLTU
@line:660   Cycle @196.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @196.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @196.00: [Executor]	EX: Branch Immediate: 0xc
@line:687   Cycle @196.00: [Executor]	EX: Branch Target Base: 0x111c
@line:796   Cycle @196.00: [Executor]	EX: Branch Type: BLTU
@line:1030  Cycle @196.00: [Executor]	EX: Branch Target: 0x1128
@line:1035  Cycle @196.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @196.00: [Executor]	BTB: UPDATE at PC=0x111c, Index=7, Target=0x1128
@line:1133  Cycle @196.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @196.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @196.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @196.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @196.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @196.00: [WB]	Input: rd=x0 wdata=0x1
@line:65    Cycle @196.00: [Fetcher_Impl]	IF: Final Current PC=0x1124
@line:103   Cycle @196.00: [Fetcher_Impl]	BTB: MISS at PC=0x1124, Index=9
@line:132   Cycle @196.00: [Fetcher_Impl]	IF: Next PC=0x1128  Next Last PC=1124
@line:343   Cycle @196.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xb
@line:64    Cycle @197.00: [Decoder]	ID: Fetched Instruction=0xd56533 at PC=0x1124
@line:4300  Cycle @197.00: [Decoder]	Control signals: alu_func=0x100 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @197.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1124 rs1_data=0xffffffff rs2_data=0x1
@line:83    Cycle @197.00: [Executor]	Input: pc=0x1120 rs1_data=0x6c rs2_data=0xfd Imm=0x0
@line:94    Cycle @197.00: [Executor]	EX: Flush
@line:162   Cycle @197.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @197.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @197.00: [Executor]	EX: ALU Op1 source: RS1 (0x6c)
@line:362   Cycle @197.00: [Executor]	EX: ALU Op2 source: RS2 (0xfd)
@line:500   Cycle @197.00: [Executor]	EX: ALU Operation: SUB
@line:660   Cycle @197.00: [Executor]	EX: ALU Result: 0xffffff6f
@line:663   Cycle @197.00: [Executor]	EX: Bypass Update: 0xffffff6f
@line:683   Cycle @197.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @197.00: [Executor]	EX: Branch Target Base: 0x1120
@line:856   Cycle @197.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @197.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @197.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @197.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @197.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @197.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @197.00: [WB]	Input: rd=x10 wdata=0x0
@line:51    Cycle @197.00: [WB]	WB: Write x10 <= 0x0
@line:271   Cycle @197.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:53    Cycle @197.00: [Fetcher_Impl]	IF: Flush to 0x1128
@line:65    Cycle @197.00: [Fetcher_Impl]	IF: Final Current PC=0x1128
@line:103   Cycle @197.00: [Fetcher_Impl]	BTB: MISS at PC=0x1128, Index=10
@line:132   Cycle @197.00: [Fetcher_Impl]	IF: Next PC=0x112c  Next Last PC=1128
@line:162   Cycle @197.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @197.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @198.00: [Decoder]	ID: Fetched Instruction=0x16d693 at PC=0x1128
@line:4300  Cycle @198.00: [Decoder]	Control signals: alu_func=0x40 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:4303  Cycle @198.00: [Decoder]	Forwarding data: imm=0x1 pc=0x1128 rs1_data=0x1 rs2_data=0x117c
@line:83    Cycle @198.00: [Executor]	Input: pc=0x1124 rs1_data=0xffffffff rs2_data=0x1 Imm=0x0
@line:204   Cycle @198.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:218   Cycle @198.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @198.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @198.00: [Executor]	EX: ALU Op2 source: RS2 (0x1)
@line:650   Cycle @198.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @198.00: [Executor]	EX: ALU Result: 0x1
@line:663   Cycle @198.00: [Executor]	EX: Bypass Update: 0x1
@line:683   Cycle @198.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @198.00: [Executor]	EX: Branch Target Base: 0x1124
@line:856   Cycle @198.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @198.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @198.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @198.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @198.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @198.00: [MEM]	MEM: Bypass <= 0xffffff6f
@line:46    Cycle @198.00: [WB]	Input: rd=x0 wdata=0x1
@line:65    Cycle @198.00: [Fetcher_Impl]	IF: Final Current PC=0x112c
@line:103   Cycle @198.00: [Fetcher_Impl]	BTB: MISS at PC=0x112c, Index=11
@line:132   Cycle @198.00: [Fetcher_Impl]	IF: Next PC=0x1130  Next Last PC=112c
@line:343   Cycle @198.00: [Decoder_Impl]	Output: alu_func=0x40 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @199.00: [Decoder]	ID: Fetched Instruction=0x165613 at PC=0x112c
@line:4300  Cycle @199.00: [Decoder]	Control signals: alu_func=0x40 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xc
@line:4303  Cycle @199.00: [Decoder]	Forwarding data: imm=0x1 pc=0x112c rs1_data=0xfd rs2_data=0x117c
@line:83    Cycle @199.00: [Executor]	Input: pc=0x1128 rs1_data=0x1 rs2_data=0x117c Imm=0x1
@line:162   Cycle @199.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @199.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @199.00: [Executor]	EX: ALU Op1 source: RS1 (0x1)
@line:376   Cycle @199.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:575   Cycle @199.00: [Executor]	EX: ALU Operation: SRL
@line:660   Cycle @199.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @199.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @199.00: [Executor]	EX: Branch Immediate: 0x1
@line:687   Cycle @199.00: [Executor]	EX: Branch Target Base: 0x1128
@line:856   Cycle @199.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @199.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:64    Cycle @199.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @199.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @199.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @199.00: [MEM]	MEM: Bypass <= 0x1
@line:46    Cycle @199.00: [WB]	Input: rd=x0 wdata=0xffffff6f
@line:65    Cycle @199.00: [Fetcher_Impl]	IF: Final Current PC=0x1130
@line:103   Cycle @199.00: [Fetcher_Impl]	BTB: MISS at PC=0x1130, Index=12
@line:132   Cycle @199.00: [Fetcher_Impl]	IF: Next PC=0x1134  Next Last PC=1130
@line:343   Cycle @199.00: [Decoder_Impl]	Output: alu_func=0x40 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xc
@line:64    Cycle @200.00: [Decoder]	ID: Fetched Instruction=0xfe0696e3 at PC=0x1130
@line:4300  Cycle @200.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @200.00: [Decoder]	Forwarding data: imm=0xffffffec pc=0x1130 rs1_data=0x1 rs2_data=0x0
@line:83    Cycle @200.00: [Executor]	Input: pc=0x112c rs1_data=0xfd rs2_data=0x117c Imm=0x1
@line:162   Cycle @200.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @200.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @200.00: [Executor]	EX: ALU Op1 source: RS1 (0xfd)
@line:376   Cycle @200.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:575   Cycle @200.00: [Executor]	EX: ALU Operation: SRL
@line:660   Cycle @200.00: [Executor]	EX: ALU Result: 0x7e
@line:663   Cycle @200.00: [Executor]	EX: Bypass Update: 0x7e
@line:683   Cycle @200.00: [Executor]	EX: Branch Immediate: 0x1
@line:687   Cycle @200.00: [Executor]	EX: Branch Target Base: 0x112c
@line:856   Cycle @200.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @200.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xc
@line:64    Cycle @200.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @200.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @200.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @200.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @200.00: [WB]	Input: rd=x0 wdata=0x1
@line:271   Cycle @200.00: [HazardUnit]	HazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:65    Cycle @200.00: [Fetcher_Impl]	IF: Final Current PC=0x1134
@line:103   Cycle @200.00: [Fetcher_Impl]	BTB: MISS at PC=0x1134, Index=13
@line:132   Cycle @200.00: [Fetcher_Impl]	IF: Next PC=0x1138  Next Last PC=1134
@line:343   Cycle @200.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:64    Cycle @201.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x1134
@line:4300  Cycle @201.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @201.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1134 rs1_data=0x117c rs2_data=0x0
@line:83    Cycle @201.00: [Executor]	Input: pc=0x1130 rs1_data=0x1 rs2_data=0x0 Imm=0xffffffec
@line:190   Cycle @201.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x0)
@line:218   Cycle @201.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @201.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @201.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:500   Cycle @201.00: [Executor]	EX: ALU Operation: SUB
@line:660   Cycle @201.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @201.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @201.00: [Executor]	EX: Branch Immediate: 0xffffffec
@line:687   Cycle @201.00: [Executor]	EX: Branch Target Base: 0x1130
@line:751   Cycle @201.00: [Executor]	EX: Branch Type: BNE
@line:1030  Cycle @201.00: [Executor]	EX: Branch Target: 0x111c
@line:1035  Cycle @201.00: [Executor]	EX: Branch Taken: 0
@line:1133  Cycle @201.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @201.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @201.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @201.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @201.00: [MEM]	MEM: Bypass <= 0x7e
@line:46    Cycle @201.00: [WB]	Input: rd=x13 wdata=0x0
@line:51    Cycle @201.00: [WB]	WB: Write x13 <= 0x0
@line:65    Cycle @201.00: [Fetcher_Impl]	IF: Final Current PC=0x1138
@line:103   Cycle @201.00: [Fetcher_Impl]	BTB: MISS at PC=0x1138, Index=14
@line:132   Cycle @201.00: [Fetcher_Impl]	IF: Next PC=0x113c  Next Last PC=1138
@line:343   Cycle @201.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @202.00: [Decoder]	ID: Fetched Instruction=0x8293 at PC=0x1138
@line:4300  Cycle @202.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x5
@line:4303  Cycle @202.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1138 rs1_data=0x117c rs2_data=0x0
@line:83    Cycle @202.00: [Executor]	Input: pc=0x1134 rs1_data=0x117c rs2_data=0x0 Imm=0x0
@line:162   Cycle @202.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @202.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @202.00: [Executor]	EX: ALU Op1 source: PC (0x1134)
@line:390   Cycle @202.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @202.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @202.00: [Executor]	EX: ALU Result: 0x1138
@line:663   Cycle @202.00: [Executor]	EX: Bypass Update: 0x1138
@line:683   Cycle @202.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @202.00: [Executor]	EX: Branch Target Base: 0x117c
@line:841   Cycle @202.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @202.00: [Executor]	EX: Branch Target: 0x117c
@line:1035  Cycle @202.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @202.00: [Executor]	BTB: UPDATE at PC=0x1134, Index=13, Target=0x117c
@line:1133  Cycle @202.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @202.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @202.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @202.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @202.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @202.00: [WB]	Input: rd=x12 wdata=0x7e
@line:51    Cycle @202.00: [WB]	WB: Write x12 <= 0x7e
@line:65    Cycle @202.00: [Fetcher_Impl]	IF: Final Current PC=0x113c
@line:103   Cycle @202.00: [Fetcher_Impl]	BTB: MISS at PC=0x113c, Index=15
@line:132   Cycle @202.00: [Fetcher_Impl]	IF: Next PC=0x1140  Next Last PC=113c
@line:343   Cycle @202.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x5
@line:64    Cycle @203.00: [Decoder]	ID: Fetched Instruction=0xfb5ff0ef at PC=0x113c
@line:4300  Cycle @203.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x80 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @203.00: [Decoder]	Forwarding data: imm=0xffffffb4 pc=0x113c rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @203.00: [Executor]	Input: pc=0x1138 rs1_data=0x117c rs2_data=0x0 Imm=0x0
@line:94    Cycle @203.00: [Executor]	EX: Flush
@line:162   Cycle @203.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @203.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @203.00: [Executor]	EX: ALU Op1 source: RS1 (0x117c)
@line:376   Cycle @203.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @203.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @203.00: [Executor]	EX: ALU Result: 0x117c
@line:663   Cycle @203.00: [Executor]	EX: Bypass Update: 0x117c
@line:683   Cycle @203.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @203.00: [Executor]	EX: Branch Target Base: 0x1138
@line:856   Cycle @203.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @203.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @203.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @203.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @203.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @203.00: [MEM]	MEM: Bypass <= 0x1138
@line:46    Cycle @203.00: [WB]	Input: rd=x0 wdata=0x0
@line:53    Cycle @203.00: [Fetcher_Impl]	IF: Flush to 0x117c
@line:65    Cycle @203.00: [Fetcher_Impl]	IF: Final Current PC=0x117c
@line:103   Cycle @203.00: [Fetcher_Impl]	BTB: MISS at PC=0x117c, Index=31
@line:132   Cycle @203.00: [Fetcher_Impl]	IF: Next PC=0x1180  Next Last PC=117c
@line:162   Cycle @203.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @203.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @204.00: [Decoder]	ID: Fetched Instruction=0x58513 at PC=0x117c
@line:4300  Cycle @204.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa
@line:4303  Cycle @204.00: [Decoder]	Forwarding data: imm=0x0 pc=0x117c rs1_data=0x6c rs2_data=0x0
@line:83    Cycle @204.00: [Executor]	Input: pc=0x113c rs1_data=0x0 rs2_data=0x0 Imm=0xffffffb4
@line:162   Cycle @204.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @204.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @204.00: [Executor]	EX: ALU Op1 source: PC (0x113c)
@line:390   Cycle @204.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:650   Cycle @204.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @204.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @204.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @204.00: [Executor]	EX: Branch Immediate: 0xffffffb4
@line:687   Cycle @204.00: [Executor]	EX: Branch Target Base: 0x113c
@line:856   Cycle @204.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @204.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @204.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @204.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @204.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @204.00: [MEM]	MEM: Bypass <= 0x117c
@line:46    Cycle @204.00: [WB]	Input: rd=x0 wdata=0x1138
@line:65    Cycle @204.00: [Fetcher_Impl]	IF: Final Current PC=0x1180
@line:103   Cycle @204.00: [Fetcher_Impl]	BTB: MISS at PC=0x1180, Index=32
@line:132   Cycle @204.00: [Fetcher_Impl]	IF: Next PC=0x1184  Next Last PC=1180
@line:343   Cycle @204.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:64    Cycle @205.00: [Decoder]	ID: Fetched Instruction=0x28067 at PC=0x1180
@line:4300  Cycle @205.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @205.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1180 rs1_data=0x10d4 rs2_data=0x0
@line:83    Cycle @205.00: [Executor]	Input: pc=0x117c rs1_data=0x6c rs2_data=0x0 Imm=0x0
@line:162   Cycle @205.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @205.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @205.00: [Executor]	EX: ALU Op1 source: RS1 (0x6c)
@line:376   Cycle @205.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:485   Cycle @205.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @205.00: [Executor]	EX: ALU Result: 0x6c
@line:663   Cycle @205.00: [Executor]	EX: Bypass Update: 0x6c
@line:683   Cycle @205.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @205.00: [Executor]	EX: Branch Target Base: 0x117c
@line:856   Cycle @205.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @205.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:64    Cycle @205.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @205.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @205.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @205.00: [MEM]	MEM: Bypass <= 0x4
@line:46    Cycle @205.00: [WB]	Input: rd=x0 wdata=0x117c
@line:65    Cycle @205.00: [Fetcher_Impl]	IF: Final Current PC=0x1184
@line:103   Cycle @205.00: [Fetcher_Impl]	BTB: MISS at PC=0x1184, Index=33
@line:132   Cycle @205.00: [Fetcher_Impl]	IF: Next PC=0x1188  Next Last PC=1184
@line:343   Cycle @205.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @206.00: [Decoder]	ID: Fetched Instruction=0x40b005b3 at PC=0x1184
@line:4300  Cycle @206.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xb
@line:4303  Cycle @206.00: [Decoder]	Forwarding data: imm=0x0 pc=0x1184 rs1_data=0x0 rs2_data=0x6c
@line:83    Cycle @206.00: [Executor]	Input: pc=0x1180 rs1_data=0x10d4 rs2_data=0x0 Imm=0x0
@line:162   Cycle @206.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @206.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @206.00: [Executor]	EX: ALU Op1 source: PC (0x1180)
@line:390   Cycle @206.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @206.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @206.00: [Executor]	EX: ALU Result: 0x1184
@line:663   Cycle @206.00: [Executor]	EX: Bypass Update: 0x1184
@line:683   Cycle @206.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @206.00: [Executor]	EX: Branch Target Base: 0x10d4
@line:841   Cycle @206.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @206.00: [Executor]	EX: Branch Target: 0x10d4
@line:1035  Cycle @206.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @206.00: [Executor]	BTB: UPDATE at PC=0x1180, Index=32, Target=0x10d4
@line:1133  Cycle @206.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @206.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @206.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @206.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @206.00: [MEM]	MEM: Bypass <= 0x6c
@line:46    Cycle @206.00: [WB]	Input: rd=x0 wdata=0x4
@line:65    Cycle @206.00: [Fetcher_Impl]	IF: Final Current PC=0x1188
@line:103   Cycle @206.00: [Fetcher_Impl]	BTB: MISS at PC=0x1188, Index=34
@line:132   Cycle @206.00: [Fetcher_Impl]	IF: Next PC=0x118c  Next Last PC=1188
@line:343   Cycle @206.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xb
@line:64    Cycle @207.00: [Decoder]	ID: Fetched Instruction=0xfe0558e3 at PC=0x1188
@line:4300  Cycle @207.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x10 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @207.00: [Decoder]	Forwarding data: imm=0xfffffff0 pc=0x1188 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @207.00: [Executor]	Input: pc=0x1184 rs1_data=0x0 rs2_data=0x6c Imm=0x0
@line:94    Cycle @207.00: [Executor]	EX: Flush
@line:162   Cycle @207.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @207.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @207.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:362   Cycle @207.00: [Executor]	EX: ALU Op2 source: RS2 (0x6c)
@line:500   Cycle @207.00: [Executor]	EX: ALU Operation: SUB
@line:660   Cycle @207.00: [Executor]	EX: ALU Result: 0xffffff94
@line:663   Cycle @207.00: [Executor]	EX: Bypass Update: 0xffffff94
@line:683   Cycle @207.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @207.00: [Executor]	EX: Branch Target Base: 0x1184
@line:856   Cycle @207.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @207.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @207.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @207.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @207.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @207.00: [MEM]	MEM: Bypass <= 0x1184
@line:46    Cycle @207.00: [WB]	Input: rd=x10 wdata=0x6c
@line:51    Cycle @207.00: [WB]	WB: Write x10 <= 0x6c
@line:271   Cycle @207.00: [HazardUnit]	HazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=0
@line:53    Cycle @207.00: [Fetcher_Impl]	IF: Flush to 0x10d4
@line:65    Cycle @207.00: [Fetcher_Impl]	IF: Final Current PC=0x10d4
@line:103   Cycle @207.00: [Fetcher_Impl]	BTB: MISS at PC=0x10d4, Index=53
@line:132   Cycle @207.00: [Fetcher_Impl]	IF: Next PC=0x10d8  Next Last PC=10d4
@line:162   Cycle @207.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @207.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @208.00: [Decoder]	ID: Fetched Instruction=0x1c12083 at PC=0x10d4
@line:4300  Cycle @208.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0x1
@line:4303  Cycle @208.00: [Decoder]	Forwarding data: imm=0x1c pc=0x10d4 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @208.00: [Executor]	Input: pc=0x1188 rs1_data=0x0 rs2_data=0x0 Imm=0xfffffff0
@line:204   Cycle @208.00: [Executor]	EX: RS1 source: WB Bypass (0x6c)
@line:218   Cycle @208.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @208.00: [Executor]	EX: ALU Op1 source: RS1 (0x6c)
@line:362   Cycle @208.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:650   Cycle @208.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @208.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @208.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @208.00: [Executor]	EX: Branch Immediate: 0xfffffff0
@line:687   Cycle @208.00: [Executor]	EX: Branch Target Base: 0x1188
@line:856   Cycle @208.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @208.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @208.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @208.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @208.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @208.00: [MEM]	MEM: Bypass <= 0xffffff94
@line:46    Cycle @208.00: [WB]	Input: rd=x0 wdata=0x1184
@line:65    Cycle @208.00: [Fetcher_Impl]	IF: Final Current PC=0x10d8
@line:103   Cycle @208.00: [Fetcher_Impl]	BTB: MISS at PC=0x10d8, Index=54
@line:132   Cycle @208.00: [Fetcher_Impl]	IF: Next PC=0x10dc  Next Last PC=10d8
@line:343   Cycle @208.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0x1
@line:64    Cycle @209.00: [Decoder]	ID: Fetched Instruction=0x1812403 at PC=0x10d8
@line:4300  Cycle @209.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @209.00: [Decoder]	Forwarding data: imm=0x18 pc=0x10d8 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @209.00: [Executor]	Input: pc=0x10d4 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x1c
@line:162   Cycle @209.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @209.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @209.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @209.00: [Executor]	EX: ALU Op2 source: IMM (0x1c)
@line:485   Cycle @209.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @209.00: [Executor]	EX: ALU Result: 0x1fffc
@line:663   Cycle @209.00: [Executor]	EX: Bypass Update: 0x1fffc
@line:683   Cycle @209.00: [Executor]	EX: Branch Immediate: 0x1c
@line:687   Cycle @209.00: [Executor]	EX: Branch Target Base: 0x10d4
@line:856   Cycle @209.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @209.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0x1
@line:1254  Cycle @209.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @209.00: [Executor]	EX: Load Address: 0x1fffc
@line:64    Cycle @209.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @209.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @209.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @209.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @209.00: [WB]	Input: rd=x0 wdata=0xffffff94
@line:271   Cycle @209.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @209.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @209.00: [Fetcher_Impl]	IF: Final Current PC=0x10d8
@line:103   Cycle @209.00: [Fetcher_Impl]	BTB: MISS at PC=0x10d8, Index=54
@line:132   Cycle @209.00: [Fetcher_Impl]	IF: Next PC=0x10dc  Next Last PC=10d8
@line:162   Cycle @209.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @209.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @210.00: [Decoder]	ID: Fetched Instruction=0x1812403 at PC=0x10d8
@line:4300  Cycle @210.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0x8
@line:4303  Cycle @210.00: [Decoder]	Forwarding data: imm=0x18 pc=0x10d8 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @210.00: [Executor]	Input: pc=0x10d8 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x18
@line:162   Cycle @210.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @210.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @210.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @210.00: [Executor]	EX: ALU Op2 source: IMM (0x18)
@line:650   Cycle @210.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @210.00: [Executor]	EX: ALU Result: 0x18
@line:663   Cycle @210.00: [Executor]	EX: Bypass Update: 0x18
@line:683   Cycle @210.00: [Executor]	EX: Branch Immediate: 0x18
@line:687   Cycle @210.00: [Executor]	EX: Branch Target Base: 0x10d8
@line:856   Cycle @210.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @210.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @210.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @210.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @210.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @210.00: [MEM]	MEM: Bypass <= 0x8
@line:46    Cycle @210.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @210.00: [Fetcher_Impl]	IF: Final Current PC=0x10dc
@line:103   Cycle @210.00: [Fetcher_Impl]	BTB: MISS at PC=0x10dc, Index=55
@line:132   Cycle @210.00: [Fetcher_Impl]	IF: Next PC=0x10e0  Next Last PC=10dc
@line:343   Cycle @210.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0x8
@line:64    Cycle @211.00: [Decoder]	ID: Fetched Instruction=0x1412483 at PC=0x10dc
@line:4300  Cycle @211.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0x9
@line:4303  Cycle @211.00: [Decoder]	Forwarding data: imm=0x14 pc=0x10dc rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @211.00: [Executor]	Input: pc=0x10d8 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x18
@line:162   Cycle @211.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @211.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @211.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @211.00: [Executor]	EX: ALU Op2 source: IMM (0x18)
@line:485   Cycle @211.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @211.00: [Executor]	EX: ALU Result: 0x1fff8
@line:663   Cycle @211.00: [Executor]	EX: Bypass Update: 0x1fff8
@line:683   Cycle @211.00: [Executor]	EX: Branch Immediate: 0x18
@line:687   Cycle @211.00: [Executor]	EX: Branch Target Base: 0x10d8
@line:856   Cycle @211.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @211.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0x8
@line:1254  Cycle @211.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @211.00: [Executor]	EX: Load Address: 0x1fff8
@line:64    Cycle @211.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @211.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @211.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @211.00: [MEM]	MEM: Bypass <= 0x18
@line:46    Cycle @211.00: [WB]	Input: rd=x1 wdata=0x8
@line:51    Cycle @211.00: [WB]	WB: Write x1 <= 0x8
@line:271   Cycle @211.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @211.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @211.00: [Fetcher_Impl]	IF: Final Current PC=0x10dc
@line:103   Cycle @211.00: [Fetcher_Impl]	BTB: MISS at PC=0x10dc, Index=55
@line:132   Cycle @211.00: [Fetcher_Impl]	IF: Next PC=0x10e0  Next Last PC=10dc
@line:162   Cycle @211.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @211.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @212.00: [Decoder]	ID: Fetched Instruction=0x1412483 at PC=0x10dc
@line:4300  Cycle @212.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0x9
@line:4303  Cycle @212.00: [Decoder]	Forwarding data: imm=0x14 pc=0x10dc rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @212.00: [Executor]	Input: pc=0x10dc rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x14
@line:162   Cycle @212.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @212.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @212.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @212.00: [Executor]	EX: ALU Op2 source: IMM (0x14)
@line:650   Cycle @212.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @212.00: [Executor]	EX: ALU Result: 0x14
@line:663   Cycle @212.00: [Executor]	EX: Bypass Update: 0x14
@line:683   Cycle @212.00: [Executor]	EX: Branch Immediate: 0x14
@line:687   Cycle @212.00: [Executor]	EX: Branch Target Base: 0x10dc
@line:856   Cycle @212.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @212.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @212.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @212.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @212.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @212.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @212.00: [WB]	Input: rd=x0 wdata=0x18
@line:65    Cycle @212.00: [Fetcher_Impl]	IF: Final Current PC=0x10e0
@line:103   Cycle @212.00: [Fetcher_Impl]	BTB: MISS at PC=0x10e0, Index=56
@line:132   Cycle @212.00: [Fetcher_Impl]	IF: Next PC=0x10e4  Next Last PC=10e0
@line:343   Cycle @212.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0x9
@line:64    Cycle @213.00: [Decoder]	ID: Fetched Instruction=0x2010113 at PC=0x10e0
@line:4300  Cycle @213.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2
@line:4303  Cycle @213.00: [Decoder]	Forwarding data: imm=0x20 pc=0x10e0 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @213.00: [Executor]	Input: pc=0x10dc rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x14
@line:162   Cycle @213.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @213.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @213.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @213.00: [Executor]	EX: ALU Op2 source: IMM (0x14)
@line:485   Cycle @213.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @213.00: [Executor]	EX: ALU Result: 0x1fff4
@line:663   Cycle @213.00: [Executor]	EX: Bypass Update: 0x1fff4
@line:683   Cycle @213.00: [Executor]	EX: Branch Immediate: 0x14
@line:687   Cycle @213.00: [Executor]	EX: Branch Target Base: 0x10dc
@line:856   Cycle @213.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @213.00: [Executor]	Control after Flush Check: mem_opcode=0x2 rd=0x9
@line:1254  Cycle @213.00: [Executor]	EX: Memory Operation: LOAD
@line:1257  Cycle @213.00: [Executor]	EX: Load Address: 0x1fff4
@line:64    Cycle @213.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @213.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @213.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @213.00: [MEM]	MEM: Bypass <= 0x14
@line:46    Cycle @213.00: [WB]	Input: rd=x8 wdata=0x0
@line:51    Cycle @213.00: [WB]	WB: Write x8 <= 0x0
@line:271   Cycle @213.00: [HazardUnit]	HazardUnit: rs1_sel=1 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=0 ex_is_load=1
@line:27    Cycle @213.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @213.00: [Fetcher_Impl]	IF: Final Current PC=0x10e0
@line:103   Cycle @213.00: [Fetcher_Impl]	BTB: MISS at PC=0x10e0, Index=56
@line:132   Cycle @213.00: [Fetcher_Impl]	IF: Next PC=0x10e4  Next Last PC=10e0
@line:162   Cycle @213.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @213.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @214.00: [Decoder]	ID: Fetched Instruction=0x2010113 at PC=0x10e0
@line:4300  Cycle @214.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x2
@line:4303  Cycle @214.00: [Decoder]	Forwarding data: imm=0x20 pc=0x10e0 rs1_data=0x1ffe0 rs2_data=0x0
@line:83    Cycle @214.00: [Executor]	Input: pc=0x10e0 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x20
@line:162   Cycle @214.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @214.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @214.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @214.00: [Executor]	EX: ALU Op2 source: IMM (0x20)
@line:650   Cycle @214.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @214.00: [Executor]	EX: ALU Result: 0x20
@line:663   Cycle @214.00: [Executor]	EX: Bypass Update: 0x20
@line:683   Cycle @214.00: [Executor]	EX: Branch Immediate: 0x20
@line:687   Cycle @214.00: [Executor]	EX: Branch Target Base: 0x10e0
@line:856   Cycle @214.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @214.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:70    Cycle @214.00: [MEM]	MEM: OP LOAD.
@line:94    Cycle @214.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @214.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @214.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @214.00: [WB]	Input: rd=x0 wdata=0x14
@line:65    Cycle @214.00: [Fetcher_Impl]	IF: Final Current PC=0x10e4
@line:103   Cycle @214.00: [Fetcher_Impl]	BTB: MISS at PC=0x10e4, Index=57
@line:132   Cycle @214.00: [Fetcher_Impl]	IF: Next PC=0x10e8  Next Last PC=10e4
@line:343   Cycle @214.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x2
@line:64    Cycle @215.00: [Decoder]	ID: Fetched Instruction=0x8067 at PC=0x10e4
@line:4300  Cycle @215.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x2 op2_sel=0x4 branch_type=0x100 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @215.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10e4 rs1_data=0x8 rs2_data=0x0
@line:83    Cycle @215.00: [Executor]	Input: pc=0x10e0 rs1_data=0x1ffe0 rs2_data=0x0 Imm=0x20
@line:162   Cycle @215.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @215.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @215.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ffe0)
@line:376   Cycle @215.00: [Executor]	EX: ALU Op2 source: IMM (0x20)
@line:485   Cycle @215.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @215.00: [Executor]	EX: ALU Result: 0x20000
@line:663   Cycle @215.00: [Executor]	EX: Bypass Update: 0x20000
@line:683   Cycle @215.00: [Executor]	EX: Branch Immediate: 0x20
@line:687   Cycle @215.00: [Executor]	EX: Branch Target Base: 0x10e0
@line:856   Cycle @215.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @215.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x2
@line:64    Cycle @215.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @215.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @215.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @215.00: [MEM]	MEM: Bypass <= 0x20
@line:46    Cycle @215.00: [WB]	Input: rd=x9 wdata=0x0
@line:51    Cycle @215.00: [WB]	WB: Write x9 <= 0x0
@line:65    Cycle @215.00: [Fetcher_Impl]	IF: Final Current PC=0x10e8
@line:103   Cycle @215.00: [Fetcher_Impl]	BTB: MISS at PC=0x10e8, Index=58
@line:132   Cycle @215.00: [Fetcher_Impl]	IF: Next PC=0x10ec  Next Last PC=10e8
@line:343   Cycle @215.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x100 mem_op=0x1 rd=0x0
@line:64    Cycle @216.00: [Decoder]	ID: Fetched Instruction=0x6054063 at PC=0x10e8
@line:4300  Cycle @216.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x8 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @216.00: [Decoder]	Forwarding data: imm=0x60 pc=0x10e8 rs1_data=0x6c rs2_data=0x0
@line:83    Cycle @216.00: [Executor]	Input: pc=0x10e4 rs1_data=0x8 rs2_data=0x0 Imm=0x0
@line:162   Cycle @216.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @216.00: [Executor]	EX: RS2 source: No Bypass
@line:311   Cycle @216.00: [Executor]	EX: ALU Op1 source: PC (0x10e4)
@line:390   Cycle @216.00: [Executor]	EX: ALU Op2 source: CONST_4 (0x4)
@line:485   Cycle @216.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @216.00: [Executor]	EX: ALU Result: 0x10e8
@line:663   Cycle @216.00: [Executor]	EX: Bypass Update: 0x10e8
@line:683   Cycle @216.00: [Executor]	EX: Branch Immediate: 0x0
@line:687   Cycle @216.00: [Executor]	EX: Branch Target Base: 0x8
@line:841   Cycle @216.00: [Executor]	EX: Branch Type: JALR
@line:1030  Cycle @216.00: [Executor]	EX: Branch Target: 0x8
@line:1035  Cycle @216.00: [Executor]	EX: Branch Taken: 1
@line:1059  Cycle @216.00: [Executor]	BTB: UPDATE at PC=0x10e4, Index=57, Target=0x8
@line:1133  Cycle @216.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @216.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @216.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @216.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @216.00: [MEM]	MEM: Bypass <= 0x20000
@line:46    Cycle @216.00: [WB]	Input: rd=x0 wdata=0x20
@line:65    Cycle @216.00: [Fetcher_Impl]	IF: Final Current PC=0x10ec
@line:103   Cycle @216.00: [Fetcher_Impl]	BTB: MISS at PC=0x10ec, Index=59
@line:132   Cycle @216.00: [Fetcher_Impl]	IF: Next PC=0x10f0  Next Last PC=10ec
@line:343   Cycle @216.00: [Decoder_Impl]	Output: alu_func=0x8 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x8 mem_op=0x1 rd=0x0
@line:64    Cycle @217.00: [Decoder]	ID: Fetched Instruction=0x605c663 at PC=0x10ec
@line:4300  Cycle @217.00: [Decoder]	Control signals: alu_func=0x8 op1_sel=0x1 op2_sel=0x1 branch_type=0x8 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0
@line:4303  Cycle @217.00: [Decoder]	Forwarding data: imm=0x6c pc=0x10ec rs1_data=0x6c rs2_data=0x0
@line:83    Cycle @217.00: [Executor]	Input: pc=0x10e8 rs1_data=0x6c rs2_data=0x0 Imm=0x60
@line:94    Cycle @217.00: [Executor]	EX: Flush
@line:162   Cycle @217.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @217.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @217.00: [Executor]	EX: ALU Op1 source: RS1 (0x6c)
@line:362   Cycle @217.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:530   Cycle @217.00: [Executor]	EX: ALU Operation: SLT
@line:660   Cycle @217.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @217.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @217.00: [Executor]	EX: Branch Immediate: 0x60
@line:687   Cycle @217.00: [Executor]	EX: Branch Target Base: 0x10e8
@line:766   Cycle @217.00: [Executor]	EX: Branch Type: BLT
@line:1030  Cycle @217.00: [Executor]	EX: Branch Target: 0x1148
@line:1035  Cycle @217.00: [Executor]	EX: Branch Taken: 0
@line:1133  Cycle @217.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @217.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @217.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @217.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @217.00: [MEM]	MEM: Bypass <= 0x10e8
@line:46    Cycle @217.00: [WB]	Input: rd=x2 wdata=0x20000
@line:51    Cycle @217.00: [WB]	WB: Write x2 <= 0x20000
@line:53    Cycle @217.00: [Fetcher_Impl]	IF: Flush to 0x8
@line:65    Cycle @217.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:103   Cycle @217.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:132   Cycle @217.00: [Fetcher_Impl]	IF: Next PC=0xc  Next Last PC=8
@line:162   Cycle @217.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:343   Cycle @217.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @218.00: [Decoder]	ID: Fetched Instruction=0xfe000fa3 at PC=0x8
@line:76    Cycle @218.00: [Decoder]	ID: Halt If = 1
@line:4300  Cycle @218.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x1 mem_uns=0x0 rd=0x0
@line:4303  Cycle @218.00: [Decoder]	Forwarding data: imm=0xffffffff pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @218.00: [Executor]	Input: pc=0x10ec rs1_data=0x6c rs2_data=0x0 Imm=0x6c
@line:162   Cycle @218.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @218.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @218.00: [Executor]	EX: ALU Op1 source: RS1 (0x6c)
@line:362   Cycle @218.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:650   Cycle @218.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @218.00: [Executor]	EX: ALU Result: 0x0
@line:663   Cycle @218.00: [Executor]	EX: Bypass Update: 0x0
@line:683   Cycle @218.00: [Executor]	EX: Branch Immediate: 0x6c
@line:687   Cycle @218.00: [Executor]	EX: Branch Target Base: 0x10ec
@line:856   Cycle @218.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @218.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @218.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @218.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @218.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @218.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @218.00: [WB]	Input: rd=x0 wdata=0x10e8
@line:65    Cycle @218.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:103   Cycle @218.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:132   Cycle @218.00: [Fetcher_Impl]	IF: Next PC=0x10  Next Last PC=c
@line:343   Cycle @218.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x4 rd=0x0
@line:64    Cycle @219.00: [Decoder]	ID: Fetched Instruction=0x306b7 at PC=0xc
@line:4300  Cycle @219.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd
@line:4303  Cycle @219.00: [Decoder]	Forwarding data: imm=0x30000 pc=0xc rs1_data=0x0 rs2_data=0x0
@line:83    Cycle @219.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0xffffffff
@line:162   Cycle @219.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @219.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @219.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:376   Cycle @219.00: [Executor]	EX: ALU Op2 source: IMM (0xffffffff)
@line:485   Cycle @219.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @219.00: [Executor]	EX: ALU Result: 0xffffffff
@line:663   Cycle @219.00: [Executor]	EX: Bypass Update: 0xffffffff
@line:683   Cycle @219.00: [Executor]	EX: Branch Immediate: 0xffffffff
@line:687   Cycle @219.00: [Executor]	EX: Branch Target Base: 0x8
@line:856   Cycle @219.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @219.00: [Executor]	Control after Flush Check: mem_opcode=0x4 rd=0x0
@line:64    Cycle @219.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @219.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @219.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @219.00: [MEM]	MEM: Bypass <= 0x0
@line:46    Cycle @219.00: [WB]	Input: rd=x0 wdata=0x0
@line:65    Cycle @219.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @219.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @219.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:343   Cycle @219.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:64    Cycle @220.00: [Decoder]	ID: Fetched Instruction=0xa68223 at PC=0x10
@line:4300  Cycle @220.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x1 mem_uns=0x0 rd=0x0
@line:4303  Cycle @220.00: [Decoder]	Forwarding data: imm=0x4 pc=0x10 rs1_data=0x0 rs2_data=0x6c
@line:83    Cycle @220.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0x30000
@line:162   Cycle @220.00: [Executor]	EX: RS1 source: No Bypass
@line:218   Cycle @220.00: [Executor]	EX: RS2 source: No Bypass
@line:325   Cycle @220.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:376   Cycle @220.00: [Executor]	EX: ALU Op2 source: IMM (0x30000)
@line:485   Cycle @220.00: [Executor]	EX: ALU Operation: ADD
@line:660   Cycle @220.00: [Executor]	EX: ALU Result: 0x30000
@line:663   Cycle @220.00: [Executor]	EX: Bypass Update: 0x30000
@line:683   Cycle @220.00: [Executor]	EX: Branch Immediate: 0x30000
@line:687   Cycle @220.00: [Executor]	EX: Branch Target Base: 0xc
@line:856   Cycle @220.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @220.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:76    Cycle @220.00: [MEM]	MEM: OP STORE.
@line:82    Cycle @220.00: [MEM]	MEM: WIDTH BYTE.
@line:108   Cycle @220.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @220.00: [MEM]	MEM: Bypass <= 0xffffffff
@line:46    Cycle @220.00: [WB]	Input: rd=x0 wdata=0x0
@line:271   Cycle @220.00: [HazardUnit]	HazardUnit: rs1_sel=2 rs2_sel=1 stall_if=1 mul_busy_hazard=0 div_busy_hazard=0 ex_is_store=0 mem_is_store=1 ex_is_load=0
@line:27    Cycle @220.00: [Fetcher_Impl]	IF: Stall
@line:65    Cycle @220.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:103   Cycle @220.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:132   Cycle @220.00: [Fetcher_Impl]	IF: Next PC=0x14  Next Last PC=10
@line:162   Cycle @220.00: [Decoder_Impl]	ID: Inserting NOP (Stall=1 Flush=0)
@line:343   Cycle @220.00: [Decoder_Impl]	Output: alu_func=0x8000 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:64    Cycle @221.00: [Decoder]	ID: Fetched Instruction=0xa68223 at PC=0x10
@line:4300  Cycle @221.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x4 mem_wid=0x1 mem_uns=0x0 rd=0x0
@line:4303  Cycle @221.00: [Decoder]	Forwarding data: imm=0x4 pc=0x10 rs1_data=0x0 rs2_data=0x6c
@line:83    Cycle @221.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x6c Imm=0x4
@line:176   Cycle @221.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x30000)
@line:218   Cycle @221.00: [Executor]	EX: RS2 source: No Bypass
@line:297   Cycle @221.00: [Executor]	EX: ALU Op1 source: RS1 (0x30000)
@line:376   Cycle @221.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:650   Cycle @221.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:660   Cycle @221.00: [Executor]	EX: ALU Result: 0x4
@line:663   Cycle @221.00: [Executor]	EX: Bypass Update: 0x4
@line:683   Cycle @221.00: [Executor]	EX: Branch Immediate: 0x4
@line:687   Cycle @221.00: [Executor]	EX: Branch Target Base: 0x10
@line:856   Cycle @221.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:1133  Cycle @221.00: [Executor]	Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:64    Cycle @221.00: [MEM]	MEM: OP NONE.
@line:94    Cycle @221.00: [MEM]	MEM: WIDTH WORD.
@line:108   Cycle @221.00: [MEM]	MEM: SIGNED.
@line:267   Cycle @221.00: [MEM]	MEM: Bypass <= 0x30000
@line:46    Cycle @221.00: [WB]	Input: rd=x0 wdata=0xffffffff
@line:69    Cycle @221.00: [WB]	WB: HALT triggered!
@line:72    Cycle @221.00: [WB]	Final register file state:
@line:76    Cycle @221.00: [WB]	  x0 = 0x0
@line:80    Cycle @221.00: [WB]	  x1 = 0x8
@line:84    Cycle @221.00: [WB]	  x2 = 0x20000
@line:88    Cycle @221.00: [WB]	  x3 = 0x0
@line:92    Cycle @221.00: [WB]	  x4 = 0x0
@line:96    Cycle @221.00: [WB]	  x5 = 0x10d4
@line:100   Cycle @221.00: [WB]	  x6 = 0x0
@line:104   Cycle @221.00: [WB]	  x7 = 0x0
@line:108   Cycle @221.00: [WB]	  x8 = 0x0
@line:112   Cycle @221.00: [WB]	  x9 = 0x0
@line:116   Cycle @221.00: [WB]	  x10 = 0x6c
@line:120   Cycle @221.00: [WB]	  x11 = 0x6c
@line:124   Cycle @221.00: [WB]	  x12 = 0x7e
@line:128   Cycle @221.00: [WB]	  x13 = 0x0
@line:132   Cycle @221.00: [WB]	  x14 = 0x1000
@line:136   Cycle @221.00: [WB]	  x15 = 0x1000
@line:140   Cycle @221.00: [WB]	  x16 = 0x0
@line:144   Cycle @221.00: [WB]	  x17 = 0x0
@line:148   Cycle @221.00: [WB]	  x18 = 0x0
@line:152   Cycle @221.00: [WB]	  x19 = 0x0
@line:156   Cycle @221.00: [WB]	  x20 = 0x0
@line:160   Cycle @221.00: [WB]	  x21 = 0x0
@line:164   Cycle @221.00: [WB]	  x22 = 0x0
@line:168   Cycle @221.00: [WB]	  x23 = 0x0
@line:172   Cycle @221.00: [WB]	  x24 = 0x0
@line:176   Cycle @221.00: [WB]	  x25 = 0x0
@line:180   Cycle @221.00: [WB]	  x26 = 0x0
@line:184   Cycle @221.00: [WB]	  x27 = 0x0
@line:188   Cycle @221.00: [WB]	  x28 = 0x0
@line:192   Cycle @221.00: [WB]	  x29 = 0x0
@line:196   Cycle @221.00: [WB]	  x30 = 0x0
@line:200   Cycle @221.00: [WB]	  x31 = 0x0

