## -- PVIM 1606975339 (Validate with all configuration changes which affect write buffer optimizations)
## -- disable_wb_opt_cq_0            : Disable write buffer optimization for the CQ labelled DQID 0
## -- disable_cfg_pad_write_dir      : Disable padding for DIR writes
## -- disable_cfg_pad_write_ldb      : Disable padding for LDB writes
## -- enable_cfg_pad_first_write_dir : Enabling padding for first DIR writes
## -- enable_cfg_pad_first_write_ldb : Enabling padding for first LDB writes
## -- enable_write_single_beats      : Configure write_single_beats to '1'

$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv disable_wb_opt_cq_0                                           -dirtag lq32_dq64_vdev16_short_disable_wb_opt_cq_0 -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv disable_wb_opt_cq_0 -tv disable_cfg_pad_write_dir                 -dirtag lq32_dq64_vdev16_short_disable_wb_opt_cq_0_disable_cfg_pad_write_dir -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv disable_wb_opt_cq_0 -tv enable_cfg_pad_first_write_dir            -dirtag lq32_dq64_vdev16_short_disable_wb_opt_cq_0_enable_cfg_pad_first_write_dir -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv disable_cfg_pad_write_dir                                     -dirtag lq32_dq64_vdev16_short_disable_cfg_pad_write_dir -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv disable_cfg_pad_write_ldb                                     -dirtag lq32_dq64_vdev16_short_disable_cfg_pad_write_ldb -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv disable_cfg_pad_write_dir -tv disable_cfg_pad_write_ldb           -dirtag lq32_dq64_vdev16_short_disable_cfg_pad_write_ldb_dir -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv enable_cfg_pad_first_write_dir                                -dirtag lq32_dq64_vdev16_short_enable_cfg_pad_first_write_dir -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv enable_cfg_pad_first_write_ldb                                -dirtag lq32_dq64_vdev16_short_enable_cfg_pad_first_write_ldb -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv enable_cfg_pad_first_write_dir -tv enable_cfg_pad_first_write_ldb -dirtag lq32_dq64_vdev16_short_enable_cfg_pad_first_write_ldb_dir -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv enable_write_single_beats                                     -dirtag lq32_dq64_vdev16_short_enable_write_single_beats -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-
$WORKAREA/src/val/tof/hcw_sciov_test -tv lq32_dq64_vdev16 -tv short -tv enable_early_dir_int                                          -dirtag lq32_dq64_vdev16_short_early_dir_int             -simv_args +RAND_HQM_PP_CQ_TBCNT_BASE -simv_args-

####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+disable_wb_opt_cq_0                                           -dirtag q8_msix_msi_vf8_long_disable_wb_opt_cq_0
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+disable_wb_opt_cq_0+disable_cfg_pad_write_dir                 -dirtag q8_msix_msi_vf8_long_disable_wb_opt_cq_0_disable_cfg_pad_write_dir
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+disable_wb_opt_cq_0+enable_cfg_pad_first_write_dir            -dirtag q8_msix_msi_vf8_long_disable_wb_opt_cq_0_enable_cfg_pad_first_write_dir
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+disable_cfg_pad_write_dir                                     -dirtag q8_msix_msi_vf8_long_disable_cfg_pad_write_dir
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+disable_cfg_pad_write_ldb                                     -dirtag q8_msix_msi_vf8_long_disable_cfg_pad_write_ldb
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+disable_cfg_pad_write_dir+disable_cfg_pad_write_ldb           -dirtag q8_msix_msi_vf8_long_disable_cfg_pad_write_ldb_dir
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+enable_cfg_pad_first_write_dir                                -dirtag q8_msix_msi_vf8_long_enable_cfg_pad_first_write_dir
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+enable_cfg_pad_first_write_ldb                                -dirtag q8_msix_msi_vf8_long_enable_cfg_pad_first_write_ldb
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+enable_cfg_pad_first_write_dir+enable_cfg_pad_first_write_ldb -dirtag q8_msix_msi_vf8_long_enable_cfg_pad_first_write_ldb_dir
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+enable_write_single_beats                                     -dirtag q8_msix_msi_vf8_long_enable_write_single_beats
####AY_RM_VF_V30 hcw_pf_vf_test:q8+msix+msi+vf8+long+enable_early_dir_int                                          -dirtag q8_msix_msi_vf8_long_early_dir_int

$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv disable_wb_opt_cq_0 -tv enable_cfg_pad_write_dir                                 -dirtag q8_msix_long_disable_wb_opt_cq_0
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv disable_wb_opt_cq_0 -tv disable_cfg_pad_write_dir                                -dirtag q8_msix_long_disable_wb_opt_cq_0_disable_cfg_pad_write_dir
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv disable_wb_opt_cq_0 -tv enable_cfg_pad_write_dir -tv enable_cfg_pad_first_write_dir  -dirtag q8_msix_long_disable_wb_opt_cq_0_enable_cfg_pad_first_write_dir
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv disable_cfg_pad_write_dir                                                    -dirtag q8_msix_long_disable_cfg_pad_write_dir
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv disable_cfg_pad_write_ldb                                                    -dirtag q8_msix_long_disable_cfg_pad_write_ldb
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv disable_cfg_pad_write_dir -tv disable_cfg_pad_write_ldb                          -dirtag q8_msix_long_disable_cfg_pad_write_ldb_dir
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv enable_cfg_pad_first_write_dir -tv enable_cfg_pad_write_dir                      -dirtag q8_msix_long_enable_cfg_pad_first_write_dir
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv enable_cfg_pad_first_write_ldb -tv enable_cfg_pad_write_ldb                      -dirtag q8_msix_long_enable_cfg_pad_first_write_ldb
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv enable_cfg_pad_first_write_dir -tv enable_cfg_pad_first_write_ldb -tv enable_cfg_pad_write_dir -tv enable_cfg_pad_write_ldb  -dirtag q8_msix_long_enable_cfg_pad_first_write_ldb_dir
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv enable_write_single_beats -tv enable_cfg_pad_write_dir -tv enable_cfg_pad_write_ldb  -dirtag q8_msix_long_enable_write_single_beats
$WORKAREA/src/val/tof/hcw_pf_test -tv q8_msix -tv long -tv enable_early_dir_int                                                         -dirtag q8_msix_long_early_dir_int
