<div id="pf52" class="pf w0 h0" data-page-no="52"><div class="pc pc52 w0 h0"><img class="bi x13 y194 w2 h20" alt="" src="bg52.png"/><div class="t m0 x13 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">CHAPTER<span class="_ _2"> </span>6.<span class="_ _22"> </span>THE<span class="_ _2"> </span>R<span class="_ _2c"></span>V32I<span class="_ _2"> </span>ISA</div><div class="t m0 x13 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">least<span class="_ _a"> </span>signiﬁcant<span class="_ _d"> </span>byte<span class="_ _a"> </span>from<span class="_ _a"> </span>register<span class="_ _3"> </span><span class="ff5">rs1<span class="_ _a"> </span></span>into<span class="_ _a"> </span>a<span class="_ _a"> </span>single<span class="_ _3"> </span>memory<span class="_ _a"> </span>p<span class="_ _4"></span>osition,<span class="_ _a"> </span>indicated<span class="_ _3"> </span>b<span class="_ _1"></span>y</div><div class="t m0 x13 h7 yed ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _5"> </span>calculated<span class="_ _5"> </span>address.<span class="_ _c"> </span>Figure<span class="_ _5"> </span>6.11<span class="_ _5"> </span>illustrates<span class="_ _5"> </span>a<span class="_ _5"> </span><span class="ff5">byte<span class="_ _2"> </span></span>v<span class="_ _7"></span>alue<span class="_ _2"> </span>from<span class="_ _5"> </span><span class="ff5">a0<span class="_ _5"> </span></span>b<span class="_ _4"></span>eing stored<span class="_ _2"> </span>in<span class="_ _8"></span>to</div><div class="t m0 x13 h7 yee ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _a"> </span>main<span class="_ _d"> </span>memory<span class="_ _a"> </span>by<span class="_ _d"> </span>a<span class="_ _a"> </span><span class="ff5">sb<span class="_ _a"> </span></span>instruction.<span class="_ _1b"> </span>In<span class="_ _a"> </span>this<span class="_ _a"> </span>example,<span class="_ _3"> </span>the<span class="_ _d"> </span>data<span class="_ _a"> </span>(a<span class="_ _a"> </span>single<span class="_ _a"> </span><span class="ff5">byte</span>)<span class="_ _a"> </span>is</div><div class="t m0 x13 h7 y116 ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _4"></span>eing<span class="_ _2"> </span>stored<span class="_ _d"> </span>on<span class="_ _a"> </span>a<span class="_ _d"> </span>single<span class="_ _d"> </span>memory<span class="_ _a"> </span>lo<span class="_ _4"></span>cation,<span class="_ _2"> </span>at<span class="_ _a"> </span>address<span class="_ _d"> </span><span class="ff5">8000</span>.<span class="_ _1f"> </span>The<span class="_ _d"> </span>memory<span class="_ _d"> </span>address<span class="_ _a"> </span>is</div><div class="t m0 x13 h7 y29d ff3 fs4 fc0 sc0 ls0 ws0">calculated<span class="_ _5"> </span>by<span class="_ _5"> </span>adding<span class="_ _2"> </span>the<span class="_ _2"> </span>immediate<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>(<span class="ff5">0</span>)<span class="_ _2"> </span>to<span class="_ _5"> </span>the<span class="_ _2"> </span>conten<span class="_ _8"></span>ts<span class="_ _2"> </span>of<span class="_ _5"> </span>register<span class="_ _2"> </span><span class="ff5">a2<span class="_ _2"> </span></span>(8000</div><div class="t m0 x12f h11 y29e ffc fs7 fc0 sc0 ls0 ws0">10</div><div class="t m0 x96 h7 y29d ff3 fs4 fc0 sc0 ls0 ws0">).</div><div class="c xa ye35 w1b h8a"><div class="t m0 xdf h8c yda4 ff93 fs34 fc0 sc0 ls0 ws0">…<span class="_ _b5"></span>…</div><div class="t m0 x128 h8b yda3 ff94 fs33 fc2 sc0 ls2 ws0">08</div><div class="t m0 xf9 h8d yda5 ff95 fs35 fc0 sc0 ls3 ws0">8000<span class="_ _1b"> </span>8001<span class="_ _2d"> </span>8002<span class="_ _2d"> </span>8003</div><div class="t m0 xec h8e yda6 ff94 fs33 fc2 sc0 ls2 ws0">0E<span class="_ _3f"> </span>01<span class="_ _3f"> </span>08<span class="_ _b6"></span>0A<span class="_ _b7"> </span><span class="ff95 fs36 fc0 ls4">a0</span></div><div class="t m0 xf8 h8f yda7 ff96 fs33 fc0 sc0 ls5 ws0">Main<span class="_ _3a"> </span><span class="ls0">Memor<span class="_ _4"></span>y</span></div><div class="t m0 xd4 h90 yda8 ff95 fs33 fc0 sc0 ls0 ws0">sb a0, 0(a2)</div><div class="t m0 xec h8e yda9 ff94 fs33 fc2 sc0 ls2 ws0">00<span class="_ _3f"> </span>1F<span class="_ _36"> </span>40<span class="_ _b6"></span>00<span class="_ _b8"> </span><span class="ff95 fs36 fc0 ls4">a2</span></div><div class="t m0 x12d h8c yda4 ff93 fs34 fc0 sc0 ls0 ws0">…</div><div class="t m0 x12d h8c ydaa ff93 fs34 fc0 sc0 ls0 ws0">…</div><div class="t m0 xbe h8f ydab ff96 fs33 fc0 sc0 ls0 ws0">Regist<span class="_ _4"></span>ers</div><div class="t m0 x9c h91 ydac ff97 fs34 fc0 sc0 ls6 ws0">8000</div><div class="t m0 xf5 h92 ydad ff97 fs37 fc0 sc0 ls7 ws0">10</div><div class="t m0 x30 h8c yda4 ff93 fs34 fc0 sc0 ls0 ws0">…<span class="_ _25"> </span>…<span class="_ _bd"></span>…</div></div><div class="t m0 x13 h7 ye36 ff3 fs4 fc0 sc0 ls0 ws0">Figure<span class="_ _12"> </span>6.11:<span class="_ _3"> </span>Example<span class="_ _12"> </span>of a<span class="_ _12"> </span><span class="ff5">byte<span class="_ _12"> </span></span>v<span class="_ _8"></span>alue (<span class="ff5">0x08</span>)<span class="_ _12"> </span>b<span class="_ _4"></span>eing<span class="_ _12"> </span>stored<span class="_ _13"> </span>b<span class="_ _1"></span>y<span class="_ _12"> </span>the store<span class="_ _12"> </span>byte<span class="_ _12"> </span>instruction</div><div class="t m0 x14 h7 ye37 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span>store<span class="_ _d"> </span>byte<span class="_ _2"> </span>instruction<span class="_ _d"> </span>is<span class="_ _d"> </span>used<span class="_ _2"> </span>to<span class="_ _d"> </span>store<span class="_ _d"> </span><span class="ff5">char<span class="_ _d"> </span></span>and<span class="_ _d"> </span><span class="ff5">unsigned<span class="_ _11"> </span>char<span class="_ _d"> </span></span>C<span class="_ _d"> </span>datatype</div><div class="t m0 x13 h7 ye38 ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _8"></span>alues<span class="_ _2"> </span>in<span class="_ _1"></span>to<span class="_ _2"> </span>memory<span class="_ _7"></span>.</div><div class="t m0 x13 ha ye39 ff6 fs6 fc0 sc0 ls0 ws0">6.6.3<span class="_ _17"> </span>Data<span class="_ _c"> </span>mo<span class="_ _8"></span>vemen<span class="_ _7"></span>t<span class="_ _c"> </span>pseudo-instructions</div><div class="t m0 x13 h7 ye3a ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _a"> </span><span class="ff7">copy<span class="_ _3"> </span>register<span class="_ _f"> </span>instruction<span class="_ _a"> </span></span>(<span class="ff5">mv</span>)<span class="_ _3"> </span>is<span class="_ _a"> </span>a<span class="_ _3"> </span>pseudo-instruction<span class="_ _a"> </span>that<span class="_ _a"> </span>copies<span class="_ _3"> </span>the<span class="_ _a"> </span>v<span class="_ _8"></span>alue</div><div class="t m0 x13 h7 ye3b ff3 fs4 fc0 sc0 ls0 ws0">from<span class="_ _2"> </span>one<span class="_ _2"> </span>register<span class="_ _2"> </span>in<span class="_ _1"></span>to<span class="_ _2"> </span>another<span class="_ _2"> </span>one.<span class="_ _3"> </span>The<span class="_ _2"> </span>assembly<span class="_ _2"> </span>syn<span class="_ _8"></span>tax<span class="_ _2"> </span>for<span class="_ _2"> </span>this<span class="_ _2"> </span>instruction<span class="_ _2"> </span>is</div><div class="t m0 x13 h8 ye3c ff5 fs4 fc0 sc0 ls0 ws0">mv<span class="_ _11"> </span>rd,<span class="_ _e"> </span>rs</div><div class="t m0 x13 h7 ye3d ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _2"> </span><span class="ff5">rd<span class="_ _2"> </span></span>indicates<span class="_ _2"> </span>the<span class="_ _2"> </span>target<span class="_ _2"> </span>register<span class="_ _2"> </span>and<span class="_ _2"> </span><span class="ff5">rs<span class="_ _2"> </span></span>indicates<span class="_ _2"> </span>the<span class="_ _2"> </span>source<span class="_ _2"> </span>register.</div><div class="t m0 x14 h7 ye3e ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _c"> </span><span class="ff7">load<span class="_ _e"> </span>immediate<span class="_ _e"> </span>instruction<span class="_ _f"> </span></span>(<span class="ff5">li</span>)<span class="_ _c"> </span>is<span class="_ _f"> </span>a<span class="_ _c"> </span>pseudo-instruction<span class="_ _f"> </span>that<span class="_ _c"> </span>loads<span class="_ _f"> </span>an</div><div class="t m0 x13 h7 ye3f ff3 fs4 fc0 sc0 ls0 ws0">immediate<span class="_ _c"> </span>v<span class="_ _8"></span>alue<span class="_ _f"> </span>into<span class="_ _c"> </span>a<span class="_ _f"> </span>register.<span class="_ _24"> </span>As<span class="_ _c"> </span>discussed<span class="_ _f"> </span>in<span class="_ _f"> </span>Section<span class="_ _f"> </span>6.5.2,<span class="_ _11"> </span>dep<span class="_ _4"></span>ending<span class="_ _c"> </span>on<span class="_ _c"> </span>the</div><div class="t m0 x13 h7 ye40 ff3 fs4 fc0 sc0 ls0 ws0">immediate<span class="_ _d"> </span>v<span class="_ _8"></span>alue,<span class="_ _d"> </span>the<span class="_ _a"> </span>assem<span class="_ _1"></span>bler<span class="_ _d"> </span>may<span class="_ _2"> </span>conv<span class="_ _8"></span>ert<span class="_ _d"> </span>this<span class="_ _d"> </span>pseudo-instruction<span class="_ _a"> </span>in<span class="_ _1"></span>to<span class="_ _d"> </span>a<span class="_ _d"> </span>single<span class="_ _d"> </span>or</div><div class="t m0 x13 h7 ye41 ff3 fs4 fc0 sc0 ls0 ws0">m<span class="_ _1"></span>ultiple<span class="_ _2"> </span>mac<span class="_ _1"></span>hine<span class="_ _2"> </span>instructions.<span class="_ _3"> </span>The<span class="_ _2"> </span>assembly<span class="_ _2"> </span>syn<span class="_ _8"></span>tax<span class="_ _2"> </span>for<span class="_ _2"> </span>this<span class="_ _2"> </span>instruction<span class="_ _2"> </span>is</div><div class="t m0 x13 h8 ye42 ff5 fs4 fc0 sc0 ls0 ws0">li<span class="_ _11"> </span>rd,<span class="_ _e"> </span>imm</div><div class="t m0 x13 h7 ye43 ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _5"> </span><span class="ff5">rd<span class="_ _2"> </span></span>indicates<span class="_ _5"> </span>the<span class="_ _2"> </span>target<span class="_ _5"> </span>register<span class="_ _2"> </span>and<span class="_ _2"> </span><span class="ff5">imm<span class="_ _5"> </span></span>the<span class="_ _2"> </span>immediate<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>to<span class="_ _5"> </span>b<span class="_ _4"></span>e<span class="_ _5"> </span>loaded<span class="_ _2"> </span>into</div><div class="t m0 x13 h7 ye44 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>target<span class="_ _2"> </span>register.</div><div class="t m0 x14 h7 ye45 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _d"> </span><span class="ff7">load<span class="_ _c"> </span>address<span class="_ _3"> </span>instruction<span class="_ _a"> </span></span>(<span class="ff5">la</span>)<span class="_ _d"> </span>is<span class="_ _a"> </span>a<span class="_ _a"> </span>pseudo-instruction<span class="_ _d"> </span>that<span class="_ _a"> </span>loads<span class="_ _d"> </span>a<span class="_ _a"> </span>32-bit</div><div class="t m0 x13 h7 ye46 ff3 fs4 fc0 sc0 ls0 ws0">address, indicated by a label,<span class="_ _5"> </span>into a register.<span class="_ _3"> </span>The assem<span class="_ _1"></span>bly syntax for this instruction</div><div class="t m0 x13 h7 ye47 ff3 fs4 fc0 sc0 ls0 ws0">is</div><div class="t m0 x13 h8 ye48 ff5 fs4 fc0 sc0 ls0 ws0">la<span class="_ _11"> </span>rd,<span class="_ _e"> </span>symbol</div><div class="t m0 x13 h7 ye49 ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _2"> </span><span class="ff5">rd<span class="_ _2"> </span></span>indicates<span class="_ _2"> </span>the<span class="_ _2"> </span>target<span class="_ _2"> </span>register<span class="_ _2"> </span>and<span class="_ _2"> </span><span class="ff5">symbol<span class="_ _2"> </span></span>the<span class="_ _2"> </span>name<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>lab<span class="_ _4"></span>el.</div><div class="t m0 x14 h7 ye4a ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _d"> </span><span class="ff7">load<span class="_ _c"> </span>global<span class="_ _c"> </span>instructions<span class="_ _a"> </span></span>are<span class="_ _a"> </span>a<span class="_ _d"> </span>set<span class="_ _a"> </span>of<span class="_ _a"> </span>pseudo-instructions<span class="_ _a"> </span>to<span class="_ _a"> </span>facilitate<span class="_ _a"> </span>the</div><div class="t m0 x13 h7 ye4b ff3 fs4 fc0 sc0 ls0 ws0">load<span class="_ _3"> </span>of<span class="_ _c"> </span>v<span class="_ _8"></span>alues<span class="_ _c"> </span>from<span class="_ _c"> </span>memory<span class="_ _3"> </span>p<span class="_ _4"></span>ositions<span class="_ _3"> </span>that<span class="_ _c"> </span>are<span class="_ _c"> </span>identiﬁed<span class="_ _3"> </span>b<span class="_ _1"></span>y<span class="_ _3"> </span>lab<span class="_ _4"></span>els.<span class="_ _22"> </span>The<span class="_ _3"> </span>assembly</div><div class="t m0 x13 h7 ye4c ff3 fs4 fc0 sc0 ls0 ws0">syn<span class="_ _1"></span>tax<span class="_ _2"> </span>for<span class="_ _2"> </span>these<span class="_ _2"> </span>instructions<span class="_ _2"> </span>is</div><div class="t m0 x13 h8 ye4d ff5 fs4 fc0 sc0 ls0 ws0">l{w|h|hu|b|bu}<span class="_ _11"> </span>rd,<span class="_ _e"> </span>symbol</div><div class="t m0 x13 h7 ye4e ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _f"> </span><span class="ff5">rd<span class="_ _f"> </span></span>indicates<span class="_ _f"> </span>the<span class="_ _f"> </span>target<span class="_ _f"> </span>register<span class="_ _f"> </span>and<span class="_ _f"> </span><span class="ff5">symbol<span class="_ _f"> </span></span>the<span class="_ _f"> </span>name<span class="_ _f"> </span>of<span class="_ _f"> </span>the<span class="_ _f"> </span>lab<span class="_ _4"></span>el.<span class="_ _24"> </span>As<span class="_ _c"> </span>an</div><div class="t m0 x13 h7 ye4f ff3 fs4 fc0 sc0 ls0 ws0">example,<span class="_ _2"> </span>instruction</div><div class="t m0 x13 h8 ye50 ff5 fs4 fc0 sc0 ls0 ws0">lh<span class="_ _11"> </span>a0,<span class="_ _e"> </span>var_x</div><div class="t m0 x13 h7 ye51 ff3 fs4 fc0 sc0 ls0 ws0">loads<span class="_ _2"> </span>a<span class="_ _d"> </span><span class="ff5">halfword<span class="_ _d"> </span></span>datat<span class="_ _8"></span>yp<span class="_ _4"></span>e<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _d"> </span>from<span class="_ _d"> </span>the<span class="_ _2"> </span>memory<span class="_ _d"> </span>p<span class="_ _4"></span>ositions<span class="_ _2"> </span>starting<span class="_ _2"> </span>at<span class="_ _d"> </span>the<span class="_ _d"> </span>address</div><div class="t m0 x13 h7 ye52 ff3 fs4 fc0 sc0 ls0 ws0">asso<span class="_ _4"></span>ciated<span class="_ _d"> </span>with<span class="_ _a"> </span>lab<span class="_ _4"></span>el<span class="_ _a"> </span>“<span class="ff5">var<span class="_ _d"> </span>x</span>”.<span class="_ _2d"> </span>The<span class="_ _a"> </span>loaded<span class="_ _a"> </span>v<span class="_ _8"></span>alue<span class="_ _a"> </span>is<span class="_ _a"> </span>stored<span class="_ _a"> </span>into<span class="_ _a"> </span>register<span class="_ _a"> </span><span class="ff5">a0</span>.<span class="_ _1b"> </span>Since<span class="_ _a"> </span>a</div><div class="t m0 x13 h7 ye53 ff3 fs4 fc0 sc0 ls0 ws0">lab<span class="_ _4"></span>el represen<span class="_ _1"></span>ts a<span class="_ _5"> </span>32-bit<span class="_ _5"> </span>address<span class="_ _5"> </span>and<span class="_ _5"> </span>may not b<span class="_ _4"></span>e enco<span class="_ _4"></span>ded as<span class="_ _5"> </span>an<span class="_ _5"> </span>immediate<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>on a</div><div class="t m0 x13 h7 ye54 ff3 fs4 fc0 sc0 ls0 ws0">load<span class="_ _2"> </span>instruction</div><div class="t m0 x11 h11 ye55 ffc fs7 fc0 sc0 ls0 ws0">10</div><div class="t m0 x2a h7 ye54 ff3 fs4 fc0 sc0 ls0 ws0">,<span class="_ _2"> </span>the<span class="_ _d"> </span>assembler<span class="_ _2"> </span>may<span class="_ _5"> </span>generate<span class="_ _d"> </span>multiple<span class="_ _2"> </span>R<span class="_ _2c"></span>V32I<span class="_ _2"> </span>machine<span class="_ _2"> </span>instructions</div><div class="t m0 x13 h7 ye56 ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _2"> </span>perform<span class="_ _2"> </span>the<span class="_ _2"> </span>load<span class="_ _2"> </span>op<span class="_ _4"></span>eration.<span class="_ _3"> </span>In<span class="_ _2"> </span>this<span class="_ _2"> </span>case,<span class="_ _2"> </span>it<span class="_ _5"> </span>ﬁrst<span class="_ _2"> </span>generates<span class="_ _2"> </span>instructions<span class="_ _2"> </span>to<span class="_ _2"> </span>load<span class="_ _2"> </span>the</div><div class="t m0 x7d h1e y21b ff12 fse fc0 sc0 ls0 ws0">10</div><div class="t m0 x14 h1f y21c ff13 fsf fc0 sc0 ls0 ws0">The<span class="_ _13"> </span>immediate<span class="_ _38"> </span>ﬁeld<span class="_ _13"> </span>(<span class="ff28">imm</span>)<span class="_ _38"> </span>of<span class="_ _13"> </span>load<span class="_ _38"> </span>and<span class="_ _13"> </span>store<span class="_ _38"> </span>instructions<span class="_ _38"> </span>are<span class="_ _13"> </span>limited<span class="_ _38"> </span>to<span class="_ _13"> </span>v<span class="_ _1"></span>alues<span class="_ _13"> </span>that<span class="_ _38"> </span>can<span class="_ _13"> </span>b<span class="_ _4"></span>e repre-</div><div class="t m0 x13 h1f y61 ff13 fsf fc0 sc0 ls0 ws0">sented as<span class="_ _5"> </span>12-bit<span class="_ _38"> </span>tw<span class="_ _8"></span>o’s-complement<span class="_ _38"> </span>num<span class="_ _8"></span>b<span class="_ _4"></span>ers.</div><div class="t m0 x43 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _c"> </span>August<span class="_ _5"> </span>21,<span class="_ _d"> </span>2021)<span class="_ _6f"> </span>68</span></div><a class="l" href="#pf52" data-dest-detail='[82,"XYZ",136.063,704.226,null]'><div class="d m1" style="border-style:none;position:absolute;left:269.335000px;bottom:745.896000px;width:19.704000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:245.404000px;bottom:709.753000px;width:73.025000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,767.979,null]'><div class="d m1" style="border-style:none;position:absolute;left:326.552000px;bottom:508.364000px;width:82.385000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,767.979,null]'><div class="d m1" style="border-style:none;position:absolute;left:358.361000px;bottom:442.420000px;width:82.386000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf47" data-dest-detail='[71,"XYZ",90.709,347.482,null]'><div class="d m1" style="border-style:none;position:absolute;left:397.011000px;bottom:431.018000px;width:22.471000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,767.979,null]'><div class="d m1" style="border-style:none;position:absolute;left:353.363000px;bottom:419.063000px;width:82.386000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:355.624000px;bottom:365.347000px;width:72.983000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,767.979,null]'><div class="d m1" style="border-style:none;position:absolute;left:337.183000px;bottom:340.611000px;width:82.386000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,767.979,null]'><div class="d m1" style="border-style:none;position:absolute;left:347.127000px;bottom:263.265000px;width:86.315000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:411.345000px;bottom:119.968000px;width:72.769000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf52" data-dest-detail='[82,"XYZ",151.306,89.795,null]'><div class="d m1" style="border-style:none;position:absolute;left:203.967000px;bottom:108.012000px;width:10.433000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:185.308000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
