[Inputs]
CLK50MHz
RST
S0
S1
S2
[Outputs]
=Q[4:0]=
[BiDir]
[ATTRIBUTES]
VeriModel FINAL_EXAM

