# testlist generated on 2024-07-24 07:13 GMT
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoadd.d-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoadd.d-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoadd.d
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoadd.d-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoadd.w-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoadd.w-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoadd.w
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoadd.w-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoand.d-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoand.d-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoand.d
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoand.d-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoand.w-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoand.w-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoand.w
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoand.w-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomax.d-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amomax.d-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amomax.d
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomax.d-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomax.w-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amomax.w-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amomax.w
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomax.w-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomaxu.d-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amomaxu.d-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amomaxu.d
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomaxu.d-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomaxu.w-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amomaxu.w-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amomaxu.w
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomaxu.w-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomin.d-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amomin.d-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amomin.d
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomin.d-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomin.w-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amomin.w-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amomin.w
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomin.w-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amominu.d-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amominu.d-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amominu.d
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amominu.d-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amominu.w-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amominu.w-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amominu.w
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amominu.w-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoor.d-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoor.d-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoor.d
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoor.d-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoor.w-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoor.w-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoor.w
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoor.w-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoswap.d-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoswap.d-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoswap.d
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoswap.d-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoswap.w-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoswap.w-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoswap.w
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoswap.w-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoxor.d-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoxor.d-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoxor.d
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoxor.d-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoxor.w-01.S:
  commit_id: 522da8ce564e25d002952d91052b0e9dc242c028
  work_dir: /workspace/output/riscof_work/rv64i_m/A/src/amoxor.w-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IA
  coverage_labels:
  - amoxor.w
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoxor.w-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/add-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/add-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - add
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/add-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addi-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/addi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - addi
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addi-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addiw-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/addiw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - addiw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addiw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addw-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/addw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - addw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/and-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/and-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - and
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/and-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/andi-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/andi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - andi
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/andi-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/auipc-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/auipc-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - auipc
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/auipc-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/beq-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/beq-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - beq
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/beq-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bge-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/bge-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - bge
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bge-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bgeu-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/bgeu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - bgeu
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bgeu-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/blt-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/blt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - blt
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/blt-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bltu-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/bltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - bltu
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bltu-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bne-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/bne-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - bne
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bne-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/fence-01.S:
  commit_id: 81c7a2b769baa2f33f40bc5455299b1362b5d125
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/fence-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - fence
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/fence-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jal-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/jal-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - jal
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jal-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jalr-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/jalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - jalr
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jalr-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lb-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/lb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - lb-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lb-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lbu-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/lbu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - lbu-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lbu-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ld-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/ld-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - ld-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ld-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lh-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/lh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - lh-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lh-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lhu-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/lhu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - lhu-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lhu-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lui-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/lui-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - lui
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lui-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lw-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/lw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - lw-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lw-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lwu-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/lwu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - lwu-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lwu-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/misalign1-jalr-01.S:
  commit_id: 0c4cdffe19b1a48d9fec8590c8817af2ff924a37
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/misalign1-jalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - misalign1-jalr
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/misalign1-jalr-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/or-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/or-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - or
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/or-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ori-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/ori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - ori
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ori-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sb-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sb-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sb-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sd-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sd-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sd-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sd-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sh-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sh-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sh-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sll-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sll-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sll
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sll-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slli-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/slli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - slli
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slli-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slliw-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/slliw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - slliw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slliw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sllw-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sllw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sllw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sllw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slt-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/slt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - slt
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slt-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slti-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/slti-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - slti
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slti-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltiu-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sltiu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sltiu
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltiu-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltu-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sltu
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltu-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sra-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sra-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sra
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sra-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srai-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/srai-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - srai
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srai-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraiw-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sraiw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sraiw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraiw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraw-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sraw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sraw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srl-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/srl-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - srl
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srl-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srli-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/srli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - srli
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srli-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srliw-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/srliw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - srliw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srliw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srlw-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/srlw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - srlw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srlw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sub-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sub-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sub
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sub-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/subw-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/subw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - subw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/subw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sw-align-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/sw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - sw-align
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sw-align-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xor-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/xor-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - xor
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xor-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xori-01.S:
  commit_id: b91f98f3a0e908bad4680c2e3901fbc24b63a563
  work_dir: /workspace/output/riscof_work/rv64i_m/I/src/xori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I
  coverage_labels:
  - xori
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xori-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/div-01.S:
  commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/div-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - div
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/div-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divu-01.S:
  commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/divu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - divu
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divu-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divuw-01.S:
  commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/divuw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - divuw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divuw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divw-01.S:
  commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/divw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - divw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mul-01.S:
  commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/mul-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - mul
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mul-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulh-01.S:
  commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/mulh-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - mulh
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulh-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhsu-01.S:
  commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/mulhsu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - mulhsu
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhsu-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhu-01.S:
  commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/mulhu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - mulhu
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhu-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulw-01.S:
  commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/mulw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - mulw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/rem-01.S:
  commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/rem-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - rem
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/rem-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remu-01.S:
  commit_id: 4e61c25bdd4ec4e7b9894a6c85a997b496a83bb2
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/remu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - remu
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remu-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remuw-01.S:
  commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/remuw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - remuw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remuw-01.S
/workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remw-01.S:
  commit_id: 9b503d7890296e53aa8a06e49ebef3c61ce5d3fd
  work_dir: /workspace/output/riscof_work/rv64i_m/M/src/remw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64IM
  coverage_labels:
  - remw
  test_path: /workspace/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remw-01.S
