<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Cache_Management by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:31:39 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Cache Management - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Cache_Management","wgTitle":"Cache Management","wgCurRevisionId":88995,"wgRevisionId":88995,"wgArticleId":41,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Codec Engine","Cache"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Cache_Management","wgRelevantArticleId":41,"wgRequestId":"c80f87ee58db032cb321874f","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Cache_Management rootpage-Cache_Management skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Cache Management</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#What_Should_I_know_about_Cache_Coherence.3F"><span class="tocnumber">1</span> <span class="toctext">What Should I know about Cache Coherence?</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#General_Conventions"><span class="tocnumber">1.1</span> <span class="toctext">General Conventions</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Input_Buffers_.28application_captures.2Fgenerates_the_buffer_and_passes_it_to_the_algorithm.29"><span class="tocnumber">1.2</span> <span class="toctext">Input Buffers (application captures/generates the buffer and passes it to the algorithm)</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Output_buffers_.28algorithm_processes_the_input_buffers_and_generates_output_buffers_for_the_application.29"><span class="tocnumber">1.3</span> <span class="toctext">Output buffers (algorithm processes the input buffers and generates output buffers for the application)</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Input.2FOutput_Buffers_.28application_and.2For_algorithm_can_read_and.2For_write_to_the_buffer.29"><span class="tocnumber">1.4</span> <span class="toctext">Input/Output Buffers (application and/or algorithm can read and/or write to the buffer)</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#DMA-Related"><span class="tocnumber">1.5</span> <span class="toctext">DMA-Related</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Common_Cache_errors"><span class="tocnumber">1.6</span> <span class="toctext">Common Cache errors</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Codec_Engine_Cache_Maintenance"><span class="tocnumber">2</span> <span class="toctext">Codec Engine Cache Maintenance</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#See_Also"><span class="tocnumber">3</span> <span class="toctext">See Also</span></a></li>
</ul>
</div>

<h2><span id="What_Should_I_know_about_Cache_Coherence?"></span><span class="mw-headline" id="What_Should_I_know_about_Cache_Coherence.3F">What Should I know about Cache Coherence?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit&amp;section=1" title="Edit section: What Should I know about Cache Coherence?">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following are common customer issues in DaVinci and OMAP environments, though they're present in any multi-core system which utilizes cache.
</p>
<h3><span class="mw-headline" id="General_Conventions">General Conventions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit&amp;section=2" title="Edit section: General Conventions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Definitions:
<ul><li>cache writeback - <b>Wb</b></li>
<li>cache invalidate - <b>Inv</b></li>
<li>cache writeback-invalidate - <b>WbInv</b></li></ul></li>
<li>The application and/or framework manage cache.  The XDAIS algorithm does not directly manage cache, although it may indicate how it accessed memory so the app/framework know how to behave.</li>
<li>An XDAIS algorithm pre-condition for cached buffers, is that all buffers it receives (IN, OUT, and IN/OUT) must be cache-evicted.  Stated another way, the physical memory must contain the buffer's "latest" contents, and the cache must be <b>Inv'd</b>.</li></ul>
<h3><span id="Input_Buffers_(application_captures/generates_the_buffer_and_passes_it_to_the_algorithm)"></span><span class="mw-headline" id="Input_Buffers_.28application_captures.2Fgenerates_the_buffer_and_passes_it_to_the_algorithm.29">Input Buffers (application captures/generates the buffer and passes it to the algorithm)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit&amp;section=3" title="Edit section: Input Buffers (application captures/generates the buffer and passes it to the algorithm)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Before calling into an algorithm (e.g. <code>process()</code>, <code>control()</code>, any IMOD fxn):
<ul><li>The application (e.g. GPP app) must <b>make the physical memory coherent with any cache</b> before each <code>process()</code>/<code>control()</code> call. It must also <b>Inv</b> any input buffers.  (Note that if any buffers are not cached to the application, these cache operations are not needed.)
<ul><li>If the input buffer was filled with CPU writes, the buffer must be <b>WbInv</b>.</li>
<li>If the input buffer was filled by HW that doesn't go through cache (e.g. DMA writes by a driver), the buffer need only be <b>Inv</b>.</li></ul></li>
<li>Note that <a href="Category_Codec_Engine.html" title="Category:Codec Engine">Codec Engine</a> <i>doesn't</i> perform any of these steps in any of the VISA stubs.  Primarily, this is because Codec Engine doesn't know how the buffer was filled, so it can't know the Right Thing to Do.
<ul><li>If this is not done correctly, the remote algorithm CPU/DMA accesses may access incoherent data in external memory, with no ability to <b>Wb</b> the application processor's cache.</li></ul></li>
<li>If the algorithm runs on a different processor than the app, the algorithm processor must <b>Inv</b> the input buffers before each <code>process()</code>/<code>control()</code> call.</li>
<li>Note that Codec Engine performs this <b>Inv</b> in the VISA skeletons.
<ul><li>If this is not done correctly, the algorithm's CPU reads may obtain stale data from its cache.</li></ul></li></ul></li>
<li>After the call into the algorithm returns, input buffers need no further cache maintenance.  The rationale is that input buffers are read-only to the algorithm, so there will be no writes in the cache lines.</li></ul>
<h3><span id="Output_buffers_(algorithm_processes_the_input_buffers_and_generates_output_buffers_for_the_application)"></span><span class="mw-headline" id="Output_buffers_.28algorithm_processes_the_input_buffers_and_generates_output_buffers_for_the_application.29">Output buffers (algorithm processes the input buffers and generates output buffers for the application)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit&amp;section=4" title="Edit section: Output buffers (algorithm processes the input buffers and generates output buffers for the application)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Before calling into an algorithm, the application must <b>Inv</b> any output buffers.  (Again, if any buffers are not cached to the application, these cache operations are not needed.)</li>
<li>After the algorithm returns:
<ul><li>The application must make the output buffers <b>coherent with respect to physical memory and cache</b>.
<ul><li>If it's unknown <i>how</i> the algorithm accessed the buffer, it's <i>always</i> safe (though possibly unnecessary) to <b>Wb</b> the output buffer.  If the algorithm filled the output buffer with CPU writes, the <b>Wb</b> is necessary.  If it was filled via HW (e.g. DMA), the <b>Wb</b> will do nothing since the buffer was <b>Inv</b> before the call, and there will be no dirty cache writes.</li>
<li>In XDM 1.x, the <a rel="nofollow" class="external text" href="http://software-dl.ti.com/dsps/dsps_public_sw/sdo_sb/targetcontent/xdais/6_24/exports/xdais_6_24/docs/html/struct_x_d_m1___single_buf_desc.html"><code>XDM1_SingleBufDesc</code></a> data type (and by extension <a rel="nofollow" class="external text" href="http://software-dl.ti.com/dsps/dsps_public_sw/sdo_sb/targetcontent/xdais/6_24/exports/xdais_6_24/docs/html/struct_x_d_m1___buf_desc.html"><code>XDM1_BufDesc</code></a>) provides an <code>.accessMask</code> field describing how the algorithm accessed the buffer.  The application can utilize this field to avoid unnecessary <b>Wb</b>.</li>
<li>If the algorithm runs on a different processor than the application, the <i>algorithm</i> processor must also <b>Wb</b> the output buffers to provide them to the application processor.
<ul><li>Note that, as above, if the <i>algorithm</i> processor knows the algorithm didn't write to the output buffer using CPU (e.g. via <code>XDM1_SingleBufDesc.accessMask</code>), it can avoid this unnecessary <b>Wb</b>.</li>
<li>Note that Codec Engine performs this <b>Wb</b> in the remote processor's VISA skeletons.  And in the XDM 1.x VISA skeletons, it uses the <code>.accessMask</code> to determine whether the <b>Wb</b> is needed.</li></ul></li>
<li>Note that, if the algorithm runs on a remote processor, the <i>application's</i> <b>Wb</b> call will be a no-op since no cache lines will be dirty.</li>
<li>If this is not done correctly, the application may access stale data resident in its cache.</li></ul></li></ul></li></ul>
<h3><span id="Input/Output_Buffers_(application_and/or_algorithm_can_read_and/or_write_to_the_buffer)"></span><span class="mw-headline" id="Input.2FOutput_Buffers_.28application_and.2For_algorithm_can_read_and.2For_write_to_the_buffer.29">Input/Output Buffers (application and/or algorithm can read and/or write to the buffer)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit&amp;section=5" title="Edit section: Input/Output Buffers (application and/or algorithm can read and/or write to the buffer)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Generally,
<ul><li>Before calling the algorithm, manage the buffers like IN buffers.</li>
<li>After calling the algorithm, manage the buffers like OUT buffers.</li></ul></li></ul>
<h3><span class="mw-headline" id="DMA-Related">DMA-Related</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit&amp;section=6" title="Edit section: DMA-Related">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>If the GPP or DSP uses DMA to access the shared buffers, then there is more work to ensure coherence. 
XDAIS provides some Rules for frameworks: DMA Rules 6, 7 and 8. (See: <a rel="nofollow" class="external free" href="http://www-s.ti.com/sc/techlit/spru352">http://www-s.ti.com/sc/techlit/spru352</a>)
</p>
<ul><li>C6000 algorithms must not issue any CPU read/writes to buffers in external memory that are involved in DMA transfers. This also applies to the input buffers passed to the algorithm through its algorithm interface.</li>
<li>All "application side input and output buffers" that are passed as arguments to the algorithm process functions must be:
<ul><li>aligned on a cache line boundary (128-byte cache line size for L2 Cache on C6000) and</li>
<li>be a multiple of the cache line length in size.</li></ul></li></ul>
<p>Note that: if these alignment and size constraints are violated, then any data object allocated adjacent to the the application buffer will be sharing a cache line with a portion of the app-buffer.  This has the potential to corrupt the portion of the app buffer residing in the shared cache-line. Corruption may happen as a side-effect of Cache Controller writing back the shared cache line to evict it while it was dirty  due to (valid) CPU write accesses to the non-app-buffer data objects. This would be a very nasty bug to track! 
</p>
<h3><span class="mw-headline" id="Common_Cache_errors">Common Cache errors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit&amp;section=7" title="Edit section: Common Cache errors">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Finally, for completeness, a common error frameworks employ when dealing with cache coherence issues is when: 
</p>
<ul><li>(1) A <b>WbInv</b> is done for "input" buffers by the remote processor - instead of just <b>Inv</b> - "before" process/control calls:
<ul><li>If any of the "current" input buffers have been referenced in a "previous" process/control call, then a stale fragment of that buffer may already be resident in the Cache.  Any <b>Wb</b> will corrupt the "current" input buffer with stale data from cache!</li></ul></li>
<li>(2) Doing a blind "ALL L2 Cache" <b>WbInv</b>, instead of just the algorithm's own input/output buffers:
<ul><li>This will also potentially create problems for <i>other</i> algorithm instances, whose input/output buffers will be affected as in (1).</li></ul></li>
<li>(3) <b>Inv</b> all of L2 will cause any data in the cache to be discarded.  This will likely result in data being thrown away that shouldn't be.  Additionally, this will severely degrade performance, for all algorithm instances, due to the resulting thrashing cache misses.</li></ul>
<p>Also please note that the DSP-side L2 Cache line size on DM644x is 128-bytes. 
</p>
<h2><span class="mw-headline" id="Codec_Engine_Cache_Maintenance">Codec Engine Cache Maintenance</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit&amp;section=8" title="Edit section: Codec Engine Cache Maintenance">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>There are some details described above for how some parts of Codec Engine (specifically, the VISA Server-side skeletons) manage cache.  This section consolidates some of that information and presents it for the Codec Engine user.
</p><p>Codec Engine's <i>only</i> cache management is done in the Server-side skeletons - that is, on the remote processor, when managing data buffers for remote algorithms.  Codec Engine never manages the cache for application side buffers and/or local algorithms; this is always the responsibility of the application.  See the sections above for some reasons why generic frameworks can't do this right in all cases.
</p><p>In Codec Engine environments, the following general, HW-agnostic statement can be made:
</p>
<pre>The application must manage the application-side processor's cache for any data buffers that are cached to the application processor.
</pre>
<p>Historically, the ARM-side data buffers (typically acquired from <a href="CMEM_Overview.html" title="CMEM Overview"> CMEM</a> or video drivers) are not cached to the application processor, so the applications didn't have to manage it.  This general lack of app exposure to cache details is why it's commonly mis-perceived that "Codec Engine handles cache".  This is a mis-perception, CE <u>doesn't</u>, in general, handle cache for the application.  However, CE will take care of the cache if these data buffers end up being given to remote algs.
</p>
<h2><span class="mw-headline" id="See_Also">See Also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit&amp;section=9" title="Edit section: See Also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>How to use DSP caches - <a rel="nofollow" class="external free" href="http://dspdesignline.com/howto/showArticle.jhtml?articleID=199602011">http://dspdesignline.com/howto/showArticle.jhtml?articleID=199602011</a></li>
<li><a href="Enabling_64x%2b_Cache.html" title="Enabling 64x+ Cache">Enabling 64x+ Cache</a></li>
<li>The article on <a href="Codec_Engine_Overhead.html" title="Codec Engine Overhead">Codec Engine Overhead</a> includes other cache-related details and optimization techniques</li></ul>

<!-- 
NewPP limit report
Cached time: 20201130222116
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.030 seconds
Real time usage: 0.031 seconds
Preprocessor visited node count: 43/1000000
Preprocessor generated node count: 60/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 146/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:41-0!canonical and timestamp 20201130222116 and revision id 88995
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Cache Management</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Cache Management</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Cache Management</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Cache Management</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Cache Management</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Cache Management</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Cache Management</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Cache Management</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Cache Management</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;oldid=88995">https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;oldid=88995</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_Codec_Engine.html" title="Category:Codec Engine">Codec Engine</a></li><li><a href="Category_Cache.html" title="Category:Cache">Cache</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Cache+Management" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Cache_Management.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Cache_Management&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Cache_Management.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/Cache_Management.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/Cache_Management.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;oldid=88995" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Cache_Management&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 9 December 2011, at 16:49.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.030","walltime":"0.031","ppvisitednodes":{"value":43,"limit":1000000},"ppgeneratednodes":{"value":60,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":146,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130222116","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":228});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Cache_Management by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:31:41 GMT -->
</html>
