ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"I2C_INT.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.I2C_ISR,"ax",%progbits
  21              		.align	2
  22              		.global	I2C_ISR
  23              		.thumb
  24              		.thumb_func
  25              		.type	I2C_ISR, %function
  26              	I2C_ISR:
  27              	.LFB135:
  28              		.file 1 "Generated_Source\\PSoC6\\I2C_INT.c"
   1:Generated_Source\PSoC6/I2C_INT.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/I2C_INT.c **** * File Name: I2C_INT.c
   3:Generated_Source\PSoC6/I2C_INT.c **** * Version 3.50
   4:Generated_Source\PSoC6/I2C_INT.c **** *
   5:Generated_Source\PSoC6/I2C_INT.c **** * Description:
   6:Generated_Source\PSoC6/I2C_INT.c **** *  This file provides the source code of Interrupt Service Routine (ISR)
   7:Generated_Source\PSoC6/I2C_INT.c **** *  for the I2C component.
   8:Generated_Source\PSoC6/I2C_INT.c **** *
   9:Generated_Source\PSoC6/I2C_INT.c **** ********************************************************************************
  10:Generated_Source\PSoC6/I2C_INT.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6/I2C_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6/I2C_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6/I2C_INT.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6/I2C_INT.c **** *******************************************************************************/
  15:Generated_Source\PSoC6/I2C_INT.c **** 
  16:Generated_Source\PSoC6/I2C_INT.c **** #include "I2C_PVT.h"
  17:Generated_Source\PSoC6/I2C_INT.c **** #include "cyapicallbacks.h"
  18:Generated_Source\PSoC6/I2C_INT.c **** 
  19:Generated_Source\PSoC6/I2C_INT.c **** 
  20:Generated_Source\PSoC6/I2C_INT.c **** /*******************************************************************************
  21:Generated_Source\PSoC6/I2C_INT.c **** *  Place your includes, defines and code here.
  22:Generated_Source\PSoC6/I2C_INT.c **** ********************************************************************************/
  23:Generated_Source\PSoC6/I2C_INT.c **** /* `#START I2C_ISR_intc` */
  24:Generated_Source\PSoC6/I2C_INT.c **** 
  25:Generated_Source\PSoC6/I2C_INT.c **** /* `#END` */
  26:Generated_Source\PSoC6/I2C_INT.c **** 
  27:Generated_Source\PSoC6/I2C_INT.c **** 
  28:Generated_Source\PSoC6/I2C_INT.c **** /*******************************************************************************
  29:Generated_Source\PSoC6/I2C_INT.c **** * Function Name: I2C_ISR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 2


  30:Generated_Source\PSoC6/I2C_INT.c **** ********************************************************************************
  31:Generated_Source\PSoC6/I2C_INT.c **** *
  32:Generated_Source\PSoC6/I2C_INT.c **** * Summary:
  33:Generated_Source\PSoC6/I2C_INT.c **** *  The handler for the I2C interrupt. The slave and master operations are
  34:Generated_Source\PSoC6/I2C_INT.c **** *  handled here.
  35:Generated_Source\PSoC6/I2C_INT.c **** *
  36:Generated_Source\PSoC6/I2C_INT.c **** * Parameters:
  37:Generated_Source\PSoC6/I2C_INT.c **** *  None.
  38:Generated_Source\PSoC6/I2C_INT.c **** *
  39:Generated_Source\PSoC6/I2C_INT.c **** * Return:
  40:Generated_Source\PSoC6/I2C_INT.c **** *  None.
  41:Generated_Source\PSoC6/I2C_INT.c **** *
  42:Generated_Source\PSoC6/I2C_INT.c **** * Reentrant:
  43:Generated_Source\PSoC6/I2C_INT.c **** *  No.
  44:Generated_Source\PSoC6/I2C_INT.c **** *
  45:Generated_Source\PSoC6/I2C_INT.c **** *******************************************************************************/
  46:Generated_Source\PSoC6/I2C_INT.c **** CY_ISR(I2C_ISR)
  47:Generated_Source\PSoC6/I2C_INT.c **** {
  29              		.loc 1 47 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  48:Generated_Source\PSoC6/I2C_INT.c **** #if (I2C_MODE_SLAVE_ENABLED)
  49:Generated_Source\PSoC6/I2C_INT.c ****    uint8  tmp8;
  50:Generated_Source\PSoC6/I2C_INT.c **** #endif  /* (I2C_MODE_SLAVE_ENABLED) */
  51:Generated_Source\PSoC6/I2C_INT.c **** 
  52:Generated_Source\PSoC6/I2C_INT.c ****     uint8  tmpCsr;
  53:Generated_Source\PSoC6/I2C_INT.c ****     
  54:Generated_Source\PSoC6/I2C_INT.c **** #ifdef I2C_ISR_ENTRY_CALLBACK
  55:Generated_Source\PSoC6/I2C_INT.c ****     I2C_ISR_EntryCallback();
  56:Generated_Source\PSoC6/I2C_INT.c **** #endif /* I2C_ISR_ENTRY_CALLBACK */
  57:Generated_Source\PSoC6/I2C_INT.c ****     
  58:Generated_Source\PSoC6/I2C_INT.c **** 
  59:Generated_Source\PSoC6/I2C_INT.c **** #if(I2C_TIMEOUT_FF_ENABLED)
  60:Generated_Source\PSoC6/I2C_INT.c ****     if(0u != I2C_TimeoutGetStatus())
  61:Generated_Source\PSoC6/I2C_INT.c ****     {
  62:Generated_Source\PSoC6/I2C_INT.c ****         I2C_TimeoutReset();
  63:Generated_Source\PSoC6/I2C_INT.c ****         I2C_state = I2C_SM_EXIT_IDLE;
  64:Generated_Source\PSoC6/I2C_INT.c ****         /* I2C_CSR_REG should be cleared after reset */
  65:Generated_Source\PSoC6/I2C_INT.c ****     }
  66:Generated_Source\PSoC6/I2C_INT.c **** #endif /* (I2C_TIMEOUT_FF_ENABLED) */
  67:Generated_Source\PSoC6/I2C_INT.c **** 
  68:Generated_Source\PSoC6/I2C_INT.c **** 
  69:Generated_Source\PSoC6/I2C_INT.c ****     tmpCsr = I2C_CSR_REG;      /* Make copy as interrupts clear */
  39              		.loc 1 69 0
  40 0002 B64B     		ldr	r3, .L27
  41 0004 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
  42              	.LVL0:
  70:Generated_Source\PSoC6/I2C_INT.c **** 
  71:Generated_Source\PSoC6/I2C_INT.c **** #if(I2C_MODE_MULTI_MASTER_SLAVE_ENABLED)
  72:Generated_Source\PSoC6/I2C_INT.c ****     if(I2C_CHECK_START_GEN(I2C_MCSR_REG))
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 3


  73:Generated_Source\PSoC6/I2C_INT.c ****     {
  74:Generated_Source\PSoC6/I2C_INT.c ****         I2C_CLEAR_START_GEN;
  75:Generated_Source\PSoC6/I2C_INT.c **** 
  76:Generated_Source\PSoC6/I2C_INT.c ****         /* Set transfer complete and error flags */
  77:Generated_Source\PSoC6/I2C_INT.c ****         I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER |
  78:Generated_Source\PSoC6/I2C_INT.c ****                                         I2C_GET_MSTAT_CMPLT);
  79:Generated_Source\PSoC6/I2C_INT.c **** 
  80:Generated_Source\PSoC6/I2C_INT.c ****         /* Slave was addressed */
  81:Generated_Source\PSoC6/I2C_INT.c ****         I2C_state = I2C_SM_SLAVE;
  82:Generated_Source\PSoC6/I2C_INT.c ****     }
  83:Generated_Source\PSoC6/I2C_INT.c **** #endif /* (I2C_MODE_MULTI_MASTER_SLAVE_ENABLED) */
  84:Generated_Source\PSoC6/I2C_INT.c **** 
  85:Generated_Source\PSoC6/I2C_INT.c **** 
  86:Generated_Source\PSoC6/I2C_INT.c **** #if(I2C_MODE_MULTI_MASTER_ENABLED)
  87:Generated_Source\PSoC6/I2C_INT.c ****     if(I2C_CHECK_LOST_ARB(tmpCsr))
  88:Generated_Source\PSoC6/I2C_INT.c ****     {
  89:Generated_Source\PSoC6/I2C_INT.c ****         /* Set errors */
  90:Generated_Source\PSoC6/I2C_INT.c ****         I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER     |
  91:Generated_Source\PSoC6/I2C_INT.c ****                                         I2C_MSTAT_ERR_ARB_LOST |
  92:Generated_Source\PSoC6/I2C_INT.c ****                                         I2C_GET_MSTAT_CMPLT);
  93:Generated_Source\PSoC6/I2C_INT.c **** 
  94:Generated_Source\PSoC6/I2C_INT.c ****         I2C_DISABLE_INT_ON_STOP; /* Interrupt on Stop is enabled by write */
  95:Generated_Source\PSoC6/I2C_INT.c **** 
  96:Generated_Source\PSoC6/I2C_INT.c ****         #if(I2C_MODE_MULTI_MASTER_SLAVE_ENABLED)
  97:Generated_Source\PSoC6/I2C_INT.c ****             if(I2C_CHECK_ADDRESS_STS(tmpCsr))
  98:Generated_Source\PSoC6/I2C_INT.c ****             {
  99:Generated_Source\PSoC6/I2C_INT.c ****                 /* Slave was addressed */
 100:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_state = I2C_SM_SLAVE;
 101:Generated_Source\PSoC6/I2C_INT.c ****             }
 102:Generated_Source\PSoC6/I2C_INT.c ****             else
 103:Generated_Source\PSoC6/I2C_INT.c ****             {
 104:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_BUS_RELEASE;
 105:Generated_Source\PSoC6/I2C_INT.c **** 
 106:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_state = I2C_SM_EXIT_IDLE;
 107:Generated_Source\PSoC6/I2C_INT.c ****             }
 108:Generated_Source\PSoC6/I2C_INT.c ****         #else
 109:Generated_Source\PSoC6/I2C_INT.c ****             I2C_BUS_RELEASE;
 110:Generated_Source\PSoC6/I2C_INT.c **** 
 111:Generated_Source\PSoC6/I2C_INT.c ****             I2C_state = I2C_SM_EXIT_IDLE;
 112:Generated_Source\PSoC6/I2C_INT.c **** 
 113:Generated_Source\PSoC6/I2C_INT.c ****         #endif /* (I2C_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 114:Generated_Source\PSoC6/I2C_INT.c ****     }
 115:Generated_Source\PSoC6/I2C_INT.c **** #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 116:Generated_Source\PSoC6/I2C_INT.c **** 
 117:Generated_Source\PSoC6/I2C_INT.c ****     /* Check for master operation mode */
 118:Generated_Source\PSoC6/I2C_INT.c ****     if(I2C_CHECK_SM_MASTER)
  43              		.loc 1 118 0
  44 0006 B64B     		ldr	r3, .L27+4
  45 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  46 000a 13F0400F 		tst	r3, #64
  47 000e 00F0B181 		beq	.L2
  48 0012 E4B2     		uxtb	r4, r4
 119:Generated_Source\PSoC6/I2C_INT.c ****     {
 120:Generated_Source\PSoC6/I2C_INT.c ****     #if(I2C_MODE_MASTER_ENABLED)
 121:Generated_Source\PSoC6/I2C_INT.c ****         if(I2C_CHECK_BYTE_COMPLETE(tmpCsr))
  49              		.loc 1 121 0
  50 0014 14F0010F 		tst	r4, #1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 4


  51 0018 00F09481 		beq	.L3
 122:Generated_Source\PSoC6/I2C_INT.c ****         {
 123:Generated_Source\PSoC6/I2C_INT.c ****             switch (I2C_state)
  52              		.loc 1 123 0
  53 001c B04B     		ldr	r3, .L27+4
  54 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  55 0020 453B     		subs	r3, r3, #69
  56 0022 052B     		cmp	r3, #5
  57 0024 00F28981 		bhi	.L4
  58 0028 DFE813F0 		tbh	[pc, r3, lsl #1]
  59              	.L6:
  60 002c 0600     		.2byte	(.L5-.L6)/2
  61 002e A700     		.2byte	(.L7-.L6)/2
  62 0030 8701     		.2byte	(.L4-.L6)/2
  63 0032 8701     		.2byte	(.L4-.L6)/2
  64 0034 0600     		.2byte	(.L5-.L6)/2
  65 0036 2001     		.2byte	(.L8-.L6)/2
  66              		.p2align 1
  67              	.L5:
 124:Generated_Source\PSoC6/I2C_INT.c ****             {
 125:Generated_Source\PSoC6/I2C_INT.c ****             case I2C_SM_MSTR_WR_ADDR:  /* After address is sent, write data */
 126:Generated_Source\PSoC6/I2C_INT.c ****             case I2C_SM_MSTR_RD_ADDR:  /* After address is sent, read data */
 127:Generated_Source\PSoC6/I2C_INT.c **** 
 128:Generated_Source\PSoC6/I2C_INT.c ****                 tmpCsr &= ((uint8) ~I2C_CSR_STOP_STATUS); /* Clear Stop bit history on address phas
  68              		.loc 1 128 0
  69 0038 04F0DF05 		and	r5, r4, #223
  70              	.LVL1:
 129:Generated_Source\PSoC6/I2C_INT.c **** 
 130:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_CHECK_ADDR_ACK(tmpCsr))
  71              		.loc 1 130 0
  72 003c 04F00A04 		and	r4, r4, #10
  73 0040 082C     		cmp	r4, #8
  74 0042 5CD1     		bne	.L9
 131:Generated_Source\PSoC6/I2C_INT.c ****                 {
 132:Generated_Source\PSoC6/I2C_INT.c ****                     /* Setup for transmit or receive of data */
 133:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_state == I2C_SM_MSTR_WR_ADDR)   /* TRANSMIT data */
  75              		.loc 1 133 0
  76 0044 A64B     		ldr	r3, .L27+4
  77 0046 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  78 0048 DBB2     		uxtb	r3, r3
  79 004a 452B     		cmp	r3, #69
  80 004c 47D1     		bne	.L10
 134:Generated_Source\PSoC6/I2C_INT.c ****                     {
 135:Generated_Source\PSoC6/I2C_INT.c ****                         /* Check if at least one byte to transfer */
 136:Generated_Source\PSoC6/I2C_INT.c ****                         if(I2C_mstrWrBufSize > 0u)
  81              		.loc 1 136 0
  82 004e A54B     		ldr	r3, .L27+8
  83 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  84 0052 13F0FF0F 		tst	r3, #255
  85 0056 18D0     		beq	.L11
 137:Generated_Source\PSoC6/I2C_INT.c ****                         {
 138:Generated_Source\PSoC6/I2C_INT.c ****                             /* Load the 1st data byte */
 139:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_DATA_REG = I2C_mstrWrBufPtr[0u];
  86              		.loc 1 139 0
  87 0058 A34B     		ldr	r3, .L27+12
  88 005a 1B68     		ldr	r3, [r3]
  89 005c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 5


  90 005e DBB2     		uxtb	r3, r3
  91 0060 A24A     		ldr	r2, .L27+16
  92 0062 1370     		strb	r3, [r2]
 140:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_TRANSMIT_DATA;
  93              		.loc 1 140 0
  94 0064 0622     		movs	r2, #6
  95 0066 A24B     		ldr	r3, .L27+20
  96 0068 1A70     		strb	r2, [r3]
  97 006a FF22     		movs	r2, #255
  98 006c A3F20463 		subw	r3, r3, #1540
  99 0070 1A70     		strb	r2, [r3]
 100 0072 0022     		movs	r2, #0
 101 0074 03F58063 		add	r3, r3, #1024
 102 0078 1A70     		strb	r2, [r3]
 141:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_mstrWrBufIndex = 1u;   /* Set index to 2nd element */
 103              		.loc 1 141 0
 104 007a 0122     		movs	r2, #1
 105 007c 9D4B     		ldr	r3, .L27+24
 106 007e 1A70     		strb	r2, [r3]
 142:Generated_Source\PSoC6/I2C_INT.c **** 
 143:Generated_Source\PSoC6/I2C_INT.c ****                             /* Set transmit state until done */
 144:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_state = I2C_SM_MSTR_WR_DATA;
 107              		.loc 1 144 0
 108 0080 4622     		movs	r2, #70
 109 0082 974B     		ldr	r3, .L27+4
 110 0084 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 111              		.loc 1 128 0
 112 0086 2C46     		mov	r4, r5
 113 0088 5CE1     		b	.L3
 114              	.L11:
 145:Generated_Source\PSoC6/I2C_INT.c ****                         }
 146:Generated_Source\PSoC6/I2C_INT.c ****                         /* End of buffer: complete writing */
 147:Generated_Source\PSoC6/I2C_INT.c ****                         else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 115              		.loc 1 147 0
 116 008a 9B4B     		ldr	r3, .L27+28
 117 008c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 118 008e 13F0020F 		tst	r3, #2
 119 0092 12D0     		beq	.L12
 148:Generated_Source\PSoC6/I2C_INT.c ****                         {
 149:Generated_Source\PSoC6/I2C_INT.c ****                             /* Set write complete and master halted */
 150:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 120              		.loc 1 150 0
 121 0094 994A     		ldr	r2, .L27+32
 122 0096 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 123 0098 43F00A03 		orr	r3, r3, #10
 124 009c 1370     		strb	r3, [r2]
 151:Generated_Source\PSoC6/I2C_INT.c ****                                                             I2C_MSTAT_WR_CMPLT);
 152:Generated_Source\PSoC6/I2C_INT.c **** 
 153:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_state = I2C_SM_MSTR_HALT; /* Expect ReStart */
 125              		.loc 1 153 0
 126 009e 6022     		movs	r2, #96
 127 00a0 8F4B     		ldr	r3, .L27+4
 128 00a2 1A70     		strb	r2, [r3]
 129              	.LVL2:
 130              	.LBB36:
 131              	.LBB37:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 6


 132              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 7


  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 8


 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 9


 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 10


 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 11


 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 12


 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 13


 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 14


 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 15


 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 16


 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 17


 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 18


 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 19


 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 20


 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 21


 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 22


 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 23


 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 24


1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 25


1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 26


1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 27


1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 28


1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 29


1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 30


1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 31


1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 32


1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 33


1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 34


1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 35


1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 36


1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 133              		.loc 2 1717 0
 134 00a4 4FF08062 		mov	r2, #67108864
 135 00a8 954B     		ldr	r3, .L27+36
 136 00aa C3F88C20 		str	r2, [r3, #140]
 137              	.LBB38:
 138              	.LBB39:
 139              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 37


  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 38


 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 39


 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 40


 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 41


 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 42


 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 43


 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 44


 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 45


 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 46


 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 47


 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 48


 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 49


 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 50


 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 51


 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 140              		.loc 3 882 0
 141              		.syntax unified
 142              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 143 00ae BFF34F8F 		dsb 0xF
 144              	@ 0 "" 2
 145              		.thumb
 146              		.syntax unified
 147              	.LBE39:
 148              	.LBE38:
 149              	.LBB40:
 150              	.LBB41:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 151              		.loc 3 871 0
 152              		.syntax unified
 153              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 52


 154 00b2 BFF36F8F 		isb 0xF
 155              	@ 0 "" 2
 156              		.thumb
 157              		.syntax unified
 158              	.LBE41:
 159              	.LBE40:
 160              	.LBE37:
 161              	.LBE36:
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 162              		.loc 1 128 0
 163 00b6 2C46     		mov	r4, r5
 164 00b8 44E1     		b	.L3
 165              	.LVL3:
 166              	.L12:
 154:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_DisableInt();
 155:Generated_Source\PSoC6/I2C_INT.c ****                         }
 156:Generated_Source\PSoC6/I2C_INT.c ****                         else
 157:Generated_Source\PSoC6/I2C_INT.c ****                         {
 158:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_ENABLE_INT_ON_STOP; /* Enable interrupt on Stop, to catch it */
 167              		.loc 1 158 0
 168 00ba 924A     		ldr	r2, .L27+40
 169 00bc 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 170 00be 43F02003 		orr	r3, r3, #32
 171 00c2 1370     		strb	r3, [r2]
 159:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_GENERATE_STOP;
 172              		.loc 1 159 0
 173 00c4 5222     		movs	r2, #82
 174 00c6 8A4B     		ldr	r3, .L27+20
 175 00c8 1A70     		strb	r2, [r3]
 176 00ca FF22     		movs	r2, #255
 177 00cc A3F20463 		subw	r3, r3, #1540
 178 00d0 1A70     		strb	r2, [r3]
 179 00d2 0022     		movs	r2, #0
 180 00d4 03F58063 		add	r3, r3, #1024
 181 00d8 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 182              		.loc 1 128 0
 183 00da 2C46     		mov	r4, r5
 184 00dc 32E1     		b	.L3
 185              	.L10:
 160:Generated_Source\PSoC6/I2C_INT.c ****                         }
 161:Generated_Source\PSoC6/I2C_INT.c ****                     }
 162:Generated_Source\PSoC6/I2C_INT.c ****                     else  /* Master receive data */
 163:Generated_Source\PSoC6/I2C_INT.c ****                     {
 164:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_READY_TO_READ; /* Release bus to read data */
 186              		.loc 1 164 0
 187 00de 0222     		movs	r2, #2
 188 00e0 834B     		ldr	r3, .L27+20
 189 00e2 1A70     		strb	r2, [r3]
 190 00e4 FF22     		movs	r2, #255
 191 00e6 A3F20463 		subw	r3, r3, #1540
 192 00ea 1A70     		strb	r2, [r3]
 193 00ec 0022     		movs	r2, #0
 194 00ee 03F58063 		add	r3, r3, #1024
 195 00f2 1A70     		strb	r2, [r3]
 165:Generated_Source\PSoC6/I2C_INT.c **** 
 166:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state  = I2C_SM_MSTR_RD_DATA;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 53


 196              		.loc 1 166 0
 197 00f4 4A22     		movs	r2, #74
 198 00f6 7A4B     		ldr	r3, .L27+4
 199 00f8 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 200              		.loc 1 128 0
 201 00fa 2C46     		mov	r4, r5
 202 00fc 22E1     		b	.L3
 203              	.L9:
 167:Generated_Source\PSoC6/I2C_INT.c ****                     }
 168:Generated_Source\PSoC6/I2C_INT.c ****                 }
 169:Generated_Source\PSoC6/I2C_INT.c ****                 /* Address is NACKed */
 170:Generated_Source\PSoC6/I2C_INT.c ****                 else if(I2C_CHECK_ADDR_NAK(tmpCsr))
 204              		.loc 1 170 0
 205 00fe 0A2C     		cmp	r4, #10
 206 0100 35D1     		bne	.L13
 171:Generated_Source\PSoC6/I2C_INT.c ****                 {
 172:Generated_Source\PSoC6/I2C_INT.c ****                     /* Set Address NAK error */
 173:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER |
 207              		.loc 1 173 0
 208 0102 7E4A     		ldr	r2, .L27+32
 209 0104 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 210 0106 43F0A003 		orr	r3, r3, #160
 211 010a 1370     		strb	r3, [r2]
 174:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_ERR_ADDR_NAK);
 175:Generated_Source\PSoC6/I2C_INT.c **** 
 176:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 212              		.loc 1 176 0
 213 010c 7A4B     		ldr	r3, .L27+28
 214 010e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 215 0110 13F0020F 		tst	r3, #2
 216 0114 19D0     		beq	.L14
 177:Generated_Source\PSoC6/I2C_INT.c ****                     {
 178:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 179:Generated_Source\PSoC6/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
 217              		.loc 1 179 0
 218 0116 724B     		ldr	r3, .L27+4
 219 0118 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 178:Generated_Source\PSoC6/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
 220              		.loc 1 178 0
 221 011a 13F0080F 		tst	r3, #8
 222 011e 01D0     		beq	.L24
 223 0120 0923     		movs	r3, #9
 224 0122 00E0     		b	.L15
 225              	.L24:
 226 0124 0A23     		movs	r3, #10
 227              	.L15:
 178:Generated_Source\PSoC6/I2C_INT.c ****                                                         I2C_GET_MSTAT_CMPLT);
 228              		.loc 1 178 0 is_stmt 0 discriminator 4
 229 0126 754A     		ldr	r2, .L27+32
 230 0128 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 231 012a 0B43     		orrs	r3, r3, r1
 232 012c 1370     		strb	r3, [r2]
 180:Generated_Source\PSoC6/I2C_INT.c **** 
 181:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state = I2C_SM_MSTR_HALT; /* Expect RESTART */
 233              		.loc 1 181 0 is_stmt 1 discriminator 4
 234 012e 6022     		movs	r2, #96
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 54


 235 0130 6B4B     		ldr	r3, .L27+4
 236 0132 1A70     		strb	r2, [r3]
 237              	.LVL4:
 238              	.LBB42:
 239              	.LBB43:
 240              		.loc 2 1717 0 discriminator 4
 241 0134 4FF08062 		mov	r2, #67108864
 242 0138 714B     		ldr	r3, .L27+36
 243 013a C3F88C20 		str	r2, [r3, #140]
 244              	.LBB44:
 245              	.LBB45:
 246              		.loc 3 882 0 discriminator 4
 247              		.syntax unified
 248              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 249 013e BFF34F8F 		dsb 0xF
 250              	@ 0 "" 2
 251              		.thumb
 252              		.syntax unified
 253              	.LBE45:
 254              	.LBE44:
 255              	.LBB46:
 256              	.LBB47:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 257              		.loc 3 871 0 discriminator 4
 258              		.syntax unified
 259              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 260 0142 BFF36F8F 		isb 0xF
 261              	@ 0 "" 2
 262              		.thumb
 263              		.syntax unified
 264              	.LBE47:
 265              	.LBE46:
 266              	.LBE43:
 267              	.LBE42:
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 268              		.loc 1 128 0 discriminator 4
 269 0146 2C46     		mov	r4, r5
 270 0148 FCE0     		b	.L3
 271              	.LVL5:
 272              	.L14:
 182:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DisableInt();
 183:Generated_Source\PSoC6/I2C_INT.c ****                     }
 184:Generated_Source\PSoC6/I2C_INT.c ****                     else  /* Do normal Stop */
 185:Generated_Source\PSoC6/I2C_INT.c ****                     {
 186:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ENABLE_INT_ON_STOP; /* Enable interrupt on Stop, to catch it */
 273              		.loc 1 186 0
 274 014a 6E4A     		ldr	r2, .L27+40
 275 014c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 276 014e 43F02003 		orr	r3, r3, #32
 277 0152 1370     		strb	r3, [r2]
 187:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_GENERATE_STOP;
 278              		.loc 1 187 0
 279 0154 5222     		movs	r2, #82
 280 0156 664B     		ldr	r3, .L27+20
 281 0158 1A70     		strb	r2, [r3]
 282 015a FF22     		movs	r2, #255
 283 015c A3F20463 		subw	r3, r3, #1540
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 55


 284 0160 1A70     		strb	r2, [r3]
 285 0162 0022     		movs	r2, #0
 286 0164 03F58063 		add	r3, r3, #1024
 287 0168 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 288              		.loc 1 128 0
 289 016a 2C46     		mov	r4, r5
 290 016c EAE0     		b	.L3
 291              	.L13:
 188:Generated_Source\PSoC6/I2C_INT.c ****                     }
 189:Generated_Source\PSoC6/I2C_INT.c ****                 }
 190:Generated_Source\PSoC6/I2C_INT.c ****                 else
 191:Generated_Source\PSoC6/I2C_INT.c ****                 {
 192:Generated_Source\PSoC6/I2C_INT.c ****                     /* Address phase is not set for some reason: error */
 193:Generated_Source\PSoC6/I2C_INT.c ****                     #if(I2C_TIMEOUT_ENABLED)
 194:Generated_Source\PSoC6/I2C_INT.c ****                         /* Exit interrupt to take chance for timeout timer to handle this case */
 195:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DisableInt();
 196:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ClearPendingInt();
 197:Generated_Source\PSoC6/I2C_INT.c ****                     #else
 198:Generated_Source\PSoC6/I2C_INT.c ****                         /* Block execution flow: unexpected condition */
 199:Generated_Source\PSoC6/I2C_INT.c ****                         CY_ASSERT(0u != 0u);
 292              		.loc 1 199 0 discriminator 1
 293 016e C721     		movs	r1, #199
 294 0170 6548     		ldr	r0, .L27+44
 295 0172 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 296              	.LVL6:
 128:Generated_Source\PSoC6/I2C_INT.c **** 
 297              		.loc 1 128 0 discriminator 1
 298 0176 2C46     		mov	r4, r5
 299 0178 E4E0     		b	.L3
 300              	.LVL7:
 301              	.L7:
 200:Generated_Source\PSoC6/I2C_INT.c ****                     #endif /* (I2C_TIMEOUT_ENABLED) */
 201:Generated_Source\PSoC6/I2C_INT.c ****                 }
 202:Generated_Source\PSoC6/I2C_INT.c ****                 break;
 203:Generated_Source\PSoC6/I2C_INT.c **** 
 204:Generated_Source\PSoC6/I2C_INT.c ****             case I2C_SM_MSTR_WR_DATA:
 205:Generated_Source\PSoC6/I2C_INT.c **** 
 206:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_CHECK_DATA_ACK(tmpCsr))
 302              		.loc 1 206 0
 303 017a 14F0020F 		tst	r4, #2
 304 017e 48D1     		bne	.L16
 207:Generated_Source\PSoC6/I2C_INT.c ****                 {
 208:Generated_Source\PSoC6/I2C_INT.c ****                     /* Check if end of buffer */
 209:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_mstrWrBufIndex  < I2C_mstrWrBufSize)
 305              		.loc 1 209 0
 306 0180 5C4B     		ldr	r3, .L27+24
 307 0182 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 308 0184 D2B2     		uxtb	r2, r2
 309 0186 574B     		ldr	r3, .L27+8
 310 0188 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 311 018a DBB2     		uxtb	r3, r3
 312 018c 9A42     		cmp	r2, r3
 313 018e 18D2     		bcs	.L17
 210:Generated_Source\PSoC6/I2C_INT.c ****                     {
 211:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG =
 212:Generated_Source\PSoC6/I2C_INT.c ****                                                  I2C_mstrWrBufPtr[I2C_mstrWrBufIndex];
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 56


 314              		.loc 1 212 0
 315 0190 584A     		ldr	r2, .L27+24
 316 0192 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 317 0194 DBB2     		uxtb	r3, r3
 318 0196 5449     		ldr	r1, .L27+12
 319 0198 0968     		ldr	r1, [r1]
 320 019a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 321 019c DBB2     		uxtb	r3, r3
 211:Generated_Source\PSoC6/I2C_INT.c ****                                                  I2C_mstrWrBufPtr[I2C_mstrWrBufIndex];
 322              		.loc 1 211 0
 323 019e 5349     		ldr	r1, .L27+16
 324 01a0 0B70     		strb	r3, [r1]
 213:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 325              		.loc 1 213 0
 326 01a2 0621     		movs	r1, #6
 327 01a4 524B     		ldr	r3, .L27+20
 328 01a6 1970     		strb	r1, [r3]
 329 01a8 FF21     		movs	r1, #255
 330 01aa A3F20463 		subw	r3, r3, #1540
 331 01ae 1970     		strb	r1, [r3]
 332 01b0 0021     		movs	r1, #0
 333 01b2 03F58063 		add	r3, r3, #1024
 334 01b6 1970     		strb	r1, [r3]
 214:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_mstrWrBufIndex++;
 335              		.loc 1 214 0
 336 01b8 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 337 01ba 0133     		adds	r3, r3, #1
 338 01bc DBB2     		uxtb	r3, r3
 339 01be 1370     		strb	r3, [r2]
 340 01c0 C0E0     		b	.L3
 341              	.L17:
 215:Generated_Source\PSoC6/I2C_INT.c ****                     }
 216:Generated_Source\PSoC6/I2C_INT.c ****                     /* End of buffer: complete writing */
 217:Generated_Source\PSoC6/I2C_INT.c ****                     else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 342              		.loc 1 217 0
 343 01c2 4D4B     		ldr	r3, .L27+28
 344 01c4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 345 01c6 13F0020F 		tst	r3, #2
 346 01ca 11D0     		beq	.L18
 218:Generated_Source\PSoC6/I2C_INT.c ****                     {
 219:Generated_Source\PSoC6/I2C_INT.c ****                         /* Set write complete and master halted */
 220:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 347              		.loc 1 220 0
 348 01cc 4B4A     		ldr	r2, .L27+32
 349 01ce 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 350 01d0 43F00A03 		orr	r3, r3, #10
 351 01d4 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC6/I2C_INT.c ****                                                         I2C_MSTAT_WR_CMPLT);
 222:Generated_Source\PSoC6/I2C_INT.c **** 
 223:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state = I2C_SM_MSTR_HALT;    /* Expect restart */
 352              		.loc 1 223 0
 353 01d6 6022     		movs	r2, #96
 354 01d8 414B     		ldr	r3, .L27+4
 355 01da 1A70     		strb	r2, [r3]
 356              	.LVL8:
 357              	.LBB48:
 358              	.LBB49:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 57


 359              		.loc 2 1717 0
 360 01dc 4FF08062 		mov	r2, #67108864
 361 01e0 474B     		ldr	r3, .L27+36
 362 01e2 C3F88C20 		str	r2, [r3, #140]
 363              	.LBB50:
 364              	.LBB51:
 365              		.loc 3 882 0
 366              		.syntax unified
 367              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 368 01e6 BFF34F8F 		dsb 0xF
 369              	@ 0 "" 2
 370              		.thumb
 371              		.syntax unified
 372              	.LBE51:
 373              	.LBE50:
 374              	.LBB52:
 375              	.LBB53:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 376              		.loc 3 871 0
 377              		.syntax unified
 378              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 379 01ea BFF36F8F 		isb 0xF
 380              	@ 0 "" 2
 381              		.thumb
 382              		.syntax unified
 383 01ee A9E0     		b	.L3
 384              	.LVL9:
 385              	.L18:
 386              	.LBE53:
 387              	.LBE52:
 388              	.LBE49:
 389              	.LBE48:
 224:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DisableInt();
 225:Generated_Source\PSoC6/I2C_INT.c ****                     }
 226:Generated_Source\PSoC6/I2C_INT.c ****                     else  /* Do normal Stop */
 227:Generated_Source\PSoC6/I2C_INT.c ****                     {
 228:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ENABLE_INT_ON_STOP;    /* Enable interrupt on Stop, to catch it */
 390              		.loc 1 228 0
 391 01f0 444A     		ldr	r2, .L27+40
 392 01f2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 393 01f4 43F02003 		orr	r3, r3, #32
 394 01f8 1370     		strb	r3, [r2]
 229:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_GENERATE_STOP;
 395              		.loc 1 229 0
 396 01fa 5222     		movs	r2, #82
 397 01fc 3C4B     		ldr	r3, .L27+20
 398 01fe 1A70     		strb	r2, [r3]
 399 0200 FF22     		movs	r2, #255
 400 0202 A3F20463 		subw	r3, r3, #1540
 401 0206 1A70     		strb	r2, [r3]
 402 0208 0022     		movs	r2, #0
 403 020a 03F58063 		add	r3, r3, #1024
 404 020e 1A70     		strb	r2, [r3]
 405 0210 98E0     		b	.L3
 406              	.L16:
 230:Generated_Source\PSoC6/I2C_INT.c ****                     }
 231:Generated_Source\PSoC6/I2C_INT.c ****                 }
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 58


 232:Generated_Source\PSoC6/I2C_INT.c ****                 /* Last byte NAKed: end writing */
 233:Generated_Source\PSoC6/I2C_INT.c ****                 else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 407              		.loc 1 233 0
 408 0212 394B     		ldr	r3, .L27+28
 409 0214 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 410 0216 13F0020F 		tst	r3, #2
 411 021a 11D0     		beq	.L19
 234:Generated_Source\PSoC6/I2C_INT.c ****                 {
 235:Generated_Source\PSoC6/I2C_INT.c ****                     /* Set write complete, short transfer and master halted */
 236:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_ERR_XFER       |
 412              		.loc 1 236 0
 413 021c 374A     		ldr	r2, .L27+32
 414 021e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 415 0220 43F09A03 		orr	r3, r3, #154
 416 0224 1370     		strb	r3, [r2]
 237:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_ERR_SHORT_XFER |
 238:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_XFER_HALT      |
 239:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_WR_CMPLT);
 240:Generated_Source\PSoC6/I2C_INT.c **** 
 241:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_MSTR_HALT;    /* Expect ReStart */
 417              		.loc 1 241 0
 418 0226 6022     		movs	r2, #96
 419 0228 2D4B     		ldr	r3, .L27+4
 420 022a 1A70     		strb	r2, [r3]
 421              	.LVL10:
 422              	.LBB54:
 423              	.LBB55:
 424              		.loc 2 1717 0
 425 022c 4FF08062 		mov	r2, #67108864
 426 0230 334B     		ldr	r3, .L27+36
 427 0232 C3F88C20 		str	r2, [r3, #140]
 428              	.LBB56:
 429              	.LBB57:
 430              		.loc 3 882 0
 431              		.syntax unified
 432              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 433 0236 BFF34F8F 		dsb 0xF
 434              	@ 0 "" 2
 435              		.thumb
 436              		.syntax unified
 437              	.LBE57:
 438              	.LBE56:
 439              	.LBB58:
 440              	.LBB59:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 441              		.loc 3 871 0
 442              		.syntax unified
 443              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 444 023a BFF36F8F 		isb 0xF
 445              	@ 0 "" 2
 446              		.thumb
 447              		.syntax unified
 448 023e 81E0     		b	.L3
 449              	.LVL11:
 450              	.L19:
 451              	.LBE59:
 452              	.LBE58:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 59


 453              	.LBE55:
 454              	.LBE54:
 242:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_DisableInt();
 243:Generated_Source\PSoC6/I2C_INT.c ****                 }
 244:Generated_Source\PSoC6/I2C_INT.c ****                 else  /* Do normal Stop */
 245:Generated_Source\PSoC6/I2C_INT.c ****                 {
 246:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ENABLE_INT_ON_STOP;    /* Enable interrupt on Stop, to catch it */
 455              		.loc 1 246 0
 456 0240 304A     		ldr	r2, .L27+40
 457 0242 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 458 0244 43F02003 		orr	r3, r3, #32
 459 0248 1370     		strb	r3, [r2]
 247:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_GENERATE_STOP;
 460              		.loc 1 247 0
 461 024a 5222     		movs	r2, #82
 462 024c 284B     		ldr	r3, .L27+20
 463 024e 1A70     		strb	r2, [r3]
 464 0250 FF22     		movs	r2, #255
 465 0252 A3F20463 		subw	r3, r3, #1540
 466 0256 1A70     		strb	r2, [r3]
 467 0258 0022     		movs	r2, #0
 468 025a 03F58063 		add	r3, r3, #1024
 469 025e 1A70     		strb	r2, [r3]
 248:Generated_Source\PSoC6/I2C_INT.c **** 
 249:Generated_Source\PSoC6/I2C_INT.c ****                     /* Set short transfer and error flag */
 250:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_ERR_SHORT_XFER |
 470              		.loc 1 250 0
 471 0260 264A     		ldr	r2, .L27+32
 472 0262 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 473 0264 43F09003 		orr	r3, r3, #144
 474 0268 1370     		strb	r3, [r2]
 475 026a 6BE0     		b	.L3
 476              	.L8:
 251:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_ERR_XFER);
 252:Generated_Source\PSoC6/I2C_INT.c ****                 }
 253:Generated_Source\PSoC6/I2C_INT.c **** 
 254:Generated_Source\PSoC6/I2C_INT.c ****                 break;
 255:Generated_Source\PSoC6/I2C_INT.c **** 
 256:Generated_Source\PSoC6/I2C_INT.c ****             case I2C_SM_MSTR_RD_DATA:
 257:Generated_Source\PSoC6/I2C_INT.c **** 
 258:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_mstrRdBufPtr[I2C_mstrRdBufIndex] = I2C_DATA_REG;
 477              		.loc 1 258 0
 478 026c 274A     		ldr	r2, .L27+48
 479 026e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 480 0270 DBB2     		uxtb	r3, r3
 481 0272 2749     		ldr	r1, .L27+52
 482 0274 0868     		ldr	r0, [r1]
 483 0276 1D49     		ldr	r1, .L27+16
 484 0278 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 485 027a C9B2     		uxtb	r1, r1
 486 027c C154     		strb	r1, [r0, r3]
 259:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_mstrRdBufIndex++;
 487              		.loc 1 259 0
 488 027e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 489 0280 0133     		adds	r3, r3, #1
 490 0282 DBB2     		uxtb	r3, r3
 491 0284 1370     		strb	r3, [r2]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 60


 260:Generated_Source\PSoC6/I2C_INT.c **** 
 261:Generated_Source\PSoC6/I2C_INT.c ****                 /* Check if end of buffer */
 262:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_mstrRdBufIndex < I2C_mstrRdBufSize)
 492              		.loc 1 262 0
 493 0286 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 494 0288 D2B2     		uxtb	r2, r2
 495 028a 224B     		ldr	r3, .L27+56
 496 028c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 497 028e DBB2     		uxtb	r3, r3
 498 0290 9A42     		cmp	r2, r3
 499 0292 0BD2     		bcs	.L20
 263:Generated_Source\PSoC6/I2C_INT.c ****                 {
 264:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ACK_AND_RECEIVE;       /* ACK and receive byte */
 500              		.loc 1 264 0
 501 0294 0222     		movs	r2, #2
 502 0296 164B     		ldr	r3, .L27+20
 503 0298 1A70     		strb	r2, [r3]
 504 029a FF22     		movs	r2, #255
 505 029c A3F20463 		subw	r3, r3, #1540
 506 02a0 1A70     		strb	r2, [r3]
 507 02a2 0022     		movs	r2, #0
 508 02a4 03F58063 		add	r3, r3, #1024
 509 02a8 1A70     		strb	r2, [r3]
 510 02aa 4BE0     		b	.L3
 511              	.L20:
 265:Generated_Source\PSoC6/I2C_INT.c ****                 }
 266:Generated_Source\PSoC6/I2C_INT.c ****                 /* End of buffer: complete reading */
 267:Generated_Source\PSoC6/I2C_INT.c ****                 else if(I2C_CHECK_NO_STOP(I2C_mstrControl))
 512              		.loc 1 267 0
 513 02ac 124B     		ldr	r3, .L27+28
 514 02ae 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 515 02b0 13F0020F 		tst	r3, #2
 516 02b4 30D0     		beq	.L21
 268:Generated_Source\PSoC6/I2C_INT.c ****                 {
 269:Generated_Source\PSoC6/I2C_INT.c ****                     /* Set read complete and master halted */
 270:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_mstrStatus |= (I2C_MSTAT_XFER_HALT |
 517              		.loc 1 270 0
 518 02b6 114A     		ldr	r2, .L27+32
 519 02b8 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 520 02ba 43F00903 		orr	r3, r3, #9
 521 02be 1370     		strb	r3, [r2]
 271:Generated_Source\PSoC6/I2C_INT.c ****                                                     I2C_MSTAT_RD_CMPLT);
 272:Generated_Source\PSoC6/I2C_INT.c **** 
 273:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_MSTR_HALT;    /* Expect ReStart */
 522              		.loc 1 273 0
 523 02c0 6022     		movs	r2, #96
 524 02c2 074B     		ldr	r3, .L27+4
 525 02c4 1A70     		strb	r2, [r3]
 526              	.LVL12:
 527              	.LBB60:
 528              	.LBB61:
 529              		.loc 2 1717 0
 530 02c6 4FF08062 		mov	r2, #67108864
 531 02ca 0D4B     		ldr	r3, .L27+36
 532 02cc C3F88C20 		str	r2, [r3, #140]
 533              	.LBB62:
 534              	.LBB63:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 61


 535              		.loc 3 882 0
 536              		.syntax unified
 537              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 538 02d0 BFF34F8F 		dsb 0xF
 539              	@ 0 "" 2
 540              		.thumb
 541              		.syntax unified
 542              	.LBE63:
 543              	.LBE62:
 544              	.LBB64:
 545              	.LBB65:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 546              		.loc 3 871 0
 547              		.syntax unified
 548              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 549 02d4 BFF36F8F 		isb 0xF
 550              	@ 0 "" 2
 551              		.thumb
 552              		.syntax unified
 553 02d8 34E0     		b	.L3
 554              	.L28:
 555 02da 00BF     		.align	2
 556              	.L27:
 557 02dc 14163440 		.word	1077155348
 558 02e0 00000000 		.word	I2C_state
 559 02e4 00000000 		.word	I2C_mstrWrBufSize
 560 02e8 00000000 		.word	I2C_mstrWrBufPtr
 561 02ec 10103440 		.word	1077153808
 562 02f0 14173440 		.word	1077155604
 563 02f4 00000000 		.word	I2C_mstrWrBufIndex
 564 02f8 00000000 		.word	I2C_mstrControl
 565 02fc 00000000 		.word	I2C_mstrStatus
 566 0300 00E100E0 		.word	-536813312
 567 0304 14183440 		.word	1077155860
 568 0308 00000000 		.word	.LC0
 569 030c 00000000 		.word	I2C_mstrRdBufIndex
 570 0310 00000000 		.word	I2C_mstrRdBufPtr
 571 0314 00000000 		.word	I2C_mstrRdBufSize
 572              	.LVL13:
 573              	.L21:
 574              	.LBE65:
 575              	.LBE64:
 576              	.LBE61:
 577              	.LBE60:
 274:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_DisableInt();
 275:Generated_Source\PSoC6/I2C_INT.c ****                 }
 276:Generated_Source\PSoC6/I2C_INT.c ****                 else
 277:Generated_Source\PSoC6/I2C_INT.c ****                 {
 278:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ENABLE_INT_ON_STOP;
 578              		.loc 1 278 0
 579 0318 1B4A     		ldr	r2, .L29
 580 031a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 581 031c 43F02003 		orr	r3, r3, #32
 582 0320 1370     		strb	r3, [r2]
 279:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;       /* NACK and TRY to generate Stop */
 583              		.loc 1 279 0
 584 0322 1222     		movs	r2, #18
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 62


 585 0324 194B     		ldr	r3, .L29+4
 586 0326 1A70     		strb	r2, [r3]
 587 0328 FF22     		movs	r2, #255
 588 032a A3F20463 		subw	r3, r3, #1540
 589 032e 1A70     		strb	r2, [r3]
 590 0330 0022     		movs	r2, #0
 591 0332 03F58063 		add	r3, r3, #1024
 592 0336 1A70     		strb	r2, [r3]
 593 0338 04E0     		b	.L3
 594              	.L4:
 280:Generated_Source\PSoC6/I2C_INT.c ****                 }
 281:Generated_Source\PSoC6/I2C_INT.c ****                 break;
 282:Generated_Source\PSoC6/I2C_INT.c **** 
 283:Generated_Source\PSoC6/I2C_INT.c ****             default: /* This is an invalid state and should not occur */
 284:Generated_Source\PSoC6/I2C_INT.c **** 
 285:Generated_Source\PSoC6/I2C_INT.c ****             #if(I2C_TIMEOUT_ENABLED)
 286:Generated_Source\PSoC6/I2C_INT.c ****                 /* Exit interrupt to take chance for timeout timer to handles this case */
 287:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_DisableInt();
 288:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_ClearPendingInt();
 289:Generated_Source\PSoC6/I2C_INT.c ****             #else
 290:Generated_Source\PSoC6/I2C_INT.c ****                 /* Block execution flow: unexpected condition */
 291:Generated_Source\PSoC6/I2C_INT.c ****                 CY_ASSERT(0u != 0u);
 595              		.loc 1 291 0 discriminator 1
 596 033a 40F22311 		movw	r1, #291
 597 033e 1448     		ldr	r0, .L29+8
 598 0340 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 599              	.LVL14:
 600              	.L3:
 292:Generated_Source\PSoC6/I2C_INT.c ****             #endif /* (I2C_TIMEOUT_ENABLED) */
 293:Generated_Source\PSoC6/I2C_INT.c **** 
 294:Generated_Source\PSoC6/I2C_INT.c ****                 break;
 295:Generated_Source\PSoC6/I2C_INT.c ****             }
 296:Generated_Source\PSoC6/I2C_INT.c ****         }
 297:Generated_Source\PSoC6/I2C_INT.c **** 
 298:Generated_Source\PSoC6/I2C_INT.c ****         /* Catches Stop: end of transaction */
 299:Generated_Source\PSoC6/I2C_INT.c ****         if(I2C_CHECK_STOP_STS(tmpCsr))
 601              		.loc 1 299 0
 602 0344 14F0200F 		tst	r4, #32
 603 0348 1CD0     		beq	.L1
 300:Generated_Source\PSoC6/I2C_INT.c ****         {
 301:Generated_Source\PSoC6/I2C_INT.c ****             I2C_mstrStatus |= I2C_GET_MSTAT_CMPLT;
 604              		.loc 1 301 0
 605 034a 124B     		ldr	r3, .L29+12
 606 034c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 607 034e 13F0080F 		tst	r3, #8
 608 0352 01D0     		beq	.L25
 609 0354 0123     		movs	r3, #1
 610 0356 00E0     		b	.L23
 611              	.L25:
 612 0358 0223     		movs	r3, #2
 613              	.L23:
 614              		.loc 1 301 0 is_stmt 0 discriminator 4
 615 035a 0F4A     		ldr	r2, .L29+16
 616 035c 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 617 035e 0B43     		orrs	r3, r3, r1
 618 0360 1370     		strb	r3, [r2]
 302:Generated_Source\PSoC6/I2C_INT.c **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 63


 303:Generated_Source\PSoC6/I2C_INT.c ****             I2C_DISABLE_INT_ON_STOP;
 619              		.loc 1 303 0 is_stmt 1 discriminator 4
 620 0362 094A     		ldr	r2, .L29
 621 0364 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 622 0366 03F0DF03 		and	r3, r3, #223
 623 036a 1370     		strb	r3, [r2]
 304:Generated_Source\PSoC6/I2C_INT.c ****             I2C_state = I2C_SM_IDLE;
 624              		.loc 1 304 0 discriminator 4
 625 036c 1022     		movs	r2, #16
 626 036e 094B     		ldr	r3, .L29+12
 627 0370 1A70     		strb	r2, [r3]
 628 0372 38BD     		pop	{r3, r4, r5, pc}
 629              	.LVL15:
 630              	.L2:
 305:Generated_Source\PSoC6/I2C_INT.c ****         }
 306:Generated_Source\PSoC6/I2C_INT.c ****     #endif /* (I2C_MODE_MASTER_ENABLED) */
 307:Generated_Source\PSoC6/I2C_INT.c ****     }
 308:Generated_Source\PSoC6/I2C_INT.c ****     else if(I2C_CHECK_SM_SLAVE)
 631              		.loc 1 308 0
 632 0374 074B     		ldr	r3, .L29+12
 633 0376 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 634 0378 13F0100F 		tst	r3, #16
 635 037c 02D1     		bne	.L1
 309:Generated_Source\PSoC6/I2C_INT.c ****     {
 310:Generated_Source\PSoC6/I2C_INT.c ****     #if(I2C_MODE_SLAVE_ENABLED)
 311:Generated_Source\PSoC6/I2C_INT.c **** 
 312:Generated_Source\PSoC6/I2C_INT.c ****         if((I2C_CHECK_STOP_STS(tmpCsr)) || /* Stop || Restart */
 313:Generated_Source\PSoC6/I2C_INT.c ****            (I2C_CHECK_BYTE_COMPLETE(tmpCsr) && I2C_CHECK_ADDRESS_STS(tmpCsr)))
 314:Generated_Source\PSoC6/I2C_INT.c ****         {
 315:Generated_Source\PSoC6/I2C_INT.c ****             /* Catch end of master write transaction: use interrupt on Stop */
 316:Generated_Source\PSoC6/I2C_INT.c ****             /* The Stop bit history on address phase does not have correct state */
 317:Generated_Source\PSoC6/I2C_INT.c ****             if(I2C_SM_SL_WR_DATA == I2C_state)
 318:Generated_Source\PSoC6/I2C_INT.c ****             {
 319:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_DISABLE_INT_ON_STOP;
 320:Generated_Source\PSoC6/I2C_INT.c **** 
 321:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_slStatus &= ((uint8) ~I2C_SSTAT_WR_BUSY);
 322:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_slStatus |= ((uint8)  I2C_SSTAT_WR_CMPLT);
 323:Generated_Source\PSoC6/I2C_INT.c **** 
 324:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_state = I2C_SM_IDLE;
 325:Generated_Source\PSoC6/I2C_INT.c ****             }
 326:Generated_Source\PSoC6/I2C_INT.c ****         }
 327:Generated_Source\PSoC6/I2C_INT.c **** 
 328:Generated_Source\PSoC6/I2C_INT.c ****         if(I2C_CHECK_BYTE_COMPLETE(tmpCsr))
 329:Generated_Source\PSoC6/I2C_INT.c ****         {
 330:Generated_Source\PSoC6/I2C_INT.c ****             /* The address only issued after Start or ReStart: so check the address
 331:Generated_Source\PSoC6/I2C_INT.c ****                to catch these events:
 332:Generated_Source\PSoC6/I2C_INT.c ****                 FF : sets an address phase with a byte_complete interrupt trigger.
 333:Generated_Source\PSoC6/I2C_INT.c ****                 UDB: sets an address phase immediately after Start or ReStart. */
 334:Generated_Source\PSoC6/I2C_INT.c ****             if(I2C_CHECK_ADDRESS_STS(tmpCsr))
 335:Generated_Source\PSoC6/I2C_INT.c ****             {
 336:Generated_Source\PSoC6/I2C_INT.c ****             /* Check for software address detection */
 337:Generated_Source\PSoC6/I2C_INT.c ****             #if(I2C_SW_ADRR_DECODE)
 338:Generated_Source\PSoC6/I2C_INT.c ****                 tmp8 = I2C_GET_SLAVE_ADDR(I2C_DATA_REG);
 339:Generated_Source\PSoC6/I2C_INT.c **** 
 340:Generated_Source\PSoC6/I2C_INT.c ****                 if(tmp8 == I2C_slAddress)   /* Check for address match */
 341:Generated_Source\PSoC6/I2C_INT.c ****                 {
 342:Generated_Source\PSoC6/I2C_INT.c ****                     if(0u != (I2C_DATA_REG & I2C_READ_FLAG))
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 64


 343:Generated_Source\PSoC6/I2C_INT.c ****                     {
 344:Generated_Source\PSoC6/I2C_INT.c ****                         /* Place code to prepare read buffer here                  */
 345:Generated_Source\PSoC6/I2C_INT.c ****                         /* `#START I2C_SW_PREPARE_READ_BUF_interrupt` */
 346:Generated_Source\PSoC6/I2C_INT.c **** 
 347:Generated_Source\PSoC6/I2C_INT.c ****                         /* `#END` */
 348:Generated_Source\PSoC6/I2C_INT.c **** 
 349:Generated_Source\PSoC6/I2C_INT.c ****                     #ifdef I2C_SW_PREPARE_READ_BUF_CALLBACK
 350:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_SwPrepareReadBuf_Callback();
 351:Generated_Source\PSoC6/I2C_INT.c ****                     #endif /* I2C_SW_PREPARE_READ_BUF_CALLBACK */
 352:Generated_Source\PSoC6/I2C_INT.c ****                         
 353:Generated_Source\PSoC6/I2C_INT.c ****                         /* Prepare next operation to read, get data and place in data register */
 354:Generated_Source\PSoC6/I2C_INT.c ****                         if(I2C_slRdBufIndex < I2C_slRdBufSize)
 355:Generated_Source\PSoC6/I2C_INT.c ****                         {
 356:Generated_Source\PSoC6/I2C_INT.c ****                             /* Load first data byte from array */
 357:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_DATA_REG = I2C_slRdBufPtr[I2C_slRdBufIndex];
 358:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_ACK_AND_TRANSMIT;
 359:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_slRdBufIndex++;
 360:Generated_Source\PSoC6/I2C_INT.c **** 
 361:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_slStatus |= I2C_SSTAT_RD_BUSY;
 362:Generated_Source\PSoC6/I2C_INT.c ****                         }
 363:Generated_Source\PSoC6/I2C_INT.c ****                         else    /* Overflow: provide 0xFF on bus */
 364:Generated_Source\PSoC6/I2C_INT.c ****                         {
 365:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 366:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_ACK_AND_TRANSMIT;
 367:Generated_Source\PSoC6/I2C_INT.c **** 
 368:Generated_Source\PSoC6/I2C_INT.c ****                             I2C_slStatus  |= (I2C_SSTAT_RD_BUSY |
 369:Generated_Source\PSoC6/I2C_INT.c ****                                                            I2C_SSTAT_RD_ERR_OVFL);
 370:Generated_Source\PSoC6/I2C_INT.c ****                         }
 371:Generated_Source\PSoC6/I2C_INT.c **** 
 372:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state = I2C_SM_SL_RD_DATA;
 373:Generated_Source\PSoC6/I2C_INT.c ****                     }
 374:Generated_Source\PSoC6/I2C_INT.c ****                     else  /* Write transaction: receive 1st byte */
 375:Generated_Source\PSoC6/I2C_INT.c ****                     {
 376:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ACK_AND_RECEIVE;
 377:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_state = I2C_SM_SL_WR_DATA;
 378:Generated_Source\PSoC6/I2C_INT.c **** 
 379:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slStatus |= I2C_SSTAT_WR_BUSY;
 380:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ENABLE_INT_ON_STOP;
 381:Generated_Source\PSoC6/I2C_INT.c ****                     }
 382:Generated_Source\PSoC6/I2C_INT.c ****                 }
 383:Generated_Source\PSoC6/I2C_INT.c ****                 else
 384:Generated_Source\PSoC6/I2C_INT.c ****                 {
 385:Generated_Source\PSoC6/I2C_INT.c ****                     /*     Place code to compare for additional address here    */
 386:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#START I2C_SW_ADDR_COMPARE_interruptStart` */
 387:Generated_Source\PSoC6/I2C_INT.c **** 
 388:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#END` */
 389:Generated_Source\PSoC6/I2C_INT.c **** 
 390:Generated_Source\PSoC6/I2C_INT.c ****                 #ifdef I2C_SW_ADDR_COMPARE_ENTRY_CALLBACK
 391:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_SwAddrCompare_EntryCallback();
 392:Generated_Source\PSoC6/I2C_INT.c ****                 #endif /* I2C_SW_ADDR_COMPARE_ENTRY_CALLBACK */
 393:Generated_Source\PSoC6/I2C_INT.c ****                     
 394:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;   /* NACK address */
 395:Generated_Source\PSoC6/I2C_INT.c **** 
 396:Generated_Source\PSoC6/I2C_INT.c ****                     /* Place code to end of condition for NACK generation here */
 397:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#START I2C_SW_ADDR_COMPARE_interruptEnd`  */
 398:Generated_Source\PSoC6/I2C_INT.c **** 
 399:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#END` */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 65


 400:Generated_Source\PSoC6/I2C_INT.c **** 
 401:Generated_Source\PSoC6/I2C_INT.c ****                 #ifdef I2C_SW_ADDR_COMPARE_EXIT_CALLBACK
 402:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_SwAddrCompare_ExitCallback();
 403:Generated_Source\PSoC6/I2C_INT.c ****                 #endif /* I2C_SW_ADDR_COMPARE_EXIT_CALLBACK */
 404:Generated_Source\PSoC6/I2C_INT.c ****                 }
 405:Generated_Source\PSoC6/I2C_INT.c **** 
 406:Generated_Source\PSoC6/I2C_INT.c ****             #else /* (I2C_HW_ADRR_DECODE) */
 407:Generated_Source\PSoC6/I2C_INT.c **** 
 408:Generated_Source\PSoC6/I2C_INT.c ****                 if(0u != (I2C_DATA_REG & I2C_READ_FLAG))
 409:Generated_Source\PSoC6/I2C_INT.c ****                 {
 410:Generated_Source\PSoC6/I2C_INT.c ****                     /* Place code to prepare read buffer here                  */
 411:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#START I2C_HW_PREPARE_READ_BUF_interrupt` */
 412:Generated_Source\PSoC6/I2C_INT.c **** 
 413:Generated_Source\PSoC6/I2C_INT.c ****                     /* `#END` */
 414:Generated_Source\PSoC6/I2C_INT.c ****                     
 415:Generated_Source\PSoC6/I2C_INT.c ****                 #ifdef I2C_HW_PREPARE_READ_BUF_CALLBACK
 416:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_HwPrepareReadBuf_Callback();
 417:Generated_Source\PSoC6/I2C_INT.c ****                 #endif /* I2C_HW_PREPARE_READ_BUF_CALLBACK */
 418:Generated_Source\PSoC6/I2C_INT.c **** 
 419:Generated_Source\PSoC6/I2C_INT.c ****                     /* Prepare next operation to read, get data and place in data register */
 420:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_slRdBufIndex < I2C_slRdBufSize)
 421:Generated_Source\PSoC6/I2C_INT.c ****                     {
 422:Generated_Source\PSoC6/I2C_INT.c ****                         /* Load first data byte from array */
 423:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG = I2C_slRdBufPtr[I2C_slRdBufIndex];
 424:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ACK_AND_TRANSMIT;
 425:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slRdBufIndex++;
 426:Generated_Source\PSoC6/I2C_INT.c **** 
 427:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slStatus |= I2C_SSTAT_RD_BUSY;
 428:Generated_Source\PSoC6/I2C_INT.c ****                     }
 429:Generated_Source\PSoC6/I2C_INT.c ****                     else    /* Overflow: provide 0xFF on bus */
 430:Generated_Source\PSoC6/I2C_INT.c ****                     {
 431:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 432:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_ACK_AND_TRANSMIT;
 433:Generated_Source\PSoC6/I2C_INT.c **** 
 434:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slStatus  |= (I2C_SSTAT_RD_BUSY |
 435:Generated_Source\PSoC6/I2C_INT.c ****                                                        I2C_SSTAT_RD_ERR_OVFL);
 436:Generated_Source\PSoC6/I2C_INT.c ****                     }
 437:Generated_Source\PSoC6/I2C_INT.c **** 
 438:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_SL_RD_DATA;
 439:Generated_Source\PSoC6/I2C_INT.c ****                 }
 440:Generated_Source\PSoC6/I2C_INT.c ****                 else  /* Write transaction: receive 1st byte */
 441:Generated_Source\PSoC6/I2C_INT.c ****                 {
 442:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ACK_AND_RECEIVE;
 443:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_SL_WR_DATA;
 444:Generated_Source\PSoC6/I2C_INT.c **** 
 445:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slStatus |= I2C_SSTAT_WR_BUSY;
 446:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ENABLE_INT_ON_STOP;
 447:Generated_Source\PSoC6/I2C_INT.c ****                 }
 448:Generated_Source\PSoC6/I2C_INT.c **** 
 449:Generated_Source\PSoC6/I2C_INT.c ****             #endif /* (I2C_SW_ADRR_DECODE) */
 450:Generated_Source\PSoC6/I2C_INT.c ****             }
 451:Generated_Source\PSoC6/I2C_INT.c ****             /* Data states */
 452:Generated_Source\PSoC6/I2C_INT.c ****             /* Data master writes into slave */
 453:Generated_Source\PSoC6/I2C_INT.c ****             else if(I2C_state == I2C_SM_SL_WR_DATA)
 454:Generated_Source\PSoC6/I2C_INT.c ****             {
 455:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_slWrBufIndex < I2C_slWrBufSize)
 456:Generated_Source\PSoC6/I2C_INT.c ****                 {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 66


 457:Generated_Source\PSoC6/I2C_INT.c ****                     tmp8 = I2C_DATA_REG;
 458:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_ACK_AND_RECEIVE;
 459:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slWrBufPtr[I2C_slWrBufIndex] = tmp8;
 460:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slWrBufIndex++;
 461:Generated_Source\PSoC6/I2C_INT.c ****                 }
 462:Generated_Source\PSoC6/I2C_INT.c ****                 else  /* of array: complete write, send NACK */
 463:Generated_Source\PSoC6/I2C_INT.c ****                 {
 464:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_NAK_AND_RECEIVE;
 465:Generated_Source\PSoC6/I2C_INT.c **** 
 466:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slStatus |= I2C_SSTAT_WR_ERR_OVFL;
 467:Generated_Source\PSoC6/I2C_INT.c ****                 }
 468:Generated_Source\PSoC6/I2C_INT.c ****             }
 469:Generated_Source\PSoC6/I2C_INT.c ****             /* Data master reads from slave */
 470:Generated_Source\PSoC6/I2C_INT.c ****             else if(I2C_state == I2C_SM_SL_RD_DATA)
 471:Generated_Source\PSoC6/I2C_INT.c ****             {
 472:Generated_Source\PSoC6/I2C_INT.c ****                 if(I2C_CHECK_DATA_ACK(tmpCsr))
 473:Generated_Source\PSoC6/I2C_INT.c ****                 {
 474:Generated_Source\PSoC6/I2C_INT.c ****                     if(I2C_slRdBufIndex < I2C_slRdBufSize)
 475:Generated_Source\PSoC6/I2C_INT.c ****                     {
 476:Generated_Source\PSoC6/I2C_INT.c ****                          /* Get data from array */
 477:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG = I2C_slRdBufPtr[I2C_slRdBufIndex];
 478:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 479:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slRdBufIndex++;
 480:Generated_Source\PSoC6/I2C_INT.c ****                     }
 481:Generated_Source\PSoC6/I2C_INT.c ****                     else   /* Overflow: provide 0xFF on bus */
 482:Generated_Source\PSoC6/I2C_INT.c ****                     {
 483:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 484:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_TRANSMIT_DATA;
 485:Generated_Source\PSoC6/I2C_INT.c **** 
 486:Generated_Source\PSoC6/I2C_INT.c ****                         I2C_slStatus |= I2C_SSTAT_RD_ERR_OVFL;
 487:Generated_Source\PSoC6/I2C_INT.c ****                     }
 488:Generated_Source\PSoC6/I2C_INT.c ****                 }
 489:Generated_Source\PSoC6/I2C_INT.c ****                 else  /* Last byte was NACKed: read complete */
 490:Generated_Source\PSoC6/I2C_INT.c ****                 {
 491:Generated_Source\PSoC6/I2C_INT.c ****                     /* Only NACK appears on bus */
 492:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_DATA_REG = I2C_OVERFLOW_RETURN;
 493:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_NAK_AND_TRANSMIT;
 494:Generated_Source\PSoC6/I2C_INT.c **** 
 495:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slStatus &= ((uint8) ~I2C_SSTAT_RD_BUSY);
 496:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_slStatus |= ((uint8)  I2C_SSTAT_RD_CMPLT);
 497:Generated_Source\PSoC6/I2C_INT.c **** 
 498:Generated_Source\PSoC6/I2C_INT.c ****                     I2C_state = I2C_SM_IDLE;
 499:Generated_Source\PSoC6/I2C_INT.c ****                 }
 500:Generated_Source\PSoC6/I2C_INT.c ****             }
 501:Generated_Source\PSoC6/I2C_INT.c ****             else
 502:Generated_Source\PSoC6/I2C_INT.c ****             {
 503:Generated_Source\PSoC6/I2C_INT.c ****             #if(I2C_TIMEOUT_ENABLED)
 504:Generated_Source\PSoC6/I2C_INT.c ****                 /* Exit interrupt to take chance for timeout timer to handle this case */
 505:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_DisableInt();
 506:Generated_Source\PSoC6/I2C_INT.c ****                 I2C_ClearPendingInt();
 507:Generated_Source\PSoC6/I2C_INT.c ****             #else
 508:Generated_Source\PSoC6/I2C_INT.c ****                 /* Block execution flow: unexpected condition */
 509:Generated_Source\PSoC6/I2C_INT.c ****                 CY_ASSERT(0u != 0u);
 510:Generated_Source\PSoC6/I2C_INT.c ****             #endif /* (I2C_TIMEOUT_ENABLED) */
 511:Generated_Source\PSoC6/I2C_INT.c ****             }
 512:Generated_Source\PSoC6/I2C_INT.c ****         }
 513:Generated_Source\PSoC6/I2C_INT.c ****     #endif /* (I2C_MODE_SLAVE_ENABLED) */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 67


 514:Generated_Source\PSoC6/I2C_INT.c ****     }
 515:Generated_Source\PSoC6/I2C_INT.c ****     else
 516:Generated_Source\PSoC6/I2C_INT.c ****     {
 517:Generated_Source\PSoC6/I2C_INT.c ****         /* The FSM skips master and slave processing: return to IDLE */
 518:Generated_Source\PSoC6/I2C_INT.c ****         I2C_state = I2C_SM_IDLE;
 636              		.loc 1 518 0
 637 037e 1022     		movs	r2, #16
 638 0380 044B     		ldr	r3, .L29+12
 639 0382 1A70     		strb	r2, [r3]
 640              	.LVL16:
 641              	.L1:
 642 0384 38BD     		pop	{r3, r4, r5, pc}
 643              	.L30:
 644 0386 00BF     		.align	2
 645              	.L29:
 646 0388 14183440 		.word	1077155860
 647 038c 14173440 		.word	1077155604
 648 0390 00000000 		.word	.LC0
 649 0394 00000000 		.word	I2C_state
 650 0398 00000000 		.word	I2C_mstrStatus
 651              		.cfi_endproc
 652              	.LFE135:
 653              		.size	I2C_ISR, .-I2C_ISR
 654              		.section	.rodata.str1.4,"aMS",%progbits,1
 655              		.align	2
 656              	.LC0:
 657 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_INT.c\000"
 657      72617465 
 657      645F536F 
 657      75726365 
 657      5C50536F 
 658              		.text
 659              	.Letext0:
 660              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 661              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 662              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 663              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 664              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 665              		.file 9 "Generated_Source\\PSoC6\\I2C_PVT.h"
 666              		.section	.debug_info,"",%progbits
 667              	.Ldebug_info0:
 668 0000 A10C0000 		.4byte	0xca1
 669 0004 0400     		.2byte	0x4
 670 0006 00000000 		.4byte	.Ldebug_abbrev0
 671 000a 04       		.byte	0x4
 672 000b 01       		.uleb128 0x1
 673 000c 74030000 		.4byte	.LASF299
 674 0010 0C       		.byte	0xc
 675 0011 53030000 		.4byte	.LASF300
 676 0015 9C0C0000 		.4byte	.LASF301
 677 0019 00000000 		.4byte	.Ldebug_ranges0+0
 678 001d 00000000 		.4byte	0
 679 0021 00000000 		.4byte	.Ldebug_line0
 680 0025 02       		.uleb128 0x2
 681 0026 02       		.byte	0x2
 682 0027 E6030000 		.4byte	0x3e6
 683 002b 04       		.byte	0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 68


 684 002c 24       		.byte	0x24
 685 002d E6030000 		.4byte	0x3e6
 686 0031 03       		.uleb128 0x3
 687 0032 0A160000 		.4byte	.LASF0
 688 0036 71       		.sleb128 -15
 689 0037 03       		.uleb128 0x3
 690 0038 7A110000 		.4byte	.LASF1
 691 003c 72       		.sleb128 -14
 692 003d 03       		.uleb128 0x3
 693 003e 5F160000 		.4byte	.LASF2
 694 0042 73       		.sleb128 -13
 695 0043 03       		.uleb128 0x3
 696 0044 91040000 		.4byte	.LASF3
 697 0048 74       		.sleb128 -12
 698 0049 03       		.uleb128 0x3
 699 004a 740D0000 		.4byte	.LASF4
 700 004e 75       		.sleb128 -11
 701 004f 03       		.uleb128 0x3
 702 0050 E6140000 		.4byte	.LASF5
 703 0054 76       		.sleb128 -10
 704 0055 03       		.uleb128 0x3
 705 0056 F1060000 		.4byte	.LASF6
 706 005a 7B       		.sleb128 -5
 707 005b 03       		.uleb128 0x3
 708 005c D4140000 		.4byte	.LASF7
 709 0060 7C       		.sleb128 -4
 710 0061 03       		.uleb128 0x3
 711 0062 DC0D0000 		.4byte	.LASF8
 712 0066 7E       		.sleb128 -2
 713 0067 03       		.uleb128 0x3
 714 0068 A9130000 		.4byte	.LASF9
 715 006c 7F       		.sleb128 -1
 716 006d 04       		.uleb128 0x4
 717 006e 78170000 		.4byte	.LASF10
 718 0072 00       		.byte	0
 719 0073 04       		.uleb128 0x4
 720 0074 DE0E0000 		.4byte	.LASF11
 721 0078 01       		.byte	0x1
 722 0079 04       		.uleb128 0x4
 723 007a 26020000 		.4byte	.LASF12
 724 007e 02       		.byte	0x2
 725 007f 04       		.uleb128 0x4
 726 0080 C5120000 		.4byte	.LASF13
 727 0084 03       		.byte	0x3
 728 0085 04       		.uleb128 0x4
 729 0086 CE090000 		.4byte	.LASF14
 730 008a 04       		.byte	0x4
 731 008b 04       		.uleb128 0x4
 732 008c E7160000 		.4byte	.LASF15
 733 0090 05       		.byte	0x5
 734 0091 04       		.uleb128 0x4
 735 0092 2E0E0000 		.4byte	.LASF16
 736 0096 06       		.byte	0x6
 737 0097 04       		.uleb128 0x4
 738 0098 FC040000 		.4byte	.LASF17
 739 009c 07       		.byte	0x7
 740 009d 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 69


 741 009e 61120000 		.4byte	.LASF18
 742 00a2 08       		.byte	0x8
 743 00a3 04       		.uleb128 0x4
 744 00a4 64090000 		.4byte	.LASF19
 745 00a8 09       		.byte	0x9
 746 00a9 04       		.uleb128 0x4
 747 00aa EA090000 		.4byte	.LASF20
 748 00ae 0A       		.byte	0xa
 749 00af 04       		.uleb128 0x4
 750 00b0 73070000 		.4byte	.LASF21
 751 00b4 0B       		.byte	0xb
 752 00b5 04       		.uleb128 0x4
 753 00b6 FC100000 		.4byte	.LASF22
 754 00ba 0C       		.byte	0xc
 755 00bb 04       		.uleb128 0x4
 756 00bc 18050000 		.4byte	.LASF23
 757 00c0 0D       		.byte	0xd
 758 00c1 04       		.uleb128 0x4
 759 00c2 0B120000 		.4byte	.LASF24
 760 00c6 0E       		.byte	0xe
 761 00c7 04       		.uleb128 0x4
 762 00c8 73020000 		.4byte	.LASF25
 763 00cc 0F       		.byte	0xf
 764 00cd 04       		.uleb128 0x4
 765 00ce CB150000 		.4byte	.LASF26
 766 00d2 10       		.byte	0x10
 767 00d3 04       		.uleb128 0x4
 768 00d4 2C0C0000 		.4byte	.LASF27
 769 00d8 11       		.byte	0x11
 770 00d9 04       		.uleb128 0x4
 771 00da 7C040000 		.4byte	.LASF28
 772 00de 12       		.byte	0x12
 773 00df 04       		.uleb128 0x4
 774 00e0 FB0B0000 		.4byte	.LASF29
 775 00e4 13       		.byte	0x13
 776 00e5 04       		.uleb128 0x4
 777 00e6 04020000 		.4byte	.LASF30
 778 00ea 14       		.byte	0x14
 779 00eb 04       		.uleb128 0x4
 780 00ec B1060000 		.4byte	.LASF31
 781 00f0 15       		.byte	0x15
 782 00f1 04       		.uleb128 0x4
 783 00f2 240A0000 		.4byte	.LASF32
 784 00f6 16       		.byte	0x16
 785 00f7 04       		.uleb128 0x4
 786 00f8 C2010000 		.4byte	.LASF33
 787 00fc 17       		.byte	0x17
 788 00fd 04       		.uleb128 0x4
 789 00fe 19110000 		.4byte	.LASF34
 790 0102 18       		.byte	0x18
 791 0103 04       		.uleb128 0x4
 792 0104 E50C0000 		.4byte	.LASF35
 793 0108 19       		.byte	0x19
 794 0109 04       		.uleb128 0x4
 795 010a A3000000 		.4byte	.LASF36
 796 010e 1A       		.byte	0x1a
 797 010f 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 70


 798 0110 2A080000 		.4byte	.LASF37
 799 0114 1B       		.byte	0x1b
 800 0115 04       		.uleb128 0x4
 801 0116 4C180000 		.4byte	.LASF38
 802 011a 1C       		.byte	0x1c
 803 011b 04       		.uleb128 0x4
 804 011c 6E150000 		.4byte	.LASF39
 805 0120 1D       		.byte	0x1d
 806 0121 04       		.uleb128 0x4
 807 0122 420C0000 		.4byte	.LASF40
 808 0126 1E       		.byte	0x1e
 809 0127 04       		.uleb128 0x4
 810 0128 28120000 		.4byte	.LASF41
 811 012c 1F       		.byte	0x1f
 812 012d 04       		.uleb128 0x4
 813 012e 55100000 		.4byte	.LASF42
 814 0132 20       		.byte	0x20
 815 0133 04       		.uleb128 0x4
 816 0134 90070000 		.4byte	.LASF43
 817 0138 21       		.byte	0x21
 818 0139 04       		.uleb128 0x4
 819 013a 03170000 		.4byte	.LASF44
 820 013e 22       		.byte	0x22
 821 013f 04       		.uleb128 0x4
 822 0140 260B0000 		.4byte	.LASF45
 823 0144 23       		.byte	0x23
 824 0145 04       		.uleb128 0x4
 825 0146 5D010000 		.4byte	.LASF46
 826 014a 24       		.byte	0x24
 827 014b 04       		.uleb128 0x4
 828 014c EE110000 		.4byte	.LASF47
 829 0150 25       		.byte	0x25
 830 0151 04       		.uleb128 0x4
 831 0152 87060000 		.4byte	.LASF48
 832 0156 26       		.byte	0x26
 833 0157 04       		.uleb128 0x4
 834 0158 ED150000 		.4byte	.LASF49
 835 015c 27       		.byte	0x27
 836 015d 04       		.uleb128 0x4
 837 015e 370D0000 		.4byte	.LASF50
 838 0162 28       		.byte	0x28
 839 0163 04       		.uleb128 0x4
 840 0164 FD060000 		.4byte	.LASF51
 841 0168 29       		.byte	0x29
 842 0169 04       		.uleb128 0x4
 843 016a FE0D0000 		.4byte	.LASF52
 844 016e 2A       		.byte	0x2a
 845 016f 04       		.uleb128 0x4
 846 0170 A6120000 		.4byte	.LASF53
 847 0174 2B       		.byte	0x2b
 848 0175 04       		.uleb128 0x4
 849 0176 BF000000 		.4byte	.LASF54
 850 017a 2C       		.byte	0x2c
 851 017b 04       		.uleb128 0x4
 852 017c AB050000 		.4byte	.LASF55
 853 0180 2D       		.byte	0x2d
 854 0181 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 71


 855 0182 220D0000 		.4byte	.LASF56
 856 0186 2E       		.byte	0x2e
 857 0187 04       		.uleb128 0x4
 858 0188 D2110000 		.4byte	.LASF57
 859 018c 2F       		.byte	0x2f
 860 018d 04       		.uleb128 0x4
 861 018e 68180000 		.4byte	.LASF58
 862 0192 30       		.byte	0x30
 863 0193 04       		.uleb128 0x4
 864 0194 49070000 		.4byte	.LASF59
 865 0198 31       		.byte	0x31
 866 0199 04       		.uleb128 0x4
 867 019a 45130000 		.4byte	.LASF60
 868 019e 32       		.byte	0x32
 869 019f 04       		.uleb128 0x4
 870 01a0 820A0000 		.4byte	.LASF61
 871 01a4 33       		.byte	0x33
 872 01a5 04       		.uleb128 0x4
 873 01a6 16010000 		.4byte	.LASF62
 874 01aa 34       		.byte	0x34
 875 01ab 04       		.uleb128 0x4
 876 01ac B40E0000 		.4byte	.LASF63
 877 01b0 35       		.byte	0x35
 878 01b1 04       		.uleb128 0x4
 879 01b2 25140000 		.4byte	.LASF64
 880 01b6 36       		.byte	0x36
 881 01b7 04       		.uleb128 0x4
 882 01b8 9A150000 		.4byte	.LASF65
 883 01bc 37       		.byte	0x37
 884 01bd 04       		.uleb128 0x4
 885 01be B2090000 		.4byte	.LASF66
 886 01c2 38       		.byte	0x38
 887 01c3 04       		.uleb128 0x4
 888 01c4 82000000 		.4byte	.LASF67
 889 01c8 39       		.byte	0x39
 890 01c9 04       		.uleb128 0x4
 891 01ca 43160000 		.4byte	.LASF68
 892 01ce 3A       		.byte	0x3a
 893 01cf 04       		.uleb128 0x4
 894 01d0 980E0000 		.4byte	.LASF69
 895 01d4 3B       		.byte	0x3b
 896 01d5 04       		.uleb128 0x4
 897 01d6 2C090000 		.4byte	.LASF70
 898 01da 3C       		.byte	0x3c
 899 01db 04       		.uleb128 0x4
 900 01dc A4170000 		.4byte	.LASF71
 901 01e0 3D       		.byte	0x3d
 902 01e1 04       		.uleb128 0x4
 903 01e2 FF0E0000 		.4byte	.LASF72
 904 01e6 3E       		.byte	0x3e
 905 01e7 04       		.uleb128 0x4
 906 01e8 12070000 		.4byte	.LASF73
 907 01ec 3F       		.byte	0x3f
 908 01ed 04       		.uleb128 0x4
 909 01ee E1120000 		.4byte	.LASF74
 910 01f2 40       		.byte	0x40
 911 01f3 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 72


 912 01f4 070A0000 		.4byte	.LASF75
 913 01f8 41       		.byte	0x41
 914 01f9 04       		.uleb128 0x4
 915 01fa 1D030000 		.4byte	.LASF76
 916 01fe 42       		.byte	0x42
 917 01ff 04       		.uleb128 0x4
 918 0200 C3130000 		.4byte	.LASF77
 919 0204 43       		.byte	0x43
 920 0205 04       		.uleb128 0x4
 921 0206 DB0A0000 		.4byte	.LASF78
 922 020a 44       		.byte	0x44
 923 020b 04       		.uleb128 0x4
 924 020c D5170000 		.4byte	.LASF79
 925 0210 45       		.byte	0x45
 926 0211 04       		.uleb128 0x4
 927 0212 1C0F0000 		.4byte	.LASF80
 928 0216 46       		.byte	0x46
 929 0217 04       		.uleb128 0x4
 930 0218 D4050000 		.4byte	.LASF81
 931 021c 47       		.byte	0x47
 932 021d 04       		.uleb128 0x4
 933 021e 0E130000 		.4byte	.LASF82
 934 0222 48       		.byte	0x48
 935 0223 04       		.uleb128 0x4
 936 0224 490A0000 		.4byte	.LASF83
 937 0228 49       		.byte	0x49
 938 0229 04       		.uleb128 0x4
 939 022a D4000000 		.4byte	.LASF84
 940 022e 4A       		.byte	0x4a
 941 022f 04       		.uleb128 0x4
 942 0230 7C0E0000 		.4byte	.LASF85
 943 0234 4B       		.byte	0x4b
 944 0235 04       		.uleb128 0x4
 945 0236 380F0000 		.4byte	.LASF86
 946 023a 4C       		.byte	0x4c
 947 023b 04       		.uleb128 0x4
 948 023c 03060000 		.4byte	.LASF87
 949 0240 4D       		.byte	0x4d
 950 0241 04       		.uleb128 0x4
 951 0242 44120000 		.4byte	.LASF88
 952 0246 4E       		.byte	0x4e
 953 0247 04       		.uleb128 0x4
 954 0248 650A0000 		.4byte	.LASF89
 955 024c 4F       		.byte	0x4f
 956 024d 04       		.uleb128 0x4
 957 024e F0000000 		.4byte	.LASF90
 958 0252 50       		.byte	0x50
 959 0253 04       		.uleb128 0x4
 960 0254 37110000 		.4byte	.LASF91
 961 0258 51       		.byte	0x51
 962 0259 04       		.uleb128 0x4
 963 025a AC070000 		.4byte	.LASF92
 964 025e 52       		.byte	0x52
 965 025f 04       		.uleb128 0x4
 966 0260 30170000 		.4byte	.LASF93
 967 0264 53       		.byte	0x53
 968 0265 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 73


 969 0266 0B180000 		.4byte	.LASF94
 970 026a 54       		.byte	0x54
 971 026b 04       		.uleb128 0x4
 972 026c 430B0000 		.4byte	.LASF95
 973 0270 55       		.byte	0x55
 974 0271 04       		.uleb128 0x4
 975 0272 CA070000 		.4byte	.LASF96
 976 0276 56       		.byte	0x56
 977 0277 04       		.uleb128 0x4
 978 0278 65050000 		.4byte	.LASF97
 979 027c 57       		.byte	0x57
 980 027d 04       		.uleb128 0x4
 981 027e 7D180000 		.4byte	.LASF98
 982 0282 58       		.byte	0x58
 983 0283 04       		.uleb128 0x4
 984 0284 DB0F0000 		.4byte	.LASF99
 985 0288 59       		.byte	0x59
 986 0289 04       		.uleb128 0x4
 987 028a 27180000 		.4byte	.LASF100
 988 028e 5A       		.byte	0x5a
 989 028f 04       		.uleb128 0x4
 990 0290 080D0000 		.4byte	.LASF101
 991 0294 5B       		.byte	0x5b
 992 0295 04       		.uleb128 0x4
 993 0296 39030000 		.4byte	.LASF102
 994 029a 5C       		.byte	0x5c
 995 029b 04       		.uleb128 0x4
 996 029c FF130000 		.4byte	.LASF103
 997 02a0 5D       		.byte	0x5d
 998 02a1 04       		.uleb128 0x4
 999 02a2 46080000 		.4byte	.LASF104
 1000 02a6 5E       		.byte	0x5e
 1001 02a7 04       		.uleb128 0x4
 1002 02a8 F1170000 		.4byte	.LASF105
 1003 02ac 5F       		.byte	0x5f
 1004 02ad 04       		.uleb128 0x4
 1005 02ae 550F0000 		.4byte	.LASF106
 1006 02b2 60       		.byte	0x60
 1007 02b3 04       		.uleb128 0x4
 1008 02b4 CB020000 		.4byte	.LASF107
 1009 02b8 61       		.byte	0x61
 1010 02b9 04       		.uleb128 0x4
 1011 02ba F6140000 		.4byte	.LASF108
 1012 02be 62       		.byte	0x62
 1013 02bf 04       		.uleb128 0x4
 1014 02c0 E1080000 		.4byte	.LASF109
 1015 02c4 63       		.byte	0x63
 1016 02c5 04       		.uleb128 0x4
 1017 02c6 AC180000 		.4byte	.LASF110
 1018 02ca 64       		.byte	0x64
 1019 02cb 04       		.uleb128 0x4
 1020 02cc FB0F0000 		.4byte	.LASF111
 1021 02d0 65       		.byte	0x65
 1022 02d1 04       		.uleb128 0x4
 1023 02d2 2F070000 		.4byte	.LASF112
 1024 02d6 66       		.byte	0x66
 1025 02d7 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 74


 1026 02d8 59140000 		.4byte	.LASF113
 1027 02dc 67       		.byte	0x67
 1028 02dd 04       		.uleb128 0x4
 1029 02de 5B0B0000 		.4byte	.LASF114
 1030 02e2 68       		.byte	0x68
 1031 02e3 04       		.uleb128 0x4
 1032 02e4 9E010000 		.4byte	.LASF115
 1033 02e8 69       		.byte	0x69
 1034 02e9 04       		.uleb128 0x4
 1035 02ea 820F0000 		.4byte	.LASF116
 1036 02ee 6A       		.byte	0x6a
 1037 02ef 04       		.uleb128 0x4
 1038 02f0 CC060000 		.4byte	.LASF117
 1039 02f4 6B       		.byte	0x6b
 1040 02f5 04       		.uleb128 0x4
 1041 02f6 CC160000 		.4byte	.LASF118
 1042 02fa 6C       		.byte	0x6c
 1043 02fb 04       		.uleb128 0x4
 1044 02fc 130E0000 		.4byte	.LASF119
 1045 0300 6D       		.byte	0x6d
 1046 0301 04       		.uleb128 0x4
 1047 0302 E1040000 		.4byte	.LASF120
 1048 0306 6E       		.byte	0x6e
 1049 0307 04       		.uleb128 0x4
 1050 0308 53150000 		.4byte	.LASF121
 1051 030c 6F       		.byte	0x6f
 1052 030d 04       		.uleb128 0x4
 1053 030e 49090000 		.4byte	.LASF122
 1054 0312 70       		.byte	0x70
 1055 0313 04       		.uleb128 0x4
 1056 0314 2F000000 		.4byte	.LASF123
 1057 0318 71       		.byte	0x71
 1058 0319 04       		.uleb128 0x4
 1059 031a 3A100000 		.4byte	.LASF124
 1060 031e 72       		.byte	0x72
 1061 031f 04       		.uleb128 0x4
 1062 0320 A7040000 		.4byte	.LASF125
 1063 0324 73       		.byte	0x73
 1064 0325 04       		.uleb128 0x4
 1065 0326 B9140000 		.4byte	.LASF126
 1066 032a 74       		.byte	0x74
 1067 032b 04       		.uleb128 0x4
 1068 032c CC0B0000 		.4byte	.LASF127
 1069 0330 75       		.byte	0x75
 1070 0331 04       		.uleb128 0x4
 1071 0332 8E110000 		.4byte	.LASF128
 1072 0336 76       		.byte	0x76
 1073 0337 04       		.uleb128 0x4
 1074 0338 8C020000 		.4byte	.LASF129
 1075 033c 77       		.byte	0x77
 1076 033d 04       		.uleb128 0x4
 1077 033e 2A130000 		.4byte	.LASF130
 1078 0342 78       		.byte	0x78
 1079 0343 04       		.uleb128 0x4
 1080 0344 77130000 		.4byte	.LASF131
 1081 0348 79       		.byte	0x79
 1082 0349 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 75


 1083 034a 92160000 		.4byte	.LASF132
 1084 034e 7A       		.byte	0x7a
 1085 034f 04       		.uleb128 0x4
 1086 0350 BA0D0000 		.4byte	.LASF133
 1087 0354 7B       		.byte	0x7b
 1088 0355 04       		.uleb128 0x4
 1089 0356 C2040000 		.4byte	.LASF134
 1090 035a 7C       		.byte	0x7c
 1091 035b 04       		.uleb128 0x4
 1092 035c 10150000 		.4byte	.LASF135
 1093 0360 7D       		.byte	0x7d
 1094 0361 04       		.uleb128 0x4
 1095 0362 FB080000 		.4byte	.LASF136
 1096 0366 7E       		.byte	0x7e
 1097 0367 04       		.uleb128 0x4
 1098 0368 71100000 		.4byte	.LASF137
 1099 036c 7F       		.byte	0x7f
 1100 036d 04       		.uleb128 0x4
 1101 036e 15100000 		.4byte	.LASF138
 1102 0372 80       		.byte	0x80
 1103 0373 04       		.uleb128 0x4
 1104 0374 66040000 		.4byte	.LASF139
 1105 0378 81       		.byte	0x81
 1106 0379 04       		.uleb128 0x4
 1107 037a 73140000 		.4byte	.LASF140
 1108 037e 82       		.byte	0x82
 1109 037f 04       		.uleb128 0x4
 1110 0380 860B0000 		.4byte	.LASF141
 1111 0384 83       		.byte	0x83
 1112 0385 04       		.uleb128 0x4
 1113 0386 54000000 		.4byte	.LASF142
 1114 038a 84       		.byte	0x84
 1115 038b 04       		.uleb128 0x4
 1116 038c 13080000 		.4byte	.LASF143
 1117 0390 85       		.byte	0x85
 1118 0391 04       		.uleb128 0x4
 1119 0392 92130000 		.4byte	.LASF144
 1120 0396 86       		.byte	0x86
 1121 0397 04       		.uleb128 0x4
 1122 0398 AD0B0000 		.4byte	.LASF145
 1123 039c 87       		.byte	0x87
 1124 039d 04       		.uleb128 0x4
 1125 039e A7020000 		.4byte	.LASF146
 1126 03a2 88       		.byte	0x88
 1127 03a3 04       		.uleb128 0x4
 1128 03a4 35050000 		.4byte	.LASF147
 1129 03a8 89       		.byte	0x89
 1130 03a9 04       		.uleb128 0x4
 1131 03aa 7A160000 		.4byte	.LASF148
 1132 03ae 8A       		.byte	0x8a
 1133 03af 04       		.uleb128 0x4
 1134 03b0 A4080000 		.4byte	.LASF149
 1135 03b4 8B       		.byte	0x8b
 1136 03b5 04       		.uleb128 0x4
 1137 03b6 11090000 		.4byte	.LASF150
 1138 03ba 8C       		.byte	0x8c
 1139 03bb 04       		.uleb128 0x4
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 76


 1140 03bc 5C070000 		.4byte	.LASF151
 1141 03c0 8D       		.byte	0x8d
 1142 03c1 04       		.uleb128 0x4
 1143 03c2 92120000 		.4byte	.LASF152
 1144 03c6 8E       		.byte	0x8e
 1145 03c7 04       		.uleb128 0x4
 1146 03c8 E80D0000 		.4byte	.LASF153
 1147 03cc 8F       		.byte	0x8f
 1148 03cd 04       		.uleb128 0x4
 1149 03ce 20060000 		.4byte	.LASF154
 1150 03d2 90       		.byte	0x90
 1151 03d3 04       		.uleb128 0x4
 1152 03d4 100B0000 		.4byte	.LASF155
 1153 03d8 91       		.byte	0x91
 1154 03d9 04       		.uleb128 0x4
 1155 03da C8080000 		.4byte	.LASF156
 1156 03de 92       		.byte	0x92
 1157 03df 04       		.uleb128 0x4
 1158 03e0 CA0A0000 		.4byte	.LASF157
 1159 03e4 F0       		.byte	0xf0
 1160 03e5 00       		.byte	0
 1161 03e6 05       		.uleb128 0x5
 1162 03e7 02       		.byte	0x2
 1163 03e8 05       		.byte	0x5
 1164 03e9 69020000 		.4byte	.LASF158
 1165 03ed 06       		.uleb128 0x6
 1166 03ee FE070000 		.4byte	.LASF160
 1167 03f2 04       		.byte	0x4
 1168 03f3 F4       		.byte	0xf4
 1169 03f4 25000000 		.4byte	0x25
 1170 03f8 05       		.uleb128 0x5
 1171 03f9 01       		.byte	0x1
 1172 03fa 06       		.byte	0x6
 1173 03fb 6E160000 		.4byte	.LASF159
 1174 03ff 06       		.uleb128 0x6
 1175 0400 E3150000 		.4byte	.LASF161
 1176 0404 05       		.byte	0x5
 1177 0405 1D       		.byte	0x1d
 1178 0406 0A040000 		.4byte	0x40a
 1179 040a 05       		.uleb128 0x5
 1180 040b 01       		.byte	0x1
 1181 040c 08       		.byte	0x8
 1182 040d 26150000 		.4byte	.LASF162
 1183 0411 06       		.uleb128 0x6
 1184 0412 540D0000 		.4byte	.LASF163
 1185 0416 05       		.byte	0x5
 1186 0417 29       		.byte	0x29
 1187 0418 E6030000 		.4byte	0x3e6
 1188 041c 06       		.uleb128 0x6
 1189 041d E6060000 		.4byte	.LASF164
 1190 0421 05       		.byte	0x5
 1191 0422 2B       		.byte	0x2b
 1192 0423 27040000 		.4byte	0x427
 1193 0427 05       		.uleb128 0x5
 1194 0428 02       		.byte	0x2
 1195 0429 07       		.byte	0x7
 1196 042a 9C0F0000 		.4byte	.LASF165
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 77


 1197 042e 06       		.uleb128 0x6
 1198 042f B8010000 		.4byte	.LASF166
 1199 0433 05       		.byte	0x5
 1200 0434 3F       		.byte	0x3f
 1201 0435 39040000 		.4byte	0x439
 1202 0439 05       		.uleb128 0x5
 1203 043a 04       		.byte	0x4
 1204 043b 05       		.byte	0x5
 1205 043c 2E110000 		.4byte	.LASF167
 1206 0440 06       		.uleb128 0x6
 1207 0441 34150000 		.4byte	.LASF168
 1208 0445 05       		.byte	0x5
 1209 0446 41       		.byte	0x41
 1210 0447 4B040000 		.4byte	0x44b
 1211 044b 05       		.uleb128 0x5
 1212 044c 04       		.byte	0x4
 1213 044d 07       		.byte	0x7
 1214 044e ED130000 		.4byte	.LASF169
 1215 0452 05       		.uleb128 0x5
 1216 0453 08       		.byte	0x8
 1217 0454 05       		.byte	0x5
 1218 0455 6C0C0000 		.4byte	.LASF170
 1219 0459 05       		.uleb128 0x5
 1220 045a 08       		.byte	0x8
 1221 045b 07       		.byte	0x7
 1222 045c 47060000 		.4byte	.LASF171
 1223 0460 07       		.uleb128 0x7
 1224 0461 04       		.byte	0x4
 1225 0462 05       		.byte	0x5
 1226 0463 696E7400 		.ascii	"int\000"
 1227 0467 05       		.uleb128 0x5
 1228 0468 04       		.byte	0x4
 1229 0469 07       		.byte	0x7
 1230 046a 50010000 		.4byte	.LASF172
 1231 046e 06       		.uleb128 0x6
 1232 046f C40B0000 		.4byte	.LASF173
 1233 0473 06       		.byte	0x6
 1234 0474 18       		.byte	0x18
 1235 0475 FF030000 		.4byte	0x3ff
 1236 0479 06       		.uleb128 0x6
 1237 047a 33040000 		.4byte	.LASF174
 1238 047e 06       		.byte	0x6
 1239 047f 20       		.byte	0x20
 1240 0480 11040000 		.4byte	0x411
 1241 0484 06       		.uleb128 0x6
 1242 0485 BB0F0000 		.4byte	.LASF175
 1243 0489 06       		.byte	0x6
 1244 048a 24       		.byte	0x24
 1245 048b 1C040000 		.4byte	0x41c
 1246 048f 06       		.uleb128 0x6
 1247 0490 41140000 		.4byte	.LASF176
 1248 0494 06       		.byte	0x6
 1249 0495 2C       		.byte	0x2c
 1250 0496 2E040000 		.4byte	0x42e
 1251 049a 06       		.uleb128 0x6
 1252 049b D8040000 		.4byte	.LASF177
 1253 049f 06       		.byte	0x6
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 78


 1254 04a0 30       		.byte	0x30
 1255 04a1 40040000 		.4byte	0x440
 1256 04a5 08       		.uleb128 0x8
 1257 04a6 040E     		.2byte	0xe04
 1258 04a8 02       		.byte	0x2
 1259 04a9 9601     		.2byte	0x196
 1260 04ab 61050000 		.4byte	0x561
 1261 04af 09       		.uleb128 0x9
 1262 04b0 60050000 		.4byte	.LASF178
 1263 04b4 02       		.byte	0x2
 1264 04b5 9801     		.2byte	0x198
 1265 04b7 7D050000 		.4byte	0x57d
 1266 04bb 00       		.byte	0
 1267 04bc 09       		.uleb128 0x9
 1268 04bd B8100000 		.4byte	.LASF179
 1269 04c1 02       		.byte	0x2
 1270 04c2 9901     		.2byte	0x199
 1271 04c4 82050000 		.4byte	0x582
 1272 04c8 20       		.byte	0x20
 1273 04c9 09       		.uleb128 0x9
 1274 04ca C1150000 		.4byte	.LASF180
 1275 04ce 02       		.byte	0x2
 1276 04cf 9A01     		.2byte	0x19a
 1277 04d1 92050000 		.4byte	0x592
 1278 04d5 80       		.byte	0x80
 1279 04d6 09       		.uleb128 0x9
 1280 04d7 C0050000 		.4byte	.LASF181
 1281 04db 02       		.byte	0x2
 1282 04dc 9B01     		.2byte	0x19b
 1283 04de 82050000 		.4byte	0x582
 1284 04e2 A0       		.byte	0xa0
 1285 04e3 0A       		.uleb128 0xa
 1286 04e4 1F170000 		.4byte	.LASF182
 1287 04e8 02       		.byte	0x2
 1288 04e9 9C01     		.2byte	0x19c
 1289 04eb 97050000 		.4byte	0x597
 1290 04ef 0001     		.2byte	0x100
 1291 04f1 0A       		.uleb128 0xa
 1292 04f2 D4100000 		.4byte	.LASF183
 1293 04f6 02       		.byte	0x2
 1294 04f7 9D01     		.2byte	0x19d
 1295 04f9 82050000 		.4byte	0x582
 1296 04fd 2001     		.2byte	0x120
 1297 04ff 0A       		.uleb128 0xa
 1298 0500 FA0E0000 		.4byte	.LASF184
 1299 0504 02       		.byte	0x2
 1300 0505 9E01     		.2byte	0x19e
 1301 0507 9C050000 		.4byte	0x59c
 1302 050b 8001     		.2byte	0x180
 1303 050d 0A       		.uleb128 0xa
 1304 050e DE100000 		.4byte	.LASF185
 1305 0512 02       		.byte	0x2
 1306 0513 9F01     		.2byte	0x19f
 1307 0515 82050000 		.4byte	0x582
 1308 0519 A001     		.2byte	0x1a0
 1309 051b 0A       		.uleb128 0xa
 1310 051c C6150000 		.4byte	.LASF186
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 79


 1311 0520 02       		.byte	0x2
 1312 0521 A001     		.2byte	0x1a0
 1313 0523 A1050000 		.4byte	0x5a1
 1314 0527 0002     		.2byte	0x200
 1315 0529 0A       		.uleb128 0xa
 1316 052a E8100000 		.4byte	.LASF187
 1317 052e 02       		.byte	0x2
 1318 052f A101     		.2byte	0x1a1
 1319 0531 A6050000 		.4byte	0x5a6
 1320 0535 2002     		.2byte	0x220
 1321 0537 0B       		.uleb128 0xb
 1322 0538 495000   		.ascii	"IP\000"
 1323 053b 02       		.byte	0x2
 1324 053c A201     		.2byte	0x1a2
 1325 053e CB050000 		.4byte	0x5cb
 1326 0542 0003     		.2byte	0x300
 1327 0544 0A       		.uleb128 0xa
 1328 0545 F2100000 		.4byte	.LASF188
 1329 0549 02       		.byte	0x2
 1330 054a A301     		.2byte	0x1a3
 1331 054c D0050000 		.4byte	0x5d0
 1332 0550 F003     		.2byte	0x3f0
 1333 0552 0A       		.uleb128 0xa
 1334 0553 2B100000 		.4byte	.LASF189
 1335 0557 02       		.byte	0x2
 1336 0558 A401     		.2byte	0x1a4
 1337 055a 78050000 		.4byte	0x578
 1338 055e 000E     		.2byte	0xe00
 1339 0560 00       		.byte	0
 1340 0561 0C       		.uleb128 0xc
 1341 0562 78050000 		.4byte	0x578
 1342 0566 71050000 		.4byte	0x571
 1343 056a 0D       		.uleb128 0xd
 1344 056b 71050000 		.4byte	0x571
 1345 056f 07       		.byte	0x7
 1346 0570 00       		.byte	0
 1347 0571 05       		.uleb128 0x5
 1348 0572 04       		.byte	0x4
 1349 0573 07       		.byte	0x7
 1350 0574 87100000 		.4byte	.LASF190
 1351 0578 0E       		.uleb128 0xe
 1352 0579 9A040000 		.4byte	0x49a
 1353 057d 0E       		.uleb128 0xe
 1354 057e 61050000 		.4byte	0x561
 1355 0582 0C       		.uleb128 0xc
 1356 0583 9A040000 		.4byte	0x49a
 1357 0587 92050000 		.4byte	0x592
 1358 058b 0D       		.uleb128 0xd
 1359 058c 71050000 		.4byte	0x571
 1360 0590 17       		.byte	0x17
 1361 0591 00       		.byte	0
 1362 0592 0E       		.uleb128 0xe
 1363 0593 61050000 		.4byte	0x561
 1364 0597 0E       		.uleb128 0xe
 1365 0598 61050000 		.4byte	0x561
 1366 059c 0E       		.uleb128 0xe
 1367 059d 61050000 		.4byte	0x561
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 80


 1368 05a1 0E       		.uleb128 0xe
 1369 05a2 61050000 		.4byte	0x561
 1370 05a6 0C       		.uleb128 0xc
 1371 05a7 9A040000 		.4byte	0x49a
 1372 05ab B6050000 		.4byte	0x5b6
 1373 05af 0D       		.uleb128 0xd
 1374 05b0 71050000 		.4byte	0x571
 1375 05b4 37       		.byte	0x37
 1376 05b5 00       		.byte	0
 1377 05b6 0C       		.uleb128 0xc
 1378 05b7 C6050000 		.4byte	0x5c6
 1379 05bb C6050000 		.4byte	0x5c6
 1380 05bf 0D       		.uleb128 0xd
 1381 05c0 71050000 		.4byte	0x571
 1382 05c4 EF       		.byte	0xef
 1383 05c5 00       		.byte	0
 1384 05c6 0E       		.uleb128 0xe
 1385 05c7 6E040000 		.4byte	0x46e
 1386 05cb 0E       		.uleb128 0xe
 1387 05cc B6050000 		.4byte	0x5b6
 1388 05d0 0C       		.uleb128 0xc
 1389 05d1 9A040000 		.4byte	0x49a
 1390 05d5 E1050000 		.4byte	0x5e1
 1391 05d9 0F       		.uleb128 0xf
 1392 05da 71050000 		.4byte	0x571
 1393 05de 8302     		.2byte	0x283
 1394 05e0 00       		.byte	0
 1395 05e1 10       		.uleb128 0x10
 1396 05e2 BB120000 		.4byte	.LASF191
 1397 05e6 02       		.byte	0x2
 1398 05e7 A501     		.2byte	0x1a5
 1399 05e9 A5040000 		.4byte	0x4a5
 1400 05ed 05       		.uleb128 0x5
 1401 05ee 08       		.byte	0x8
 1402 05ef 04       		.byte	0x4
 1403 05f0 AF0F0000 		.4byte	.LASF192
 1404 05f4 11       		.uleb128 0x11
 1405 05f5 B8       		.byte	0xb8
 1406 05f6 07       		.byte	0x7
 1407 05f7 34       		.byte	0x34
 1408 05f8 050A0000 		.4byte	0xa05
 1409 05fc 12       		.uleb128 0x12
 1410 05fd EA010000 		.4byte	.LASF193
 1411 0601 07       		.byte	0x7
 1412 0602 37       		.byte	0x37
 1413 0603 9A040000 		.4byte	0x49a
 1414 0607 00       		.byte	0
 1415 0608 12       		.uleb128 0x12
 1416 0609 C9050000 		.4byte	.LASF194
 1417 060d 07       		.byte	0x7
 1418 060e 38       		.byte	0x38
 1419 060f 9A040000 		.4byte	0x49a
 1420 0613 04       		.byte	0x4
 1421 0614 12       		.uleb128 0x12
 1422 0615 0D010000 		.4byte	.LASF195
 1423 0619 07       		.byte	0x7
 1424 061a 39       		.byte	0x39
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 81


 1425 061b 9A040000 		.4byte	0x49a
 1426 061f 08       		.byte	0x8
 1427 0620 12       		.uleb128 0x12
 1428 0621 89140000 		.4byte	.LASF196
 1429 0625 07       		.byte	0x7
 1430 0626 3A       		.byte	0x3a
 1431 0627 9A040000 		.4byte	0x49a
 1432 062b 0C       		.byte	0xc
 1433 062c 12       		.uleb128 0x12
 1434 062d C9110000 		.4byte	.LASF197
 1435 0631 07       		.byte	0x7
 1436 0632 3B       		.byte	0x3b
 1437 0633 9A040000 		.4byte	0x49a
 1438 0637 10       		.byte	0x10
 1439 0638 12       		.uleb128 0x12
 1440 0639 6A0D0000 		.4byte	.LASF198
 1441 063d 07       		.byte	0x7
 1442 063e 3C       		.byte	0x3c
 1443 063f 9A040000 		.4byte	0x49a
 1444 0643 14       		.byte	0x14
 1445 0644 12       		.uleb128 0x12
 1446 0645 BF080000 		.4byte	.LASF199
 1447 0649 07       		.byte	0x7
 1448 064a 3D       		.byte	0x3d
 1449 064b 9A040000 		.4byte	0x49a
 1450 064f 18       		.byte	0x18
 1451 0650 12       		.uleb128 0x12
 1452 0651 5B170000 		.4byte	.LASF200
 1453 0655 07       		.byte	0x7
 1454 0656 3E       		.byte	0x3e
 1455 0657 9A040000 		.4byte	0x49a
 1456 065b 1C       		.byte	0x1c
 1457 065c 12       		.uleb128 0x12
 1458 065d 7A0C0000 		.4byte	.LASF201
 1459 0661 07       		.byte	0x7
 1460 0662 3F       		.byte	0x3f
 1461 0663 9A040000 		.4byte	0x49a
 1462 0667 20       		.byte	0x20
 1463 0668 12       		.uleb128 0x12
 1464 0669 910C0000 		.4byte	.LASF202
 1465 066d 07       		.byte	0x7
 1466 066e 40       		.byte	0x40
 1467 066f 9A040000 		.4byte	0x49a
 1468 0673 24       		.byte	0x24
 1469 0674 12       		.uleb128 0x12
 1470 0675 54110000 		.4byte	.LASF203
 1471 0679 07       		.byte	0x7
 1472 067a 43       		.byte	0x43
 1473 067b 6E040000 		.4byte	0x46e
 1474 067f 28       		.byte	0x28
 1475 0680 12       		.uleb128 0x12
 1476 0681 8B050000 		.4byte	.LASF204
 1477 0685 07       		.byte	0x7
 1478 0686 44       		.byte	0x44
 1479 0687 6E040000 		.4byte	0x46e
 1480 068b 29       		.byte	0x29
 1481 068c 12       		.uleb128 0x12
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 82


 1482 068d 30100000 		.4byte	.LASF205
 1483 0691 07       		.byte	0x7
 1484 0692 45       		.byte	0x45
 1485 0693 6E040000 		.4byte	0x46e
 1486 0697 2A       		.byte	0x2a
 1487 0698 12       		.uleb128 0x12
 1488 0699 A9110000 		.4byte	.LASF206
 1489 069d 07       		.byte	0x7
 1490 069e 46       		.byte	0x46
 1491 069f 6E040000 		.4byte	0x46e
 1492 06a3 2B       		.byte	0x2b
 1493 06a4 12       		.uleb128 0x12
 1494 06a5 6E110000 		.4byte	.LASF207
 1495 06a9 07       		.byte	0x7
 1496 06aa 47       		.byte	0x47
 1497 06ab 6E040000 		.4byte	0x46e
 1498 06af 2C       		.byte	0x2c
 1499 06b0 12       		.uleb128 0x12
 1500 06b1 B6130000 		.4byte	.LASF208
 1501 06b5 07       		.byte	0x7
 1502 06b6 48       		.byte	0x48
 1503 06b7 6E040000 		.4byte	0x46e
 1504 06bb 2D       		.byte	0x2d
 1505 06bc 12       		.uleb128 0x12
 1506 06bd 41180000 		.4byte	.LASF209
 1507 06c1 07       		.byte	0x7
 1508 06c2 49       		.byte	0x49
 1509 06c3 6E040000 		.4byte	0x46e
 1510 06c7 2E       		.byte	0x2e
 1511 06c8 12       		.uleb128 0x12
 1512 06c9 24170000 		.4byte	.LASF210
 1513 06cd 07       		.byte	0x7
 1514 06ce 4A       		.byte	0x4a
 1515 06cf 6E040000 		.4byte	0x46e
 1516 06d3 2F       		.byte	0x2f
 1517 06d4 12       		.uleb128 0x12
 1518 06d5 27040000 		.4byte	.LASF211
 1519 06d9 07       		.byte	0x7
 1520 06da 4B       		.byte	0x4b
 1521 06db 6E040000 		.4byte	0x46e
 1522 06df 30       		.byte	0x30
 1523 06e0 12       		.uleb128 0x12
 1524 06e1 4A0E0000 		.4byte	.LASF212
 1525 06e5 07       		.byte	0x7
 1526 06e6 4E       		.byte	0x4e
 1527 06e7 6E040000 		.4byte	0x46e
 1528 06eb 31       		.byte	0x31
 1529 06ec 12       		.uleb128 0x12
 1530 06ed A8160000 		.4byte	.LASF213
 1531 06f1 07       		.byte	0x7
 1532 06f2 4F       		.byte	0x4f
 1533 06f3 6E040000 		.4byte	0x46e
 1534 06f7 32       		.byte	0x32
 1535 06f8 12       		.uleb128 0x12
 1536 06f9 D00D0000 		.4byte	.LASF214
 1537 06fd 07       		.byte	0x7
 1538 06fe 50       		.byte	0x50
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 83


 1539 06ff 6E040000 		.4byte	0x46e
 1540 0703 33       		.byte	0x33
 1541 0704 12       		.uleb128 0x12
 1542 0705 380A0000 		.4byte	.LASF215
 1543 0709 07       		.byte	0x7
 1544 070a 51       		.byte	0x51
 1545 070b 6E040000 		.4byte	0x46e
 1546 070f 34       		.byte	0x34
 1547 0710 12       		.uleb128 0x12
 1548 0711 A4060000 		.4byte	.LASF216
 1549 0715 07       		.byte	0x7
 1550 0716 52       		.byte	0x52
 1551 0717 79040000 		.4byte	0x479
 1552 071b 36       		.byte	0x36
 1553 071c 12       		.uleb128 0x12
 1554 071d F9010000 		.4byte	.LASF217
 1555 0721 07       		.byte	0x7
 1556 0722 53       		.byte	0x53
 1557 0723 79040000 		.4byte	0x479
 1558 0727 38       		.byte	0x38
 1559 0728 12       		.uleb128 0x12
 1560 0729 42020000 		.4byte	.LASF218
 1561 072d 07       		.byte	0x7
 1562 072e 54       		.byte	0x54
 1563 072f 79040000 		.4byte	0x479
 1564 0733 3A       		.byte	0x3a
 1565 0734 12       		.uleb128 0x12
 1566 0735 DB010000 		.4byte	.LASF219
 1567 0739 07       		.byte	0x7
 1568 073a 55       		.byte	0x55
 1569 073b 6E040000 		.4byte	0x46e
 1570 073f 3C       		.byte	0x3c
 1571 0740 12       		.uleb128 0x12
 1572 0741 08080000 		.4byte	.LASF220
 1573 0745 07       		.byte	0x7
 1574 0746 56       		.byte	0x56
 1575 0747 6E040000 		.4byte	0x46e
 1576 074b 3D       		.byte	0x3d
 1577 074c 12       		.uleb128 0x12
 1578 074d 82080000 		.4byte	.LASF221
 1579 0751 07       		.byte	0x7
 1580 0752 57       		.byte	0x57
 1581 0753 6E040000 		.4byte	0x46e
 1582 0757 3E       		.byte	0x3e
 1583 0758 12       		.uleb128 0x12
 1584 0759 5E0D0000 		.4byte	.LASF222
 1585 075d 07       		.byte	0x7
 1586 075e 58       		.byte	0x58
 1587 075f 6E040000 		.4byte	0x46e
 1588 0763 3F       		.byte	0x3f
 1589 0764 12       		.uleb128 0x12
 1590 0765 7A010000 		.4byte	.LASF223
 1591 0769 07       		.byte	0x7
 1592 076a 59       		.byte	0x59
 1593 076b 6E040000 		.4byte	0x46e
 1594 076f 40       		.byte	0x40
 1595 0770 12       		.uleb128 0x12
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 84


 1596 0771 FE120000 		.4byte	.LASF224
 1597 0775 07       		.byte	0x7
 1598 0776 5A       		.byte	0x5a
 1599 0777 6E040000 		.4byte	0x46e
 1600 077b 41       		.byte	0x41
 1601 077c 12       		.uleb128 0x12
 1602 077d 37160000 		.4byte	.LASF225
 1603 0781 07       		.byte	0x7
 1604 0782 5B       		.byte	0x5b
 1605 0783 6E040000 		.4byte	0x46e
 1606 0787 42       		.byte	0x42
 1607 0788 12       		.uleb128 0x12
 1608 0789 96090000 		.4byte	.LASF226
 1609 078d 07       		.byte	0x7
 1610 078e 5C       		.byte	0x5c
 1611 078f 6E040000 		.4byte	0x46e
 1612 0793 43       		.byte	0x43
 1613 0794 12       		.uleb128 0x12
 1614 0795 FF0A0000 		.4byte	.LASF227
 1615 0799 07       		.byte	0x7
 1616 079a 5D       		.byte	0x5d
 1617 079b 6E040000 		.4byte	0x46e
 1618 079f 44       		.byte	0x44
 1619 07a0 12       		.uleb128 0x12
 1620 07a1 B7110000 		.4byte	.LASF228
 1621 07a5 07       		.byte	0x7
 1622 07a6 5E       		.byte	0x5e
 1623 07a7 9A040000 		.4byte	0x49a
 1624 07ab 48       		.byte	0x48
 1625 07ac 12       		.uleb128 0x12
 1626 07ad 01030000 		.4byte	.LASF229
 1627 07b1 07       		.byte	0x7
 1628 07b2 5F       		.byte	0x5f
 1629 07b3 9A040000 		.4byte	0x49a
 1630 07b7 4C       		.byte	0x4c
 1631 07b8 12       		.uleb128 0x12
 1632 07b9 15160000 		.4byte	.LASF230
 1633 07bd 07       		.byte	0x7
 1634 07be 60       		.byte	0x60
 1635 07bf 6E040000 		.4byte	0x46e
 1636 07c3 50       		.byte	0x50
 1637 07c4 12       		.uleb128 0x12
 1638 07c5 60080000 		.4byte	.LASF231
 1639 07c9 07       		.byte	0x7
 1640 07ca 61       		.byte	0x61
 1641 07cb 6E040000 		.4byte	0x46e
 1642 07cf 51       		.byte	0x51
 1643 07d0 12       		.uleb128 0x12
 1644 07d1 37060000 		.4byte	.LASF232
 1645 07d5 07       		.byte	0x7
 1646 07d6 62       		.byte	0x62
 1647 07d7 6E040000 		.4byte	0x46e
 1648 07db 52       		.byte	0x52
 1649 07dc 12       		.uleb128 0x12
 1650 07dd 99050000 		.4byte	.LASF233
 1651 07e1 07       		.byte	0x7
 1652 07e2 63       		.byte	0x63
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 85


 1653 07e3 6E040000 		.4byte	0x46e
 1654 07e7 53       		.byte	0x53
 1655 07e8 12       		.uleb128 0x12
 1656 07e9 8A150000 		.4byte	.LASF234
 1657 07ed 07       		.byte	0x7
 1658 07ee 64       		.byte	0x64
 1659 07ef 6E040000 		.4byte	0x46e
 1660 07f3 54       		.byte	0x54
 1661 07f4 12       		.uleb128 0x12
 1662 07f5 90080000 		.4byte	.LASF235
 1663 07f9 07       		.byte	0x7
 1664 07fa 65       		.byte	0x65
 1665 07fb 6E040000 		.4byte	0x46e
 1666 07ff 55       		.byte	0x55
 1667 0800 12       		.uleb128 0x12
 1668 0801 00000000 		.4byte	.LASF236
 1669 0805 07       		.byte	0x7
 1670 0806 66       		.byte	0x66
 1671 0807 6E040000 		.4byte	0x46e
 1672 080b 56       		.byte	0x56
 1673 080c 12       		.uleb128 0x12
 1674 080d 64170000 		.4byte	.LASF237
 1675 0811 07       		.byte	0x7
 1676 0812 67       		.byte	0x67
 1677 0813 6E040000 		.4byte	0x46e
 1678 0817 57       		.byte	0x57
 1679 0818 12       		.uleb128 0x12
 1680 0819 EA070000 		.4byte	.LASF238
 1681 081d 07       		.byte	0x7
 1682 081e 68       		.byte	0x68
 1683 081f 6E040000 		.4byte	0x46e
 1684 0823 58       		.byte	0x58
 1685 0824 12       		.uleb128 0x12
 1686 0825 C1170000 		.4byte	.LASF239
 1687 0829 07       		.byte	0x7
 1688 082a 69       		.byte	0x69
 1689 082b 6E040000 		.4byte	0x46e
 1690 082f 59       		.byte	0x59
 1691 0830 12       		.uleb128 0x12
 1692 0831 B6150000 		.4byte	.LASF240
 1693 0835 07       		.byte	0x7
 1694 0836 6E       		.byte	0x6e
 1695 0837 84040000 		.4byte	0x484
 1696 083b 5A       		.byte	0x5a
 1697 083c 12       		.uleb128 0x12
 1698 083d 47010000 		.4byte	.LASF241
 1699 0841 07       		.byte	0x7
 1700 0842 6F       		.byte	0x6f
 1701 0843 84040000 		.4byte	0x484
 1702 0847 5C       		.byte	0x5c
 1703 0848 12       		.uleb128 0x12
 1704 0849 820C0000 		.4byte	.LASF242
 1705 084d 07       		.byte	0x7
 1706 084e 70       		.byte	0x70
 1707 084f 6E040000 		.4byte	0x46e
 1708 0853 5E       		.byte	0x5e
 1709 0854 12       		.uleb128 0x12
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 86


 1710 0855 B6160000 		.4byte	.LASF243
 1711 0859 07       		.byte	0x7
 1712 085a 71       		.byte	0x71
 1713 085b 6E040000 		.4byte	0x46e
 1714 085f 5F       		.byte	0x5f
 1715 0860 12       		.uleb128 0x12
 1716 0861 A1090000 		.4byte	.LASF244
 1717 0865 07       		.byte	0x7
 1718 0866 72       		.byte	0x72
 1719 0867 6E040000 		.4byte	0x46e
 1720 086b 60       		.byte	0x60
 1721 086c 12       		.uleb128 0x12
 1722 086d 9C0B0000 		.4byte	.LASF245
 1723 0871 07       		.byte	0x7
 1724 0872 73       		.byte	0x73
 1725 0873 9A040000 		.4byte	0x49a
 1726 0877 64       		.byte	0x64
 1727 0878 12       		.uleb128 0x12
 1728 0879 72080000 		.4byte	.LASF246
 1729 087d 07       		.byte	0x7
 1730 087e 76       		.byte	0x76
 1731 087f 84040000 		.4byte	0x484
 1732 0883 68       		.byte	0x68
 1733 0884 12       		.uleb128 0x12
 1734 0885 C90F0000 		.4byte	.LASF247
 1735 0889 07       		.byte	0x7
 1736 088a 77       		.byte	0x77
 1737 088b 84040000 		.4byte	0x484
 1738 088f 6A       		.byte	0x6a
 1739 0890 12       		.uleb128 0x12
 1740 0891 AB0D0000 		.4byte	.LASF248
 1741 0895 07       		.byte	0x7
 1742 0896 78       		.byte	0x78
 1743 0897 84040000 		.4byte	0x484
 1744 089b 6C       		.byte	0x6c
 1745 089c 12       		.uleb128 0x12
 1746 089d BE020000 		.4byte	.LASF249
 1747 08a1 07       		.byte	0x7
 1748 08a2 79       		.byte	0x79
 1749 08a3 84040000 		.4byte	0x484
 1750 08a7 6E       		.byte	0x6e
 1751 08a8 12       		.uleb128 0x12
 1752 08a9 E70B0000 		.4byte	.LASF250
 1753 08ad 07       		.byte	0x7
 1754 08ae 7B       		.byte	0x7b
 1755 08af 6E040000 		.4byte	0x46e
 1756 08b3 70       		.byte	0x70
 1757 08b4 12       		.uleb128 0x12
 1758 08b5 3B040000 		.4byte	.LASF251
 1759 08b9 07       		.byte	0x7
 1760 08ba 7C       		.byte	0x7c
 1761 08bb 6E040000 		.4byte	0x46e
 1762 08bf 71       		.byte	0x71
 1763 08c0 12       		.uleb128 0x12
 1764 08c1 EB020000 		.4byte	.LASF252
 1765 08c5 07       		.byte	0x7
 1766 08c6 7D       		.byte	0x7d
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 87


 1767 08c7 6E040000 		.4byte	0x46e
 1768 08cb 72       		.byte	0x72
 1769 08cc 12       		.uleb128 0x12
 1770 08cd 87010000 		.4byte	.LASF253
 1771 08d1 07       		.byte	0x7
 1772 08d2 7E       		.byte	0x7e
 1773 08d3 6E040000 		.4byte	0x46e
 1774 08d7 73       		.byte	0x73
 1775 08d8 12       		.uleb128 0x12
 1776 08d9 C2100000 		.4byte	.LASF254
 1777 08dd 07       		.byte	0x7
 1778 08de 80       		.byte	0x80
 1779 08df 84040000 		.4byte	0x484
 1780 08e3 74       		.byte	0x74
 1781 08e4 12       		.uleb128 0x12
 1782 08e5 6F0F0000 		.4byte	.LASF255
 1783 08e9 07       		.byte	0x7
 1784 08ea 81       		.byte	0x81
 1785 08eb 84040000 		.4byte	0x484
 1786 08ef 76       		.byte	0x76
 1787 08f0 12       		.uleb128 0x12
 1788 08f1 B50A0000 		.4byte	.LASF256
 1789 08f5 07       		.byte	0x7
 1790 08f6 82       		.byte	0x82
 1791 08f7 84040000 		.4byte	0x484
 1792 08fb 78       		.byte	0x78
 1793 08fc 12       		.uleb128 0x12
 1794 08fd 5E060000 		.4byte	.LASF257
 1795 0901 07       		.byte	0x7
 1796 0902 83       		.byte	0x83
 1797 0903 84040000 		.4byte	0x484
 1798 0907 7A       		.byte	0x7a
 1799 0908 12       		.uleb128 0x12
 1800 0909 170C0000 		.4byte	.LASF258
 1801 090d 07       		.byte	0x7
 1802 090e 86       		.byte	0x86
 1803 090f 6E040000 		.4byte	0x46e
 1804 0913 7C       		.byte	0x7c
 1805 0914 12       		.uleb128 0x12
 1806 0915 26160000 		.4byte	.LASF259
 1807 0919 07       		.byte	0x7
 1808 091a 87       		.byte	0x87
 1809 091b 6E040000 		.4byte	0x46e
 1810 091f 7D       		.byte	0x7d
 1811 0920 12       		.uleb128 0x12
 1812 0921 F0050000 		.4byte	.LASF260
 1813 0925 07       		.byte	0x7
 1814 0926 88       		.byte	0x88
 1815 0927 6E040000 		.4byte	0x46e
 1816 092b 7E       		.byte	0x7e
 1817 092c 12       		.uleb128 0x12
 1818 092d 4C050000 		.4byte	.LASF261
 1819 0931 07       		.byte	0x7
 1820 0932 89       		.byte	0x89
 1821 0933 6E040000 		.4byte	0x46e
 1822 0937 7F       		.byte	0x7f
 1823 0938 12       		.uleb128 0x12
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 88


 1824 0939 73060000 		.4byte	.LASF262
 1825 093d 07       		.byte	0x7
 1826 093e 8A       		.byte	0x8a
 1827 093f 6E040000 		.4byte	0x46e
 1828 0943 80       		.byte	0x80
 1829 0944 12       		.uleb128 0x12
 1830 0945 6B000000 		.4byte	.LASF263
 1831 0949 07       		.byte	0x7
 1832 094a 8D       		.byte	0x8d
 1833 094b 9A040000 		.4byte	0x49a
 1834 094f 84       		.byte	0x84
 1835 0950 12       		.uleb128 0x12
 1836 0951 940D0000 		.4byte	.LASF264
 1837 0955 07       		.byte	0x7
 1838 0956 8E       		.byte	0x8e
 1839 0957 9A040000 		.4byte	0x49a
 1840 095b 88       		.byte	0x88
 1841 095c 12       		.uleb128 0x12
 1842 095d 550E0000 		.4byte	.LASF265
 1843 0961 07       		.byte	0x7
 1844 0962 8F       		.byte	0x8f
 1845 0963 9A040000 		.4byte	0x49a
 1846 0967 8C       		.byte	0x8c
 1847 0968 12       		.uleb128 0x12
 1848 0969 A4140000 		.4byte	.LASF266
 1849 096d 07       		.byte	0x7
 1850 096e 90       		.byte	0x90
 1851 096f 9A040000 		.4byte	0x49a
 1852 0973 90       		.byte	0x90
 1853 0974 12       		.uleb128 0x12
 1854 0975 7D120000 		.4byte	.LASF267
 1855 0979 07       		.byte	0x7
 1856 097a 91       		.byte	0x91
 1857 097b 9A040000 		.4byte	0x49a
 1858 097f 94       		.byte	0x94
 1859 0980 12       		.uleb128 0x12
 1860 0981 50040000 		.4byte	.LASF268
 1861 0985 07       		.byte	0x7
 1862 0986 92       		.byte	0x92
 1863 0987 9A040000 		.4byte	0x49a
 1864 098b 98       		.byte	0x98
 1865 098c 12       		.uleb128 0x12
 1866 098d 61130000 		.4byte	.LASF269
 1867 0991 07       		.byte	0x7
 1868 0992 93       		.byte	0x93
 1869 0993 9A040000 		.4byte	0x49a
 1870 0997 9C       		.byte	0x9c
 1871 0998 12       		.uleb128 0x12
 1872 0999 80090000 		.4byte	.LASF270
 1873 099d 07       		.byte	0x7
 1874 099e 94       		.byte	0x94
 1875 099f 9A040000 		.4byte	0x49a
 1876 09a3 A0       		.byte	0xa0
 1877 09a4 12       		.uleb128 0x12
 1878 09a5 32010000 		.4byte	.LASF271
 1879 09a9 07       		.byte	0x7
 1880 09aa 95       		.byte	0x95
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 89


 1881 09ab 84040000 		.4byte	0x484
 1882 09af A4       		.byte	0xa4
 1883 09b0 12       		.uleb128 0x12
 1884 09b1 A3100000 		.4byte	.LASF272
 1885 09b5 07       		.byte	0x7
 1886 09b6 96       		.byte	0x96
 1887 09b7 84040000 		.4byte	0x484
 1888 09bb A6       		.byte	0xa6
 1889 09bc 12       		.uleb128 0x12
 1890 09bd 19140000 		.4byte	.LASF273
 1891 09c1 07       		.byte	0x7
 1892 09c2 97       		.byte	0x97
 1893 09c3 84040000 		.4byte	0x484
 1894 09c7 A8       		.byte	0xa8
 1895 09c8 12       		.uleb128 0x12
 1896 09c9 5E0C0000 		.4byte	.LASF274
 1897 09cd 07       		.byte	0x7
 1898 09ce 98       		.byte	0x98
 1899 09cf 84040000 		.4byte	0x484
 1900 09d3 AA       		.byte	0xaa
 1901 09d4 12       		.uleb128 0x12
 1902 09d5 0F030000 		.4byte	.LASF275
 1903 09d9 07       		.byte	0x7
 1904 09da 99       		.byte	0x99
 1905 09db 84040000 		.4byte	0x484
 1906 09df AC       		.byte	0xac
 1907 09e0 12       		.uleb128 0x12
 1908 09e1 D00E0000 		.4byte	.LASF276
 1909 09e5 07       		.byte	0x7
 1910 09e6 9A       		.byte	0x9a
 1911 09e7 84040000 		.4byte	0x484
 1912 09eb AE       		.byte	0xae
 1913 09ec 12       		.uleb128 0x12
 1914 09ed DF130000 		.4byte	.LASF277
 1915 09f1 07       		.byte	0x7
 1916 09f2 9D       		.byte	0x9d
 1917 09f3 84040000 		.4byte	0x484
 1918 09f7 B0       		.byte	0xb0
 1919 09f8 12       		.uleb128 0x12
 1920 09f9 3F150000 		.4byte	.LASF278
 1921 09fd 07       		.byte	0x7
 1922 09fe 9E       		.byte	0x9e
 1923 09ff 9A040000 		.4byte	0x49a
 1924 0a03 B4       		.byte	0xb4
 1925 0a04 00       		.byte	0
 1926 0a05 06       		.uleb128 0x6
 1927 0a06 49140000 		.4byte	.LASF279
 1928 0a0a 07       		.byte	0x7
 1929 0a0b 9F       		.byte	0x9f
 1930 0a0c F4050000 		.4byte	0x5f4
 1931 0a10 10       		.uleb128 0x10
 1932 0a11 E7110000 		.4byte	.LASF280
 1933 0a15 08       		.byte	0x8
 1934 0a16 F601     		.2byte	0x1f6
 1935 0a18 1C0A0000 		.4byte	0xa1c
 1936 0a1c 05       		.uleb128 0x5
 1937 0a1d 01       		.byte	0x1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 90


 1938 0a1e 08       		.byte	0x8
 1939 0a1f 9E000000 		.4byte	.LASF281
 1940 0a23 05       		.uleb128 0x5
 1941 0a24 04       		.byte	0x4
 1942 0a25 04       		.byte	0x4
 1943 0a26 85050000 		.4byte	.LASF282
 1944 0a2a 05       		.uleb128 0x5
 1945 0a2b 08       		.byte	0x8
 1946 0a2c 04       		.byte	0x4
 1947 0a2d 54170000 		.4byte	.LASF283
 1948 0a31 10       		.uleb128 0x10
 1949 0a32 4E170000 		.4byte	.LASF284
 1950 0a36 08       		.byte	0x8
 1951 0a37 EA03     		.2byte	0x3ea
 1952 0a39 6E040000 		.4byte	0x46e
 1953 0a3d 10       		.uleb128 0x10
 1954 0a3e F4010000 		.4byte	.LASF285
 1955 0a42 08       		.byte	0x8
 1956 0a43 F603     		.2byte	0x3f6
 1957 0a45 C6050000 		.4byte	0x5c6
 1958 0a49 13       		.uleb128 0x13
 1959 0a4a 20020000 		.4byte	.LASF286
 1960 0a4e 03       		.byte	0x3
 1961 0a4f 6503     		.2byte	0x365
 1962 0a51 03       		.byte	0x3
 1963 0a52 13       		.uleb128 0x13
 1964 0a53 E5020000 		.4byte	.LASF287
 1965 0a57 03       		.byte	0x3
 1966 0a58 7003     		.2byte	0x370
 1967 0a5a 03       		.byte	0x3
 1968 0a5b 14       		.uleb128 0x14
 1969 0a5c 6A0E0000 		.4byte	.LASF302
 1970 0a60 02       		.byte	0x2
 1971 0a61 B106     		.2byte	0x6b1
 1972 0a63 03       		.byte	0x3
 1973 0a64 750A0000 		.4byte	0xa75
 1974 0a68 15       		.uleb128 0x15
 1975 0a69 C40F0000 		.4byte	.LASF303
 1976 0a6d 02       		.byte	0x2
 1977 0a6e B106     		.2byte	0x6b1
 1978 0a70 ED030000 		.4byte	0x3ed
 1979 0a74 00       		.byte	0
 1980 0a75 16       		.uleb128 0x16
 1981 0a76 F70A0000 		.4byte	.LASF304
 1982 0a7a 01       		.byte	0x1
 1983 0a7b 2E       		.byte	0x2e
 1984 0a7c 00000000 		.4byte	.LFB135
 1985 0a80 9C030000 		.4byte	.LFE135-.LFB135
 1986 0a84 01       		.uleb128 0x1
 1987 0a85 9C       		.byte	0x9c
 1988 0a86 030C0000 		.4byte	0xc03
 1989 0a8a 17       		.uleb128 0x17
 1990 0a8b 010D0000 		.4byte	.LASF305
 1991 0a8f 01       		.byte	0x1
 1992 0a90 34       		.byte	0x34
 1993 0a91 310A0000 		.4byte	0xa31
 1994 0a95 00000000 		.4byte	.LLST0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 91


 1995 0a99 18       		.uleb128 0x18
 1996 0a9a 5B0A0000 		.4byte	0xa5b
 1997 0a9e A4000000 		.4byte	.LBB36
 1998 0aa2 12000000 		.4byte	.LBE36-.LBB36
 1999 0aa6 01       		.byte	0x1
 2000 0aa7 9A       		.byte	0x9a
 2001 0aa8 D60A0000 		.4byte	0xad6
 2002 0aac 19       		.uleb128 0x19
 2003 0aad 680A0000 		.4byte	0xa68
 2004 0ab1 29000000 		.4byte	.LLST1
 2005 0ab5 1A       		.uleb128 0x1a
 2006 0ab6 520A0000 		.4byte	0xa52
 2007 0aba AE000000 		.4byte	.LBB38
 2008 0abe 04000000 		.4byte	.LBE38-.LBB38
 2009 0ac2 02       		.byte	0x2
 2010 0ac3 B606     		.2byte	0x6b6
 2011 0ac5 1A       		.uleb128 0x1a
 2012 0ac6 490A0000 		.4byte	0xa49
 2013 0aca B2000000 		.4byte	.LBB40
 2014 0ace 04000000 		.4byte	.LBE40-.LBB40
 2015 0ad2 02       		.byte	0x2
 2016 0ad3 B706     		.2byte	0x6b7
 2017 0ad5 00       		.byte	0
 2018 0ad6 18       		.uleb128 0x18
 2019 0ad7 5B0A0000 		.4byte	0xa5b
 2020 0adb 34010000 		.4byte	.LBB42
 2021 0adf 12000000 		.4byte	.LBE42-.LBB42
 2022 0ae3 01       		.byte	0x1
 2023 0ae4 B6       		.byte	0xb6
 2024 0ae5 130B0000 		.4byte	0xb13
 2025 0ae9 19       		.uleb128 0x19
 2026 0aea 680A0000 		.4byte	0xa68
 2027 0aee 3E000000 		.4byte	.LLST2
 2028 0af2 1A       		.uleb128 0x1a
 2029 0af3 520A0000 		.4byte	0xa52
 2030 0af7 3E010000 		.4byte	.LBB44
 2031 0afb 04000000 		.4byte	.LBE44-.LBB44
 2032 0aff 02       		.byte	0x2
 2033 0b00 B606     		.2byte	0x6b6
 2034 0b02 1A       		.uleb128 0x1a
 2035 0b03 490A0000 		.4byte	0xa49
 2036 0b07 42010000 		.4byte	.LBB46
 2037 0b0b 04000000 		.4byte	.LBE46-.LBB46
 2038 0b0f 02       		.byte	0x2
 2039 0b10 B706     		.2byte	0x6b7
 2040 0b12 00       		.byte	0
 2041 0b13 18       		.uleb128 0x18
 2042 0b14 5B0A0000 		.4byte	0xa5b
 2043 0b18 DC010000 		.4byte	.LBB48
 2044 0b1c 14000000 		.4byte	.LBE48-.LBB48
 2045 0b20 01       		.byte	0x1
 2046 0b21 E0       		.byte	0xe0
 2047 0b22 500B0000 		.4byte	0xb50
 2048 0b26 19       		.uleb128 0x19
 2049 0b27 680A0000 		.4byte	0xa68
 2050 0b2b 53000000 		.4byte	.LLST3
 2051 0b2f 1A       		.uleb128 0x1a
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 92


 2052 0b30 520A0000 		.4byte	0xa52
 2053 0b34 E6010000 		.4byte	.LBB50
 2054 0b38 04000000 		.4byte	.LBE50-.LBB50
 2055 0b3c 02       		.byte	0x2
 2056 0b3d B606     		.2byte	0x6b6
 2057 0b3f 1A       		.uleb128 0x1a
 2058 0b40 490A0000 		.4byte	0xa49
 2059 0b44 EA010000 		.4byte	.LBB52
 2060 0b48 06000000 		.4byte	.LBE52-.LBB52
 2061 0b4c 02       		.byte	0x2
 2062 0b4d B706     		.2byte	0x6b7
 2063 0b4f 00       		.byte	0
 2064 0b50 18       		.uleb128 0x18
 2065 0b51 5B0A0000 		.4byte	0xa5b
 2066 0b55 2C020000 		.4byte	.LBB54
 2067 0b59 14000000 		.4byte	.LBE54-.LBB54
 2068 0b5d 01       		.byte	0x1
 2069 0b5e F2       		.byte	0xf2
 2070 0b5f 8D0B0000 		.4byte	0xb8d
 2071 0b63 19       		.uleb128 0x19
 2072 0b64 680A0000 		.4byte	0xa68
 2073 0b68 68000000 		.4byte	.LLST4
 2074 0b6c 1A       		.uleb128 0x1a
 2075 0b6d 520A0000 		.4byte	0xa52
 2076 0b71 36020000 		.4byte	.LBB56
 2077 0b75 04000000 		.4byte	.LBE56-.LBB56
 2078 0b79 02       		.byte	0x2
 2079 0b7a B606     		.2byte	0x6b6
 2080 0b7c 1A       		.uleb128 0x1a
 2081 0b7d 490A0000 		.4byte	0xa49
 2082 0b81 3A020000 		.4byte	.LBB58
 2083 0b85 06000000 		.4byte	.LBE58-.LBB58
 2084 0b89 02       		.byte	0x2
 2085 0b8a B706     		.2byte	0x6b7
 2086 0b8c 00       		.byte	0
 2087 0b8d 1B       		.uleb128 0x1b
 2088 0b8e 5B0A0000 		.4byte	0xa5b
 2089 0b92 C6020000 		.4byte	.LBB60
 2090 0b96 52000000 		.4byte	.LBE60-.LBB60
 2091 0b9a 01       		.byte	0x1
 2092 0b9b 1201     		.2byte	0x112
 2093 0b9d CB0B0000 		.4byte	0xbcb
 2094 0ba1 19       		.uleb128 0x19
 2095 0ba2 680A0000 		.4byte	0xa68
 2096 0ba6 7D000000 		.4byte	.LLST5
 2097 0baa 1A       		.uleb128 0x1a
 2098 0bab 520A0000 		.4byte	0xa52
 2099 0baf D0020000 		.4byte	.LBB62
 2100 0bb3 04000000 		.4byte	.LBE62-.LBB62
 2101 0bb7 02       		.byte	0x2
 2102 0bb8 B606     		.2byte	0x6b6
 2103 0bba 1A       		.uleb128 0x1a
 2104 0bbb 490A0000 		.4byte	0xa49
 2105 0bbf D4020000 		.4byte	.LBB64
 2106 0bc3 44000000 		.4byte	.LBE64-.LBB64
 2107 0bc7 02       		.byte	0x2
 2108 0bc8 B706     		.2byte	0x6b7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 93


 2109 0bca 00       		.byte	0
 2110 0bcb 1C       		.uleb128 0x1c
 2111 0bcc 76010000 		.4byte	.LVL6
 2112 0bd0 980C0000 		.4byte	0xc98
 2113 0bd4 E80B0000 		.4byte	0xbe8
 2114 0bd8 1D       		.uleb128 0x1d
 2115 0bd9 01       		.uleb128 0x1
 2116 0bda 50       		.byte	0x50
 2117 0bdb 05       		.uleb128 0x5
 2118 0bdc 03       		.byte	0x3
 2119 0bdd 00000000 		.4byte	.LC0
 2120 0be1 1D       		.uleb128 0x1d
 2121 0be2 01       		.uleb128 0x1
 2122 0be3 51       		.byte	0x51
 2123 0be4 02       		.uleb128 0x2
 2124 0be5 08       		.byte	0x8
 2125 0be6 C7       		.byte	0xc7
 2126 0be7 00       		.byte	0
 2127 0be8 1E       		.uleb128 0x1e
 2128 0be9 44030000 		.4byte	.LVL14
 2129 0bed 980C0000 		.4byte	0xc98
 2130 0bf1 1D       		.uleb128 0x1d
 2131 0bf2 01       		.uleb128 0x1
 2132 0bf3 50       		.byte	0x50
 2133 0bf4 05       		.uleb128 0x5
 2134 0bf5 03       		.byte	0x3
 2135 0bf6 00000000 		.4byte	.LC0
 2136 0bfa 1D       		.uleb128 0x1d
 2137 0bfb 01       		.uleb128 0x1
 2138 0bfc 51       		.byte	0x51
 2139 0bfd 03       		.uleb128 0x3
 2140 0bfe 0A       		.byte	0xa
 2141 0bff 2301     		.2byte	0x123
 2142 0c01 00       		.byte	0
 2143 0c02 00       		.byte	0
 2144 0c03 1F       		.uleb128 0x1f
 2145 0c04 61110000 		.4byte	.LASF288
 2146 0c08 02       		.byte	0x2
 2147 0c09 F907     		.2byte	0x7f9
 2148 0c0b 0F0C0000 		.4byte	0xc0f
 2149 0c0f 0E       		.uleb128 0xe
 2150 0c10 8F040000 		.4byte	0x48f
 2151 0c14 20       		.uleb128 0x20
 2152 0c15 4A000000 		.4byte	.LASF289
 2153 0c19 07       		.byte	0x7
 2154 0c1a A7       		.byte	0xa7
 2155 0c1b 1F0C0000 		.4byte	0xc1f
 2156 0c1f 21       		.uleb128 0x21
 2157 0c20 04       		.byte	0x4
 2158 0c21 250C0000 		.4byte	0xc25
 2159 0c25 22       		.uleb128 0x22
 2160 0c26 050A0000 		.4byte	0xa05
 2161 0c2a 20       		.uleb128 0x20
 2162 0c2b 14000000 		.4byte	.LASF290
 2163 0c2f 09       		.byte	0x9
 2164 0c30 23       		.byte	0x23
 2165 0c31 350C0000 		.4byte	0xc35
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 94


 2166 0c35 0E       		.uleb128 0xe
 2167 0c36 310A0000 		.4byte	0xa31
 2168 0c3a 20       		.uleb128 0x20
 2169 0c3b 9D180000 		.4byte	.LASF291
 2170 0c3f 09       		.byte	0x9
 2171 0c40 27       		.byte	0x27
 2172 0c41 350C0000 		.4byte	0xc35
 2173 0c45 20       		.uleb128 0x20
 2174 0c46 94170000 		.4byte	.LASF292
 2175 0c4a 09       		.byte	0x9
 2176 0c4b 28       		.byte	0x28
 2177 0c4c 350C0000 		.4byte	0xc35
 2178 0c50 20       		.uleb128 0x20
 2179 0c51 750B0000 		.4byte	.LASF293
 2180 0c55 09       		.byte	0x9
 2181 0c56 2B       		.byte	0x2b
 2182 0c57 5B0C0000 		.4byte	0xc5b
 2183 0c5b 21       		.uleb128 0x21
 2184 0c5c 04       		.byte	0x4
 2185 0c5d 350C0000 		.4byte	0xc35
 2186 0c61 20       		.uleb128 0x20
 2187 0c62 820D0000 		.4byte	.LASF294
 2188 0c66 09       		.byte	0x9
 2189 0c67 2C       		.byte	0x2c
 2190 0c68 350C0000 		.4byte	0xc35
 2191 0c6c 20       		.uleb128 0x20
 2192 0c6d 90100000 		.4byte	.LASF295
 2193 0c71 09       		.byte	0x9
 2194 0c72 2D       		.byte	0x2d
 2195 0c73 350C0000 		.4byte	0xc35
 2196 0c77 20       		.uleb128 0x20
 2197 0c78 1E000000 		.4byte	.LASF296
 2198 0c7c 09       		.byte	0x9
 2199 0c7d 30       		.byte	0x30
 2200 0c7e 5B0C0000 		.4byte	0xc5b
 2201 0c82 20       		.uleb128 0x20
 2202 0c83 57020000 		.4byte	.LASF297
 2203 0c87 09       		.byte	0x9
 2204 0c88 31       		.byte	0x31
 2205 0c89 350C0000 		.4byte	0xc35
 2206 0c8d 20       		.uleb128 0x20
 2207 0c8e 91140000 		.4byte	.LASF298
 2208 0c92 09       		.byte	0x9
 2209 0c93 32       		.byte	0x32
 2210 0c94 350C0000 		.4byte	0xc35
 2211 0c98 23       		.uleb128 0x23
 2212 0c99 9E0A0000 		.4byte	.LASF306
 2213 0c9d 9E0A0000 		.4byte	.LASF306
 2214 0ca1 08       		.byte	0x8
 2215 0ca2 9203     		.2byte	0x392
 2216 0ca4 00       		.byte	0
 2217              		.section	.debug_abbrev,"",%progbits
 2218              	.Ldebug_abbrev0:
 2219 0000 01       		.uleb128 0x1
 2220 0001 11       		.uleb128 0x11
 2221 0002 01       		.byte	0x1
 2222 0003 25       		.uleb128 0x25
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 95


 2223 0004 0E       		.uleb128 0xe
 2224 0005 13       		.uleb128 0x13
 2225 0006 0B       		.uleb128 0xb
 2226 0007 03       		.uleb128 0x3
 2227 0008 0E       		.uleb128 0xe
 2228 0009 1B       		.uleb128 0x1b
 2229 000a 0E       		.uleb128 0xe
 2230 000b 55       		.uleb128 0x55
 2231 000c 17       		.uleb128 0x17
 2232 000d 11       		.uleb128 0x11
 2233 000e 01       		.uleb128 0x1
 2234 000f 10       		.uleb128 0x10
 2235 0010 17       		.uleb128 0x17
 2236 0011 00       		.byte	0
 2237 0012 00       		.byte	0
 2238 0013 02       		.uleb128 0x2
 2239 0014 04       		.uleb128 0x4
 2240 0015 01       		.byte	0x1
 2241 0016 0B       		.uleb128 0xb
 2242 0017 0B       		.uleb128 0xb
 2243 0018 49       		.uleb128 0x49
 2244 0019 13       		.uleb128 0x13
 2245 001a 3A       		.uleb128 0x3a
 2246 001b 0B       		.uleb128 0xb
 2247 001c 3B       		.uleb128 0x3b
 2248 001d 0B       		.uleb128 0xb
 2249 001e 01       		.uleb128 0x1
 2250 001f 13       		.uleb128 0x13
 2251 0020 00       		.byte	0
 2252 0021 00       		.byte	0
 2253 0022 03       		.uleb128 0x3
 2254 0023 28       		.uleb128 0x28
 2255 0024 00       		.byte	0
 2256 0025 03       		.uleb128 0x3
 2257 0026 0E       		.uleb128 0xe
 2258 0027 1C       		.uleb128 0x1c
 2259 0028 0D       		.uleb128 0xd
 2260 0029 00       		.byte	0
 2261 002a 00       		.byte	0
 2262 002b 04       		.uleb128 0x4
 2263 002c 28       		.uleb128 0x28
 2264 002d 00       		.byte	0
 2265 002e 03       		.uleb128 0x3
 2266 002f 0E       		.uleb128 0xe
 2267 0030 1C       		.uleb128 0x1c
 2268 0031 0B       		.uleb128 0xb
 2269 0032 00       		.byte	0
 2270 0033 00       		.byte	0
 2271 0034 05       		.uleb128 0x5
 2272 0035 24       		.uleb128 0x24
 2273 0036 00       		.byte	0
 2274 0037 0B       		.uleb128 0xb
 2275 0038 0B       		.uleb128 0xb
 2276 0039 3E       		.uleb128 0x3e
 2277 003a 0B       		.uleb128 0xb
 2278 003b 03       		.uleb128 0x3
 2279 003c 0E       		.uleb128 0xe
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 96


 2280 003d 00       		.byte	0
 2281 003e 00       		.byte	0
 2282 003f 06       		.uleb128 0x6
 2283 0040 16       		.uleb128 0x16
 2284 0041 00       		.byte	0
 2285 0042 03       		.uleb128 0x3
 2286 0043 0E       		.uleb128 0xe
 2287 0044 3A       		.uleb128 0x3a
 2288 0045 0B       		.uleb128 0xb
 2289 0046 3B       		.uleb128 0x3b
 2290 0047 0B       		.uleb128 0xb
 2291 0048 49       		.uleb128 0x49
 2292 0049 13       		.uleb128 0x13
 2293 004a 00       		.byte	0
 2294 004b 00       		.byte	0
 2295 004c 07       		.uleb128 0x7
 2296 004d 24       		.uleb128 0x24
 2297 004e 00       		.byte	0
 2298 004f 0B       		.uleb128 0xb
 2299 0050 0B       		.uleb128 0xb
 2300 0051 3E       		.uleb128 0x3e
 2301 0052 0B       		.uleb128 0xb
 2302 0053 03       		.uleb128 0x3
 2303 0054 08       		.uleb128 0x8
 2304 0055 00       		.byte	0
 2305 0056 00       		.byte	0
 2306 0057 08       		.uleb128 0x8
 2307 0058 13       		.uleb128 0x13
 2308 0059 01       		.byte	0x1
 2309 005a 0B       		.uleb128 0xb
 2310 005b 05       		.uleb128 0x5
 2311 005c 3A       		.uleb128 0x3a
 2312 005d 0B       		.uleb128 0xb
 2313 005e 3B       		.uleb128 0x3b
 2314 005f 05       		.uleb128 0x5
 2315 0060 01       		.uleb128 0x1
 2316 0061 13       		.uleb128 0x13
 2317 0062 00       		.byte	0
 2318 0063 00       		.byte	0
 2319 0064 09       		.uleb128 0x9
 2320 0065 0D       		.uleb128 0xd
 2321 0066 00       		.byte	0
 2322 0067 03       		.uleb128 0x3
 2323 0068 0E       		.uleb128 0xe
 2324 0069 3A       		.uleb128 0x3a
 2325 006a 0B       		.uleb128 0xb
 2326 006b 3B       		.uleb128 0x3b
 2327 006c 05       		.uleb128 0x5
 2328 006d 49       		.uleb128 0x49
 2329 006e 13       		.uleb128 0x13
 2330 006f 38       		.uleb128 0x38
 2331 0070 0B       		.uleb128 0xb
 2332 0071 00       		.byte	0
 2333 0072 00       		.byte	0
 2334 0073 0A       		.uleb128 0xa
 2335 0074 0D       		.uleb128 0xd
 2336 0075 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 97


 2337 0076 03       		.uleb128 0x3
 2338 0077 0E       		.uleb128 0xe
 2339 0078 3A       		.uleb128 0x3a
 2340 0079 0B       		.uleb128 0xb
 2341 007a 3B       		.uleb128 0x3b
 2342 007b 05       		.uleb128 0x5
 2343 007c 49       		.uleb128 0x49
 2344 007d 13       		.uleb128 0x13
 2345 007e 38       		.uleb128 0x38
 2346 007f 05       		.uleb128 0x5
 2347 0080 00       		.byte	0
 2348 0081 00       		.byte	0
 2349 0082 0B       		.uleb128 0xb
 2350 0083 0D       		.uleb128 0xd
 2351 0084 00       		.byte	0
 2352 0085 03       		.uleb128 0x3
 2353 0086 08       		.uleb128 0x8
 2354 0087 3A       		.uleb128 0x3a
 2355 0088 0B       		.uleb128 0xb
 2356 0089 3B       		.uleb128 0x3b
 2357 008a 05       		.uleb128 0x5
 2358 008b 49       		.uleb128 0x49
 2359 008c 13       		.uleb128 0x13
 2360 008d 38       		.uleb128 0x38
 2361 008e 05       		.uleb128 0x5
 2362 008f 00       		.byte	0
 2363 0090 00       		.byte	0
 2364 0091 0C       		.uleb128 0xc
 2365 0092 01       		.uleb128 0x1
 2366 0093 01       		.byte	0x1
 2367 0094 49       		.uleb128 0x49
 2368 0095 13       		.uleb128 0x13
 2369 0096 01       		.uleb128 0x1
 2370 0097 13       		.uleb128 0x13
 2371 0098 00       		.byte	0
 2372 0099 00       		.byte	0
 2373 009a 0D       		.uleb128 0xd
 2374 009b 21       		.uleb128 0x21
 2375 009c 00       		.byte	0
 2376 009d 49       		.uleb128 0x49
 2377 009e 13       		.uleb128 0x13
 2378 009f 2F       		.uleb128 0x2f
 2379 00a0 0B       		.uleb128 0xb
 2380 00a1 00       		.byte	0
 2381 00a2 00       		.byte	0
 2382 00a3 0E       		.uleb128 0xe
 2383 00a4 35       		.uleb128 0x35
 2384 00a5 00       		.byte	0
 2385 00a6 49       		.uleb128 0x49
 2386 00a7 13       		.uleb128 0x13
 2387 00a8 00       		.byte	0
 2388 00a9 00       		.byte	0
 2389 00aa 0F       		.uleb128 0xf
 2390 00ab 21       		.uleb128 0x21
 2391 00ac 00       		.byte	0
 2392 00ad 49       		.uleb128 0x49
 2393 00ae 13       		.uleb128 0x13
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 98


 2394 00af 2F       		.uleb128 0x2f
 2395 00b0 05       		.uleb128 0x5
 2396 00b1 00       		.byte	0
 2397 00b2 00       		.byte	0
 2398 00b3 10       		.uleb128 0x10
 2399 00b4 16       		.uleb128 0x16
 2400 00b5 00       		.byte	0
 2401 00b6 03       		.uleb128 0x3
 2402 00b7 0E       		.uleb128 0xe
 2403 00b8 3A       		.uleb128 0x3a
 2404 00b9 0B       		.uleb128 0xb
 2405 00ba 3B       		.uleb128 0x3b
 2406 00bb 05       		.uleb128 0x5
 2407 00bc 49       		.uleb128 0x49
 2408 00bd 13       		.uleb128 0x13
 2409 00be 00       		.byte	0
 2410 00bf 00       		.byte	0
 2411 00c0 11       		.uleb128 0x11
 2412 00c1 13       		.uleb128 0x13
 2413 00c2 01       		.byte	0x1
 2414 00c3 0B       		.uleb128 0xb
 2415 00c4 0B       		.uleb128 0xb
 2416 00c5 3A       		.uleb128 0x3a
 2417 00c6 0B       		.uleb128 0xb
 2418 00c7 3B       		.uleb128 0x3b
 2419 00c8 0B       		.uleb128 0xb
 2420 00c9 01       		.uleb128 0x1
 2421 00ca 13       		.uleb128 0x13
 2422 00cb 00       		.byte	0
 2423 00cc 00       		.byte	0
 2424 00cd 12       		.uleb128 0x12
 2425 00ce 0D       		.uleb128 0xd
 2426 00cf 00       		.byte	0
 2427 00d0 03       		.uleb128 0x3
 2428 00d1 0E       		.uleb128 0xe
 2429 00d2 3A       		.uleb128 0x3a
 2430 00d3 0B       		.uleb128 0xb
 2431 00d4 3B       		.uleb128 0x3b
 2432 00d5 0B       		.uleb128 0xb
 2433 00d6 49       		.uleb128 0x49
 2434 00d7 13       		.uleb128 0x13
 2435 00d8 38       		.uleb128 0x38
 2436 00d9 0B       		.uleb128 0xb
 2437 00da 00       		.byte	0
 2438 00db 00       		.byte	0
 2439 00dc 13       		.uleb128 0x13
 2440 00dd 2E       		.uleb128 0x2e
 2441 00de 00       		.byte	0
 2442 00df 03       		.uleb128 0x3
 2443 00e0 0E       		.uleb128 0xe
 2444 00e1 3A       		.uleb128 0x3a
 2445 00e2 0B       		.uleb128 0xb
 2446 00e3 3B       		.uleb128 0x3b
 2447 00e4 05       		.uleb128 0x5
 2448 00e5 27       		.uleb128 0x27
 2449 00e6 19       		.uleb128 0x19
 2450 00e7 20       		.uleb128 0x20
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 99


 2451 00e8 0B       		.uleb128 0xb
 2452 00e9 00       		.byte	0
 2453 00ea 00       		.byte	0
 2454 00eb 14       		.uleb128 0x14
 2455 00ec 2E       		.uleb128 0x2e
 2456 00ed 01       		.byte	0x1
 2457 00ee 03       		.uleb128 0x3
 2458 00ef 0E       		.uleb128 0xe
 2459 00f0 3A       		.uleb128 0x3a
 2460 00f1 0B       		.uleb128 0xb
 2461 00f2 3B       		.uleb128 0x3b
 2462 00f3 05       		.uleb128 0x5
 2463 00f4 27       		.uleb128 0x27
 2464 00f5 19       		.uleb128 0x19
 2465 00f6 20       		.uleb128 0x20
 2466 00f7 0B       		.uleb128 0xb
 2467 00f8 01       		.uleb128 0x1
 2468 00f9 13       		.uleb128 0x13
 2469 00fa 00       		.byte	0
 2470 00fb 00       		.byte	0
 2471 00fc 15       		.uleb128 0x15
 2472 00fd 05       		.uleb128 0x5
 2473 00fe 00       		.byte	0
 2474 00ff 03       		.uleb128 0x3
 2475 0100 0E       		.uleb128 0xe
 2476 0101 3A       		.uleb128 0x3a
 2477 0102 0B       		.uleb128 0xb
 2478 0103 3B       		.uleb128 0x3b
 2479 0104 05       		.uleb128 0x5
 2480 0105 49       		.uleb128 0x49
 2481 0106 13       		.uleb128 0x13
 2482 0107 00       		.byte	0
 2483 0108 00       		.byte	0
 2484 0109 16       		.uleb128 0x16
 2485 010a 2E       		.uleb128 0x2e
 2486 010b 01       		.byte	0x1
 2487 010c 3F       		.uleb128 0x3f
 2488 010d 19       		.uleb128 0x19
 2489 010e 03       		.uleb128 0x3
 2490 010f 0E       		.uleb128 0xe
 2491 0110 3A       		.uleb128 0x3a
 2492 0111 0B       		.uleb128 0xb
 2493 0112 3B       		.uleb128 0x3b
 2494 0113 0B       		.uleb128 0xb
 2495 0114 27       		.uleb128 0x27
 2496 0115 19       		.uleb128 0x19
 2497 0116 11       		.uleb128 0x11
 2498 0117 01       		.uleb128 0x1
 2499 0118 12       		.uleb128 0x12
 2500 0119 06       		.uleb128 0x6
 2501 011a 40       		.uleb128 0x40
 2502 011b 18       		.uleb128 0x18
 2503 011c 9742     		.uleb128 0x2117
 2504 011e 19       		.uleb128 0x19
 2505 011f 01       		.uleb128 0x1
 2506 0120 13       		.uleb128 0x13
 2507 0121 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 100


 2508 0122 00       		.byte	0
 2509 0123 17       		.uleb128 0x17
 2510 0124 34       		.uleb128 0x34
 2511 0125 00       		.byte	0
 2512 0126 03       		.uleb128 0x3
 2513 0127 0E       		.uleb128 0xe
 2514 0128 3A       		.uleb128 0x3a
 2515 0129 0B       		.uleb128 0xb
 2516 012a 3B       		.uleb128 0x3b
 2517 012b 0B       		.uleb128 0xb
 2518 012c 49       		.uleb128 0x49
 2519 012d 13       		.uleb128 0x13
 2520 012e 02       		.uleb128 0x2
 2521 012f 17       		.uleb128 0x17
 2522 0130 00       		.byte	0
 2523 0131 00       		.byte	0
 2524 0132 18       		.uleb128 0x18
 2525 0133 1D       		.uleb128 0x1d
 2526 0134 01       		.byte	0x1
 2527 0135 31       		.uleb128 0x31
 2528 0136 13       		.uleb128 0x13
 2529 0137 11       		.uleb128 0x11
 2530 0138 01       		.uleb128 0x1
 2531 0139 12       		.uleb128 0x12
 2532 013a 06       		.uleb128 0x6
 2533 013b 58       		.uleb128 0x58
 2534 013c 0B       		.uleb128 0xb
 2535 013d 59       		.uleb128 0x59
 2536 013e 0B       		.uleb128 0xb
 2537 013f 01       		.uleb128 0x1
 2538 0140 13       		.uleb128 0x13
 2539 0141 00       		.byte	0
 2540 0142 00       		.byte	0
 2541 0143 19       		.uleb128 0x19
 2542 0144 05       		.uleb128 0x5
 2543 0145 00       		.byte	0
 2544 0146 31       		.uleb128 0x31
 2545 0147 13       		.uleb128 0x13
 2546 0148 02       		.uleb128 0x2
 2547 0149 17       		.uleb128 0x17
 2548 014a 00       		.byte	0
 2549 014b 00       		.byte	0
 2550 014c 1A       		.uleb128 0x1a
 2551 014d 1D       		.uleb128 0x1d
 2552 014e 00       		.byte	0
 2553 014f 31       		.uleb128 0x31
 2554 0150 13       		.uleb128 0x13
 2555 0151 11       		.uleb128 0x11
 2556 0152 01       		.uleb128 0x1
 2557 0153 12       		.uleb128 0x12
 2558 0154 06       		.uleb128 0x6
 2559 0155 58       		.uleb128 0x58
 2560 0156 0B       		.uleb128 0xb
 2561 0157 59       		.uleb128 0x59
 2562 0158 05       		.uleb128 0x5
 2563 0159 00       		.byte	0
 2564 015a 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 101


 2565 015b 1B       		.uleb128 0x1b
 2566 015c 1D       		.uleb128 0x1d
 2567 015d 01       		.byte	0x1
 2568 015e 31       		.uleb128 0x31
 2569 015f 13       		.uleb128 0x13
 2570 0160 11       		.uleb128 0x11
 2571 0161 01       		.uleb128 0x1
 2572 0162 12       		.uleb128 0x12
 2573 0163 06       		.uleb128 0x6
 2574 0164 58       		.uleb128 0x58
 2575 0165 0B       		.uleb128 0xb
 2576 0166 59       		.uleb128 0x59
 2577 0167 05       		.uleb128 0x5
 2578 0168 01       		.uleb128 0x1
 2579 0169 13       		.uleb128 0x13
 2580 016a 00       		.byte	0
 2581 016b 00       		.byte	0
 2582 016c 1C       		.uleb128 0x1c
 2583 016d 898201   		.uleb128 0x4109
 2584 0170 01       		.byte	0x1
 2585 0171 11       		.uleb128 0x11
 2586 0172 01       		.uleb128 0x1
 2587 0173 31       		.uleb128 0x31
 2588 0174 13       		.uleb128 0x13
 2589 0175 01       		.uleb128 0x1
 2590 0176 13       		.uleb128 0x13
 2591 0177 00       		.byte	0
 2592 0178 00       		.byte	0
 2593 0179 1D       		.uleb128 0x1d
 2594 017a 8A8201   		.uleb128 0x410a
 2595 017d 00       		.byte	0
 2596 017e 02       		.uleb128 0x2
 2597 017f 18       		.uleb128 0x18
 2598 0180 9142     		.uleb128 0x2111
 2599 0182 18       		.uleb128 0x18
 2600 0183 00       		.byte	0
 2601 0184 00       		.byte	0
 2602 0185 1E       		.uleb128 0x1e
 2603 0186 898201   		.uleb128 0x4109
 2604 0189 01       		.byte	0x1
 2605 018a 11       		.uleb128 0x11
 2606 018b 01       		.uleb128 0x1
 2607 018c 31       		.uleb128 0x31
 2608 018d 13       		.uleb128 0x13
 2609 018e 00       		.byte	0
 2610 018f 00       		.byte	0
 2611 0190 1F       		.uleb128 0x1f
 2612 0191 34       		.uleb128 0x34
 2613 0192 00       		.byte	0
 2614 0193 03       		.uleb128 0x3
 2615 0194 0E       		.uleb128 0xe
 2616 0195 3A       		.uleb128 0x3a
 2617 0196 0B       		.uleb128 0xb
 2618 0197 3B       		.uleb128 0x3b
 2619 0198 05       		.uleb128 0x5
 2620 0199 49       		.uleb128 0x49
 2621 019a 13       		.uleb128 0x13
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 102


 2622 019b 3F       		.uleb128 0x3f
 2623 019c 19       		.uleb128 0x19
 2624 019d 3C       		.uleb128 0x3c
 2625 019e 19       		.uleb128 0x19
 2626 019f 00       		.byte	0
 2627 01a0 00       		.byte	0
 2628 01a1 20       		.uleb128 0x20
 2629 01a2 34       		.uleb128 0x34
 2630 01a3 00       		.byte	0
 2631 01a4 03       		.uleb128 0x3
 2632 01a5 0E       		.uleb128 0xe
 2633 01a6 3A       		.uleb128 0x3a
 2634 01a7 0B       		.uleb128 0xb
 2635 01a8 3B       		.uleb128 0x3b
 2636 01a9 0B       		.uleb128 0xb
 2637 01aa 49       		.uleb128 0x49
 2638 01ab 13       		.uleb128 0x13
 2639 01ac 3F       		.uleb128 0x3f
 2640 01ad 19       		.uleb128 0x19
 2641 01ae 3C       		.uleb128 0x3c
 2642 01af 19       		.uleb128 0x19
 2643 01b0 00       		.byte	0
 2644 01b1 00       		.byte	0
 2645 01b2 21       		.uleb128 0x21
 2646 01b3 0F       		.uleb128 0xf
 2647 01b4 00       		.byte	0
 2648 01b5 0B       		.uleb128 0xb
 2649 01b6 0B       		.uleb128 0xb
 2650 01b7 49       		.uleb128 0x49
 2651 01b8 13       		.uleb128 0x13
 2652 01b9 00       		.byte	0
 2653 01ba 00       		.byte	0
 2654 01bb 22       		.uleb128 0x22
 2655 01bc 26       		.uleb128 0x26
 2656 01bd 00       		.byte	0
 2657 01be 49       		.uleb128 0x49
 2658 01bf 13       		.uleb128 0x13
 2659 01c0 00       		.byte	0
 2660 01c1 00       		.byte	0
 2661 01c2 23       		.uleb128 0x23
 2662 01c3 2E       		.uleb128 0x2e
 2663 01c4 00       		.byte	0
 2664 01c5 3F       		.uleb128 0x3f
 2665 01c6 19       		.uleb128 0x19
 2666 01c7 3C       		.uleb128 0x3c
 2667 01c8 19       		.uleb128 0x19
 2668 01c9 6E       		.uleb128 0x6e
 2669 01ca 0E       		.uleb128 0xe
 2670 01cb 03       		.uleb128 0x3
 2671 01cc 0E       		.uleb128 0xe
 2672 01cd 3A       		.uleb128 0x3a
 2673 01ce 0B       		.uleb128 0xb
 2674 01cf 3B       		.uleb128 0x3b
 2675 01d0 05       		.uleb128 0x5
 2676 01d1 00       		.byte	0
 2677 01d2 00       		.byte	0
 2678 01d3 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 103


 2679              		.section	.debug_loc,"",%progbits
 2680              	.Ldebug_loc0:
 2681              	.LLST0:
 2682 0000 06000000 		.4byte	.LVL0
 2683 0004 3C000000 		.4byte	.LVL1
 2684 0008 0100     		.2byte	0x1
 2685 000a 54       		.byte	0x54
 2686 000b 3C000000 		.4byte	.LVL1
 2687 000f 7A010000 		.4byte	.LVL7
 2688 0013 0100     		.2byte	0x1
 2689 0015 55       		.byte	0x55
 2690 0016 7A010000 		.4byte	.LVL7
 2691 001a 84030000 		.4byte	.LVL16
 2692 001e 0100     		.2byte	0x1
 2693 0020 54       		.byte	0x54
 2694 0021 00000000 		.4byte	0
 2695 0025 00000000 		.4byte	0
 2696              	.LLST1:
 2697 0029 A4000000 		.4byte	.LVL2
 2698 002d BA000000 		.4byte	.LVL3
 2699 0031 0300     		.2byte	0x3
 2700 0033 08       		.byte	0x8
 2701 0034 7A       		.byte	0x7a
 2702 0035 9F       		.byte	0x9f
 2703 0036 00000000 		.4byte	0
 2704 003a 00000000 		.4byte	0
 2705              	.LLST2:
 2706 003e 34010000 		.4byte	.LVL4
 2707 0042 4A010000 		.4byte	.LVL5
 2708 0046 0300     		.2byte	0x3
 2709 0048 08       		.byte	0x8
 2710 0049 7A       		.byte	0x7a
 2711 004a 9F       		.byte	0x9f
 2712 004b 00000000 		.4byte	0
 2713 004f 00000000 		.4byte	0
 2714              	.LLST3:
 2715 0053 DC010000 		.4byte	.LVL8
 2716 0057 F0010000 		.4byte	.LVL9
 2717 005b 0300     		.2byte	0x3
 2718 005d 08       		.byte	0x8
 2719 005e 7A       		.byte	0x7a
 2720 005f 9F       		.byte	0x9f
 2721 0060 00000000 		.4byte	0
 2722 0064 00000000 		.4byte	0
 2723              	.LLST4:
 2724 0068 2C020000 		.4byte	.LVL10
 2725 006c 40020000 		.4byte	.LVL11
 2726 0070 0300     		.2byte	0x3
 2727 0072 08       		.byte	0x8
 2728 0073 7A       		.byte	0x7a
 2729 0074 9F       		.byte	0x9f
 2730 0075 00000000 		.4byte	0
 2731 0079 00000000 		.4byte	0
 2732              	.LLST5:
 2733 007d C6020000 		.4byte	.LVL12
 2734 0081 18030000 		.4byte	.LVL13
 2735 0085 0300     		.2byte	0x3
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 104


 2736 0087 08       		.byte	0x8
 2737 0088 7A       		.byte	0x7a
 2738 0089 9F       		.byte	0x9f
 2739 008a 00000000 		.4byte	0
 2740 008e 00000000 		.4byte	0
 2741              		.section	.debug_aranges,"",%progbits
 2742 0000 1C000000 		.4byte	0x1c
 2743 0004 0200     		.2byte	0x2
 2744 0006 00000000 		.4byte	.Ldebug_info0
 2745 000a 04       		.byte	0x4
 2746 000b 00       		.byte	0
 2747 000c 0000     		.2byte	0
 2748 000e 0000     		.2byte	0
 2749 0010 00000000 		.4byte	.LFB135
 2750 0014 9C030000 		.4byte	.LFE135-.LFB135
 2751 0018 00000000 		.4byte	0
 2752 001c 00000000 		.4byte	0
 2753              		.section	.debug_ranges,"",%progbits
 2754              	.Ldebug_ranges0:
 2755 0000 00000000 		.4byte	.LFB135
 2756 0004 9C030000 		.4byte	.LFE135
 2757 0008 00000000 		.4byte	0
 2758 000c 00000000 		.4byte	0
 2759              		.section	.debug_line,"",%progbits
 2760              	.Ldebug_line0:
 2761 0000 6E030000 		.section	.debug_str,"MS",%progbits,1
 2761      02005502 
 2761      00000201 
 2761      FB0E0D00 
 2761      01010101 
 2762              	.LASF236:
 2763 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2763      6843746C 
 2763      4D61696E 
 2763      57733146 
 2763      72657100 
 2764              	.LASF290:
 2765 0014 4932435F 		.ascii	"I2C_state\000"
 2765      73746174 
 2765      6500
 2766              	.LASF296:
 2767 001e 4932435F 		.ascii	"I2C_mstrWrBufPtr\000"
 2767      6D737472 
 2767      57724275 
 2767      66507472 
 2767      00
 2768              	.LASF123:
 2769 002f 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2769      6D5F315F 
 2769      696E7465 
 2769      72727570 
 2769      74735F31 
 2770              	.LASF289:
 2771 004a 63795F64 		.ascii	"cy_device\000"
 2771      65766963 
 2771      6500
 2772              	.LASF142:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 105


 2773 0054 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2773      696E7465 
 2773      72727570 
 2773      74735F31 
 2773      305F4952 
 2774              	.LASF263:
 2775 006b 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2775      73436D30 
 2775      436C6F63 
 2775      6B43746C 
 2775      4F666673 
 2776              	.LASF67:
 2777 0082 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2777      735F696E 
 2777      74657272 
 2777      75707473 
 2777      5F647730 
 2778              	.LASF281:
 2779 009e 63686172 		.ascii	"char\000"
 2779      00
 2780              	.LASF36:
 2781 00a3 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2781      735F696E 
 2781      74657272 
 2781      75707473 
 2781      5F697063 
 2782              	.LASF54:
 2783 00bf 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2783      335F696E 
 2783      74657272 
 2783      7570745F 
 2783      4952516E 
 2784              	.LASF84:
 2785 00d4 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2785      735F696E 
 2785      74657272 
 2785      75707473 
 2785      5F647731 
 2786              	.LASF90:
 2787 00f0 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2787      735F696E 
 2787      74657272 
 2787      75707473 
 2787      5F647731 
 2788              	.LASF195:
 2789 010d 70657269 		.ascii	"periBase\000"
 2789      42617365 
 2789      00
 2790              	.LASF62:
 2791 0116 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2791      735F696E 
 2791      74657272 
 2791      75707473 
 2791      5F647730 
 2792              	.LASF271:
 2793 0132 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2793      73436D30 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 106


 2793      4E6D6943 
 2793      746C4F66 
 2793      66736574 
 2794              	.LASF241:
 2795 0147 64774368 		.ascii	"dwChSize\000"
 2795      53697A65 
 2795      00
 2796              	.LASF172:
 2797 0150 756E7369 		.ascii	"unsigned int\000"
 2797      676E6564 
 2797      20696E74 
 2797      00
 2798              	.LASF46:
 2799 015d 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2799      735F696E 
 2799      74657272 
 2799      75707473 
 2799      5F697063 
 2800              	.LASF223:
 2801 017a 736D6966 		.ascii	"smifDeviceNr\000"
 2801      44657669 
 2801      63654E72 
 2801      00
 2802              	.LASF253:
 2803 0187 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2803      44697643 
 2803      6D645061 
 2803      54797065 
 2803      53656C50 
 2804              	.LASF115:
 2805 019e 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2805      6D5F315F 
 2805      696E7465 
 2805      72727570 
 2805      74735F37 
 2806              	.LASF166:
 2807 01b8 5F5F696E 		.ascii	"__int32_t\000"
 2807      7433325F 
 2807      7400
 2808              	.LASF33:
 2809 01c2 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2809      5F696E74 
 2809      65727275 
 2809      70745F63 
 2809      7462735F 
 2810              	.LASF219:
 2811 01db 73727373 		.ascii	"srssNumClkpath\000"
 2811      4E756D43 
 2811      6C6B7061 
 2811      746800
 2812              	.LASF193:
 2813 01ea 63707573 		.ascii	"cpussBase\000"
 2813      73426173 
 2813      6500
 2814              	.LASF285:
 2815 01f4 72656738 		.ascii	"reg8\000"
 2815      00
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 107


 2816              	.LASF217:
 2817 01f9 63707573 		.ascii	"cpussFmIrq\000"
 2817      73466D49 
 2817      727100
 2818              	.LASF30:
 2819 0204 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2819      5F696E74 
 2819      65727275 
 2819      70745F6D 
 2819      63776474 
 2820              	.LASF286:
 2821 0220 5F5F4953 		.ascii	"__ISB\000"
 2821      4200
 2822              	.LASF12:
 2823 0226 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2823      5F696E74 
 2823      65727275 
 2823      7074735F 
 2823      6770696F 
 2824              	.LASF218:
 2825 0242 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2825      734E6F74 
 2825      436F6E6E 
 2825      65637465 
 2825      64497271 
 2826              	.LASF297:
 2827 0257 4932435F 		.ascii	"I2C_mstrWrBufSize\000"
 2827      6D737472 
 2827      57724275 
 2827      6653697A 
 2827      6500
 2828              	.LASF158:
 2829 0269 73686F72 		.ascii	"short int\000"
 2829      7420696E 
 2829      7400
 2830              	.LASF25:
 2831 0273 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2831      5F696E74 
 2831      65727275 
 2831      70745F67 
 2831      70696F5F 
 2832              	.LASF129:
 2833 028c 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2833      6D5F315F 
 2833      696E7465 
 2833      72727570 
 2833      74735F32 
 2834              	.LASF146:
 2835 02a7 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2835      696E7465 
 2835      72727570 
 2835      74735F31 
 2835      345F4952 
 2836              	.LASF249:
 2837 02be 70657269 		.ascii	"periTrGrSize\000"
 2837      54724772 
 2837      53697A65 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 108


 2837      00
 2838              	.LASF107:
 2839 02cb 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2839      6D5F305F 
 2839      696E7465 
 2839      72727570 
 2839      74735F37 
 2840              	.LASF287:
 2841 02e5 5F5F4453 		.ascii	"__DSB\000"
 2841      4200
 2842              	.LASF252:
 2843 02eb 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2843      44697643 
 2843      6D645061 
 2843      44697653 
 2843      656C506F 
 2844              	.LASF229:
 2845 0301 63727970 		.ascii	"cryptoMemSize\000"
 2845      746F4D65 
 2845      6D53697A 
 2845      6500
 2846              	.LASF275:
 2847 030f 63707573 		.ascii	"cpussRam1Ctl0\000"
 2847      7352616D 
 2847      3143746C 
 2847      3000
 2848              	.LASF76:
 2849 031d 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2849      735F696E 
 2849      74657272 
 2849      75707473 
 2849      5F647731 
 2850              	.LASF102:
 2851 0339 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2851      6D5F305F 
 2851      696E7465 
 2851      72727570 
 2851      74735F32 
 2852              	.LASF300:
 2853 0353 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_INT.c\000"
 2853      72617465 
 2853      645F536F 
 2853      75726365 
 2853      5C50536F 
 2854              	.LASF299:
 2855 0374 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2855      43313120 
 2855      352E342E 
 2855      31203230 
 2855      31363036 
 2856 03a7 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2856      20726576 
 2856      6973696F 
 2856      6E203233 
 2856      37373135 
 2857 03da 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2857      70202D6D 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 109


 2857      6670753D 
 2857      66707634 
 2857      2D73702D 
 2858 040d 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2858      6F6E7320 
 2858      2D666661 
 2858      742D6C74 
 2858      6F2D6F62 
 2859              	.LASF211:
 2860 0427 70726F74 		.ascii	"protVersion\000"
 2860      56657273 
 2860      696F6E00 
 2861              	.LASF174:
 2862 0433 696E7431 		.ascii	"int16_t\000"
 2862      365F7400 
 2863              	.LASF251:
 2864 043b 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2864      44697643 
 2864      6D645479 
 2864      70655365 
 2864      6C506F73 
 2865              	.LASF268:
 2866 0450 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2866      73547269 
 2866      6D52616D 
 2866      43746C4F 
 2866      66667365 
 2867              	.LASF139:
 2868 0466 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2868      696E7465 
 2868      72727570 
 2868      74735F37 
 2868      5F495251 
 2869              	.LASF28:
 2870 047c 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2870      385F696E 
 2870      74657272 
 2870      7570745F 
 2870      4952516E 
 2871              	.LASF3:
 2872 0491 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2872      72794D61 
 2872      6E616765 
 2872      6D656E74 
 2872      5F495251 
 2873              	.LASF125:
 2874 04a7 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2874      6D5F315F 
 2874      696E7465 
 2874      72727570 
 2874      74735F31 
 2875              	.LASF134:
 2876 04c2 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2876      696E7465 
 2876      72727570 
 2876      74735F32 
 2876      5F495251 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 110


 2877              	.LASF177:
 2878 04d8 75696E74 		.ascii	"uint32_t\000"
 2878      33325F74 
 2878      00
 2879              	.LASF120:
 2880 04e1 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2880      6D5F315F 
 2880      696E7465 
 2880      72727570 
 2880      74735F31 
 2881              	.LASF17:
 2882 04fc 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2882      5F696E74 
 2882      65727275 
 2882      7074735F 
 2882      6770696F 
 2883              	.LASF23:
 2884 0518 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2884      5F696E74 
 2884      65727275 
 2884      7074735F 
 2884      6770696F 
 2885              	.LASF147:
 2886 0535 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2886      696E7465 
 2886      72727570 
 2886      74735F31 
 2886      355F4952 
 2887              	.LASF261:
 2888 054c 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2888      50727443 
 2888      66674F75 
 2888      744F6666 
 2888      73657400 
 2889              	.LASF178:
 2890 0560 49534552 		.ascii	"ISER\000"
 2890      00
 2891              	.LASF97:
 2892 0565 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2892      735F696E 
 2892      74657272 
 2892      75707473 
 2892      5F636D30 
 2893              	.LASF282:
 2894 0585 666C6F61 		.ascii	"float\000"
 2894      7400
 2895              	.LASF204:
 2896 058b 63727970 		.ascii	"cryptoVersion\000"
 2896      746F5665 
 2896      7273696F 
 2896      6E00
 2897              	.LASF233:
 2898 0599 666C6173 		.ascii	"flashProgramDelay\000"
 2898      6850726F 
 2898      6772616D 
 2898      44656C61 
 2898      7900
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 111


 2899              	.LASF55:
 2900 05ab 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2900      345F696E 
 2900      74657272 
 2900      7570745F 
 2900      4952516E 
 2901              	.LASF181:
 2902 05c0 52534552 		.ascii	"RSERVED1\000"
 2902      56454431 
 2902      00
 2903              	.LASF194:
 2904 05c9 666C6173 		.ascii	"flashcBase\000"
 2904      68634261 
 2904      736500
 2905              	.LASF81:
 2906 05d4 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2906      735F696E 
 2906      74657272 
 2906      75707473 
 2906      5F647731 
 2907              	.LASF260:
 2908 05f0 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2908      50727443 
 2908      6667496E 
 2908      4F666673 
 2908      657400
 2909              	.LASF87:
 2910 0603 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2910      735F696E 
 2910      74657272 
 2910      75707473 
 2910      5F647731 
 2911              	.LASF154:
 2912 0620 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2912      696E7465 
 2912      72727570 
 2912      745F6D65 
 2912      645F4952 
 2913              	.LASF232:
 2914 0637 666C6173 		.ascii	"flashWriteDelay\000"
 2914      68577269 
 2914      74654465 
 2914      6C617900 
 2915              	.LASF171:
 2916 0647 6C6F6E67 		.ascii	"long long unsigned int\000"
 2916      206C6F6E 
 2916      6720756E 
 2916      7369676E 
 2916      65642069 
 2917              	.LASF257:
 2918 065e 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2918      44697632 
 2918      345F3543 
 2918      746C4F66 
 2918      66736574 
 2919              	.LASF262:
 2920 0673 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 112


 2920      50727443 
 2920      66675369 
 2920      6F4F6666 
 2920      73657400 
 2921              	.LASF48:
 2922 0687 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2922      735F696E 
 2922      74657272 
 2922      75707473 
 2922      5F697063 
 2923              	.LASF216:
 2924 06a4 63707573 		.ascii	"cpussIpc0Irq\000"
 2924      73497063 
 2924      30497271 
 2924      00
 2925              	.LASF31:
 2926 06b1 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2926      5F696E74 
 2926      65727275 
 2926      70745F62 
 2926      61636B75 
 2927              	.LASF117:
 2928 06cc 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2928      6D5F315F 
 2928      696E7465 
 2928      72727570 
 2928      74735F39 
 2929              	.LASF164:
 2930 06e6 5F5F7569 		.ascii	"__uint16_t\000"
 2930      6E743136 
 2930      5F7400
 2931              	.LASF6:
 2932 06f1 53564361 		.ascii	"SVCall_IRQn\000"
 2932      6C6C5F49 
 2932      52516E00 
 2933              	.LASF51:
 2934 06fd 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2934      305F696E 
 2934      74657272 
 2934      7570745F 
 2934      4952516E 
 2935              	.LASF73:
 2936 0712 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2936      735F696E 
 2936      74657272 
 2936      75707473 
 2936      5F647730 
 2937              	.LASF112:
 2938 072f 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2938      6D5F315F 
 2938      696E7465 
 2938      72727570 
 2938      74735F34 
 2939              	.LASF59:
 2940 0749 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2940      696E7465 
 2940      72727570 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 113


 2940      745F4952 
 2940      516E00
 2941              	.LASF151:
 2942 075c 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2942      696C655F 
 2942      696E7465 
 2942      72727570 
 2942      745F4952 
 2943              	.LASF21:
 2944 0773 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2944      5F696E74 
 2944      65727275 
 2944      7074735F 
 2944      6770696F 
 2945              	.LASF43:
 2946 0790 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2946      735F696E 
 2946      74657272 
 2946      75707473 
 2946      5F697063 
 2947              	.LASF92:
 2948 07ac 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2948      735F696E 
 2948      74657272 
 2948      75707473 
 2948      5F666175 
 2949              	.LASF96:
 2950 07ca 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2950      735F696E 
 2950      74657272 
 2950      75707473 
 2950      5F636D30 
 2951              	.LASF238:
 2952 07ea 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 2952      6843746C 
 2952      4D61696E 
 2952      57733346 
 2952      72657100 
 2953              	.LASF160:
 2954 07fe 4952516E 		.ascii	"IRQn_Type\000"
 2954      5F547970 
 2954      6500
 2955              	.LASF220:
 2956 0808 73727373 		.ascii	"srssNumPll\000"
 2956      4E756D50 
 2956      6C6C00
 2957              	.LASF143:
 2958 0813 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2958      696E7465 
 2958      72727570 
 2958      74735F31 
 2958      315F4952 
 2959              	.LASF37:
 2960 082a 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2960      735F696E 
 2960      74657272 
 2960      75707473 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 114


 2960      5F697063 
 2961              	.LASF104:
 2962 0846 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2962      6D5F305F 
 2962      696E7465 
 2962      72727570 
 2962      74735F34 
 2963              	.LASF231:
 2964 0860 666C6173 		.ascii	"flashPipeRequired\000"
 2964      68506970 
 2964      65526571 
 2964      75697265 
 2964      6400
 2965              	.LASF246:
 2966 0872 70657269 		.ascii	"periTrCmdOffset\000"
 2966      5472436D 
 2966      644F6666 
 2966      73657400 
 2967              	.LASF221:
 2968 0882 73727373 		.ascii	"srssNumHfroot\000"
 2968      4E756D48 
 2968      66726F6F 
 2968      7400
 2969              	.LASF235:
 2970 0890 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 2970      6843746C 
 2970      4D61696E 
 2970      57733046 
 2970      72657100 
 2971              	.LASF149:
 2972 08a4 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2972      6F73735F 
 2972      696E7465 
 2972      72727570 
 2972      745F6932 
 2973              	.LASF199:
 2974 08bf 6770696F 		.ascii	"gpioBase\000"
 2974      42617365 
 2974      00
 2975              	.LASF156:
 2976 08c8 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2976      5F696E74 
 2976      65727275 
 2976      70745F64 
 2976      6163735F 
 2977              	.LASF109:
 2978 08e1 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2978      6D5F315F 
 2978      696E7465 
 2978      72727570 
 2978      74735F31 
 2979              	.LASF136:
 2980 08fb 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2980      696E7465 
 2980      72727570 
 2980      74735F34 
 2980      5F495251 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 115


 2981              	.LASF150:
 2982 0911 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2982      6F73735F 
 2982      696E7465 
 2982      72727570 
 2982      745F7064 
 2983              	.LASF70:
 2984 092c 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2984      735F696E 
 2984      74657272 
 2984      75707473 
 2984      5F647730 
 2985              	.LASF122:
 2986 0949 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2986      6D5F315F 
 2986      696E7465 
 2986      72727570 
 2986      74735F31 
 2987              	.LASF19:
 2988 0964 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2988      5F696E74 
 2988      65727275 
 2988      7074735F 
 2988      6770696F 
 2989              	.LASF270:
 2990 0980 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 2990      73537973 
 2990      5469636B 
 2990      43746C4F 
 2990      66667365 
 2991              	.LASF226:
 2992 0996 75646250 		.ascii	"udbPresent\000"
 2992      72657365 
 2992      6E7400
 2993              	.LASF244:
 2994 09a1 64775374 		.ascii	"dwStatusChIdxPos\000"
 2994      61747573 
 2994      43684964 
 2994      78506F73 
 2994      00
 2995              	.LASF66:
 2996 09b2 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2996      735F696E 
 2996      74657272 
 2996      75707473 
 2996      5F647730 
 2997              	.LASF14:
 2998 09ce 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2998      5F696E74 
 2998      65727275 
 2998      7074735F 
 2998      6770696F 
 2999              	.LASF20:
 3000 09ea 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3000      5F696E74 
 3000      65727275 
 3000      7074735F 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 116


 3000      6770696F 
 3001              	.LASF75:
 3002 0a07 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3002      735F696E 
 3002      74657272 
 3002      75707473 
 3002      5F647730 
 3003              	.LASF32:
 3004 0a24 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3004      5F696E74 
 3004      65727275 
 3004      70745F49 
 3004      52516E00 
 3005              	.LASF215:
 3006 0a38 63707573 		.ascii	"cpussFlashPaSize\000"
 3006      73466C61 
 3006      73685061 
 3006      53697A65 
 3006      00
 3007              	.LASF83:
 3008 0a49 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3008      735F696E 
 3008      74657272 
 3008      75707473 
 3008      5F647731 
 3009              	.LASF89:
 3010 0a65 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3010      735F696E 
 3010      74657272 
 3010      75707473 
 3010      5F647731 
 3011              	.LASF61:
 3012 0a82 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3012      735F696E 
 3012      74657272 
 3012      75707473 
 3012      5F647730 
 3013              	.LASF306:
 3014 0a9e 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 3014      79734C69 
 3014      625F4173 
 3014      73657274 
 3014      4661696C 
 3015              	.LASF256:
 3016 0ab5 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3016      44697631 
 3016      365F3543 
 3016      746C4F66 
 3016      66736574 
 3017              	.LASF157:
 3018 0aca 756E636F 		.ascii	"unconnected_IRQn\000"
 3018      6E6E6563 
 3018      7465645F 
 3018      4952516E 
 3018      00
 3019              	.LASF78:
 3020 0adb 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 117


 3020      735F696E 
 3020      74657272 
 3020      75707473 
 3020      5F647731 
 3021              	.LASF304:
 3022 0af7 4932435F 		.ascii	"I2C_ISR\000"
 3022      49535200 
 3023              	.LASF227:
 3024 0aff 73797350 		.ascii	"sysPmSimoPresent\000"
 3024      6D53696D 
 3024      6F507265 
 3024      73656E74 
 3024      00
 3025              	.LASF155:
 3026 0b10 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3026      696E7465 
 3026      72727570 
 3026      745F6C6F 
 3026      5F495251 
 3027              	.LASF45:
 3028 0b26 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3028      735F696E 
 3028      74657272 
 3028      75707473 
 3028      5F697063 
 3029              	.LASF95:
 3030 0b43 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3030      735F696E 
 3030      74657272 
 3030      7570745F 
 3030      666D5F49 
 3031              	.LASF114:
 3032 0b5b 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3032      6D5F315F 
 3032      696E7465 
 3032      72727570 
 3032      74735F36 
 3033              	.LASF293:
 3034 0b75 4932435F 		.ascii	"I2C_mstrRdBufPtr\000"
 3034      6D737472 
 3034      52644275 
 3034      66507472 
 3034      00
 3035              	.LASF141:
 3036 0b86 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3036      696E7465 
 3036      72727570 
 3036      74735F39 
 3036      5F495251 
 3037              	.LASF245:
 3038 0b9c 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3038      61747573 
 3038      43684964 
 3038      784D736B 
 3038      00
 3039              	.LASF145:
 3040 0bad 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 118


 3040      696E7465 
 3040      72727570 
 3040      74735F31 
 3040      335F4952 
 3041              	.LASF173:
 3042 0bc4 75696E74 		.ascii	"uint8_t\000"
 3042      385F7400 
 3043              	.LASF127:
 3044 0bcc 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3044      6D5F315F 
 3044      696E7465 
 3044      72727570 
 3044      74735F31 
 3045              	.LASF250:
 3046 0be7 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3046      44697643 
 3046      6D644469 
 3046      7653656C 
 3046      4D736B00 
 3047              	.LASF29:
 3048 0bfb 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3048      5F696E74 
 3048      65727275 
 3048      70745F6D 
 3048      63776474 
 3049              	.LASF258:
 3050 0c17 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3050      50727449 
 3050      6E747243 
 3050      66674F66 
 3050      66736574 
 3051              	.LASF27:
 3052 0c2c 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3052      6D705F69 
 3052      6E746572 
 3052      72757074 
 3052      5F495251 
 3053              	.LASF40:
 3054 0c42 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3054      735F696E 
 3054      74657272 
 3054      75707473 
 3054      5F697063 
 3055              	.LASF274:
 3056 0c5e 63707573 		.ascii	"cpussRam0Ctl0\000"
 3056      7352616D 
 3056      3043746C 
 3056      3000
 3057              	.LASF170:
 3058 0c6c 6C6F6E67 		.ascii	"long long int\000"
 3058      206C6F6E 
 3058      6720696E 
 3058      7400
 3059              	.LASF201:
 3060 0c7a 69706342 		.ascii	"ipcBase\000"
 3060      61736500 
 3061              	.LASF242:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 119


 3062 0c82 64774368 		.ascii	"dwChCtlPrioPos\000"
 3062      43746C50 
 3062      72696F50 
 3062      6F7300
 3063              	.LASF202:
 3064 0c91 63727970 		.ascii	"cryptoBase\000"
 3064      746F4261 
 3064      736500
 3065              	.LASF301:
 3066 0c9c 433A5C55 		.ascii	"C:\\Users\\shizh\\Desktop\\ECMO\\ecmo_psoc6_ws\\CY8"
 3066      73657273 
 3066      5C736869 
 3066      7A685C44 
 3066      65736B74 
 3067 0cc9 4350524F 		.ascii	"CPROTO-063-BLE_Master.cydsn\000"
 3067      544F2D30 
 3067      36332D42 
 3067      4C455F4D 
 3067      61737465 
 3068              	.LASF35:
 3069 0ce5 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3069      735F696E 
 3069      74657272 
 3069      75707473 
 3069      5F697063 
 3070              	.LASF305:
 3071 0d01 746D7043 		.ascii	"tmpCsr\000"
 3071      737200
 3072              	.LASF101:
 3073 0d08 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3073      6D5F305F 
 3073      696E7465 
 3073      72727570 
 3073      74735F31 
 3074              	.LASF56:
 3075 0d22 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3075      355F696E 
 3075      74657272 
 3075      7570745F 
 3075      4952516E 
 3076              	.LASF50:
 3077 0d37 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3077      735F696E 
 3077      74657272 
 3077      75707473 
 3077      5F697063 
 3078              	.LASF163:
 3079 0d54 5F5F696E 		.ascii	"__int16_t\000"
 3079      7431365F 
 3079      7400
 3080              	.LASF222:
 3081 0d5e 70657269 		.ascii	"periClockNr\000"
 3081      436C6F63 
 3081      6B4E7200 
 3082              	.LASF198:
 3083 0d6a 6873696F 		.ascii	"hsiomBase\000"
 3083      6D426173 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 120


 3083      6500
 3084              	.LASF4:
 3085 0d74 42757346 		.ascii	"BusFault_IRQn\000"
 3085      61756C74 
 3085      5F495251 
 3085      6E00
 3086              	.LASF294:
 3087 0d82 4932435F 		.ascii	"I2C_mstrRdBufSize\000"
 3087      6D737472 
 3087      52644275 
 3087      6653697A 
 3087      6500
 3088              	.LASF264:
 3089 0d94 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3089      73436D34 
 3089      436C6F63 
 3089      6B43746C 
 3089      4F666673 
 3090              	.LASF248:
 3091 0dab 70657269 		.ascii	"periTrGrOffset\000"
 3091      54724772 
 3091      4F666673 
 3091      657400
 3092              	.LASF133:
 3093 0dba 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3093      696E7465 
 3093      72727570 
 3093      74735F31 
 3093      5F495251 
 3094              	.LASF214:
 3095 0dd0 63707573 		.ascii	"cpussDwChNr\000"
 3095      73447743 
 3095      684E7200 
 3096              	.LASF8:
 3097 0ddc 50656E64 		.ascii	"PendSV_IRQn\000"
 3097      53565F49 
 3097      52516E00 
 3098              	.LASF153:
 3099 0de8 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3099      696E7465 
 3099      72727570 
 3099      745F6869 
 3099      5F495251 
 3100              	.LASF52:
 3101 0dfe 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3101      315F696E 
 3101      74657272 
 3101      7570745F 
 3101      4952516E 
 3102              	.LASF119:
 3103 0e13 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3103      6D5F315F 
 3103      696E7465 
 3103      72727570 
 3103      74735F31 
 3104              	.LASF16:
 3105 0e2e 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 121


 3105      5F696E74 
 3105      65727275 
 3105      7074735F 
 3105      6770696F 
 3106              	.LASF212:
 3107 0e4a 63707573 		.ascii	"cpussIpcNr\000"
 3107      73497063 
 3107      4E7200
 3108              	.LASF265:
 3109 0e55 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3109      73436D34 
 3109      53746174 
 3109      75734F66 
 3109      66736574 
 3110              	.LASF302:
 3111 0e6a 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 3111      49435F44 
 3111      69736162 
 3111      6C654952 
 3111      5100
 3112              	.LASF85:
 3113 0e7c 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3113      735F696E 
 3113      74657272 
 3113      75707473 
 3113      5F647731 
 3114              	.LASF69:
 3115 0e98 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3115      735F696E 
 3115      74657272 
 3115      75707473 
 3115      5F647730 
 3116              	.LASF63:
 3117 0eb4 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3117      735F696E 
 3117      74657272 
 3117      75707473 
 3117      5F647730 
 3118              	.LASF276:
 3119 0ed0 63707573 		.ascii	"cpussRam2Ctl0\000"
 3119      7352616D 
 3119      3243746C 
 3119      3000
 3120              	.LASF11:
 3121 0ede 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3121      5F696E74 
 3121      65727275 
 3121      7074735F 
 3121      6770696F 
 3122              	.LASF184:
 3123 0efa 49435052 		.ascii	"ICPR\000"
 3123      00
 3124              	.LASF72:
 3125 0eff 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3125      735F696E 
 3125      74657272 
 3125      75707473 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 122


 3125      5F647730 
 3126              	.LASF80:
 3127 0f1c 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3127      735F696E 
 3127      74657272 
 3127      75707473 
 3127      5F647731 
 3128              	.LASF86:
 3129 0f38 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3129      735F696E 
 3129      74657272 
 3129      75707473 
 3129      5F647731 
 3130              	.LASF106:
 3131 0f55 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3131      6D5F305F 
 3131      696E7465 
 3131      72727570 
 3131      74735F36 
 3132              	.LASF255:
 3133 0f6f 70657269 		.ascii	"periDiv16CtlOffset\000"
 3133      44697631 
 3133      3643746C 
 3133      4F666673 
 3133      657400
 3134              	.LASF116:
 3135 0f82 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3135      6D5F315F 
 3135      696E7465 
 3135      72727570 
 3135      74735F38 
 3136              	.LASF165:
 3137 0f9c 73686F72 		.ascii	"short unsigned int\000"
 3137      7420756E 
 3137      7369676E 
 3137      65642069 
 3137      6E7400
 3138              	.LASF192:
 3139 0faf 6C6F6E67 		.ascii	"long double\000"
 3139      20646F75 
 3139      626C6500 
 3140              	.LASF175:
 3141 0fbb 75696E74 		.ascii	"uint16_t\000"
 3141      31365F74 
 3141      00
 3142              	.LASF303:
 3143 0fc4 4952516E 		.ascii	"IRQn\000"
 3143      00
 3144              	.LASF247:
 3145 0fc9 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3145      5472436D 
 3145      64477253 
 3145      656C4D73 
 3145      6B00
 3146              	.LASF99:
 3147 0fdb 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3147      735F696E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 123


 3147      74657272 
 3147      75707473 
 3147      5F636D34 
 3148              	.LASF111:
 3149 0ffb 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3149      6D5F315F 
 3149      696E7465 
 3149      72727570 
 3149      74735F33 
 3150              	.LASF138:
 3151 1015 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3151      696E7465 
 3151      72727570 
 3151      74735F36 
 3151      5F495251 
 3152              	.LASF189:
 3153 102b 53544952 		.ascii	"STIR\000"
 3153      00
 3154              	.LASF205:
 3155 1030 64775665 		.ascii	"dwVersion\000"
 3155      7273696F 
 3155      6E00
 3156              	.LASF124:
 3157 103a 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3157      6D5F315F 
 3157      696E7465 
 3157      72727570 
 3157      74735F31 
 3158              	.LASF42:
 3159 1055 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3159      735F696E 
 3159      74657272 
 3159      75707473 
 3159      5F697063 
 3160              	.LASF137:
 3161 1071 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3161      696E7465 
 3161      72727570 
 3161      74735F35 
 3161      5F495251 
 3162              	.LASF190:
 3163 1087 73697A65 		.ascii	"sizetype\000"
 3163      74797065 
 3163      00
 3164              	.LASF295:
 3165 1090 4932435F 		.ascii	"I2C_mstrRdBufIndex\000"
 3165      6D737472 
 3165      52644275 
 3165      66496E64 
 3165      657800
 3166              	.LASF272:
 3167 10a3 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3167      73436D34 
 3167      4E6D6943 
 3167      746C4F66 
 3167      66736574 
 3168              	.LASF179:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 124


 3169 10b8 52455345 		.ascii	"RESERVED0\000"
 3169      52564544 
 3169      3000
 3170              	.LASF254:
 3171 10c2 70657269 		.ascii	"periDiv8CtlOffset\000"
 3171      44697638 
 3171      43746C4F 
 3171      66667365 
 3171      7400
 3172              	.LASF183:
 3173 10d4 52455345 		.ascii	"RESERVED2\000"
 3173      52564544 
 3173      3200
 3174              	.LASF185:
 3175 10de 52455345 		.ascii	"RESERVED3\000"
 3175      52564544 
 3175      3300
 3176              	.LASF187:
 3177 10e8 52455345 		.ascii	"RESERVED4\000"
 3177      52564544 
 3177      3400
 3178              	.LASF188:
 3179 10f2 52455345 		.ascii	"RESERVED5\000"
 3179      52564544 
 3179      3500
 3180              	.LASF22:
 3181 10fc 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3181      5F696E74 
 3181      65727275 
 3181      7074735F 
 3181      6770696F 
 3182              	.LASF34:
 3183 1119 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3183      735F696E 
 3183      74657272 
 3183      7570745F 
 3183      4952516E 
 3184              	.LASF167:
 3185 112e 6C6F6E67 		.ascii	"long int\000"
 3185      20696E74 
 3185      00
 3186              	.LASF91:
 3187 1137 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3187      735F696E 
 3187      74657272 
 3187      75707473 
 3187      5F647731 
 3188              	.LASF203:
 3189 1154 63707573 		.ascii	"cpussVersion\000"
 3189      73566572 
 3189      73696F6E 
 3189      00
 3190              	.LASF288:
 3191 1161 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3191      52784275 
 3191      66666572 
 3191      00
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 125


 3192              	.LASF207:
 3193 116e 6770696F 		.ascii	"gpioVersion\000"
 3193      56657273 
 3193      696F6E00 
 3194              	.LASF1:
 3195 117a 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3195      61736B61 
 3195      626C6549 
 3195      6E745F49 
 3195      52516E00 
 3196              	.LASF128:
 3197 118e 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3197      6D5F315F 
 3197      696E7465 
 3197      72727570 
 3197      74735F32 
 3198              	.LASF206:
 3199 11a9 666C6173 		.ascii	"flashcVersion\000"
 3199      68635665 
 3199      7273696F 
 3199      6E00
 3200              	.LASF228:
 3201 11b7 70726F74 		.ascii	"protBusMasterMask\000"
 3201      4275734D 
 3201      61737465 
 3201      724D6173 
 3201      6B00
 3202              	.LASF197:
 3203 11c9 70726F74 		.ascii	"protBase\000"
 3203      42617365 
 3203      00
 3204              	.LASF57:
 3205 11d2 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3205      365F696E 
 3205      74657272 
 3205      7570745F 
 3205      4952516E 
 3206              	.LASF280:
 3207 11e7 63686172 		.ascii	"char_t\000"
 3207      5F7400
 3208              	.LASF47:
 3209 11ee 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3209      735F696E 
 3209      74657272 
 3209      75707473 
 3209      5F697063 
 3210              	.LASF24:
 3211 120b 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3211      5F696E74 
 3211      65727275 
 3211      7074735F 
 3211      6770696F 
 3212              	.LASF41:
 3213 1228 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3213      735F696E 
 3213      74657272 
 3213      75707473 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 126


 3213      5F697063 
 3214              	.LASF88:
 3215 1244 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3215      735F696E 
 3215      74657272 
 3215      75707473 
 3215      5F647731 
 3216              	.LASF18:
 3217 1261 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3217      5F696E74 
 3217      65727275 
 3217      7074735F 
 3217      6770696F 
 3218              	.LASF267:
 3219 127d 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3219      73436D34 
 3219      50777243 
 3219      746C4F66 
 3219      66736574 
 3220              	.LASF152:
 3221 1292 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3221      5F696E74 
 3221      65727275 
 3221      70745F49 
 3221      52516E00 
 3222              	.LASF53:
 3223 12a6 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3223      325F696E 
 3223      74657272 
 3223      7570745F 
 3223      4952516E 
 3224              	.LASF191:
 3225 12bb 4E564943 		.ascii	"NVIC_Type\000"
 3225      5F547970 
 3225      6500
 3226              	.LASF13:
 3227 12c5 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3227      5F696E74 
 3227      65727275 
 3227      7074735F 
 3227      6770696F 
 3228              	.LASF74:
 3229 12e1 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3229      735F696E 
 3229      74657272 
 3229      75707473 
 3229      5F647730 
 3230              	.LASF224:
 3231 12fe 70617373 		.ascii	"passSarChannels\000"
 3231      53617243 
 3231      68616E6E 
 3231      656C7300 
 3232              	.LASF82:
 3233 130e 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3233      735F696E 
 3233      74657272 
 3233      75707473 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 127


 3233      5F647731 
 3234              	.LASF130:
 3235 132a 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3235      6D5F315F 
 3235      696E7465 
 3235      72727570 
 3235      74735F32 
 3236              	.LASF60:
 3237 1345 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3237      735F696E 
 3237      74657272 
 3237      75707473 
 3237      5F647730 
 3238              	.LASF269:
 3239 1361 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3239      73547269 
 3239      6D526F6D 
 3239      43746C4F 
 3239      66667365 
 3240              	.LASF131:
 3241 1377 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3241      6D5F315F 
 3241      696E7465 
 3241      72727570 
 3241      74735F32 
 3242              	.LASF144:
 3243 1392 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3243      696E7465 
 3243      72727570 
 3243      74735F31 
 3243      325F4952 
 3244              	.LASF9:
 3245 13a9 53797354 		.ascii	"SysTick_IRQn\000"
 3245      69636B5F 
 3245      4952516E 
 3245      00
 3246              	.LASF208:
 3247 13b6 6873696F 		.ascii	"hsiomVersion\000"
 3247      6D566572 
 3247      73696F6E 
 3247      00
 3248              	.LASF77:
 3249 13c3 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3249      735F696E 
 3249      74657272 
 3249      75707473 
 3249      5F647731 
 3250              	.LASF277:
 3251 13df 69706353 		.ascii	"ipcStructSize\000"
 3251      74727563 
 3251      7453697A 
 3251      6500
 3252              	.LASF169:
 3253 13ed 6C6F6E67 		.ascii	"long unsigned int\000"
 3253      20756E73 
 3253      69676E65 
 3253      6420696E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 128


 3253      7400
 3254              	.LASF103:
 3255 13ff 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3255      6D5F305F 
 3255      696E7465 
 3255      72727570 
 3255      74735F33 
 3256              	.LASF273:
 3257 1419 63707573 		.ascii	"cpussRomCtl\000"
 3257      73526F6D 
 3257      43746C00 
 3258              	.LASF64:
 3259 1425 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3259      735F696E 
 3259      74657272 
 3259      75707473 
 3259      5F647730 
 3260              	.LASF176:
 3261 1441 696E7433 		.ascii	"int32_t\000"
 3261      325F7400 
 3262              	.LASF279:
 3263 1449 63795F73 		.ascii	"cy_stc_device_t\000"
 3263      74635F64 
 3263      65766963 
 3263      655F7400 
 3264              	.LASF113:
 3265 1459 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3265      6D5F315F 
 3265      696E7465 
 3265      72727570 
 3265      74735F35 
 3266              	.LASF140:
 3267 1473 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3267      696E7465 
 3267      72727570 
 3267      74735F38 
 3267      5F495251 
 3268              	.LASF196:
 3269 1489 75646242 		.ascii	"udbBase\000"
 3269      61736500 
 3270              	.LASF298:
 3271 1491 4932435F 		.ascii	"I2C_mstrWrBufIndex\000"
 3271      6D737472 
 3271      57724275 
 3271      66496E64 
 3271      657800
 3272              	.LASF266:
 3273 14a4 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3273      73436D30 
 3273      53746174 
 3273      75734F66 
 3273      66736574 
 3274              	.LASF126:
 3275 14b9 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3275      6D5F315F 
 3275      696E7465 
 3275      72727570 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 129


 3275      74735F31 
 3276              	.LASF7:
 3277 14d4 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3277      674D6F6E 
 3277      69746F72 
 3277      5F495251 
 3277      6E00
 3278              	.LASF5:
 3279 14e6 55736167 		.ascii	"UsageFault_IRQn\000"
 3279      65466175 
 3279      6C745F49 
 3279      52516E00 
 3280              	.LASF108:
 3281 14f6 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3281      6D5F315F 
 3281      696E7465 
 3281      72727570 
 3281      74735F30 
 3282              	.LASF135:
 3283 1510 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3283      696E7465 
 3283      72727570 
 3283      74735F33 
 3283      5F495251 
 3284              	.LASF162:
 3285 1526 756E7369 		.ascii	"unsigned char\000"
 3285      676E6564 
 3285      20636861 
 3285      7200
 3286              	.LASF168:
 3287 1534 5F5F7569 		.ascii	"__uint32_t\000"
 3287      6E743332 
 3287      5F7400
 3288              	.LASF278:
 3289 153f 6970634C 		.ascii	"ipcLockStatusOffset\000"
 3289      6F636B53 
 3289      74617475 
 3289      734F6666 
 3289      73657400 
 3290              	.LASF121:
 3291 1553 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3291      6D5F315F 
 3291      696E7465 
 3291      72727570 
 3291      74735F31 
 3292              	.LASF39:
 3293 156e 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3293      735F696E 
 3293      74657272 
 3293      75707473 
 3293      5F697063 
 3294              	.LASF234:
 3295 158a 666C6173 		.ascii	"flashEraseDelay\000"
 3295      68457261 
 3295      73654465 
 3295      6C617900 
 3296              	.LASF65:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 130


 3297 159a 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3297      735F696E 
 3297      74657272 
 3297      75707473 
 3297      5F647730 
 3298              	.LASF240:
 3299 15b6 64774368 		.ascii	"dwChOffset\000"
 3299      4F666673 
 3299      657400
 3300              	.LASF180:
 3301 15c1 49434552 		.ascii	"ICER\000"
 3301      00
 3302              	.LASF186:
 3303 15c6 49414252 		.ascii	"IABR\000"
 3303      00
 3304              	.LASF26:
 3305 15cb 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3305      5F696E74 
 3305      65727275 
 3305      70745F76 
 3305      64645F49 
 3306              	.LASF161:
 3307 15e3 5F5F7569 		.ascii	"__uint8_t\000"
 3307      6E74385F 
 3307      7400
 3308              	.LASF49:
 3309 15ed 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3309      735F696E 
 3309      74657272 
 3309      75707473 
 3309      5F697063 
 3310              	.LASF0:
 3311 160a 52657365 		.ascii	"Reset_IRQn\000"
 3311      745F4952 
 3311      516E00
 3312              	.LASF230:
 3313 1615 666C6173 		.ascii	"flashRwwRequired\000"
 3313      68527777 
 3313      52657175 
 3313      69726564 
 3313      00
 3314              	.LASF259:
 3315 1626 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3315      50727443 
 3315      66674F66 
 3315      66736574 
 3315      00
 3316              	.LASF225:
 3317 1637 65704D6F 		.ascii	"epMonitorNr\000"
 3317      6E69746F 
 3317      724E7200 
 3318              	.LASF68:
 3319 1643 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3319      735F696E 
 3319      74657272 
 3319      75707473 
 3319      5F647730 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 131


 3320              	.LASF2:
 3321 165f 48617264 		.ascii	"HardFault_IRQn\000"
 3321      4661756C 
 3321      745F4952 
 3321      516E00
 3322              	.LASF159:
 3323 166e 7369676E 		.ascii	"signed char\000"
 3323      65642063 
 3323      68617200 
 3324              	.LASF148:
 3325 167a 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3325      5F696E74 
 3325      65727275 
 3325      70745F73 
 3325      61725F49 
 3326              	.LASF132:
 3327 1692 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3327      696E7465 
 3327      72727570 
 3327      74735F30 
 3327      5F495251 
 3328              	.LASF213:
 3329 16a8 63707573 		.ascii	"cpussIpcIrqNr\000"
 3329      73497063 
 3329      4972714E 
 3329      7200
 3330              	.LASF243:
 3331 16b6 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3331      43746C50 
 3331      7265656D 
 3331      70746162 
 3331      6C65506F 
 3332              	.LASF118:
 3333 16cc 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3333      6D5F315F 
 3333      696E7465 
 3333      72727570 
 3333      74735F31 
 3334              	.LASF15:
 3335 16e7 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3335      5F696E74 
 3335      65727275 
 3335      7074735F 
 3335      6770696F 
 3336              	.LASF44:
 3337 1703 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3337      735F696E 
 3337      74657272 
 3337      75707473 
 3337      5F697063 
 3338              	.LASF182:
 3339 171f 49535052 		.ascii	"ISPR\000"
 3339      00
 3340              	.LASF210:
 3341 1724 70657269 		.ascii	"periVersion\000"
 3341      56657273 
 3341      696F6E00 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 132


 3342              	.LASF93:
 3343 1730 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3343      735F696E 
 3343      74657272 
 3343      75707473 
 3343      5F666175 
 3344              	.LASF284:
 3345 174e 75696E74 		.ascii	"uint8\000"
 3345      3800
 3346              	.LASF283:
 3347 1754 646F7562 		.ascii	"double\000"
 3347      6C6500
 3348              	.LASF200:
 3349 175b 70617373 		.ascii	"passBase\000"
 3349      42617365 
 3349      00
 3350              	.LASF237:
 3351 1764 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3351      6843746C 
 3351      4D61696E 
 3351      57733246 
 3351      72657100 
 3352              	.LASF10:
 3353 1778 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3353      5F696E74 
 3353      65727275 
 3353      7074735F 
 3353      6770696F 
 3354              	.LASF292:
 3355 1794 4932435F 		.ascii	"I2C_mstrControl\000"
 3355      6D737472 
 3355      436F6E74 
 3355      726F6C00 
 3356              	.LASF71:
 3357 17a4 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3357      735F696E 
 3357      74657272 
 3357      75707473 
 3357      5F647730 
 3358              	.LASF239:
 3359 17c1 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3359      6843746C 
 3359      4D61696E 
 3359      57733446 
 3359      72657100 
 3360              	.LASF79:
 3361 17d5 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3361      735F696E 
 3361      74657272 
 3361      75707473 
 3361      5F647731 
 3362              	.LASF105:
 3363 17f1 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3363      6D5F305F 
 3363      696E7465 
 3363      72727570 
 3363      74735F35 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccxHCgco.s 			page 133


 3364              	.LASF94:
 3365 180b 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3365      735F696E 
 3365      74657272 
 3365      7570745F 
 3365      63727970 
 3366              	.LASF100:
 3367 1827 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3367      6D5F305F 
 3367      696E7465 
 3367      72727570 
 3367      74735F30 
 3368              	.LASF209:
 3369 1841 69706356 		.ascii	"ipcVersion\000"
 3369      65727369 
 3369      6F6E00
 3370              	.LASF38:
 3371 184c 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3371      735F696E 
 3371      74657272 
 3371      75707473 
 3371      5F697063 
 3372              	.LASF58:
 3373 1868 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3373      375F696E 
 3373      74657272 
 3373      7570745F 
 3373      4952516E 
 3374              	.LASF98:
 3375 187d 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3375      735F696E 
 3375      74657272 
 3375      75707473 
 3375      5F636D34 
 3376              	.LASF291:
 3377 189d 4932435F 		.ascii	"I2C_mstrStatus\000"
 3377      6D737472 
 3377      53746174 
 3377      757300
 3378              	.LASF110:
 3379 18ac 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3379      6D5F315F 
 3379      696E7465 
 3379      72727570 
 3379      74735F32 
 3380              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
