Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 19:56:56 2020
| Host         : LAPTOP-M9JJG3M0 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -logic_level_distribution -file opt_report_design_analysis_0.rpt
| Design       : Top_Student
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Logic Level Distribution

1. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+----+----+-----+----+----+----+----+----+----+
| End Point Clock | Requirement |  1 |  2  |  3  |  4 |  5 |  6  |  7 |  8 |  9 | 10 | 11 | 13 |
+-----------------+-------------+----+-----+-----+----+----+-----+----+----+----+----+----+----+
| sys_clk_pin     | 10.000ns    | 78 | 176 | 268 | 64 | 58 | 131 | 94 | 75 | 16 | 16 |  8 | 16 |
+-----------------+-------------+----+-----+-----+----+----+-----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


