{:input (genetic.crossover/dumb-crossover 1571485065 (genetic.mutation/change-constant-value 1222056063 (genetic.mutation/change-constant-value 1801051508 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))))) (genetic.mutation/change-constant-value 803057063 (genetic.mutation/change-constant-value 1801051508 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_3, \\wire4_:missing , \\wire:missing_edge );\n  wire \\:missing_edge ;\n  input wire0_3;\n  wire wire0_3;\n  wire wire1_10;\n  wire wire1_2;\n  wire wire1_9;\n  wire \\wire2_:missing ;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  wire wire7;\n  wire wire8;\n  wire \\wire:missing_1 ;\n  wire \\wire:missing_3 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire2_:missing  = 2'h1 >> wire1_2;\n  assign \\wire:missing_1  = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire1_10;\n  assign \\wire:missing_edge  = wire1_9;\n  assign \\wire:missing_3  = wire0_3;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:3.1-27.10\" *)\nmodule postsynth(wire0_3, \\wire4_:missing , \\wire:missing_edge );\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:5.9-5.16\" *)\n  input wire0_3;\n  wire wire0_3;\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:7.8-7.16\" *)\n  wire wire1_10;\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:9.8-9.15\" *)\n  wire wire1_9;\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:11.9-11.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:13.8-13.13\" *)\n  wire wire7;\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:14.8-14.13\" *)\n  wire wire8;\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:15.8-15.23\" *)\n  wire \\wire:missing_1 ;\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:16.8-16.23\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_3 ;\n  (* src = \"/tmp/fuzzmount6020635C/5A6E4385.v:17.10-17.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_10 = 1'hx;\n  assign wire1_9 = 1'hx;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign \\wire:missing_1  = 1'h0;\n  assign \\wire:missing_3  = wire0_3;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f/src/top.v'.\nSBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] Copy '/tmp/fuzzmount6020635C/5A6E4385.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f/src/5A6E4385.v'.\nSBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] Copy '/tmp/fuzzmount6020635C/5A6E4385.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f/src/5A6E4385.post.v'.\nSBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] engine_0: abc pdr\nSBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] base: /tmp/fuzzmount6020635C/top.v:10: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] base: Warning: Wire presynth.\\wire:missing_edge is used but has no driver.\nSBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 13:08:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 13:08:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] base: finished (returncode=0)\nSBY 13:08:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:08:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] aig: Warning: Wire presynth.\\wire:missing_edge is used but has no driver.\nSBY 13:08:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 13:08:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 13:08:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] aig: finished (returncode=0)\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] engine_0: Warning: The network has no constraints.\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] engine_0: finished (returncode=0)\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] engine_0: Status returned by engine: FAIL\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f'.\nSBY 13:08:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4awvql5f] DONE (FAIL, rc=2)\n", :err ""}}}