Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun  1 21:12:58 2024
| Host         : LAPTOP-875KIHE8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SRAM_control_sets_placed.rpt
| Design       : SRAM
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           19 |
| Yes          | No                    | No                     |              33 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------+---------------------+------------------+----------------+--------------+
|                Clock Signal               |         Enable Signal         |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-------------------------------+---------------------+------------------+----------------+--------------+
|  Bounce1/next_state_reg/G0                |                               |                     |                1 |              1 |         1.00 |
|  FreqDiv2/clk_bounce                      |                               |                     |                1 |              1 |         1.00 |
|  FreqDiv2/clk_bounce                      | Bounce1/sig_buf_0             |                     |                1 |              1 |         1.00 |
|  FreqDiv1/CLK                             |                               |                     |                1 |              2 |         2.00 |
|  FSM_sequential_next_state_reg[1]_i_2_n_0 |                               |                     |                1 |              2 |         2.00 |
|  sys_clk_in_IBUF_BUFG                     |                               |                     |                2 |              6 |         3.00 |
|  FreqDiv1/CLK                             |                               | Bounce1/SR[0]       |                3 |             11 |         3.67 |
|  sys_clk_in_IBUF_BUFG                     | signal_posedge1/sig_buf_reg_0 | Bounce1/sig_buf_reg |                5 |             16 |         3.20 |
|  sys_clk_in_IBUF_BUFG                     | sram_rd_addr                  |                     |                5 |             16 |         3.20 |
|  sys_clk_in_IBUF_BUFG                     | sram_wr_data                  |                     |                4 |             16 |         4.00 |
|  sys_clk_in_IBUF_BUFG                     |                               | FreqDiv1/clk_out    |                8 |             26 |         3.25 |
|  sys_clk_in_IBUF_BUFG                     |                               | FreqDiv2/clk_out    |                8 |             26 |         3.25 |
+-------------------------------------------+-------------------------------+---------------------+------------------+----------------+--------------+


