#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec  7 14:32:11 2024
# Process ID: 2860
# Current directory: /home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/vivado.jou
# Running On        :eecs-digital-18
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :800.145 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40832 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2885
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.613 ; gain = 404.711 ; free physical = 27571 ; free virtual = 37535
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'osc_samples' is used before its declaration [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:139]
WARNING: [Synth 8-9661] initial value of parameter 'NUM_OSCILLATORS' is omitted [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/wave_loader.sv:11]
WARNING: [Synth 8-9661] initial value of parameter 'SAMPLE_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/wave_loader.sv:12]
WARNING: [Synth 8-9661] initial value of parameter 'BRAM_DEPTH' is omitted [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/wave_loader.sv:13]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/wave_loader.sv:14]
WARNING: [Synth 8-9661] initial value of parameter 'MMEM_MAX_DEPTH' is omitted [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/wave_loader.sv:15]
WARNING: [Synth 8-9661] initial value of parameter 'WW_WIDTH' is omitted [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/oscillator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'oscillator' [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/oscillator.sv:4]
	Parameter WW_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (0#1) [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/oscillator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ui_handler' [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/ui_handler.sv:4]
	Parameter WW_WIDTH bound to: 18 - type: integer 
	Parameter WS_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ui_handler' (0#1) [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/ui_handler.sv:4]
INFO: [Synth 8-6157] synthesizing module 'wave_loader' [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/wave_loader.sv:10]
	Parameter NUM_OSCILLATORS bound to: 1 - type: integer 
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 262141 - type: integer 
	Parameter WW_WIDTH bound to: 18 - type: integer 
	Parameter MMEM_MAX_DEPTH bound to: 1000000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 262141 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 262141 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: track.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'track.mem' is read successfully [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'wave_loader' (0#1) [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/wave_loader.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element prev_pot_in_reg was removed.  [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/ui_handler.sv:25]
WARNING: [Synth 8-3848] Net pmodb in module/entity wave_loader does not have driver. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/wave_loader.sv:38]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:7]
WARNING: [Synth 8-3848] Net uart_txd in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:10]
WARNING: [Synth 8-3848] Net i2s_bclk in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:12]
WARNING: [Synth 8-3848] Net i2s_sd in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:13]
WARNING: [Synth 8-3848] Net i2s_ws in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:14]
WARNING: [Synth 8-3848] Net viz_index in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:154]
WARNING: [Synth 8-3848] Net debug_index in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/hdl/top_level.sv:157]
WARNING: [Synth 8-7129] Port pmodb[7] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[6] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[5] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[4] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[3] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[2] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[1] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[0] in module wave_loader is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_txd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2s_bclk in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2s_sd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2s_ws in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port midi_rx in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2574.980 ; gain = 829.078 ; free physical = 27097 ; free virtual = 37072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2574.980 ; gain = 829.078 ; free physical = 27097 ; free virtual = 37072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2574.980 ; gain = 829.078 ; free physical = 27097 ; free virtual = 37072
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2574.980 ; gain = 0.000 ; free physical = 27097 ; free virtual = 37072
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27097 ; free virtual = 37085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27097 ; free virtual = 37085
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27065 ; free virtual = 37054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27065 ; free virtual = 37054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27065 ; free virtual = 37054
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27080 ; free virtual = 37079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                1 Bit    Registers := 3     
+---RAMs : 
	            4095K Bit	(262141 X 16 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_txd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2s_bclk in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2s_sd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2s_ws in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port midi_rx in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element memio/osc_gen[0].oscillator_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/main_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/visual_select_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/debug_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memio/debug_ram/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_0__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_a_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/osc_gen[0].oscillator_ram/BRAM_reg_mux_sel_b_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_0__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/main_ram/BRAM_reg_mux_sel_a_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_0__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__0) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__1) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__2) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__3) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__4) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__5) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__7) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__8) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__9) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__10) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__11) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__12) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__13) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__14) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_a_pos_1__30) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__15) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__16) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__17) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__18) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__19) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__20) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__21) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__22) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__23) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__24) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__25) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__26) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__27) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__28) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__29) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (memio/visual_select_ram/BRAM_reg_mux_sel_b_pos_1__30) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27064 ; free virtual = 37101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    28|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27061 ; free virtual = 37105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2663.023 ; gain = 829.078 ; free physical = 27060 ; free virtual = 37104
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2663.023 ; gain = 917.121 ; free physical = 27060 ; free virtual = 37104
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27060 ; free virtual = 37104
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/xdc/top_level.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/xdc/top_level.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/475c5764323c47338f1a988819d3a84e/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27359 ; free virtual = 37404
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ef951844
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 297 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2663.023 ; gain = 1239.160 ; free physical = 27359 ; free virtual = 37403
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2401.503; main = 2114.114; forked = 444.588
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3664.508; main = 2631.012; forked = 1033.496
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-72] No paths found.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37405

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37405

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Phase 1 Initialization | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Phase 2 Timer Update And Timing Data Collection | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Retarget | Checksum: 280a6323e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Constant propagation | Checksum: 280a6323e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Sweep | Checksum: 280a6323e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
BUFG optimization | Checksum: 280a6323e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Shift Register Optimization | Checksum: 280a6323e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Post Processing Netlist | Checksum: 280a6323e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 280a6323e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Phase 9.2 Verifying Netlist Connectivity | Checksum: 280a6323e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Phase 9 Finalization | Checksum: 280a6323e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 280a6323e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
Ending Netlist Obfuscation Task | Checksum: 280a6323e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27345 ; free virtual = 37406
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27344 ; free virtual = 37406
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1911119fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27344 ; free virtual = 37406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27344 ; free virtual = 37406

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18bed3be7

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27343 ; free virtual = 37407

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 250d6f139

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27343 ; free virtual = 37408

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 250d6f139

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27343 ; free virtual = 37409
Phase 1 Placer Initialization | Checksum: 250d6f139

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27343 ; free virtual = 37410

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27343 ; free virtual = 37410

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27343 ; free virtual = 37410
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 18bed3be7

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2663.023 ; gain = 0.000 ; free physical = 27343 ; free virtual = 37410
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Vivado 12-975] No timing paths matched 'get_timing_paths -max_paths 1 -nworst 1 -setup'.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 14:32:39 2024...
