Timing Report Max Delay Analysis

SmartTime Version v9.0
Actel Corporation - Actel Designer Software Release v9.0 (Version 9.0.0.15)
Copyright (c) 1989-2010
Date: Tue Oct 26 23:52:42 2010


Design: main
Family: IGLOO
Die: AGLN125V5Z
Package: 100 VQFP
Temperature: COM
Voltage: COM
Speed Grade: STD
Design State: Post-Layout
Data source: Advanced
Min Operating Condition: BEST
Max Operating Condition: WORST
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               osc48m
Period (ns):                5.000
Frequency (MHz):            200.000
Required Period (ns):       20.833
Required Frequency (MHz):   48.001
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      6.242
Max Clock-To-Out (ns):      9.878

Clock Domain:               pld_ctr[2]
Period (ns):                5.000
Frequency (MHz):            200.000
Required Period (ns):       20.833
Required Frequency (MHz):   48.001
External Setup (ns):        3.428
External Hold (ns):         0.351
Min Clock-To-Out (ns):      5.560
Max Clock-To-Out (ns):      15.036

Clock Domain:               u0/osc48m_out:Q
Period (ns):                24.903
Frequency (MHz):            40.156
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u0/u0/Core:GLC
Period (ns):                8.711
Frequency (MHz):            114.797
Required Period (ns):       10.416
Required Frequency (MHz):   96.006
External Setup (ns):        1.467
External Hold (ns):         0.948
Min Clock-To-Out (ns):      7.969
Max Clock-To-Out (ns):      16.439

Clock Domain:               u2/u1/next_state:Q
Period (ns):                6.572
Frequency (MHz):            152.161
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        1.800
External Hold (ns):         0.959
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u2/u2/read_clk:Q
Period (ns):                6.664
Frequency (MHz):            150.060
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u0/u0/Core:GLB
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       124.998
Required Frequency (MHz):   8.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               u0/u0/Core:GLA
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       166.664
Required Frequency (MHz):   6.000
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Min Delay (ns):             4.201
Max Delay (ns):             10.071

END SUMMARY
-----------------------------------------------------

Clock Domain osc48m

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin osc48m_pad/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        u0/u0/Core:CLKA
  To:                          mcu_osc
  Delay (ns):                  7.780
  Slack (ns):
  Arrival (ns):                9.878
  Required (ns):
  Clock to Out (ns):           9.878

Path 2
  From:                        u0/u0/Core:CLKA
  To:                          usb_osc
  Delay (ns):                  7.299
  Slack (ns):
  Arrival (ns):                9.397
  Required (ns):
  Clock to Out (ns):           9.397


Expanded Path 1
  From: u0/u0/Core:CLKA
  To: mcu_osc
  data required time                             N/C
  data arrival time                          -   9.878
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        osc48m
               +     0.000          Clock source
  0.000                        osc48m (r)
               +     0.000          net: osc48m
  0.000                        osc48m_pad/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        osc48m_pad/U0/U0:Y (r)
               +     0.000          net: osc48m_pad/U0/NET1
  1.189                        osc48m_pad/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        osc48m_pad/U0/U1:Y (r)
               +     0.721          net: osc48m_c
  2.098                        u0/u0/Core:CLKA (r)
               +     3.921          cell: ADLIB:PLL
  6.019                        u0/u0/Core:GLB (r)
               +     0.734          net: mcu_osc_c
  6.753                        mcu_osc_pad/U0/U1:D (r)
               +     0.885          cell: ADLIB:IOTRI_OB_EB
  7.638                        mcu_osc_pad/U0/U1:DOUT (r)
               +     0.000          net: mcu_osc_pad/U0/NET1
  7.638                        mcu_osc_pad/U0/U0:D (r)
               +     2.240          cell: ADLIB:IOPAD_TRI
  9.878                        mcu_osc_pad/U0/U0:PAD (r)
               +     0.000          net: mcu_osc
  9.878                        mcu_osc (r)
                                    
  9.878                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          osc48m
               +     0.000          Clock source
  N/C                          osc48m (r)
                                    
  N/C                          mcu_osc (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain pld_ctr[2]

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin pld_ctr_pad[2]/U0/U0:PAD

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        pld_ctr[0]
  To:                          mode[0]:D
  Delay (ns):                  4.383
  Slack (ns):
  Arrival (ns):                4.383
  Required (ns):
  Setup (ns):                  0.784
  External Setup (ns):         3.428

Path 2
  From:                        pld_ctr[1]
  To:                          mode[1]:D
  Delay (ns):                  1.647
  Slack (ns):
  Arrival (ns):                1.647
  Required (ns):
  Setup (ns):                  0.836
  External Setup (ns):         0.744


Expanded Path 1
  From: pld_ctr[0]
  To: mode[0]:D
  data required time                             N/C
  data arrival time                          -   4.383
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_ctr[0] (r)
               +     0.000          net: pld_ctr[0]
  0.000                        pld_ctr_pad[0]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        pld_ctr_pad[0]/U0/U0:Y (r)
               +     0.000          net: pld_ctr_pad[0]/U0/NET1
  1.189                        pld_ctr_pad[0]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        pld_ctr_pad[0]/U0/U1:Y (r)
               +     1.178          net: pld_ctr_c[0]_CLKINT_DRIVER
  2.555                        pld_ctr_pad[0]_CLKINT:A (r)
               +     1.197          cell: ADLIB:CLKINT
  3.752                        pld_ctr_pad[0]_CLKINT:Y (r)
               +     0.631          net: pld_ctr_c[0]
  4.383                        mode[0]:D (r)
                                    
  4.383                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pld_ctr[2]
               +     0.000          Clock source
  N/C                          pld_ctr[2] (r)
               +     0.000          net: pld_ctr[2]
  N/C                          pld_ctr_pad[2]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  N/C                          pld_ctr_pad[2]/U0/U0:Y (r)
               +     0.000          net: pld_ctr_pad[2]/U0/NET1
  N/C                          pld_ctr_pad[2]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  N/C                          pld_ctr_pad[2]/U0/U1:Y (r)
               +     0.362          net: pld_ctr_c[2]
  N/C                          mode[0]:CLK (r)
               -     0.784          Library setup time: ADLIB:DFN1
  N/C                          mode[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        mode[1]:CLK
  To:                          mote_tdi
  Delay (ns):                  13.297
  Slack (ns):
  Arrival (ns):                15.036
  Required (ns):
  Clock to Out (ns):           15.036

Path 2
  From:                        mode[1]:CLK
  To:                          mote_tck
  Delay (ns):                  12.590
  Slack (ns):
  Arrival (ns):                14.329
  Required (ns):
  Clock to Out (ns):           14.329

Path 3
  From:                        mode[1]:CLK
  To:                          mote_tms
  Delay (ns):                  12.243
  Slack (ns):
  Arrival (ns):                13.982
  Required (ns):
  Clock to Out (ns):           13.982

Path 4
  From:                        mode[0]:CLK
  To:                          mote_tdi
  Delay (ns):                  11.797
  Slack (ns):
  Arrival (ns):                13.536
  Required (ns):
  Clock to Out (ns):           13.536

Path 5
  From:                        mode[1]:CLK
  To:                          pld_data[10]
  Delay (ns):                  11.646
  Slack (ns):
  Arrival (ns):                13.385
  Required (ns):
  Clock to Out (ns):           13.385


Expanded Path 1
  From: mode[1]:CLK
  To: mote_tdi
  data required time                             N/C
  data arrival time                          -   15.036
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_ctr[2]
               +     0.000          Clock source
  0.000                        pld_ctr[2] (r)
               +     0.000          net: pld_ctr[2]
  0.000                        pld_ctr_pad[2]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        pld_ctr_pad[2]/U0/U0:Y (r)
               +     0.000          net: pld_ctr_pad[2]/U0/NET1
  1.189                        pld_ctr_pad[2]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        pld_ctr_pad[2]/U0/U1:Y (r)
               +     0.362          net: pld_ctr_c[2]
  1.739                        mode[1]:CLK (r)
               +     0.617          cell: ADLIB:DFN1
  2.356                        mode[1]:Q (r)
               +     5.754          net: mode[1]
  8.110                        mote_tdi_pad_RNO_0:S (r)
               +     0.751          cell: ADLIB:MX2C
  8.861                        mote_tdi_pad_RNO_0:Y (r)
               +     0.248          net: mote_tdi_iv_i_s_0
  9.109                        mote_tdi_pad_RNO:A (r)
               +     0.616          cell: ADLIB:OR2A
  9.725                        mote_tdi_pad_RNO:Y (f)
               +     2.006          net: N_22_c
  11.731                       mote_tdi_pad/U0/U1:D (f)
               +     0.916          cell: ADLIB:IOTRI_OB_EB
  12.647                       mote_tdi_pad/U0/U1:DOUT (f)
               +     0.000          net: mote_tdi_pad/U0/NET1
  12.647                       mote_tdi_pad/U0/U0:D (f)
               +     2.389          cell: ADLIB:IOPAD_TRI
  15.036                       mote_tdi_pad/U0/U0:PAD (f)
               +     0.000          net: mote_tdi
  15.036                       mote_tdi (f)
                                    
  15.036                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pld_ctr[2]
               +     0.000          Clock source
  N/C                          pld_ctr[2] (r)
                                    
  N/C                          mote_tdi (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/osc48m_out:Q

SET Register to Register

Path 1
  From:                        u2/u2/max[3]/U1:CLK
  To:                          u2/u2/mid[9]/U1:D
  Delay (ns):                  24.143
  Slack (ns):
  Arrival (ns):                26.450
  Required (ns):
  Setup (ns):                  0.808
  Minimum Period (ns):         24.903

Path 2
  From:                        u2/u2/min[0]/U1:CLK
  To:                          u2/u2/mid[9]/U1:D
  Delay (ns):                  23.798
  Slack (ns):
  Arrival (ns):                26.115
  Required (ns):
  Setup (ns):                  0.808
  Minimum Period (ns):         24.568

Path 3
  From:                        u2/u2/min[5]/U1:CLK
  To:                          u2/u2/mid[9]/U1:D
  Delay (ns):                  23.672
  Slack (ns):
  Arrival (ns):                26.027
  Required (ns):
  Setup (ns):                  0.808
  Minimum Period (ns):         24.480

Path 4
  From:                        u2/u2/max[0]/U1:CLK
  To:                          u2/u2/mid[9]/U1:D
  Delay (ns):                  23.483
  Slack (ns):
  Arrival (ns):                25.819
  Required (ns):
  Setup (ns):                  0.808
  Minimum Period (ns):         24.272

Path 5
  From:                        u2/u2/max[3]/U1:CLK
  To:                          u2/u2/mid[8]/U1:D
  Delay (ns):                  23.506
  Slack (ns):
  Arrival (ns):                25.813
  Required (ns):
  Setup (ns):                  0.757
  Minimum Period (ns):         24.215


Expanded Path 1
  From: u2/u2/max[3]/U1:CLK
  To: u2/u2/mid[9]/U1:D
  data required time                             N/C
  data arrival time                          -   26.450
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/osc48m_out:Q
               +     0.000          Clock source
  0.000                        u0/osc48m_out:Q (r)
               +     0.382          net: u0/mem_clk_i
  0.382                        u0/osc48m_out_RNIQM56:A (r)
               +     1.197          cell: ADLIB:CLKINT
  1.579                        u0/osc48m_out_RNIQM56:Y (r)
               +     0.728          net: mem_clk
  2.307                        u2/u2/max[3]/U1:CLK (r)
               +     0.886          cell: ADLIB:DFN1P1
  3.193                        u2/u2/max[3]/U1:Q (f)
               +     3.820          net: u2/u2/max[3]
  7.013                        u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I13_CO1:A (f)
               +     0.856          cell: ADLIB:NOR2A
  7.869                        u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I13_CO1:Y (f)
               +     0.292          net: u2/u2/N126
  8.161                        u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I24_Y:A (f)
               +     1.227          cell: ADLIB:AO13
  9.388                        u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I24_Y:Y (f)
               +     0.295          net: u2/u2/N168
  9.683                        u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I32_Y_1:A (f)
               +     1.356          cell: ADLIB:AOI1B
  11.039                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I32_Y_1:Y (r)
               +     0.288          net: u2/u2/SUB_10x10_medium_area_I32_Y_1
  11.327                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I32_Y:C (r)
               +     0.921          cell: ADLIB:AO1B
  12.248                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I32_Y:Y (f)
               +     1.497          net: u2/u2/N162
  13.745                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I47_Y:A (f)
               +     0.939          cell: ADLIB:AO18
  14.684                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I47_Y:Y (r)
               +     0.248          net: u2/u2/N176_i
  14.932                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I59_Y_0:A (r)
               +     0.689          cell: ADLIB:XNOR2
  15.621                       u2/u2/un3_mid_0_0_SUB_10x10_medium_area_I59_Y_0:Y (r)
               +     1.757          net: u2/u2/un3_mid[8]
  17.378                       u2/u2/un2_mid_ADD_10x10_medium_area_I7_S_0:A (r)
               +     1.017          cell: ADLIB:XOR2
  18.395                       u2/u2/un2_mid_ADD_10x10_medium_area_I7_S_0:Y (r)
               +     0.326          net: u2/u2/N148
  18.721                       u2/u2/un2_mid_ADD_10x10_medium_area_I10_Y:A (r)
               +     0.613          cell: ADLIB:NOR2B
  19.334                       u2/u2/un2_mid_ADD_10x10_medium_area_I10_Y:Y (r)
               +     2.157          net: u2/u2/N158
  21.491                       u2/u2/un2_mid_ADD_10x10_medium_area_I19_Y_1:B (r)
               +     1.333          cell: ADLIB:AOI1B
  22.824                       u2/u2/un2_mid_ADD_10x10_medium_area_I19_Y_1:Y (f)
               +     0.283          net: u2/u2/ADD_10x10_medium_area_I19_Y_1
  23.107                       u2/u2/un2_mid_ADD_10x10_medium_area_I27_un1_Y:A (f)
               +     0.669          cell: ADLIB:AO1B
  23.776                       u2/u2/un2_mid_ADD_10x10_medium_area_I27_un1_Y:Y (f)
               +     0.221          net: u2/u2/I27_un1_Y
  23.997                       u2/u2/un2_mid_ADD_10x10_medium_area_I39_Y_0:A (f)
               +     1.313          cell: ADLIB:AX1E
  25.310                       u2/u2/un2_mid_ADD_10x10_medium_area_I39_Y_0:Y (f)
               +     0.221          net: u2/u2/un2_mid[9]
  25.531                       u2/u2/mid[9]/U0:B (f)
               +     0.695          cell: ADLIB:MX2
  26.226                       u2/u2/mid[9]/U0:Y (f)
               +     0.224          net: u2/u2/mid[9]/Y
  26.450                       u2/u2/mid[9]/U1:D (f)
                                    
  26.450                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u0/osc48m_out:Q
               +     0.000          Clock source
  N/C                          u0/osc48m_out:Q (r)
               +     0.382          net: u0/mem_clk_i
  N/C                          u0/osc48m_out_RNIQM56:A (r)
               +     1.197          cell: ADLIB:CLKINT
  N/C                          u0/osc48m_out_RNIQM56:Y (r)
               +     0.776          net: mem_clk
  N/C                          u2/u2/mid[9]/U1:CLK (r)
               -     0.808          Library setup time: ADLIB:DFN1C1
  N/C                          u2/u2/mid[9]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/u0/Core:GLC

SET Register to Register

Path 1
  From:                        u1/u0/bit_count[2]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  8.001
  Slack (ns):                  1.705
  Arrival (ns):                14.744
  Required (ns):               16.449
  Setup (ns):                  0.808
  Minimum Period (ns):         8.711

Path 2
  From:                        u1/u0/next_state[8]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  7.808
  Slack (ns):                  1.855
  Arrival (ns):                14.594
  Required (ns):               16.449
  Setup (ns):                  0.808
  Minimum Period (ns):         8.561

Path 3
  From:                        u1/u0/next_state[10]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  7.739
  Slack (ns):                  1.919
  Arrival (ns):                14.581
  Required (ns):               16.500
  Setup (ns):                  0.757
  Minimum Period (ns):         8.497

Path 4
  From:                        u1/u0/bit_count[0]:CLK
  To:                          u1/u0/tms:D
  Delay (ns):                  7.628
  Slack (ns):                  2.042
  Arrival (ns):                14.407
  Required (ns):               16.449
  Setup (ns):                  0.808
  Minimum Period (ns):         8.374

Path 5
  From:                        search_result_reg[15]:CLK
  To:                          pc_poll_rx:D
  Delay (ns):                  7.640
  Slack (ns):                  2.056
  Arrival (ns):                14.386
  Required (ns):               16.442
  Setup (ns):                  0.757
  Minimum Period (ns):         8.360


Expanded Path 1
  From: u1/u0/bit_count[2]:CLK
  To: u1/u0/tms:D
  data required time                             16.449
  data arrival time                          -   14.744
  slack                                          1.705
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/u0/Core:GLC
               +     0.000          Clock source
  0.000                        u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  6.019
               +     0.724          net: main_clk
  6.743                        u1/u0/bit_count[2]:CLK (r)
               +     0.886          cell: ADLIB:DFN1E1
  7.629                        u1/u0/bit_count[2]:Q (f)
               +     0.596          net: u1/u0/bit_count[2]
  8.225                        u1/u0/bit_count_RNIF2Q6[1]:C (f)
               +     1.015          cell: ADLIB:NOR3
  9.240                        u1/u0/bit_count_RNIF2Q6[1]:Y (r)
               +     1.263          net: u1/u0/N_336
  10.503                       u1/u0/tms_RNO_6:A (r)
               +     1.003          cell: ADLIB:NOR3B
  11.506                       u1/u0/tms_RNO_6:Y (r)
               +     0.288          net: u1/u0/N_330
  11.794                       u1/u0/tms_RNO_3:C (r)
               +     0.929          cell: ADLIB:AO1D
  12.723                       u1/u0/tms_RNO_3:Y (r)
               +     0.273          net: u1/u0/un1_tms_1_sqmuxa_2_0_0
  12.996                       u1/u0/tms_RNO_0:C (r)
               +     0.595          cell: ADLIB:OA1B
  13.591                       u1/u0/tms_RNO_0:Y (f)
               +     0.245          net: u1/u0/un1_tms_1_sqmuxa_2
  13.836                       u1/u0/tms_RNO:A (f)
               +     0.660          cell: ADLIB:MX2
  14.496                       u1/u0/tms_RNO:Y (f)
               +     0.248          net: u1/u0/tms_RNO
  14.744                       u1/u0/tms:D (f)
                                    
  14.744                       data arrival time
  ________________________________________________________
  Data required time calculation
  10.416                       u0/u0/Core:GLC
               +     0.000          Clock source
  10.416                       u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  16.435
               +     0.822          net: main_clk
  17.257                       u1/u0/tms:CLK (r)
               -     0.808          Library setup time: ADLIB:DFN1P1
  16.449                       u1/u0/tms:D
                                    
  16.449                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        mote_tdo
  To:                          u1/u0/data_out[7]/U1:D
  Delay (ns):                  7.521
  Slack (ns):
  Arrival (ns):                7.521
  Required (ns):
  Setup (ns):                  0.757
  External Setup (ns):         1.467

Path 2
  From:                        mote_tdo
  To:                          u1/u0/data_out[0]/U1:D
  Delay (ns):                  6.892
  Slack (ns):
  Arrival (ns):                6.892
  Required (ns):
  Setup (ns):                  0.757
  External Setup (ns):         0.796

Path 3
  From:                        pld_ctr[4]
  To:                          pc_poll_rx:D
  Delay (ns):                  5.862
  Slack (ns):
  Arrival (ns):                5.862
  Required (ns):
  Setup (ns):                  0.757
  External Setup (ns):         -0.164


Expanded Path 1
  From: mote_tdo
  To: u1/u0/data_out[7]/U1:D
  data required time                             N/C
  data arrival time                          -   7.521
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        mote_tdo (r)
               +     0.000          net: mote_tdo
  0.000                        mote_tdo_pad/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_IN
  1.189                        mote_tdo_pad/U0/U0:Y (r)
               +     0.000          net: mote_tdo_pad/U0/NET1
  1.189                        mote_tdo_pad/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOIN_IB
  1.377                        mote_tdo_pad/U0/U1:Y (r)
               +     3.073          net: mote_tdo_c
  4.450                        u1/u0/data_out_RNO_0[7]:B (r)
               +     0.683          cell: ADLIB:OR2
  5.133                        u1/u0/data_out_RNO_0[7]:Y (r)
               +     0.264          net: u1/u0/data_out_3[7]
  5.397                        u1/u0/data_out_RNO[7]:A (r)
               +     0.870          cell: ADLIB:MX2
  6.267                        u1/u0/data_out_RNO[7]:Y (r)
               +     0.264          net: u1/u0/data_out_5[7]
  6.531                        u1/u0/data_out[7]/U0:A (r)
               +     0.728          cell: ADLIB:MX2
  7.259                        u1/u0/data_out[7]/U0:Y (r)
               +     0.262          net: u1/u0/data_out[7]/Y
  7.521                        u1/u0/data_out[7]/U1:D (r)
                                    
  7.521                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u0/u0/Core:GLC
               +     0.000          Clock source
  N/C                          u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  N/C
               +     0.792          net: main_clk
  N/C                          u1/u0/data_out[7]/U1:CLK (r)
               -     0.757          Library setup time: ADLIB:DFN1C1
  N/C                          u1/u0/data_out[7]/U1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        u1/u0/tck/U1:CLK
  To:                          mote_tck
  Delay (ns):                  9.623
  Slack (ns):
  Arrival (ns):                16.439
  Required (ns):
  Clock to Out (ns):           16.439

Path 2
  From:                        u1/u0/tdi/U1:CLK
  To:                          mote_tdi
  Delay (ns):                  9.457
  Slack (ns):
  Arrival (ns):                16.243
  Required (ns):
  Clock to Out (ns):           16.243

Path 3
  From:                        u1/u0/tms:CLK
  To:                          mote_tms
  Delay (ns):                  8.980
  Slack (ns):
  Arrival (ns):                15.821
  Required (ns):
  Clock to Out (ns):           15.821

Path 4
  From:                        search_result_reg[10]:CLK
  To:                          pld_data[10]
  Delay (ns):                  7.981
  Slack (ns):
  Arrival (ns):                14.773
  Required (ns):
  Clock to Out (ns):           14.773

Path 5
  From:                        search_result_reg[13]:CLK
  To:                          pld_data[13]
  Delay (ns):                  6.921
  Slack (ns):
  Arrival (ns):                13.713
  Required (ns):
  Clock to Out (ns):           13.713


Expanded Path 1
  From: u1/u0/tck/U1:CLK
  To: mote_tck
  data required time                             N/C
  data arrival time                          -   16.439
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/u0/Core:GLC
               +     0.000          Clock source
  0.000                        u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  6.019
               +     0.797          net: main_clk
  6.816                        u1/u0/tck/U1:CLK (r)
               +     0.663          cell: ADLIB:DFN1P1
  7.479                        u1/u0/tck/U1:Q (r)
               +     2.064          net: shift_tck
  9.543                        mote_tck_pad_RNO_0:B (r)
               +     0.887          cell: ADLIB:MX2C
  10.430                       mote_tck_pad_RNO_0:Y (f)
               +     0.211          net: mote_tck_iv_i_s_0
  10.641                       mote_tck_pad_RNO:A (f)
               +     0.447          cell: ADLIB:OR2A
  11.088                       mote_tck_pad_RNO:Y (r)
               +     2.142          net: N_20_c
  13.230                       mote_tck_pad/U0/U1:D (r)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  14.199                       mote_tck_pad/U0/U1:DOUT (r)
               +     0.000          net: mote_tck_pad/U0/NET1
  14.199                       mote_tck_pad/U0/U0:D (r)
               +     2.240          cell: ADLIB:IOPAD_TRI
  16.439                       mote_tck_pad/U0/U0:PAD (r)
               +     0.000          net: mote_tck
  16.439                       mote_tck (r)
                                    
  16.439                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u0/u0/Core:GLC
               +     0.000          Clock source
  N/C                          u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  N/C
                                    
  N/C                          mote_tck (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/next_state[11]:CLR
  Delay (ns):                  3.681
  Slack (ns):                  6.467
  Arrival (ns):                10.497
  Required (ns):               16.964
  Recovery (ns):               0.231
  Minimum Period (ns):         3.949
  Skew (ns):                   0.037

Path 2
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/next_state[9]:CLR
  Delay (ns):                  3.681
  Slack (ns):                  6.474
  Arrival (ns):                10.497
  Required (ns):               16.971
  Recovery (ns):               0.231
  Minimum Period (ns):         3.942
  Skew (ns):                   0.030

Path 3
  From:                        u1/jtag_reset:CLK
  To:                          u1/u0/next_state[7]:CLR
  Delay (ns):                  3.360
  Slack (ns):                  6.795
  Arrival (ns):                10.176
  Required (ns):               16.971
  Recovery (ns):               0.231
  Minimum Period (ns):         3.621
  Skew (ns):                   0.030

Path 4
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[3]/U1:CLR
  Delay (ns):                  2.829
  Slack (ns):                  7.356
  Arrival (ns):                9.612
  Required (ns):               16.968
  Recovery (ns):               0.231
  Minimum Period (ns):         3.060
  Skew (ns):                   0.000

Path 5
  From:                        u1/jtag_reset_0:CLK
  To:                          u1/u0/data_in_reg[12]/U1:CLR
  Delay (ns):                  2.783
  Slack (ns):                  7.427
  Arrival (ns):                9.566
  Required (ns):               16.993
  Recovery (ns):               0.231
  Minimum Period (ns):         2.989
  Skew (ns):                   -0.025


Expanded Path 1
  From: u1/jtag_reset:CLK
  To: u1/u0/next_state[11]:CLR
  data required time                             16.964
  data arrival time                          -   10.497
  slack                                          6.467
  ________________________________________________________
  Data arrival time calculation
  0.000                        u0/u0/Core:GLC
               +     0.000          Clock source
  0.000                        u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  6.019
               +     0.797          net: main_clk
  6.816                        u1/jtag_reset:CLK (r)
               +     0.886          cell: ADLIB:DFN1
  7.702                        u1/jtag_reset:Q (f)
               +     2.795          net: u1/jtag_reset
  10.497                       u1/u0/next_state[11]:CLR (f)
                                    
  10.497                       data arrival time
  ________________________________________________________
  Data required time calculation
  10.416                       u0/u0/Core:GLC
               +     0.000          Clock source
  10.416                       u0/u0/Core:GLC (r)
               +     6.019          Clock generation
  16.435
               +     0.760          net: main_clk
  17.195                       u1/u0/next_state[11]:CLK (r)
               -     0.231          Library recovery time: ADLIB:DFN1C1
  16.964                       u1/u0/next_state[11]:CLR
                                    
  16.964                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u2/u1/next_state:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin u2/u0/program_table_mem_R0C3:CLKA

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        pld_data[9]
  To:                          u2/u0/program_table_mem_R0C2:DINA1
  Delay (ns):                  4.598
  Slack (ns):
  Arrival (ns):                4.598
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.800

Path 2
  From:                        pld_data[1]
  To:                          u2/u0/program_table_mem_R0C0:DINA1
  Delay (ns):                  4.317
  Slack (ns):
  Arrival (ns):                4.317
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.519

Path 3
  From:                        pld_data[15]
  To:                          u2/u0/program_table_mem_R0C3:DINA3
  Delay (ns):                  3.992
  Slack (ns):
  Arrival (ns):                3.992
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.186

Path 4
  From:                        pld_data[6]
  To:                          u2/u0/program_table_mem_R0C1:DINA2
  Delay (ns):                  3.925
  Slack (ns):
  Arrival (ns):                3.925
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.127

Path 5
  From:                        pld_data[5]
  To:                          u2/u0/program_table_mem_R0C1:DINA1
  Delay (ns):                  3.915
  Slack (ns):
  Arrival (ns):                3.915
  Required (ns):
  Setup (ns):                  0.549
  External Setup (ns):         1.117


Expanded Path 1
  From: pld_data[9]
  To: u2/u0/program_table_mem_R0C2:DINA1
  data required time                             N/C
  data arrival time                          -   4.598
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_data[9] (r)
               +     0.000          net: pld_data[9]
  0.000                        pld_data_pad[9]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_BI
  1.189                        pld_data_pad[9]/U0/U0:Y (r)
               +     0.000          net: pld_data_pad[9]/U0/NET3
  1.189                        pld_data_pad[9]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOBI_IB_OB_EB
  1.377                        pld_data_pad[9]/U0/U1:Y (r)
               +     3.221          net: pld_data_in[9]
  4.598                        u2/u0/program_table_mem_R0C2:DINA1 (r)
                                    
  4.598                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          u2/u1/next_state:Q
               +     0.000          Clock source
  N/C                          u2/u1/next_state:Q (r)
               +     1.193          net: u2/u1/next_state_i
  N/C                          u2/u1/next_state_RNIC0J4:A (r)
               +     1.246          cell: ADLIB:CLKINT
  N/C                          u2/u1/next_state_RNIC0J4:Y (r)
               +     0.908          net: u2/wclk
  N/C                          u2/u0/program_table_mem_R0C2:CLKA (r)
               -     0.549          Library setup time: ADLIB:RAM4K9
  N/C                          u2/u0/program_table_mem_R0C2:DINA1


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u2/u2/read_clk:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin u2/u0/program_table_mem_R0C0:CLKB

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/u0/Core:GLB

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain u0/u0/Core:GLA

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                        pld_data[9]
  To:                          mote_tdi
  Delay (ns):                  10.071
  Slack (ns):
  Arrival (ns):                10.071
  Required (ns):

Path 2
  From:                        pld_data[8]
  To:                          mote_tms
  Delay (ns):                  9.700
  Slack (ns):
  Arrival (ns):                9.700
  Required (ns):

Path 3
  From:                        pld_data[11]
  To:                          mote_tck
  Delay (ns):                  9.663
  Slack (ns):
  Arrival (ns):                9.663
  Required (ns):

Path 4
  From:                        mote_tdo
  To:                          pld_data[10]
  Delay (ns):                  8.505
  Slack (ns):
  Arrival (ns):                8.505
  Required (ns):

Path 5
  From:                        usb_connect
  To:                          usb_osc
  Delay (ns):                  6.494
  Slack (ns):
  Arrival (ns):                6.494
  Required (ns):


Expanded Path 1
  From: pld_data[9]
  To: mote_tdi
  data required time                             N/C
  data arrival time                          -   10.071
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        pld_data[9] (r)
               +     0.000          net: pld_data[9]
  0.000                        pld_data_pad[9]/U0/U0:PAD (r)
               +     1.189          cell: ADLIB:IOPAD_BI
  1.189                        pld_data_pad[9]/U0/U0:Y (r)
               +     0.000          net: pld_data_pad[9]/U0/NET3
  1.189                        pld_data_pad[9]/U0/U1:YIN (r)
               +     0.188          cell: ADLIB:IOBI_IB_OB_EB
  1.377                        pld_data_pad[9]/U0/U1:Y (r)
               +     1.609          net: pld_data_in[9]
  2.986                        mote_tdi_pad_RNO_0:A (r)
               +     0.992          cell: ADLIB:MX2C
  3.978                        mote_tdi_pad_RNO_0:Y (f)
               +     0.211          net: mote_tdi_iv_i_s_0
  4.189                        mote_tdi_pad_RNO:A (f)
               +     0.447          cell: ADLIB:OR2A
  4.636                        mote_tdi_pad_RNO:Y (r)
               +     2.226          net: N_22_c
  6.862                        mote_tdi_pad/U0/U1:D (r)
               +     0.969          cell: ADLIB:IOTRI_OB_EB
  7.831                        mote_tdi_pad/U0/U1:DOUT (r)
               +     0.000          net: mote_tdi_pad/U0/NET1
  7.831                        mote_tdi_pad/U0/U0:D (r)
               +     2.240          cell: ADLIB:IOPAD_TRI
  10.071                       mote_tdi_pad/U0/U0:PAD (r)
               +     0.000          net: mote_tdi
  10.071                       mote_tdi (r)
                                    
  10.071                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          pld_data[9] (r)
                                    cell: main
  N/C                          mote_tdi (r)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

