$comment
	File created using the following command:
		vcd file rom_128.msim.vcd -direction
$end
$date
	Thu Nov 03 10:48:10 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rom_128_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " CLOCK_50 $end
$var wire 1 # data_out [7] $end
$var wire 1 $ data_out [6] $end
$var wire 1 % data_out [5] $end
$var wire 1 & data_out [4] $end
$var wire 1 ' data_out [3] $end
$var wire 1 ( data_out [2] $end
$var wire 1 ) data_out [1] $end
$var wire 1 * data_out [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 address[7]~input_o $end
$var wire 1 3 data_out[0]~output_o $end
$var wire 1 4 data_out[1]~output_o $end
$var wire 1 5 data_out[2]~output_o $end
$var wire 1 6 data_out[3]~output_o $end
$var wire 1 7 data_out[4]~output_o $end
$var wire 1 8 data_out[5]~output_o $end
$var wire 1 9 data_out[6]~output_o $end
$var wire 1 : data_out[7]~output_o $end
$var wire 1 ; CLOCK_50~input_o $end
$var wire 1 < CLOCK_50~inputclkctrl_outclk $end
$var wire 1 = address[5]~input_o $end
$var wire 1 > address[6]~input_o $end
$var wire 1 ? address[4]~input_o $end
$var wire 1 @ address[3]~input_o $end
$var wire 1 A address[2]~input_o $end
$var wire 1 B address[0]~input_o $end
$var wire 1 C address[1]~input_o $end
$var wire 1 D Mux6~2_combout $end
$var wire 1 E Mux6~3_combout $end
$var wire 1 F data_out[1]~reg0_q $end
$var wire 1 G Mux2~2_combout $end
$var wire 1 H Mux5~0_combout $end
$var wire 1 I data_out[2]~reg0_q $end
$var wire 1 J Mux5~1_combout $end
$var wire 1 K Mux4~0_combout $end
$var wire 1 L data_out[3]~reg0_q $end
$var wire 1 M Mux3~0_combout $end
$var wire 1 N data_out[4]~reg0_q $end
$var wire 1 O Mux2~3_combout $end
$var wire 1 P Mux2~4_combout $end
$var wire 1 Q data_out[5]~reg0_q $end
$var wire 1 R Mux1~0_combout $end
$var wire 1 S data_out[6]~reg0_q $end
$var wire 1 T data_out[7]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0*
0)
0(
0'
0&
0%
0$
0#
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
1E
0F
1G
1H
0I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
$end
#25000
1"
1;
1<
0+
1T
1I
1F
1:
15
14
1#
1(
1)
#50000
b1 !
0"
1B
0;
0<
1+
1O
1K
0H
1P
#75000
1"
1;
1<
0+
1Q
1L
0I
18
16
05
1%
1'
0(
#100000
b11 !
b10 !
0"
0B
1C
0;
0<
1+
0O
1M
0K
1H
0P
#125000
1"
1;
1<
0+
0Q
1N
0L
1I
08
17
06
15
0%
1&
0'
1(
#150000
b11 !
0"
1B
0;
0<
1+
1R
1O
0M
0H
1D
1P
0E
#175000
1"
1;
1<
0+
1S
1Q
0N
0I
0F
19
18
07
05
04
1$
1%
0&
0(
0)
#200000
b111 !
b101 !
b100 !
0"
0B
0C
1A
0;
0<
1+
0R
0J
#225000
1"
1;
1<
0+
0T
0S
0:
09
0#
0$
#250000
b101 !
0"
1B
0;
0<
1+
0O
0P
#275000
1"
1;
1<
0+
0Q
08
0%
#300000
b111 !
b110 !
0"
0B
1C
0;
0<
1+
#325000
1"
1;
1<
0+
#350000
b111 !
0"
1B
0;
0<
1+
#375000
1"
1;
1<
0+
#400000
b1111 !
b1011 !
b1001 !
b1000 !
0"
0B
0C
0A
1@
0;
0<
1+
#425000
1"
1;
1<
0+
#450000
b1001 !
0"
1B
0;
0<
1+
#475000
1"
1;
1<
0+
#500000
b1011 !
b1010 !
0"
0B
1C
0;
0<
1+
#525000
1"
1;
1<
0+
#550000
b1011 !
0"
1B
0;
0<
1+
#575000
1"
1;
1<
0+
#600000
b1111 !
b1101 !
b1100 !
0"
0B
0C
1A
0;
0<
1+
#625000
1"
1;
1<
0+
#650000
b1101 !
0"
1B
0;
0<
1+
#675000
1"
1;
1<
0+
#700000
b1111 !
b1110 !
0"
0B
1C
0;
0<
1+
#725000
1"
1;
1<
0+
#750000
b1111 !
0"
1B
0;
0<
1+
#775000
1"
1;
1<
0+
#800000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0"
0B
0C
0A
0@
1?
0;
0<
1+
1H
0D
1J
0G
0J
0H
#825000
1"
1;
1<
0+
#850000
b10001 !
0"
1B
0;
0<
1+
1O
#875000
1"
1;
1<
0+
#900000
b10011 !
b10010 !
0"
0B
1C
0;
0<
1+
0O
#925000
1"
1;
1<
0+
#950000
b10011 !
0"
1B
0;
0<
1+
1O
1D
#975000
1"
1;
1<
0+
#1000000
