# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cdd_lab_2.srcs/sources_1/new/uart_receiver.v" \
"../../../../cdd_lab_2.srcs/sources_1/imports/Downloads/uart_top.v" \
"../../../../cdd_lab_2.srcs/sources_1/imports/Downloads/uart_tx.v" \
"../../../../cdd_lab_2.srcs/sim_1/imports/Downloads/uart_top_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
