

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_33_112'
================================================================
* Date:           Thu Dec 26 18:43:08 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      166|      166|         1|          1|          1|   166|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_33 = alloca i32 1"   --->   Operation 4 'alloca' 'i_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lambda_V_17_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %lambda_V_17"   --->   Operation 6 'read' 'lambda_V_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_y_V_1_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %tmp_y_V_1"   --->   Operation 7 'read' 'tmp_y_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %tmp_y_V_1_read, i166 %p_Val2_s"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i_33"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i8 %i_33" [gf2_arithmetic.cpp:33]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp_eq  i8 %i, i8 166" [gf2_arithmetic.cpp:33]   --->   Operation 13 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 166, i64 166, i64 166"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%i_39 = add i8 %i, i8 1" [gf2_arithmetic.cpp:33]   --->   Operation 15 'add' 'i_39' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split40, void %_Z12point_doubleR6ap_intILi166EES1_.266.274.282.293.309.322.exit.i.loopexit.exitStub" [gf2_arithmetic.cpp:33]   --->   Operation 16 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_load_13 = load i166 %p_Val2_s"   --->   Operation 17 'load' 'p_Val2_load_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%index_assign_13_cast = zext i8 %i" [gf2_arithmetic.cpp:33]   --->   Operation 18 'zext' 'index_assign_13_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_load_13, i32 %index_assign_13_cast"   --->   Operation 20 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %lambda_V_17_read, i32 %index_assign_13_cast"   --->   Operation 21 'bitselect' 'p_Result_38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.97ns)   --->   "%p_Repl2_s = xor i1 %p_Result_s, i1 %p_Result_38" [gf2_arithmetic.cpp:34]   --->   Operation 22 'xor' 'p_Repl2_s' <Predicate = (!icmp_ln33)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln844 = zext i1 %p_Repl2_s"   --->   Operation 23 'zext' 'zext_ln844' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_39 = bitset i166 @_ssdm_op_BitSet.i166.i166.i32.i32, i166 %p_Val2_load_13, i32 %index_assign_13_cast, i32 %zext_ln844"   --->   Operation 24 'bitset' 'p_Result_39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln844 = store i166 %p_Result_39, i166 %p_Val2_s"   --->   Operation 25 'store' 'store_ln844' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln33 = store i8 %i_39, i8 %i_33" [gf2_arithmetic.cpp:33]   --->   Operation 26 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_load = load i166 %p_Val2_s"   --->   Operation 28 'load' 'p_Val2_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i166P0A, i166 %tmp_y_V_out, i166 %p_Val2_load"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [5]  (0 ns)
	'store' operation ('store_ln0') of variable 'tmp_y_V_1_read' on local variable '__Val2__' [8]  (1.59 ns)

 <State 2>: 3.5ns
The critical path consists of the following:
	'load' operation ('index', gf2_arithmetic.cpp:33) on local variable 'i' [12]  (0 ns)
	'add' operation ('i', gf2_arithmetic.cpp:33) [16]  (1.92 ns)
	'store' operation ('store_ln33', gf2_arithmetic.cpp:33) of variable 'i', gf2_arithmetic.cpp:33 on local variable 'i' [28]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
