# Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {pll_test_tb.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 00:56:33 on Jun 08,2019
# vlog -reportprogress 300 src/PLL_20190608.v 
# -- Compiling module PLL_20190608
# 
# Top level modules:
# 	PLL_20190608
# End time: 00:56:34 on Jun 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 00:56:34 on Jun 08,2019
# vlog -reportprogress 300 src/PLL_EXM_20190608.v 
# -- Compiling module PLL_EXM
# 
# Top level modules:
# 	PLL_EXM
# End time: 00:56:34 on Jun 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 00:56:34 on Jun 08,2019
# vlog -reportprogress 300 PLL_TB.v 
# -- Compiling module pll_test_tb
# 
# Top level modules:
# 	pll_test_tb
# End time: 00:56:34 on Jun 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 00:56:34 on Jun 08,2019
# vlog -reportprogress 300 C:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:56:34 on Jun 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work work.pll_test_tb glbl 
# Start time: 00:56:34 on Jun 08,2019
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: src/PLL_EXM_20190608.v(31): Module 'IBUFG' is not defined.
# ** Error: src/PLL_20190608.v(115): Module 'DCM_SP' is not defined.
# ** Error: src/PLL_20190608.v(148): Module 'BUFG' is not defined.
# ** Error: src/PLL_20190608.v(153): Module 'BUFG' is not defined.
# ** Error: src/PLL_20190608.v(157): Module 'BUFG' is not defined.
# ** Error: src/PLL_20190608.v(161): Module 'BUFG' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./pll_test_tb.fdo PAUSED at line 30
# End time: 00:56:58 on Jun 08,2019, Elapsed time: 0:00:24
# Errors: 6, Warnings: 0
