{"status": 1, "complete": 1, "list": {"3659106602": {"item_id": "3659106602", "resolved_id": "3659106602", "given_url": "https://www.howtogeek.com/778339/what-is-hdmi/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1657972448", "time_updated": "1706650991", "time_read": "1657973241", "time_favorited": "0", "sort_id": 0, "resolved_title": "What Is HDMI?", "resolved_url": "https://www.howtogeek.com/778339/what-is-hdmi/", "excerpt": "If you’ve set up a TV set or computer monitor recently, you’ve probably come across HDMI ports. But what are they—and how do they differ from other video connectors and standards? We’ll explain. HDMI stands for “High-Definition Multimedia Interface.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "752", "lang": "en", "time_to_read": 3, "amp_url": "https://www.howtogeek.com/778339/what-is-hdmi/amp/", "top_image_url": "https://www.howtogeek.com/wp-content/uploads/2022/01/hdmi_hero_1200x650.jpg?height=200p&trim=2,2,2,2", "tags": {"hdmi": {"item_id": "3659106602", "tag": "hdmi"}, "interconnects": {"item_id": "3659106602", "tag": "interconnects"}, "movies-television": {"item_id": "3659106602", "tag": "movies-television"}}, "authors": {"6204575": {"item_id": "3659106602", "author_id": "6204575", "name": "How-To Geek", "url": ""}}, "image": {"item_id": "3659106602", "src": "https://www.howtogeek.com/wp-content/uploads/2022/06/hdmi_port_diagram.jpg?trim=1,1&bg-color=000&pad=1,1", "width": "650", "height": "285"}, "images": {"1": {"item_id": "3659106602", "image_id": "1", "src": "https://www.howtogeek.com/wp-content/uploads/2022/06/hdmi_port_diagram.jpg?trim=1,1&bg-color=000&pad=1,1", "width": "650", "height": "285", "credit": "Alexandr III/Shutterstock.com", "caption": "Alexandr III/Shutterstock.com"}}, "domain_metadata": {"name": "How-To Geek", "logo": "https://logo.clearbit.com/howtogeek.com?size=800", "greyscale_logo": "https://logo.clearbit.com/howtogeek.com?size=800&greyscale=true"}, "listen_duration_estimate": 291}, "3839545565": {"item_id": "3839545565", "resolved_id": "3839545565", "given_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680635259", "time_updated": "1680656912", "time_read": "1680656911", "time_favorited": "0", "sort_id": 1, "resolved_title": "Video: Intel EMIB Technology Explained", "resolved_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html", "excerpt": "Intel's multi-die interconnect bridge (EMIB) is an approach to in-package high-density interconnect of heterogeneous chips.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://www.intel.com/etc.clientlibs/settings/wcm/designs/intel/us/en/images/resources/printlogo.png", "tags": {"chip-design": {"item_id": "3839545565", "tag": "chip-design"}, "interconnects": {"item_id": "3839545565", "tag": "interconnects"}, "semiconductors": {"item_id": "3839545565", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3831363120": {"item_id": "3831363120", "resolved_id": "3831363120", "given_url": "https://semiengineering.com/true-3d-is-much-tougher-than-2-5d/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680571150", "time_updated": "1680659777", "time_read": "1680659777", "time_favorited": "0", "sort_id": 2, "resolved_title": "True 3D Is Much Tougher Than 2.5D", "resolved_url": "https://semiengineering.com/true-3d-is-much-tougher-than-2-5d/", "excerpt": "Creating real 3D designs is proving to be much more complex and difficult than 2.5D, requiring significant innovation in both technology and tools. While there has been much discussion about 3D designs, there are multiple interpretations about what 3D entails.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2373", "lang": "en", "time_to_read": 11, "top_image_url": "https://semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png?fit=936%2C432&ssl=1", "tags": {"chip-design": {"item_id": "3831363120", "tag": "chip-design"}, "interconnects": {"item_id": "3831363120", "tag": "interconnects"}, "semiconductors": {"item_id": "3831363120", "tag": "semiconductors"}}, "authors": {"68588417": {"item_id": "3831363120", "author_id": "68588417", "name": "Brian Bailey", "url": "https://semiengineering.com/author/brian/"}}, "image": {"item_id": "3831363120", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png?resize=936%2C432&ssl=1", "width": "936", "height": "432"}, "images": {"1": {"item_id": "3831363120", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png?resize=936%2C432&ssl=1", "width": "936", "height": "432", "credit": "", "caption": ""}}, "listen_duration_estimate": 919}, "3821305703": {"item_id": "3821305703", "resolved_id": "3821305703", "given_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680635295", "time_updated": "1680656910", "time_read": "1680656909", "time_favorited": "0", "sort_id": 3, "resolved_title": "Video: Intel Foveros Technology Explained", "resolved_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html", "excerpt": "Intel's Foveros technology leverages wafer-level packaging capabilities to provide a first-of-its-kind 3D stacking solution.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://www.intel.com/etc.clientlibs/settings/wcm/designs/intel/us/en/images/resources/printlogo.png", "tags": {"chip-design": {"item_id": "3821305703", "tag": "chip-design"}, "interconnects": {"item_id": "3821305703", "tag": "interconnects"}, "semiconductors": {"item_id": "3821305703", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3763884702": {"item_id": "3763884702", "resolved_id": "3763884702", "given_url": "https://social.afront.org/@kwf/109492743645650432", "given_title": "", "favorite": "0", "status": "1", "time_added": "1670883745", "time_updated": "1670895750", "time_read": "1670895750", "time_favorited": "0", "sort_id": 4, "resolved_title": "Kenneth Finnegan (@kwf@social.afront.org)", "resolved_url": "https://social.afront.org/@kwf/109492743645650432", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://social.afront.org/system/media_attachments/files/109/492/742/788/516/316/original/10136a194bcbe2c1.png", "tags": {"interconnects": {"item_id": "3763884702", "tag": "interconnects"}, "optics-photonics": {"item_id": "3763884702", "tag": "optics-photonics"}}, "listen_duration_estimate": 0}, "1249871156": {"item_id": "1249871156", "resolved_id": "3227912108", "given_url": "https://devblogs.nvidia.com/parallelforall/fast-multi-gpu-collectives-nccl/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638650789", "time_read": "1638650789", "time_favorited": "0", "sort_id": 5, "resolved_title": "Fast Multi-GPU collectives with NCCL", "resolved_url": "https://developer.nvidia.com/blog/fast-multi-gpu-collectives-nccl/", "excerpt": "Today many servers contain 8 or more GPUs. In principle then, scaling an application from one to many GPUs should provide a tremendous performance boost. But in practice, this benefit can be difficult to obtain. There are two common culprits behind poor multi-GPU scaling.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1691", "lang": "en", "time_to_read": 8, "top_image_url": "https://developer-blogs.nvidia.com/wp-content/uploads/2016/04/image03.png", "tags": {"gpus": {"item_id": "1249871156", "tag": "gpus"}, "interconnects": {"item_id": "1249871156", "tag": "interconnects"}}, "authors": {"145373917": {"item_id": "1249871156", "author_id": "145373917", "name": "Nathan Luehr", "url": "https://developer.nvidia.com/blog/author/nluehr/"}}, "image": {"item_id": "1249871156", "src": "https://developer.nvidia.com/blog/parallelforall/wp-content/uploads/2016/04/image05-624x282.png", "width": "600", "height": "271"}, "images": {"1": {"item_id": "1249871156", "image_id": "1", "src": "https://developer.nvidia.com/blog/parallelforall/wp-content/uploads/2016/04/image05-624x282.png", "width": "600", "height": "271", "credit": "", "caption": "Figure 6: Link bandwidth achieved by various NCCL collectives."}}, "listen_duration_estimate": 655}, "3745149571": {"item_id": "3745149571", "resolved_id": "3745149571", "given_url": "https://www.tomshardware.com/news/cerebras-reveals-andromeda-a-135-million-core-ai-supercomputer", "given_title": "", "favorite": "0", "status": "1", "time_added": "1668509944", "time_updated": "1668511464", "time_read": "1668511464", "time_favorited": "0", "sort_id": 6, "resolved_title": "Cerebras Reveals Andromeda, a 13.5 Million Core AI Supercomputer", "resolved_url": "https://www.tomshardware.com/news/cerebras-reveals-andromeda-a-135-million-core-ai-supercomputer", "excerpt": "Cerebras, the company that builds the world's largest chip, the Wafer Scale Engine 2 (WSE-2), unveiled its Andromeda supercomputer today. Andromeda combines 16 of the wafer-sized WSE-2 chips into one cluster with 13.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "482", "lang": "en", "top_image_url": "https://cdn.mos.cms.futurecdn.net/QDGHobTS56GF94GsXHu2PV-1200-80.jpg", "tags": {"deep-learning": {"item_id": "3745149571", "tag": "deep-learning"}, "hpc": {"item_id": "3745149571", "tag": "hpc"}, "interconnects": {"item_id": "3745149571", "tag": "interconnects"}, "semiconductors": {"item_id": "3745149571", "tag": "semiconductors"}}, "authors": {"121060879": {"item_id": "3745149571", "author_id": "121060879", "name": "Paul Alcorn", "url": "https://www.tomshardware.com/author/paul-alcorn"}}, "domain_metadata": {"name": "Tom's Hardware", "logo": "https://logo.clearbit.com/tomshardware.com?size=800", "greyscale_logo": "https://logo.clearbit.com/tomshardware.com?size=800&greyscale=true"}, "listen_duration_estimate": 187}, "3664423707": {"item_id": "3664423707", "resolved_id": "3664423707", "given_url": "https://www.protocol.com/enterprise/amd-intel-chiplets-moores-law", "given_title": "", "favorite": "0", "status": "1", "time_added": "1658404859", "time_updated": "1658404880", "time_read": "1658404879", "time_favorited": "0", "sort_id": 7, "resolved_title": "Chiplets helped save AMD. They might also help save Moore’s law and head off an energy crisis.", "resolved_url": "https://www.protocol.com/enterprise/amd-intel-chiplets-moores-law", "excerpt": "In 2015, CEO Lisa Su had only been the top boss at boom-and-bust chip company AMD for a few months.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1979", "lang": "en", "time_to_read": 9, "amp_url": "https://www.protocol.com/amp/amd-intel-chiplets-moores-law-2657696449", "top_image_url": "https://www.protocol.com/media-library/chiplets.png?id=30159328&width=1200&coordinates=0%2C60%2C0%2C60&height=600", "tags": {"interconnects": {"item_id": "3664423707", "tag": "interconnects"}, "semiconductors": {"item_id": "3664423707", "tag": "semiconductors"}}, "authors": {"8479584": {"item_id": "3664423707", "author_id": "8479584", "name": "Max A. Cherney", "url": ""}}, "image": {"item_id": "3664423707", "src": "https://www.protocol.com/media-library/chiplets.png?id=30159328&width=1245&quality=85&coordinates=0%2C0%2C0%2C0&height=700", "width": "1245", "height": "700"}, "images": {"1": {"item_id": "3664423707", "image_id": "1", "src": "https://www.protocol.com/media-library/chiplets.png?id=30159328&width=1245&quality=85&coordinates=0%2C0%2C0%2C0&height=700", "width": "1245", "height": "700", "credit": "Illustration: Christopher T. Fong/Protocol", "caption": "Chiplet-making is likely to become a dominant form of chip design in the coming years."}, "2": {"item_id": "3664423707", "image_id": "2", "src": "https://www.protocol.com/media-library/image.png?id=29977561&width=600&coordinates=157%2C0%2C53%2C0&height=600", "width": "0", "height": "0", "credit": "CEO, Soul Machines", "caption": "GREG CROSS"}, "3": {"item_id": "3664423707", "image_id": "3", "src": "https://www.protocol.com/media-library/image.jpg?id=29977612&width=980", "width": "0", "height": "0", "credit": "", "caption": "Nicklaus meets and chats online with his Digital Twin in May 2022."}, "4": {"item_id": "3664423707", "image_id": "4", "src": "https://www.protocol.com/media-library/image.jpg?id=30019123&width=980", "width": "0", "height": "0", "credit": "", "caption": "Extensive capture technology maps Nicklaus’ facial expressions."}, "5": {"item_id": "3664423707", "image_id": "5", "src": "https://www.protocol.com/media-library/caplight-co-founders-javier-avalos-and-justin-moore.jpg?id=30343890&width=980", "width": "0", "height": "0", "credit": "Photo: Caplight", "caption": "Javier Avalos and Justin Moore co-founded Caplight, a private-market derivatives marketplace."}, "6": {"item_id": "3664423707", "image_id": "6", "src": "https://www.protocol.com/media-library/natalie-hwang.png?id=30343901&width=980", "width": "0", "height": "0", "credit": "Photo: Apeira Capital", "caption": "Apeira Capital founder Natalie Hwang."}}, "listen_duration_estimate": 766}, "3642524617": {"item_id": "3642524617", "resolved_id": "3642524617", "given_url": "https://www.theregister.com/2022/06/18/optical_interconnect_future/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1655760328", "time_updated": "1655771115", "time_read": "1655771115", "time_favorited": "0", "sort_id": 8, "resolved_title": "Will optics ever replace copper interconnects? We asked this silicon photonics startup", "resolved_url": "https://www.theregister.com/2022/06/18/optical_interconnect_future/", "excerpt": "Science fiction is littered with fantastic visions of computing. One of the more pervasive is the idea that one day computers will run on light. After all, what’s faster than the speed of light?", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1153", "lang": "en", "time_to_read": 5, "amp_url": "https://www.theregister.com/AMP/2022/06/18/optical_interconnect_future/", "top_image_url": "https://regmedia.co.uk/2015/02/04/fiber_optics.jpg", "tags": {"interconnects": {"item_id": "3642524617", "tag": "interconnects"}, "optics-photonics": {"item_id": "3642524617", "tag": "optics-photonics"}, "semiconductors": {"item_id": "3642524617", "tag": "semiconductors"}}, "listen_duration_estimate": 446}, "2703858763": {"item_id": "2703858763", "resolved_id": "2703858763", "given_url": "https://www.eetimes.com/author.asp?section_id=36&doc_id=1335060", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638651006", "time_read": "1638651006", "time_favorited": "0", "sort_id": 9, "resolved_title": "The Gatekeeper of a Successful Design is the Interconnect", "resolved_url": "https://www.eetimes.com/author.asp?section_id=36&doc_id=1335060", "excerpt": "An effective interconnect makes delivering a complex SoC easier, more predictable, and less costly. Systems-on-chips (SoCs) are increasingly becoming networks to which you attach separate blocks of intellectual property (IP).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1823", "lang": "en", "time_to_read": 8, "top_image_url": "https://m.eet.com/media/1313403/850ArterisIPImage1BlockDiagram.png", "tags": {"interconnects": {"item_id": "2703858763", "tag": "interconnects"}, "semiconductors": {"item_id": "2703858763", "tag": "semiconductors"}}, "authors": {"83033287": {"item_id": "2703858763", "author_id": "83033287", "name": "K Charles Janac", "url": ""}}, "image": {"item_id": "2703858763", "src": "https://m.eet.com/media/1313406/850ArterisIPImage1BlockDiagram.png%E2%80%9Calt=", "width": "850", "height": "0"}, "images": {"1": {"item_id": "2703858763", "image_id": "1", "src": "https://m.eet.com/media/1313406/850ArterisIPImage1BlockDiagram.png%E2%80%9Calt=", "width": "850", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2703858763", "image_id": "2", "src": "https://m.eet.com/media/1313405/800ArterisIPImage2Slide.png%E2%80%9Calt=", "width": "700", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 706}, "2130411125": {"item_id": "2130411125", "resolved_id": "2130411125", "given_url": "https://www.anandtech.com/show/12581/nvidia-develops-nvlink-switch-nvswitch-18-ports-for-dgx2-more", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638838962", "time_read": "1638838962", "time_favorited": "0", "sort_id": 10, "resolved_title": "NVIDIA Develops NVLink Switch: NVSwitch, 18 Ports For DGX-2 & More", "resolved_url": "https://www.anandtech.com/show/12581/nvidia-develops-nvlink-switch-nvswitch-18-ports-for-dgx2-more", "excerpt": "Back in 2016 when NVIDIA launched the Pascal GP100 GPU and associated Tesla cards, one of the consequences of their increased server focus for Pascal was that interconnect bandwidth and latency became an issue.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "923", "lang": "en", "time_to_read": 4, "top_image_url": "https://images.anandtech.com/doci/12581/nvswitch_678x452.jpg", "tags": {"gpus": {"item_id": "2130411125", "tag": "gpus"}, "interconnects": {"item_id": "2130411125", "tag": "interconnects"}, "semiconductors": {"item_id": "2130411125", "tag": "semiconductors"}}, "authors": {"75773780": {"item_id": "2130411125", "author_id": "75773780", "name": "Ryan Smith", "url": "https://www.anandtech.com/Author/85"}}, "image": {"item_id": "2130411125", "src": "https://images.anandtech.com/doci/12581/nvlink20.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2130411125", "image_id": "1", "src": "https://images.anandtech.com/doci/12581/nvlink20.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "2130411125", "image_id": "2", "src": "https://images.anandtech.com/doci/12581/dgx-2_system.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "2130411125", "image_id": "3", "src": "https://images.anandtech.com/doci/12581/nvidia_nvswitch_diagram.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 357}, "1652373239": {"item_id": "1652373239", "resolved_id": "1652373239", "given_url": "https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1639002104", "time_read": "1639002103", "time_favorited": "0", "sort_id": 11, "resolved_title": "3D Stacking Could Boost GPU Machine Learning", "resolved_url": "https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/", "excerpt": "Nvidia has staked its growth in the datacenter on machine learning.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "816", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/TeslaGPU2.jpg", "tags": {"deep-learning": {"item_id": "1652373239", "tag": "deep-learning"}, "gpus": {"item_id": "1652373239", "tag": "gpus"}, "interconnects": {"item_id": "1652373239", "tag": "interconnects"}, "semiconductor-memory": {"item_id": "1652373239", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "1652373239", "tag": "semiconductors"}}, "authors": {"63639129": {"item_id": "1652373239", "author_id": "63639129", "name": "Jeffrey Burt", "url": "https://www.nextplatform.com/author/jeffrey/"}}, "image": {"item_id": "1652373239", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/TeslaGPU2.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1652373239", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2015/11/TeslaGPU2.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 316}, "1277445731": {"item_id": "1277445731", "resolved_id": "1277445731", "given_url": "https://www.nextplatform.com/2016/05/04/nvlink-takes-gpu-acceleration-next-level/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638838881", "time_read": "1638838881", "time_favorited": "0", "sort_id": 12, "resolved_title": "NVLink Takes GPU Acceleration To The Next Level", "resolved_url": "https://www.nextplatform.com/2016/05/04/nvlink-takes-gpu-acceleration-next-level/", "excerpt": "One of the breakthrough moments in computing, which was compelled by necessity, was the advent of symmetric multiprocessor, or SMP, clustering to make two or more processors look and act, as far as the operating system and applications were concerned, as a single, more capacious processor.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2826", "lang": "en", "time_to_read": 13, "amp_url": "https://www.nextplatform.com/2016/05/04/nvlink-takes-gpu-acceleration-next-level/amp/", "top_image_url": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/04/nvidia-nvlink-graphic-bw.jpg", "tags": {"gpus": {"item_id": "1277445731", "tag": "gpus"}, "interconnects": {"item_id": "1277445731", "tag": "interconnects"}}, "authors": {"80709507": {"item_id": "1277445731", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "1277445731", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/04/nvidia-nvlink-graphic-bw.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1277445731", "image_id": "1", "src": "https://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/04/nvidia-nvlink-graphic-bw.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1277445731", "image_id": "2", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/05/nvidia-pascal-miracles.jpg", "width": "483", "height": "409", "credit": "", "caption": ""}, "3": {"item_id": "1277445731", "image_id": "3", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/05/nvidia-pascal-nvlink-block.jpg", "width": "797", "height": "292", "credit": "", "caption": ""}, "4": {"item_id": "1277445731", "image_id": "4", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/05/nvidia-pascal-nvlink-coral.jpg", "width": "847", "height": "394", "credit": "", "caption": ""}, "5": {"item_id": "1277445731", "image_id": "5", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/05/nvidia-pascal-nvlink-dgx-1.jpg", "width": "913", "height": "355", "credit": "", "caption": ""}, "6": {"item_id": "1277445731", "image_id": "6", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/05/nvidia-pascal-nvlink-power8.jpg", "width": "723", "height": "341", "credit": "", "caption": ""}, "7": {"item_id": "1277445731", "image_id": "7", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/05/nvidia-pascal-nvlink-perf-1.jpg", "width": "718", "height": "381", "credit": "", "caption": ""}, "8": {"item_id": "1277445731", "image_id": "8", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/05/nvidia-pascal-nvlink-perf-2.jpg", "width": "854", "height": "355", "credit": "", "caption": ""}, "9": {"item_id": "1277445731", "image_id": "9", "src": "http://3s81si1s5ygj3mzby34dq6qf-wpengine.netdna-ssl.com/wp-content/uploads/2016/05/nvidia-pascal-nvlink-perf-3.jpg", "width": "883", "height": "333", "credit": "", "caption": ""}}, "listen_duration_estimate": 1094}, "3778325970": {"item_id": "3778325970", "resolved_id": "3778325970", "given_url": "https://spectrum.ieee.org/interconnect-back-side-power", "given_title": "Big Trouble in Little Interconnects", "favorite": "0", "status": "1", "time_added": "1672676733", "time_updated": "1672698614", "time_read": "1672698614", "time_favorited": "0", "sort_id": 13, "resolved_title": "Big Trouble in Little Interconnects", "resolved_url": "https://spectrum.ieee.org/interconnect-back-side-power", "excerpt": "Interconnects—those sometimes nanometers-wide metal wires that link transistors into circuits on an IC—are in need of a major overhaul. And as chip fabs march toward the outer reaches of Moore’s Law, interconnects are also becoming the industry’s choke point.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1104", "lang": "en", "time_to_read": 5, "amp_url": "https://spectrum.ieee.org/amp/interconnect-back-side-power-2659040644", "top_image_url": "https://spectrum.ieee.org/media-library/six-short-black-pillars-with-a-tall-pillar-at-center-bridge-two-light-grey-areas.jpg?id=32417203&width=1200&height=600&coordinates=0%2C72%2C0%2C72", "tags": {"chip-design": {"item_id": "3778325970", "tag": "chip-design"}, "interconnects": {"item_id": "3778325970", "tag": "interconnects"}, "semiconductors": {"item_id": "3778325970", "tag": "semiconductors"}}, "authors": {"167948855": {"item_id": "3778325970", "author_id": "167948855", "name": "Samuel K. Moore", "url": "https://www.facebook.com/48576411181"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 427}, "3655939953": {"item_id": "3655939953", "resolved_id": "3655939953", "given_url": "https://semianalysis.com/cxl-enables-microsoft-azure-to-cut-server-capital-expenditures-by-hundreds-of-millions-of-dollars/", "given_title": "CXL Enables Microsoft Azure To Cut Server Capital Expenditures By Hundreds ", "favorite": "0", "status": "1", "time_added": "1657215139", "time_updated": "1657222482", "time_read": "1657222481", "time_favorited": "0", "sort_id": 14, "resolved_title": "CXL Enables Microsoft Azure To Cut Server Capital Expenditures By Hundreds Of Millions Of Dollars", "resolved_url": "https://semianalysis.com/cxl-enables-microsoft-azure-to-cut-server-capital-expenditures-by-hundreds-of-millions-of-dollars/", "excerpt": "CXL (Compute Express Link) is going to be a transformative technology that will redefine how the datacenter is architected and built. This is because CXL provides a standardized protocol for cache coherency across chips, memory expansion, and memory pooling.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1692", "lang": "en", "time_to_read": 8, "top_image_url": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/0.png?fit=1200%2C570&ssl=1", "tags": {"datacenters": {"item_id": "3655939953", "tag": "datacenters"}, "interconnects": {"item_id": "3655939953", "tag": "interconnects"}, "semiconductors": {"item_id": "3655939953", "tag": "semiconductors"}}, "authors": {"134777204": {"item_id": "3655939953", "author_id": "134777204", "name": "Dylan Patel", "url": "https://semianalysis.com/author/dylanspatel/"}}, "image": {"item_id": "3655939953", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/01.png?resize=1024%2C459&ssl=1", "width": "1024", "height": "459"}, "images": {"1": {"item_id": "3655939953", "image_id": "1", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/01.png?resize=1024%2C459&ssl=1", "width": "1024", "height": "459", "credit": "", "caption": ""}, "2": {"item_id": "3655939953", "image_id": "2", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/03-1.png?resize=1024%2C573&ssl=1", "width": "1024", "height": "573", "credit": "", "caption": ""}, "3": {"item_id": "3655939953", "image_id": "3", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/02-1.png?resize=1024%2C480&ssl=1", "width": "1024", "height": "480", "credit": "", "caption": ""}, "4": {"item_id": "3655939953", "image_id": "4", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/41.png?resize=1024%2C627&ssl=1", "width": "1024", "height": "627", "credit": "", "caption": ""}, "5": {"item_id": "3655939953", "image_id": "5", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/03.5-2.png?resize=1024%2C678&ssl=1", "width": "1024", "height": "678", "credit": "", "caption": ""}, "6": {"item_id": "3655939953", "image_id": "6", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/04.png?resize=1024%2C367&ssl=1", "width": "1024", "height": "367", "credit": "", "caption": ""}, "7": {"item_id": "3655939953", "image_id": "7", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/05.png?resize=1024%2C668&ssl=1", "width": "1024", "height": "668", "credit": "", "caption": ""}, "8": {"item_id": "3655939953", "image_id": "8", "src": "https://i0.wp.com/semianalysis.com/wp-content/uploads/2022/07/06.png?resize=1024%2C363&ssl=1", "width": "1024", "height": "363", "credit": "", "caption": ""}}, "listen_duration_estimate": 655}, "3656174207": {"item_id": "3656174207", "resolved_id": "0", "given_url": "https://www.fabricatedknowledge.com/p/cxl-protocol-for-heterogenous-datacenters", "given_title": "CXL: Protocol for Heterogenous Datacenters", "favorite": "0", "status": "1", "time_added": "1657247413", "time_updated": "1657316975", "time_read": "1657316974", "time_favorited": "0", "sort_id": 15, "tags": {"interconnects": {"item_id": "3656174207", "tag": "interconnects"}, "semiconductors": {"item_id": "3656174207", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3254070750": {"item_id": "3254070750", "resolved_id": "3254070750", "given_url": "https://semiengineering.com/cxl-sorting-out-the-interconnect-soup/", "given_title": "CXL: Sorting Out The Interconnect Soup", "favorite": "0", "status": "1", "time_added": "1613035374", "time_updated": "1613039250", "time_read": "1613039210", "time_favorited": "0", "sort_id": 16, "resolved_title": "CXL: Sorting Out The Interconnect Soup", "resolved_url": "https://semiengineering.com/cxl-sorting-out-the-interconnect-soup/", "excerpt": "In the webinar Hidden Signals: Memory and Interconnect Decisions for AI, IoT and 5G, Shane Rau of IDC and Rambus Fellow Steven Woo discussed how interconnects were a critical enabling technology for future computing platforms.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "566", "lang": "en", "time_to_read": 3, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Blue-AdobeStock_135034861-11-08-20-scaled.jpeg?fit=2560%2C1442&ssl=1", "tags": {"interconnects": {"item_id": "3254070750", "tag": "interconnects"}, "semiconductors": {"item_id": "3254070750", "tag": "semiconductors"}}, "authors": {"127944045": {"item_id": "3254070750", "author_id": "127944045", "name": "Tim Messegee", "url": "https://semiengineering.com/author/tim-messegee/"}}, "listen_duration_estimate": 219}, "3426048286": {"item_id": "3426048286", "resolved_id": "3425877335", "given_url": "https://www.anandtech.com/show/16930/does-an-amd-chiplet-have-a-core-count-limit?utm_source=pocket_mylist", "given_title": "Does an AMD Chiplet Have a Core Count Limit?", "favorite": "0", "status": "1", "time_added": "1631034110", "time_updated": "1631037494", "time_read": "1631037494", "time_favorited": "0", "sort_id": 17, "resolved_title": "Does an AMD Chiplet Have a Core Count Limit?", "resolved_url": "https://www.anandtech.com/show/16930/does-an-amd-chiplet-have-a-core-count-limit", "excerpt": "When it was announced that AMD was set to give a presentation at Hot Chips on its newest Zen 3 microarchitecture, I was expecting the usual fare when a company goes through an already announced platform – a series of slides that we had seen before.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2370", "lang": "en", "time_to_read": 11, "top_image_url": "https://images.anandtech.com/doci/16930/1068852593%20-%20WM_678x452.jpg", "tags": {"cpus": {"item_id": "3426048286", "tag": "cpus"}, "interconnects": {"item_id": "3426048286", "tag": "interconnects"}, "semiconductors": {"item_id": "3426048286", "tag": "semiconductors"}}, "authors": {"113743849": {"item_id": "3426048286", "author_id": "113743849", "name": "Dr. Ian Cutress", "url": "https://www.anandtech.com/Author/140"}}, "image": {"item_id": "3426048286", "src": "https://images.anandtech.com/doci/16930/Slide%201%20%20-%20PtP23.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3426048286", "image_id": "1", "src": "https://images.anandtech.com/doci/16930/Slide%201%20%20-%20PtP23.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3426048286", "image_id": "2", "src": "https://images.anandtech.com/doci/16930/Slide%202%20-%204%20Elements%20Ring%20AtA.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3426048286", "image_id": "3", "src": "https://images.anandtech.com/doci/16930/Slide%203%20-%20Bidirectional%20Ring.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3426048286", "image_id": "4", "src": "https://images.anandtech.com/doci/16930/Slide%204%20-%206%20Elements.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "3426048286", "image_id": "5", "src": "https://images.anandtech.com/doci/16930/Slide%205%20-%2010%20element%20ring.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "3426048286", "image_id": "6", "src": "https://images.anandtech.com/doci/16930/Slide%207%20-%20Twisted%20Hypercube.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "7": {"item_id": "3426048286", "image_id": "7", "src": "https://images.anandtech.com/doci/16930/Slide%206%20-%20Mesh.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "8": {"item_id": "3426048286", "image_id": "8", "src": "https://images.anandtech.com/doci/16930/Slide%209%20-%20Butterdonut.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "9": {"item_id": "3426048286", "image_id": "9", "src": "https://images.anandtech.com/doci/16930/Slide%2010%20-%20Switching%20Crossbar.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "10": {"item_id": "3426048286", "image_id": "10", "src": "https://images.anandtech.com/doci/16930/AMDSlide.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "11": {"item_id": "3426048286", "image_id": "11", "src": "https://images.anandtech.com/doci/16930/v4_24coresHCC.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "12": {"item_id": "3426048286", "image_id": "12", "src": "https://images.anandtech.com/doci/16930/Slide%2012%20-%20AMD%20EPYC.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "13": {"item_id": "3426048286", "image_id": "13", "src": "https://images.anandtech.com/doci/16930/AMDIODie.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "14": {"item_id": "3426048286", "image_id": "14", "src": "https://images.anandtech.com/doci/16930/Slide%2013%20-%20Bisected%20Rings.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "15": {"item_id": "3426048286", "image_id": "15", "src": "https://images.anandtech.com/doci/16930/Slide%2014%20-%20ChipPlus.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "16": {"item_id": "3426048286", "image_id": "16", "src": "https://images.anandtech.com/doci/16930/Slide%2015%20-%20ChipPlusPlus.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "AnandTech", "logo": "https://logo.clearbit.com/anandtech.com?size=800", "greyscale_logo": "https://logo.clearbit.com/anandtech.com?size=800&greyscale=true"}, "listen_duration_estimate": 917}, "3862985644": {"item_id": "3862985644", "resolved_id": "3862985644", "given_url": "https://venturebeat.com/ai/google-dives-into-the-supercomputer-game-knitting-together-purpose-built-gpus-for-llm-training/", "given_title": "Google dives into the ‘supercomputer’ game by knitting together purpose-bui", "favorite": "0", "status": "1", "time_added": "1683743169", "time_updated": "1683897436", "time_read": "1683897436", "time_favorited": "0", "sort_id": 18, "resolved_title": "Google dives into the ‘supercomputer’ game by knitting together purpose-built GPUs for large language model training", "resolved_url": "https://venturebeat.com/ai/google-dives-into-the-supercomputer-game-knitting-together-purpose-built-gpus-for-llm-training/", "excerpt": "Join top executives in San Francisco on July 11-12, to hear how leaders are integrating and optimizing AI investments for success. Learn More", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "643", "lang": "en", "time_to_read": 3, "amp_url": "https://venturebeat.com/ai/google-dives-into-the-supercomputer-game-knitting-together-purpose-built-gpus-for-llm-training/amp/", "top_image_url": "https://venturebeat.com/wp-content/uploads/2022/12/VB_dictionary-page_romain-vignes-ywqa9IZB-dU-unsplash.jpg?w=1200&strip=all", "tags": {"gpus": {"item_id": "3862985644", "tag": "gpus"}, "interconnects": {"item_id": "3862985644", "tag": "interconnects"}, "llms": {"item_id": "3862985644", "tag": "llms"}, "semiconductors": {"item_id": "3862985644", "tag": "semiconductors"}}, "authors": {"144717245": {"item_id": "3862985644", "author_id": "144717245", "name": "Peter Wayner", "url": "https://venturebeat.com/author/Peter%20Wayner/"}}, "image": {"item_id": "3862985644", "src": "https://venturebeat.com/wp-content/uploads/2022/12/VB_dictionary-page_romain-vignes-ywqa9IZB-dU-unsplash.jpg?fit=750%2C498&strip=all", "width": "750", "height": "498"}, "images": {"1": {"item_id": "3862985644", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2022/12/VB_dictionary-page_romain-vignes-ywqa9IZB-dU-unsplash.jpg?fit=750%2C498&strip=all", "width": "750", "height": "498", "credit": "Image   Jeremy Bishop on Unsplash", "caption": "Image Credit: Photo by Jeremy Bishop on Unsplash"}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 249}, "3937086025": {"item_id": "3937086025", "resolved_id": "3937086025", "given_url": "https://venturebeat.com/ai/intel-unveils-glass-substrates-for-chips-to-advance-moores-law/", "given_title": "Intel unveils glass substrates for chips to advance Moore’s Law", "favorite": "0", "status": "1", "time_added": "1695122113", "time_updated": "1708191409", "time_read": "1695142744", "time_favorited": "0", "sort_id": 19, "resolved_title": "Intel unveils glass substrates for chips to advance Moore’s Law", "resolved_url": "https://venturebeat.com/ai/intel-unveils-glass-substrates-for-chips-to-advance-moores-law/", "excerpt": "We're thrilled to announce the return of GamesBeat Next, hosted in San Francisco this October, where we will explore the theme of \"Playing the Edge.\" Apply to speak here and learn more about sponsorship opportunities here.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1685", "lang": "en", "time_to_read": 8, "top_image_url": "https://venturebeat.com/wp-content/uploads/2023/09/intel-glass-4.jpg?w=1200&strip=all", "tags": {"interconnects": {"item_id": "3937086025", "tag": "interconnects"}, "semiconductors": {"item_id": "3937086025", "tag": "semiconductors"}}, "authors": {"38297534": {"item_id": "3937086025", "author_id": "38297534", "name": "Dean Takahashi", "url": "https://venturebeat.com/author/dean-takahashi/"}}, "image": {"item_id": "3937086025", "src": "https://venturebeat.com/wp-content/uploads/2023/09/intel-glass-4.jpg?fit=750%2C499&strip=all", "width": "750", "height": "499"}, "images": {"1": {"item_id": "3937086025", "image_id": "1", "src": "https://venturebeat.com/wp-content/uploads/2023/09/intel-glass-4.jpg?fit=750%2C499&strip=all", "width": "750", "height": "499", "credit": "", "caption": "Intel is using glass substrates to speed up chip communication.Image Credit: Intel"}}, "domain_metadata": {"name": "VentureBeat", "logo": "https://logo.clearbit.com/venturebeat.com?size=800", "greyscale_logo": "https://logo.clearbit.com/venturebeat.com?size=800&greyscale=true"}, "listen_duration_estimate": 652}, "3840817734": {"item_id": "3840817734", "resolved_id": "3840817734", "given_url": "https://semiwiki.com/artificial-intelligence/326727-interconnect-under-the-spotlight-as-core-counts-accelerate/", "given_title": "Interconnect Under the Spotlight as Core Counts Accelerate - SemiWiki", "favorite": "0", "status": "1", "time_added": "1680791920", "time_updated": "1680810068", "time_read": "1680810068", "time_favorited": "0", "sort_id": 20, "resolved_title": "Interconnect Under the Spotlight as Core Counts Accelerate", "resolved_url": "https://semiwiki.com/artificial-intelligence/326727-interconnect-under-the-spotlight-as-core-counts-accelerate/", "excerpt": "In the march to more capable, faster, smaller, and lower power systems, Moore’s Law gave software a free ride for over 30 years or so purely on semiconductor process evolution.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "740", "lang": "en", "time_to_read": 3, "top_image_url": "https://semiwiki.com/wp-content/uploads/2023/03/Core-counts-min.png", "tags": {"cpus": {"item_id": "3840817734", "tag": "cpus"}, "interconnects": {"item_id": "3840817734", "tag": "interconnects"}, "semiconductors": {"item_id": "3840817734", "tag": "semiconductors"}}, "authors": {"112109671": {"item_id": "3840817734", "author_id": "112109671", "name": "Bernard Murphy", "url": "https://semiwiki.com/author/bernard-murphy/"}}, "image": {"item_id": "3840817734", "src": "https://semiwiki.com/wp-content/uploads/2023/03/Core-counts-min.png", "width": "936", "height": "554"}, "images": {"1": {"item_id": "3840817734", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2023/03/Core-counts-min.png", "width": "936", "height": "554", "credit": "", "caption": ""}}, "listen_duration_estimate": 286}, "3759840258": {"item_id": "3759840258", "resolved_id": "3759840258", "given_url": "https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/", "given_title": "Just How Bad Is CXL Memory Latency?", "favorite": "0", "status": "1", "time_added": "1670267616", "time_updated": "1670330915", "time_read": "1670330915", "time_favorited": "0", "sort_id": 21, "resolved_title": "Just How Bad Is CXL Memory Latency?", "resolved_url": "https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/", "excerpt": "Conventional wisdom says that trying to attach system memory to the PCI-Express bus is a bad idea if you care at all about latency. The further the memory is from the CPU, the higher the latency gets, which is why memory DIMMs are usually crammed as close to the socket as possible.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1203", "lang": "en", "time_to_read": 5, "amp_url": "https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2021/10/memory-stricks-logo-scaled.jpg", "tags": {"interconnects": {"item_id": "3759840258", "tag": "interconnects"}, "semiconductor-memory": {"item_id": "3759840258", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3759840258", "tag": "semiconductors"}}, "authors": {"168341981": {"item_id": "3759840258", "author_id": "168341981", "name": "Tobias Mann", "url": "https://www.nextplatform.com/author/tobias/"}}, "image": {"item_id": "3759840258", "src": "https://tpmn.wpenginepowered.com/wp-content/uploads/2021/10/memory-stricks-logo-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3759840258", "image_id": "1", "src": "https://tpmn.wpenginepowered.com/wp-content/uploads/2021/10/memory-stricks-logo-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 466}, "3790118818": {"item_id": "3790118818", "resolved_id": "3790118818", "given_url": "https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc/", "given_title": "More CPU Cores Isn’t Always Better, Especially In HPC", "favorite": "0", "status": "1", "time_added": "1674160687", "time_updated": "1674179544", "time_read": "1674179543", "time_favorited": "0", "sort_id": 22, "resolved_title": "More CPU Cores Isn’t Always Better, Especially In HPC", "resolved_url": "https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc/", "excerpt": "If a few cores are good, then a lot of cores ought to be better. But when it comes to HPC this isn’t always the case, despite what the Top500 ranking – which is stacked with 64-core Epycs – would lead you to believe.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1955", "lang": "en", "time_to_read": 9, "amp_url": "https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2023/01/sea-of-cores-logo-1024x1024.jpg", "tags": {"cpus": {"item_id": "3790118818", "tag": "cpus"}, "hpc": {"item_id": "3790118818", "tag": "hpc"}, "interconnects": {"item_id": "3790118818", "tag": "interconnects"}, "semiconductors": {"item_id": "3790118818", "tag": "semiconductors"}}, "authors": {"168341981": {"item_id": "3790118818", "author_id": "168341981", "name": "Tobias Mann", "url": "https://www.nextplatform.com/author/tobias/"}}, "image": {"item_id": "3790118818", "src": "https://www.nextplatform.com/wp-content/uploads/2023/01/sea-of-cores-logo-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3790118818", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2023/01/sea-of-cores-logo-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 757}, "3890517652": {"item_id": "3890517652", "resolved_id": "3890517652", "given_url": "https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl/", "given_title": "Panmnesia speeds up vector search with CXL", "favorite": "1", "status": "1", "time_added": "1687286332", "time_updated": "1687293482", "time_read": "1687293482", "time_favorited": "1687293482", "sort_id": 23, "resolved_title": "Panmnesia speeds up vector search with CXL", "resolved_url": "https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl/", "excerpt": "Panmnesia claims to have devised CXL-based vector search methods up to 110x faster than current best practices. The Korean startup has developed CXL-ANNS (CXL – Approximate Nearest Neighbor Search), an AI vector search system that loads billion point vector search data sets into CXL 3.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "585", "lang": "", "top_image_url": "https://blocksandfiles.com/wp-content/uploads/2023/06/Panmnesia-CEO-teaser.jpg", "tags": {"interconnects": {"item_id": "3890517652", "tag": "interconnects"}, "semiconductor-memory": {"item_id": "3890517652", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3890517652", "tag": "semiconductors"}}, "authors": {"96593760": {"item_id": "3890517652", "author_id": "96593760", "name": "Chris Mellor", "url": "https://blocksandfiles.com/author/chris-mellor/"}}, "image": {"item_id": "3890517652", "src": "https://blocksandfiles.com/wp-content/uploads/2023/06/Myoungsoo-Jung.jpg", "width": "274", "height": "325"}, "images": {"1": {"item_id": "3890517652", "image_id": "1", "src": "https://blocksandfiles.com/wp-content/uploads/2023/06/Myoungsoo-Jung.jpg", "width": "274", "height": "325", "credit": "", "caption": "Myoungsoo Jung"}}, "listen_duration_estimate": 226}, "3646244380": {"item_id": "3646244380", "resolved_id": "3646244380", "given_url": "https://arstechnica.com/gadgets/2022/06/months-after-finalizing-pcie-6-0-pci-sig-looks-to-double-speeds-again-with-pcie-7-0/", "given_title": "PCI Express 7.0 standard provides eight times the bandwidth of today’s conn", "favorite": "0", "status": "1", "time_added": "1656013389", "time_updated": "1656013435", "time_read": "1656013435", "time_favorited": "0", "sort_id": 24, "resolved_title": "PCI Express 7.0 standard provides eight times the bandwidth of today’s connections", "resolved_url": "https://arstechnica.com/gadgets/2022/06/months-after-finalizing-pcie-6-0-pci-sig-looks-to-double-speeds-again-with-pcie-7-0/", "excerpt": "The group responsible for developing and updating the PCI Express standard, the PCI-SIG, aims to update that standard roughly every three years. Version 6.0 was released earlier this year, and the group has announced that PCIe version 7.0 is currently on track to be finalized sometime in 2025.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "361", "lang": "en", "top_image_url": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/pci7-1-640x449.jpeg", "tags": {"interconnects": {"item_id": "3646244380", "tag": "interconnects"}, "semiconductors": {"item_id": "3646244380", "tag": "semiconductors"}}, "authors": {"62059110": {"item_id": "3646244380", "author_id": "62059110", "name": "Andrew Cunningham", "url": "https://arstechnica.com/author/andrew_cunningham/"}}, "image": {"item_id": "3646244380", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/pci7-1-800x561.jpeg", "width": "640", "height": "449"}, "images": {"1": {"item_id": "3646244380", "image_id": "1", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/pci7-1-800x561.jpeg", "width": "640", "height": "449", "credit": "PCI-SIG", "caption": "Doubling PCIe bandwidth every three years means lots and lots of bandwidth for next-generation accessories."}, "2": {"item_id": "3646244380", "image_id": "2", "src": "https://cdn.arstechnica.net/wp-content/uploads/2022/06/pci7-2.jpeg", "width": "980", "height": "551", "credit": "PCI-SIG", "caption": "Enlarge / Putting PCIe 7.0's speed increases in context. Today's SSDs and GPUs mostly use PCIe 4.0, and PCIe 5.0 is just beginning to be adopted by newer PCs."}}, "domain_metadata": {"name": "Ars Technica", "logo": "https://logo.clearbit.com/arstechnica.com?size=800", "greyscale_logo": "https://logo.clearbit.com/arstechnica.com?size=800&greyscale=true"}, "listen_duration_estimate": 140}, "3841256460": {"item_id": "3841256460", "resolved_id": "3841256460", "given_url": "https://www.digitimes.com/news/a20230406PD220/fo-wafer-level-packaging-ic-manufacturing-packaging-samsung.html", "given_title": "Samsung steps up fan-out wafer-level packaging deployment", "favorite": "0", "status": "1", "time_added": "1680864907", "time_updated": "1680869697", "time_read": "1680869696", "time_favorited": "0", "sort_id": 25, "resolved_title": "Samsung steps up fan-out wafer-level packaging deployment", "resolved_url": "https://www.digitimes.com/news/a20230406PD220/fo-wafer-level-packaging-ic-manufacturing-packaging-samsung.html", "excerpt": "Samsung Electronics has stepped up its deployment in the fan-out (FO) wafer-level packaging segment with plans to set up related production lines in Japan, according to industry sources.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "378", "lang": "en", "top_image_url": "https://img.digitimes.com/newsshow/20230406pd220_files/2_b.jpg", "tags": {"interconnects": {"item_id": "3841256460", "tag": "interconnects"}, "packaging": {"item_id": "3841256460", "tag": "packaging"}, "semiconductors": {"item_id": "3841256460", "tag": "semiconductors"}}, "image": {"item_id": "3841256460", "src": "https://img.digitimes.com/newsshow/20230406pd220_files/2_b.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3841256460", "image_id": "1", "src": "https://img.digitimes.com/newsshow/20230406pd220_files/2_b.jpg", "width": "0", "height": "0", "credit": "DIGITIMES", "caption": ""}}, "listen_duration_estimate": 146}, "4017463431": {"item_id": "4017463431", "resolved_id": "4017463431", "given_url": "https://www.nextplatform.com/2024/03/04/synopsys-shepards-circuits-towards-1-6t-ethernet/", "given_title": "Synopsys Shepards Circuits Towards 1.6T Ethernet", "favorite": "0", "status": "1", "time_added": "1709569898", "time_updated": "1709592451", "time_read": "1709592451", "time_favorited": "0", "sort_id": 26, "resolved_title": "Synopsys Shepards Circuits Towards 1.6T Ethernet", "resolved_url": "https://www.nextplatform.com/2024/03/04/synopsys-shepards-circuits-towards-1-6t-ethernet/", "excerpt": "The Ethernet roadmap has had a few bumps and potholes in the four and a half decades since the 10M generation was first published in 1980.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1122", "lang": "en", "time_to_read": 5, "amp_url": "https://www.nextplatform.com/2024/03/04/synopsys-shepards-circuits-towards-1-6t-ethernet/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2022/06/network-switch-logo-scaled.jpg", "tags": {"interconnects": {"item_id": "4017463431", "tag": "interconnects"}, "semiconductors": {"item_id": "4017463431", "tag": "semiconductors"}}, "authors": {"63639129": {"item_id": "4017463431", "author_id": "63639129", "name": "Jeffrey Burt", "url": "https://www.nextplatform.com/author/jeffrey/"}}, "image": {"item_id": "4017463431", "src": "https://www.nextplatform.com/wp-content/uploads/2022/06/network-switch-logo-1030x438.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "4017463431", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2022/06/network-switch-logo-1030x438.jpg", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "4017463431", "image_id": "2", "src": "http://www.nextplatform.com/wp-content/uploads/2024/03/Synopsys-ethernet-map.png", "width": "1365", "height": "663", "credit": "", "caption": ""}, "3": {"item_id": "4017463431", "image_id": "3", "src": "http://www.nextplatform.com/wp-content/uploads/2024/03/Synopsys-1.6T.png", "width": "1208", "height": "652", "credit": "", "caption": ""}, "4": {"item_id": "4017463431", "image_id": "4", "src": "http://www.nextplatform.com/wp-content/uploads/2024/03/Synopsys-IP.jpg", "width": "885", "height": "457", "credit": "", "caption": ""}}, "listen_duration_estimate": 434}, "3839438782": {"item_id": "3839438782", "resolved_id": "3839438782", "given_url": "https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made/", "given_title": "The Most Complex Chip Ever Made?", "favorite": "0", "status": "1", "time_added": "1680629450", "time_updated": "1680656923", "time_read": "1680656923", "time_favorited": "0", "sort_id": 27, "resolved_title": "The Most Complex Chip Ever Made?", "resolved_url": "https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made/", "excerpt": "Historically Intel put all its cumulative chip knowledge to work advancing Moore’s Law and applying those learnings to its future CPUs. Today, some of those advanced processors are destined for the forthcoming “Aurora” supercomputer at Argonne National Laboratory.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "980", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1024x1024.png", "tags": {"chip-design": {"item_id": "3839438782", "tag": "chip-design"}, "interconnects": {"item_id": "3839438782", "tag": "interconnects"}, "semiconductors": {"item_id": "3839438782", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3839438782", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3839438782", "src": "https://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1030x438.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3839438782", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1030x438.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3839438782", "image_id": "2", "src": "http://www.nextplatform.com/wp-content/uploads/2023/04/intel-pvc-team.jpg", "width": "800", "height": "498", "credit": "", "caption": ""}}, "listen_duration_estimate": 379}}, "error": nil, "search_meta": {"search_type": "normal"}, "since": 1709934693}