# Benchmark "faults\fault_STATE_REG_0___true_8_frames" written by ABC on Tue Dec 06 01:11:11 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
n73         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n74         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n75         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, n74 )
n76         = LUT 0x2 ( CONT_EQL_00, n75 )
n77         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n74 )
n78         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n79         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n80         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n81         = LUT 0x4 ( EQL_00, n80 )
n82         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n83         = LUT 0x1 ( n79, n81 )
n84         = LUT 0x4 ( n82, n83 )
n85         = LUT 0x1 ( n77, n82 )
n86         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n87         = LUT 0x2 ( n77, n86 )
n88         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n82 )
n89         = LUT 0x1 ( n81, n88 )
n90         = LUT 0x2 ( EQL_00, n73 )
n91         = LUT 0x4 ( n78, n90 )
n92         = LUT 0x2 ( n77, n84 )
n93         = LUT 0x1 ( n84, EQL_01 )
n94         = LUT 0x4 ( n77, n93 )
n95         = LUT 0x2 ( CONT_EQL_01, n94 )
n96         = LUT 0x2 ( n77, n93 )
n97         = LUT 0x4 ( n77, n84 )
n98         = LUT 0x1 ( n77, n84 )
n99         = LUT 0x8 ( n77, n84 )
n100        = LUT 0x4 ( EQL_01, n99 )
n101        = LUT 0x4 ( n84, EQL_01 )
n102        = LUT 0x1 ( n98, n100 )
n103        = LUT 0x4 ( n101, n102 )
n104        = LUT 0x1 ( n96, n101 )
n105        = LUT 0x8 ( n84, EQL_01 )
n106        = LUT 0x2 ( n96, n105 )
n107        = LUT 0x8 ( n77, n101 )
n108        = LUT 0x1 ( n100, n107 )
n109        = LUT 0x2 ( EQL_01, n92 )
n110        = LUT 0x4 ( n97, n109 )
n111        = LUT 0x2 ( n96, n103 )
n112        = LUT 0x1 ( n103, EQL_02 )
n113        = LUT 0x4 ( n96, n112 )
n114        = LUT 0x2 ( CONT_EQL_02, n113 )
n115        = LUT 0x2 ( n96, n112 )
n116        = LUT 0x4 ( n96, n103 )
n117        = LUT 0x1 ( n96, n103 )
n118        = LUT 0x8 ( n96, n103 )
n119        = LUT 0x4 ( EQL_02, n118 )
n120        = LUT 0x4 ( n103, EQL_02 )
n121        = LUT 0x1 ( n117, n119 )
n122        = LUT 0x4 ( n120, n121 )
n123        = LUT 0x1 ( n115, n120 )
n124        = LUT 0x8 ( n103, EQL_02 )
n125        = LUT 0x2 ( n115, n124 )
n126        = LUT 0x8 ( n96, n120 )
n127        = LUT 0x1 ( n119, n126 )
n128        = LUT 0x2 ( EQL_02, n111 )
n129        = LUT 0x4 ( n116, n128 )
n130        = LUT 0x2 ( n115, n122 )
n131        = LUT 0x1 ( n122, EQL_03 )
n132        = LUT 0x4 ( n115, n131 )
n133        = LUT 0x2 ( CONT_EQL_03, n132 )
n134        = LUT 0x2 ( n115, n131 )
n135        = LUT 0x4 ( n115, n122 )
n136        = LUT 0x1 ( n115, n122 )
n137        = LUT 0x8 ( n115, n122 )
n138        = LUT 0x4 ( EQL_03, n137 )
n139        = LUT 0x4 ( n122, EQL_03 )
n140        = LUT 0x1 ( n136, n138 )
n141        = LUT 0x4 ( n139, n140 )
n142        = LUT 0x1 ( n134, n139 )
n143        = LUT 0x8 ( n122, EQL_03 )
n144        = LUT 0x2 ( n134, n143 )
n145        = LUT 0x8 ( n115, n139 )
n146        = LUT 0x1 ( n138, n145 )
n147        = LUT 0x2 ( EQL_03, n130 )
n148        = LUT 0x4 ( n135, n147 )
n149        = LUT 0x2 ( n134, n141 )
n150        = LUT 0x1 ( n141, EQL_04 )
n151        = LUT 0x4 ( n134, n150 )
n152        = LUT 0x2 ( CONT_EQL_04, n151 )
n153        = LUT 0x2 ( n134, n150 )
n154        = LUT 0x4 ( n134, n141 )
n155        = LUT 0x1 ( n134, n141 )
n156        = LUT 0x8 ( n134, n141 )
n157        = LUT 0x4 ( EQL_04, n156 )
n158        = LUT 0x4 ( n141, EQL_04 )
n159        = LUT 0x1 ( n155, n157 )
n160        = LUT 0x4 ( n158, n159 )
n161        = LUT 0x1 ( n153, n158 )
n162        = LUT 0x8 ( n141, EQL_04 )
n163        = LUT 0x2 ( n153, n162 )
n164        = LUT 0x8 ( n134, n158 )
n165        = LUT 0x1 ( n157, n164 )
n166        = LUT 0x2 ( EQL_04, n149 )
n167        = LUT 0x4 ( n154, n166 )
n168        = LUT 0x2 ( n153, n160 )
n169        = LUT 0x1 ( n160, EQL_05 )
n170        = LUT 0x4 ( n153, n169 )
n171        = LUT 0x2 ( CONT_EQL_05, n170 )
n172        = LUT 0x2 ( n153, n169 )
n173        = LUT 0x4 ( n153, n160 )
n174        = LUT 0x1 ( n153, n160 )
n175        = LUT 0x8 ( n153, n160 )
n176        = LUT 0x4 ( EQL_05, n175 )
n177        = LUT 0x4 ( n160, EQL_05 )
n178        = LUT 0x1 ( n174, n176 )
n179        = LUT 0x4 ( n177, n178 )
n180        = LUT 0x1 ( n172, n177 )
n181        = LUT 0x8 ( n160, EQL_05 )
n182        = LUT 0x2 ( n172, n181 )
n183        = LUT 0x8 ( n153, n177 )
n184        = LUT 0x1 ( n176, n183 )
n185        = LUT 0x2 ( EQL_05, n168 )
n186        = LUT 0x4 ( n173, n185 )
n187        = LUT 0x2 ( n172, n179 )
n188        = LUT 0x1 ( n179, EQL_06 )
n189        = LUT 0x4 ( n172, n188 )
n190        = LUT 0x2 ( CONT_EQL_06, n189 )
n191        = LUT 0x2 ( n172, n188 )
n192        = LUT 0x4 ( n172, n179 )
n193        = LUT 0x8 ( n172, n179 )
n194        = LUT 0x4 ( EQL_06, n193 )
n195        = LUT 0x4 ( n179, EQL_06 )
n196        = LUT 0x1 ( n191, n195 )
n197        = LUT 0x8 ( n179, EQL_06 )
n198        = LUT 0x2 ( n191, n197 )
n199        = LUT 0x8 ( n172, n195 )
n200        = LUT 0x1 ( n194, n199 )
n201        = LUT 0x2 ( EQL_06, n187 )
n202        = LUT 0x4 ( n192, n201 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n85 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n87 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n89 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n91 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( n76 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x1 ( n76 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n104 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n106 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n108 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n110 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( n95 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x1 ( n95 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n123 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n125 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n127 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n129 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( n114 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x1 ( n114 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n142 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n144 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n146 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n148 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( n133 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x1 ( n133 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n161 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n163 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n165 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n167 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( n152 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x1 ( n152 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n180 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n182 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n184 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n186 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( n171 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x1 ( n171 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n196 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n198 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n200 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n202 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( n190 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x1 ( n190 )
