// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module subconv_1x1_16_p (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        weight_0_V_address0,
        weight_0_V_ce0,
        weight_0_V_q0,
        weight_1_V_address0,
        weight_1_V_ce0,
        weight_1_V_q0,
        weight_2_V_address0,
        weight_2_V_ce0,
        weight_2_V_q0,
        weight_3_V_address0,
        weight_3_V_ce0,
        weight_3_V_q0,
        weight_4_V_address0,
        weight_4_V_ce0,
        weight_4_V_q0,
        weight_5_V_address0,
        weight_5_V_ce0,
        weight_5_V_q0,
        weight_6_V_address0,
        weight_6_V_ce0,
        weight_6_V_q0,
        weight_7_V_address0,
        weight_7_V_ce0,
        weight_7_V_q0,
        bias_V_address0,
        bias_V_ce0,
        bias_V_q0,
        buffer1_1_24_16x16_p_7_address0,
        buffer1_1_24_16x16_p_7_ce0,
        buffer1_1_24_16x16_p_7_we0,
        buffer1_1_24_16x16_p_7_d0,
        buffer1_1_24_16x16_p_7_q0,
        buffer1_1_24_16x16_p_7_address1,
        buffer1_1_24_16x16_p_7_ce1,
        buffer1_1_24_16x16_p_7_we1,
        buffer1_1_24_16x16_p_7_d1,
        buffer1_1_24_16x16_p_6_address0,
        buffer1_1_24_16x16_p_6_ce0,
        buffer1_1_24_16x16_p_6_we0,
        buffer1_1_24_16x16_p_6_d0,
        buffer1_1_24_16x16_p_6_q0,
        buffer1_1_24_16x16_p_6_address1,
        buffer1_1_24_16x16_p_6_ce1,
        buffer1_1_24_16x16_p_6_we1,
        buffer1_1_24_16x16_p_6_d1,
        buffer1_1_24_16x16_p_5_address0,
        buffer1_1_24_16x16_p_5_ce0,
        buffer1_1_24_16x16_p_5_we0,
        buffer1_1_24_16x16_p_5_d0,
        buffer1_1_24_16x16_p_5_q0,
        buffer1_1_24_16x16_p_5_address1,
        buffer1_1_24_16x16_p_5_ce1,
        buffer1_1_24_16x16_p_5_we1,
        buffer1_1_24_16x16_p_5_d1,
        buffer1_1_24_16x16_p_4_address0,
        buffer1_1_24_16x16_p_4_ce0,
        buffer1_1_24_16x16_p_4_we0,
        buffer1_1_24_16x16_p_4_d0,
        buffer1_1_24_16x16_p_4_q0,
        buffer1_1_24_16x16_p_4_address1,
        buffer1_1_24_16x16_p_4_ce1,
        buffer1_1_24_16x16_p_4_we1,
        buffer1_1_24_16x16_p_4_d1,
        buffer1_1_24_16x16_p_3_address0,
        buffer1_1_24_16x16_p_3_ce0,
        buffer1_1_24_16x16_p_3_we0,
        buffer1_1_24_16x16_p_3_d0,
        buffer1_1_24_16x16_p_3_q0,
        buffer1_1_24_16x16_p_3_address1,
        buffer1_1_24_16x16_p_3_ce1,
        buffer1_1_24_16x16_p_3_we1,
        buffer1_1_24_16x16_p_3_d1,
        buffer1_1_24_16x16_p_2_address0,
        buffer1_1_24_16x16_p_2_ce0,
        buffer1_1_24_16x16_p_2_we0,
        buffer1_1_24_16x16_p_2_d0,
        buffer1_1_24_16x16_p_2_q0,
        buffer1_1_24_16x16_p_2_address1,
        buffer1_1_24_16x16_p_2_ce1,
        buffer1_1_24_16x16_p_2_we1,
        buffer1_1_24_16x16_p_2_d1,
        buffer1_1_24_16x16_p_1_address0,
        buffer1_1_24_16x16_p_1_ce0,
        buffer1_1_24_16x16_p_1_we0,
        buffer1_1_24_16x16_p_1_d0,
        buffer1_1_24_16x16_p_1_q0,
        buffer1_1_24_16x16_p_1_address1,
        buffer1_1_24_16x16_p_1_ce1,
        buffer1_1_24_16x16_p_1_we1,
        buffer1_1_24_16x16_p_1_d1,
        buffer1_1_24_16x16_p_address0,
        buffer1_1_24_16x16_p_ce0,
        buffer1_1_24_16x16_p_we0,
        buffer1_1_24_16x16_p_d0,
        buffer1_1_24_16x16_p_q0,
        buffer1_1_24_16x16_p_address1,
        buffer1_1_24_16x16_p_ce1,
        buffer1_1_24_16x16_p_we1,
        buffer1_1_24_16x16_p_d1
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_pp0_stage0 = 14'd2;
parameter    ap_ST_fsm_state5 = 14'd4;
parameter    ap_ST_fsm_state6 = 14'd8;
parameter    ap_ST_fsm_state7 = 14'd16;
parameter    ap_ST_fsm_state8 = 14'd32;
parameter    ap_ST_fsm_state9 = 14'd64;
parameter    ap_ST_fsm_state10 = 14'd128;
parameter    ap_ST_fsm_state11 = 14'd256;
parameter    ap_ST_fsm_state12 = 14'd512;
parameter    ap_ST_fsm_state13 = 14'd1024;
parameter    ap_ST_fsm_state14 = 14'd2048;
parameter    ap_ST_fsm_pp1_stage0 = 14'd4096;
parameter    ap_ST_fsm_state19 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] input_V_address0;
output   input_V_ce0;
input  [7:0] input_V_q0;
output  [6:0] weight_0_V_address0;
output   weight_0_V_ce0;
input  [7:0] weight_0_V_q0;
output  [6:0] weight_1_V_address0;
output   weight_1_V_ce0;
input  [7:0] weight_1_V_q0;
output  [6:0] weight_2_V_address0;
output   weight_2_V_ce0;
input  [7:0] weight_2_V_q0;
output  [6:0] weight_3_V_address0;
output   weight_3_V_ce0;
input  [7:0] weight_3_V_q0;
output  [6:0] weight_4_V_address0;
output   weight_4_V_ce0;
input  [7:0] weight_4_V_q0;
output  [6:0] weight_5_V_address0;
output   weight_5_V_ce0;
input  [7:0] weight_5_V_q0;
output  [6:0] weight_6_V_address0;
output   weight_6_V_ce0;
input  [7:0] weight_6_V_q0;
output  [6:0] weight_7_V_address0;
output   weight_7_V_ce0;
input  [7:0] weight_7_V_q0;
output  [4:0] bias_V_address0;
output   bias_V_ce0;
input  [7:0] bias_V_q0;
output  [9:0] buffer1_1_24_16x16_p_7_address0;
output   buffer1_1_24_16x16_p_7_ce0;
output   buffer1_1_24_16x16_p_7_we0;
output  [7:0] buffer1_1_24_16x16_p_7_d0;
input  [7:0] buffer1_1_24_16x16_p_7_q0;
output  [9:0] buffer1_1_24_16x16_p_7_address1;
output   buffer1_1_24_16x16_p_7_ce1;
output   buffer1_1_24_16x16_p_7_we1;
output  [7:0] buffer1_1_24_16x16_p_7_d1;
output  [9:0] buffer1_1_24_16x16_p_6_address0;
output   buffer1_1_24_16x16_p_6_ce0;
output   buffer1_1_24_16x16_p_6_we0;
output  [7:0] buffer1_1_24_16x16_p_6_d0;
input  [7:0] buffer1_1_24_16x16_p_6_q0;
output  [9:0] buffer1_1_24_16x16_p_6_address1;
output   buffer1_1_24_16x16_p_6_ce1;
output   buffer1_1_24_16x16_p_6_we1;
output  [7:0] buffer1_1_24_16x16_p_6_d1;
output  [9:0] buffer1_1_24_16x16_p_5_address0;
output   buffer1_1_24_16x16_p_5_ce0;
output   buffer1_1_24_16x16_p_5_we0;
output  [7:0] buffer1_1_24_16x16_p_5_d0;
input  [7:0] buffer1_1_24_16x16_p_5_q0;
output  [9:0] buffer1_1_24_16x16_p_5_address1;
output   buffer1_1_24_16x16_p_5_ce1;
output   buffer1_1_24_16x16_p_5_we1;
output  [7:0] buffer1_1_24_16x16_p_5_d1;
output  [9:0] buffer1_1_24_16x16_p_4_address0;
output   buffer1_1_24_16x16_p_4_ce0;
output   buffer1_1_24_16x16_p_4_we0;
output  [7:0] buffer1_1_24_16x16_p_4_d0;
input  [7:0] buffer1_1_24_16x16_p_4_q0;
output  [9:0] buffer1_1_24_16x16_p_4_address1;
output   buffer1_1_24_16x16_p_4_ce1;
output   buffer1_1_24_16x16_p_4_we1;
output  [7:0] buffer1_1_24_16x16_p_4_d1;
output  [9:0] buffer1_1_24_16x16_p_3_address0;
output   buffer1_1_24_16x16_p_3_ce0;
output   buffer1_1_24_16x16_p_3_we0;
output  [7:0] buffer1_1_24_16x16_p_3_d0;
input  [7:0] buffer1_1_24_16x16_p_3_q0;
output  [9:0] buffer1_1_24_16x16_p_3_address1;
output   buffer1_1_24_16x16_p_3_ce1;
output   buffer1_1_24_16x16_p_3_we1;
output  [7:0] buffer1_1_24_16x16_p_3_d1;
output  [9:0] buffer1_1_24_16x16_p_2_address0;
output   buffer1_1_24_16x16_p_2_ce0;
output   buffer1_1_24_16x16_p_2_we0;
output  [7:0] buffer1_1_24_16x16_p_2_d0;
input  [7:0] buffer1_1_24_16x16_p_2_q0;
output  [9:0] buffer1_1_24_16x16_p_2_address1;
output   buffer1_1_24_16x16_p_2_ce1;
output   buffer1_1_24_16x16_p_2_we1;
output  [7:0] buffer1_1_24_16x16_p_2_d1;
output  [9:0] buffer1_1_24_16x16_p_1_address0;
output   buffer1_1_24_16x16_p_1_ce0;
output   buffer1_1_24_16x16_p_1_we0;
output  [7:0] buffer1_1_24_16x16_p_1_d0;
input  [7:0] buffer1_1_24_16x16_p_1_q0;
output  [9:0] buffer1_1_24_16x16_p_1_address1;
output   buffer1_1_24_16x16_p_1_ce1;
output   buffer1_1_24_16x16_p_1_we1;
output  [7:0] buffer1_1_24_16x16_p_1_d1;
output  [9:0] buffer1_1_24_16x16_p_address0;
output   buffer1_1_24_16x16_p_ce0;
output   buffer1_1_24_16x16_p_we0;
output  [7:0] buffer1_1_24_16x16_p_d0;
input  [7:0] buffer1_1_24_16x16_p_q0;
output  [9:0] buffer1_1_24_16x16_p_address1;
output   buffer1_1_24_16x16_p_ce1;
output   buffer1_1_24_16x16_p_we1;
output  [7:0] buffer1_1_24_16x16_p_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_V_ce0;
reg weight_0_V_ce0;
reg weight_1_V_ce0;
reg weight_2_V_ce0;
reg weight_3_V_ce0;
reg weight_4_V_ce0;
reg weight_5_V_ce0;
reg weight_6_V_ce0;
reg weight_7_V_ce0;
reg bias_V_ce0;
reg[9:0] buffer1_1_24_16x16_p_7_address0;
reg buffer1_1_24_16x16_p_7_ce0;
reg buffer1_1_24_16x16_p_7_we0;
reg[7:0] buffer1_1_24_16x16_p_7_d0;
reg buffer1_1_24_16x16_p_7_ce1;
reg buffer1_1_24_16x16_p_7_we1;
reg[9:0] buffer1_1_24_16x16_p_6_address0;
reg buffer1_1_24_16x16_p_6_ce0;
reg buffer1_1_24_16x16_p_6_we0;
reg[7:0] buffer1_1_24_16x16_p_6_d0;
reg buffer1_1_24_16x16_p_6_ce1;
reg buffer1_1_24_16x16_p_6_we1;
reg[9:0] buffer1_1_24_16x16_p_5_address0;
reg buffer1_1_24_16x16_p_5_ce0;
reg buffer1_1_24_16x16_p_5_we0;
reg[7:0] buffer1_1_24_16x16_p_5_d0;
reg buffer1_1_24_16x16_p_5_ce1;
reg buffer1_1_24_16x16_p_5_we1;
reg[9:0] buffer1_1_24_16x16_p_4_address0;
reg buffer1_1_24_16x16_p_4_ce0;
reg buffer1_1_24_16x16_p_4_we0;
reg[7:0] buffer1_1_24_16x16_p_4_d0;
reg buffer1_1_24_16x16_p_4_ce1;
reg buffer1_1_24_16x16_p_4_we1;
reg[9:0] buffer1_1_24_16x16_p_3_address0;
reg buffer1_1_24_16x16_p_3_ce0;
reg buffer1_1_24_16x16_p_3_we0;
reg[7:0] buffer1_1_24_16x16_p_3_d0;
reg buffer1_1_24_16x16_p_3_ce1;
reg buffer1_1_24_16x16_p_3_we1;
reg[9:0] buffer1_1_24_16x16_p_2_address0;
reg buffer1_1_24_16x16_p_2_ce0;
reg buffer1_1_24_16x16_p_2_we0;
reg[7:0] buffer1_1_24_16x16_p_2_d0;
reg buffer1_1_24_16x16_p_2_ce1;
reg buffer1_1_24_16x16_p_2_we1;
reg[9:0] buffer1_1_24_16x16_p_1_address0;
reg buffer1_1_24_16x16_p_1_ce0;
reg buffer1_1_24_16x16_p_1_we0;
reg[7:0] buffer1_1_24_16x16_p_1_d0;
reg buffer1_1_24_16x16_p_1_ce1;
reg buffer1_1_24_16x16_p_1_we1;
reg[9:0] buffer1_1_24_16x16_p_address0;
reg buffer1_1_24_16x16_p_ce0;
reg buffer1_1_24_16x16_p_we0;
reg[7:0] buffer1_1_24_16x16_p_d0;
reg buffer1_1_24_16x16_p_ce1;
reg buffer1_1_24_16x16_p_we1;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [12:0] indvar_flatten7_reg_553;
reg   [4:0] co_reg_564;
reg   [9:0] indvar_flatten_reg_576;
reg   [4:0] h_reg_587;
reg   [4:0] w_reg_599;
reg   [12:0] indvar_flatten8_reg_656;
reg   [4:0] co4_reg_667;
reg   [9:0] indvar_flatten9_reg_679;
reg   [4:0] h5_reg_690;
reg   [4:0] w6_reg_702;
wire   [0:0] exitcond_flatten_fu_713_p2;
reg   [0:0] exitcond_flatten_reg_3232;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_flag00011001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten_reg_3232;
wire   [12:0] indvar_flatten_next1_fu_719_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten11_fu_725_p2;
reg   [0:0] exitcond_flatten11_reg_3241;
wire   [0:0] exitcond44_mid_fu_743_p2;
reg   [0:0] exitcond44_mid_reg_3247;
wire   [4:0] w_mid2_fu_755_p3;
reg   [4:0] w_mid2_reg_3252;
reg   [4:0] ap_reg_pp0_iter1_w_mid2_reg_3252;
wire   [9:0] indvar_flatten_next_fu_769_p3;
wire   [4:0] tmp_mid2_v_fu_790_p3;
reg   [4:0] tmp_mid2_v_reg_3263;
reg    ap_enable_reg_pp0_iter1;
wire   [2:0] tmp_461_fu_802_p1;
reg   [2:0] tmp_461_reg_3268;
wire   [4:0] tmp_196_mid2_fu_852_p3;
reg   [4:0] tmp_196_mid2_reg_3272;
wire   [6:0] tmp_330_fu_863_p2;
reg   [6:0] tmp_330_reg_3277;
wire   [4:0] w_22_fu_869_p2;
wire   [0:0] exitcond17_fu_919_p2;
wire    ap_CS_fsm_state6;
wire   [6:0] tmp_cast5_fu_925_p1;
reg   [6:0] tmp_cast5_reg_3297;
wire   [9:0] tmp_cast_fu_929_p1;
reg   [9:0] tmp_cast_reg_3302;
wire   [10:0] tmp_197_cast1_fu_939_p1;
reg   [10:0] tmp_197_cast1_reg_3310;
wire    ap_CS_fsm_state7;
wire   [0:0] exitcond18_fu_933_p2;
wire   [13:0] tmp_197_cast_fu_943_p1;
reg   [13:0] tmp_197_cast_reg_3315;
wire   [4:0] h_1_fu_947_p2;
wire   [4:0] ci_6_fu_959_p2;
reg   [4:0] ci_6_reg_3328;
wire    ap_CS_fsm_state8;
wire   [7:0] tmp_200_cast_fu_965_p1;
reg   [7:0] tmp_200_cast_reg_3333;
wire   [0:0] exitcond19_fu_953_p2;
reg   [12:0] input_V_addr_reg_3338;
wire   [4:0] w_23_fu_1040_p2;
wire   [7:0] tmp_349_fu_1092_p2;
reg   [7:0] tmp_349_reg_3351;
wire    ap_CS_fsm_state9;
wire   [0:0] exitcond20_fu_1046_p2;
wire   [10:0] tmp_355_fu_1158_p2;
reg   [10:0] tmp_355_reg_3356;
wire   [4:0] co_24_7_fu_1163_p2;
reg   [4:0] co_24_7_reg_3361;
wire    ap_CS_fsm_state10;
reg   [9:0] buffer1_1_24_16x16_p_31_reg_3406;
reg   [9:0] buffer1_1_24_16x16_p_32_reg_3411;
reg   [9:0] buffer1_1_24_16x16_p_33_reg_3416;
reg   [9:0] buffer1_1_24_16x16_p_34_reg_3421;
reg   [9:0] buffer1_1_24_16x16_p_35_reg_3426;
reg   [9:0] buffer1_1_24_16x16_p_36_reg_3431;
reg   [9:0] buffer1_1_24_16x16_p_37_reg_3436;
reg   [9:0] buffer1_1_24_16x16_p_38_reg_3441;
reg   [7:0] input_V_load_reg_3446;
wire   [15:0] p_Val2_s_fu_1198_p2;
reg   [15:0] p_Val2_s_reg_3451;
wire    ap_CS_fsm_state11;
reg   [7:0] buffer1_1_24_16x16_p_39_reg_3456;
reg   [0:0] tmp_469_reg_3461;
wire   [15:0] p_Val2_69_1_fu_1216_p2;
reg   [15:0] p_Val2_69_1_reg_3466;
reg   [7:0] buffer1_1_24_16x16_p_40_reg_3471;
reg   [0:0] tmp_474_reg_3476;
wire   [15:0] p_Val2_69_2_fu_1234_p2;
reg   [15:0] p_Val2_69_2_reg_3481;
reg   [7:0] buffer1_1_24_16x16_p_41_reg_3486;
reg   [0:0] tmp_479_reg_3491;
wire   [15:0] p_Val2_69_3_fu_1252_p2;
reg   [15:0] p_Val2_69_3_reg_3496;
reg   [7:0] buffer1_1_24_16x16_p_42_reg_3501;
reg   [0:0] tmp_484_reg_3506;
wire   [15:0] p_Val2_69_4_fu_1270_p2;
reg   [15:0] p_Val2_69_4_reg_3511;
reg   [7:0] buffer1_1_24_16x16_p_43_reg_3516;
reg   [0:0] tmp_489_reg_3521;
wire   [15:0] p_Val2_69_5_fu_1288_p2;
reg   [15:0] p_Val2_69_5_reg_3526;
reg   [7:0] buffer1_1_24_16x16_p_44_reg_3531;
reg   [0:0] tmp_494_reg_3536;
wire   [15:0] p_Val2_69_6_fu_1306_p2;
reg   [15:0] p_Val2_69_6_reg_3541;
reg   [7:0] buffer1_1_24_16x16_p_45_reg_3546;
reg   [0:0] tmp_499_reg_3551;
wire   [15:0] p_Val2_69_7_fu_1324_p2;
reg   [15:0] p_Val2_69_7_reg_3556;
reg   [7:0] buffer1_1_24_16x16_p_46_reg_3561;
reg   [0:0] tmp_504_reg_3566;
wire   [15:0] p_Val2_7_fu_1349_p2;
reg   [15:0] p_Val2_7_reg_3571;
wire    ap_CS_fsm_state12;
reg   [0:0] tmp_468_reg_3576;
wire   [7:0] p_Val2_9_fu_1383_p2;
reg   [7:0] p_Val2_9_reg_3583;
wire   [0:0] tmp_471_fu_1389_p3;
reg   [0:0] tmp_471_reg_3589;
wire   [0:0] carry_s_fu_1403_p2;
reg   [0:0] carry_s_reg_3595;
reg   [1:0] tmp_209_reg_3602;
wire   [15:0] p_Val2_70_1_fu_1430_p2;
reg   [15:0] p_Val2_70_1_reg_3608;
reg   [0:0] tmp_473_reg_3613;
wire   [7:0] p_Val2_72_1_fu_1464_p2;
reg   [7:0] p_Val2_72_1_reg_3620;
wire   [0:0] tmp_476_fu_1470_p3;
reg   [0:0] tmp_476_reg_3626;
wire   [0:0] carry_12_1_fu_1484_p2;
reg   [0:0] carry_12_1_reg_3632;
reg   [1:0] tmp_210_reg_3639;
wire   [15:0] p_Val2_70_2_fu_1511_p2;
reg   [15:0] p_Val2_70_2_reg_3645;
reg   [0:0] tmp_478_reg_3650;
wire   [7:0] p_Val2_72_2_fu_1545_p2;
reg   [7:0] p_Val2_72_2_reg_3657;
wire   [0:0] tmp_481_fu_1551_p3;
reg   [0:0] tmp_481_reg_3663;
wire   [0:0] carry_12_2_fu_1565_p2;
reg   [0:0] carry_12_2_reg_3669;
reg   [1:0] tmp_211_reg_3676;
wire   [15:0] p_Val2_70_3_fu_1592_p2;
reg   [15:0] p_Val2_70_3_reg_3682;
reg   [0:0] tmp_483_reg_3687;
wire   [7:0] p_Val2_72_3_fu_1626_p2;
reg   [7:0] p_Val2_72_3_reg_3694;
wire   [0:0] tmp_486_fu_1632_p3;
reg   [0:0] tmp_486_reg_3700;
wire   [0:0] carry_12_3_fu_1646_p2;
reg   [0:0] carry_12_3_reg_3706;
reg   [1:0] tmp_212_reg_3713;
wire   [15:0] p_Val2_70_4_fu_1673_p2;
reg   [15:0] p_Val2_70_4_reg_3719;
reg   [0:0] tmp_488_reg_3724;
wire   [7:0] p_Val2_72_4_fu_1707_p2;
reg   [7:0] p_Val2_72_4_reg_3731;
wire   [0:0] tmp_491_fu_1713_p3;
reg   [0:0] tmp_491_reg_3737;
wire   [0:0] carry_12_4_fu_1727_p2;
reg   [0:0] carry_12_4_reg_3743;
reg   [1:0] tmp_213_reg_3750;
wire   [15:0] p_Val2_70_5_fu_1754_p2;
reg   [15:0] p_Val2_70_5_reg_3756;
reg   [0:0] tmp_493_reg_3761;
wire   [7:0] p_Val2_72_5_fu_1788_p2;
reg   [7:0] p_Val2_72_5_reg_3768;
wire   [0:0] tmp_496_fu_1794_p3;
reg   [0:0] tmp_496_reg_3774;
wire   [0:0] carry_12_5_fu_1808_p2;
reg   [0:0] carry_12_5_reg_3780;
reg   [1:0] tmp_214_reg_3787;
wire   [15:0] p_Val2_70_6_fu_1835_p2;
reg   [15:0] p_Val2_70_6_reg_3793;
reg   [0:0] tmp_498_reg_3798;
wire   [7:0] p_Val2_72_6_fu_1869_p2;
reg   [7:0] p_Val2_72_6_reg_3805;
wire   [0:0] tmp_501_fu_1875_p3;
reg   [0:0] tmp_501_reg_3811;
wire   [0:0] carry_12_6_fu_1889_p2;
reg   [0:0] carry_12_6_reg_3817;
reg   [1:0] tmp_215_reg_3824;
wire   [15:0] p_Val2_70_7_fu_1916_p2;
reg   [15:0] p_Val2_70_7_reg_3830;
reg   [0:0] tmp_503_reg_3835;
wire   [7:0] p_Val2_72_7_fu_1950_p2;
reg   [7:0] p_Val2_72_7_reg_3842;
wire   [0:0] tmp_506_fu_1956_p3;
reg   [0:0] tmp_506_reg_3848;
wire   [0:0] carry_12_7_fu_1970_p2;
reg   [0:0] carry_12_7_reg_3854;
reg   [1:0] tmp_216_reg_3861;
wire   [0:0] p_38_i_i_fu_2028_p2;
reg   [0:0] p_38_i_i_reg_3867;
wire    ap_CS_fsm_state13;
wire   [0:0] tmp_207_fu_2044_p2;
reg   [0:0] tmp_207_reg_3872;
wire   [0:0] brmerge40_demorgan_i_fu_2055_p2;
reg   [0:0] brmerge40_demorgan_i_reg_3877;
wire   [0:0] underflow_fu_2072_p2;
reg   [0:0] underflow_reg_3882;
wire   [0:0] brmerge_i_i_i_fu_2077_p2;
reg   [0:0] brmerge_i_i_i_reg_3887;
wire   [0:0] p_38_i_i_1_fu_2125_p2;
reg   [0:0] p_38_i_i_1_reg_3892;
wire   [0:0] tmp_330_1_fu_2141_p2;
reg   [0:0] tmp_330_1_reg_3897;
wire   [0:0] brmerge40_demorgan_i_29_fu_2152_p2;
reg   [0:0] brmerge40_demorgan_i_29_reg_3902;
wire   [0:0] underflow_1_fu_2169_p2;
reg   [0:0] underflow_1_reg_3907;
wire   [0:0] brmerge_i_i_i_1_fu_2174_p2;
reg   [0:0] brmerge_i_i_i_1_reg_3912;
wire   [0:0] p_38_i_i_2_fu_2222_p2;
reg   [0:0] p_38_i_i_2_reg_3917;
wire   [0:0] tmp_330_2_fu_2238_p2;
reg   [0:0] tmp_330_2_reg_3922;
wire   [0:0] brmerge40_demorgan_i_23_fu_2249_p2;
reg   [0:0] brmerge40_demorgan_i_23_reg_3927;
wire   [0:0] underflow_2_fu_2266_p2;
reg   [0:0] underflow_2_reg_3932;
wire   [0:0] brmerge_i_i_i_2_fu_2271_p2;
reg   [0:0] brmerge_i_i_i_2_reg_3937;
wire   [0:0] p_38_i_i_3_fu_2319_p2;
reg   [0:0] p_38_i_i_3_reg_3942;
wire   [0:0] tmp_330_3_fu_2335_p2;
reg   [0:0] tmp_330_3_reg_3947;
wire   [0:0] brmerge40_demorgan_i_24_fu_2346_p2;
reg   [0:0] brmerge40_demorgan_i_24_reg_3952;
wire   [0:0] underflow_3_fu_2363_p2;
reg   [0:0] underflow_3_reg_3957;
wire   [0:0] brmerge_i_i_i_3_fu_2368_p2;
reg   [0:0] brmerge_i_i_i_3_reg_3962;
wire   [0:0] p_38_i_i_4_fu_2416_p2;
reg   [0:0] p_38_i_i_4_reg_3967;
wire   [0:0] tmp_330_4_fu_2432_p2;
reg   [0:0] tmp_330_4_reg_3972;
wire   [0:0] brmerge40_demorgan_i_25_fu_2443_p2;
reg   [0:0] brmerge40_demorgan_i_25_reg_3977;
wire   [0:0] underflow_4_fu_2460_p2;
reg   [0:0] underflow_4_reg_3982;
wire   [0:0] brmerge_i_i_i_4_fu_2465_p2;
reg   [0:0] brmerge_i_i_i_4_reg_3987;
wire   [0:0] p_38_i_i_5_fu_2513_p2;
reg   [0:0] p_38_i_i_5_reg_3992;
wire   [0:0] tmp_330_5_fu_2529_p2;
reg   [0:0] tmp_330_5_reg_3997;
wire   [0:0] brmerge40_demorgan_i_26_fu_2540_p2;
reg   [0:0] brmerge40_demorgan_i_26_reg_4002;
wire   [0:0] underflow_5_fu_2557_p2;
reg   [0:0] underflow_5_reg_4007;
wire   [0:0] brmerge_i_i_i_5_fu_2562_p2;
reg   [0:0] brmerge_i_i_i_5_reg_4012;
wire   [0:0] p_38_i_i_6_fu_2610_p2;
reg   [0:0] p_38_i_i_6_reg_4017;
wire   [0:0] tmp_330_6_fu_2626_p2;
reg   [0:0] tmp_330_6_reg_4022;
wire   [0:0] brmerge40_demorgan_i_27_fu_2637_p2;
reg   [0:0] brmerge40_demorgan_i_27_reg_4027;
wire   [0:0] underflow_6_fu_2654_p2;
reg   [0:0] underflow_6_reg_4032;
wire   [0:0] brmerge_i_i_i_6_fu_2659_p2;
reg   [0:0] brmerge_i_i_i_6_reg_4037;
wire   [0:0] p_38_i_i_7_fu_2707_p2;
reg   [0:0] p_38_i_i_7_reg_4042;
wire   [0:0] tmp_330_7_fu_2723_p2;
reg   [0:0] tmp_330_7_reg_4047;
wire   [0:0] brmerge40_demorgan_i_28_fu_2734_p2;
reg   [0:0] brmerge40_demorgan_i_28_reg_4052;
wire   [0:0] underflow_7_fu_2751_p2;
reg   [0:0] underflow_7_reg_4057;
wire   [0:0] brmerge_i_i_i_7_fu_2756_p2;
reg   [0:0] brmerge_i_i_i_7_reg_4062;
wire   [0:0] exitcond_flatten12_fu_3002_p2;
reg   [0:0] exitcond_flatten12_reg_4067;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state15_pp1_stage0_iter0;
wire    ap_block_state16_pp1_stage0_iter1;
wire    ap_block_state17_pp1_stage0_iter2;
wire    ap_block_state18_pp1_stage0_iter3;
wire    ap_block_pp1_stage0_flag00011001;
reg   [0:0] ap_reg_pp1_iter1_exitcond_flatten12_reg_4067;
wire   [12:0] indvar_flatten_next1_6_fu_3008_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] exitcond_flatten13_fu_3014_p2;
reg   [0:0] exitcond_flatten13_reg_4076;
wire   [0:0] exitcond_mid_fu_3032_p2;
reg   [0:0] exitcond_mid_reg_4082;
wire   [4:0] w6_mid2_fu_3044_p3;
reg   [4:0] w6_mid2_reg_4087;
reg   [4:0] ap_reg_pp1_iter1_w6_mid2_reg_4087;
wire   [9:0] indvar_flatten_next1_5_fu_3058_p3;
wire   [4:0] arrayNo_mid2_v_fu_3079_p3;
reg   [4:0] arrayNo_mid2_v_reg_4098;
reg    ap_enable_reg_pp1_iter1;
wire   [2:0] tmp_463_fu_3086_p1;
reg   [2:0] tmp_463_reg_4103;
reg   [2:0] ap_reg_pp1_iter2_tmp_463_reg_4103;
wire   [4:0] tmp_199_mid2_fu_3136_p3;
reg   [4:0] tmp_199_mid2_reg_4108;
wire   [6:0] tmp_337_fu_3147_p2;
reg   [6:0] tmp_337_reg_4113;
wire   [4:0] w_24_fu_3153_p2;
reg   [9:0] buffer1_1_24_16x16_p_47_reg_4124;
reg   [9:0] buffer1_1_24_16x16_p_48_reg_4130;
reg   [9:0] buffer1_1_24_16x16_p_49_reg_4136;
reg   [9:0] buffer1_1_24_16x16_p_50_reg_4142;
reg   [9:0] buffer1_1_24_16x16_p_51_reg_4148;
reg   [9:0] buffer1_1_24_16x16_p_52_reg_4154;
reg   [9:0] buffer1_1_24_16x16_p_53_reg_4160;
reg   [9:0] buffer1_1_24_16x16_p_54_reg_4166;
wire    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_flag00011011;
reg    ap_condition_pp1_exit_iter0_state15;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg   [4:0] co_phi_fu_568_p4;
wire    ap_block_pp0_stage0_flag00000000;
reg   [4:0] h_phi_fu_591_p4;
reg   [4:0] w_phi_fu_603_p4;
reg   [4:0] h1_reg_610;
wire    ap_CS_fsm_state5;
reg   [4:0] w2_reg_622;
reg   [4:0] ci_reg_634;
reg   [4:0] co3_reg_645;
wire    ap_CS_fsm_state14;
reg   [4:0] co4_phi_fu_671_p4;
wire    ap_block_pp1_stage0_flag00000000;
reg   [4:0] h5_phi_fu_694_p4;
reg   [4:0] w6_phi_fu_706_p4;
wire   [63:0] tmp_mid2_fu_797_p1;
wire   [63:0] tmp_388_cast_fu_907_p1;
wire   [63:0] tmp_405_cast_fu_1035_p1;
wire  signed [63:0] tmp_409_cast_fu_1169_p1;
wire   [63:0] tmp_417_cast_fu_1180_p1;
wire   [63:0] tmp_397_cast_fu_3191_p1;
wire   [7:0] this_assign_1_6_fu_2963_p3;
wire   [0:0] tmp_465_fu_3224_p3;
wire   [7:0] this_assign_1_5_fu_2933_p3;
wire   [7:0] this_assign_1_4_fu_2903_p3;
wire   [7:0] this_assign_1_3_fu_2873_p3;
wire   [7:0] this_assign_1_2_fu_2843_p3;
wire   [7:0] this_assign_1_1_fu_2813_p3;
wire   [7:0] this_assign_1_fu_2783_p3;
wire   [7:0] this_assign_1_7_fu_2993_p3;
wire   [0:0] exitcond_fu_737_p2;
wire   [0:0] not_exitcond_flatten_fu_731_p2;
wire   [0:0] tmp_329_fu_749_p2;
wire   [9:0] indvar_flatten_op_fu_763_p2;
wire   [4:0] co_21_fu_777_p2;
wire   [1:0] newIndex10_mid2_v_fu_806_p4;
wire   [5:0] tmp_fu_816_p3;
wire   [2:0] tmp_s_fu_828_p3;
wire   [6:0] p_shl3_cast_fu_836_p1;
wire   [6:0] p_shl2_cast_fu_824_p1;
wire   [4:0] h_mid_fu_783_p3;
wire   [4:0] h_19_fu_846_p2;
wire   [6:0] tmp_328_fu_840_p2;
wire   [6:0] tmp_196_mid2_cast_fu_859_p1;
wire   [7:0] tmp_462_fu_881_p3;
wire   [10:0] p_shl1_cast_fu_888_p1;
wire   [10:0] p_shl_cast_fu_874_p3;
wire   [10:0] tmp_331_fu_892_p2;
wire   [10:0] tmp_198_cast_fu_898_p1;
wire   [10:0] tmp_332_fu_901_p2;
wire   [8:0] tmp_340_fu_969_p3;
wire   [5:0] tmp_341_fu_981_p3;
wire   [9:0] p_shl6_cast_fu_977_p1;
wire   [9:0] p_shl7_cast_fu_989_p1;
wire   [9:0] tmp_342_fu_993_p2;
wire   [9:0] tmp_343_fu_999_p2;
wire   [10:0] tmp_466_fu_1012_p3;
wire   [13:0] p_shl4_cast_fu_1004_p3;
wire   [13:0] p_shl5_cast_fu_1020_p1;
wire   [13:0] tmp_344_fu_1024_p2;
wire   [13:0] tmp_345_fu_1030_p2;
wire   [1:0] newIndex_fu_1052_p4;
wire   [6:0] tmp_346_fu_1062_p3;
wire   [4:0] tmp_347_fu_1074_p3;
wire   [7:0] p_shl12_cast_fu_1070_p1;
wire   [7:0] p_shl13_cast_fu_1082_p1;
wire   [7:0] tmp_348_fu_1086_p2;
wire   [5:0] tmp_350_fu_1097_p3;
wire   [2:0] tmp_351_fu_1109_p3;
wire   [6:0] p_shl10_cast_fu_1105_p1;
wire   [6:0] p_shl11_cast_fu_1117_p1;
wire   [6:0] tmp_352_fu_1121_p2;
wire   [6:0] tmp_353_fu_1127_p2;
wire   [7:0] tmp_467_fu_1140_p3;
wire   [10:0] p_shl8_cast_fu_1132_p3;
wire   [10:0] p_shl9_cast_fu_1148_p1;
wire   [10:0] tmp_354_fu_1152_p2;
wire  signed [7:0] p_Val2_s_fu_1198_p0;
wire  signed [7:0] p_Val2_s_fu_1198_p1;
wire  signed [15:0] OP2_V_fu_1195_p1;
wire  signed [7:0] p_Val2_69_1_fu_1216_p0;
wire  signed [7:0] p_Val2_69_1_fu_1216_p1;
wire  signed [7:0] p_Val2_69_2_fu_1234_p0;
wire  signed [7:0] p_Val2_69_2_fu_1234_p1;
wire  signed [7:0] p_Val2_69_3_fu_1252_p0;
wire  signed [7:0] p_Val2_69_3_fu_1252_p1;
wire  signed [7:0] p_Val2_69_4_fu_1270_p0;
wire  signed [7:0] p_Val2_69_4_fu_1270_p1;
wire  signed [7:0] p_Val2_69_5_fu_1288_p0;
wire  signed [7:0] p_Val2_69_5_fu_1288_p1;
wire  signed [7:0] p_Val2_69_6_fu_1306_p0;
wire  signed [7:0] p_Val2_69_6_fu_1306_p1;
wire  signed [7:0] p_Val2_69_7_fu_1324_p0;
wire  signed [7:0] p_Val2_69_7_fu_1324_p1;
wire   [13:0] tmp_203_fu_1338_p3;
wire  signed [15:0] tmp_221_cast_fu_1345_p1;
wire   [7:0] p_Val2_8_fu_1362_p4;
wire   [7:0] tmp_204_fu_1372_p1;
wire   [0:0] tmp_470_fu_1375_p3;
wire   [0:0] tmp_205_fu_1397_p2;
wire   [13:0] tmp_317_1_fu_1419_p3;
wire  signed [15:0] tmp_317_1_cast_fu_1426_p1;
wire   [7:0] p_Val2_71_1_fu_1443_p4;
wire   [7:0] tmp_321_1_fu_1453_p1;
wire   [0:0] tmp_475_fu_1456_p3;
wire   [0:0] tmp_325_1_fu_1478_p2;
wire   [13:0] tmp_317_2_fu_1500_p3;
wire  signed [15:0] tmp_317_2_cast_fu_1507_p1;
wire   [7:0] p_Val2_71_2_fu_1524_p4;
wire   [7:0] tmp_321_2_fu_1534_p1;
wire   [0:0] tmp_480_fu_1537_p3;
wire   [0:0] tmp_325_2_fu_1559_p2;
wire   [13:0] tmp_317_3_fu_1581_p3;
wire  signed [15:0] tmp_317_3_cast_fu_1588_p1;
wire   [7:0] p_Val2_71_3_fu_1605_p4;
wire   [7:0] tmp_321_3_fu_1615_p1;
wire   [0:0] tmp_485_fu_1618_p3;
wire   [0:0] tmp_325_3_fu_1640_p2;
wire   [13:0] tmp_317_4_fu_1662_p3;
wire  signed [15:0] tmp_317_4_cast_fu_1669_p1;
wire   [7:0] p_Val2_71_4_fu_1686_p4;
wire   [7:0] tmp_321_4_fu_1696_p1;
wire   [0:0] tmp_490_fu_1699_p3;
wire   [0:0] tmp_325_4_fu_1721_p2;
wire   [13:0] tmp_317_5_fu_1743_p3;
wire  signed [15:0] tmp_317_5_cast_fu_1750_p1;
wire   [7:0] p_Val2_71_5_fu_1767_p4;
wire   [7:0] tmp_321_5_fu_1777_p1;
wire   [0:0] tmp_495_fu_1780_p3;
wire   [0:0] tmp_325_5_fu_1802_p2;
wire   [13:0] tmp_317_6_fu_1824_p3;
wire  signed [15:0] tmp_317_6_cast_fu_1831_p1;
wire   [7:0] p_Val2_71_6_fu_1848_p4;
wire   [7:0] tmp_321_6_fu_1858_p1;
wire   [0:0] tmp_500_fu_1861_p3;
wire   [0:0] tmp_325_6_fu_1883_p2;
wire   [13:0] tmp_317_7_fu_1905_p3;
wire  signed [15:0] tmp_317_7_cast_fu_1912_p1;
wire   [7:0] p_Val2_71_7_fu_1929_p4;
wire   [7:0] tmp_321_7_fu_1939_p1;
wire   [0:0] tmp_505_fu_1942_p3;
wire   [0:0] tmp_325_7_fu_1964_p2;
wire   [0:0] Range1_all_ones_fu_1993_p2;
wire   [0:0] Range1_all_zeros_fu_1998_p2;
wire   [0:0] tmp_472_fu_1986_p3;
wire   [0:0] tmp_206_fu_2010_p2;
wire   [0:0] p_41_i_i_fu_2016_p2;
wire   [0:0] deleted_zeros_fu_2003_p3;
wire   [0:0] p_not_i_i_fu_2033_p2;
wire   [0:0] brmerge_i_i_fu_2039_p2;
wire   [0:0] deleted_ones_fu_2021_p3;
wire   [0:0] tmp1_demorgan_fu_2060_p2;
wire   [0:0] tmp1_fu_2066_p2;
wire   [0:0] overflow_fu_2049_p2;
wire   [0:0] Range1_all_ones_1_fu_2090_p2;
wire   [0:0] Range1_all_zeros_1_fu_2095_p2;
wire   [0:0] tmp_477_fu_2083_p3;
wire   [0:0] tmp_328_1_fu_2107_p2;
wire   [0:0] p_41_i_i_1_fu_2113_p2;
wire   [0:0] deleted_zeros_1_fu_2100_p3;
wire   [0:0] p_not_i_i_1_fu_2130_p2;
wire   [0:0] brmerge_i_i_1_fu_2136_p2;
wire   [0:0] deleted_ones_1_fu_2118_p3;
wire   [0:0] tmp3_demorgan_fu_2157_p2;
wire   [0:0] tmp3_fu_2163_p2;
wire   [0:0] overflow_1_fu_2146_p2;
wire   [0:0] Range1_all_ones_2_fu_2187_p2;
wire   [0:0] Range1_all_zeros_2_fu_2192_p2;
wire   [0:0] tmp_482_fu_2180_p3;
wire   [0:0] tmp_328_2_fu_2204_p2;
wire   [0:0] p_41_i_i_2_fu_2210_p2;
wire   [0:0] deleted_zeros_2_fu_2197_p3;
wire   [0:0] p_not_i_i_2_fu_2227_p2;
wire   [0:0] brmerge_i_i_2_fu_2233_p2;
wire   [0:0] deleted_ones_2_fu_2215_p3;
wire   [0:0] tmp5_demorgan_fu_2254_p2;
wire   [0:0] tmp5_fu_2260_p2;
wire   [0:0] overflow_2_fu_2243_p2;
wire   [0:0] Range1_all_ones_3_fu_2284_p2;
wire   [0:0] Range1_all_zeros_3_fu_2289_p2;
wire   [0:0] tmp_487_fu_2277_p3;
wire   [0:0] tmp_328_3_fu_2301_p2;
wire   [0:0] p_41_i_i_3_fu_2307_p2;
wire   [0:0] deleted_zeros_3_fu_2294_p3;
wire   [0:0] p_not_i_i_3_fu_2324_p2;
wire   [0:0] brmerge_i_i_3_fu_2330_p2;
wire   [0:0] deleted_ones_3_fu_2312_p3;
wire   [0:0] tmp7_demorgan_fu_2351_p2;
wire   [0:0] tmp7_fu_2357_p2;
wire   [0:0] overflow_3_fu_2340_p2;
wire   [0:0] Range1_all_ones_4_fu_2381_p2;
wire   [0:0] Range1_all_zeros_4_fu_2386_p2;
wire   [0:0] tmp_492_fu_2374_p3;
wire   [0:0] tmp_328_4_fu_2398_p2;
wire   [0:0] p_41_i_i_4_fu_2404_p2;
wire   [0:0] deleted_zeros_4_fu_2391_p3;
wire   [0:0] p_not_i_i_4_fu_2421_p2;
wire   [0:0] brmerge_i_i_4_fu_2427_p2;
wire   [0:0] deleted_ones_4_fu_2409_p3;
wire   [0:0] tmp9_demorgan_fu_2448_p2;
wire   [0:0] tmp9_fu_2454_p2;
wire   [0:0] overflow_4_fu_2437_p2;
wire   [0:0] Range1_all_ones_5_fu_2478_p2;
wire   [0:0] Range1_all_zeros_5_fu_2483_p2;
wire   [0:0] tmp_497_fu_2471_p3;
wire   [0:0] tmp_328_5_fu_2495_p2;
wire   [0:0] p_41_i_i_5_fu_2501_p2;
wire   [0:0] deleted_zeros_5_fu_2488_p3;
wire   [0:0] p_not_i_i_5_fu_2518_p2;
wire   [0:0] brmerge_i_i_5_fu_2524_p2;
wire   [0:0] deleted_ones_5_fu_2506_p3;
wire   [0:0] tmp11_demorgan_fu_2545_p2;
wire   [0:0] tmp11_fu_2551_p2;
wire   [0:0] overflow_5_fu_2534_p2;
wire   [0:0] Range1_all_ones_6_fu_2575_p2;
wire   [0:0] Range1_all_zeros_6_fu_2580_p2;
wire   [0:0] tmp_502_fu_2568_p3;
wire   [0:0] tmp_328_6_fu_2592_p2;
wire   [0:0] p_41_i_i_6_fu_2598_p2;
wire   [0:0] deleted_zeros_6_fu_2585_p3;
wire   [0:0] p_not_i_i_6_fu_2615_p2;
wire   [0:0] brmerge_i_i_6_fu_2621_p2;
wire   [0:0] deleted_ones_6_fu_2603_p3;
wire   [0:0] tmp13_demorgan_fu_2642_p2;
wire   [0:0] tmp13_fu_2648_p2;
wire   [0:0] overflow_6_fu_2631_p2;
wire   [0:0] Range1_all_ones_7_fu_2672_p2;
wire   [0:0] Range1_all_zeros_7_fu_2677_p2;
wire   [0:0] tmp_507_fu_2665_p3;
wire   [0:0] tmp_328_7_fu_2689_p2;
wire   [0:0] p_41_i_i_7_fu_2695_p2;
wire   [0:0] deleted_zeros_7_fu_2682_p3;
wire   [0:0] p_not_i_i_7_fu_2712_p2;
wire   [0:0] brmerge_i_i_7_fu_2718_p2;
wire   [0:0] deleted_ones_7_fu_2700_p3;
wire   [0:0] tmp15_demorgan_fu_2739_p2;
wire   [0:0] tmp15_fu_2745_p2;
wire   [0:0] overflow_7_fu_2728_p2;
wire   [0:0] tmp2_fu_2762_p2;
wire   [0:0] underflow_not_fu_2766_p2;
wire   [7:0] p_Val2_72_mux_fu_2771_p3;
wire   [7:0] p_Val2_s_142_fu_2777_p3;
wire   [0:0] tmp4_fu_2792_p2;
wire   [0:0] underflow_not_1_fu_2796_p2;
wire   [7:0] p_Val2_72_mux_1_fu_2801_p3;
wire   [7:0] p_Val2_72_1_143_fu_2807_p3;
wire   [0:0] tmp6_fu_2822_p2;
wire   [0:0] underflow_not_2_fu_2826_p2;
wire   [7:0] p_Val2_72_mux_2_fu_2831_p3;
wire   [7:0] p_Val2_72_2_144_fu_2837_p3;
wire   [0:0] tmp8_fu_2852_p2;
wire   [0:0] underflow_not_3_fu_2856_p2;
wire   [7:0] p_Val2_72_mux_3_fu_2861_p3;
wire   [7:0] p_Val2_72_3_145_fu_2867_p3;
wire   [0:0] tmp10_fu_2882_p2;
wire   [0:0] underflow_not_4_fu_2886_p2;
wire   [7:0] p_Val2_72_mux_4_fu_2891_p3;
wire   [7:0] p_Val2_72_4_146_fu_2897_p3;
wire   [0:0] tmp12_fu_2912_p2;
wire   [0:0] underflow_not_5_fu_2916_p2;
wire   [7:0] p_Val2_72_mux_5_fu_2921_p3;
wire   [7:0] p_Val2_72_5_147_fu_2927_p3;
wire   [0:0] tmp14_fu_2942_p2;
wire   [0:0] underflow_not_6_fu_2946_p2;
wire   [7:0] p_Val2_72_mux_6_fu_2951_p3;
wire   [7:0] p_Val2_72_6_148_fu_2957_p3;
wire   [0:0] tmp16_fu_2972_p2;
wire   [0:0] underflow_not_7_fu_2976_p2;
wire   [7:0] p_Val2_72_mux_7_fu_2981_p3;
wire   [7:0] p_Val2_72_7_149_fu_2987_p3;
wire   [0:0] exitcond21_fu_3026_p2;
wire   [0:0] not_exitcond_flatten_2_fu_3020_p2;
wire   [0:0] tmp_336_fu_3038_p2;
wire   [9:0] indvar_flatten21_op_fu_3052_p2;
wire   [4:0] co_22_fu_3066_p2;
wire   [1:0] newIndex12_mid2_v_fu_3090_p4;
wire   [5:0] tmp_333_fu_3100_p3;
wire   [2:0] tmp_334_fu_3112_p3;
wire   [6:0] p_shl17_cast_fu_3120_p1;
wire   [6:0] p_shl16_cast_fu_3108_p1;
wire   [4:0] h5_mid_fu_3072_p3;
wire   [4:0] h_9_fu_3130_p2;
wire   [6:0] tmp_335_fu_3124_p2;
wire   [6:0] tmp_199_mid2_cast_fu_3143_p1;
wire   [7:0] tmp_464_fu_3165_p3;
wire   [10:0] p_shl15_cast_fu_3172_p1;
wire   [10:0] p_shl14_cast_fu_3158_p3;
wire   [10:0] tmp_338_fu_3176_p2;
wire   [10:0] tmp_201_cast_fu_3182_p1;
wire   [10:0] tmp_339_fu_3185_p2;
wire   [7:0] tmp_208_fu_3203_p10;
wire    ap_CS_fsm_state19;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
end

ShuffleNetV2_mux_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
ShuffleNetV2_mux_jbC_x_U55(
    .din1(buffer1_1_24_16x16_p_7_q0),
    .din2(buffer1_1_24_16x16_p_6_q0),
    .din3(buffer1_1_24_16x16_p_5_q0),
    .din4(buffer1_1_24_16x16_p_4_q0),
    .din5(buffer1_1_24_16x16_p_3_q0),
    .din6(buffer1_1_24_16x16_p_2_q0),
    .din7(buffer1_1_24_16x16_p_1_q0),
    .din8(buffer1_1_24_16x16_p_q0),
    .din9(ap_reg_pp1_iter2_tmp_463_reg_4103),
    .dout(tmp_208_fu_3203_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter0_state15))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond17_fu_919_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state15)) begin
                ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state15 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp1_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond17_fu_919_p2 == 1'd1))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == exitcond20_fu_1046_p2))) begin
        ci_reg_634 <= ci_6_reg_3328;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == exitcond18_fu_933_p2))) begin
        ci_reg_634 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'd0 == exitcond19_fu_953_p2))) begin
        co3_reg_645 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        co3_reg_645 <= co_24_7_reg_3361;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond17_fu_919_p2 == 1'd1))) begin
        co4_reg_667 <= 5'd0;
    end else if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten12_reg_4067) & (1'b1 == ap_enable_reg_pp1_iter2))) begin
        co4_reg_667 <= arrayNo_mid2_v_reg_4098;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_3232 == 1'd0))) begin
        co_reg_564 <= tmp_mid2_v_reg_3263;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        co_reg_564 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        h1_reg_610 <= 5'd1;
    end else if (((1'b1 == ap_CS_fsm_state7) & (exitcond18_fu_933_p2 == 1'd1))) begin
        h1_reg_610 <= h_1_fu_947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond17_fu_919_p2 == 1'd1))) begin
        h5_reg_690 <= 5'd1;
    end else if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten12_reg_4067) & (1'b1 == ap_enable_reg_pp1_iter2))) begin
        h5_reg_690 <= tmp_199_mid2_reg_4108;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_3232 == 1'd0))) begin
        h_reg_587 <= tmp_196_mid2_reg_3272;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        h_reg_587 <= 5'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_713_p2 == 1'd0))) begin
        indvar_flatten7_reg_553 <= indvar_flatten_next1_fu_719_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten7_reg_553 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond17_fu_919_p2 == 1'd1))) begin
        indvar_flatten8_reg_656 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond_flatten12_fu_3002_p2))) begin
        indvar_flatten8_reg_656 <= indvar_flatten_next1_6_fu_3008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond17_fu_919_p2 == 1'd1))) begin
        indvar_flatten9_reg_679 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond_flatten12_fu_3002_p2))) begin
        indvar_flatten9_reg_679 <= indvar_flatten_next1_5_fu_3058_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_713_p2 == 1'd0))) begin
        indvar_flatten_reg_576 <= indvar_flatten_next_fu_769_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_576 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond17_fu_919_p2))) begin
        w2_reg_622 <= 5'd1;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == exitcond19_fu_953_p2))) begin
        w2_reg_622 <= w_23_fu_1040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond17_fu_919_p2 == 1'd1))) begin
        w6_reg_702 <= 5'd1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == exitcond_flatten12_reg_4067))) begin
        w6_reg_702 <= w_24_fu_3153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten_reg_3232 == 1'd0))) begin
        w_reg_599 <= w_22_fu_869_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        w_reg_599 <= 5'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_flatten_reg_3232 <= exitcond_flatten_reg_3232;
        ap_reg_pp0_iter1_w_mid2_reg_3252 <= w_mid2_reg_3252;
        exitcond_flatten_reg_3232 <= exitcond_flatten_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp1_iter1_exitcond_flatten12_reg_4067 <= exitcond_flatten12_reg_4067;
        ap_reg_pp1_iter1_w6_mid2_reg_4087 <= w6_mid2_reg_4087;
        exitcond_flatten12_reg_4067 <= exitcond_flatten12_fu_3002_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp1_stage0_flag00011001 == 1'b0)) begin
        ap_reg_pp1_iter2_tmp_463_reg_4103 <= tmp_463_reg_4103;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == exitcond_flatten12_reg_4067))) begin
        arrayNo_mid2_v_reg_4098 <= arrayNo_mid2_v_fu_3079_p3;
        tmp_199_mid2_reg_4108 <= tmp_199_mid2_fu_3136_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        brmerge40_demorgan_i_23_reg_3927 <= brmerge40_demorgan_i_23_fu_2249_p2;
        brmerge40_demorgan_i_24_reg_3952 <= brmerge40_demorgan_i_24_fu_2346_p2;
        brmerge40_demorgan_i_25_reg_3977 <= brmerge40_demorgan_i_25_fu_2443_p2;
        brmerge40_demorgan_i_26_reg_4002 <= brmerge40_demorgan_i_26_fu_2540_p2;
        brmerge40_demorgan_i_27_reg_4027 <= brmerge40_demorgan_i_27_fu_2637_p2;
        brmerge40_demorgan_i_28_reg_4052 <= brmerge40_demorgan_i_28_fu_2734_p2;
        brmerge40_demorgan_i_29_reg_3902 <= brmerge40_demorgan_i_29_fu_2152_p2;
        brmerge40_demorgan_i_reg_3877 <= brmerge40_demorgan_i_fu_2055_p2;
        brmerge_i_i_i_1_reg_3912 <= brmerge_i_i_i_1_fu_2174_p2;
        brmerge_i_i_i_2_reg_3937 <= brmerge_i_i_i_2_fu_2271_p2;
        brmerge_i_i_i_3_reg_3962 <= brmerge_i_i_i_3_fu_2368_p2;
        brmerge_i_i_i_4_reg_3987 <= brmerge_i_i_i_4_fu_2465_p2;
        brmerge_i_i_i_5_reg_4012 <= brmerge_i_i_i_5_fu_2562_p2;
        brmerge_i_i_i_6_reg_4037 <= brmerge_i_i_i_6_fu_2659_p2;
        brmerge_i_i_i_7_reg_4062 <= brmerge_i_i_i_7_fu_2756_p2;
        brmerge_i_i_i_reg_3887 <= brmerge_i_i_i_fu_2077_p2;
        p_38_i_i_1_reg_3892 <= p_38_i_i_1_fu_2125_p2;
        p_38_i_i_2_reg_3917 <= p_38_i_i_2_fu_2222_p2;
        p_38_i_i_3_reg_3942 <= p_38_i_i_3_fu_2319_p2;
        p_38_i_i_4_reg_3967 <= p_38_i_i_4_fu_2416_p2;
        p_38_i_i_5_reg_3992 <= p_38_i_i_5_fu_2513_p2;
        p_38_i_i_6_reg_4017 <= p_38_i_i_6_fu_2610_p2;
        p_38_i_i_7_reg_4042 <= p_38_i_i_7_fu_2707_p2;
        p_38_i_i_reg_3867 <= p_38_i_i_fu_2028_p2;
        tmp_207_reg_3872 <= tmp_207_fu_2044_p2;
        tmp_330_1_reg_3897 <= tmp_330_1_fu_2141_p2;
        tmp_330_2_reg_3922 <= tmp_330_2_fu_2238_p2;
        tmp_330_3_reg_3947 <= tmp_330_3_fu_2335_p2;
        tmp_330_4_reg_3972 <= tmp_330_4_fu_2432_p2;
        tmp_330_5_reg_3997 <= tmp_330_5_fu_2529_p2;
        tmp_330_6_reg_4022 <= tmp_330_6_fu_2626_p2;
        tmp_330_7_reg_4047 <= tmp_330_7_fu_2723_p2;
        underflow_1_reg_3907 <= underflow_1_fu_2169_p2;
        underflow_2_reg_3932 <= underflow_2_fu_2266_p2;
        underflow_3_reg_3957 <= underflow_3_fu_2363_p2;
        underflow_4_reg_3982 <= underflow_4_fu_2460_p2;
        underflow_5_reg_4007 <= underflow_5_fu_2557_p2;
        underflow_6_reg_4032 <= underflow_6_fu_2654_p2;
        underflow_7_reg_4057 <= underflow_7_fu_2751_p2;
        underflow_reg_3882 <= underflow_fu_2072_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_24_16x16_p_31_reg_3406 <= tmp_417_cast_fu_1180_p1;
        buffer1_1_24_16x16_p_32_reg_3411 <= tmp_417_cast_fu_1180_p1;
        buffer1_1_24_16x16_p_33_reg_3416 <= tmp_417_cast_fu_1180_p1;
        buffer1_1_24_16x16_p_34_reg_3421 <= tmp_417_cast_fu_1180_p1;
        buffer1_1_24_16x16_p_35_reg_3426 <= tmp_417_cast_fu_1180_p1;
        buffer1_1_24_16x16_p_36_reg_3431 <= tmp_417_cast_fu_1180_p1;
        buffer1_1_24_16x16_p_37_reg_3436 <= tmp_417_cast_fu_1180_p1;
        buffer1_1_24_16x16_p_38_reg_3441 <= tmp_417_cast_fu_1180_p1;
        input_V_load_reg_3446 <= input_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        buffer1_1_24_16x16_p_39_reg_3456 <= buffer1_1_24_16x16_p_7_q0;
        buffer1_1_24_16x16_p_40_reg_3471 <= buffer1_1_24_16x16_p_6_q0;
        buffer1_1_24_16x16_p_41_reg_3486 <= buffer1_1_24_16x16_p_5_q0;
        buffer1_1_24_16x16_p_42_reg_3501 <= buffer1_1_24_16x16_p_4_q0;
        buffer1_1_24_16x16_p_43_reg_3516 <= buffer1_1_24_16x16_p_3_q0;
        buffer1_1_24_16x16_p_44_reg_3531 <= buffer1_1_24_16x16_p_2_q0;
        buffer1_1_24_16x16_p_45_reg_3546 <= buffer1_1_24_16x16_p_1_q0;
        buffer1_1_24_16x16_p_46_reg_3561 <= buffer1_1_24_16x16_p_q0;
        p_Val2_69_1_reg_3466 <= p_Val2_69_1_fu_1216_p2;
        p_Val2_69_2_reg_3481 <= p_Val2_69_2_fu_1234_p2;
        p_Val2_69_3_reg_3496 <= p_Val2_69_3_fu_1252_p2;
        p_Val2_69_4_reg_3511 <= p_Val2_69_4_fu_1270_p2;
        p_Val2_69_5_reg_3526 <= p_Val2_69_5_fu_1288_p2;
        p_Val2_69_6_reg_3541 <= p_Val2_69_6_fu_1306_p2;
        p_Val2_69_7_reg_3556 <= p_Val2_69_7_fu_1324_p2;
        p_Val2_s_reg_3451 <= p_Val2_s_fu_1198_p2;
        tmp_469_reg_3461 <= p_Val2_s_fu_1198_p2[32'd5];
        tmp_474_reg_3476 <= p_Val2_69_1_fu_1216_p2[32'd5];
        tmp_479_reg_3491 <= p_Val2_69_2_fu_1234_p2[32'd5];
        tmp_484_reg_3506 <= p_Val2_69_3_fu_1252_p2[32'd5];
        tmp_489_reg_3521 <= p_Val2_69_4_fu_1270_p2[32'd5];
        tmp_494_reg_3536 <= p_Val2_69_5_fu_1288_p2[32'd5];
        tmp_499_reg_3551 <= p_Val2_69_6_fu_1306_p2[32'd5];
        tmp_504_reg_3566 <= p_Val2_69_7_fu_1324_p2[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond_flatten12_reg_4067))) begin
        buffer1_1_24_16x16_p_47_reg_4124 <= tmp_397_cast_fu_3191_p1;
        buffer1_1_24_16x16_p_48_reg_4130 <= tmp_397_cast_fu_3191_p1;
        buffer1_1_24_16x16_p_49_reg_4136 <= tmp_397_cast_fu_3191_p1;
        buffer1_1_24_16x16_p_50_reg_4142 <= tmp_397_cast_fu_3191_p1;
        buffer1_1_24_16x16_p_51_reg_4148 <= tmp_397_cast_fu_3191_p1;
        buffer1_1_24_16x16_p_52_reg_4154 <= tmp_397_cast_fu_3191_p1;
        buffer1_1_24_16x16_p_53_reg_4160 <= tmp_397_cast_fu_3191_p1;
        buffer1_1_24_16x16_p_54_reg_4166 <= tmp_397_cast_fu_3191_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        carry_12_1_reg_3632 <= carry_12_1_fu_1484_p2;
        carry_12_2_reg_3669 <= carry_12_2_fu_1565_p2;
        carry_12_3_reg_3706 <= carry_12_3_fu_1646_p2;
        carry_12_4_reg_3743 <= carry_12_4_fu_1727_p2;
        carry_12_5_reg_3780 <= carry_12_5_fu_1808_p2;
        carry_12_6_reg_3817 <= carry_12_6_fu_1889_p2;
        carry_12_7_reg_3854 <= carry_12_7_fu_1970_p2;
        carry_s_reg_3595 <= carry_s_fu_1403_p2;
        p_Val2_70_1_reg_3608 <= p_Val2_70_1_fu_1430_p2;
        p_Val2_70_2_reg_3645 <= p_Val2_70_2_fu_1511_p2;
        p_Val2_70_3_reg_3682 <= p_Val2_70_3_fu_1592_p2;
        p_Val2_70_4_reg_3719 <= p_Val2_70_4_fu_1673_p2;
        p_Val2_70_5_reg_3756 <= p_Val2_70_5_fu_1754_p2;
        p_Val2_70_6_reg_3793 <= p_Val2_70_6_fu_1835_p2;
        p_Val2_70_7_reg_3830 <= p_Val2_70_7_fu_1916_p2;
        p_Val2_72_1_reg_3620 <= p_Val2_72_1_fu_1464_p2;
        p_Val2_72_2_reg_3657 <= p_Val2_72_2_fu_1545_p2;
        p_Val2_72_3_reg_3694 <= p_Val2_72_3_fu_1626_p2;
        p_Val2_72_4_reg_3731 <= p_Val2_72_4_fu_1707_p2;
        p_Val2_72_5_reg_3768 <= p_Val2_72_5_fu_1788_p2;
        p_Val2_72_6_reg_3805 <= p_Val2_72_6_fu_1869_p2;
        p_Val2_72_7_reg_3842 <= p_Val2_72_7_fu_1950_p2;
        p_Val2_7_reg_3571 <= p_Val2_7_fu_1349_p2;
        p_Val2_9_reg_3583 <= p_Val2_9_fu_1383_p2;
        tmp_209_reg_3602 <= {{p_Val2_7_fu_1349_p2[15:14]}};
        tmp_210_reg_3639 <= {{p_Val2_70_1_fu_1430_p2[15:14]}};
        tmp_211_reg_3676 <= {{p_Val2_70_2_fu_1511_p2[15:14]}};
        tmp_212_reg_3713 <= {{p_Val2_70_3_fu_1592_p2[15:14]}};
        tmp_213_reg_3750 <= {{p_Val2_70_4_fu_1673_p2[15:14]}};
        tmp_214_reg_3787 <= {{p_Val2_70_5_fu_1754_p2[15:14]}};
        tmp_215_reg_3824 <= {{p_Val2_70_6_fu_1835_p2[15:14]}};
        tmp_216_reg_3861 <= {{p_Val2_70_7_fu_1916_p2[15:14]}};
        tmp_468_reg_3576 <= p_Val2_7_fu_1349_p2[32'd15];
        tmp_471_reg_3589 <= p_Val2_9_fu_1383_p2[32'd7];
        tmp_473_reg_3613 <= p_Val2_70_1_fu_1430_p2[32'd15];
        tmp_476_reg_3626 <= p_Val2_72_1_fu_1464_p2[32'd7];
        tmp_478_reg_3650 <= p_Val2_70_2_fu_1511_p2[32'd15];
        tmp_481_reg_3663 <= p_Val2_72_2_fu_1545_p2[32'd7];
        tmp_483_reg_3687 <= p_Val2_70_3_fu_1592_p2[32'd15];
        tmp_486_reg_3700 <= p_Val2_72_3_fu_1626_p2[32'd7];
        tmp_488_reg_3724 <= p_Val2_70_4_fu_1673_p2[32'd15];
        tmp_491_reg_3737 <= p_Val2_72_4_fu_1707_p2[32'd7];
        tmp_493_reg_3761 <= p_Val2_70_5_fu_1754_p2[32'd15];
        tmp_496_reg_3774 <= p_Val2_72_5_fu_1788_p2[32'd7];
        tmp_498_reg_3798 <= p_Val2_70_6_fu_1835_p2[32'd15];
        tmp_501_reg_3811 <= p_Val2_72_6_fu_1869_p2[32'd7];
        tmp_503_reg_3835 <= p_Val2_70_7_fu_1916_p2[32'd15];
        tmp_506_reg_3848 <= p_Val2_72_7_fu_1950_p2[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ci_6_reg_3328 <= ci_6_fu_959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == exitcond20_fu_1046_p2))) begin
        co_24_7_reg_3361 <= co_24_7_fu_1163_p2;
        tmp_349_reg_3351 <= tmp_349_fu_1092_p2;
        tmp_355_reg_3356 <= tmp_355_fu_1158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten_fu_713_p2 == 1'd0))) begin
        exitcond44_mid_reg_3247 <= exitcond44_mid_fu_743_p2;
        exitcond_flatten11_reg_3241 <= exitcond_flatten11_fu_725_p2;
        w_mid2_reg_3252 <= w_mid2_fu_755_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten12_fu_3002_p2))) begin
        exitcond_flatten13_reg_4076 <= exitcond_flatten13_fu_3014_p2;
        exitcond_mid_reg_4082 <= exitcond_mid_fu_3032_p2;
        w6_mid2_reg_4087 <= w6_mid2_fu_3044_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'd0 == exitcond19_fu_953_p2))) begin
        input_V_addr_reg_3338 <= tmp_405_cast_fu_1035_p1;
        tmp_200_cast_reg_3333[4 : 0] <= tmp_200_cast_fu_965_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten_reg_3232 == 1'd0))) begin
        tmp_196_mid2_reg_3272 <= tmp_196_mid2_fu_852_p3;
        tmp_mid2_v_reg_3263 <= tmp_mid2_v_fu_790_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == exitcond18_fu_933_p2))) begin
        tmp_197_cast1_reg_3310[4 : 0] <= tmp_197_cast1_fu_939_p1[4 : 0];
        tmp_197_cast_reg_3315[4 : 0] <= tmp_197_cast_fu_943_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten_reg_3232 == 1'd0))) begin
        tmp_330_reg_3277 <= tmp_330_fu_863_p2;
        tmp_461_reg_3268 <= tmp_461_fu_802_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'd0 == exitcond_flatten12_reg_4067))) begin
        tmp_337_reg_4113 <= tmp_337_fu_3147_p2;
        tmp_463_reg_4103 <= tmp_463_fu_3086_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond17_fu_919_p2))) begin
        tmp_cast5_reg_3297[4 : 0] <= tmp_cast5_fu_925_p1[4 : 0];
        tmp_cast_reg_3302[4 : 0] <= tmp_cast_fu_929_p1[4 : 0];
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_713_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond_flatten12_fu_3002_p2)) begin
        ap_condition_pp1_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state19))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp1_iter0) & (1'b0 == ap_enable_reg_pp1_iter1) & (1'b0 == ap_enable_reg_pp1_iter2) & (1'b0 == ap_enable_reg_pp1_iter3))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        bias_V_ce0 = 1'b1;
    end else begin
        bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_1_address0 = tmp_397_cast_fu_3191_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_1_address0 = buffer1_1_24_16x16_p_33_reg_3416;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_24_16x16_p_1_address0 = tmp_417_cast_fu_1180_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_1_address0 = tmp_388_cast_fu_907_p1;
    end else begin
        buffer1_1_24_16x16_p_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_24_16x16_p_1_ce0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_24_16x16_p_1_ce1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_1_d0 = this_assign_1_6_fu_2963_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_1_d0 = bias_V_q0;
    end else begin
        buffer1_1_24_16x16_p_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_461_reg_3268 == 3'd6)))) begin
        buffer1_1_24_16x16_p_1_we0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_465_fu_3224_p3) & (ap_reg_pp1_iter2_tmp_463_reg_4103 == 3'd6))) begin
        buffer1_1_24_16x16_p_1_we1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_2_address0 = tmp_397_cast_fu_3191_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_2_address0 = buffer1_1_24_16x16_p_32_reg_3411;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_24_16x16_p_2_address0 = tmp_417_cast_fu_1180_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_2_address0 = tmp_388_cast_fu_907_p1;
    end else begin
        buffer1_1_24_16x16_p_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_24_16x16_p_2_ce0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_24_16x16_p_2_ce1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_2_d0 = this_assign_1_5_fu_2933_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_2_d0 = bias_V_q0;
    end else begin
        buffer1_1_24_16x16_p_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_461_reg_3268 == 3'd5)))) begin
        buffer1_1_24_16x16_p_2_we0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_465_fu_3224_p3) & (ap_reg_pp1_iter2_tmp_463_reg_4103 == 3'd5))) begin
        buffer1_1_24_16x16_p_2_we1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_3_address0 = tmp_397_cast_fu_3191_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_3_address0 = buffer1_1_24_16x16_p_35_reg_3426;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_24_16x16_p_3_address0 = tmp_417_cast_fu_1180_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_3_address0 = tmp_388_cast_fu_907_p1;
    end else begin
        buffer1_1_24_16x16_p_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_24_16x16_p_3_ce0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_24_16x16_p_3_ce1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_3_d0 = this_assign_1_4_fu_2903_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_3_d0 = bias_V_q0;
    end else begin
        buffer1_1_24_16x16_p_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_461_reg_3268 == 3'd4)))) begin
        buffer1_1_24_16x16_p_3_we0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_465_fu_3224_p3) & (ap_reg_pp1_iter2_tmp_463_reg_4103 == 3'd4))) begin
        buffer1_1_24_16x16_p_3_we1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_4_address0 = tmp_397_cast_fu_3191_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_4_address0 = buffer1_1_24_16x16_p_36_reg_3431;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_24_16x16_p_4_address0 = tmp_417_cast_fu_1180_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_4_address0 = tmp_388_cast_fu_907_p1;
    end else begin
        buffer1_1_24_16x16_p_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_24_16x16_p_4_ce0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_24_16x16_p_4_ce1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_4_d0 = this_assign_1_3_fu_2873_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_4_d0 = bias_V_q0;
    end else begin
        buffer1_1_24_16x16_p_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_461_reg_3268 == 3'd3)))) begin
        buffer1_1_24_16x16_p_4_we0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_465_fu_3224_p3) & (ap_reg_pp1_iter2_tmp_463_reg_4103 == 3'd3))) begin
        buffer1_1_24_16x16_p_4_we1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_5_address0 = tmp_397_cast_fu_3191_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_5_address0 = buffer1_1_24_16x16_p_34_reg_3421;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_24_16x16_p_5_address0 = tmp_417_cast_fu_1180_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_5_address0 = tmp_388_cast_fu_907_p1;
    end else begin
        buffer1_1_24_16x16_p_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_24_16x16_p_5_ce0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_24_16x16_p_5_ce1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_5_d0 = this_assign_1_2_fu_2843_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_5_d0 = bias_V_q0;
    end else begin
        buffer1_1_24_16x16_p_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_461_reg_3268 == 3'd2)))) begin
        buffer1_1_24_16x16_p_5_we0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_465_fu_3224_p3) & (ap_reg_pp1_iter2_tmp_463_reg_4103 == 3'd2))) begin
        buffer1_1_24_16x16_p_5_we1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_6_address0 = tmp_397_cast_fu_3191_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_6_address0 = buffer1_1_24_16x16_p_31_reg_3406;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_24_16x16_p_6_address0 = tmp_417_cast_fu_1180_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_6_address0 = tmp_388_cast_fu_907_p1;
    end else begin
        buffer1_1_24_16x16_p_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_24_16x16_p_6_ce0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_24_16x16_p_6_ce1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_6_d0 = this_assign_1_1_fu_2813_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_6_d0 = bias_V_q0;
    end else begin
        buffer1_1_24_16x16_p_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_461_reg_3268 == 3'd1)))) begin
        buffer1_1_24_16x16_p_6_we0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_465_fu_3224_p3) & (ap_reg_pp1_iter2_tmp_463_reg_4103 == 3'd1))) begin
        buffer1_1_24_16x16_p_6_we1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_7_address0 = tmp_397_cast_fu_3191_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_7_address0 = buffer1_1_24_16x16_p_38_reg_3441;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_24_16x16_p_7_address0 = tmp_417_cast_fu_1180_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_7_address0 = tmp_388_cast_fu_907_p1;
    end else begin
        buffer1_1_24_16x16_p_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_24_16x16_p_7_ce0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_24_16x16_p_7_ce1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_7_d0 = this_assign_1_fu_2783_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_7_d0 = bias_V_q0;
    end else begin
        buffer1_1_24_16x16_p_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_461_reg_3268 == 3'd0)))) begin
        buffer1_1_24_16x16_p_7_we0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_465_fu_3224_p3) & (ap_reg_pp1_iter2_tmp_463_reg_4103 == 3'd0))) begin
        buffer1_1_24_16x16_p_7_we1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_address0 = tmp_397_cast_fu_3191_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_address0 = buffer1_1_24_16x16_p_37_reg_3436;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buffer1_1_24_16x16_p_address0 = tmp_417_cast_fu_1180_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_address0 = tmp_388_cast_fu_907_p1;
    end else begin
        buffer1_1_24_16x16_p_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | (1'b1 == ap_CS_fsm_state14) | ((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter2)))) begin
        buffer1_1_24_16x16_p_ce0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3))) begin
        buffer1_1_24_16x16_p_ce1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        buffer1_1_24_16x16_p_d0 = this_assign_1_7_fu_2993_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        buffer1_1_24_16x16_p_d0 = bias_V_q0;
    end else begin
        buffer1_1_24_16x16_p_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_461_reg_3268 == 3'd7)))) begin
        buffer1_1_24_16x16_p_we0 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (1'd1 == tmp_465_fu_3224_p3) & (ap_reg_pp1_iter2_tmp_463_reg_4103 == 3'd7))) begin
        buffer1_1_24_16x16_p_we1 = 1'b1;
    end else begin
        buffer1_1_24_16x16_p_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp1_iter1_exitcond_flatten12_reg_4067) & (1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        co4_phi_fu_671_p4 = arrayNo_mid2_v_reg_4098;
    end else begin
        co4_phi_fu_671_p4 = co4_reg_667;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_3232 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        co_phi_fu_568_p4 = tmp_mid2_v_reg_3263;
    end else begin
        co_phi_fu_568_p4 = co_reg_564;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp1_iter1_exitcond_flatten12_reg_4067) & (1'b1 == ap_enable_reg_pp1_iter2) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        h5_phi_fu_694_p4 = tmp_199_mid2_reg_4108;
    end else begin
        h5_phi_fu_694_p4 = h5_reg_690;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_reg_pp0_iter1_exitcond_flatten_reg_3232 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        h_phi_fu_591_p4 = tmp_196_mid2_reg_3272;
    end else begin
        h_phi_fu_591_p4 = h_reg_587;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == exitcond_flatten12_reg_4067) & (ap_block_pp1_stage0_flag00000000 == 1'b0))) begin
        w6_phi_fu_706_p4 = w_24_fu_3153_p2;
    end else begin
        w6_phi_fu_706_p4 = w6_reg_702;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten_reg_3232 == 1'd0) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        w_phi_fu_603_p4 = w_22_fu_869_p2;
    end else begin
        w_phi_fu_603_p4 = w_reg_599;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_0_V_ce0 = 1'b1;
    end else begin
        weight_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_1_V_ce0 = 1'b1;
    end else begin
        weight_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_2_V_ce0 = 1'b1;
    end else begin
        weight_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_3_V_ce0 = 1'b1;
    end else begin
        weight_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_4_V_ce0 = 1'b1;
    end else begin
        weight_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_5_V_ce0 = 1'b1;
    end else begin
        weight_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_6_V_ce0 = 1'b1;
    end else begin
        weight_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        weight_7_V_ce0 = 1'b1;
    end else begin
        weight_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_713_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_713_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond17_fu_919_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond18_fu_933_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == exitcond19_fu_953_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == exitcond20_fu_1046_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (ap_enable_reg_pp1_iter2 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'd1 == exitcond_flatten12_fu_3002_p2) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter3) & (ap_enable_reg_pp1_iter2 == 1'b0)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_flag00011011 == 1'b0) & (1'd1 == exitcond_flatten12_fu_3002_p2) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_fu_1195_p1 = $signed(input_V_load_reg_3446);

assign Range1_all_ones_1_fu_2090_p2 = ((tmp_210_reg_3639 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_2187_p2 = ((tmp_211_reg_3676 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_2284_p2 = ((tmp_212_reg_3713 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_2381_p2 = ((tmp_213_reg_3750 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_5_fu_2478_p2 = ((tmp_214_reg_3787 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_fu_2575_p2 = ((tmp_215_reg_3824 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_7_fu_2672_p2 = ((tmp_216_reg_3861 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1993_p2 = ((tmp_209_reg_3602 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_2095_p2 = ((tmp_210_reg_3639 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_2192_p2 = ((tmp_211_reg_3676 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_2289_p2 = ((tmp_212_reg_3713 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_4_fu_2386_p2 = ((tmp_213_reg_3750 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_5_fu_2483_p2 = ((tmp_214_reg_3787 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_fu_2580_p2 = ((tmp_215_reg_3824 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_7_fu_2677_p2 = ((tmp_216_reg_3861 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1998_p2 = ((tmp_209_reg_3602 == 2'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign arrayNo_mid2_v_fu_3079_p3 = ((exitcond_flatten13_reg_4076[0:0] === 1'b1) ? co_22_fu_3066_p2 : co4_phi_fu_671_p4);

assign bias_V_address0 = tmp_mid2_fu_797_p1;

assign brmerge40_demorgan_i_23_fu_2249_p2 = (tmp_481_reg_3663 & deleted_ones_2_fu_2215_p3);

assign brmerge40_demorgan_i_24_fu_2346_p2 = (tmp_486_reg_3700 & deleted_ones_3_fu_2312_p3);

assign brmerge40_demorgan_i_25_fu_2443_p2 = (tmp_491_reg_3737 & deleted_ones_4_fu_2409_p3);

assign brmerge40_demorgan_i_26_fu_2540_p2 = (tmp_496_reg_3774 & deleted_ones_5_fu_2506_p3);

assign brmerge40_demorgan_i_27_fu_2637_p2 = (tmp_501_reg_3811 & deleted_ones_6_fu_2603_p3);

assign brmerge40_demorgan_i_28_fu_2734_p2 = (tmp_506_reg_3848 & deleted_ones_7_fu_2700_p3);

assign brmerge40_demorgan_i_29_fu_2152_p2 = (tmp_476_reg_3626 & deleted_ones_1_fu_2118_p3);

assign brmerge40_demorgan_i_fu_2055_p2 = (tmp_471_reg_3589 & deleted_ones_fu_2021_p3);

assign brmerge_i_i_1_fu_2136_p2 = (tmp_476_reg_3626 | p_not_i_i_1_fu_2130_p2);

assign brmerge_i_i_2_fu_2233_p2 = (tmp_481_reg_3663 | p_not_i_i_2_fu_2227_p2);

assign brmerge_i_i_3_fu_2330_p2 = (tmp_486_reg_3700 | p_not_i_i_3_fu_2324_p2);

assign brmerge_i_i_4_fu_2427_p2 = (tmp_491_reg_3737 | p_not_i_i_4_fu_2421_p2);

assign brmerge_i_i_5_fu_2524_p2 = (tmp_496_reg_3774 | p_not_i_i_5_fu_2518_p2);

assign brmerge_i_i_6_fu_2621_p2 = (tmp_501_reg_3811 | p_not_i_i_6_fu_2615_p2);

assign brmerge_i_i_7_fu_2718_p2 = (tmp_506_reg_3848 | p_not_i_i_7_fu_2712_p2);

assign brmerge_i_i_fu_2039_p2 = (tmp_471_reg_3589 | p_not_i_i_fu_2033_p2);

assign brmerge_i_i_i_1_fu_2174_p2 = (underflow_1_fu_2169_p2 | overflow_1_fu_2146_p2);

assign brmerge_i_i_i_2_fu_2271_p2 = (underflow_2_fu_2266_p2 | overflow_2_fu_2243_p2);

assign brmerge_i_i_i_3_fu_2368_p2 = (underflow_3_fu_2363_p2 | overflow_3_fu_2340_p2);

assign brmerge_i_i_i_4_fu_2465_p2 = (underflow_4_fu_2460_p2 | overflow_4_fu_2437_p2);

assign brmerge_i_i_i_5_fu_2562_p2 = (underflow_5_fu_2557_p2 | overflow_5_fu_2534_p2);

assign brmerge_i_i_i_6_fu_2659_p2 = (underflow_6_fu_2654_p2 | overflow_6_fu_2631_p2);

assign brmerge_i_i_i_7_fu_2756_p2 = (underflow_7_fu_2751_p2 | overflow_7_fu_2728_p2);

assign brmerge_i_i_i_fu_2077_p2 = (underflow_fu_2072_p2 | overflow_fu_2049_p2);

assign buffer1_1_24_16x16_p_1_address1 = buffer1_1_24_16x16_p_49_reg_4136;

assign buffer1_1_24_16x16_p_1_d1 = 8'd0;

assign buffer1_1_24_16x16_p_2_address1 = buffer1_1_24_16x16_p_48_reg_4130;

assign buffer1_1_24_16x16_p_2_d1 = 8'd0;

assign buffer1_1_24_16x16_p_3_address1 = buffer1_1_24_16x16_p_51_reg_4148;

assign buffer1_1_24_16x16_p_3_d1 = 8'd0;

assign buffer1_1_24_16x16_p_4_address1 = buffer1_1_24_16x16_p_52_reg_4154;

assign buffer1_1_24_16x16_p_4_d1 = 8'd0;

assign buffer1_1_24_16x16_p_5_address1 = buffer1_1_24_16x16_p_50_reg_4142;

assign buffer1_1_24_16x16_p_5_d1 = 8'd0;

assign buffer1_1_24_16x16_p_6_address1 = buffer1_1_24_16x16_p_47_reg_4124;

assign buffer1_1_24_16x16_p_6_d1 = 8'd0;

assign buffer1_1_24_16x16_p_7_address1 = buffer1_1_24_16x16_p_54_reg_4166;

assign buffer1_1_24_16x16_p_7_d1 = 8'd0;

assign buffer1_1_24_16x16_p_address1 = buffer1_1_24_16x16_p_53_reg_4160;

assign buffer1_1_24_16x16_p_d1 = 8'd0;

assign carry_12_1_fu_1484_p2 = (tmp_475_fu_1456_p3 & tmp_325_1_fu_1478_p2);

assign carry_12_2_fu_1565_p2 = (tmp_480_fu_1537_p3 & tmp_325_2_fu_1559_p2);

assign carry_12_3_fu_1646_p2 = (tmp_485_fu_1618_p3 & tmp_325_3_fu_1640_p2);

assign carry_12_4_fu_1727_p2 = (tmp_490_fu_1699_p3 & tmp_325_4_fu_1721_p2);

assign carry_12_5_fu_1808_p2 = (tmp_495_fu_1780_p3 & tmp_325_5_fu_1802_p2);

assign carry_12_6_fu_1889_p2 = (tmp_500_fu_1861_p3 & tmp_325_6_fu_1883_p2);

assign carry_12_7_fu_1970_p2 = (tmp_505_fu_1942_p3 & tmp_325_7_fu_1964_p2);

assign carry_s_fu_1403_p2 = (tmp_470_fu_1375_p3 & tmp_205_fu_1397_p2);

assign ci_6_fu_959_p2 = (ci_reg_634 + 5'd1);

assign co_21_fu_777_p2 = (5'd1 + co_phi_fu_568_p4);

assign co_22_fu_3066_p2 = (5'd1 + co4_phi_fu_671_p4);

assign co_24_7_fu_1163_p2 = (co3_reg_645 + 5'd8);

assign deleted_ones_1_fu_2118_p3 = ((carry_12_1_reg_3632[0:0] === 1'b1) ? p_41_i_i_1_fu_2113_p2 : Range1_all_ones_1_fu_2090_p2);

assign deleted_ones_2_fu_2215_p3 = ((carry_12_2_reg_3669[0:0] === 1'b1) ? p_41_i_i_2_fu_2210_p2 : Range1_all_ones_2_fu_2187_p2);

assign deleted_ones_3_fu_2312_p3 = ((carry_12_3_reg_3706[0:0] === 1'b1) ? p_41_i_i_3_fu_2307_p2 : Range1_all_ones_3_fu_2284_p2);

assign deleted_ones_4_fu_2409_p3 = ((carry_12_4_reg_3743[0:0] === 1'b1) ? p_41_i_i_4_fu_2404_p2 : Range1_all_ones_4_fu_2381_p2);

assign deleted_ones_5_fu_2506_p3 = ((carry_12_5_reg_3780[0:0] === 1'b1) ? p_41_i_i_5_fu_2501_p2 : Range1_all_ones_5_fu_2478_p2);

assign deleted_ones_6_fu_2603_p3 = ((carry_12_6_reg_3817[0:0] === 1'b1) ? p_41_i_i_6_fu_2598_p2 : Range1_all_ones_6_fu_2575_p2);

assign deleted_ones_7_fu_2700_p3 = ((carry_12_7_reg_3854[0:0] === 1'b1) ? p_41_i_i_7_fu_2695_p2 : Range1_all_ones_7_fu_2672_p2);

assign deleted_ones_fu_2021_p3 = ((carry_s_reg_3595[0:0] === 1'b1) ? p_41_i_i_fu_2016_p2 : Range1_all_ones_fu_1993_p2);

assign deleted_zeros_1_fu_2100_p3 = ((carry_12_1_reg_3632[0:0] === 1'b1) ? Range1_all_ones_1_fu_2090_p2 : Range1_all_zeros_1_fu_2095_p2);

assign deleted_zeros_2_fu_2197_p3 = ((carry_12_2_reg_3669[0:0] === 1'b1) ? Range1_all_ones_2_fu_2187_p2 : Range1_all_zeros_2_fu_2192_p2);

assign deleted_zeros_3_fu_2294_p3 = ((carry_12_3_reg_3706[0:0] === 1'b1) ? Range1_all_ones_3_fu_2284_p2 : Range1_all_zeros_3_fu_2289_p2);

assign deleted_zeros_4_fu_2391_p3 = ((carry_12_4_reg_3743[0:0] === 1'b1) ? Range1_all_ones_4_fu_2381_p2 : Range1_all_zeros_4_fu_2386_p2);

assign deleted_zeros_5_fu_2488_p3 = ((carry_12_5_reg_3780[0:0] === 1'b1) ? Range1_all_ones_5_fu_2478_p2 : Range1_all_zeros_5_fu_2483_p2);

assign deleted_zeros_6_fu_2585_p3 = ((carry_12_6_reg_3817[0:0] === 1'b1) ? Range1_all_ones_6_fu_2575_p2 : Range1_all_zeros_6_fu_2580_p2);

assign deleted_zeros_7_fu_2682_p3 = ((carry_12_7_reg_3854[0:0] === 1'b1) ? Range1_all_ones_7_fu_2672_p2 : Range1_all_zeros_7_fu_2677_p2);

assign deleted_zeros_fu_2003_p3 = ((carry_s_reg_3595[0:0] === 1'b1) ? Range1_all_ones_fu_1993_p2 : Range1_all_zeros_fu_1998_p2);

assign exitcond17_fu_919_p2 = ((h1_reg_610 == 5'd17) ? 1'b1 : 1'b0);

assign exitcond18_fu_933_p2 = ((w2_reg_622 == 5'd17) ? 1'b1 : 1'b0);

assign exitcond19_fu_953_p2 = ((ci_reg_634 == 5'd24) ? 1'b1 : 1'b0);

assign exitcond20_fu_1046_p2 = ((co3_reg_645 == 5'd24) ? 1'b1 : 1'b0);

assign exitcond21_fu_3026_p2 = ((w6_phi_fu_706_p4 == 5'd17) ? 1'b1 : 1'b0);

assign exitcond44_mid_fu_743_p2 = (exitcond_fu_737_p2 & not_exitcond_flatten_fu_731_p2);

assign exitcond_flatten11_fu_725_p2 = ((indvar_flatten_reg_576 == 10'd256) ? 1'b1 : 1'b0);

assign exitcond_flatten12_fu_3002_p2 = ((indvar_flatten8_reg_656 == 13'd6144) ? 1'b1 : 1'b0);

assign exitcond_flatten13_fu_3014_p2 = ((indvar_flatten9_reg_679 == 10'd256) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_713_p2 = ((indvar_flatten7_reg_553 == 13'd6144) ? 1'b1 : 1'b0);

assign exitcond_fu_737_p2 = ((w_phi_fu_603_p4 == 5'd17) ? 1'b1 : 1'b0);

assign exitcond_mid_fu_3032_p2 = (exitcond21_fu_3026_p2 & not_exitcond_flatten_2_fu_3020_p2);

assign h5_mid_fu_3072_p3 = ((exitcond_flatten13_reg_4076[0:0] === 1'b1) ? 5'd1 : h5_phi_fu_694_p4);

assign h_19_fu_846_p2 = (5'd1 + h_mid_fu_783_p3);

assign h_1_fu_947_p2 = (h1_reg_610 + 5'd1);

assign h_9_fu_3130_p2 = (5'd1 + h5_mid_fu_3072_p3);

assign h_mid_fu_783_p3 = ((exitcond_flatten11_reg_3241[0:0] === 1'b1) ? 5'd1 : h_phi_fu_591_p4);

assign indvar_flatten21_op_fu_3052_p2 = (indvar_flatten9_reg_679 + 10'd1);

assign indvar_flatten_next1_5_fu_3058_p3 = ((exitcond_flatten13_fu_3014_p2[0:0] === 1'b1) ? 10'd1 : indvar_flatten21_op_fu_3052_p2);

assign indvar_flatten_next1_6_fu_3008_p2 = (indvar_flatten8_reg_656 + 13'd1);

assign indvar_flatten_next1_fu_719_p2 = (indvar_flatten7_reg_553 + 13'd1);

assign indvar_flatten_next_fu_769_p3 = ((exitcond_flatten11_fu_725_p2[0:0] === 1'b1) ? 10'd1 : indvar_flatten_op_fu_763_p2);

assign indvar_flatten_op_fu_763_p2 = (indvar_flatten_reg_576 + 10'd1);

assign input_V_address0 = input_V_addr_reg_3338;

assign newIndex10_mid2_v_fu_806_p4 = {{tmp_mid2_v_fu_790_p3[4:3]}};

assign newIndex12_mid2_v_fu_3090_p4 = {{arrayNo_mid2_v_fu_3079_p3[4:3]}};

assign newIndex_fu_1052_p4 = {{co3_reg_645[4:3]}};

assign not_exitcond_flatten_2_fu_3020_p2 = (exitcond_flatten13_fu_3014_p2 ^ 1'd1);

assign not_exitcond_flatten_fu_731_p2 = (exitcond_flatten11_fu_725_p2 ^ 1'd1);

assign overflow_1_fu_2146_p2 = (brmerge_i_i_1_fu_2136_p2 & tmp_330_1_fu_2141_p2);

assign overflow_2_fu_2243_p2 = (brmerge_i_i_2_fu_2233_p2 & tmp_330_2_fu_2238_p2);

assign overflow_3_fu_2340_p2 = (brmerge_i_i_3_fu_2330_p2 & tmp_330_3_fu_2335_p2);

assign overflow_4_fu_2437_p2 = (brmerge_i_i_4_fu_2427_p2 & tmp_330_4_fu_2432_p2);

assign overflow_5_fu_2534_p2 = (brmerge_i_i_5_fu_2524_p2 & tmp_330_5_fu_2529_p2);

assign overflow_6_fu_2631_p2 = (brmerge_i_i_6_fu_2621_p2 & tmp_330_6_fu_2626_p2);

assign overflow_7_fu_2728_p2 = (brmerge_i_i_7_fu_2718_p2 & tmp_330_7_fu_2723_p2);

assign overflow_fu_2049_p2 = (brmerge_i_i_fu_2039_p2 & tmp_207_fu_2044_p2);

assign p_38_i_i_1_fu_2125_p2 = (carry_12_1_reg_3632 & Range1_all_ones_1_fu_2090_p2);

assign p_38_i_i_2_fu_2222_p2 = (carry_12_2_reg_3669 & Range1_all_ones_2_fu_2187_p2);

assign p_38_i_i_3_fu_2319_p2 = (carry_12_3_reg_3706 & Range1_all_ones_3_fu_2284_p2);

assign p_38_i_i_4_fu_2416_p2 = (carry_12_4_reg_3743 & Range1_all_ones_4_fu_2381_p2);

assign p_38_i_i_5_fu_2513_p2 = (carry_12_5_reg_3780 & Range1_all_ones_5_fu_2478_p2);

assign p_38_i_i_6_fu_2610_p2 = (carry_12_6_reg_3817 & Range1_all_ones_6_fu_2575_p2);

assign p_38_i_i_7_fu_2707_p2 = (carry_12_7_reg_3854 & Range1_all_ones_7_fu_2672_p2);

assign p_38_i_i_fu_2028_p2 = (carry_s_reg_3595 & Range1_all_ones_fu_1993_p2);

assign p_41_i_i_1_fu_2113_p2 = (tmp_473_reg_3613 & tmp_328_1_fu_2107_p2);

assign p_41_i_i_2_fu_2210_p2 = (tmp_478_reg_3650 & tmp_328_2_fu_2204_p2);

assign p_41_i_i_3_fu_2307_p2 = (tmp_483_reg_3687 & tmp_328_3_fu_2301_p2);

assign p_41_i_i_4_fu_2404_p2 = (tmp_488_reg_3724 & tmp_328_4_fu_2398_p2);

assign p_41_i_i_5_fu_2501_p2 = (tmp_493_reg_3761 & tmp_328_5_fu_2495_p2);

assign p_41_i_i_6_fu_2598_p2 = (tmp_498_reg_3798 & tmp_328_6_fu_2592_p2);

assign p_41_i_i_7_fu_2695_p2 = (tmp_503_reg_3835 & tmp_328_7_fu_2689_p2);

assign p_41_i_i_fu_2016_p2 = (tmp_468_reg_3576 & tmp_206_fu_2010_p2);

assign p_Val2_69_1_fu_1216_p0 = weight_1_V_q0;

assign p_Val2_69_1_fu_1216_p1 = OP2_V_fu_1195_p1;

assign p_Val2_69_1_fu_1216_p2 = ($signed(p_Val2_69_1_fu_1216_p0) * $signed(p_Val2_69_1_fu_1216_p1));

assign p_Val2_69_2_fu_1234_p0 = weight_2_V_q0;

assign p_Val2_69_2_fu_1234_p1 = OP2_V_fu_1195_p1;

assign p_Val2_69_2_fu_1234_p2 = ($signed(p_Val2_69_2_fu_1234_p0) * $signed(p_Val2_69_2_fu_1234_p1));

assign p_Val2_69_3_fu_1252_p0 = weight_3_V_q0;

assign p_Val2_69_3_fu_1252_p1 = OP2_V_fu_1195_p1;

assign p_Val2_69_3_fu_1252_p2 = ($signed(p_Val2_69_3_fu_1252_p0) * $signed(p_Val2_69_3_fu_1252_p1));

assign p_Val2_69_4_fu_1270_p0 = weight_4_V_q0;

assign p_Val2_69_4_fu_1270_p1 = OP2_V_fu_1195_p1;

assign p_Val2_69_4_fu_1270_p2 = ($signed(p_Val2_69_4_fu_1270_p0) * $signed(p_Val2_69_4_fu_1270_p1));

assign p_Val2_69_5_fu_1288_p0 = weight_5_V_q0;

assign p_Val2_69_5_fu_1288_p1 = OP2_V_fu_1195_p1;

assign p_Val2_69_5_fu_1288_p2 = ($signed(p_Val2_69_5_fu_1288_p0) * $signed(p_Val2_69_5_fu_1288_p1));

assign p_Val2_69_6_fu_1306_p0 = weight_6_V_q0;

assign p_Val2_69_6_fu_1306_p1 = OP2_V_fu_1195_p1;

assign p_Val2_69_6_fu_1306_p2 = ($signed(p_Val2_69_6_fu_1306_p0) * $signed(p_Val2_69_6_fu_1306_p1));

assign p_Val2_69_7_fu_1324_p0 = weight_7_V_q0;

assign p_Val2_69_7_fu_1324_p1 = OP2_V_fu_1195_p1;

assign p_Val2_69_7_fu_1324_p2 = ($signed(p_Val2_69_7_fu_1324_p0) * $signed(p_Val2_69_7_fu_1324_p1));

assign p_Val2_70_1_fu_1430_p2 = ($signed(tmp_317_1_cast_fu_1426_p1) + $signed(p_Val2_69_1_reg_3466));

assign p_Val2_70_2_fu_1511_p2 = ($signed(tmp_317_2_cast_fu_1507_p1) + $signed(p_Val2_69_2_reg_3481));

assign p_Val2_70_3_fu_1592_p2 = ($signed(tmp_317_3_cast_fu_1588_p1) + $signed(p_Val2_69_3_reg_3496));

assign p_Val2_70_4_fu_1673_p2 = ($signed(tmp_317_4_cast_fu_1669_p1) + $signed(p_Val2_69_4_reg_3511));

assign p_Val2_70_5_fu_1754_p2 = ($signed(tmp_317_5_cast_fu_1750_p1) + $signed(p_Val2_69_5_reg_3526));

assign p_Val2_70_6_fu_1835_p2 = ($signed(tmp_317_6_cast_fu_1831_p1) + $signed(p_Val2_69_6_reg_3541));

assign p_Val2_70_7_fu_1916_p2 = ($signed(tmp_317_7_cast_fu_1912_p1) + $signed(p_Val2_69_7_reg_3556));

assign p_Val2_71_1_fu_1443_p4 = {{p_Val2_70_1_fu_1430_p2[13:6]}};

assign p_Val2_71_2_fu_1524_p4 = {{p_Val2_70_2_fu_1511_p2[13:6]}};

assign p_Val2_71_3_fu_1605_p4 = {{p_Val2_70_3_fu_1592_p2[13:6]}};

assign p_Val2_71_4_fu_1686_p4 = {{p_Val2_70_4_fu_1673_p2[13:6]}};

assign p_Val2_71_5_fu_1767_p4 = {{p_Val2_70_5_fu_1754_p2[13:6]}};

assign p_Val2_71_6_fu_1848_p4 = {{p_Val2_70_6_fu_1835_p2[13:6]}};

assign p_Val2_71_7_fu_1929_p4 = {{p_Val2_70_7_fu_1916_p2[13:6]}};

assign p_Val2_72_1_143_fu_2807_p3 = ((underflow_1_reg_3907[0:0] === 1'b1) ? 8'd128 : p_Val2_72_1_reg_3620);

assign p_Val2_72_1_fu_1464_p2 = (p_Val2_71_1_fu_1443_p4 + tmp_321_1_fu_1453_p1);

assign p_Val2_72_2_144_fu_2837_p3 = ((underflow_2_reg_3932[0:0] === 1'b1) ? 8'd128 : p_Val2_72_2_reg_3657);

assign p_Val2_72_2_fu_1545_p2 = (p_Val2_71_2_fu_1524_p4 + tmp_321_2_fu_1534_p1);

assign p_Val2_72_3_145_fu_2867_p3 = ((underflow_3_reg_3957[0:0] === 1'b1) ? 8'd128 : p_Val2_72_3_reg_3694);

assign p_Val2_72_3_fu_1626_p2 = (p_Val2_71_3_fu_1605_p4 + tmp_321_3_fu_1615_p1);

assign p_Val2_72_4_146_fu_2897_p3 = ((underflow_4_reg_3982[0:0] === 1'b1) ? 8'd128 : p_Val2_72_4_reg_3731);

assign p_Val2_72_4_fu_1707_p2 = (p_Val2_71_4_fu_1686_p4 + tmp_321_4_fu_1696_p1);

assign p_Val2_72_5_147_fu_2927_p3 = ((underflow_5_reg_4007[0:0] === 1'b1) ? 8'd128 : p_Val2_72_5_reg_3768);

assign p_Val2_72_5_fu_1788_p2 = (p_Val2_71_5_fu_1767_p4 + tmp_321_5_fu_1777_p1);

assign p_Val2_72_6_148_fu_2957_p3 = ((underflow_6_reg_4032[0:0] === 1'b1) ? 8'd128 : p_Val2_72_6_reg_3805);

assign p_Val2_72_6_fu_1869_p2 = (p_Val2_71_6_fu_1848_p4 + tmp_321_6_fu_1858_p1);

assign p_Val2_72_7_149_fu_2987_p3 = ((underflow_7_reg_4057[0:0] === 1'b1) ? 8'd128 : p_Val2_72_7_reg_3842);

assign p_Val2_72_7_fu_1950_p2 = (p_Val2_71_7_fu_1929_p4 + tmp_321_7_fu_1939_p1);

assign p_Val2_72_mux_1_fu_2801_p3 = ((brmerge_i_i_i_1_reg_3912[0:0] === 1'b1) ? 8'd127 : p_Val2_72_1_reg_3620);

assign p_Val2_72_mux_2_fu_2831_p3 = ((brmerge_i_i_i_2_reg_3937[0:0] === 1'b1) ? 8'd127 : p_Val2_72_2_reg_3657);

assign p_Val2_72_mux_3_fu_2861_p3 = ((brmerge_i_i_i_3_reg_3962[0:0] === 1'b1) ? 8'd127 : p_Val2_72_3_reg_3694);

assign p_Val2_72_mux_4_fu_2891_p3 = ((brmerge_i_i_i_4_reg_3987[0:0] === 1'b1) ? 8'd127 : p_Val2_72_4_reg_3731);

assign p_Val2_72_mux_5_fu_2921_p3 = ((brmerge_i_i_i_5_reg_4012[0:0] === 1'b1) ? 8'd127 : p_Val2_72_5_reg_3768);

assign p_Val2_72_mux_6_fu_2951_p3 = ((brmerge_i_i_i_6_reg_4037[0:0] === 1'b1) ? 8'd127 : p_Val2_72_6_reg_3805);

assign p_Val2_72_mux_7_fu_2981_p3 = ((brmerge_i_i_i_7_reg_4062[0:0] === 1'b1) ? 8'd127 : p_Val2_72_7_reg_3842);

assign p_Val2_72_mux_fu_2771_p3 = ((brmerge_i_i_i_reg_3887[0:0] === 1'b1) ? 8'd127 : p_Val2_9_reg_3583);

assign p_Val2_7_fu_1349_p2 = ($signed(tmp_221_cast_fu_1345_p1) + $signed(p_Val2_s_reg_3451));

assign p_Val2_8_fu_1362_p4 = {{p_Val2_7_fu_1349_p2[13:6]}};

assign p_Val2_9_fu_1383_p2 = (p_Val2_8_fu_1362_p4 + tmp_204_fu_1372_p1);

assign p_Val2_s_142_fu_2777_p3 = ((underflow_reg_3882[0:0] === 1'b1) ? 8'd128 : p_Val2_9_reg_3583);

assign p_Val2_s_fu_1198_p0 = weight_0_V_q0;

assign p_Val2_s_fu_1198_p1 = OP2_V_fu_1195_p1;

assign p_Val2_s_fu_1198_p2 = ($signed(p_Val2_s_fu_1198_p0) * $signed(p_Val2_s_fu_1198_p1));

assign p_not_i_i_1_fu_2130_p2 = (deleted_zeros_1_fu_2100_p3 ^ 1'd1);

assign p_not_i_i_2_fu_2227_p2 = (deleted_zeros_2_fu_2197_p3 ^ 1'd1);

assign p_not_i_i_3_fu_2324_p2 = (deleted_zeros_3_fu_2294_p3 ^ 1'd1);

assign p_not_i_i_4_fu_2421_p2 = (deleted_zeros_4_fu_2391_p3 ^ 1'd1);

assign p_not_i_i_5_fu_2518_p2 = (deleted_zeros_5_fu_2488_p3 ^ 1'd1);

assign p_not_i_i_6_fu_2615_p2 = (deleted_zeros_6_fu_2585_p3 ^ 1'd1);

assign p_not_i_i_7_fu_2712_p2 = (deleted_zeros_7_fu_2682_p3 ^ 1'd1);

assign p_not_i_i_fu_2033_p2 = (deleted_zeros_fu_2003_p3 ^ 1'd1);

assign p_shl10_cast_fu_1105_p1 = tmp_350_fu_1097_p3;

assign p_shl11_cast_fu_1117_p1 = tmp_351_fu_1109_p3;

assign p_shl12_cast_fu_1070_p1 = tmp_346_fu_1062_p3;

assign p_shl13_cast_fu_1082_p1 = tmp_347_fu_1074_p3;

assign p_shl14_cast_fu_3158_p3 = {{tmp_337_reg_4113}, {4'd0}};

assign p_shl15_cast_fu_3172_p1 = tmp_464_fu_3165_p3;

assign p_shl16_cast_fu_3108_p1 = tmp_333_fu_3100_p3;

assign p_shl17_cast_fu_3120_p1 = tmp_334_fu_3112_p3;

assign p_shl1_cast_fu_888_p1 = tmp_462_fu_881_p3;

assign p_shl2_cast_fu_824_p1 = tmp_fu_816_p3;

assign p_shl3_cast_fu_836_p1 = tmp_s_fu_828_p3;

assign p_shl4_cast_fu_1004_p3 = {{tmp_343_fu_999_p2}, {4'd0}};

assign p_shl5_cast_fu_1020_p1 = tmp_466_fu_1012_p3;

assign p_shl6_cast_fu_977_p1 = tmp_340_fu_969_p3;

assign p_shl7_cast_fu_989_p1 = tmp_341_fu_981_p3;

assign p_shl8_cast_fu_1132_p3 = {{tmp_353_fu_1127_p2}, {4'd0}};

assign p_shl9_cast_fu_1148_p1 = tmp_467_fu_1140_p3;

assign p_shl_cast_fu_874_p3 = {{tmp_330_reg_3277}, {4'd0}};

assign this_assign_1_1_fu_2813_p3 = ((underflow_not_1_fu_2796_p2[0:0] === 1'b1) ? p_Val2_72_mux_1_fu_2801_p3 : p_Val2_72_1_143_fu_2807_p3);

assign this_assign_1_2_fu_2843_p3 = ((underflow_not_2_fu_2826_p2[0:0] === 1'b1) ? p_Val2_72_mux_2_fu_2831_p3 : p_Val2_72_2_144_fu_2837_p3);

assign this_assign_1_3_fu_2873_p3 = ((underflow_not_3_fu_2856_p2[0:0] === 1'b1) ? p_Val2_72_mux_3_fu_2861_p3 : p_Val2_72_3_145_fu_2867_p3);

assign this_assign_1_4_fu_2903_p3 = ((underflow_not_4_fu_2886_p2[0:0] === 1'b1) ? p_Val2_72_mux_4_fu_2891_p3 : p_Val2_72_4_146_fu_2897_p3);

assign this_assign_1_5_fu_2933_p3 = ((underflow_not_5_fu_2916_p2[0:0] === 1'b1) ? p_Val2_72_mux_5_fu_2921_p3 : p_Val2_72_5_147_fu_2927_p3);

assign this_assign_1_6_fu_2963_p3 = ((underflow_not_6_fu_2946_p2[0:0] === 1'b1) ? p_Val2_72_mux_6_fu_2951_p3 : p_Val2_72_6_148_fu_2957_p3);

assign this_assign_1_7_fu_2993_p3 = ((underflow_not_7_fu_2976_p2[0:0] === 1'b1) ? p_Val2_72_mux_7_fu_2981_p3 : p_Val2_72_7_149_fu_2987_p3);

assign this_assign_1_fu_2783_p3 = ((underflow_not_fu_2766_p2[0:0] === 1'b1) ? p_Val2_72_mux_fu_2771_p3 : p_Val2_s_142_fu_2777_p3);

assign tmp10_fu_2882_p2 = (brmerge40_demorgan_i_25_reg_3977 | tmp_330_4_reg_3972);

assign tmp11_demorgan_fu_2545_p2 = (p_38_i_i_5_fu_2513_p2 | brmerge40_demorgan_i_26_fu_2540_p2);

assign tmp11_fu_2551_p2 = (tmp11_demorgan_fu_2545_p2 ^ 1'd1);

assign tmp12_fu_2912_p2 = (brmerge40_demorgan_i_26_reg_4002 | tmp_330_5_reg_3997);

assign tmp13_demorgan_fu_2642_p2 = (p_38_i_i_6_fu_2610_p2 | brmerge40_demorgan_i_27_fu_2637_p2);

assign tmp13_fu_2648_p2 = (tmp13_demorgan_fu_2642_p2 ^ 1'd1);

assign tmp14_fu_2942_p2 = (brmerge40_demorgan_i_27_reg_4027 | tmp_330_6_reg_4022);

assign tmp15_demorgan_fu_2739_p2 = (p_38_i_i_7_fu_2707_p2 | brmerge40_demorgan_i_28_fu_2734_p2);

assign tmp15_fu_2745_p2 = (tmp15_demorgan_fu_2739_p2 ^ 1'd1);

assign tmp16_fu_2972_p2 = (brmerge40_demorgan_i_28_reg_4052 | tmp_330_7_reg_4047);

assign tmp1_demorgan_fu_2060_p2 = (p_38_i_i_fu_2028_p2 | brmerge40_demorgan_i_fu_2055_p2);

assign tmp1_fu_2066_p2 = (tmp1_demorgan_fu_2060_p2 ^ 1'd1);

assign tmp2_fu_2762_p2 = (brmerge40_demorgan_i_reg_3877 | tmp_207_reg_3872);

assign tmp3_demorgan_fu_2157_p2 = (p_38_i_i_1_fu_2125_p2 | brmerge40_demorgan_i_29_fu_2152_p2);

assign tmp3_fu_2163_p2 = (tmp3_demorgan_fu_2157_p2 ^ 1'd1);

assign tmp4_fu_2792_p2 = (brmerge40_demorgan_i_29_reg_3902 | tmp_330_1_reg_3897);

assign tmp5_demorgan_fu_2254_p2 = (p_38_i_i_2_fu_2222_p2 | brmerge40_demorgan_i_23_fu_2249_p2);

assign tmp5_fu_2260_p2 = (tmp5_demorgan_fu_2254_p2 ^ 1'd1);

assign tmp6_fu_2822_p2 = (brmerge40_demorgan_i_23_reg_3927 | tmp_330_2_reg_3922);

assign tmp7_demorgan_fu_2351_p2 = (p_38_i_i_3_fu_2319_p2 | brmerge40_demorgan_i_24_fu_2346_p2);

assign tmp7_fu_2357_p2 = (tmp7_demorgan_fu_2351_p2 ^ 1'd1);

assign tmp8_fu_2852_p2 = (brmerge40_demorgan_i_24_reg_3952 | tmp_330_3_reg_3947);

assign tmp9_demorgan_fu_2448_p2 = (p_38_i_i_4_fu_2416_p2 | brmerge40_demorgan_i_25_fu_2443_p2);

assign tmp9_fu_2454_p2 = (tmp9_demorgan_fu_2448_p2 ^ 1'd1);

assign tmp_196_mid2_cast_fu_859_p1 = tmp_196_mid2_fu_852_p3;

assign tmp_196_mid2_fu_852_p3 = ((exitcond44_mid_reg_3247[0:0] === 1'b1) ? h_19_fu_846_p2 : h_mid_fu_783_p3);

assign tmp_197_cast1_fu_939_p1 = w2_reg_622;

assign tmp_197_cast_fu_943_p1 = w2_reg_622;

assign tmp_198_cast_fu_898_p1 = ap_reg_pp0_iter1_w_mid2_reg_3252;

assign tmp_199_mid2_cast_fu_3143_p1 = tmp_199_mid2_fu_3136_p3;

assign tmp_199_mid2_fu_3136_p3 = ((exitcond_mid_reg_4082[0:0] === 1'b1) ? h_9_fu_3130_p2 : h5_mid_fu_3072_p3);

assign tmp_200_cast_fu_965_p1 = ci_reg_634;

assign tmp_201_cast_fu_3182_p1 = ap_reg_pp1_iter1_w6_mid2_reg_4087;

assign tmp_203_fu_1338_p3 = {{buffer1_1_24_16x16_p_39_reg_3456}, {6'd0}};

assign tmp_204_fu_1372_p1 = tmp_469_reg_3461;

assign tmp_205_fu_1397_p2 = (tmp_471_fu_1389_p3 ^ 1'd1);

assign tmp_206_fu_2010_p2 = (tmp_472_fu_1986_p3 ^ 1'd1);

assign tmp_207_fu_2044_p2 = (tmp_468_reg_3576 ^ 1'd1);

assign tmp_221_cast_fu_1345_p1 = $signed(tmp_203_fu_1338_p3);

assign tmp_317_1_cast_fu_1426_p1 = $signed(tmp_317_1_fu_1419_p3);

assign tmp_317_1_fu_1419_p3 = {{buffer1_1_24_16x16_p_40_reg_3471}, {6'd0}};

assign tmp_317_2_cast_fu_1507_p1 = $signed(tmp_317_2_fu_1500_p3);

assign tmp_317_2_fu_1500_p3 = {{buffer1_1_24_16x16_p_41_reg_3486}, {6'd0}};

assign tmp_317_3_cast_fu_1588_p1 = $signed(tmp_317_3_fu_1581_p3);

assign tmp_317_3_fu_1581_p3 = {{buffer1_1_24_16x16_p_42_reg_3501}, {6'd0}};

assign tmp_317_4_cast_fu_1669_p1 = $signed(tmp_317_4_fu_1662_p3);

assign tmp_317_4_fu_1662_p3 = {{buffer1_1_24_16x16_p_43_reg_3516}, {6'd0}};

assign tmp_317_5_cast_fu_1750_p1 = $signed(tmp_317_5_fu_1743_p3);

assign tmp_317_5_fu_1743_p3 = {{buffer1_1_24_16x16_p_44_reg_3531}, {6'd0}};

assign tmp_317_6_cast_fu_1831_p1 = $signed(tmp_317_6_fu_1824_p3);

assign tmp_317_6_fu_1824_p3 = {{buffer1_1_24_16x16_p_45_reg_3546}, {6'd0}};

assign tmp_317_7_cast_fu_1912_p1 = $signed(tmp_317_7_fu_1905_p3);

assign tmp_317_7_fu_1905_p3 = {{buffer1_1_24_16x16_p_46_reg_3561}, {6'd0}};

assign tmp_321_1_fu_1453_p1 = tmp_474_reg_3476;

assign tmp_321_2_fu_1534_p1 = tmp_479_reg_3491;

assign tmp_321_3_fu_1615_p1 = tmp_484_reg_3506;

assign tmp_321_4_fu_1696_p1 = tmp_489_reg_3521;

assign tmp_321_5_fu_1777_p1 = tmp_494_reg_3536;

assign tmp_321_6_fu_1858_p1 = tmp_499_reg_3551;

assign tmp_321_7_fu_1939_p1 = tmp_504_reg_3566;

assign tmp_325_1_fu_1478_p2 = (tmp_476_fu_1470_p3 ^ 1'd1);

assign tmp_325_2_fu_1559_p2 = (tmp_481_fu_1551_p3 ^ 1'd1);

assign tmp_325_3_fu_1640_p2 = (tmp_486_fu_1632_p3 ^ 1'd1);

assign tmp_325_4_fu_1721_p2 = (tmp_491_fu_1713_p3 ^ 1'd1);

assign tmp_325_5_fu_1802_p2 = (tmp_496_fu_1794_p3 ^ 1'd1);

assign tmp_325_6_fu_1883_p2 = (tmp_501_fu_1875_p3 ^ 1'd1);

assign tmp_325_7_fu_1964_p2 = (tmp_506_fu_1956_p3 ^ 1'd1);

assign tmp_328_1_fu_2107_p2 = (tmp_477_fu_2083_p3 ^ 1'd1);

assign tmp_328_2_fu_2204_p2 = (tmp_482_fu_2180_p3 ^ 1'd1);

assign tmp_328_3_fu_2301_p2 = (tmp_487_fu_2277_p3 ^ 1'd1);

assign tmp_328_4_fu_2398_p2 = (tmp_492_fu_2374_p3 ^ 1'd1);

assign tmp_328_5_fu_2495_p2 = (tmp_497_fu_2471_p3 ^ 1'd1);

assign tmp_328_6_fu_2592_p2 = (tmp_502_fu_2568_p3 ^ 1'd1);

assign tmp_328_7_fu_2689_p2 = (tmp_507_fu_2665_p3 ^ 1'd1);

assign tmp_328_fu_840_p2 = (p_shl3_cast_fu_836_p1 + p_shl2_cast_fu_824_p1);

assign tmp_329_fu_749_p2 = (exitcond44_mid_fu_743_p2 | exitcond_flatten11_fu_725_p2);

assign tmp_330_1_fu_2141_p2 = (tmp_473_reg_3613 ^ 1'd1);

assign tmp_330_2_fu_2238_p2 = (tmp_478_reg_3650 ^ 1'd1);

assign tmp_330_3_fu_2335_p2 = (tmp_483_reg_3687 ^ 1'd1);

assign tmp_330_4_fu_2432_p2 = (tmp_488_reg_3724 ^ 1'd1);

assign tmp_330_5_fu_2529_p2 = (tmp_493_reg_3761 ^ 1'd1);

assign tmp_330_6_fu_2626_p2 = (tmp_498_reg_3798 ^ 1'd1);

assign tmp_330_7_fu_2723_p2 = (tmp_503_reg_3835 ^ 1'd1);

assign tmp_330_fu_863_p2 = (tmp_328_fu_840_p2 + tmp_196_mid2_cast_fu_859_p1);

assign tmp_331_fu_892_p2 = (p_shl1_cast_fu_888_p1 + p_shl_cast_fu_874_p3);

assign tmp_332_fu_901_p2 = (tmp_331_fu_892_p2 + tmp_198_cast_fu_898_p1);

assign tmp_333_fu_3100_p3 = {{newIndex12_mid2_v_fu_3090_p4}, {4'd0}};

assign tmp_334_fu_3112_p3 = {{newIndex12_mid2_v_fu_3090_p4}, {1'd0}};

assign tmp_335_fu_3124_p2 = (p_shl17_cast_fu_3120_p1 + p_shl16_cast_fu_3108_p1);

assign tmp_336_fu_3038_p2 = (exitcond_mid_fu_3032_p2 | exitcond_flatten13_fu_3014_p2);

assign tmp_337_fu_3147_p2 = (tmp_335_fu_3124_p2 + tmp_199_mid2_cast_fu_3143_p1);

assign tmp_338_fu_3176_p2 = (p_shl15_cast_fu_3172_p1 + p_shl14_cast_fu_3158_p3);

assign tmp_339_fu_3185_p2 = (tmp_338_fu_3176_p2 + tmp_201_cast_fu_3182_p1);

assign tmp_340_fu_969_p3 = {{ci_reg_634}, {4'd0}};

assign tmp_341_fu_981_p3 = {{ci_reg_634}, {1'd0}};

assign tmp_342_fu_993_p2 = (p_shl6_cast_fu_977_p1 + p_shl7_cast_fu_989_p1);

assign tmp_343_fu_999_p2 = (tmp_cast_reg_3302 + tmp_342_fu_993_p2);

assign tmp_344_fu_1024_p2 = (p_shl4_cast_fu_1004_p3 + p_shl5_cast_fu_1020_p1);

assign tmp_345_fu_1030_p2 = (tmp_197_cast_reg_3315 + tmp_344_fu_1024_p2);

assign tmp_346_fu_1062_p3 = {{newIndex_fu_1052_p4}, {5'd0}};

assign tmp_347_fu_1074_p3 = {{newIndex_fu_1052_p4}, {3'd0}};

assign tmp_348_fu_1086_p2 = (p_shl12_cast_fu_1070_p1 - p_shl13_cast_fu_1082_p1);

assign tmp_349_fu_1092_p2 = (tmp_200_cast_reg_3333 + tmp_348_fu_1086_p2);

assign tmp_350_fu_1097_p3 = {{newIndex_fu_1052_p4}, {4'd0}};

assign tmp_351_fu_1109_p3 = {{newIndex_fu_1052_p4}, {1'd0}};

assign tmp_352_fu_1121_p2 = (p_shl10_cast_fu_1105_p1 + p_shl11_cast_fu_1117_p1);

assign tmp_353_fu_1127_p2 = (tmp_cast5_reg_3297 + tmp_352_fu_1121_p2);

assign tmp_354_fu_1152_p2 = (p_shl8_cast_fu_1132_p3 + p_shl9_cast_fu_1148_p1);

assign tmp_355_fu_1158_p2 = (tmp_197_cast1_reg_3310 + tmp_354_fu_1152_p2);

assign tmp_388_cast_fu_907_p1 = tmp_332_fu_901_p2;

assign tmp_397_cast_fu_3191_p1 = tmp_339_fu_3185_p2;

assign tmp_405_cast_fu_1035_p1 = tmp_345_fu_1030_p2;

assign tmp_409_cast_fu_1169_p1 = $signed(tmp_349_reg_3351);

assign tmp_417_cast_fu_1180_p1 = tmp_355_reg_3356;

assign tmp_461_fu_802_p1 = tmp_mid2_v_fu_790_p3[2:0];

assign tmp_462_fu_881_p3 = {{tmp_330_reg_3277}, {1'd0}};

assign tmp_463_fu_3086_p1 = arrayNo_mid2_v_fu_3079_p3[2:0];

assign tmp_464_fu_3165_p3 = {{tmp_337_reg_4113}, {1'd0}};

assign tmp_465_fu_3224_p3 = tmp_208_fu_3203_p10[32'd7];

assign tmp_466_fu_1012_p3 = {{tmp_343_fu_999_p2}, {1'd0}};

assign tmp_467_fu_1140_p3 = {{tmp_353_fu_1127_p2}, {1'd0}};

assign tmp_470_fu_1375_p3 = p_Val2_7_fu_1349_p2[32'd13];

assign tmp_471_fu_1389_p3 = p_Val2_9_fu_1383_p2[32'd7];

assign tmp_472_fu_1986_p3 = p_Val2_7_reg_3571[32'd14];

assign tmp_475_fu_1456_p3 = p_Val2_70_1_fu_1430_p2[32'd13];

assign tmp_476_fu_1470_p3 = p_Val2_72_1_fu_1464_p2[32'd7];

assign tmp_477_fu_2083_p3 = p_Val2_70_1_reg_3608[32'd14];

assign tmp_480_fu_1537_p3 = p_Val2_70_2_fu_1511_p2[32'd13];

assign tmp_481_fu_1551_p3 = p_Val2_72_2_fu_1545_p2[32'd7];

assign tmp_482_fu_2180_p3 = p_Val2_70_2_reg_3645[32'd14];

assign tmp_485_fu_1618_p3 = p_Val2_70_3_fu_1592_p2[32'd13];

assign tmp_486_fu_1632_p3 = p_Val2_72_3_fu_1626_p2[32'd7];

assign tmp_487_fu_2277_p3 = p_Val2_70_3_reg_3682[32'd14];

assign tmp_490_fu_1699_p3 = p_Val2_70_4_fu_1673_p2[32'd13];

assign tmp_491_fu_1713_p3 = p_Val2_72_4_fu_1707_p2[32'd7];

assign tmp_492_fu_2374_p3 = p_Val2_70_4_reg_3719[32'd14];

assign tmp_495_fu_1780_p3 = p_Val2_70_5_fu_1754_p2[32'd13];

assign tmp_496_fu_1794_p3 = p_Val2_72_5_fu_1788_p2[32'd7];

assign tmp_497_fu_2471_p3 = p_Val2_70_5_reg_3756[32'd14];

assign tmp_500_fu_1861_p3 = p_Val2_70_6_fu_1835_p2[32'd13];

assign tmp_501_fu_1875_p3 = p_Val2_72_6_fu_1869_p2[32'd7];

assign tmp_502_fu_2568_p3 = p_Val2_70_6_reg_3793[32'd14];

assign tmp_505_fu_1942_p3 = p_Val2_70_7_fu_1916_p2[32'd13];

assign tmp_506_fu_1956_p3 = p_Val2_72_7_fu_1950_p2[32'd7];

assign tmp_507_fu_2665_p3 = p_Val2_70_7_reg_3830[32'd14];

assign tmp_cast5_fu_925_p1 = h1_reg_610;

assign tmp_cast_fu_929_p1 = h1_reg_610;

assign tmp_fu_816_p3 = {{newIndex10_mid2_v_fu_806_p4}, {4'd0}};

assign tmp_mid2_fu_797_p1 = tmp_mid2_v_fu_790_p3;

assign tmp_mid2_v_fu_790_p3 = ((exitcond_flatten11_reg_3241[0:0] === 1'b1) ? co_21_fu_777_p2 : co_phi_fu_568_p4);

assign tmp_s_fu_828_p3 = {{newIndex10_mid2_v_fu_806_p4}, {1'd0}};

assign underflow_1_fu_2169_p2 = (tmp_473_reg_3613 & tmp3_fu_2163_p2);

assign underflow_2_fu_2266_p2 = (tmp_478_reg_3650 & tmp5_fu_2260_p2);

assign underflow_3_fu_2363_p2 = (tmp_483_reg_3687 & tmp7_fu_2357_p2);

assign underflow_4_fu_2460_p2 = (tmp_488_reg_3724 & tmp9_fu_2454_p2);

assign underflow_5_fu_2557_p2 = (tmp_493_reg_3761 & tmp11_fu_2551_p2);

assign underflow_6_fu_2654_p2 = (tmp_498_reg_3798 & tmp13_fu_2648_p2);

assign underflow_7_fu_2751_p2 = (tmp_503_reg_3835 & tmp15_fu_2745_p2);

assign underflow_fu_2072_p2 = (tmp_468_reg_3576 & tmp1_fu_2066_p2);

assign underflow_not_1_fu_2796_p2 = (tmp4_fu_2792_p2 | p_38_i_i_1_reg_3892);

assign underflow_not_2_fu_2826_p2 = (tmp6_fu_2822_p2 | p_38_i_i_2_reg_3917);

assign underflow_not_3_fu_2856_p2 = (tmp8_fu_2852_p2 | p_38_i_i_3_reg_3942);

assign underflow_not_4_fu_2886_p2 = (tmp10_fu_2882_p2 | p_38_i_i_4_reg_3967);

assign underflow_not_5_fu_2916_p2 = (tmp12_fu_2912_p2 | p_38_i_i_5_reg_3992);

assign underflow_not_6_fu_2946_p2 = (tmp14_fu_2942_p2 | p_38_i_i_6_reg_4017);

assign underflow_not_7_fu_2976_p2 = (tmp16_fu_2972_p2 | p_38_i_i_7_reg_4042);

assign underflow_not_fu_2766_p2 = (tmp2_fu_2762_p2 | p_38_i_i_reg_3867);

assign w6_mid2_fu_3044_p3 = ((tmp_336_fu_3038_p2[0:0] === 1'b1) ? 5'd1 : w6_phi_fu_706_p4);

assign w_22_fu_869_p2 = (w_mid2_reg_3252 + 5'd1);

assign w_23_fu_1040_p2 = (w2_reg_622 + 5'd1);

assign w_24_fu_3153_p2 = (w6_mid2_reg_4087 + 5'd1);

assign w_mid2_fu_755_p3 = ((tmp_329_fu_749_p2[0:0] === 1'b1) ? 5'd1 : w_phi_fu_603_p4);

assign weight_0_V_address0 = tmp_409_cast_fu_1169_p1;

assign weight_1_V_address0 = tmp_409_cast_fu_1169_p1;

assign weight_2_V_address0 = tmp_409_cast_fu_1169_p1;

assign weight_3_V_address0 = tmp_409_cast_fu_1169_p1;

assign weight_4_V_address0 = tmp_409_cast_fu_1169_p1;

assign weight_5_V_address0 = tmp_409_cast_fu_1169_p1;

assign weight_6_V_address0 = tmp_409_cast_fu_1169_p1;

assign weight_7_V_address0 = tmp_409_cast_fu_1169_p1;

always @ (posedge ap_clk) begin
    tmp_cast5_reg_3297[6:5] <= 2'b00;
    tmp_cast_reg_3302[9:5] <= 5'b00000;
    tmp_197_cast1_reg_3310[10:5] <= 6'b000000;
    tmp_197_cast_reg_3315[13:5] <= 9'b000000000;
    tmp_200_cast_reg_3333[7:5] <= 3'b000;
end

endmodule //subconv_1x1_16_p
