Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Dec 14 16:25:57 2023
| Host         : idris-HP-EliteBook-840-G3 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ram_nn_timing_summary_routed.rpt -pb ram_nn_timing_summary_routed.pb -rpx ram_nn_timing_summary_routed.rpx -warn_on_violation
| Design       : ram_nn
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-9    Warning           Small multiplier             28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3230)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8083)
5. checking no_input_delay (35)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3230)
---------------------------
 There are 3230 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8083)
---------------------------------------------------
 There are 8083 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 8111          inf        0.000                      0                 8111           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8111 Endpoints
Min Delay          8111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.154ns  (logic 1.094ns (5.430%)  route 19.060ns (94.570%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  reset_i_IBUF_inst/O
                         net (fo=1810, routed)       16.481    17.451    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/reset_i_IBUF
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.124    17.575 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg_i_7__1/O
                         net (fo=2, routed)           2.579    20.154    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg_i_7__1_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.825ns  (logic 1.094ns (5.520%)  route 18.731ns (94.480%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U20                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  reset_i_IBUF_inst/O
                         net (fo=1810, routed)       16.481    17.451    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/reset_i_IBUF
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.124    17.575 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg_i_7__1/O
                         net (fo=2, routed)           2.250    19.825    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg_i_7__1_n_0
    RAMB18_X0Y8          RAMB18E1                                     r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_bram_dp_inst/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.180ns  (logic 1.782ns (9.291%)  route 17.398ns (90.709%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/Q
                         net (fo=81, routed)          6.922     7.378    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/layer_array_actv_in_req[34]
    SLICE_X89Y38         LUT4 (Prop_lut4_I0_O)        0.150     7.528 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2/O
                         net (fo=1, routed)           0.900     8.428    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2_n_0
    SLICE_X90Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.754 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2/O
                         net (fo=1, routed)           0.867     9.621    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2/O
                         net (fo=38, routed)          3.154    12.899    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2_n_0
    SLICE_X99Y44         LUT3 (Prop_lut3_I2_O)        0.124    13.023 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2/O
                         net (fo=38, routed)          2.108    15.131    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2_n_0
    SLICE_X90Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2/O
                         net (fo=39, routed)          2.685    17.939    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2_n_0
    SLICE_X92Y46         LUT2 (Prop_lut2_I0_O)        0.150    18.089 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[2]_i_4__2/O
                         net (fo=1, routed)           0.762    18.852    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[2]_i_4__2_n_0
    SLICE_X91Y41         LUT6 (Prop_lut6_I2_O)        0.328    19.180 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[2]_i_1__2/O
                         net (fo=1, routed)           0.000    19.180    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[2]_i_1__2_n_0
    SLICE_X91Y41         FDRE                                         r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.039ns  (logic 1.428ns (7.500%)  route 17.611ns (92.500%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/Q
                         net (fo=81, routed)          6.922     7.378    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/layer_array_actv_in_req[34]
    SLICE_X89Y38         LUT4 (Prop_lut4_I0_O)        0.150     7.528 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2/O
                         net (fo=1, routed)           0.900     8.428    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2_n_0
    SLICE_X90Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.754 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2/O
                         net (fo=1, routed)           0.867     9.621    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2/O
                         net (fo=38, routed)          3.154    12.899    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2_n_0
    SLICE_X99Y44         LUT3 (Prop_lut3_I2_O)        0.124    13.023 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2/O
                         net (fo=38, routed)          2.108    15.131    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2_n_0
    SLICE_X90Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.255 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2/O
                         net (fo=39, routed)          1.183    16.437    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2_n_0
    SLICE_X94Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.561 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_1__2/O
                         net (fo=37, routed)          2.478    19.039    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token
    SLICE_X91Y48         FDRE                                         r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.034ns  (logic 1.428ns (7.502%)  route 17.606ns (92.498%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/Q
                         net (fo=81, routed)          6.922     7.378    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/layer_array_actv_in_req[34]
    SLICE_X89Y38         LUT4 (Prop_lut4_I0_O)        0.150     7.528 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2/O
                         net (fo=1, routed)           0.900     8.428    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2_n_0
    SLICE_X90Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.754 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2/O
                         net (fo=1, routed)           0.867     9.621    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2/O
                         net (fo=38, routed)          3.154    12.899    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2_n_0
    SLICE_X99Y44         LUT3 (Prop_lut3_I2_O)        0.124    13.023 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2/O
                         net (fo=38, routed)          2.108    15.131    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2_n_0
    SLICE_X90Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.255 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2/O
                         net (fo=39, routed)          3.655    18.910    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2_n_0
    SLICE_X86Y47         LUT6 (Prop_lut6_I4_O)        0.124    19.034 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[26]_i_1__2/O
                         net (fo=1, routed)           0.000    19.034    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[26]_i_1__2_n_0
    SLICE_X86Y47         FDRE                                         r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.803ns  (logic 1.428ns (7.594%)  route 17.375ns (92.406%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/Q
                         net (fo=81, routed)          6.922     7.378    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/layer_array_actv_in_req[34]
    SLICE_X89Y38         LUT4 (Prop_lut4_I0_O)        0.150     7.528 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2/O
                         net (fo=1, routed)           0.900     8.428    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2_n_0
    SLICE_X90Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.754 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2/O
                         net (fo=1, routed)           0.867     9.621    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2/O
                         net (fo=38, routed)          3.154    12.899    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2_n_0
    SLICE_X99Y44         LUT3 (Prop_lut3_I2_O)        0.124    13.023 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2/O
                         net (fo=38, routed)          2.108    15.131    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2_n_0
    SLICE_X90Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.255 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2/O
                         net (fo=39, routed)          1.183    16.437    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2_n_0
    SLICE_X94Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.561 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_1__2/O
                         net (fo=37, routed)          2.242    18.803    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token
    SLICE_X86Y41         FDRE                                         r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.796ns  (logic 1.428ns (7.597%)  route 17.368ns (92.403%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/Q
                         net (fo=81, routed)          6.922     7.378    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/layer_array_actv_in_req[34]
    SLICE_X89Y38         LUT4 (Prop_lut4_I0_O)        0.150     7.528 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2/O
                         net (fo=1, routed)           0.900     8.428    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2_n_0
    SLICE_X90Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.754 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2/O
                         net (fo=1, routed)           0.867     9.621    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2/O
                         net (fo=38, routed)          3.154    12.899    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2_n_0
    SLICE_X99Y44         LUT3 (Prop_lut3_I2_O)        0.124    13.023 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2/O
                         net (fo=38, routed)          2.108    15.131    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2_n_0
    SLICE_X90Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.255 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2/O
                         net (fo=39, routed)          1.183    16.437    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2_n_0
    SLICE_X94Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.561 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_1__2/O
                         net (fo=37, routed)          2.235    18.796    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token
    SLICE_X88Y42         FDRE                                         r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.758ns  (logic 1.428ns (7.613%)  route 17.330ns (92.387%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/Q
                         net (fo=81, routed)          6.922     7.378    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/layer_array_actv_in_req[34]
    SLICE_X89Y38         LUT4 (Prop_lut4_I0_O)        0.150     7.528 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2/O
                         net (fo=1, routed)           0.900     8.428    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2_n_0
    SLICE_X90Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.754 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2/O
                         net (fo=1, routed)           0.867     9.621    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2/O
                         net (fo=38, routed)          3.154    12.899    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2_n_0
    SLICE_X99Y44         LUT3 (Prop_lut3_I2_O)        0.124    13.023 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2/O
                         net (fo=38, routed)          2.108    15.131    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2_n_0
    SLICE_X90Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.255 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2/O
                         net (fo=39, routed)          1.183    16.437    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2_n_0
    SLICE_X94Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.561 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_1__2/O
                         net (fo=37, routed)          2.197    18.758    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token
    SLICE_X90Y45         FDRE                                         r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.753ns  (logic 1.428ns (7.615%)  route 17.325ns (92.385%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/Q
                         net (fo=81, routed)          6.922     7.378    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/layer_array_actv_in_req[34]
    SLICE_X89Y38         LUT4 (Prop_lut4_I0_O)        0.150     7.528 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2/O
                         net (fo=1, routed)           0.900     8.428    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2_n_0
    SLICE_X90Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.754 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2/O
                         net (fo=1, routed)           0.867     9.621    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2/O
                         net (fo=38, routed)          3.154    12.899    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2_n_0
    SLICE_X99Y44         LUT3 (Prop_lut3_I2_O)        0.124    13.023 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2/O
                         net (fo=38, routed)          2.108    15.131    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2_n_0
    SLICE_X90Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.255 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2/O
                         net (fo=39, routed)          1.183    16.437    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2_n_0
    SLICE_X94Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.561 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_1__2/O
                         net (fo=37, routed)          2.192    18.753    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token
    SLICE_X95Y46         FDRE                                         r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.725ns  (logic 1.428ns (7.626%)  route 17.297ns (92.374%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[34].neuron_ram_inst/in_actv_req_o_reg/Q
                         net (fo=81, routed)          6.922     7.378    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/layer_array_actv_in_req[34]
    SLICE_X89Y38         LUT4 (Prop_lut4_I0_O)        0.150     7.528 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2/O
                         net (fo=1, routed)           0.900     8.428    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_47__2_n_0
    SLICE_X90Y38         LUT4 (Prop_lut4_I0_O)        0.326     8.754 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2/O
                         net (fo=1, routed)           0.867     9.621    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_29__2_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.745 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2/O
                         net (fo=38, routed)          3.154    12.899    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[34]_i_12__2_n_0
    SLICE_X99Y44         LUT3 (Prop_lut3_I2_O)        0.124    13.023 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2/O
                         net (fo=38, routed)          2.108    15.131    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_20__2_n_0
    SLICE_X90Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.255 f  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2/O
                         net (fo=39, routed)          1.183    16.437    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_4__2_n_0
    SLICE_X94Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.561 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_1__2/O
                         net (fo=37, routed)          2.163    18.725    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token
    SLICE_X91Y38         FDRE                                         r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE                         0.000     0.000 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[4]/C
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[4]/Q
                         net (fo=1, routed)           0.058     0.199    gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[0].neuron_ram_inst/a1_reg[1]_0[0]
    SLICE_X110Y57        LUT6 (Prop_lut6_I5_O)        0.045     0.244 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[0].neuron_ram_inst/a1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.244    gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[0]_0
    SLICE_X110Y57        FDRE                                         r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE                         0.000     0.000 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[5]/C
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[5]/Q
                         net (fo=1, routed)           0.058     0.199    gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[0].neuron_ram_inst/a1_reg[1]_0[1]
    SLICE_X110Y57        LUT6 (Prop_lut6_I5_O)        0.045     0.244 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[0].neuron_ram_inst/a1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.244    gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[1]_0
    SLICE_X110Y57        FDRE                                         r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_t_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.080%)  route 0.106ns (42.920%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDRE                         0.000     0.000 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_reg[9]/C
    SLICE_X110Y64        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_reg[9]/Q
                         net (fo=1, routed)           0.106     0.247    gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod[9]
    SLICE_X111Y65        FDRE                                         r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/sum_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/out_actv_dout_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDRE                         0.000     0.000 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/sum_reg[5]/C
    SLICE_X111Y68        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/sum_reg[5]/Q
                         net (fo=5, routed)           0.110     0.251    gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/sum_reg[5]
    SLICE_X112Y69        FDRE                                         r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/out_actv_dout_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_t_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDRE                         0.000     0.000 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_reg[10]/C
    SLICE_X110Y64        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_reg[10]/Q
                         net (fo=1, routed)           0.115     0.256    gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod[10]
    SLICE_X111Y65        FDRE                                         r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/mul_inst/prod_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y56         FDRE                         0.000     0.000 r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[4]/C
    SLICE_X98Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[4]/Q
                         net (fo=1, routed)           0.049     0.213    gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[0].neuron_ram_inst/a1_reg[1]_0[0]
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.258 r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[0].neuron_ram_inst/a1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.258    gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[0]_0
    SLICE_X99Y56         FDRE                                         r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[2].neuron_ram_inst/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[2].neuron_ram_inst/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.479%)  route 0.131ns (50.521%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE                         0.000     0.000 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[2].neuron_ram_inst/FSM_onehot_state_reg[7]/C
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[2].neuron_ram_inst/FSM_onehot_state_reg[7]/Q
                         net (fo=5, routed)           0.131     0.259    gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[2].neuron_ram_inst/FSM_onehot_state_reg_n_0_[7]
    SLICE_X106Y69        FDSE                                         r  gen_neural_network[2].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[2].neuron_ram_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_b_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mul_inst/b1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y54         FDRE                         0.000     0.000 r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_b_o_reg[2]/C
    SLICE_X92Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_b_o_reg[2]/Q
                         net (fo=1, routed)           0.050     0.214    gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mult_arbiter_inst/mult_b_i[10]
    SLICE_X93Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mult_arbiter_inst/b1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.259    gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mul_inst/mult_b_o0[2]
    SLICE_X93Y54         FDRE                                         r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mul_inst/b1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y56         FDRE                         0.000     0.000 r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[5]/C
    SLICE_X98Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[1].neuron_ram_inst/mult_a_o_reg[5]/Q
                         net (fo=1, routed)           0.051     0.215    gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[0].neuron_ram_inst/a1_reg[1]_0[1]
    SLICE_X99Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.260 r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/gen_layer_neurons[0].neuron_ram_inst/a1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.260    gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[1]_0
    SLICE_X99Y56         FDRE                                         r  gen_neural_network[1].gen_hidden_layer.ram_nn_layer_inst/mul_inst/a1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[23].neuron_ram_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[23].neuron_ram_inst/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.711%)  route 0.122ns (46.289%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE                         0.000     0.000 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[23].neuron_ram_inst/FSM_onehot_state_reg[1]/C
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[23].neuron_ram_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.122     0.263    gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[23].neuron_ram_inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X65Y11         FDRE                                         r  gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/gen_layer_neurons[23].neuron_ram_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





