{"vcs1":{"timestamp_begin":1682279541.769552041, "rt":1.42, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682279543.255361919, "rt":1.33, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682279544.643156774, "rt":1.65, "ut":0.06, "st":1.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682279541.490679798}
{"VCS_COMP_START_TIME": 1682279541.490679798}
{"VCS_COMP_END_TIME": 1682279546.929427606}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340788}}
{"stitch_vcselab": {"peak_mem": 238988}}
