============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Apr 30 2023  04:24:14 pm
  Module:                 cv32e40x_core
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------------------
                   Category                    Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------------------
 Total Clock Gating Instances                      92  100.00                         -  
-----------------------------------------------------------------------------------------
 RC Clock Gating Instances                         92  100.00                     84.18  
 Non-RC Clock Gating Instances                      0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 RC Gated Flip-flops                             2668   98.05                     88.06  
 Non-RC Gated Flip-flops                            0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 Total Gated Flip-flops                          2668   98.05                         -  
 Total Ungated Flip-flops                          53    1.95                         -  
 Enable not found                                  27   50.94                         -  
 Enable signal is constant                          1    1.89                         -  
 Driven by a timing_model/Unresolved instance       1    1.89                         -  
 Register bank width too small                     24   45.28                         -  
-----------------------------------------------------------------------------------------
 Total Flip-flops                                2721  100.00                         -  
-----------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     2721       2721     2668 (98.05%) 53 (1.95%)  
--------------------------------------------------------


