{"vcs1":{"timestamp_begin":1731450680.122567758, "rt":1.56, "ut":0.57, "st":0.20}}
{"vcselab":{"timestamp_begin":1731450681.748429227, "rt":1.08, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1731450682.895909243, "rt":0.33, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731450679.556274094}
{"VCS_COMP_START_TIME": 1731450679.556274094}
{"VCS_COMP_END_TIME": 1731450715.842249924}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331808}}
{"stitch_vcselab": {"peak_mem": 231544}}
