
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.760711                       # Number of seconds simulated
sim_ticks                                1760711180500                       # Number of ticks simulated
final_tick                               1760711180500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294185                       # Simulator instruction rate (inst/s)
host_op_rate                                   484445                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1035951058                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666412                       # Number of bytes of host memory used
host_seconds                                  1699.61                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          622016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       537685120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          538307136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       622016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        622016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534360704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534360704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             9719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8401330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8411049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8349386                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8349386                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             353275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          305379511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             305732787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        353275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           353275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       303491402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303491402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       303491402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            353275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         305379511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            609224188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8411049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8349386                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8411049                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8349386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              538226624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   80512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534345408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               538307136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534360704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            525816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            536261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            524418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            524080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           531864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           526654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           524125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521723                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1760698165500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8411049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8349386                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8409790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1436480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    746.666875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   545.140634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.362805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       214517     14.93%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        47326      3.29%     18.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55742      3.88%     22.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74792      5.21%     27.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73571      5.12%     32.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53147      3.70%     36.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22865      1.59%     37.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        61875      4.31%     42.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       832645     57.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1436480                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.136899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.077628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.502944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        521145    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521152                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.020560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.203116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515832     98.98%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.01%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5179      0.99%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              108      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521152                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 167482736250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            325166317500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                42048955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19915.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38665.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       305.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       303.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    305.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    303.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7626599                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7695859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     105050.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5133510060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2728525305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             30032210880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21795123420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         92948319360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          97755909720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6975513600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    219972135390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     99527736960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     204275639160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           781168932855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            443.666704                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1528264287250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  10050207500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   39496254000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 786532804250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 259195239500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  182891121750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 482545553500                       # Time in different power states
system.mem_ctrls_1.actEnergy               5122957140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2722916295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             30013696860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21787423920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         90254352240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96927208950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6753547200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    216697630740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     95967170880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     207636201915                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           773909748180                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            439.543836                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1530635695500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   9511289500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   38341446000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 805376411000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 249922434750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  182219841750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 475339757500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3521422361                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3521422361                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8978157                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.508050                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           262695362                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8979181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.256049                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7508481500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.508050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          516                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         280653724                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        280653724                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    156696197                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156696197                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    105999165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      105999165                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     262695362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        262695362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    262695362                       # number of overall hits
system.cpu.dcache.overall_hits::total       262695362                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       518186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        518186                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8460995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8460995                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8979181                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8979181                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8979181                       # number of overall misses
system.cpu.dcache.overall_misses::total       8979181                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  34918421500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  34918421500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 743183779500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 743183779500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 778102201000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 778102201000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 778102201000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 778102201000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003296                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073921                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033051                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67385.883640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67385.883640                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87836.451800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87836.451800                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 86656.255287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86656.255287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 86656.255287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86656.255287                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8707611                       # number of writebacks
system.cpu.dcache.writebacks::total           8707611                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       518186                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       518186                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8460995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8460995                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8979181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8979181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8979181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8979181                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  34400235500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34400235500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 734722784500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 734722784500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 769123020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 769123020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 769123020000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 769123020000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003296                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073921                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073921                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.033051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.033051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033051                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66385.883640                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66385.883640                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86836.451800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86836.451800                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85656.255287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85656.255287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85656.255287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85656.255287                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3503776                       # number of replacements
system.cpu.icache.tags.tagsinuse           436.570872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           671849370                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3504287                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            191.722131                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   436.570872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.852677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         678857944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        678857944                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    671849370                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       671849370                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     671849370                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        671849370                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    671849370                       # number of overall hits
system.cpu.icache.overall_hits::total       671849370                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3504287                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3504287                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3504287                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3504287                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3504287                       # number of overall misses
system.cpu.icache.overall_misses::total       3504287                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  48064672500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48064672500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  48064672500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48064672500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  48064672500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48064672500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005189                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005189                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005189                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005189                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005189                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005189                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13715.963476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13715.963476                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13715.963476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13715.963476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13715.963476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13715.963476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3503776                       # number of writebacks
system.cpu.icache.writebacks::total           3503776                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3504287                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3504287                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3504287                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3504287                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3504287                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3504287                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  44560385500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  44560385500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  44560385500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  44560385500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  44560385500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  44560385500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005189                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005189                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005189                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005189                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005189                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12715.963476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12715.963476                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12715.963476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12715.963476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12715.963476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12715.963476                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8455489                       # number of replacements
system.l2.tags.tagsinuse                 16312.990559                       # Cycle average of tags in use
system.l2.tags.total_refs                    16472416                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8471873                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.944365                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9610589000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      415.602742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        245.460054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15651.927762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.025366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.014982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.955318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995666                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15396                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33437273                       # Number of tag accesses
system.l2.tags.data_accesses                 33437273                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8707611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8707611                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3503776                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3503776                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             162853                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                162853                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3494568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3494568                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         414998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            414998                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3494568                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                577851                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4072419                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3494568                       # number of overall hits
system.l2.overall_hits::cpu.data               577851                       # number of overall hits
system.l2.overall_hits::total                 4072419                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8298142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8298142                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          9719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9719                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       103188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          103188                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                9719                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8401330                       # number of demand (read+write) misses
system.l2.demand_misses::total                8411049                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               9719                       # number of overall misses
system.l2.overall_misses::cpu.data            8401330                       # number of overall misses
system.l2.overall_misses::total               8411049                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720315818000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720315818000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   2554660000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2554660000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  29262352500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  29262352500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    2554660000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  749578170500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     752132830500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   2554660000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 749578170500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    752132830500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8707611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8707611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3503776                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3503776                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8460995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8460995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3504287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3504287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       518186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        518186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3504287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8979181                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12483468                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3504287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8979181                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12483468                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.980753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980753                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.002773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002773                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.199133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.199133                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002773                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.935645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.673775                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002773                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.935645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.673775                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86804.469964                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86804.469964                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 262852.145282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 262852.145282                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 283582.902082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 283582.902082                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 262852.145282                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89221.369771                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89422.000811                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 262852.145282                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89221.369771                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89422.000811                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8349386                       # number of writebacks
system.l2.writebacks::total                   8349386                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        21111                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         21111                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8298142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8298142                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         9719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9719                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       103188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       103188                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           9719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8401330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8411049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          9719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8401330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8411049                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637334398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637334398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   2457470000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2457470000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  28230472500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28230472500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   2457470000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 665564870500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 668022340500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   2457470000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 665564870500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 668022340500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.980753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.002773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002773                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.199133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.199133                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.935645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.673775                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.935645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.673775                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76804.469964                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76804.469964                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 252852.145282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 252852.145282                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 273582.902082                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 273582.902082                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 252852.145282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79221.369771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79422.000811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 252852.145282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79221.369771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79422.000811                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16805395                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8394346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             112907                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8349386                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44960                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8298142                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8298142                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        112907                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25216444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25216444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25216444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1072667840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1072667840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1072667840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8411049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8411049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8411049                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50222280500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44257994750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     24965401                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12481933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          82254                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        82253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1760711180500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4022473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17056997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3503776                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          376649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8460995                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8460995                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3504287                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       518186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10512350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26936519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37448869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    448516032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1131954688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1580470720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8455489                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534360704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20938957                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003928                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062554                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20856702     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  82254      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20938957                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24694087500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5256430500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13468771500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
