Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 300dfdc5400c46ff9b3e0c33943ac0ac --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Interrupt_Controller_TestBench_func_synth xil_defaultlib.Interrupt_Controller_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Interrupt_Controller> not found while processing module instance <IC> [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sim_1/new/Interrupt_Controller_TestBench.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
