{title:'Kim (§72016§r)', author: 'Kyeong Soo Kim', display:{Lore:['[{"text": "arXiv:1404.1311", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lComments on \\"IEEE 1588 Clock Synchronization using Dual Slave Clocks in a Slave\\"\\u00a7r\\n\\n\\u00a78\\u00a7oKyeong Soo Kim\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1404.1311\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/LCOMM.2014.2317738\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Communications Letters, vol. 18, no. 6, pp. 981-982, Jun.\\n  2014\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 1 Feb 2016 01:18:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2 pages, 1 figure\\u00a7r"}']}
{title:'Dizdar et al. (§72016§r)', author: 'Onur Dizdar; Erdal Arıkan', display:{Lore:['[{"text": "arXiv:1412.3829", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA High-Throughput Energy-Efficient Implementation of Successive-Cancellation Decoder for Polar Codes Using Combinational Logic\\u00a7r\\n\\n\\u00a78\\u00a7oOnur Dizdar\\nErdal Ar\\u0131kan\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1412.3829\\u00a7r\\n\\nVersion:\\u00a77v5 (Mon, 11 Jan 2016 09:01:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o12 pages, 10 figures, 8 tables\\u00a7r"}']}
{title:'Giard et al. (§72016§r)', author: 'Pascal Giard; Gabi Sarkis; Claude Thibeault; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1505.01459", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-mode Unrolled Architectures for Polar Decoders\\u00a7r\\n\\n\\u00a78\\u00a7oPascal Giard\\nGabi Sarkis\\nClaude Thibeault\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1505.01459\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2016.2586218\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 11 Jul 2016 08:38:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 9 figures, IEEE Transactions on Circuits and Systems I\\u00a7r"}']}
{title:'Mei et al. (§72016§r)', author: 'Xinxin Mei; Xiaowen Chu', display:{Lore:['[{"text": "arXiv:1509.02308", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDissecting GPU Memory Hierarchy through Microbenchmarking\\u00a7r\\n\\n\\u00a78\\u00a7oXinxin Mei\\nXiaowen Chu\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.02308\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 14 Mar 2016 13:20:42 GMT)\\u00a7r"}']}
{title:'Yu et al. (§72016§r)', author: 'Xiangyao Yu; Hongzhe Liu; Ethan Zou; Srinivas Devadas', display:{Lore:['[{"text": "arXiv:1511.08774", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTardis 2.0: Optimized Time Traveling Coherence for Relaxed Consistency Models\\u00a7r\\n\\n\\u00a78\\u00a7oXiangyao Yu\\nHongzhe Liu\\nEthan Zou\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1511.08774\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 27 Jul 2016 19:34:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages\\u00a7r"}']}
{title:'Hashemi et al. (§72016§r)', author: 'Seyyed Ali Hashemi; Alexios Balatsoukas-Stimming; Pascal Giard; Claude Thibeault; Warren J. Gross', display:{Lore:['[{"text": "arXiv:1512.03128", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPartitioned Successive-Cancellation List Decoding of Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oSeyyed Ali Hashemi\\nAlexios Balatsoukas-Stimming\\nPascal Giard\\nClaude Thibeault\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1512.03128\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICASSP.2016.7471817\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 22 Jan 2016 15:24:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 6 figures, to appear at IEEE ICASSP 2016\\u00a7r"}']}
{title:'Bates et al. (§72016§r)', author: 'Daniel Bates; Alex Chadwick; Robert Mullins', display:{Lore:['[{"text": "arXiv:1601.00894", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lConfigurable memory systems for embedded many-core processors\\u00a7r\\n\\n\\u00a78\\u00a7oDaniel Bates\\nAlex Chadwick\\nRobert Mullins\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1601.00894\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 7 Jan 2016 12:12:42 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at HIP3ES, 2016\\u00a7r"}']}
{title:'Agrawal et al. (§72016§r)', author: 'Ajay Agrawal; R. S. Gamad', display:{Lore:['[{"text": "arXiv:1601.01463", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of a Low-Power 1.65 Gbps Data Channel for HDMI Transmitter\\u00a7r\\n\\n\\u00a78\\u00a7oAjay Agrawal\\nR. S. Gamad\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1601.01463\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/vlsic.2015.6603\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of VLSI Design & Communication Systems\\n  (VLSICS), December 2015, Volume 6, Number 6\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Jan 2016 10:12:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTMDS, HDMI, USB, Gbps, data-dependent jitter, supply current, UMC180, low-power consumption, single serial clock\\u00a7r"}']}
{title:'Waern et al. (§72016§r)', author: 'Jonatan Waern; Per Ekemark; Konstantinos Koukos; Stefanos Kaxiras; Alexandra Jimborean', display:{Lore:['[{"text": "arXiv:1601.01722", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProfiling-Assisted Decoupled Access-Execute\\u00a7r\\n\\n\\u00a78\\u00a7oJonatan Waern\\nPer Ekemark\\nKonstantinos Koukos\\nStefanos Kaxiras\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1601.01722\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 7 Jan 2016 22:43:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at HIP3ES, 2016\\u00a7r"}']}
{title:'Chang et al. (§72016§r)', author: 'Kevin Kai-Wei Chang; Donghyuk Lee; Zeshan Chishti; Alaa R. Alameldeen; Chris Wilkerson; Yoongu Kim; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1601.06352", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing Performance Impact of DRAM Refresh by Parallelizing Refreshes with Accesses\\u00a7r\\n\\n\\u00a78\\u00a7oKevin Kai-Wei Chang\\nDonghyuk Lee\\nZeshan Chishti\\n+ 3 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1601.06352\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 24 Jan 2016 07:25:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages, 3 figures\\u00a7r"}']}
{title:'Lee et al. (§72016§r)', author: 'Donghyuk Lee; Yoongu Kim; Vivek Seshadri; Jamie Liu; Lavanya Subramanian; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1601.06903", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTiered-Latency DRAM (TL-DRAM)\\u00a7r\\n\\n\\u00a78\\u00a7oDonghyuk Lee\\nYoongu Kim\\nVivek Seshadri\\n+ 2 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1601.06903\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 26 Jan 2016 06:36:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is a summary of the original paper, entitled \\"Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture\\" which appears in HPCA 2013\\u00a7r"}']}
{title:'Chang et al. (§72016§r)', author: "Kevin K. Chang; Gabriel H. Loh; Mithuna Thottethodi; Yasuko Eckert; Mike O'Connor; Srilatha Manne; Lisa Hsu; Lavanya Subramanian; Onur Mutlu", display:{Lore:['[{"text": "arXiv:1602.00722", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Efficient Dynamic Resizing of Large DRAM Caches via A Hardware Consistent Hashing Mechanism\\u00a7r\\n\\n\\u00a78\\u00a7oKevin K. Chang\\nGabriel H. Loh\\nMithuna Thottethodi\\n+ 5 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.00722\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 1 Feb 2016 21:43:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages\\u00a7r"}']}
{title:'Yavits et al. (§72016§r)', author: 'Leonid Yavits; Amir Morad; Ran Ginosar', display:{Lore:['[{"text": "arXiv:1602.01329", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEffect of Data Sharing on Private Cache Design in Chip Multiprocessors\\u00a7r\\n\\n\\u00a78\\u00a7oLeonid Yavits\\nAmir Morad\\nRan Ginosar\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.01329\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Feb 2016 15:02:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 4 figures\\u00a7r"}']}
{title:'Vijaykumar et al. (§72016§r)', author: 'Nandita Vijaykumar; Gennady Pekhimenko; Adwait Jog; Saugata Ghose; Abhishek Bhowmick; Rachata Ausavarangnirun; Chita Das; Mahmut Kandemir; Todd C. Mowry; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1602.01348", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Framework for Accelerating Bottlenecks in GPU Execution with Assist Warps\\u00a7r\\n\\n\\u00a78\\u00a7oNandita Vijaykumar\\nGennady Pekhimenko\\nAdwait Jog\\n+ 6 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.01348\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Feb 2016 15:57:59 GMT)\\u00a7r"}']}
{title:'Park et al. (§72016§r)', author: 'Jinhwan Park; Wonyong Sung', display:{Lore:['[{"text": "arXiv:1602.01616", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NE\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Based Implementation of Deep Neural Networks Using On-chip Memory Only\\u00a7r\\n\\n\\u00a78\\u00a7oJinhwan Park\\nWonyong Sung\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.01616\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 29 Aug 2016 06:24:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished in ICASSP 2016\\u00a7r"}']}
{title:'Nunez-Yanez et al. (§72016§r)', author: 'Jose Nunez-Yanez; Tom Sun', display:{Lore:['[{"text": "arXiv:1602.02517", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnergy Efficient Video Fusion with Heterogeneous CPU-FPGA Devices\\u00a7r\\n\\n\\u00a78\\u00a7oJose Nunez-Yanez\\nTom Sun\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.02517\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 8 Feb 2016 10:28:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at HIP3ES, 2016\\u00a7r"}']}
{title:'Ortega-Zamorano et al. (§72016§r)', author: 'Francisco Ortega-Zamorano; Marcelo A. Montemurro; Sergio A. Cannas; José M. Jerez; Leonardo Franco', display:{Lore:['[{"text": "arXiv:1602.03016", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75physics.comp-ph\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Hardware Acceleration of Monte Carlo Simulations for the Ising Model\\u00a7r\\n\\n\\u00a78\\u00a7oFrancisco Ortega-Zamorano\\nMarcelo A. Montemurro\\nSergio A. Cannas\\nJos\\u00e9 M. Jerez\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.03016\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TPDS.2015.2505725\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Feb 2016 15:04:11 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o19 pages, 10 figures\\u00a7r"}']}
{title:'Cong et al. (§72016§r)', author: 'Kai Cong; Li Lei; Zhenkun Yang; Fei Xie', display:{Lore:['[{"text": "arXiv:1602.03095", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpenRISC System-on-Chip Design Emulation\\u00a7r\\n\\n\\u00a78\\u00a7oKai Cong\\nLi Lei\\nZhenkun Yang\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.03095\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 9 Feb 2016 17:59:24 GMT)\\u00a7r"}']}
{title:'Pedram et al. (§72016§r)', author: 'Ardavan Pedram; Stephen Richardson; Sameh Galal; Shahar Kvatinsky; Mark A. Horowitz', display:{Lore:['[{"text": "arXiv:1602.04183", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era\\u00a7r\\n\\n\\u00a78\\u00a7oArdavan Pedram\\nStephen Richardson\\nSameh Galal\\nShahar Kvatinsky\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.04183\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MDAT.2016.2573586\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Design & Test ( Volume: 34, Issue: 2, April 2017 )\\u00a7r\\n\\nVersion:\\u00a77v3 (Wed, 27 Apr 2016 00:49:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, To appear in IEEE Design and Test Journal\\u00a7r"}']}
{title:'Adegbija et al. (§72016§r)', author: 'Tosiron Adegbija; Ann Gordon-Ross', display:{Lore:['[{"text": "arXiv:1602.04414", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTemperature-aware Dynamic Optimization of Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oTosiron Adegbija\\nAnn Gordon-Ross\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.04414\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 Feb 2016 04:42:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o24 pages, 12 figures, Extended version of paper \\"Thermal-aware Phase-based Tuning ofEmbedded Systems\\" published in GLSVLSI 2014, Submitted to ACM TODAES\\u00a7r"}']}
{title:'Adegbija et al. (§72016§r)', author: 'Tosiron Adegbija; Ann Gordon-Ross; Arslan Munir', display:{Lore:['[{"text": "arXiv:1602.04415", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPhase distance mapping: a phase-based cache tuning methodology for embedded systems\\u00a7r\\n\\n\\u00a78\\u00a7oTosiron Adegbija\\nAnn Gordon-Ross\\nArslan Munir\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1602.04415\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 14 Feb 2016 04:42:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o26 pages, Springer Design Automation for Embedded Systems, Special Issue on Networked Embedded Systems, 2014\\u00a7r"}']}
{title:'Aklah et al. (§72016§r)', author: 'Zeyad Aklah; Sen Ma; David Andrews', display:{Lore:['[{"text": "arXiv:1603.01187", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Dynamic Overlay Supporting Just-In-Time Assembly to Construct Customized Hardware Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oZeyad Aklah\\nSen Ma\\nDavid Andrews\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1603.01187\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 3 Mar 2016 17:17:56 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2 pages, extended abstract, 2nd International Workshopon Overlay Architectures for FPGAs (OLAF),Feburary21, 2016 - Monterey, CA,USA\\u00a7r"}']}
{title:'Devi et al. (§72016§r)', author: 'Aribam Balarampyari Devi; Manoj Kumar; Romesh Laishram', display:{Lore:['[{"text": "arXiv:1603.04094", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign and Implementation of an Improved Carry Increment Adder\\u00a7r\\n\\n\\u00a78\\u00a7oAribam Balarampyari Devi\\nManoj Kumar\\nRomesh Laishram\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1603.04094\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Mar 2016 06:32:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7ovol.7,No.1,February 2016, pp 21-27\\u00a7r"}']}
{title:'Halak et al. (§72016§r)', author: 'Basel Halak; Hsien-Chih Chiu', display:{Lore:['[{"text": "arXiv:1603.04627", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModified Micropipline Architecture for Synthesizable Asynchronous FIR Filter Design\\u00a7r\\n\\n\\u00a78\\u00a7oBasel Halak\\nHsien-Chih Chiu\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1603.04627\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Mar 2016 10:44:29 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oin International Journal of VLSI Design Communication Systems 2016\\u00a7r"}']}
{title:'Balasubramanian et al. (§72016§r)', author: 'P Balasubramanian; N E Mastorakis', display:{Lore:['[{"text": "arXiv:1603.07961", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lASIC-based Implementation of Synchronous Section-Carry Based Carry Lookahead Adders\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nN E Mastorakis\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1603.07961\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 25 Mar 2016 17:02:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oin the Book, Recent Advances in Circuits, Systems, Signal Processing and Communications, Included in ISI/SCI Web of Science and Web of Knowledge, Proceedings of 10th International Conference on Circuits,Systems, Signal "}','{"text": "and Telecommunications, pp.58-64, 2016, Barcelona,Spain\\u00a7r"}']}
{title:'Balasubramanian et al. (§72016§r)', author: 'P Balasubramanian; N E Mastorakis', display:{Lore:['[{"text": "arXiv:1603.07962", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGlobal versus Local Weak-Indication Self-Timed Function Blocks - A Comparative Analysis\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nN E Mastorakis\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1603.07962\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 25 Mar 2016 17:11:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oin the Book, Recent Advances in Circuits, Systems, Signal Processing and Communications, Included in ISI/SCI Web of Science and Web of Knowledge, Proceedings of 10th International Conference on Circuits,Systems, Signal "}','{"text": "and Telecommunications, pp.86-97, 2016, Barcelona,Spain\\u00a7r"}']}
{title:'Balasubramanian et al. (§72016§r)', author: 'P Balasubramanian; N E Mastorakis', display:{Lore:['[{"text": "arXiv:1603.07964", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPower, Delay and Area Comparisons of Majority Voters relevant to TMR Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nN E Mastorakis\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1603.07964\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 25 Mar 2016 17:14:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oin the Book, Recent Advances in Circuits, Systems, Signal Processing and Communications, Included in ISI/SCI Web of Science and Web of Knowledge, Proceedings of 10th International Conference on Circuits,Systems, Signal "}','{"text": "and Telecommunications, pp.110-117, 2016, Barcelona, Spain\\u00a7r"}']}
{title:'Lee et al. (§72016§r)', author: 'Donghyuk Lee; Yoongu Kim; Gennady Pekhimenko; Samira Khan; Vivek Seshadri; Kevin Chang; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1603.08454", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdaptive-Latency DRAM (AL-DRAM)\\u00a7r\\n\\n\\u00a78\\u00a7oDonghyuk Lee\\nYoongu Kim\\nGennady Pekhimenko\\n+ 3 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1603.08454\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 28 Mar 2016 17:39:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is a summary of the original paper, entitled \\"Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common-Case\\" which appears in HPCA 2015\\u00a7r"}']}
{title:'Sen et al. (§72016§r)', author: 'Cansu Sen; Soner Yesil; Ertugrul Kolagasioglu', display:{Lore:['[{"text": "arXiv:1603.09062", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Impementation of Erasure-Only Reed Solomon Decoders for Hybrid-ARQ Systems\\u00a7r\\n\\n\\u00a78\\u00a7oCansu Sen\\nSoner Yesil\\nErtugrul Kolagasioglu\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1603.09062\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Mar 2016 07:44:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oin Turkish\\u00a7r"}']}
{title:'Cheng et al. (§72016§r)', author: 'Eric Cheng; Shahrzad Mirkhani; Lukasz G. Szafaryn; Chen-Yong Cher; Hyungmin Cho; Kevin Skadron; Mircea R. Stan; Klas Lilja; Jacob A. Abraham; Pradip Bose; Subhasish Mitra', display:{Lore:['[{"text": "arXiv:1604.03062", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCLEAR: Cross-Layer Exploration for Architecting Resilience - Combining Hardware and Software Techniques to Tolerate Soft Errors in Processor Cores\\u00a7r\\n\\n\\u00a78\\u00a7oEric Cheng\\nShahrzad Mirkhani\\nLukasz G. Szafaryn\\n+ 7 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1604.03062\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/2897937.2897996\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 23 Jun 2016 23:28:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oExtended version of paper published in Proceedings of the 53rd Annual Design Automation Conference\\u00a7r"}']}
{title:'Balasubramanian et al. (§72016§r)', author: 'P Balasubramanian; S Yamashita', display:{Lore:['[{"text": "arXiv:1604.04006", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArea/latency optimized early output asynchronous full adders and relative-timed ripple carry adders\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nS Yamashita\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1604.04006\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1186/s40064-016-2074-z\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nSpringerPlus, vol. 5:440, pages 26, April 2016\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 Apr 2016 01:01:41 GMT)\\u00a7r"}']}
{title:'Lee (§72016§r)', author: 'Donghyuk Lee', display:{Lore:['[{"text": "arXiv:1604.08041", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing DRAM Latency at Low Cost by Exploiting Heterogeneity\\u00a7r\\n\\n\\u00a78\\u00a7oDonghyuk Lee\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1604.08041\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 Apr 2016 12:35:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o159 pages, PhD thesis, CMU 2016\\u00a7r"}']}
{title:'Simmonds et al. (§72016§r)', author: 'Nia Simmonds; Joshua Mack; Sam Bellestri; Daniel Llamocca', display:{Lore:['[{"text": "arXiv:1605.03229", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCORDIC-based Architecture for Powering Computation in Fixed-Point Arithmetic\\u00a7r\\n\\n\\u00a78\\u00a7oNia Simmonds\\nJoshua Mack\\nSam Bellestri\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1605.03229\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 May 2016 22:18:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 13 figures\\u00a7r"}']}
{title:'Segal et al. (§72016§r)', author: 'Oren Segal; Nasibeh Nasiri; Martin Margala', display:{Lore:['[{"text": "arXiv:1605.04582", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Foray into Efficient Mapping of Algorithms to Hardware Platforms on Heterogeneous Systems\\u00a7r\\n\\n\\u00a78\\u00a7oOren Segal\\nNasibeh Nasiri\\nMartin Margala\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1605.04582\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 23 May 2016 04:53:45 GMT)\\u00a7r"}']}
{title:'Seshadri (§72016§r)', author: 'Vivek Seshadri', display:{Lore:['[{"text": "arXiv:1605.06483", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSimple DRAM and Virtual Memory Abstractions to Enable Highly Efficient Memory Systems\\u00a7r\\n\\n\\u00a78\\u00a7oVivek Seshadri\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1605.06483\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 20 May 2016 19:38:14 GMT)\\u00a7r"}']}
{title:'So et al. (§72016§r)', author: 'Hayden Kwok-Hay So; John Wawrzynek', display:{Lore:['[{"text": "arXiv:1605.08149", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProceedings of the 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016)\\u00a7r\\n\\n\\u00a78\\u00a7oHayden Kwok-Hay So\\nJohn Wawrzynek\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1605.08149\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 May 2016 05:46:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o2nd International Workshopon Overlay Architectures for FPGAs (OLAF 2016) website: see http://olaf.eecs.berkeley.edu\\u00a7r"}']}
{title:'Gray (§72016§r)', author: 'Jan Gray', display:{Lore:['[{"text": "arXiv:1606.01037", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGRVI Phalanx: A Massively Parallel RISC-V FPGA Accelerator Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oJan Gray\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.01037\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 3 Jun 2016 10:37:41 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016) arXiv:1605.08149\\u00a7r"}']}
{title:'Mohammadi et al. (§72016§r)', author: 'Milad Mohammadi; Tor M. Aamodt; William J. Dally', display:{Lore:['[{"text": "arXiv:1606.01607", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution\\u00a7r\\n\\n\\u00a78\\u00a7oMilad Mohammadi\\nTor M. Aamodt\\nWilliam J. Dally\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.01607\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 6 Jun 2016 03:44:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages\\u00a7r"}']}
{title:'Gupta et al. (§72016§r)', author: 'Gagan Gupta; Tony Nowatzki; Vinay Gangadhar; Karthikeyan Sankaralingam', display:{Lore:['[{"text": "arXiv:1606.01980", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOpen-source Hardware: Opportunities and Challenges\\u00a7r\\n\\n\\u00a78\\u00a7oGagan Gupta\\nTony Nowatzki\\nVinay Gangadhar\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.01980\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 11 Jun 2016 20:53:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo appear in IEEE Computer. IEEE copyright notice, and DOI to be added. 7 pages, 5 figures\\u00a7r"}']}
{title:'Ruan et al. (§72016§r)', author: 'Shenchen Ruan; Haixia Wang; Dongsheng Wang', display:{Lore:['[{"text": "arXiv:1606.03248", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMAC: a novel systematically multilevel cache replacement policy for PCM memory\\u00a7r\\n\\n\\u00a78\\u00a7oShenchen Ruan\\nHaixia Wang\\nDongsheng Wang\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.03248\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 10 Jun 2016 09:47:14 GMT)\\u00a7r"}']}
{title:'Omidian et al. (§72016§r)', author: 'Hossein Omidian; Guy G. F. Lemieux', display:{Lore:['[{"text": "arXiv:1606.03717", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomated Space/Time Scaling of Streaming Task Graph\\u00a7r\\n\\n\\u00a78\\u00a7oHossein Omidian\\nGuy G. F. Lemieux\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.03717\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 12 Jun 2016 14:26:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016) arXiv:1605.08149\\u00a7r"}']}
{title:'Eder et al. (§72016§r)', author: 'Kerstin Eder; John P. Gallagher; Pedro Lopez-Garcia; Henk Muller; Zorana Bankovic; Kyriakos Georgiou; Remy Haemmerle; Manuel V. Hermenegildo; Bishoksan Kafle; Steve Kerrison; Maja Kirkeby; Maximiliano Klemen; Xueliang Li; Umer Liqat; Jeremy Morse; Morten Rhiger; Mads Rosendahl', display:{Lore:['[{"text": "arXiv:1606.04074", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lENTRA: Whole-Systems Energy Transparency\\u00a7r\\n\\n\\u00a78\\u00a7oKerstin Eder\\nJohn P. Gallagher\\nPedro Lopez-Garcia\\n+ 13 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.04074\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1016/j.micpro.2016.07.003\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 18 Jun 2016 05:56:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oRevised preprintsubmitted to MICPRO on 27 May 2016, 23 pages, 3 figures\\u00a7r"}']}
{title:'Hasan et al. (§72016§r)', author: 'Raqibul Hasan; Tarek M. Taha; Chris Yakopcic; David J. Mountain', display:{Lore:['[{"text": "arXiv:1606.04609", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Throughput Neural Network based Embedded Streaming Multicore Processors\\u00a7r\\n\\n\\u00a78\\u00a7oRaqibul Hasan\\nTarek M. Taha\\nChris Yakopcic\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.04609\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 15 Jun 2016 01:26:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages. arXiv admin note:text overlap with arXiv:1603.07400\\u00a7r"}']}
{title:'Moons et al. (§72016§r)', author: 'Bert Moons; Marian Verhelst', display:{Lore:['[{"text": "arXiv:1606.05094", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 0.3-2.6 TOPS/W Precision-Scalable Processor for Real-Time Large-Scale ConvNets\\u00a7r\\n\\n\\u00a78\\u00a7oBert Moons\\nMarian Verhelst\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.05094\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Jun 2016 08:40:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPublished at the Symposium on VLSI Circuits, 2016, Honolulu,HI, US\\u00a7r"}']}
{title:'Navada et al. (§72016§r)', author: 'Sandeep Navada; Anil Krishna', display:{Lore:['[{"text": "arXiv:1606.05933", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCriticality Aware Multiprocessors\\u00a7r\\n\\n\\u00a78\\u00a7oSandeep Navada\\nAnil Krishna\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.05933\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 20 Jun 2016 00:57:30 GMT)\\u00a7r"}']}
{title:'Cheng et al. (§72016§r)', author: 'Shaoyi Cheng; John Wawrzynek', display:{Lore:['[{"text": "arXiv:1606.06451", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Level Synthesis with a Dataflow Architectural Template\\u00a7r\\n\\n\\u00a78\\u00a7oShaoyi Cheng\\nJohn Wawrzynek\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.06451\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Jun 2016 07:22:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016) arXiv:1605.08149\\u00a7r"}']}
{title:'Psarakis (§72016§r)', author: 'Mihalis Psarakis', display:{Lore:['[{"text": "arXiv:1606.06452", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReliability-Aware Overlay Architectures for FPGAs: Features and Design Challenges\\u00a7r\\n\\n\\u00a78\\u00a7oMihalis Psarakis\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.06452\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Jun 2016 07:25:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016) arXiv:1605.08149\\u00a7r"}']}
{title:'Andryc et al. (§72016§r)', author: 'Kevin Andryc; Tedy Thomas; Russell Tessier', display:{Lore:['[{"text": "arXiv:1606.06454", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSoft GPGPUs for Embedded FPGAs: An Architectural Evaluation\\u00a7r\\n\\n\\u00a78\\u00a7oKevin Andryc\\nTedy Thomas\\nRussell Tessier\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.06454\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Jun 2016 07:33:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016) arXiv:1605.08149\\u00a7r"}']}
{title:'Eslami et al. (§72016§r)', author: 'Fatemeh Eslami; Eddie Hung; Steven J. E. Wilton', display:{Lore:['[{"text": "arXiv:1606.06457", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEnabling Effective FPGA Debug using Overlays: Opportunities and Challenges\\u00a7r\\n\\n\\u00a78\\u00a7oFatemeh Eslami\\nEddie Hung\\nSteven J. E. Wilton\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.06457\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Jun 2016 07:43:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016) arXiv:1605.08149\\u00a7r"}']}
{title:'Li et al. (§72016§r)', author: 'Xiangwei Li; Abhishek Jain; Douglas Maskell; Suhaib A. Fahmy', display:{Lore:['[{"text": "arXiv:1606.06460", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed Functional Units\\u00a7r\\n\\n\\u00a78\\u00a7oXiangwei Li\\nAbhishek Jain\\nDouglas Maskell\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.06460\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Jun 2016 07:52:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016) arXiv:1605.08149\\u00a7r"}']}
{title:'Ng et al. (§72016§r)', author: 'Ho-Cheung Ng; Cheng Liu; Hayden Kwok-Hay So', display:{Lore:['[{"text": "arXiv:1606.06483", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Soft Processor Overlay with Tightly-coupled FPGA Accelerator\\u00a7r\\n\\n\\u00a78\\u00a7oHo-Cheung Ng\\nCheng Liu\\nHayden Kwok-Hay So\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.06483\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Jun 2016 09:00:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at 2nd International Workshop on Overlay Architectures for FPGAs (OLAF 2016) arXiv:1605.08149\\u00a7r"}']}
{title:'Pu et al. (§72016§r)', author: 'Jing Pu; Sameh Galal; Xuan Yang; Ofer Shacham; Mark Horowitz', display:{Lore:['[{"text": "arXiv:1606.07852", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPMax: a 106GFLOPS/W at 217GFLOPS/mm2 Single-Precision FPU, and a 43.7GFLOPS/W at 74.6GFLOPS/mm2 Double-Precision FPU, in 28nm UTBB FDSOI\\u00a7r\\n\\n\\u00a78\\u00a7oJing Pu\\nSameh Galal\\nXuan Yang\\nOfer Shacham\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.07852\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 24 Jun 2016 23:20:50 GMT)\\u00a7r"}']}
{title:'Kerrison et al. (§72016§r)', author: 'Steve Kerrison; David May; Kerstin Eder', display:{Lore:['[{"text": "arXiv:1606.08686", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Benes Based NoC Switching Architecture for Mixed Criticality Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oSteve Kerrison\\nDavid May\\nKerstin Eder\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1606.08686\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 28 Jun 2016 13:19:10 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72016§r)', author: 'Sai Zhang; Mingu Kang; Charbel Sakr; Naresh Shanbhag', display:{Lore:['[{"text": "arXiv:1607.00667", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing the Energy Cost of Inference via In-sensor Information Processing\\u00a7r\\n\\n\\u00a78\\u00a7oSai Zhang\\nMingu Kang\\nCharbel Sakr\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1607.00667\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 3 Jul 2016 18:43:55 GMT)\\u00a7r"}']}
{title:'Celio et al. (§72016§r)', author: 'Christopher Celio; Palmer Dabbelt; David A. Patterson; Krste Asanović', display:{Lore:['[{"text": "arXiv:1607.02318", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Renewed Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat with Macro-Op Fusion for RISC-V\\u00a7r\\n\\n\\u00a78\\u00a7oChristopher Celio\\nPalmer Dabbelt\\nDavid A. Patterson\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1607.02318\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 8 Jul 2016 11:15:31 GMT)\\u00a7r"}']}
{title:'Passas (§72016§r)', author: 'Giorgos Passas', display:{Lore:['[{"text": "arXiv:1607.07766", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUber: Utilizing Buffers to Simplify NoCs for Hundreds-Cores\\u00a7r\\n\\n\\u00a78\\u00a7oGiorgos Passas\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1607.07766\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 27 Jul 2016 10:47:17 GMT)\\u00a7r"}']}
{title:'Khoshavi et al. (§72016§r)', author: 'Navid Khoshavi; Xunchao Chen; Jun Wang; Ronald F. DeMara', display:{Lore:['[{"text": "arXiv:1607.08086", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRead-Tuned STT-RAM and eDRAM Cache Hierarchies for Throughput and Energy Enhancement\\u00a7r\\n\\n\\u00a78\\u00a7oNavid Khoshavi\\nXunchao Chen\\nJun Wang\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1607.08086\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 6 Aug 2016 23:30:40 GMT)\\u00a7r"}']}
{title:'Khoshavi et al. (§72016§r)', author: 'Navid Khoshavi; Armin Samiei', display:{Lore:['[{"text": "arXiv:1607.08523", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Study of Transient Faults Propagation in Multithread Applications\\u00a7r\\n\\n\\u00a78\\u00a7oNavid Khoshavi\\nArmin Samiei\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1607.08523\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 28 Jul 2016 16:33:31 GMT)\\u00a7r"}']}
{title:'Balasubramanian et al. (§72016§r)', author: 'P Balasubramanian; K Prasad', display:{Lore:['[{"text": "arXiv:1608.01225", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEarly Output Hybrid Input Encoded Asynchronous Full Adder and Relative-Timed Ripple Carry Adder\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nK Prasad\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1608.01225\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of the 14th International Conference on Embedded\\n  Systems, Cyber-physical Systems, and Applications, pp. 62-65, July 25-28,\\n  2016, Las Vegas, USA\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 3 Aug 2016 15:40:01 GMT)\\u00a7r"}']}
{title:'Lowe-Power et al. (§72016§r)', author: 'Jason Lowe-Power; Mark D. Hill; David A. Wood', display:{Lore:['[{"text": "arXiv:1608.07485", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lWhen to use 3D Die-Stacked Memory for Bandwidth-Constrained Big Data Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oJason Lowe-Power\\nMark D. Hill\\nDavid A. Wood\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1608.07485\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 26 Aug 2016 15:04:20 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oOriginally presented The Seventhworkshop on Big Data Benchmarks, Performance Optimization, and Emerging Hardware (BPOE-7). http://www.bafst.com/events/asplos16/bpoe7/\\u00a7r"}']}
{title:'Gautschi et al. (§72016§r)', author: 'Michael Gautschi; Pasquale Davide Schiavone; Andreas Traber; Igor Loi; Antonio Pullini; Davide Rossi; Eric Flamand; Frank K. Gurkaynak; Luca Benini', display:{Lore:['[{"text": "arXiv:1608.08376", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA near-threshold RISC-V core with DSP extensions for scalable IoT Endpoint Devices\\u00a7r\\n\\n\\u00a78\\u00a7oMichael Gautschi\\nPasquale Davide Schiavone\\nAndreas Traber\\n+ 5 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1608.08376\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 30 Aug 2016 09:14:14 GMT)\\u00a7r"}']}
{title:'Hashemi (§72016§r)', author: 'Milad Hashemi', display:{Lore:['[{"text": "arXiv:1609.00306", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn-Chip Mechanisms to Reduce Effective Memory Access Latency\\u00a7r\\n\\n\\u00a78\\u00a7oMilad Hashemi\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1609.00306\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 1 Sep 2016 16:32:54 GMT)\\u00a7r"}']}
{title:'Cariow et al. (§72016§r)', author: 'Aleksandr Cariow; Galina Cariowa', display:{Lore:['[{"text": "arXiv:1609.01585", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Hardware-Efficient Approach to Computing the Rotation Matrix from a Quaternion\\u00a7r\\n\\n\\u00a78\\u00a7oAleksandr Cariow\\nGalina Cariowa\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1609.01585\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 6 Sep 2016 14:54:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 5 figures\\u00a7r"}']}
{title:'Pekhimenko (§72016§r)', author: 'Gennady Pekhimenko', display:{Lore:['[{"text": "arXiv:1609.02067", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPractical Data Compression for Modern Memory Hierarchies\\u00a7r\\n\\n\\u00a78\\u00a7oGennady Pekhimenko\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1609.02067\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 7 Sep 2016 16:53:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPhD Thesis\\u00a7r"}']}
{title:'Nazari et al. (§72016§r)', author: 'Masoom Nazari; Mina Zolfy Lighvan; Ziaeddin Daie Koozekonani; Ali Sadeghi', display:{Lore:['[{"text": "arXiv:1609.04569", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Implementation of a Novel Image Steganography for Hiding Images\\u00a7r\\n\\n\\u00a78\\u00a7oMasoom Nazari\\nMina Zolfy Lighvan\\nZiaeddin Daie Koozekonani\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1609.04569\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 1 Oct 2016 15:00:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7opleasewithdraw this paper because of crucial equation error in Table1\\u00a7r"}']}
{title:'Coggins (§72016§r)', author: 'Macauley Coggins', display:{Lore:['[{"text": "arXiv:1609.04913", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of an Optoelectronic State Machine with integrated BDD based Optical logic\\u00a7r\\n\\n\\u00a78\\u00a7oMacauley Coggins\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1609.04913\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Sep 2016 06:13:37 GMT)\\u00a7r"}']}
{title:'Hassan (§72016§r)', author: 'Hasan Hassan', display:{Lore:['[{"text": "arXiv:1609.07234", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lReducing DRAM Access Latency by Exploiting DRAM Leakage Characteristics and Common Access Patterns\\u00a7r\\n\\n\\u00a78\\u00a7oHasan Hassan\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1609.07234\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 23 Sep 2016 05:31:18 GMT)\\u00a7r"}']}
{title:'Chaudhuri et al. (§72016§r)', author: 'Sumanta Chaudhuri; Tarik Graba; Yves Mathieu', display:{Lore:['[{"text": "arXiv:1609.08681", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMulti-Valued Routing Tracks for FPGAs in 28nm FDSOI Technology\\u00a7r\\n\\n\\u00a78\\u00a7oSumanta Chaudhuri\\nTarik Graba\\nYves Mathieu\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1609.08681\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 27 Sep 2016 21:56:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThe paper contains anonymous reviews at the end. 11 pages\\u00a7r"}']}
{title:'Berejuck (§72016§r)', author: 'Marcelo Daniel Berejuck', display:{Lore:['[{"text": "arXiv:1610.00751", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn overview about Networks-on-Chip with multicast suppor\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Daniel Berejuck\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.00751\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 3 Oct 2016 20:59:17 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o06 pages, 02 figures\\u00a7r"}']}
{title:'Olofsson (§72016§r)', author: 'Andreas Olofsson', display:{Lore:['[{"text": "arXiv:1610.01832", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEpiphany-V: A 1024 processor 64-bit RISC System-On-Chip\\u00a7r\\n\\n\\u00a78\\u00a7oAndreas Olofsson\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.01832\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Oct 2016 12:05:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o15 pages, 7 figures\\u00a7r"}']}
{title:'Zhang et al. (§72016§r)', author: 'Sizhuo Zhang; Andrew Wright; Daniel Sanchez; Arvind', display:{Lore:['[{"text": "arXiv:1610.02094", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lValidating Simplified Processor Models in Architectural Studies\\u00a7r\\n\\n\\u00a78\\u00a7oSizhuo Zhang\\nAndrew Wright\\nDaniel Sanchez\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.02094\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 6 Oct 2016 23:21:05 GMT)\\u00a7r"}']}
{title:'Merchant et al. (§72016§r)', author: 'Farhad Merchant; Tarun Vatwani; Anupam Chattopadhyay; Soumyendu Raha; S K Nandy; Ranjani Narayan', display:{Lore:['[{"text": "arXiv:1610.06385", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.MS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating BLAS on Custom Architecture through Algorithm-Architecture Co-design\\u00a7r\\n\\n\\u00a78\\u00a7oFarhad Merchant\\nTarun Vatwani\\nAnupam Chattopadhyay\\n+ 2 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.06385\\u00a7r\\n\\nVersion:\\u00a77v5 (Sun, 27 Nov 2016 14:11:36 GMT)\\u00a7r"}']}
{title:'Kang et al. (§72016§r)', author: 'Mingu Kang; Sujan Gonugondla; Ameya Patil; Naresh Shanbhag', display:{Lore:['[{"text": "arXiv:1610.07501", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 481pJ/decision 3.4M decision/s Multifunctional Deep In-memory Inference Processor using Standard 6T SRAM Array\\u00a7r\\n\\n\\u00a78\\u00a7oMingu Kang\\nSujan Gonugondla\\nAmeya Patil\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.07501\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 24 Oct 2016 17:24:56 GMT)\\u00a7r"}']}
{title:'Seshadri et al. (§72016§r)', author: 'Vivek Seshadri; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1610.09603", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lThe Processing Using Memory Paradigm:In-DRAM Bulk Copy, Initialization, Bitwise AND and OR\\u00a7r\\n\\n\\u00a78\\u00a7oVivek Seshadri\\nOnur Mutlu\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.09603\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 30 Oct 2016 05:01:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: substantial text overlap with arXiv:1605.06483\\u00a7r"}']}
{title:'Chen et al. (§72016§r)', author: 'Yu-Ting Chen; Jason Cong; Zhenman Fang; Bingjun Xiao; Peipei Zhou', display:{Lore:['[{"text": "arXiv:1610.09761", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lARAPrototyper: Enabling Rapid Prototyping and Evaluation for Accelerator-Rich Architectures\\u00a7r\\n\\n\\u00a78\\u00a7oYu-Ting Chen\\nJason Cong\\nZhenman Fang\\nBingjun Xiao\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1610.09761\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 31 Oct 2016 02:29:23 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages\\u00a7r"}']}
{title:'Wang et al. (§72016§r)', author: 'Dong Wang; Jianjing An; Ke Xu', display:{Lore:['[{"text": "arXiv:1611.02450", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPipeCNN: An OpenCL-Based FPGA Accelerator for Large-Scale Convolution Neuron Networks\\u00a7r\\n\\n\\u00a78\\u00a7oDong Wang\\nJianjing An\\nKe Xu\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.02450\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 8 Nov 2016 09:43:03 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oFirst Draft\\u00a7r"}']}
{title:'Streat et al. (§72016§r)', author: 'Lennard Streat; Dhireesha Kudithipudi; Kevin Gomez', display:{Lore:['[{"text": "arXiv:1611.02792", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNon-volatile Hierarchical Temporal Memory: Hardware for Spatial Pooling\\u00a7r\\n\\n\\u00a78\\u00a7oLennard Streat\\nDhireesha Kudithipudi\\nKevin Gomez\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.02792\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 9 Nov 2016 01:25:59 GMT)\\u00a7r"}']}
{title:'Jun et al. (§72016§r)', author: 'Sang-Woo Jun; Huy T. Nguyen; Vijay N. Gadepally; Arvind', display:{Lore:['[{"text": "arXiv:1611.03380", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIn-Storage Embedded Accelerator for Sparse Pattern Processing\\u00a7r\\n\\n\\u00a78\\u00a7oSang-Woo Jun\\nHuy T. Nguyen\\nVijay N. Gadepally\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.03380\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/HPEC.2016.7761588\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Nov 2016 16:21:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to IEEEHPEC 2016\\u00a7r"}']}
{title:'Gorodecky (§72016§r)', author: 'Danila Gorodecky', display:{Lore:['[{"text": "arXiv:1611.05415", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMultipliers: comparison of Fourier transformation based method and Synopsys design technique for up to 32 bits inputs in regular and saturation arithmetics\\u00a7r\\n\\n\\u00a78\\u00a7oDanila Gorodecky\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.05415\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 16 Nov 2016 19:39:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oProceedings of the 12th International Workshop on Boolean Problems, Freiberg, Germany, Sept. 22-23, 2016. Edited by B. Steinbach. Freiberg University of Mining andTechnology. P. 145-150.Changed title from \\"Multipliers "}','{"text": "design technique baseddisjunctive normal form minimizationa and Fourier transformation\\"; fixed some inaccuracies\\u00a7r"}']}
{title:'Wicaksana et al. (§72016§r)', author: 'Arief Wicaksana; Arif Sasongko', display:{Lore:['[{"text": "arXiv:1611.06078", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.NI\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFast and reconfigurable packet classification engine in FPGA-based firewall\\u00a7r\\n\\n\\u00a78\\u00a7oArief Wicaksana\\nArif Sasongko\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.06078\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICEEI.2011.6021782\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 18 Nov 2016 13:59:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oin 2011 International Conference on Electrical Engineering and Informatics (ICEEI),Jul 2011, Bandung, Indonesia\\u00a7r"}']}
{title:'Balasubramanian et al. (§72016§r)', author: 'P Balasubramanian; N E Mastorakis', display:{Lore:['[{"text": "arXiv:1611.09446", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Based Implementation of Distributed Minority and Majority Voting Based Redundancy for Mission and Safety-Critical Applications\\u00a7r\\n\\n\\u00a78\\u00a7oP Balasubramanian\\nN E Mastorakis\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.09446\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Circuits and Electronics, 2016, vol. 1,\\n  pp. 185-190\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 29 Nov 2016 00:48:14 GMT)\\u00a7r"}']}
{title:'Seshadri et al. (§72016§r)', author: 'Vivek Seshadri; Donghyuk Lee; Thomas Mullins; Hasan Hassan; Amirali Boroumand; Jeremie Kim; Michael A. Kozuch; Onur Mutlu; Phillip B. Gibbons; Todd C. Mowry', display:{Lore:['[{"text": "arXiv:1611.09988", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBuddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM\\u00a7r\\n\\n\\u00a78\\u00a7oVivek Seshadri\\nDonghyuk Lee\\nThomas Mullins\\n+ 6 others\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.09988\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Nov 2016 03:34:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oarXiv admin note: text overlapwith arXiv:1605.06483\\u00a7r"}']}
{title:'Mahmoud et al. (§72016§r)', author: 'Mostafa Mahmoud; Andreas Moshovos', display:{Lore:['[{"text": "arXiv:1611.10316", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMemory Controller Design Under Cloud Workloads\\u00a7r\\n\\n\\u00a78\\u00a7oMostafa Mahmoud\\nAndreas Moshovos\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.10316\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/IISWC.2016.7581279\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n2016 IEEE International Symposium on Workload Characterization\\n  (IISWC)\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Nov 2016 19:09:07 GMT)\\u00a7r"}']}
{title:'Ceze et al. (§72016§r)', author: 'Luis Ceze; Mark D. Hill; Thomas F. Wenisch', display:{Lore:['[{"text": "arXiv:1612.03182", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CY\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArch2030: A Vision of Computer Architecture Research over the Next 15 Years\\u00a7r\\n\\n\\u00a78\\u00a7oLuis Ceze\\nMark D. Hill\\nThomas F. Wenisch\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.03182\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Dec 2016 21:02:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oA Computing Community Consortium (CCC) white paper, 7 pages\\u00a7r"}']}
{title:'Shin et al. (§72016§r)', author: 'Juyong Shin; Jongbo Bae; Ansu Na; Sang Lyul Min', display:{Lore:['[{"text": "arXiv:1612.04277", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCopycat: A High Precision Real Time NAND Simulator\\u00a7r\\n\\n\\u00a78\\u00a7oJuyong Shin\\nJongbo Bae\\nAnsu Na\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.04277\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 12 Dec 2016 01:43:11 GMT)\\u00a7r"}']}
{title:'Nasri et al. (§72016§r)', author: 'Bayan Nasri; Sunit P. Sebastian; Kae-Dyi You; RamKumar RanjithKumar; Davood Shahrjerdi', display:{Lore:['[{"text": "arXiv:1612.04855", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 700uW 1GS/s 4-bit Folding-Flash ADC in 65nm CMOS for Wideband Wireless Communications\\u00a7r\\n\\n\\u00a78\\u00a7oBayan Nasri\\nSunit P. Sebastian\\nKae-Dyi You\\nRamKumar RanjithKumar\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.04855\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 14 Dec 2016 21:52:33 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7osubmitted to the the IEEE International Symposium of Circuits and Systems (ISCAS), 2017\\u00a7r"}']}
{title:'Charvát et al. (§72016§r)', author: 'Lukáš Charvát; Aleš Smrčka; Tomáš Vojnar', display:{Lore:['[{"text": "arXiv:1612.04986", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHADES: Microprocessor Hazard Analysis via Formal Verification of Parameterized Systems\\u00a7r\\n\\n\\u00a78\\u00a7oLuk\\u00e1\\u0161 Charv\\u00e1t\\nAle\\u0161 Smr\\u010dka\\nTom\\u00e1\\u0161 Vojnar\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.04986\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.4204/EPTCS.233.9\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nEPTCS 233, 2016, pp. 87-93\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Dec 2016 08:51:02 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oIn Proceedings MEMICS 2016, arXiv:1612.04037\\u00a7r"}']}
{title:'Strauch (§72016§r)', author: 'Tobias Strauch', display:{Lore:['[{"text": "arXiv:1612.05166", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel RTL ATPG Model Based on Gate Inherent Faults (GIF-PO) of Complex Gates\\u00a7r\\n\\n\\u00a78\\u00a7oTobias Strauch\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.05166\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 15 Dec 2016 17:55:06 GMT)\\u00a7r"}']}
{title:'Han et al. (§72016§r)', author: 'Jong Hun Han; Noa Zilberman; Bjoern A. Zeeb; Andreas Fiessler; Andrew W. Moore', display:{Lore:['[{"text": "arXiv:1612.05547", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPrototyping RISC Based, Reconfigurable Networking Applications in Open Source\\u00a7r\\n\\n\\u00a78\\u00a7oJong Hun Han\\nNoa Zilberman\\nBjoern A. Zeeb\\nAndreas Fiessler\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.05547\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 16 Dec 2016 16:42:28 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures\\u00a7r"}']}
{title:'Lava et al. (§72016§r)', author: 'Ana Lava; Mahdi Jelodari Mamaghani; Siamak Mohammadi; Steve Furber', display:{Lore:['[{"text": "arXiv:1612.08163", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lApplication-aware Retiming of Accelerators: A High-level Data-driven Approach\\u00a7r\\n\\n\\u00a78\\u00a7oAna Lava\\nMahdi Jelodari Mamaghani\\nSiamak Mohammadi\\u00a7r\\n\\n\\u00a772016\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1612.08163\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 24 Dec 2016 10:55:46 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 6 figures, submitted to IEEE Design and Test Journal - special issue on Accelerators in October 2016\\u00a7r"}']}
