// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MeanShiftFiltering_MeanShiftFiltering,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8082,HLS_SYN_LUT=7227,HLS_VERSION=2023_1}" *)

module MeanShiftFiltering (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        out_r,
        out_r_ap_vld,
        ImageWidth,
        ImageHeight,
        sd,
        cd,
        max_iter
);

parameter    ap_ST_fsm_state1 = 51'd1;
parameter    ap_ST_fsm_state2 = 51'd2;
parameter    ap_ST_fsm_state3 = 51'd4;
parameter    ap_ST_fsm_state4 = 51'd8;
parameter    ap_ST_fsm_state5 = 51'd16;
parameter    ap_ST_fsm_state6 = 51'd32;
parameter    ap_ST_fsm_state7 = 51'd64;
parameter    ap_ST_fsm_state8 = 51'd128;
parameter    ap_ST_fsm_state9 = 51'd256;
parameter    ap_ST_fsm_state10 = 51'd512;
parameter    ap_ST_fsm_state11 = 51'd1024;
parameter    ap_ST_fsm_state12 = 51'd2048;
parameter    ap_ST_fsm_state13 = 51'd4096;
parameter    ap_ST_fsm_state14 = 51'd8192;
parameter    ap_ST_fsm_state15 = 51'd16384;
parameter    ap_ST_fsm_state16 = 51'd32768;
parameter    ap_ST_fsm_state17 = 51'd65536;
parameter    ap_ST_fsm_state18 = 51'd131072;
parameter    ap_ST_fsm_state19 = 51'd262144;
parameter    ap_ST_fsm_state20 = 51'd524288;
parameter    ap_ST_fsm_state21 = 51'd1048576;
parameter    ap_ST_fsm_state22 = 51'd2097152;
parameter    ap_ST_fsm_state23 = 51'd4194304;
parameter    ap_ST_fsm_state24 = 51'd8388608;
parameter    ap_ST_fsm_state25 = 51'd16777216;
parameter    ap_ST_fsm_state26 = 51'd33554432;
parameter    ap_ST_fsm_state27 = 51'd67108864;
parameter    ap_ST_fsm_state28 = 51'd134217728;
parameter    ap_ST_fsm_state29 = 51'd268435456;
parameter    ap_ST_fsm_state30 = 51'd536870912;
parameter    ap_ST_fsm_state31 = 51'd1073741824;
parameter    ap_ST_fsm_state32 = 51'd2147483648;
parameter    ap_ST_fsm_state33 = 51'd4294967296;
parameter    ap_ST_fsm_state34 = 51'd8589934592;
parameter    ap_ST_fsm_state35 = 51'd17179869184;
parameter    ap_ST_fsm_state36 = 51'd34359738368;
parameter    ap_ST_fsm_state37 = 51'd68719476736;
parameter    ap_ST_fsm_state38 = 51'd137438953472;
parameter    ap_ST_fsm_state39 = 51'd274877906944;
parameter    ap_ST_fsm_state40 = 51'd549755813888;
parameter    ap_ST_fsm_state41 = 51'd1099511627776;
parameter    ap_ST_fsm_state42 = 51'd2199023255552;
parameter    ap_ST_fsm_state43 = 51'd4398046511104;
parameter    ap_ST_fsm_state44 = 51'd8796093022208;
parameter    ap_ST_fsm_state45 = 51'd17592186044416;
parameter    ap_ST_fsm_state46 = 51'd35184372088832;
parameter    ap_ST_fsm_state47 = 51'd70368744177664;
parameter    ap_ST_fsm_state48 = 51'd140737488355328;
parameter    ap_ST_fsm_state49 = 51'd281474976710656;
parameter    ap_ST_fsm_state50 = 51'd562949953421312;
parameter    ap_ST_fsm_state51 = 51'd1125899906842624;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] in_r;
output  [23:0] out_r;
output   out_r_ap_vld;
input  [31:0] ImageWidth;
input  [31:0] ImageHeight;
input  [7:0] sd;
input  [7:0] cd;
input  [7:0] max_iter;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_r_ap_vld;

(* fsm_encoding = "none" *) reg   [50:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [63:0] conv_i1995_fu_361_p1;
reg  signed [63:0] conv_i1995_reg_1119;
wire  signed [31:0] dy_fu_365_p1;
reg  signed [31:0] dy_reg_1124;
wire   [31:0] conv_i_i1992_fu_369_p1;
reg   [31:0] conv_i_i1992_reg_1129;
wire   [31:0] conv_i_i1937_fu_383_p1;
reg   [31:0] conv_i_i1937_reg_1134;
wire   [24:0] shl_i_i_i_i1231_cast_fu_405_p1;
reg   [24:0] shl_i_i_i_i1231_cast_reg_1139;
wire   [63:0] zext_ln15_fu_409_p1;
reg   [63:0] zext_ln15_reg_1144;
wire   [63:0] mul_ln3_fu_341_p2;
reg   [63:0] mul_ln3_reg_1156;
wire   [63:0] add_ln15_fu_446_p2;
reg   [63:0] add_ln15_reg_1164;
wire    ap_CS_fsm_state2;
wire   [31:0] select_ln15_fu_463_p3;
reg   [31:0] select_ln15_reg_1169;
wire   [0:0] icmp_ln15_fu_441_p2;
wire   [31:0] select_ln15_1_fu_477_p3;
reg   [31:0] select_ln15_1_reg_1175;
wire   [15:0] CURRENT_b_fu_494_p3;
reg   [15:0] CURRENT_b_reg_1181;
wire   [15:0] CURRENT_g_fu_511_p3;
reg   [15:0] CURRENT_g_reg_1188;
wire   [15:0] CURRENT_r_fu_522_p3;
reg   [15:0] CURRENT_r_reg_1195;
wire  signed [23:0] sext_ln54_fu_535_p1;
wire    ap_CS_fsm_state3;
wire   [15:0] dg_fu_539_p2;
reg   [15:0] dg_reg_1208;
wire    ap_CS_fsm_state4;
wire  signed [23:0] sext_ln54_2_fu_549_p1;
wire  signed [23:0] mul_ln54_1_fu_556_p2;
wire    ap_CS_fsm_state5;
wire   [23:0] grp_fu_1054_p3;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln55_fu_575_p2;
reg   [0:0] icmp_ln55_reg_1229;
wire    ap_CS_fsm_state7;
wire   [7:0] iter_numb_1_fu_580_p2;
reg   [7:0] iter_numb_1_reg_1234;
wire   [31:0] grp_fu_345_p2;
reg   [31:0] empty_reg_1240;
wire    ap_CS_fsm_state8;
wire   [31:0] empty_35_fu_592_p2;
reg   [31:0] empty_35_reg_1245;
reg   [31:0] mul_ln37_reg_1250;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln44_fu_617_p2;
reg   [0:0] icmp_ln44_reg_1255;
wire   [31:0] dx_2_fu_623_p2;
reg   [31:0] dx_2_reg_1260;
wire   [0:0] icmp_ln35_fu_629_p2;
reg   [0:0] icmp_ln35_reg_1265;
wire  signed [15:0] sum_b_3_fu_674_p3;
reg  signed [15:0] sum_b_3_reg_1269;
wire    ap_CS_fsm_state10;
wire  signed [15:0] sum_g_3_fu_682_p3;
reg  signed [15:0] sum_g_3_reg_1276;
wire  signed [15:0] sum_r_3_fu_690_p3;
reg  signed [15:0] sum_r_3_reg_1283;
wire   [31:0] pixel_cnt_3_fu_698_p3;
reg   [31:0] pixel_cnt_3_reg_1290;
wire   [63:0] add_ln33_fu_706_p2;
wire   [0:0] icmp_ln63_fu_717_p2;
reg   [0:0] icmp_ln63_reg_1308;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln80_fu_746_p2;
reg   [0:0] icmp_ln80_reg_1327;
wire  signed [15:0] MEAN_b_fu_750_p1;
reg  signed [15:0] MEAN_b_reg_1332;
wire    ap_CS_fsm_state46;
wire   [15:0] grp_fu_733_p2;
reg   [15:0] udiv_ln66_reg_1338;
wire   [15:0] grp_fu_741_p2;
reg   [15:0] udiv_ln67_reg_1343;
wire  signed [23:0] sext_ln70_2_fu_768_p1;
wire  signed [15:0] MEAN_g_fu_772_p1;
reg  signed [15:0] MEAN_g_reg_1354;
wire    ap_CS_fsm_state47;
wire  signed [15:0] MEAN_r_fu_775_p1;
reg  signed [15:0] MEAN_r_reg_1360;
wire   [16:0] sub_ln71_fu_786_p2;
reg   [16:0] sub_ln71_reg_1366;
wire  signed [23:0] sext_ln72_2_fu_806_p1;
wire  signed [23:0] mul_ln70_1_fu_813_p2;
wire    ap_CS_fsm_state48;
wire   [23:0] grp_fu_1071_p3;
wire    ap_CS_fsm_state49;
reg  signed [15:0] CENTER_b_2_reg_163;
wire    ap_CS_fsm_state50;
wire   [0:0] and_ln80_fu_839_p2;
reg  signed [15:0] CENTER_g_2_reg_173;
reg  signed [15:0] CENTER_r_2_reg_183;
reg   [7:0] iter_numb_reg_193;
reg   [63:0] dy_1_reg_204;
wire   [0:0] icmp_ln33_fu_712_p2;
reg   [31:0] pixel_cnt_reg_214;
reg   [15:0] sum_r_reg_226;
reg   [15:0] sum_g_reg_238;
reg   [15:0] sum_b_reg_250;
reg  signed [31:0] dx_1_reg_262;
reg   [31:0] pixel_cnt_1_reg_271;
reg   [15:0] sum_r_1_reg_281;
reg   [15:0] sum_g_1_reg_291;
reg   [15:0] sum_b_1_reg_301;
reg   [15:0] CENTER_b_1_reg_311;
reg   [15:0] CENTER_g_1_reg_321;
reg   [15:0] CENTER_r_1_reg_331;
reg   [31:0] x_fu_108;
wire   [31:0] x_1_fu_845_p2;
reg   [31:0] y_fu_112;
reg   [63:0] indvar_flatten_fu_116;
wire    ap_CS_fsm_state51;
wire   [31:0] mul_ln3_fu_341_p0;
wire   [31:0] mul_ln3_fu_341_p1;
reg  signed [31:0] grp_fu_345_p0;
wire  signed [31:0] trunc_ln8_fu_586_p1;
reg  signed [31:0] grp_fu_345_p1;
wire   [8:0] conv3_i11_i_i2012_fu_351_p1;
wire  signed [8:0] dy_3_fu_355_p2;
wire   [7:0] conv3_i1961_fu_377_p0;
wire   [15:0] sd_cast_fu_373_p1;
wire   [7:0] conv3_i1961_fu_377_p1;
wire   [15:0] conv3_i1961_fu_377_p2;
wire   [7:0] conv3_i1246_fu_391_p0;
wire   [15:0] cd_cast_fu_387_p1;
wire   [7:0] conv3_i1246_fu_391_p1;
wire   [15:0] conv3_i1246_fu_391_p2;
wire   [23:0] shl_i_i_i_i_fu_397_p3;
wire   [0:0] icmp_ln17_fu_458_p2;
wire   [31:0] add_ln15_1_fu_471_p2;
wire   [7:0] tmp_fu_485_p4;
wire   [7:0] tmp_2_fu_502_p4;
wire   [7:0] trunc_ln21_fu_519_p1;
wire   [15:0] db_fu_530_p2;
wire   [15:0] dr_fu_544_p2;
wire  signed [15:0] mul_ln54_1_fu_556_p0;
wire  signed [23:0] sext_ln54_1_fu_553_p1;
wire  signed [15:0] mul_ln54_1_fu_556_p1;
wire  signed [23:0] COLOR_DIST_SQ_fu_562_p1;
wire   [23:0] grp_fu_1062_p3;
wire   [15:0] COLOR_DIST_SQ_fu_562_p4;
wire  signed [24:0] sext_ln55_fu_571_p1;
wire   [31:0] xi_fu_597_p2;
wire   [31:0] or_ln44_fu_602_p2;
wire   [22:0] tmp_1_fu_607_p4;
wire   [31:0] add_ln37_fu_634_p2;
wire   [0:0] or_ln55_fu_664_p2;
wire   [0:0] icmp_ln37_fu_638_p2;
wire   [0:0] or_ln55_1_fu_668_p2;
wire   [15:0] sum_b_2_fu_643_p2;
wire   [15:0] sum_g_2_fu_648_p2;
wire   [15:0] sum_r_2_fu_653_p2;
wire   [31:0] pixel_cnt_2_fu_658_p2;
wire  signed [31:0] grp_fu_725_p0;
wire  signed [31:0] grp_fu_733_p0;
wire  signed [31:0] grp_fu_741_p0;
wire   [15:0] grp_fu_725_p2;
wire  signed [16:0] sext_ln70_fu_754_p1;
wire  signed [16:0] sext_ln70_1_fu_758_p1;
wire   [16:0] sub_ln70_fu_762_p2;
wire  signed [16:0] sext_ln71_fu_778_p1;
wire  signed [16:0] sext_ln71_1_fu_782_p1;
wire  signed [16:0] sext_ln72_fu_792_p1;
wire  signed [16:0] sext_ln72_1_fu_796_p1;
wire   [16:0] sub_ln72_fu_800_p2;
wire  signed [16:0] mul_ln70_1_fu_813_p0;
wire  signed [23:0] sext_ln71_2_fu_810_p1;
wire  signed [16:0] mul_ln70_1_fu_813_p1;
wire  signed [23:0] THRES_HOLD_DIST_SQ_fu_819_p1;
wire   [23:0] grp_fu_1079_p3;
wire   [15:0] THRES_HOLD_DIST_SQ_fu_819_p4;
wire   [0:0] xor_ln80_fu_828_p2;
wire   [0:0] icmp_ln80_1_fu_833_p2;
wire  signed [16:0] sext_ln83_fu_863_p1;
wire   [16:0] add_ln83_fu_867_p2;
wire   [7:0] trunc_ln83_fu_891_p1;
wire   [7:0] tmp_cast_fu_873_p4;
wire   [0:0] icmp_ln83_fu_895_p2;
wire   [7:0] add_ln83_1_fu_901_p2;
wire   [0:0] tmp_3_fu_883_p3;
wire   [7:0] select_ln83_fu_907_p3;
wire  signed [16:0] sext_ln84_fu_923_p1;
wire   [16:0] add_ln84_fu_927_p2;
wire   [7:0] trunc_ln84_fu_951_p1;
wire   [7:0] tmp_2_cast_fu_933_p4;
wire  signed [16:0] sext_ln85_fu_967_p1;
wire   [16:0] add_ln85_fu_971_p2;
wire   [7:0] trunc_ln85_fu_995_p1;
wire   [7:0] tmp_4_cast_fu_977_p4;
wire   [0:0] icmp_ln85_fu_999_p2;
wire   [7:0] add_ln85_1_fu_1005_p2;
wire   [0:0] tmp_5_fu_987_p3;
wire   [7:0] select_ln85_fu_1011_p3;
wire   [0:0] icmp_ln84_fu_955_p2;
wire   [7:0] add_ln84_1_fu_961_p2;
wire   [0:0] tmp_4_fu_943_p3;
wire   [7:0] select_ln84_fu_1027_p3;
wire   [7:0] select_ln83_1_fu_915_p3;
wire   [7:0] select_ln84_1_fu_1035_p3;
wire   [7:0] select_ln85_1_fu_1019_p3;
wire  signed [15:0] grp_fu_1054_p0;
wire  signed [15:0] grp_fu_1054_p1;
wire  signed [15:0] grp_fu_1062_p0;
wire  signed [15:0] grp_fu_1062_p1;
wire  signed [16:0] grp_fu_1071_p0;
wire  signed [16:0] grp_fu_1071_p1;
wire  signed [16:0] grp_fu_1079_p0;
wire  signed [16:0] grp_fu_1079_p1;
reg   [50:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire   [63:0] mul_ln3_fu_341_p00;
wire   [63:0] mul_ln3_fu_341_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 51'd1;
end

MeanShiftFiltering_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U1(
    .din0(mul_ln3_fu_341_p0),
    .din1(mul_ln3_fu_341_p1),
    .dout(mul_ln3_fu_341_p2)
);

MeanShiftFiltering_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U2(
    .din0(grp_fu_345_p0),
    .din1(grp_fu_345_p1),
    .dout(grp_fu_345_p2)
);

MeanShiftFiltering_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U3(
    .din0(conv3_i1961_fu_377_p0),
    .din1(conv3_i1961_fu_377_p1),
    .dout(conv3_i1961_fu_377_p2)
);

MeanShiftFiltering_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U4(
    .din0(conv3_i1246_fu_391_p0),
    .din1(conv3_i1246_fu_391_p1),
    .dout(conv3_i1246_fu_391_p2)
);

MeanShiftFiltering_mul_16s_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_16s_16s_24_1_1_U5(
    .din0(mul_ln54_1_fu_556_p0),
    .din1(mul_ln54_1_fu_556_p1),
    .dout(mul_ln54_1_fu_556_p2)
);

MeanShiftFiltering_udiv_32s_32ns_16_36_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
udiv_32s_32ns_16_36_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_725_p0),
    .din1(pixel_cnt_3_reg_1290),
    .ce(1'b1),
    .dout(grp_fu_725_p2)
);

MeanShiftFiltering_udiv_32s_32ns_16_36_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
udiv_32s_32ns_16_36_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_733_p0),
    .din1(pixel_cnt_3_reg_1290),
    .ce(1'b1),
    .dout(grp_fu_733_p2)
);

MeanShiftFiltering_udiv_32s_32ns_16_36_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
udiv_32s_32ns_16_36_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_741_p0),
    .din1(pixel_cnt_3_reg_1290),
    .ce(1'b1),
    .dout(grp_fu_741_p2)
);

MeanShiftFiltering_mul_17s_17s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 24 ))
mul_17s_17s_24_1_1_U9(
    .din0(mul_ln70_1_fu_813_p0),
    .din1(mul_ln70_1_fu_813_p1),
    .dout(mul_ln70_1_fu_813_p2)
);

MeanShiftFiltering_mac_muladd_16s_16s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24s_24_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1054_p0),
    .din1(grp_fu_1054_p1),
    .din2(mul_ln54_1_fu_556_p2),
    .ce(1'b1),
    .dout(grp_fu_1054_p3)
);

MeanShiftFiltering_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1062_p0),
    .din1(grp_fu_1062_p1),
    .din2(grp_fu_1054_p3),
    .ce(1'b1),
    .dout(grp_fu_1062_p3)
);

MeanShiftFiltering_mac_muladd_17s_17s_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_17s_17s_24s_24_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1071_p0),
    .din1(grp_fu_1071_p1),
    .din2(mul_ln70_1_fu_813_p2),
    .ce(1'b1),
    .dout(grp_fu_1071_p3)
);

MeanShiftFiltering_mac_muladd_17s_17s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_17s_17s_24ns_24_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1079_p0),
    .din1(grp_fu_1079_p1),
    .din2(grp_fu_1071_p3),
    .ce(1'b1),
    .dout(grp_fu_1079_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (icmp_ln63_reg_1308 == 1'd0) & (1'd0 == and_ln80_fu_839_p2))) begin
        CENTER_b_1_reg_311 <= MEAN_b_reg_1332;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_717_p2 == 1'd1))) begin
        CENTER_b_1_reg_311 <= CENTER_b_2_reg_163;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln80_fu_839_p2) & (1'b1 == ap_CS_fsm_state50) & (icmp_ln63_reg_1308 == 1'd0))) begin
        CENTER_b_2_reg_163 <= MEAN_b_reg_1332;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_441_p2 == 1'd0))) begin
        CENTER_b_2_reg_163 <= CURRENT_b_fu_494_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (icmp_ln63_reg_1308 == 1'd0) & (1'd0 == and_ln80_fu_839_p2))) begin
        CENTER_g_1_reg_321 <= MEAN_g_reg_1354;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_717_p2 == 1'd1))) begin
        CENTER_g_1_reg_321 <= CENTER_g_2_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln80_fu_839_p2) & (1'b1 == ap_CS_fsm_state50) & (icmp_ln63_reg_1308 == 1'd0))) begin
        CENTER_g_2_reg_173 <= MEAN_g_reg_1354;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_441_p2 == 1'd0))) begin
        CENTER_g_2_reg_173 <= CURRENT_g_fu_511_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (icmp_ln63_reg_1308 == 1'd0) & (1'd0 == and_ln80_fu_839_p2))) begin
        CENTER_r_1_reg_331 <= MEAN_r_reg_1360;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_717_p2 == 1'd1))) begin
        CENTER_r_1_reg_331 <= CENTER_r_2_reg_183;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln80_fu_839_p2) & (1'b1 == ap_CS_fsm_state50) & (icmp_ln63_reg_1308 == 1'd0))) begin
        CENTER_r_2_reg_183 <= MEAN_r_reg_1360;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_441_p2 == 1'd0))) begin
        CENTER_r_2_reg_183 <= CURRENT_r_fu_522_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd1))) begin
        dx_1_reg_262 <= dx_2_reg_1260;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dx_1_reg_262 <= dy_reg_1124;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        dy_1_reg_204 <= conv_i1995_reg_1119;
    end else if (((icmp_ln33_fu_712_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd0))) begin
        dy_1_reg_204 <= add_ln33_fu_706_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_116 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state50) & ((icmp_ln63_reg_1308 == 1'd1) | (1'd0 == and_ln80_fu_839_p2)))) begin
        indvar_flatten_fu_116 <= add_ln15_reg_1164;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln80_fu_839_p2) & (1'b1 == ap_CS_fsm_state50) & (icmp_ln63_reg_1308 == 1'd0))) begin
        iter_numb_reg_193 <= iter_numb_1_reg_1234;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_441_p2 == 1'd0))) begin
        iter_numb_reg_193 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd1))) begin
        pixel_cnt_1_reg_271 <= pixel_cnt_3_fu_698_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        pixel_cnt_1_reg_271 <= pixel_cnt_reg_214;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        pixel_cnt_reg_214 <= 32'd0;
    end else if (((icmp_ln33_fu_712_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd0))) begin
        pixel_cnt_reg_214 <= pixel_cnt_3_fu_698_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd1))) begin
        sum_b_1_reg_301 <= sum_b_3_fu_674_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_b_1_reg_301 <= sum_b_reg_250;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sum_b_reg_250 <= 16'd0;
    end else if (((icmp_ln33_fu_712_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd0))) begin
        sum_b_reg_250 <= sum_b_3_fu_674_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd1))) begin
        sum_g_1_reg_291 <= sum_g_3_fu_682_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_g_1_reg_291 <= sum_g_reg_238;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sum_g_reg_238 <= 16'd0;
    end else if (((icmp_ln33_fu_712_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd0))) begin
        sum_g_reg_238 <= sum_g_3_fu_682_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd1))) begin
        sum_r_1_reg_281 <= sum_r_3_fu_690_p3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_r_1_reg_281 <= sum_r_reg_226;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sum_r_reg_226 <= 16'd0;
    end else if (((icmp_ln33_fu_712_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd0))) begin
        sum_r_reg_226 <= sum_r_3_fu_690_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_fu_108 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state50) & ((icmp_ln63_reg_1308 == 1'd1) | (1'd0 == and_ln80_fu_839_p2)))) begin
        x_fu_108 <= x_1_fu_845_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_112 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state50) & ((icmp_ln63_reg_1308 == 1'd1) | (1'd0 == and_ln80_fu_839_p2)))) begin
        y_fu_112 <= select_ln15_1_reg_1175;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_441_p2 == 1'd0))) begin
        CURRENT_b_reg_1181[15 : 8] <= CURRENT_b_fu_494_p3[15 : 8];
        CURRENT_g_reg_1188[15 : 8] <= CURRENT_g_fu_511_p3[15 : 8];
        CURRENT_r_reg_1195[15 : 8] <= CURRENT_r_fu_522_p3[15 : 8];
        select_ln15_1_reg_1175 <= select_ln15_1_fu_477_p3;
        select_ln15_reg_1169 <= select_ln15_fu_463_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        MEAN_b_reg_1332 <= MEAN_b_fu_750_p1;
        udiv_ln66_reg_1338 <= grp_fu_733_p2;
        udiv_ln67_reg_1343 <= grp_fu_741_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        MEAN_g_reg_1354 <= MEAN_g_fu_772_p1;
        MEAN_r_reg_1360 <= MEAN_r_fu_775_p1;
        sub_ln71_reg_1366 <= sub_ln71_fu_786_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln15_reg_1164 <= add_ln15_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_i1995_reg_1119 <= conv_i1995_fu_361_p1;
        conv_i_i1937_reg_1134[15 : 0] <= conv_i_i1937_fu_383_p1[15 : 0];
        conv_i_i1992_reg_1129[7 : 0] <= conv_i_i1992_fu_369_p1[7 : 0];
        dy_reg_1124 <= dy_fu_365_p1;
        mul_ln3_reg_1156 <= mul_ln3_fu_341_p2;
        shl_i_i_i_i1231_cast_reg_1139[23 : 8] <= shl_i_i_i_i1231_cast_fu_405_p1[23 : 8];
        zext_ln15_reg_1144[7 : 0] <= zext_ln15_fu_409_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dg_reg_1208 <= dg_fu_539_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        dx_2_reg_1260 <= dx_2_fu_623_p2;
        icmp_ln35_reg_1265 <= icmp_ln35_fu_629_p2;
        icmp_ln44_reg_1255 <= icmp_ln44_fu_617_p2;
        mul_ln37_reg_1250 <= grp_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        empty_35_reg_1245 <= empty_35_fu_592_p2;
        empty_reg_1240 <= grp_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln55_reg_1229 <= icmp_ln55_fu_575_p2;
        iter_numb_1_reg_1234 <= iter_numb_1_fu_580_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        icmp_ln63_reg_1308 <= icmp_ln63_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_717_p2 == 1'd0))) begin
        icmp_ln80_reg_1327 <= icmp_ln80_fu_746_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        pixel_cnt_3_reg_1290 <= pixel_cnt_3_fu_698_p3;
        sum_b_3_reg_1269 <= sum_b_3_fu_674_p3;
        sum_g_3_reg_1276 <= sum_g_3_fu_682_p3;
        sum_r_3_reg_1283 <= sum_r_3_fu_690_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_441_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_441_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_345_p0 = dx_1_reg_262;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_345_p0 = trunc_ln8_fu_586_p1;
    end else begin
        grp_fu_345_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_345_p1 = dx_1_reg_262;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_345_p1 = trunc_ln8_fu_586_p1;
    end else begin
        grp_fu_345_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        out_r_ap_vld = 1'b1;
    end else begin
        out_r_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln15_fu_441_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln33_fu_712_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((icmp_ln33_fu_712_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln35_reg_1265 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln63_fu_717_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((1'b1 == ap_CS_fsm_state50) & ((icmp_ln63_reg_1308 == 1'd1) | (1'd0 == and_ln80_fu_839_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign COLOR_DIST_SQ_fu_562_p1 = grp_fu_1062_p3;

assign COLOR_DIST_SQ_fu_562_p4 = {{COLOR_DIST_SQ_fu_562_p1[23:8]}};

assign CURRENT_b_fu_494_p3 = {{tmp_fu_485_p4}, {8'd0}};

assign CURRENT_g_fu_511_p3 = {{tmp_2_fu_502_p4}, {8'd0}};

assign CURRENT_r_fu_522_p3 = {{trunc_ln21_fu_519_p1}, {8'd0}};

assign MEAN_b_fu_750_p1 = grp_fu_725_p2[15:0];

assign MEAN_g_fu_772_p1 = udiv_ln66_reg_1338[15:0];

assign MEAN_r_fu_775_p1 = udiv_ln67_reg_1343[15:0];

assign THRES_HOLD_DIST_SQ_fu_819_p1 = grp_fu_1079_p3;

assign THRES_HOLD_DIST_SQ_fu_819_p4 = {{THRES_HOLD_DIST_SQ_fu_819_p1[23:8]}};

assign add_ln15_1_fu_471_p2 = (y_fu_112 + 32'd1);

assign add_ln15_fu_446_p2 = (indvar_flatten_fu_116 + 64'd1);

assign add_ln33_fu_706_p2 = (dy_1_reg_204 + 64'd1);

assign add_ln37_fu_634_p2 = (mul_ln37_reg_1250 + empty_reg_1240);

assign add_ln83_1_fu_901_p2 = (tmp_cast_fu_873_p4 + 8'd1);

assign add_ln83_fu_867_p2 = ($signed(sext_ln83_fu_863_p1) + $signed(17'd128));

assign add_ln84_1_fu_961_p2 = (tmp_2_cast_fu_933_p4 + 8'd1);

assign add_ln84_fu_927_p2 = ($signed(sext_ln84_fu_923_p1) + $signed(17'd128));

assign add_ln85_1_fu_1005_p2 = (tmp_4_cast_fu_977_p4 + 8'd1);

assign add_ln85_fu_971_p2 = ($signed(sext_ln85_fu_967_p1) + $signed(17'd128));

assign and_ln80_fu_839_p2 = (xor_ln80_fu_828_p2 & icmp_ln80_1_fu_833_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign cd_cast_fu_387_p1 = cd;

assign conv3_i11_i_i2012_fu_351_p1 = sd;

assign conv3_i1246_fu_391_p0 = cd_cast_fu_387_p1;

assign conv3_i1246_fu_391_p1 = cd_cast_fu_387_p1;

assign conv3_i1961_fu_377_p0 = sd_cast_fu_373_p1;

assign conv3_i1961_fu_377_p1 = sd_cast_fu_373_p1;

assign conv_i1995_fu_361_p1 = dy_3_fu_355_p2;

assign conv_i_i1937_fu_383_p1 = conv3_i1961_fu_377_p2;

assign conv_i_i1992_fu_369_p1 = sd;

assign db_fu_530_p2 = ($signed(CURRENT_b_reg_1181) - $signed(CENTER_b_2_reg_163));

assign dg_fu_539_p2 = ($signed(CURRENT_g_reg_1188) - $signed(CENTER_g_2_reg_173));

assign dr_fu_544_p2 = ($signed(CURRENT_r_reg_1195) - $signed(CENTER_r_2_reg_183));

assign dx_2_fu_623_p2 = ($signed(dx_1_reg_262) + $signed(32'd1));

assign dy_3_fu_355_p2 = (9'd0 - conv3_i11_i_i2012_fu_351_p1);

assign dy_fu_365_p1 = dy_3_fu_355_p2;

assign empty_35_fu_592_p2 = ($signed(trunc_ln8_fu_586_p1) + $signed(select_ln15_1_reg_1175));

assign grp_fu_1054_p0 = sext_ln54_fu_535_p1;

assign grp_fu_1054_p1 = sext_ln54_fu_535_p1;

assign grp_fu_1062_p0 = sext_ln54_2_fu_549_p1;

assign grp_fu_1062_p1 = sext_ln54_2_fu_549_p1;

assign grp_fu_1071_p0 = sext_ln70_2_fu_768_p1;

assign grp_fu_1071_p1 = sext_ln70_2_fu_768_p1;

assign grp_fu_1079_p0 = sext_ln72_2_fu_806_p1;

assign grp_fu_1079_p1 = sext_ln72_2_fu_806_p1;

assign grp_fu_725_p0 = sum_b_3_reg_1269;

assign grp_fu_733_p0 = sum_g_3_reg_1276;

assign grp_fu_741_p0 = sum_r_3_reg_1283;

assign icmp_ln15_fu_441_p2 = ((indvar_flatten_fu_116 == mul_ln3_reg_1156) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_458_p2 = ((x_fu_108 == ImageWidth) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_712_p2 = (($signed(dy_1_reg_204) < $signed(zext_ln15_reg_1144)) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_629_p2 = (($signed(dx_1_reg_262) < $signed(conv_i_i1992_reg_1129)) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_638_p2 = ((add_ln37_fu_634_p2 > conv_i_i1937_reg_1134) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_617_p2 = ((tmp_1_fu_607_p4 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_575_p2 = (($signed(sext_ln55_fu_571_p1) > $signed(shl_i_i_i_i1231_cast_reg_1139)) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_717_p2 = ((pixel_cnt_3_reg_1290 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_1_fu_833_p2 = (($signed(THRES_HOLD_DIST_SQ_fu_819_p4) > $signed(16'd25)) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_746_p2 = ((max_iter < iter_numb_1_reg_1234) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_895_p2 = ((trunc_ln83_fu_891_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_955_p2 = ((trunc_ln84_fu_951_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_999_p2 = ((trunc_ln85_fu_995_p1 == 8'd0) ? 1'b1 : 1'b0);

assign iter_numb_1_fu_580_p2 = (iter_numb_reg_193 + 8'd1);

assign mul_ln3_fu_341_p0 = mul_ln3_fu_341_p00;

assign mul_ln3_fu_341_p00 = ImageHeight;

assign mul_ln3_fu_341_p1 = mul_ln3_fu_341_p10;

assign mul_ln3_fu_341_p10 = ImageWidth;

assign mul_ln54_1_fu_556_p0 = sext_ln54_1_fu_553_p1;

assign mul_ln54_1_fu_556_p1 = sext_ln54_1_fu_553_p1;

assign mul_ln70_1_fu_813_p0 = sext_ln71_2_fu_810_p1;

assign mul_ln70_1_fu_813_p1 = sext_ln71_2_fu_810_p1;

assign or_ln44_fu_602_p2 = (xi_fu_597_p2 | empty_35_reg_1245);

assign or_ln55_1_fu_668_p2 = (or_ln55_fu_664_p2 | icmp_ln37_fu_638_p2);

assign or_ln55_fu_664_p2 = (icmp_ln55_reg_1229 | icmp_ln44_reg_1255);

assign out_r = {{{select_ln83_1_fu_915_p3}, {select_ln84_1_fu_1035_p3}}, {select_ln85_1_fu_1019_p3}};

assign pixel_cnt_2_fu_658_p2 = (pixel_cnt_1_reg_271 + 32'd1);

assign pixel_cnt_3_fu_698_p3 = ((or_ln55_1_fu_668_p2[0:0] == 1'b1) ? pixel_cnt_1_reg_271 : pixel_cnt_2_fu_658_p2);

assign sd_cast_fu_373_p1 = sd;

assign select_ln15_1_fu_477_p3 = ((icmp_ln17_fu_458_p2[0:0] == 1'b1) ? add_ln15_1_fu_471_p2 : y_fu_112);

assign select_ln15_fu_463_p3 = ((icmp_ln17_fu_458_p2[0:0] == 1'b1) ? 32'd0 : x_fu_108);

assign select_ln83_1_fu_915_p3 = ((tmp_3_fu_883_p3[0:0] == 1'b1) ? select_ln83_fu_907_p3 : tmp_cast_fu_873_p4);

assign select_ln83_fu_907_p3 = ((icmp_ln83_fu_895_p2[0:0] == 1'b1) ? tmp_cast_fu_873_p4 : add_ln83_1_fu_901_p2);

assign select_ln84_1_fu_1035_p3 = ((tmp_4_fu_943_p3[0:0] == 1'b1) ? select_ln84_fu_1027_p3 : tmp_2_cast_fu_933_p4);

assign select_ln84_fu_1027_p3 = ((icmp_ln84_fu_955_p2[0:0] == 1'b1) ? tmp_2_cast_fu_933_p4 : add_ln84_1_fu_961_p2);

assign select_ln85_1_fu_1019_p3 = ((tmp_5_fu_987_p3[0:0] == 1'b1) ? select_ln85_fu_1011_p3 : tmp_4_cast_fu_977_p4);

assign select_ln85_fu_1011_p3 = ((icmp_ln85_fu_999_p2[0:0] == 1'b1) ? tmp_4_cast_fu_977_p4 : add_ln85_1_fu_1005_p2);

assign sext_ln54_1_fu_553_p1 = $signed(dg_reg_1208);

assign sext_ln54_2_fu_549_p1 = $signed(dr_fu_544_p2);

assign sext_ln54_fu_535_p1 = $signed(db_fu_530_p2);

assign sext_ln55_fu_571_p1 = $signed(COLOR_DIST_SQ_fu_562_p4);

assign sext_ln70_1_fu_758_p1 = CENTER_b_2_reg_163;

assign sext_ln70_2_fu_768_p1 = $signed(sub_ln70_fu_762_p2);

assign sext_ln70_fu_754_p1 = MEAN_b_fu_750_p1;

assign sext_ln71_1_fu_782_p1 = CENTER_g_2_reg_173;

assign sext_ln71_2_fu_810_p1 = $signed(sub_ln71_reg_1366);

assign sext_ln71_fu_778_p1 = MEAN_g_fu_772_p1;

assign sext_ln72_1_fu_796_p1 = CENTER_r_2_reg_183;

assign sext_ln72_2_fu_806_p1 = $signed(sub_ln72_fu_800_p2);

assign sext_ln72_fu_792_p1 = MEAN_r_fu_775_p1;

assign sext_ln83_fu_863_p1 = $signed(CENTER_b_1_reg_311);

assign sext_ln84_fu_923_p1 = $signed(CENTER_g_1_reg_321);

assign sext_ln85_fu_967_p1 = $signed(CENTER_r_1_reg_331);

assign shl_i_i_i_i1231_cast_fu_405_p1 = shl_i_i_i_i_fu_397_p3;

assign shl_i_i_i_i_fu_397_p3 = {{conv3_i1246_fu_391_p2}, {8'd0}};

assign sub_ln70_fu_762_p2 = ($signed(sext_ln70_fu_754_p1) - $signed(sext_ln70_1_fu_758_p1));

assign sub_ln71_fu_786_p2 = ($signed(sext_ln71_fu_778_p1) - $signed(sext_ln71_1_fu_782_p1));

assign sub_ln72_fu_800_p2 = ($signed(sext_ln72_fu_792_p1) - $signed(sext_ln72_1_fu_796_p1));

assign sum_b_2_fu_643_p2 = (sum_b_1_reg_301 + CURRENT_b_reg_1181);

assign sum_b_3_fu_674_p3 = ((or_ln55_1_fu_668_p2[0:0] == 1'b1) ? sum_b_1_reg_301 : sum_b_2_fu_643_p2);

assign sum_g_2_fu_648_p2 = (sum_g_1_reg_291 + CURRENT_g_reg_1188);

assign sum_g_3_fu_682_p3 = ((or_ln55_1_fu_668_p2[0:0] == 1'b1) ? sum_g_1_reg_291 : sum_g_2_fu_648_p2);

assign sum_r_2_fu_653_p2 = (sum_r_1_reg_281 + CURRENT_r_reg_1195);

assign sum_r_3_fu_690_p3 = ((or_ln55_1_fu_668_p2[0:0] == 1'b1) ? sum_r_1_reg_281 : sum_r_2_fu_653_p2);

assign tmp_1_fu_607_p4 = {{or_ln44_fu_602_p2[31:9]}};

assign tmp_2_cast_fu_933_p4 = {{add_ln84_fu_927_p2[15:8]}};

assign tmp_2_fu_502_p4 = {{in_r[15:8]}};

assign tmp_3_fu_883_p3 = add_ln83_fu_867_p2[32'd16];

assign tmp_4_cast_fu_977_p4 = {{add_ln85_fu_971_p2[15:8]}};

assign tmp_4_fu_943_p3 = add_ln84_fu_927_p2[32'd16];

assign tmp_5_fu_987_p3 = add_ln85_fu_971_p2[32'd16];

assign tmp_cast_fu_873_p4 = {{add_ln83_fu_867_p2[15:8]}};

assign tmp_fu_485_p4 = {{in_r[23:16]}};

assign trunc_ln21_fu_519_p1 = in_r[7:0];

assign trunc_ln83_fu_891_p1 = add_ln83_fu_867_p2[7:0];

assign trunc_ln84_fu_951_p1 = add_ln84_fu_927_p2[7:0];

assign trunc_ln85_fu_995_p1 = add_ln85_fu_971_p2[7:0];

assign trunc_ln8_fu_586_p1 = dy_1_reg_204[31:0];

assign x_1_fu_845_p2 = (select_ln15_reg_1169 + 32'd1);

assign xi_fu_597_p2 = ($signed(dx_1_reg_262) + $signed(select_ln15_reg_1169));

assign xor_ln80_fu_828_p2 = (icmp_ln80_reg_1327 ^ 1'd1);

assign zext_ln15_fu_409_p1 = sd;

always @ (posedge ap_clk) begin
    conv_i_i1992_reg_1129[31:8] <= 24'b000000000000000000000000;
    conv_i_i1937_reg_1134[31:16] <= 16'b0000000000000000;
    shl_i_i_i_i1231_cast_reg_1139[7:0] <= 8'b00000000;
    shl_i_i_i_i1231_cast_reg_1139[24] <= 1'b0;
    zext_ln15_reg_1144[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    CURRENT_b_reg_1181[7:0] <= 8'b00000000;
    CURRENT_g_reg_1188[7:0] <= 8'b00000000;
    CURRENT_r_reg_1195[7:0] <= 8'b00000000;
end

endmodule //MeanShiftFiltering
