LIBRARY IEEE;
USE ieee.std_logic_1164.all;

 ENTITY logic1registros IS
		GENERIC ( max:INTEGER := 16);
		PORT(		Data_1		:IN	  STD_LOGIC_VECTOR(max-1 DOWNTO 0);
					Data_despla :IN	  STD_LOGIC_VECTOR(max-1 DOWNTO 0);
					Data_rota   :IN	  STD_LOGIC_VECTOR(max-1 DOWNTO 0);
					Data_NOT    :OUT    STD_LOGIC_VECTOR(max-1 DOWNTO 0));

END ENTITY  logic1registros;
-------------------------------------------------------------
ARCHITECTURE gatelevel OF  logic1registros IS

BEGIN 
		
		Data_suma<= NOT Data_1; 				
							
							
END ARCHITECTURE gatelevel;