/*

Copyright 2017 SuperDARN Canada

See LICENSE for details

  \file dsp.cu
  This file contains the implementation for the all the needed GPU DSP work.
*/

#include "dsp.hpp"
#include "utils/protobuf/sigprocpacket.pb.h"
#include "utils/protobuf/processeddata.pb.h"
#include "utils/shared_macros/shared_macros.hpp"
#include <iostream>
#include <cstdlib>
#include <fstream>
#include <string>
#include <sstream>
#include <cuComplex.h>
#include <chrono>
#include <thread>
#include <complex>
#include "utils/zmq_borealis_helpers/zmq_borealis_helpers.hpp"
#include "utils/signal_processing_options/signalprocessingoptions.hpp"

#include "filtering.hpp"
//TODO(keith): decide on handing gpu errors
//TODO(keith): potentially add multigpu support

//This keep postprocess local to this file.
namespace {
  /**
   * @brief      Sends an acknowledgment to the radar control and starts the timing after the
   *             RF samples have been copied.
   *
   * @param[in]  stream           CUDA stream this callback is associated with.
   * @param[in]  status           Error status of CUDA work in the stream.
   * @param[in]  processing_data  A pointer to the DSPCore associated with this CUDA stream.
   */
  void CUDART_CB initial_memcpy_callback_handler(cudaStream_t stream, cudaError_t status,
                          void *processing_data)
  {
    gpuErrchk(status);

    auto imc = [processing_data]()
    {
      auto dp = static_cast<DSPCore*>(processing_data);
      dp->send_ack();
      dp->start_decimate_timing();
      DEBUG_MSG(COLOR_RED("Finished initial memcpy handler for sequence #"
                 << dp->get_sequence_num() << ". Thread should exit here"));
    };

    std::thread start_imc(imc);
    start_imc.join();
  }


  /**
   * @brief      Drops samples contaminated by edge effects and filter roll off.
   *
   * @param      input_samples    The input samples.
   * @param      output_samples   The output samples.
   * @param      samps_per_stage  The number of output samples per stage.
   * @param      taps_per_stage   The number of filter taps per stage.
   * @param[in]  num_antennas     The number of antennas.
   * @param[in]  num_freqs        The number of freqs.
   *
   */
  void drop_bad_samples(cuComplex *input_samples, std::vector<cuComplex> &output_samples,
                        std::vector<uint32_t> &samps_per_stage,
                        std::vector<uint32_t> &taps_per_stage,
                        uint32_t num_antennas, uint32_t num_freqs)
  {
    std::vector<uint32_t> decimation_rates = {samps_per_stage[0]/samps_per_stage[1],
                                              samps_per_stage[1]/samps_per_stage[2],
                                              samps_per_stage[2]/samps_per_stage[3]};

    auto original_undropped_sample_count = samps_per_stage.back();
    auto original_samples_per_frequency = num_antennas * original_undropped_sample_count;
    auto num_bad_samples = 0;
    for (int i=0; i<3 ;i++) {
      if (num_bad_samples >= decimation_rates[i]) {
        num_bad_samples = floor(num_bad_samples/decimation_rates[i]);
      }
      else {
        num_bad_samples = 0;
      }

      num_bad_samples += floor(taps_per_stage[i]/decimation_rates[i]);
      if (taps_per_stage[i] % decimation_rates[i] > samps_per_stage[i] % decimation_rates[i]){
          num_bad_samples++;
      }
      samps_per_stage[i+1] -= num_bad_samples;
    }

    auto samples_per_frequency = samps_per_stage.back() * num_antennas;
    output_samples.resize(num_freqs * samples_per_frequency);

    for (uint32_t freq_index=0; freq_index < num_freqs; freq_index++) {
      for (int i=0; i<num_antennas; i++){
        auto dest = output_samples.data() + freq_index*samples_per_frequency + i*samps_per_stage.back();
        auto src = input_samples + freq_index*original_samples_per_frequency + i*original_undropped_sample_count;
        auto num_bytes =  sizeof(cuComplex) * samps_per_stage.back();
        memcpy(dest, src, num_bytes);
      }
    }
  }

  /**
   * @brief      Creates a data packet of processed data.
   *
   * @param      pd    A processeddata protobuf object.
   * @param      dp    A pointer to the DSPCore object with data to be extracted.
   *
   * This function extracts the processed data into a protobuf that data write can use.
   */
  void create_processed_data_packet(processeddata::ProcessedData &pd, DSPCore* dp)
  {

    std::vector<cuComplex> output_samples;

    std::vector<uint32_t> samps_per_stage = {dp->get_num_rf_samples(),
                                             dp->get_num_first_stage_samples_per_antenna(),
                                             dp->get_num_second_stage_samples_per_antenna(),
                                             dp->get_num_third_stage_samples_per_antenna()};
    std::vector<uint32_t> taps_per_stage = {dp->dsp_filters->get_num_first_stage_taps(),
                                            dp->dsp_filters->get_num_second_stage_taps(),
                                            dp->dsp_filters->get_num_third_stage_taps()};

    drop_bad_samples(dp->get_host_output_h(), output_samples, samps_per_stage, taps_per_stage,
                     dp->get_num_antennas(), dp->get_rx_freqs().size());


    // We have a lambda to extract the starting pointers of each set of output samples so that
    // we can use a consistent function to write either rf samples or stage data.
    auto make_ptrs_vec = [](cuComplex* output_p, uint32_t num_freqs, uint32_t num_antennas,
                              uint32_t num_samps_per_antenna)
    {
      auto stage_samps_per_set = num_antennas * num_samps_per_antenna;

      std::vector<std::vector<cuComplex*>> ptrs;
      for (uint32_t freq=0; freq<num_freqs; freq++) {
        std::vector<cuComplex*> stage_ptrs;
        for(uint32_t antenna=0; antenna<num_antennas; antenna++) {
          auto idx = freq * stage_samps_per_set + antenna * num_samps_per_antenna;
          stage_ptrs.push_back(output_p + idx);
        }
        ptrs.push_back(stage_ptrs);
      }

      return ptrs;
    };

    #ifdef ENGINEERING_DEBUG
      auto rf_ptrs = make_ptrs_vec(dp->get_rf_samples_h(), 1, dp->get_num_antennas(),
                            dp->get_num_rf_samples());
      auto stage_1_ptrs = make_ptrs_vec(dp->get_first_stage_output_h(), dp->get_rx_freqs().size(),
                            dp->get_num_antennas(),dp->get_num_first_stage_samples_per_antenna());

      auto stage_2_ptrs = make_ptrs_vec(dp->get_second_stage_output_h(), dp->get_rx_freqs().size(),
                            dp->get_num_antennas(),dp->get_num_second_stage_samples_per_antenna());

      auto stage_3_ptrs = make_ptrs_vec(dp->get_third_stage_output_h(), dp->get_rx_freqs().size(),
                              dp->get_num_antennas(),dp->get_num_third_stage_samples_per_antenna());
    #endif

    auto output_ptrs = make_ptrs_vec(output_samples.data(), dp->get_rx_freqs().size(),
                          dp->get_num_antennas(),
                          output_samples.size()/(dp->get_num_antennas()*dp->get_rx_freqs().size()));

    for(uint32_t dataset_num=0; dataset_num <dp->get_rx_freqs().size(); dataset_num++) {
      auto dataset = pd.add_outputdataset();
      // This lambda adds the stage data to the processed data for debug purposes.
      auto add_debug_data = [dataset,dataset_num](std::string stage_name,
                                                    std::vector<cuComplex*> &data_ptrs,
                                                    uint32_t num_antennas,
                                                    uint32_t num_samps_per_antenna)
      {
        auto debug_samples = dataset->add_debugsamples();

        debug_samples->set_stagename(stage_name);
        for (uint32_t antenna_num=0; antenna_num<num_antennas; antenna_num++){
          auto antenna_data = debug_samples->add_antennadata();
          for(uint32_t sample_num=0; sample_num<num_samps_per_antenna; sample_num++) {
            auto antenna_samp = antenna_data->add_antennasamples();
            antenna_samp->set_real(data_ptrs[antenna_num][sample_num].x);
            antenna_samp->set_imag(data_ptrs[antenna_num][sample_num].y);
          }
        }
      };


      #ifdef ENGINEERING_DEBUG
        if (dataset_num == 0) {
          add_debug_data("rf_samples",rf_ptrs[dataset_num],dp->get_num_antennas(),
                          dp->get_num_rf_samples());
        }
        add_debug_data("stage_1",stage_1_ptrs[dataset_num],dp->get_num_antennas(),
                    dp->get_num_first_stage_samples_per_antenna());
        add_debug_data("stage_2",stage_2_ptrs[dataset_num],dp->get_num_antennas(),
                    dp->get_num_second_stage_samples_per_antenna());
        add_debug_data("stage_3",stage_3_ptrs[dataset_num],dp->get_num_antennas(),
                    dp->get_num_third_stage_samples_per_antenna());
      #endif
        add_debug_data("output_samples", output_ptrs[dataset_num], dp->get_num_antennas(),
          output_samples.size()/(dp->get_num_antennas()*dp->get_rx_freqs().size()));
        DEBUG_MSG("Created dataset for sequence #" << COLOR_RED(dp->get_sequence_num()));
    }

  }

  /**
   * @brief      Spawns the postprocessing work after all work in the CUDA stream is completed.
   *
   * @param[in]  stream           CUDA stream this callback is associated with.
   * @param[in]  status           Error status of CUDA work in the stream.
   * @param[in]  processing_data  A pointer to the DSPCore associated with this CUDA stream.
   *
   * The callback itself cannot call anything CUDA related as it may deadlock. It can, however
   * spawn a new thread and then exit gracefully, allowing the thread to do the work.
   */
  void CUDART_CB postprocess(cudaStream_t stream, cudaError_t status, void *processing_data)
  {
    gpuErrchk(status);

    auto pp = [processing_data]()
    {
      auto dp = static_cast<DSPCore*>(processing_data);

      dp->stop_timing();
      dp->send_timing();


      processeddata::ProcessedData pd;

      TIMEIT_IF_TRUE_OR_DEBUG(false, "Fill + send processed data time ",
        [&]() {
          create_processed_data_packet(pd,dp);
          dp->send_processed_data(pd);
        }()
      );

      DEBUG_MSG("Cuda kernel timing: " << COLOR_GREEN(dp->get_decimate_timing()) << "ms");
      DEBUG_MSG("Complete process timing: " << COLOR_GREEN(dp->get_total_timing()) << "ms");
      auto sq_num = dp->get_sequence_num();
      delete dp;

      DEBUG_MSG(COLOR_RED("Deleted DP in postprocess for sequence #" << sq_num
                  << ". Thread should terminate here."));
    };

    std::thread start_pp(pp);
    start_pp.detach();
  }

}


/**
 * @brief      Gets the properties of each GPU in the system.
 *
 * @return     The gpu properties.
 */
std::vector<cudaDeviceProp> get_gpu_properties()
{
  std::vector<cudaDeviceProp> gpu_properties;
  int num_devices = 0;

  gpuErrchk(cudaGetDeviceCount(&num_devices));

  for(int i=0; i< num_devices; i++) {
      cudaDeviceProp properties;
      gpuErrchk(cudaGetDeviceProperties(&properties, i));
      gpu_properties.push_back(properties);
  }

  return gpu_properties;
}

/**
 * @brief      Prints the properties of each cudaDeviceProp in the vector.
 *
 * @param[in]  gpu_properties  A vector of cudaDeviceProp structs.
 *
 * More info on properties and calculations here:
 * https://devblogs.nvidia.com/parallelforall/how-query-device-properties-and-handle-errors-cuda-cc/
 */
void print_gpu_properties(std::vector<cudaDeviceProp> gpu_properties) {
  for(auto i : gpu_properties) {
    std::cout << "Device name: " << i.name << std::endl;
    std::cout << "  Max grid size x: " << i.maxGridSize[0] << std::endl;
    std::cout << "  Max grid size y: " << i.maxGridSize[1] << std::endl;
    std::cout << "  Max grid size z: " << i.maxGridSize[2] << std::endl;
    std::cout << "  Max threads per block: " << i.maxThreadsPerBlock
      << std::endl;
    std::cout << "  Max size of block dimension x: " << i.maxThreadsDim[0]
      << std::endl;
    std::cout << "  Max size of block dimension y: " << i.maxThreadsDim[1]
      << std::endl;
    std::cout << "  Max size of block dimension z: " << i.maxThreadsDim[2]
      << std::endl;
    std::cout << "  Memory Clock Rate (GHz): " << i.memoryClockRate/1e6
      << std::endl;
    std::cout << "  Memory Bus Width (bits): " << i.memoryBusWidth
      << std::endl;
    std::cout << "  Peak Memory Bandwidth (GB/s): " <<
       2.0*i.memoryClockRate*(i.memoryBusWidth/8)/1.0e6 << std::endl;
    std::cout << "  Max shared memory per block: " << i.sharedMemPerBlock
      << std::endl;
    std::cout << "  Warpsize: " << i.warpSize << std::endl;
  }
}


/**
 * @brief      Initializes the parameters needed in order to do asynchronous DSP processing.
 *
 * @param      ack_s     A pointer to the socket used for acknowledging when the transfer of RF
 *                       samples has completed.
 * @param[in]  timing_s  A pointer to the socket used for reporting GPU kernel timing.
 * @param      data_s    A pointer to the socket used for sending data to data write.
 * @param      options   A reference to the signal processing options from config.
 * @param[in]  sq_num    The pulse sequence number for which will be acknowledged.
 * @param[in]  freqs     A vector of the rx frequencies to filter.
 * @param      filters   A pointer to the object holding the filters.
 *
 * The constructor creates a new CUDA stream and initializes the timing events.
 */
DSPCore::DSPCore(zmq::socket_t *ack_s, zmq::socket_t *timing_s, zmq::socket_t *data_s,
                  SignalProcessingOptions &options, uint32_t sq_num,
                  std::vector<double> freqs, Filtering *filters)
{

  sequence_num = sq_num;
  ack_socket = ack_s;
  timing_socket = timing_s;
  data_socket = data_s;
  rx_freqs = freqs;
  sig_options = options;
  dsp_filters = filters;
  //https://devblogs.nvidia.com/parallelforall/gpu-pro-tip-cuda-7-streams-simplify-concurrency/
  gpuErrchk(cudaStreamCreate(&stream));
  gpuErrchk(cudaEventCreate(&initial_start));
  gpuErrchk(cudaEventCreate(&kernel_start));
  gpuErrchk(cudaEventCreate(&stop));
  gpuErrchk(cudaEventCreate(&mem_transfer_end));
  gpuErrchk(cudaEventRecord(initial_start, stream));

}

/**
 * @brief      Frees all associated pointers, events, and streams. Removes and deletes shared
 *             memory.
 */
DSPCore::~DSPCore()
{
  gpuErrchk(cudaFree(freqs_d));
  gpuErrchk(cudaFree(rf_samples_d));
  gpuErrchk(cudaFree(first_stage_bp_filters_d));
  gpuErrchk(cudaFree(second_stage_filter_d));
  gpuErrchk(cudaFree(third_stage_filter_d));
  gpuErrchk(cudaFree(first_stage_output_d));
  gpuErrchk(cudaFree(second_stage_output_d));
  gpuErrchk(cudaFree(third_stage_output_d));
  gpuErrchk(cudaFreeHost(host_output_h));
  #ifdef ENGINEERING_DEBUG
    gpuErrchk(cudaFreeHost(rf_samples_h))
    gpuErrchk(cudaFreeHost(first_stage_output_h));
    gpuErrchk(cudaFreeHost(second_stage_output_h));
    gpuErrchk(cudaFreeHost(third_stage_output_h));
  #endif
  gpuErrchk(cudaEventDestroy(initial_start));
  gpuErrchk(cudaEventDestroy(kernel_start));
  gpuErrchk(cudaEventDestroy(stop));
  gpuErrchk(cudaStreamDestroy(stream));


  DEBUG_MSG(COLOR_RED("Running deconstructor for sequence #" << sequence_num));

}

/**
 * @brief      Allocates device memory for the RF samples and then copies them to device.
 *
 * @param[in]  total_antennas         The total number of antennas.
 * @param[in]  num_samples_needed     The number samples needed from each antenna ringbuffer.
 * @param[in]  extra_samples          The number of extra samples needed for filter propagation.
 * @param[in]  time_zero              The time the driver began collecting samples.
 * @param[in]  start_time             The start time of the pulse sequence.
 * @param[in]  ringbuffer_size        The ringbuffer size.
 * @param[in]  first_stage_dm_rate    The first stage dm rate.
 * @param[in]  second_stage_dm_rate   The second stage dm rate.
 * @param      ringbuffer_ptrs_start  A vector of pointers to the start of each antenna ringbuffer.
 *
 * Samples are being stored in a shared memory ringbuffer. This function calculates where to index
 * into the ringbuffer for samples and copies them to the gpu.
 */
void DSPCore::allocate_and_copy_rf_samples(uint32_t total_antennas, uint32_t num_samples_needed,
                                int64_t extra_samples, double time_zero, double start_time,
                                uint64_t ringbuffer_size, uint32_t first_stage_dm_rate,
                                uint32_t second_stage_dm_rate,
                                std::vector<cuComplex*> &ringbuffer_ptrs_start)
{


  size_t rf_samples_size = total_antennas * num_samples_needed * sizeof(cuComplex);
  gpuErrchk(cudaMalloc(&rf_samples_d, rf_samples_size));

  auto sample_time_diff = start_time - time_zero;
  auto diff_sample = sample_time_diff * sig_options.get_rx_rate();
  auto start_sample = int64_t(std::fmod(diff_sample, ringbuffer_size));

  // We need to sample early to account for propagating samples through filters.
  // We cannot index using negative numbers so we have to roll back from ringbuffer size.
  if (start_sample - extra_samples < 0) {
      start_sample = ringbuffer_size - (extra_samples - start_sample);
  } else {
      start_sample -= extra_samples;
  }

  if ((start_sample + num_samples_needed) > ringbuffer_size) {
    for (int32_t i=0; i<total_antennas; i++) {
      auto first_piece = ringbuffer_size - start_sample;
      auto second_piece = num_samples_needed - first_piece;

      auto first_dest = rf_samples_d + (i*num_samples_needed);
      auto second_dest = rf_samples_d + (i*num_samples_needed) + (first_piece);

      auto first_src = ringbuffer_ptrs_start[i] + start_sample;
      auto second_src = ringbuffer_ptrs_start[i];

      gpuErrchk(cudaMemcpyAsync(first_dest, first_src, first_piece * sizeof(cuComplex),
                                 cudaMemcpyHostToDevice, stream));
      gpuErrchk(cudaMemcpyAsync(second_dest, second_src, second_piece * sizeof(cuComplex),
                                 cudaMemcpyHostToDevice, stream));
    }

  }
  else {
    for (int32_t i=0; i<total_antennas; i++) {
      auto dest = rf_samples_d + (i*num_samples_needed);
      auto src = ringbuffer_ptrs_start[i] + start_sample;

      gpuErrchk(cudaMemcpyAsync(dest, src, num_samples_needed * sizeof(cuComplex),
        cudaMemcpyHostToDevice, stream));
    }
  }


}

/**
 * @brief      Allocates device memory for the filtering frequencies and then copies them to device.
 *
 * @param      freqs      A pointer to the filtering freqs.
 * @param[in]  num_freqs  The number of freqs.
 */
void DSPCore::allocate_and_copy_frequencies(void *freqs, uint32_t num_freqs) {
  size_t freqs_size = num_freqs * sizeof(double);
  gpuErrchk(cudaMalloc(&freqs_d, freqs_size));
  gpuErrchk(cudaMemcpyAsync(freqs_d, freqs, freqs_size, cudaMemcpyHostToDevice, stream));
}

/**
 * @brief      Allocates device memory for the first stage filters and then copies them to the
 *             device.
 *
 * @param[in]  taps        A pointer to the first stage filter taps.
 * @param[in]  total_taps  The total number of taps for all filters.
 */
void DSPCore::allocate_and_copy_first_stage_filters(void *taps, uint32_t total_taps)
{
  size_t first_stage_bp_filters_size = total_taps * sizeof(cuComplex);
  gpuErrchk(cudaMalloc(&first_stage_bp_filters_d, first_stage_bp_filters_size));
  gpuErrchk(cudaMemcpyAsync(first_stage_bp_filters_d, taps,
        first_stage_bp_filters_size, cudaMemcpyHostToDevice, stream));
}

/**
 * @brief      Allocates device memory for the second stage filter and then copies it to the
 *             device.
 *
 * @param[in]  taps        A pointer to the second stage filter taps.
 * @param[in]  total_taps  The total number of taps for all filters.
 */
void DSPCore::allocate_and_copy_second_stage_filter(void *taps, uint32_t total_taps)
{
  size_t second_stage_filter_size = total_taps * sizeof(cuComplex);
  gpuErrchk(cudaMalloc(&second_stage_filter_d, second_stage_filter_size));
  gpuErrchk(cudaMemcpyAsync(second_stage_filter_d, taps,
         second_stage_filter_size, cudaMemcpyHostToDevice, stream));
}

/**
 * @brief      Allocates device memory for the third stage filter and then copies it to the
 *             device.
 *
 * @param[in]  taps        A pointer to the third stage filters.
 * @param[in]  total_taps  The total number of taps for all filters.
 */
void DSPCore::allocate_and_copy_third_stage_filter(void *taps, uint32_t total_taps)
{
  size_t third_stage_filter_size = total_taps * sizeof(cuComplex);
  gpuErrchk(cudaMalloc(&third_stage_filter_d, third_stage_filter_size));
  gpuErrchk(cudaMemcpyAsync(third_stage_filter_d, taps,
        third_stage_filter_size, cudaMemcpyHostToDevice, stream));
}

/**
 * @brief      Allocates device memory for the output of the first stage filters.
 *
 * @param[in]  num_first_stage_output_samples  The total number of output samples from first
 *                                             stage.
 */
void DSPCore::allocate_first_stage_output(uint32_t num_first_stage_output_samples)
{
  size_t first_stage_output_size = num_first_stage_output_samples * sizeof(cuComplex);
  gpuErrchk(cudaMalloc(&first_stage_output_d, first_stage_output_size));
}

/**
 * @brief      Allocates device memory for the output of the second stage filters.
 *
 * @param[in]  num_second_stage_output_samples  The total number of output samples from second
 *             stage.
 */
void DSPCore::allocate_second_stage_output(uint32_t num_second_stage_output_samples)
{
  size_t second_stage_output_size = num_second_stage_output_samples * sizeof(cuComplex);
  gpuErrchk(cudaMalloc(&second_stage_output_d, second_stage_output_size));
}

/**
 * @brief      Allocates device memory for the output of the third stage filters.
 *
 * @param[in]  num_third_stage_output_samples  The total number of output samples from third
 *                                             stage.
 */
void DSPCore::allocate_third_stage_output(uint32_t num_third_stage_output_samples)
{
  size_t third_stage_output_size = num_third_stage_output_samples * sizeof(cuComplex);
  gpuErrchk(cudaMalloc(&third_stage_output_d, third_stage_output_size));
}

/**
 * @brief      Allocates host memory for final decimated samples and copies from device to host.
 *
 * @param[in]  num_host_samples  Number of host samples to copy back from device.
 */
void DSPCore::allocate_and_copy_host_output(uint32_t num_host_samples)
{
  size_t host_output_size = num_host_samples * sizeof(cuComplex);
  gpuErrchk(cudaHostAlloc(&host_output_h, host_output_size, cudaHostAllocDefault));
  gpuErrchk(cudaMemcpyAsync(host_output_h, third_stage_output_d,
        host_output_size, cudaMemcpyDeviceToHost,stream));
}


/**
 * @brief      Allocates host memory for the first stage samples and copies from device to host.
 *
 * @param[in]  num_first_stage_output_samples  The number of first stage output samples.
 */
void DSPCore::allocate_and_copy_first_stage_host(uint32_t num_first_stage_output_samples)
{
  size_t host_output_size = num_first_stage_output_samples * sizeof(cuComplex);
  gpuErrchk(cudaHostAlloc(&first_stage_output_h, host_output_size, cudaHostAllocDefault));
  gpuErrchk(cudaMemcpyAsync(first_stage_output_h, first_stage_output_d,
        host_output_size, cudaMemcpyDeviceToHost,stream));
}

/**
 * @brief      Allocates host memory for the second stage samples and copies from device to host.
 *
 * @param[in]  num_second_stage_output_samples  The number of second stage output samples.
 */
void DSPCore::allocate_and_copy_second_stage_host(uint32_t num_second_stage_output_samples)
{
  size_t host_output_size = num_second_stage_output_samples * sizeof(cuComplex);
  gpuErrchk(cudaHostAlloc(&second_stage_output_h, host_output_size, cudaHostAllocDefault));
  gpuErrchk(cudaMemcpyAsync(second_stage_output_h, second_stage_output_d,
        host_output_size, cudaMemcpyDeviceToHost,stream));
}

/**
 * @brief      Allocates host memory for the third stage samples and copies from device to host.
 *
 * @param[in]  num_third_stage_output_samples  The number of third stage output samples.
 */
void DSPCore::allocate_and_copy_third_stage_host(uint32_t num_third_stage_output_samples)
{
  size_t host_output_size = num_third_stage_output_samples * sizeof(cuComplex);
  gpuErrchk(cudaHostAlloc(&third_stage_output_h, host_output_size, cudaHostAllocDefault));
  gpuErrchk(cudaMemcpyAsync(third_stage_output_h, third_stage_output_d,
        host_output_size, cudaMemcpyDeviceToHost,stream));
}

/**
 * @brief      Allocates host memory for rf samples and copies from device to host.
 *
 * @param[in]  num_rf_samples  The number of rf samples.
 *
 * The rf samples are originally copied directly from the ringbuffer to the device. The samples
 * are copied back to the host application into contiguous memory if further analysis of the rf
 * samples is needed.
 */
void DSPCore::allocate_and_copy_rf_from_device(uint32_t num_rf_samples)
{
  size_t rf_output_size = num_rf_samples * sizeof(cuComplex);
  gpuErrchk(cudaHostAlloc(&rf_samples_h, rf_output_size, cudaHostAllocDefault));
  gpuErrchk(cudaMemcpyAsync(rf_samples_h, rf_samples_d,
        rf_output_size, cudaMemcpyDeviceToHost,stream));
}


/**
 * @brief      Stops the timers that the constructor starts.
 */
void DSPCore::stop_timing()
{
  gpuErrchk(cudaEventRecord(stop, stream));
  gpuErrchk(cudaEventSynchronize(stop));

  gpuErrchk(cudaEventElapsedTime(&total_process_timing_ms, initial_start, stop));
  gpuErrchk(cudaEventElapsedTime(&decimate_kernel_timing_ms, kernel_start, stop));
  gpuErrchk(cudaEventElapsedTime(&mem_time_ms, initial_start, mem_transfer_end));
  DEBUG_MSG("Cuda memcpy time: " << COLOR_GREEN(mem_time_ms) << "ms");

}

/**
 * @brief      Sends the GPU kernel timing to the radar control.
 *
 * The timing here is used as a rate limiter, so that the GPU doesn't become backlogged with data.
 * If the GPU is overburdened, this will result in less averages, but the system wont crash.
 */
void DSPCore::send_timing()
{
  sigprocpacket::SigProcPacket sp;
  sp.set_kerneltime(decimate_kernel_timing_ms);
  sp.set_sequence_num(sequence_num);

  std::string s_msg_str;
  sp.SerializeToString(&s_msg_str);

  auto request = RECV_REQUEST(*timing_socket, sig_options.get_brian_dspend_identity());
  SEND_REPLY(*timing_socket, sig_options.get_brian_dspend_identity(), s_msg_str);

  DEBUG_MSG(COLOR_RED("Sent timing after processing with sequence #" << sequence_num));

}


/**
 * @brief      Add the postprocessing callback to the stream.
 *
 */
void DSPCore::cuda_postprocessing_callback(std::vector<double> freqs, uint32_t total_antennas,
                                            uint32_t num_samples_rf,
                                            uint32_t num_output_samples_per_antenna_1,
                                            uint32_t num_output_samples_per_antenna_2,
                                            uint32_t num_output_samples_per_antenna_3)
{
    #ifdef ENGINEERING_DEBUG
      auto total_rf_samples = num_samples_rf * total_antennas;
      auto total_output_samples_1 = num_output_samples_per_antenna_1 * rx_freqs.size() *
                                      total_antennas;
      auto total_output_samples_2 = num_output_samples_per_antenna_2 * rx_freqs.size() *
                                      total_antennas;
      auto total_output_samples_3 = num_output_samples_per_antenna_3 * rx_freqs.size() *
                                      total_antennas;

      allocate_and_copy_rf_from_device(total_rf_samples);
      allocate_and_copy_first_stage_host(total_output_samples_1);
      allocate_and_copy_second_stage_host(total_output_samples_2);
      allocate_and_copy_third_stage_host(total_output_samples_3);

    #endif

    rx_freqs = freqs;
    num_rf_samples = num_samples_rf;
    num_antennas = total_antennas;
    num_first_stage_samples_per_antenna = num_output_samples_per_antenna_1;
    num_second_stage_samples_per_antenna = num_output_samples_per_antenna_2;
    num_third_stage_samples_per_antenna = num_output_samples_per_antenna_3;

    gpuErrchk(cudaStreamAddCallback(stream, postprocess, this, 0));

    DEBUG_MSG(COLOR_RED("Added stream callback for sequence #" << sequence_num));
}

/**
 * @brief      Sends the acknowledgment to the radar control that the RF samples have been
 *             transfered.
 *
 * RF samples of one pulse sequence can be transfered asynchronously while samples of another are
 * being processed. This means that it is possible to start running a new pulse sequence in the
 * driver as soon as the samples are copied. The asynchronous nature means only timing constraint
 * is the time needed to run the GPU kernels for decimation.
 */
void DSPCore::send_ack()
{
  sigprocpacket::SigProcPacket sp;
  sp.set_sequence_num(sequence_num);

  std::string s_msg_str;
  sp.SerializeToString(&s_msg_str);

  auto request = RECV_REQUEST(*ack_socket, sig_options.get_brian_dspbegin_identity());
  SEND_REPLY(*ack_socket, sig_options.get_brian_dspbegin_identity(), s_msg_str);

  DEBUG_MSG(COLOR_RED("Sent ack after copy for sequence_num #" << sequence_num));
}

/**
 * @brief      Sends a processed data packet to data write.
 *
 * @param      pd    A processeddata protobuf object.
 */
void DSPCore::send_processed_data(processeddata::ProcessedData &pd)
{
  std::string p_msg_str;
  pd.SerializeToString(&p_msg_str);

  auto request = RECV_REQUEST(*data_socket, sig_options.get_dw_dsp_identity());
  SEND_REPLY(*data_socket, sig_options.get_dw_dsp_identity(), p_msg_str);

  DEBUG_MSG(COLOR_RED("Send processed data to data_write for sequence #" << sequence_num));
}


/**
 * @brief      Starts the timing before the GPU kernels execute.
 *
 */
void DSPCore::start_decimate_timing()
{
  gpuErrchk(cudaEventRecord(kernel_start, stream));
  gpuErrchk(cudaEventRecord(mem_transfer_end,stream));
}

/**
 * @brief      Adds the callback to the CUDA stream to acknowledge the RF samples have been copied.
 *
 */
void DSPCore::initial_memcpy_callback()
{
  gpuErrchk(cudaStreamAddCallback(stream, initial_memcpy_callback_handler, this, 0));
}


/**
 * @brief      Gets the device pointer to the RF samples.
 *
 * @return     The RF samples device pointer.
 */
cuComplex* DSPCore::get_rf_samples_p(){
  return rf_samples_d;
}

/**
 * @brief      Gets the host pointer to the RF samples.
 *
 * @return     The rf samples host pointer.
 */
cuComplex* DSPCore::get_rf_samples_h() {
  return rf_samples_h;
}

/**
 * @brief      Gets the device pointer to the receive frequencies.
 *
 * @return     The frequencies device pointer.
 */
double* DSPCore::get_frequencies_p() {
  return freqs_d;
}

/**
 * @brief      Gets the device pointer to the first stage bandpass filters.
 *
 * @return     The first stage bandpass filters device pointer.
 */
cuComplex* DSPCore::get_first_stage_bp_filters_p(){
  return first_stage_bp_filters_d;
}

/**
 * @brief      Gets the device pointer to the second stage filters.
 *
 * @return     The second stage filter device pointer.
 */
cuComplex* DSPCore::get_second_stage_filter_p(){
  return second_stage_filter_d;
}

/**
 * @brief      Gets the device pointer to the third stage filters.
 *
 * @return     The third stage filter device pointer.
 */
cuComplex* DSPCore::get_third_stage_filter_p(){
  return third_stage_filter_d;
}

/**
 * @brief      Gets the device pointer to output of the first stage decimation.
 *
 * @return     The first stage output device pointer.
 */
cuComplex* DSPCore::get_first_stage_output_p(){
  return first_stage_output_d;
}

/**
 * @brief      Gets the device pointer to output of the second stage decimation.
 *
 * @return     The second stage output device pointer.
 */
cuComplex* DSPCore::get_second_stage_output_p(){
  return second_stage_output_d;
}

/**
 * @brief      Gets the device pointer to output of the third stage decimation.
 *
 * @return     The third stage output device pointer.
 */
cuComplex* DSPCore::get_third_stage_output_p(){
  return third_stage_output_d;
}

/**
 * @brief      Gets the host pointer to the output samples.
 *
 * @return     The host output pointer.
 */
cuComplex* DSPCore::get_host_output_h() {
  return host_output_h;
}

/**
 * @brief      Get the vector of host side frequencies.
 *
 * @return     The receive freqs vector.
 */
std::vector<double> DSPCore::get_rx_freqs()
{
  return rx_freqs;
}
/**
 * @brief      Gets the CUDA stream this DSPCore's work is associated to.
 *
 * @return     The CUDA stream.
 */
cudaStream_t DSPCore::get_cuda_stream(){
  return stream;
}

/**
 * @brief      Gets the total GPU process timing in milliseconds.
 *
 * @return     The total process timing.
 */
float DSPCore::get_total_timing()
{
  return total_process_timing_ms;
}

/**
 * @brief      Gets the total decimation timing in milliseconds.
 *
 * @return     The decimation timing.
 */
float DSPCore::get_decimate_timing()
{
  return decimate_kernel_timing_ms;
}

/**
 * @brief      Gets the host pointer for first stage output.
 *
 * @return     The first stage output host pointer.
 */
cuComplex* DSPCore::get_first_stage_output_h()
{
  return first_stage_output_h;
}

/**
 * @brief      Gets the host pointer for the second stage output.
 *
 * @return     The second stage output host pointer.
 */
cuComplex* DSPCore::get_second_stage_output_h()
{
  return second_stage_output_h;
}

/**
 * @brief      Gets the host pointer for the third stage output.
 *
 * @return     The third stage output host pointer.
 */
cuComplex* DSPCore::get_third_stage_output_h()
{
  return third_stage_output_h;
}

/**
 * @brief      Gets the number of antennas.
 *
 * @return     The number of antennas.
 */
uint32_t DSPCore::get_num_antennas()
{
  return num_antennas;
}

/**
 * @brief      Gets the number of rf samples.
 *
 * @return     The number of rf samples.
 */
uint32_t DSPCore::get_num_rf_samples()
{
  return num_rf_samples;
}

/**
 * @brief      Gets the number first stage samples per antenna.
 *
 * @return     The number first stage samples per antenna.
 */
uint32_t DSPCore::get_num_first_stage_samples_per_antenna()
{
  return num_first_stage_samples_per_antenna;
}

/**
 * @brief      Gets the number second stage samples per antenna.
 *
 * @return     The number second stage samples per antenna.
 */
uint32_t DSPCore::get_num_second_stage_samples_per_antenna()
{
  return num_second_stage_samples_per_antenna;
}

/**
 * @brief      Gets the number third stage samples per antenna.
 *
 * @return     The number third stage samples per antenna.
 */
uint32_t DSPCore::get_num_third_stage_samples_per_antenna()
{
  return num_third_stage_samples_per_antenna;
}

/**
 * @brief      Gets the sequence number.
 *
 * @return     The sequence number.
 */
uint32_t DSPCore::get_sequence_num()
{
  return sequence_num;
}



