// Seed: 147556949
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output wor id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    output wire id_12,
    input supply0 id_13,
    input wor id_14,
    output supply1 id_15
);
  assign id_3 = 1;
  wire id_17;
  ;
  logic id_18;
  ;
  wire  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply0 id_2
);
  assign id_0 = id_2;
  assign id_0 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_11 = 0;
  logic id_4;
  ;
  assign id_4 = 1 || 1;
  assign id_4 = -1;
  wire id_5;
endmodule
