// Seed: 1642059660
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
  logic [-1 : 1] id_2;
  wire id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0  id_0,
    input uwire id_1,
    input wire  id_2,
    input uwire id_3
);
  wire ["" : -1] id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0  id_0,
    input  tri   id_1,
    input  uwire id_2
);
  parameter id_4 = 1;
  parameter id_5 = id_4;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    inout supply0 id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7
    , id_13,
    output uwire id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11
);
  wire  id_14;
  logic id_15 = -1;
  wire  id_16;
  module_0 modCall_1 ();
endmodule
