# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name input1_0_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_0_V \
    op interface \
    ports { input1_0_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name input1_1_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_1_V \
    op interface \
    ports { input1_1_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name input1_2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_2_V \
    op interface \
    ports { input1_2_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name input1_3_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_3_V \
    op interface \
    ports { input1_3_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name input1_4_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_4_V \
    op interface \
    ports { input1_4_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name input1_5_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_5_V \
    op interface \
    ports { input1_5_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name input1_6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_6_V \
    op interface \
    ports { input1_6_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name input1_7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_7_V \
    op interface \
    ports { input1_7_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name input1_8_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_8_V \
    op interface \
    ports { input1_8_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name input1_9_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_9_V \
    op interface \
    ports { input1_9_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name input1_10_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_10_V \
    op interface \
    ports { input1_10_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name input1_11_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_11_V \
    op interface \
    ports { input1_11_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name input1_12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_12_V \
    op interface \
    ports { input1_12_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name input1_13_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_13_V \
    op interface \
    ports { input1_13_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name input1_14_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_14_V \
    op interface \
    ports { input1_14_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name input1_15_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_15_V \
    op interface \
    ports { input1_15_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name input1_16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_16_V \
    op interface \
    ports { input1_16_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name input1_17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_17_V \
    op interface \
    ports { input1_17_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name input1_18_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_18_V \
    op interface \
    ports { input1_18_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name input1_19_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_19_V \
    op interface \
    ports { input1_19_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name input1_20_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_20_V \
    op interface \
    ports { input1_20_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name input1_21_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_21_V \
    op interface \
    ports { input1_21_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name input1_22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_22_V \
    op interface \
    ports { input1_22_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name input1_23_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_23_V \
    op interface \
    ports { input1_23_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name input1_24_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_24_V \
    op interface \
    ports { input1_24_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name input1_25_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_25_V \
    op interface \
    ports { input1_25_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name input1_26_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_26_V \
    op interface \
    ports { input1_26_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name input1_27_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_27_V \
    op interface \
    ports { input1_27_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name input1_28_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input1_28_V \
    op interface \
    ports { input1_28_V { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name layer12_out_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer12_out_0_V \
    op interface \
    ports { layer12_out_0_V { O 8 vector } layer12_out_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name layer12_out_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer12_out_1_V \
    op interface \
    ports { layer12_out_1_V { O 8 vector } layer12_out_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name const_size_in_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_const_size_in_1 \
    op interface \
    ports { const_size_in_1 { O 16 vector } const_size_in_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name const_size_out_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_const_size_out_1 \
    op interface \
    ports { const_size_out_1 { O 16 vector } const_size_out_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


