Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24405_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.02    1.99 v _21982_/ZN (NAND2_X1)
   0.04    2.03 ^ _21986_/ZN (NOR2_X1)
   0.04    2.08 ^ _21990_/ZN (AND2_X1)
   0.02    2.10 v _21995_/ZN (NAND2_X1)
   0.04    2.13 ^ _21999_/ZN (NOR2_X1)
   0.05    2.18 ^ _22000_/ZN (AND2_X1)
   0.06    2.24 ^ _22008_/ZN (AND3_X1)
   0.04    2.28 ^ _22013_/ZN (XNOR2_X1)
   0.01    2.29 v _22014_/ZN (OAI21_X1)
   0.06    2.35 v _22015_/Z (MUX2_X1)
   0.00    2.35 v _24405_/D (DFF_X1)
           2.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24405_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.35   data arrival time
---------------------------------------------------------
           1.61   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24406_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.02    1.99 v _21982_/ZN (NAND2_X1)
   0.04    2.03 ^ _21986_/ZN (NOR2_X1)
   0.04    2.08 ^ _21990_/ZN (AND2_X1)
   0.02    2.10 v _21995_/ZN (NAND2_X1)
   0.04    2.13 ^ _21999_/ZN (NOR2_X1)
   0.05    2.18 ^ _22000_/ZN (AND2_X1)
   0.06    2.24 ^ _22008_/ZN (AND3_X1)
   0.02    2.25 v _22017_/ZN (NAND2_X1)
   0.04    2.29 v _22018_/ZN (XNOR2_X1)
   0.03    2.32 ^ _22019_/ZN (AOI21_X1)
   0.02    2.34 v _22020_/ZN (AOI21_X1)
   0.00    2.34 v _24406_/D (DFF_X1)
           2.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24406_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.34   data arrival time
---------------------------------------------------------
           1.62   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24404_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.02    1.99 v _21982_/ZN (NAND2_X1)
   0.04    2.03 ^ _21986_/ZN (NOR2_X1)
   0.04    2.08 ^ _21990_/ZN (AND2_X1)
   0.02    2.10 v _21995_/ZN (NAND2_X1)
   0.04    2.13 ^ _21999_/ZN (NOR2_X1)
   0.05    2.18 ^ _22000_/ZN (AND2_X1)
   0.06    2.24 ^ _22008_/ZN (AND3_X1)
   0.01    2.25 v _22011_/ZN (OAI21_X1)
   0.06    2.31 v _22012_/Z (MUX2_X1)
   0.00    2.31 v _24404_/D (DFF_X1)
           2.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24404_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.31   data arrival time
---------------------------------------------------------
           1.65   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24403_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.02    1.99 v _21982_/ZN (NAND2_X1)
   0.04    2.03 ^ _21986_/ZN (NOR2_X1)
   0.04    2.08 ^ _21990_/ZN (AND2_X1)
   0.02    2.10 v _21995_/ZN (NAND2_X1)
   0.04    2.13 ^ _21999_/ZN (NOR2_X1)
   0.05    2.18 ^ _22000_/ZN (AND2_X1)
   0.05    2.23 ^ _22005_/Z (XOR2_X1)
   0.02    2.24 v _22006_/ZN (AOI21_X1)
   0.02    2.27 ^ _22007_/ZN (AOI21_X1)
   0.00    2.27 ^ _24403_/D (DFF_X1)
           2.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24403_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.27   data arrival time
---------------------------------------------------------
           1.70   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24402_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.02    1.99 v _21982_/ZN (NAND2_X1)
   0.04    2.03 ^ _21986_/ZN (NOR2_X1)
   0.04    2.08 ^ _21990_/ZN (AND2_X1)
   0.02    2.10 v _21995_/ZN (NAND2_X1)
   0.04    2.13 ^ _21999_/ZN (NOR2_X1)
   0.05    2.18 ^ _22000_/ZN (AND2_X1)
   0.01    2.19 v _22002_/ZN (OAI21_X1)
   0.06    2.25 v _22003_/Z (MUX2_X1)
   0.00    2.25 v _24402_/D (DFF_X1)
           2.25   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24402_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.25   data arrival time
---------------------------------------------------------
           1.71   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24401_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.02    1.99 v _21982_/ZN (NAND2_X1)
   0.04    2.03 ^ _21986_/ZN (NOR2_X1)
   0.04    2.08 ^ _21990_/ZN (AND2_X1)
   0.02    2.10 v _21995_/ZN (NAND2_X1)
   0.03    2.13 ^ _21996_/ZN (XNOR2_X1)
   0.01    2.14 v _21997_/ZN (OAI21_X1)
   0.06    2.20 v _21998_/Z (MUX2_X1)
   0.00    2.20 v _24401_/D (DFF_X1)
           2.20   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24401_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.20   data arrival time
---------------------------------------------------------
           1.76   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24400_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.02    1.99 v _21982_/ZN (NAND2_X1)
   0.04    2.03 ^ _21986_/ZN (NOR2_X1)
   0.04    2.08 ^ _21990_/ZN (AND2_X1)
   0.04    2.12 ^ _21991_/ZN (XNOR2_X1)
   0.01    2.13 v _21992_/ZN (OAI21_X1)
   0.06    2.19 v _21993_/Z (MUX2_X1)
   0.00    2.19 v _24400_/D (DFF_X1)
           2.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24400_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.19   data arrival time
---------------------------------------------------------
           1.77   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24399_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.02    1.99 v _21982_/ZN (NAND2_X1)
   0.04    2.03 ^ _21986_/ZN (NOR2_X1)
   0.04    2.07 ^ _21987_/ZN (XNOR2_X1)
   0.01    2.09 v _21988_/ZN (OAI21_X1)
   0.06    2.15 v _21989_/Z (MUX2_X1)
   0.00    2.15 v _24399_/D (DFF_X1)
           2.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24399_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.15   data arrival time
---------------------------------------------------------
           1.81   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24398_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.02    1.99 v _21982_/ZN (NAND2_X1)
   0.03    2.03 ^ _21983_/ZN (XNOR2_X1)
   0.01    2.04 v _21984_/ZN (OAI21_X1)
   0.06    2.10 v _21985_/Z (MUX2_X1)
   0.00    2.10 v _24398_/D (DFF_X1)
           2.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24398_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.10   data arrival time
---------------------------------------------------------
           1.86   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24397_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.04    1.97 ^ _21977_/ZN (AND2_X1)
   0.04    2.01 ^ _21978_/ZN (XNOR2_X1)
   0.01    2.03 v _21979_/ZN (OAI21_X1)
   0.06    2.08 v _21980_/Z (MUX2_X1)
   0.00    2.08 v _24397_/D (DFF_X1)
           2.08   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24397_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.08   data arrival time
---------------------------------------------------------
           1.88   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24396_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.04    1.93 ^ _21973_/ZN (NOR2_X1)
   0.05    1.98 ^ _21974_/Z (XOR2_X1)
   0.02    1.99 v _21975_/ZN (AOI21_X1)
   0.02    2.02 ^ _21976_/ZN (AOI21_X1)
   0.00    2.02 ^ _24396_/D (DFF_X1)
           2.02   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24396_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -2.02   data arrival time
---------------------------------------------------------
           1.95   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24395_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.02    1.89 v _21968_/ZN (NAND2_X1)
   0.03    1.92 ^ _21969_/ZN (XNOR2_X1)
   0.01    1.94 v _21970_/ZN (OAI21_X1)
   0.06    2.00 v _21971_/Z (MUX2_X1)
   0.00    2.00 v _24395_/D (DFF_X1)
           2.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24395_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -2.00   data arrival time
---------------------------------------------------------
           1.96   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24394_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.04    1.87 ^ _21963_/ZN (AND2_X1)
   0.04    1.91 ^ _21964_/ZN (XNOR2_X1)
   0.01    1.92 v _21965_/ZN (OAI21_X1)
   0.06    1.98 v _21966_/Z (MUX2_X1)
   0.00    1.98 v _24394_/D (DFF_X1)
           1.98   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24394_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.98   data arrival time
---------------------------------------------------------
           1.98   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24392_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.01    1.79 v _21955_/ZN (AOI21_X1)
   0.08    1.87 v _21956_/ZN (OR3_X1)
   0.03    1.90 v _21957_/ZN (AND2_X1)
   0.02    1.92 ^ _21958_/ZN (AOI21_X1)
   0.00    1.92 ^ _24392_/D (DFF_X1)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24392_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.92   data arrival time
---------------------------------------------------------
           2.04   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24393_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.83 ^ _21954_/ZN (AND3_X1)
   0.05    1.88 ^ _21960_/Z (XOR2_X1)
   0.02    1.89 v _21961_/ZN (AOI21_X1)
   0.02    1.92 ^ _21962_/ZN (AOI21_X1)
   0.00    1.92 ^ _24393_/D (DFF_X1)
           1.92   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24393_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.92   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24194_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.04    1.64 ^ _21317_/ZN (AND2_X1)
   0.06    1.70 ^ _21319_/ZN (AND3_X1)
   0.05    1.75 ^ _21325_/ZN (AND3_X1)
   0.02    1.77 v _21327_/ZN (NAND2_X1)
   0.05    1.82 ^ _21329_/ZN (NOR2_X1)
   0.03    1.85 v _21333_/ZN (NAND3_X1)
   0.06    1.91 v _21334_/Z (XOR2_X1)
   0.00    1.91 v _24194_/D (DFF_X1)
           1.91   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24194_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.91   data arrival time
---------------------------------------------------------
           2.05   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24193_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.04    1.64 ^ _21317_/ZN (AND2_X1)
   0.06    1.70 ^ _21319_/ZN (AND3_X1)
   0.05    1.75 ^ _21325_/ZN (AND3_X1)
   0.02    1.77 v _21327_/ZN (NAND2_X1)
   0.05    1.82 ^ _21329_/ZN (NOR2_X1)
   0.02    1.84 v _21331_/ZN (NAND2_X1)
   0.04    1.88 v _21332_/ZN (XNOR2_X1)
   0.00    1.88 v _24193_/D (DFF_X1)
           1.88   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24193_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.88   data arrival time
---------------------------------------------------------
           2.08   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24192_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.04    1.64 ^ _21317_/ZN (AND2_X1)
   0.06    1.70 ^ _21319_/ZN (AND3_X1)
   0.05    1.75 ^ _21325_/ZN (AND3_X1)
   0.02    1.77 v _21327_/ZN (NAND2_X1)
   0.05    1.82 ^ _21329_/ZN (NOR2_X1)
   0.05    1.87 ^ _21330_/Z (XOR2_X1)
   0.00    1.87 ^ _24192_/D (DFF_X1)
           1.87   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24192_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.87   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24391_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.05    1.82 ^ _21950_/Z (XOR2_X1)
   0.02    1.84 v _21951_/ZN (AOI21_X1)
   0.02    1.86 ^ _21952_/ZN (AOI21_X1)
   0.00    1.86 ^ _24391_/D (DFF_X1)
           1.86   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24391_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.86   data arrival time
---------------------------------------------------------
           2.10   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24390_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.05    1.78 ^ _21945_/ZN (AND2_X1)
   0.01    1.79 v _21947_/ZN (OAI21_X1)
   0.06    1.85 v _21948_/Z (MUX2_X1)
   0.00    1.85 v _24390_/D (DFF_X1)
           1.85   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24390_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.85   data arrival time
---------------------------------------------------------
           2.11   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24191_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.04    1.64 ^ _21317_/ZN (AND2_X1)
   0.06    1.70 ^ _21319_/ZN (AND3_X1)
   0.05    1.75 ^ _21325_/ZN (AND3_X1)
   0.02    1.77 v _21327_/ZN (NAND2_X1)
   0.06    1.83 v _21328_/Z (XOR2_X1)
   0.00    1.83 v _24191_/D (DFF_X1)
           1.83   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24191_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.83   data arrival time
---------------------------------------------------------
           2.13   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24388_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.05    1.72 ^ _21936_/ZN (XNOR2_X1)
   0.01    1.73 v _21937_/ZN (OAI21_X1)
   0.06    1.79 v _21938_/Z (MUX2_X1)
   0.00    1.79 v _24388_/D (DFF_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24388_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24389_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.06    1.73 ^ _21940_/ZN (AND3_X1)
   0.01    1.74 v _21941_/ZN (NOR3_X1)
   0.03    1.77 ^ _21942_/ZN (OAI21_X1)
   0.02    1.79 v _21944_/ZN (OAI21_X1)
   0.00    1.79 v _24389_/D (DFF_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24389_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24190_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.04    1.64 ^ _21317_/ZN (AND2_X1)
   0.06    1.70 ^ _21319_/ZN (AND3_X1)
   0.05    1.75 ^ _21325_/ZN (AND3_X1)
   0.04    1.79 ^ _21326_/Z (XOR2_X1)
   0.00    1.79 ^ _24190_/D (DFF_X1)
           1.79   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24190_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.79   data arrival time
---------------------------------------------------------
           2.17   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24745_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23158_/Z (MUX2_X1)
   0.00    1.78 v _24745_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24745_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24746_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23160_/Z (MUX2_X1)
   0.00    1.78 v _24746_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24746_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24747_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23162_/Z (MUX2_X1)
   0.00    1.78 v _24747_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24747_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24748_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23164_/Z (MUX2_X1)
   0.00    1.78 v _24748_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24748_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24749_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23166_/Z (MUX2_X1)
   0.00    1.78 v _24749_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24749_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24750_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23168_/Z (MUX2_X1)
   0.00    1.78 v _24750_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24750_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24751_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23170_/Z (MUX2_X1)
   0.00    1.78 v _24751_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24751_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24752_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23172_/Z (MUX2_X1)
   0.00    1.78 v _24752_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24752_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24753_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23174_/Z (MUX2_X1)
   0.00    1.78 v _24753_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24753_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24754_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23157_/Z (BUF_X4)
   0.04    1.78 v _23176_/Z (MUX2_X1)
   0.00    1.78 v _24754_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24754_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24778_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23232_/Z (MUX2_X1)
   0.00    1.78 v _24778_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24778_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24779_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23234_/Z (MUX2_X1)
   0.00    1.78 v _24779_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24779_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24780_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23236_/Z (MUX2_X1)
   0.00    1.78 v _24780_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24780_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24781_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23238_/Z (MUX2_X1)
   0.00    1.78 v _24781_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24781_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24782_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23240_/Z (MUX2_X1)
   0.00    1.78 v _24782_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24782_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24783_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23242_/Z (MUX2_X1)
   0.00    1.78 v _24783_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24783_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24784_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23244_/Z (MUX2_X1)
   0.00    1.78 v _24784_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24784_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24785_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23246_/Z (MUX2_X1)
   0.00    1.78 v _24785_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24785_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24786_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23248_/Z (MUX2_X1)
   0.00    1.78 v _24786_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24786_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24787_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23231_/Z (BUF_X4)
   0.04    1.78 v _23250_/Z (MUX2_X1)
   0.00    1.78 v _24787_/D (DFF_X1)
           1.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24787_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.78   data arrival time
---------------------------------------------------------
           2.18   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24755_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23180_/Z (MUX2_X1)
   0.00    1.77 v _24755_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24755_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24756_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23182_/Z (MUX2_X1)
   0.00    1.77 v _24756_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24756_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24757_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23184_/Z (MUX2_X1)
   0.00    1.77 v _24757_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24757_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24758_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23186_/Z (MUX2_X1)
   0.00    1.77 v _24758_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24758_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24759_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23188_/Z (MUX2_X1)
   0.00    1.77 v _24759_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24759_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24760_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23190_/Z (MUX2_X1)
   0.00    1.77 v _24760_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24760_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24761_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23192_/Z (MUX2_X1)
   0.00    1.77 v _24761_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24761_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24762_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23194_/Z (MUX2_X1)
   0.00    1.77 v _24762_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24762_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24763_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23196_/Z (MUX2_X1)
   0.00    1.77 v _24763_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24763_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24764_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23179_/Z (BUF_X8)
   0.04    1.77 v _23198_/Z (MUX2_X1)
   0.00    1.77 v _24764_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24764_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24765_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23202_/Z (MUX2_X1)
   0.00    1.77 v _24765_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24765_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24766_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23204_/Z (MUX2_X1)
   0.00    1.77 v _24766_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24766_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24767_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23206_/Z (MUX2_X1)
   0.00    1.77 v _24767_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24767_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24768_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23208_/Z (MUX2_X1)
   0.00    1.77 v _24768_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24768_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24769_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23210_/Z (MUX2_X1)
   0.00    1.77 v _24769_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24769_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24770_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23212_/Z (MUX2_X1)
   0.00    1.77 v _24770_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24770_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24771_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23214_/Z (MUX2_X1)
   0.00    1.77 v _24771_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24771_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24772_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23216_/Z (MUX2_X1)
   0.00    1.77 v _24772_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24772_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24773_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23218_/Z (MUX2_X1)
   0.00    1.77 v _24773_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24773_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24774_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.03    1.73 v _23201_/Z (BUF_X8)
   0.04    1.77 v _23220_/Z (MUX2_X1)
   0.00    1.77 v _24774_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24774_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24788_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23253_/Z (MUX2_X1)
   0.00    1.77 v _24788_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24788_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24789_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23255_/Z (MUX2_X1)
   0.00    1.77 v _24789_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24789_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24790_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23257_/Z (MUX2_X1)
   0.00    1.77 v _24790_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24790_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24791_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23259_/Z (MUX2_X1)
   0.00    1.77 v _24791_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24791_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24792_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23261_/Z (MUX2_X1)
   0.00    1.77 v _24792_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24792_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24793_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23263_/Z (MUX2_X1)
   0.00    1.77 v _24793_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24793_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24794_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23265_/Z (MUX2_X1)
   0.00    1.77 v _24794_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24794_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24795_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23268_/Z (MUX2_X1)
   0.00    1.77 v _24795_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24795_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24796_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23270_/Z (MUX2_X1)
   0.00    1.77 v _24796_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24796_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24797_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23252_/Z (BUF_X8)
   0.04    1.77 v _23272_/Z (MUX2_X1)
   0.00    1.77 v _24797_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24797_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24798_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23275_/Z (MUX2_X1)
   0.00    1.77 v _24798_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24798_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24799_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23277_/Z (MUX2_X1)
   0.00    1.77 v _24799_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24799_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24800_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23279_/Z (MUX2_X1)
   0.00    1.77 v _24800_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24800_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24801_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23281_/Z (MUX2_X1)
   0.00    1.77 v _24801_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24801_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24802_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23283_/Z (MUX2_X1)
   0.00    1.77 v _24802_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24802_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24803_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23285_/Z (MUX2_X1)
   0.00    1.77 v _24803_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24803_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24804_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23287_/Z (MUX2_X1)
   0.00    1.77 v _24804_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24804_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24805_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23289_/Z (MUX2_X1)
   0.00    1.77 v _24805_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24805_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24806_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23291_/Z (MUX2_X1)
   0.00    1.77 v _24806_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24806_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24807_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.03    1.73 v _23274_/Z (BUF_X8)
   0.04    1.77 v _23293_/Z (MUX2_X1)
   0.00    1.77 v _24807_/D (DFF_X1)
           1.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24807_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.77   data arrival time
---------------------------------------------------------
           2.19   slack (MET)


Startpoint: instr_rdata_i[26] (input port clocked by clk_i)
Endpoint: _24662_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[26] (in)
   0.06    1.26 v _23416_/Z (MUX2_X1)
   0.08    1.34 v _23417_/Z (MUX2_X1)
   0.09    1.43 ^ _23418_/ZN (NOR4_X1)
   0.07    1.51 ^ _23505_/ZN (AND2_X1)
   0.03    1.53 v _23506_/ZN (NOR2_X1)
   0.04    1.57 ^ _23654_/ZN (NAND2_X1)
   0.02    1.59 v _23655_/ZN (NAND2_X1)
   0.02    1.61 ^ _23675_/ZN (INV_X1)
   0.03    1.64 v _23677_/ZN (OAI211_X1)
   0.04    1.68 ^ _23678_/ZN (AOI22_X1)
   0.02    1.70 v _23680_/ZN (OAI221_X1)
   0.06    1.76 v _23681_/Z (MUX2_X1)
   0.00    1.76 v _24662_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24662_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: instr_rdata_i[21] (input port clocked by clk_i)
Endpoint: _24661_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[21] (in)
   0.06    1.26 v _23385_/Z (MUX2_X1)
   0.08    1.34 v _23386_/Z (MUX2_X1)
   0.03    1.37 ^ _23387_/ZN (INV_X1)
   0.02    1.40 v _23388_/ZN (NAND2_X1)
   0.13    1.53 ^ _23508_/ZN (NOR4_X1)
   0.03    1.56 v _23629_/ZN (NOR2_X1)
   0.10    1.66 ^ _23665_/ZN (NOR4_X1)
   0.02    1.68 v _23666_/ZN (NOR4_X1)
   0.04    1.72 ^ _23667_/ZN (OAI22_X1)
   0.02    1.74 v _23668_/ZN (OAI21_X1)
   0.02    1.76 ^ _23669_/ZN (OAI221_X1)
   0.00    1.76 ^ _24661_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24661_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24189_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.04    1.64 ^ _21317_/ZN (AND2_X1)
   0.06    1.70 ^ _21319_/ZN (AND3_X1)
   0.02    1.72 v _21323_/ZN (NAND2_X1)
   0.04    1.76 v _21324_/ZN (XNOR2_X1)
   0.00    1.76 v _24189_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24189_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23855_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23323_/Z (MUX2_X1)
   0.00    1.76 v _23855_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23855_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23856_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23324_/Z (MUX2_X1)
   0.00    1.76 v _23856_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23856_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23857_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23325_/Z (MUX2_X1)
   0.00    1.76 v _23857_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23857_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23858_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23326_/Z (MUX2_X1)
   0.00    1.76 v _23858_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23858_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23859_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23327_/Z (MUX2_X1)
   0.00    1.76 v _23859_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23859_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23860_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23328_/Z (MUX2_X1)
   0.00    1.76 v _23860_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23860_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23861_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23329_/Z (MUX2_X1)
   0.00    1.76 v _23861_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23861_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23862_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23330_/Z (MUX2_X1)
   0.00    1.76 v _23862_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23862_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23863_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23331_/Z (MUX2_X1)
   0.00    1.76 v _23863_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23863_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23864_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.07    1.69 ^ _23322_/Z (BUF_X1)
   0.06    1.76 v _23332_/Z (MUX2_X1)
   0.00    1.76 v _23864_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23864_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.20   slack (MET)


Startpoint: instr_rdata_i[21] (input port clocked by clk_i)
Endpoint: _24663_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[21] (in)
   0.06    1.26 v _23385_/Z (MUX2_X1)
   0.08    1.34 v _23386_/Z (MUX2_X1)
   0.03    1.37 ^ _23387_/ZN (INV_X1)
   0.02    1.40 v _23388_/ZN (NAND2_X1)
   0.13    1.53 ^ _23508_/ZN (NOR4_X1)
   0.03    1.56 v _23629_/ZN (NOR2_X1)
   0.10    1.66 ^ _23665_/ZN (NOR4_X1)
   0.02    1.68 v _23684_/ZN (AOI221_X1)
   0.04    1.72 ^ _23685_/ZN (OAI22_X1)
   0.04    1.76 ^ _23686_/Z (MUX2_X1)
   0.00    1.76 ^ _24663_/D (DFF_X1)
           1.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24663_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.76   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24775_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.05    1.75 v _23222_/Z (MUX2_X1)
   0.00    1.75 v _24775_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24775_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24776_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.05    1.75 v _23224_/Z (MUX2_X1)
   0.00    1.75 v _24776_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24776_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24777_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23156_/Z (MUX2_X2)
   0.05    1.75 v _23226_/Z (MUX2_X1)
   0.00    1.75 v _24777_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24777_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24808_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.05    1.75 v _23295_/Z (MUX2_X1)
   0.00    1.75 v _24808_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24808_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24809_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.05    1.75 v _23297_/Z (MUX2_X1)
   0.00    1.75 v _24809_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24809_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24810_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.10    1.70 v _23230_/Z (MUX2_X2)
   0.05    1.75 v _23299_/Z (MUX2_X1)
   0.00    1.75 v _24810_/D (DFF_X1)
           1.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24810_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.75   data arrival time
---------------------------------------------------------
           2.21   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24381_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.05    1.68 ^ _21901_/Z (BUF_X2)
   0.06    1.74 v _21902_/Z (MUX2_X1)
   0.00    1.74 v _24381_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24381_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24384_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.05    1.68 ^ _21901_/Z (BUF_X2)
   0.06    1.74 v _21918_/Z (MUX2_X1)
   0.00    1.74 v _24384_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24384_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24385_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.05    1.68 ^ _21901_/Z (BUF_X2)
   0.06    1.74 v _21923_/Z (MUX2_X1)
   0.00    1.74 v _24385_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24385_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24386_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.05    1.68 ^ _21901_/Z (BUF_X2)
   0.06    1.74 v _21927_/Z (MUX2_X1)
   0.00    1.74 v _24386_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24386_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24377_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.05    1.68 ^ _21870_/Z (BUF_X2)
   0.06    1.74 v _21882_/Z (MUX2_X1)
   0.00    1.74 v _24377_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24377_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24378_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.05    1.68 ^ _21870_/Z (BUF_X2)
   0.06    1.74 v _21887_/Z (MUX2_X1)
   0.00    1.74 v _24378_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24378_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24379_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.05    1.68 ^ _21870_/Z (BUF_X2)
   0.06    1.74 v _21891_/Z (MUX2_X1)
   0.00    1.74 v _24379_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24379_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: instr_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24671_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[15] (in)
   0.06    1.26 v _23349_/Z (MUX2_X1)
   0.03    1.29 v _23400_/ZN (AND2_X1)
   0.11    1.40 ^ _23401_/ZN (AOI21_X1)
   0.03    1.43 v _23402_/ZN (NOR2_X1)
   0.05    1.47 ^ _23516_/ZN (NAND2_X1)
   0.02    1.50 v _23517_/ZN (NOR2_X1)
   0.04    1.53 ^ _23662_/ZN (AOI21_X1)
   0.04    1.57 v _23752_/ZN (NAND3_X1)
   0.08    1.66 ^ _23776_/ZN (AOI221_X1)
   0.02    1.68 v _23779_/ZN (OAI21_X1)
   0.06    1.74 v _23780_/Z (MUX2_X1)
   0.00    1.74 v _24671_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24671_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24188_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.04    1.64 ^ _21317_/ZN (AND2_X1)
   0.06    1.70 ^ _21319_/ZN (AND3_X1)
   0.04    1.74 ^ _21322_/Z (XOR2_X1)
   0.00    1.74 ^ _24188_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24188_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: instr_rdata_i[21] (input port clocked by clk_i)
Endpoint: _24664_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[21] (in)
   0.06    1.26 v _23385_/Z (MUX2_X1)
   0.08    1.34 v _23386_/Z (MUX2_X1)
   0.03    1.37 ^ _23387_/ZN (INV_X1)
   0.02    1.40 v _23388_/ZN (NAND2_X1)
   0.13    1.53 ^ _23508_/ZN (NOR4_X1)
   0.04    1.57 v _23557_/ZN (NAND3_X1)
   0.03    1.61 ^ _23687_/ZN (AOI21_X1)
   0.02    1.62 v _23690_/ZN (AOI211_X1)
   0.03    1.65 ^ _23691_/ZN (AOI21_X1)
   0.02    1.67 v _23698_/ZN (OAI22_X1)
   0.03    1.71 v _23700_/ZN (AND3_X1)
   0.04    1.74 ^ _23701_/ZN (AOI21_X1)
   0.00    1.74 ^ _24664_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24664_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.22   slack (MET)


Startpoint: instr_err_i (input port clocked by clk_i)
Endpoint: _24387_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_err_i (in)
   0.04    1.24 ^ _15949_/Z (MUX2_X1)
   0.03    1.27 ^ _15967_/ZN (OR2_X1)
   0.03    1.30 v _15970_/ZN (AOI21_X1)
   0.06    1.36 ^ _21883_/ZN (NOR2_X1)
   0.03    1.39 v _21893_/ZN (NAND3_X1)
   0.05    1.44 ^ _21898_/ZN (NOR2_X1)
   0.04    1.48 v _21905_/ZN (NAND3_X1)
   0.05    1.53 ^ _21915_/ZN (NOR2_X1)
   0.04    1.57 v _21920_/ZN (NAND3_X1)
   0.10    1.67 ^ _21929_/ZN (NOR3_X1)
   0.01    1.68 v _21932_/ZN (NOR3_X1)
   0.03    1.71 ^ _21934_/ZN (OAI21_X1)
   0.02    1.73 v _21935_/ZN (OAI21_X1)
   0.00    1.73 v _24387_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24387_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24627_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23464_/Z (MUX2_X1)
   0.00    1.73 v _24627_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24627_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23865_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23334_/Z (MUX2_X1)
   0.00    1.73 v _23865_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23865_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24635_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23477_/Z (MUX2_X1)
   0.00    1.73 v _24635_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24635_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24658_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23486_/Z (BUF_X2)
   0.06    1.73 v _23624_/Z (MUX2_X1)
   0.00    1.73 v _24658_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24658_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23866_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23335_/Z (MUX2_X1)
   0.00    1.73 v _23866_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23866_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23867_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23336_/Z (MUX2_X1)
   0.00    1.73 v _23867_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23867_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23868_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23337_/Z (MUX2_X1)
   0.00    1.73 v _23868_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23868_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23869_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23338_/Z (MUX2_X1)
   0.00    1.73 v _23869_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23869_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23870_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23339_/Z (MUX2_X1)
   0.00    1.73 v _23870_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23870_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23871_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23340_/Z (MUX2_X1)
   0.00    1.73 v _23871_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23871_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23872_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23341_/Z (MUX2_X1)
   0.00    1.73 v _23872_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23872_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23873_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23342_/Z (MUX2_X1)
   0.00    1.73 v _23873_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23873_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23874_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23333_/Z (BUF_X2)
   0.06    1.73 v _23343_/Z (MUX2_X1)
   0.00    1.73 v _23874_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23874_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23875_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23345_/Z (MUX2_X1)
   0.00    1.73 v _23875_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23875_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23876_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23346_/Z (MUX2_X1)
   0.00    1.73 v _23876_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23876_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23877_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23347_/Z (MUX2_X1)
   0.00    1.73 v _23877_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23877_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23878_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23348_/Z (MUX2_X1)
   0.00    1.73 v _23878_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23878_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24624_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23449_/Z (MUX2_X1)
   0.00    1.73 v _24624_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24624_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24628_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23465_/Z (MUX2_X1)
   0.00    1.73 v _24628_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24628_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24630_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23469_/Z (MUX2_X1)
   0.00    1.73 v _24630_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24630_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24631_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23470_/Z (MUX2_X1)
   0.00    1.73 v _24631_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24631_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24632_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23344_/Z (BUF_X2)
   0.06    1.73 v _23471_/Z (MUX2_X1)
   0.00    1.73 v _24632_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24632_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24633_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23473_/Z (MUX2_X1)
   0.00    1.73 v _24633_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24633_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24634_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23475_/Z (MUX2_X1)
   0.00    1.73 v _24634_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24634_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24636_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23478_/Z (MUX2_X1)
   0.00    1.73 v _24636_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24636_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24637_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23479_/Z (MUX2_X1)
   0.00    1.73 v _24637_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24637_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24638_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23480_/Z (MUX2_X1)
   0.00    1.73 v _24638_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24638_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24639_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23481_/Z (MUX2_X1)
   0.00    1.73 v _24639_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24639_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24640_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23482_/Z (MUX2_X1)
   0.00    1.73 v _24640_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24640_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24641_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23483_/Z (MUX2_X1)
   0.00    1.73 v _24641_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24641_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24642_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23472_/Z (BUF_X2)
   0.06    1.73 v _23484_/Z (MUX2_X1)
   0.00    1.73 v _24642_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24642_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24643_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23486_/Z (BUF_X2)
   0.06    1.73 v _23487_/Z (MUX2_X1)
   0.00    1.73 v _24643_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24643_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24646_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23486_/Z (BUF_X2)
   0.06    1.73 v _23521_/Z (MUX2_X1)
   0.00    1.73 v _24646_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24646_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24650_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23486_/Z (BUF_X2)
   0.06    1.73 v _23554_/Z (MUX2_X1)
   0.00    1.73 v _24650_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24650_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24652_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23486_/Z (BUF_X2)
   0.06    1.73 v _23581_/Z (MUX2_X1)
   0.00    1.73 v _24652_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24652_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24654_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23486_/Z (BUF_X2)
   0.06    1.73 v _23593_/Z (MUX2_X1)
   0.00    1.73 v _24654_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24654_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24655_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23486_/Z (BUF_X2)
   0.06    1.73 v _23602_/Z (MUX2_X1)
   0.00    1.73 v _24655_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24655_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24659_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23486_/Z (BUF_X2)
   0.06    1.73 v _23636_/Z (MUX2_X1)
   0.00    1.73 v _24659_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24659_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24666_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23723_/Z (BUF_X2)
   0.06    1.73 v _23724_/Z (MUX2_X1)
   0.00    1.73 v _24666_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24666_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24669_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23723_/Z (BUF_X2)
   0.06    1.73 v _23763_/Z (MUX2_X1)
   0.00    1.73 v _24669_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24669_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24670_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23723_/Z (BUF_X2)
   0.06    1.73 v _23772_/Z (MUX2_X1)
   0.00    1.73 v _24670_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24670_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24672_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23723_/Z (BUF_X2)
   0.06    1.73 v _23788_/Z (MUX2_X1)
   0.00    1.73 v _24672_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24672_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24673_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23723_/Z (BUF_X2)
   0.06    1.73 v _23795_/Z (MUX2_X1)
   0.00    1.73 v _24673_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24673_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24675_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23723_/Z (BUF_X2)
   0.06    1.73 v _23809_/Z (MUX2_X1)
   0.00    1.73 v _24675_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24675_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24677_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23723_/Z (BUF_X2)
   0.06    1.73 v _23810_/Z (MUX2_X1)
   0.00    1.73 v _24677_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24677_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24678_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23723_/Z (BUF_X2)
   0.06    1.73 v _23811_/Z (MUX2_X1)
   0.00    1.73 v _24678_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24678_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24679_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.05    1.67 ^ _23723_/Z (BUF_X2)
   0.06    1.73 v _23812_/Z (MUX2_X1)
   0.00    1.73 v _24679_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24679_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: instr_rdata_i[13] (input port clocked by clk_i)
Endpoint: _24651_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_rdata_i[13] (in)
   0.06    1.26 v _23352_/Z (MUX2_X1)
   0.03    1.29 v _23353_/ZN (AND2_X1)
   0.08    1.38 ^ _23355_/ZN (AOI21_X1)
   0.05    1.43 v _23360_/ZN (NAND2_X1)
   0.06    1.48 ^ _23498_/ZN (NOR2_X1)
   0.06    1.55 ^ _23556_/Z (BUF_X1)
   0.03    1.58 v _23558_/ZN (OAI211_X1)
   0.05    1.63 ^ _23559_/ZN (OAI22_X1)
   0.03    1.66 v _23561_/ZN (OAI211_X1)
   0.04    1.70 v _23570_/ZN (AND4_X1)
   0.04    1.74 ^ _23571_/ZN (AOI21_X1)
   0.00    1.74 ^ _24651_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24651_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24376_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.05    1.68 ^ _21870_/Z (BUF_X2)
   0.03    1.71 v _21875_/ZN (OAI211_X1)
   0.02    1.74 ^ _21878_/ZN (OAI21_X1)
   0.00    1.74 ^ _24376_/D (DFF_X1)
           1.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24376_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.74   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23848_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23314_/Z (BUF_X2)
   0.06    1.73 v _23315_/Z (MUX2_X1)
   0.00    1.73 v _23848_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23848_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23849_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23314_/Z (BUF_X2)
   0.06    1.73 v _23316_/Z (MUX2_X1)
   0.00    1.73 v _23849_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23849_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23850_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23314_/Z (BUF_X2)
   0.06    1.73 v _23317_/Z (MUX2_X1)
   0.00    1.73 v _23850_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23850_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23851_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23314_/Z (BUF_X2)
   0.06    1.73 v _23318_/Z (MUX2_X1)
   0.00    1.73 v _23851_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23851_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23852_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23314_/Z (BUF_X2)
   0.06    1.73 v _23319_/Z (MUX2_X1)
   0.00    1.73 v _23852_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23852_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23853_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23314_/Z (BUF_X2)
   0.06    1.73 v _23320_/Z (MUX2_X1)
   0.00    1.73 v _23853_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23853_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23854_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23314_/Z (BUF_X2)
   0.06    1.73 v _23321_/Z (MUX2_X1)
   0.00    1.73 v _23854_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23854_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24626_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.03    1.65 ^ _15964_/Z (BUF_X4)
   0.04    1.69 ^ _23457_/Z (BUF_X2)
   0.02    1.71 v _23461_/ZN (NAND3_X1)
   0.02    1.73 ^ _23462_/ZN (OAI21_X1)
   0.00    1.73 ^ _24626_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24626_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24680_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.06    1.73 v _23813_/Z (MUX2_X1)
   0.00    1.73 v _24680_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24680_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24681_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.06    1.73 v _23814_/Z (MUX2_X1)
   0.00    1.73 v _24681_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24681_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24382_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.05    1.68 ^ _21903_/Z (BUF_X2)
   0.01    1.69 v _21904_/ZN (NOR2_X1)
   0.04    1.73 ^ _21909_/ZN (AOI21_X1)
   0.00    1.73 ^ _24382_/D (DFF_X1)
           1.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24382_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.73   data arrival time
---------------------------------------------------------
           2.23   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24660_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.03    1.65 ^ _15964_/Z (BUF_X4)
   0.04    1.69 ^ _23457_/Z (BUF_X2)
   0.03    1.72 v _23653_/ZN (OAI221_X1)
   0.00    1.72 v _24660_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24660_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24649_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.03    1.65 ^ _15964_/Z (BUF_X4)
   0.05    1.70 ^ _23547_/ZN (AND4_X1)
   0.02    1.72 v _23549_/ZN (OAI22_X1)
   0.00    1.72 v _24649_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24649_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24380_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.07    1.70 ^ _21876_/Z (BUF_X1)
   0.02    1.72 v _21897_/ZN (OAI21_X1)
   0.00    1.72 v _24380_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24380_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24383_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.08    1.63 ^ _21869_/ZN (OAI21_X1)
   0.07    1.70 ^ _21876_/Z (BUF_X1)
   0.02    1.72 v _21914_/ZN (OAI21_X1)
   0.00    1.72 v _24383_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24383_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24656_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.03    1.65 ^ _15964_/Z (BUF_X4)
   0.05    1.70 ^ _23609_/ZN (AND4_X1)
   0.01    1.71 v _23610_/ZN (AOI21_X1)
   0.00    1.71 v _24656_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24656_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24648_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.03    1.65 ^ _15964_/Z (BUF_X4)
   0.05    1.70 ^ _23537_/ZN (AND4_X1)
   0.01    1.71 v _23538_/ZN (AOI21_X1)
   0.00    1.71 v _24648_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24648_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24653_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.03    1.65 ^ _15964_/Z (BUF_X4)
   0.05    1.70 ^ _23588_/ZN (AND4_X1)
   0.01    1.71 v _23589_/ZN (AOI21_X1)
   0.00    1.71 v _24653_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24653_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.24   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24668_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.01    1.68 v _23735_/ZN (NOR2_X1)
   0.04    1.72 ^ _23749_/ZN (AOI21_X1)
   0.00    1.72 ^ _24668_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24668_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24647_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.01    1.68 v _23522_/ZN (NOR2_X1)
   0.04    1.72 ^ _23528_/ZN (AOI21_X1)
   0.00    1.72 ^ _24647_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24647_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24674_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.01    1.68 v _23796_/ZN (NOR2_X1)
   0.04    1.72 ^ _23804_/ZN (AOI21_X1)
   0.00    1.72 ^ _24674_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24674_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24667_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.01    1.68 v _23725_/ZN (NOR2_X1)
   0.04    1.72 ^ _23734_/ZN (AOI21_X1)
   0.00    1.72 ^ _24667_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24667_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24625_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.01    1.68 v _23451_/ZN (NOR2_X1)
   0.04    1.72 ^ _23458_/ZN (AOI21_X1)
   0.00    1.72 ^ _24625_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24625_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24644_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.01    1.68 v _23488_/ZN (NOR2_X1)
   0.04    1.72 ^ _23492_/ZN (AOI21_X1)
   0.00    1.72 ^ _24644_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24644_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24645_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.01    1.68 v _23493_/ZN (NOR2_X1)
   0.04    1.72 ^ _23501_/ZN (AOI21_X1)
   0.00    1.72 ^ _24645_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24645_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24657_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.04    1.67 ^ _23450_/Z (BUF_X2)
   0.01    1.68 v _23611_/ZN (NOR2_X1)
   0.04    1.72 ^ _23619_/ZN (AOI21_X1)
   0.00    1.72 ^ _24657_/D (DFF_X1)
           1.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24657_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.72   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24623_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.03    1.65 ^ _15964_/Z (BUF_X4)
   0.02    1.67 v _15965_/ZN (INV_X1)
   0.04    1.71 ^ _15966_/ZN (OAI22_X1)
   0.00    1.71 ^ _24623_/D (DFFR_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24623_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24187_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.04    1.64 ^ _21317_/ZN (AND2_X1)
   0.06    1.70 ^ _21319_/ZN (AND3_X1)
   0.01    1.71 v _21321_/ZN (NOR2_X1)
   0.00    1.71 v _24187_/D (DFF_X1)
           1.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24187_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.71   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24665_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.03    1.65 ^ _15964_/Z (BUF_X4)
   0.04    1.69 ^ _23711_/ZN (AND3_X1)
   0.01    1.70 v _23712_/ZN (AOI21_X1)
   0.00    1.70 v _24665_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24665_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.25   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24629_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.58 ^ _15962_/ZN (NOR2_X1)
   0.04    1.63 ^ _15963_/Z (BUF_X2)
   0.03    1.65 ^ _15964_/Z (BUF_X4)
   0.02    1.67 v _15965_/ZN (INV_X1)
   0.02    1.70 ^ _23468_/ZN (AOI21_X1)
   0.00    1.70 ^ _24629_/D (DFF_X1)
           1.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24629_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.70   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24811_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.06    1.66 v _15981_/Z (MUX2_X1)
   0.03    1.69 v _15982_/ZN (AND2_X1)
   0.00    1.69 v _24811_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24811_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.27   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24812_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.06    1.66 v _15984_/Z (MUX2_X1)
   0.03    1.69 ^ _15985_/ZN (NOR2_X1)
   0.00    1.69 ^ _24812_/D (DFFR_X1)
           1.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24812_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.69   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24186_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.04    1.64 ^ _21317_/ZN (AND2_X1)
   0.04    1.68 ^ _21318_/Z (XOR2_X1)
   0.00    1.68 ^ _24186_/D (DFF_X1)
           1.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24186_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.68   data arrival time
---------------------------------------------------------
           2.28   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24185_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.04    1.59 ^ _21315_/ZN (NOR2_X1)
   0.05    1.64 ^ _21316_/Z (XOR2_X1)
   0.00    1.64 ^ _24185_/D (DFF_X1)
           1.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24185_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.64   data arrival time
---------------------------------------------------------
           2.33   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24813_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.05    1.60 ^ _15971_/ZN (NOR3_X4)
   0.01    1.61 v _15976_/ZN (NOR3_X1)
   0.00    1.61 v _24813_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24813_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23994_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.05    1.60 ^ _19672_/ZN (AOI22_X1)
   0.01    1.61 v _19673_/ZN (NAND2_X1)
   0.00    1.61 v _23994_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23994_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24184_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.02    1.56 v _21313_/ZN (NAND2_X1)
   0.06    1.61 v _21314_/Z (XOR2_X1)
   0.00    1.61 v _24184_/D (DFF_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24184_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24002_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.03    1.58 ^ _20344_/ZN (OAI21_X1)
   0.03    1.61 v _20415_/ZN (OAI211_X1)
   0.00    1.61 v _24002_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24002_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23995_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.03    1.58 ^ _19678_/ZN (OAI21_X1)
   0.03    1.61 v _19780_/ZN (OAI211_X1)
   0.00    1.61 v _23995_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23995_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24001_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.03    1.58 ^ _20268_/ZN (OAI21_X1)
   0.03    1.61 v _20340_/ZN (OAI211_X1)
   0.00    1.61 v _24001_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24001_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23993_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.03    1.58 ^ _19448_/ZN (OAI21_X1)
   0.03    1.61 v _19562_/ZN (OAI211_X1)
   0.00    1.61 v _23993_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23993_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.35   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24609_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 v _15945_/ZN (OAI211_X4)
   0.03    1.59 ^ _23063_/ZN (AOI21_X1)
   0.03    1.61 ^ _23064_/ZN (OR2_X1)
   0.00    1.61 ^ _24609_/D (DFFR_X1)
           1.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24609_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.61   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24000_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.03    1.58 ^ _20261_/ZN (OAI21_X1)
   0.02    1.60 v _20263_/ZN (NAND3_X1)
   0.00    1.60 v _24000_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24000_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23990_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.03    1.58 ^ _19204_/ZN (OAI21_X1)
   0.02    1.60 v _19205_/ZN (NAND3_X1)
   0.00    1.60 v _23990_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23990_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23999_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.03    1.58 ^ _20097_/ZN (OAI21_X1)
   0.02    1.60 v _20184_/ZN (NAND3_X1)
   0.00    1.60 v _23999_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23999_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24003_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.03    1.58 ^ _20419_/ZN (OAI21_X1)
   0.02    1.60 v _20491_/ZN (NAND3_X1)
   0.00    1.60 v _24003_/D (DFFR_X1)
           1.60   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24003_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.60   data arrival time
---------------------------------------------------------
           2.36   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _23991_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.07    1.55 v _19199_/Z (CLKBUF_X1)
   0.03    1.58 ^ _19209_/ZN (OAI21_X1)
   0.01    1.59 v _19324_/ZN (NAND2_X1)
   0.00    1.59 v _23991_/D (DFFR_X1)
           1.59   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23991_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.59   data arrival time
---------------------------------------------------------
           2.37   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23986_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.07    1.52 v _18043_/Z (CLKBUF_X1)
   0.03    1.55 ^ _18593_/ZN (NAND2_X1)
   0.03    1.58 v _18706_/ZN (OAI211_X1)
   0.00    1.58 v _23986_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23986_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23988_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.07    1.52 v _18043_/Z (CLKBUF_X1)
   0.03    1.55 ^ _18933_/ZN (NAND2_X1)
   0.03    1.58 v _18944_/ZN (OAI211_X1)
   0.00    1.58 v _23988_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23988_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23980_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.07    1.52 v _18043_/Z (CLKBUF_X1)
   0.03    1.55 ^ _18044_/ZN (NAND2_X1)
   0.03    1.58 v _18121_/ZN (OAI211_X1)
   0.00    1.58 v _23980_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23980_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23992_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.07    1.52 v _18043_/Z (CLKBUF_X1)
   0.03    1.55 ^ _19325_/ZN (NAND2_X1)
   0.03    1.58 v _19444_/ZN (OAI211_X1)
   0.00    1.58 v _23992_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23992_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23996_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.07    1.52 v _18043_/Z (CLKBUF_X1)
   0.03    1.55 ^ _19781_/ZN (NAND2_X1)
   0.03    1.58 v _19884_/ZN (OAI211_X1)
   0.00    1.58 v _23996_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23996_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23998_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.07    1.52 v _18043_/Z (CLKBUF_X1)
   0.03    1.55 ^ _19993_/ZN (NAND2_X1)
   0.03    1.58 v _20092_/ZN (OAI211_X1)
   0.00    1.58 v _23998_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23998_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23997_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.07    1.52 v _18043_/Z (CLKBUF_X1)
   0.03    1.55 ^ _19885_/ZN (NAND2_X1)
   0.03    1.58 v _19992_/ZN (OAI211_X1)
   0.00    1.58 v _23997_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23997_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23989_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.07    1.52 v _18043_/Z (CLKBUF_X1)
   0.03    1.55 ^ _18945_/ZN (NAND2_X1)
   0.03    1.58 v _19068_/ZN (OAI211_X1)
   0.00    1.58 v _23989_/D (DFFR_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23989_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.38   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24183_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 ^ _21311_/ZN (NOR2_X1)
   0.05    1.58 ^ _21312_/Z (XOR2_X1)
   0.00    1.58 ^ _24183_/D (DFF_X1)
           1.58   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24183_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.58   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24568_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 v _15892_/ZN (AND2_X1)
   0.08    1.51 ^ _15932_/ZN (AOI211_X2)
   0.04    1.55 ^ _15933_/ZN (OR3_X1)
   0.01    1.57 v _15935_/ZN (AOI21_X1)
   0.00    1.57 v _24568_/D (DFFR_X1)
           1.57   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24568_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.57   data arrival time
---------------------------------------------------------
           2.39   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23890_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16682_/Z (MUX2_X1)
   0.00    1.56 v _23890_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23890_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23891_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16699_/Z (MUX2_X1)
   0.00    1.56 v _23891_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23891_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23894_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16757_/Z (MUX2_X1)
   0.00    1.56 v _23894_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23894_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23895_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16762_/Z (MUX2_X1)
   0.00    1.56 v _23895_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23895_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23897_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16786_/Z (MUX2_X1)
   0.00    1.56 v _23897_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23897_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23898_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16790_/Z (MUX2_X1)
   0.00    1.56 v _23898_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23898_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23899_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16808_/Z (MUX2_X1)
   0.00    1.56 v _23899_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23899_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23900_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16830_/Z (MUX2_X1)
   0.00    1.56 v _23900_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23900_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23901_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16849_/Z (MUX2_X1)
   0.00    1.56 v _23901_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23901_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23902_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16681_/Z (BUF_X2)
   0.06    1.56 v _16869_/Z (MUX2_X1)
   0.00    1.56 v _23902_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23902_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23903_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _16888_/Z (MUX2_X1)
   0.00    1.56 v _23903_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23903_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23904_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _16892_/Z (MUX2_X1)
   0.00    1.56 v _23904_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23904_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23905_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _16913_/Z (MUX2_X1)
   0.00    1.56 v _23905_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23905_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23906_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _16934_/Z (MUX2_X1)
   0.00    1.56 v _23906_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23906_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23907_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _16951_/Z (MUX2_X1)
   0.00    1.56 v _23907_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23907_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23908_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _16970_/Z (MUX2_X1)
   0.00    1.56 v _23908_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23908_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23909_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _16987_/Z (MUX2_X1)
   0.00    1.56 v _23909_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23909_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23910_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _17007_/Z (MUX2_X1)
   0.00    1.56 v _23910_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23910_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23911_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _17025_/Z (MUX2_X1)
   0.00    1.56 v _23911_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23911_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23912_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16887_/Z (BUF_X2)
   0.06    1.56 v _17043_/Z (MUX2_X1)
   0.00    1.56 v _23912_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23912_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23883_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16526_/Z (BUF_X2)
   0.06    1.56 v _16527_/Z (MUX2_X1)
   0.00    1.56 v _23883_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23883_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23884_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16526_/Z (BUF_X2)
   0.06    1.56 v _16541_/Z (MUX2_X1)
   0.00    1.56 v _23884_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23884_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23885_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16526_/Z (BUF_X2)
   0.06    1.56 v _16580_/Z (MUX2_X1)
   0.00    1.56 v _23885_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23885_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23886_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16526_/Z (BUF_X2)
   0.06    1.56 v _16605_/Z (MUX2_X1)
   0.00    1.56 v _23886_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23886_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23887_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16526_/Z (BUF_X2)
   0.06    1.56 v _16622_/Z (MUX2_X1)
   0.00    1.56 v _23887_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23887_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23888_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.05    1.50 ^ _16526_/Z (BUF_X2)
   0.06    1.56 v _16641_/Z (MUX2_X1)
   0.00    1.56 v _23888_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23888_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23985_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _17539_/Z (BUF_X1)
   0.05    1.55 ^ _18591_/ZN (AOI211_X1)
   0.01    1.56 v _18592_/ZN (INV_X1)
   0.00    1.56 v _23985_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23985_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23983_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _16101_/Z (BUF_X1)
   0.05    1.55 ^ _18389_/ZN (AOI211_X1)
   0.01    1.56 v _18390_/ZN (INV_X1)
   0.00    1.56 v _23983_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23983_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24311_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21709_/Z (MUX2_X1)
   0.00    1.56 v _24311_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24311_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24313_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21719_/Z (MUX2_X1)
   0.00    1.56 v _24313_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24313_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24314_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21723_/Z (MUX2_X1)
   0.00    1.56 v _24314_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24314_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24315_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21727_/Z (MUX2_X1)
   0.00    1.56 v _24315_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24315_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24316_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21733_/Z (MUX2_X1)
   0.00    1.56 v _24316_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24316_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24317_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21737_/Z (MUX2_X1)
   0.00    1.56 v _24317_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24317_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24318_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21741_/Z (MUX2_X1)
   0.00    1.56 v _24318_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24318_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24319_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21747_/Z (MUX2_X1)
   0.00    1.56 v _24319_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24319_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24320_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21751_/Z (MUX2_X1)
   0.00    1.56 v _24320_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24320_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24321_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21708_/Z (BUF_X2)
   0.06    1.56 v _21755_/Z (MUX2_X1)
   0.00    1.56 v _24321_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24321_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24322_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21762_/Z (MUX2_X1)
   0.00    1.56 v _24322_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24322_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24323_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21766_/Z (MUX2_X1)
   0.00    1.56 v _24323_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24323_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24325_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21777_/Z (MUX2_X1)
   0.00    1.56 v _24325_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24325_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24326_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21781_/Z (MUX2_X1)
   0.00    1.56 v _24326_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24326_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24327_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21785_/Z (MUX2_X1)
   0.00    1.56 v _24327_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24327_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24328_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21791_/Z (MUX2_X1)
   0.00    1.56 v _24328_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24328_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24329_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21795_/Z (MUX2_X1)
   0.00    1.56 v _24329_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24329_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24330_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21801_/Z (MUX2_X1)
   0.00    1.56 v _24330_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24330_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24331_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21805_/Z (MUX2_X1)
   0.00    1.56 v _24331_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24331_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24332_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21761_/Z (BUF_X2)
   0.06    1.56 v _21809_/Z (MUX2_X1)
   0.00    1.56 v _24332_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24332_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24303_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21671_/Z (BUF_X2)
   0.06    1.56 v _21672_/Z (MUX2_X1)
   0.00    1.56 v _24303_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24303_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24304_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21671_/Z (BUF_X2)
   0.06    1.56 v _21675_/Z (MUX2_X1)
   0.00    1.56 v _24304_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24304_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24305_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21671_/Z (BUF_X2)
   0.06    1.56 v _21681_/Z (MUX2_X1)
   0.00    1.56 v _24305_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24305_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24306_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21671_/Z (BUF_X2)
   0.06    1.56 v _21686_/Z (MUX2_X1)
   0.00    1.56 v _24306_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24306_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24307_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21671_/Z (BUF_X2)
   0.06    1.56 v _21690_/Z (MUX2_X1)
   0.00    1.56 v _24307_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24307_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24308_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21671_/Z (BUF_X2)
   0.06    1.56 v _21696_/Z (MUX2_X1)
   0.00    1.56 v _24308_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24308_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24310_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.05    1.50 ^ _21671_/Z (BUF_X2)
   0.06    1.56 v _21704_/Z (MUX2_X1)
   0.00    1.56 v _24310_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24310_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24349_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21843_/Z (MUX2_X1)
   0.00    1.56 v _24349_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24349_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24350_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21844_/Z (MUX2_X1)
   0.00    1.56 v _24350_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24350_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24351_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21845_/Z (MUX2_X1)
   0.00    1.56 v _24351_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24351_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24352_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21846_/Z (MUX2_X1)
   0.00    1.56 v _24352_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24352_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24353_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21847_/Z (MUX2_X1)
   0.00    1.56 v _24353_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24353_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24354_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21848_/Z (MUX2_X1)
   0.00    1.56 v _24354_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24354_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24355_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21849_/Z (MUX2_X1)
   0.00    1.56 v _24355_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24355_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24356_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21850_/Z (MUX2_X1)
   0.00    1.56 v _24356_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24356_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24357_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21851_/Z (MUX2_X1)
   0.00    1.56 v _24357_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24357_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24358_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21842_/Z (CLKBUF_X1)
   0.06    1.56 v _21852_/Z (MUX2_X1)
   0.00    1.56 v _24358_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24358_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24359_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21854_/Z (MUX2_X1)
   0.00    1.56 v _24359_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24359_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24360_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21855_/Z (MUX2_X1)
   0.00    1.56 v _24360_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24360_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24361_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21856_/Z (MUX2_X1)
   0.00    1.56 v _24361_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24361_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24362_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21857_/Z (MUX2_X1)
   0.00    1.56 v _24362_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24362_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24363_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21858_/Z (MUX2_X1)
   0.00    1.56 v _24363_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24363_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24364_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21859_/Z (MUX2_X1)
   0.00    1.56 v _24364_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24364_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24365_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21860_/Z (MUX2_X1)
   0.00    1.56 v _24365_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24365_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24366_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21861_/Z (MUX2_X1)
   0.00    1.56 v _24366_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24366_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24367_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21862_/Z (MUX2_X1)
   0.00    1.56 v _24367_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24367_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24368_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.09    1.49 ^ _21853_/Z (CLKBUF_X1)
   0.06    1.56 v _21863_/Z (MUX2_X1)
   0.00    1.56 v _24368_/D (DFFR_X1)
           1.56   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24368_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.56   data arrival time
---------------------------------------------------------
           2.40   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24341_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.06    1.55 v _21834_/Z (MUX2_X1)
   0.00    1.55 v _24341_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24341_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24342_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.06    1.55 v _21835_/Z (MUX2_X1)
   0.00    1.55 v _24342_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24342_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24343_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.06    1.55 v _21836_/Z (MUX2_X1)
   0.00    1.55 v _24343_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24343_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24344_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.06    1.55 v _21837_/Z (MUX2_X1)
   0.00    1.55 v _24344_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24344_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24345_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.06    1.55 v _21838_/Z (MUX2_X1)
   0.00    1.55 v _24345_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24345_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24346_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.06    1.55 v _21839_/Z (MUX2_X1)
   0.00    1.55 v _24346_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24346_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24347_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.06    1.55 v _21840_/Z (MUX2_X1)
   0.00    1.55 v _24347_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24347_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24348_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.06    1.55 v _21841_/Z (MUX2_X1)
   0.00    1.55 v _24348_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24348_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23981_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _17539_/Z (BUF_X1)
   0.03    1.53 ^ _18133_/ZN (AOI21_X1)
   0.02    1.55 v _18204_/ZN (OAI21_X1)
   0.00    1.55 v _23981_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23981_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23984_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _17539_/Z (BUF_X1)
   0.03    1.53 ^ _18401_/ZN (AOI21_X1)
   0.02    1.55 v _18486_/ZN (OAI21_X1)
   0.00    1.55 v _23984_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23984_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23974_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _17539_/Z (BUF_X1)
   0.02    1.52 ^ _17540_/ZN (NAND2_X1)
   0.03    1.55 v _17652_/ZN (OAI211_X1)
   0.00    1.55 v _23974_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23974_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23982_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _16101_/Z (BUF_X1)
   0.03    1.53 ^ _18291_/ZN (AOI21_X1)
   0.01    1.55 v _18292_/ZN (NAND2_X1)
   0.00    1.55 v _23982_/D (DFFR_X1)
           1.55   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23982_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.55   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23976_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _17539_/Z (BUF_X1)
   0.02    1.52 ^ _17806_/ZN (NAND2_X1)
   0.02    1.54 v _17807_/ZN (NAND3_X1)
   0.00    1.54 v _23976_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23976_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23978_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _17539_/Z (BUF_X1)
   0.02    1.52 ^ _17884_/ZN (NAND2_X1)
   0.02    1.54 v _17945_/ZN (NAND3_X1)
   0.00    1.54 v _23978_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23978_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.41   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23979_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _17539_/Z (BUF_X1)
   0.02    1.52 ^ _18020_/ZN (NAND2_X1)
   0.02    1.54 v _18032_/ZN (NAND3_X1)
   0.00    1.54 v _23979_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23979_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23975_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _16101_/Z (BUF_X1)
   0.02    1.52 ^ _17653_/ZN (NAND2_X1)
   0.02    1.54 v _17735_/ZN (NAND3_X1)
   0.00    1.54 v _23975_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23975_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23977_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _16101_/Z (BUF_X1)
   0.02    1.52 ^ _17808_/ZN (NAND2_X1)
   0.02    1.54 v _17873_/ZN (NAND3_X1)
   0.00    1.54 v _23977_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23977_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23987_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.05    1.50 v _16101_/Z (BUF_X1)
   0.02    1.52 ^ _18707_/ZN (NAND2_X1)
   0.02    1.54 v _18821_/ZN (NAND3_X1)
   0.00    1.54 v _23987_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23987_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rdata_i[15] (input port clocked by clk_i)
Endpoint: _24004_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rdata_i[15] (in)
   0.08    1.29 ^ _18122_/ZN (AOI222_X1)
   0.02    1.31 v _18123_/ZN (AOI211_X1)
   0.09    1.40 ^ _18124_/ZN (AOI21_X1)
   0.03    1.43 v _18939_/ZN (OAI21_X1)
   0.02    1.45 ^ _18940_/ZN (NAND2_X1)
   0.02    1.47 v _18947_/ZN (AOI21_X1)
   0.05    1.52 ^ _20496_/ZN (AOI22_X1)
   0.02    1.54 v _20547_/ZN (OAI21_X1)
   0.00    1.54 v _24004_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24004_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23889_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15901_/ZN (NAND2_X1)
   0.06    1.29 ^ _15902_/ZN (AOI211_X1)
   0.02    1.31 v _15903_/ZN (NOR3_X1)
   0.04    1.36 ^ _16516_/ZN (NOR3_X1)
   0.07    1.43 ^ _16524_/ZN (AND4_X1)
   0.02    1.45 v _16525_/ZN (NOR2_X2)
   0.07    1.52 ^ _16657_/ZN (AOI211_X1)
   0.02    1.54 v _16659_/ZN (AOI21_X1)
   0.00    1.54 v _23889_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23889_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23892_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15901_/ZN (NAND2_X1)
   0.06    1.29 ^ _15902_/ZN (AOI211_X1)
   0.02    1.31 v _15903_/ZN (NOR3_X1)
   0.04    1.36 ^ _16516_/ZN (NOR3_X1)
   0.07    1.43 ^ _16524_/ZN (AND4_X1)
   0.02    1.45 v _16525_/ZN (NOR2_X2)
   0.07    1.52 ^ _16716_/ZN (AOI211_X1)
   0.02    1.54 v _16718_/ZN (AOI21_X1)
   0.00    1.54 v _23892_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23892_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23893_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15901_/ZN (NAND2_X1)
   0.06    1.29 ^ _15902_/ZN (AOI211_X1)
   0.02    1.31 v _15903_/ZN (NOR3_X1)
   0.04    1.36 ^ _16516_/ZN (NOR3_X1)
   0.07    1.43 ^ _16524_/ZN (AND4_X1)
   0.02    1.45 v _16525_/ZN (NOR2_X2)
   0.07    1.52 ^ _16735_/ZN (AOI211_X1)
   0.02    1.54 v _16737_/ZN (AOI21_X1)
   0.00    1.54 v _23893_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23893_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23896_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15901_/ZN (NAND2_X1)
   0.06    1.29 ^ _15902_/ZN (AOI211_X1)
   0.02    1.31 v _15903_/ZN (NOR3_X1)
   0.04    1.36 ^ _16516_/ZN (NOR3_X1)
   0.07    1.43 ^ _16524_/ZN (AND4_X1)
   0.02    1.45 v _16525_/ZN (NOR2_X2)
   0.07    1.52 ^ _16766_/ZN (AOI211_X1)
   0.02    1.54 v _16768_/ZN (AOI21_X1)
   0.00    1.54 v _23896_/D (DFFR_X1)
           1.54   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23896_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.54   data arrival time
---------------------------------------------------------
           2.42   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24309_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15901_/ZN (NAND2_X1)
   0.06    1.29 ^ _15902_/ZN (AOI211_X1)
   0.02    1.31 v _15903_/ZN (NOR3_X1)
   0.04    1.36 ^ _16516_/ZN (NOR3_X1)
   0.07    1.43 ^ _16524_/ZN (AND4_X1)
   0.02    1.45 v _21670_/ZN (NOR2_X2)
   0.06    1.51 ^ _21698_/ZN (AOI211_X1)
   0.02    1.53 v _21700_/ZN (AOI21_X1)
   0.00    1.53 v _24309_/D (DFFR_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24309_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24312_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15901_/ZN (NAND2_X1)
   0.06    1.29 ^ _15902_/ZN (AOI211_X1)
   0.02    1.31 v _15903_/ZN (NOR3_X1)
   0.04    1.36 ^ _16516_/ZN (NOR3_X1)
   0.07    1.43 ^ _16524_/ZN (AND4_X1)
   0.02    1.45 v _21670_/ZN (NOR2_X2)
   0.06    1.51 ^ _21712_/ZN (AOI211_X1)
   0.02    1.53 v _21714_/ZN (AOI21_X1)
   0.00    1.53 v _24312_/D (DFFR_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24312_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24324_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _15901_/ZN (NAND2_X1)
   0.06    1.29 ^ _15902_/ZN (AOI211_X1)
   0.02    1.31 v _15903_/ZN (NOR3_X1)
   0.04    1.36 ^ _16516_/ZN (NOR3_X1)
   0.07    1.43 ^ _16524_/ZN (AND4_X1)
   0.02    1.45 v _21670_/ZN (NOR2_X2)
   0.06    1.51 ^ _21769_/ZN (AOI211_X1)
   0.02    1.53 v _21771_/ZN (AOI21_X1)
   0.00    1.53 v _24324_/D (DFFR_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24324_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24182_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21308_/ZN (OR2_X1)
   0.04    1.53 v _21309_/ZN (XNOR2_X1)
   0.00    1.53 v _24182_/D (DFF_X1)
           1.53   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24182_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.53   data arrival time
---------------------------------------------------------
           2.43   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24340_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.03    1.52 v _21833_/ZN (OAI22_X1)
   0.00    1.52 v _24340_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24340_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24339_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.08    1.49 ^ _21829_/Z (CLKBUF_X1)
   0.03    1.52 v _21831_/ZN (OAI22_X1)
   0.00    1.52 v _24339_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24339_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23913_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.06    1.52 v _17065_/Z (MUX2_X1)
   0.00    1.52 v _23913_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23913_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23914_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.46 ^ _16525_/ZN (NOR2_X2)
   0.06    1.52 v _17087_/Z (MUX2_X1)
   0.00    1.52 v _23914_/D (DFFR_X1)
           1.52   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23914_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.52   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _23973_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.08    1.34 ^ _15989_/ZN (NOR4_X1)
   0.08    1.42 ^ _15990_/Z (CLKBUF_X1)
   0.03    1.45 v _15993_/ZN (NOR2_X1)
   0.04    1.49 ^ _17346_/ZN (AOI22_X1)
   0.02    1.51 v _17538_/ZN (OAI21_X1)
   0.00    1.51 v _23973_/D (DFFR_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23973_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.44   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24333_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.06    1.51 v _21812_/Z (MUX2_X1)
   0.00    1.51 v _24333_/D (DFFR_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24333_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24334_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _13184_/ZN (INV_X1)
   0.01    1.24 v _13186_/ZN (NOR2_X1)
   0.04    1.28 ^ _15895_/ZN (OAI21_X1)
   0.01    1.29 v _15896_/ZN (INV_X1)
   0.05    1.34 ^ _15900_/ZN (NOR3_X1)
   0.01    1.35 v _16516_/ZN (NOR3_X1)
   0.04    1.40 v _16524_/ZN (AND4_X1)
   0.06    1.45 ^ _21670_/ZN (NOR2_X2)
   0.06    1.51 v _21816_/Z (MUX2_X1)
   0.00    1.51 v _24334_/D (DFFR_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24334_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24610_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 ^ _23056_/ZN (NOR2_X1)
   0.04    1.46 ^ _23059_/ZN (AND2_X1)
   0.01    1.48 v _23060_/ZN (NOR2_X1)
   0.02    1.50 ^ _23069_/ZN (INV_X1)
   0.01    1.51 v _23070_/ZN (OAI21_X1)
   0.00    1.51 v _24610_/D (DFFR_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24610_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24611_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 ^ _23056_/ZN (NOR2_X1)
   0.04    1.46 ^ _23059_/ZN (AND2_X1)
   0.01    1.48 v _23060_/ZN (NOR2_X1)
   0.02    1.50 ^ _23069_/ZN (INV_X1)
   0.01    1.51 v _23073_/ZN (AOI21_X1)
   0.00    1.51 v _24611_/D (DFFR_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24611_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: data_err_i (input port clocked by clk_i)
Endpoint: _24612_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v data_err_i (in)
   0.06    1.26 v _13183_/ZN (OR2_X1)
   0.03    1.29 v _13189_/ZN (AND2_X1)
   0.04    1.34 ^ _15890_/ZN (NOR4_X1)
   0.05    1.39 v _15891_/ZN (OAI211_X1)
   0.04    1.43 ^ _23056_/ZN (NOR2_X1)
   0.04    1.46 ^ _23059_/ZN (AND2_X1)
   0.03    1.50 v _23074_/ZN (NAND4_X1)
   0.02    1.51 ^ _23077_/ZN (NAND3_X1)
   0.00    1.51 ^ _24612_/D (DFFR_X1)
           1.51   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24612_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.51   data arrival time
---------------------------------------------------------
           2.45   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24181_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.02    1.43 v _21306_/ZN (NAND2_X1)
   0.06    1.49 v _21307_/Z (XOR2_X1)
   0.00    1.49 v _24181_/D (DFF_X1)
           1.49   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24181_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.49   data arrival time
---------------------------------------------------------
           2.47   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24369_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.06    1.47 v _21864_/Z (MUX2_X1)
   0.00    1.47 v _24369_/D (DFFR_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24369_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24370_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.05    1.32 ^ _21824_/ZN (AOI211_X1)
   0.02    1.34 v _21826_/ZN (AOI21_X1)
   0.07    1.41 ^ _21828_/ZN (AOI21_X1)
   0.06    1.47 v _21865_/Z (MUX2_X1)
   0.00    1.47 v _24370_/D (DFFR_X1)
           1.47   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24370_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.47   data arrival time
---------------------------------------------------------
           2.49   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24712_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23119_/Z (MUX2_X1)
   0.00    1.46 v _24712_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24712_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24713_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23120_/Z (MUX2_X1)
   0.00    1.46 v _24713_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24713_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24714_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23121_/Z (MUX2_X1)
   0.00    1.46 v _24714_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24714_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24715_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23122_/Z (MUX2_X1)
   0.00    1.46 v _24715_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24715_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24716_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23123_/Z (MUX2_X1)
   0.00    1.46 v _24716_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24716_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24717_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23124_/Z (MUX2_X1)
   0.00    1.46 v _24717_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24717_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24718_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23125_/Z (MUX2_X1)
   0.00    1.46 v _24718_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24718_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24719_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23126_/Z (MUX2_X1)
   0.00    1.46 v _24719_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24719_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24720_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23127_/Z (MUX2_X1)
   0.00    1.46 v _24720_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24720_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24721_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23118_/Z (BUF_X1)
   0.05    1.46 v _23128_/Z (MUX2_X1)
   0.00    1.46 v _24721_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24721_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24722_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23130_/Z (MUX2_X1)
   0.00    1.46 v _24722_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24722_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24723_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23131_/Z (MUX2_X1)
   0.00    1.46 v _24723_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24723_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24724_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23132_/Z (MUX2_X1)
   0.00    1.46 v _24724_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24724_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24725_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23133_/Z (MUX2_X1)
   0.00    1.46 v _24725_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24725_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24726_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23134_/Z (MUX2_X1)
   0.00    1.46 v _24726_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24726_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24727_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23135_/Z (MUX2_X1)
   0.00    1.46 v _24727_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24727_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24728_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23136_/Z (MUX2_X1)
   0.00    1.46 v _24728_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24728_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24729_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23137_/Z (MUX2_X1)
   0.00    1.46 v _24729_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24729_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24730_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23138_/Z (MUX2_X1)
   0.00    1.46 v _24730_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24730_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24731_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23129_/Z (BUF_X1)
   0.05    1.46 v _23139_/Z (MUX2_X1)
   0.00    1.46 v _24731_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24731_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24732_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23141_/Z (MUX2_X1)
   0.00    1.46 v _24732_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24732_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24733_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23142_/Z (MUX2_X1)
   0.00    1.46 v _24733_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24733_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24734_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23143_/Z (MUX2_X1)
   0.00    1.46 v _24734_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24734_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24735_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23144_/Z (MUX2_X1)
   0.00    1.46 v _24735_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24735_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24736_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23145_/Z (MUX2_X1)
   0.00    1.46 v _24736_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24736_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24737_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23146_/Z (MUX2_X1)
   0.00    1.46 v _24737_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24737_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24738_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23147_/Z (MUX2_X1)
   0.00    1.46 v _24738_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24738_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24739_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23148_/Z (MUX2_X1)
   0.00    1.46 v _24739_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24739_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24740_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23149_/Z (MUX2_X1)
   0.00    1.46 v _24740_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24740_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24741_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.41 v _23140_/Z (BUF_X1)
   0.05    1.46 v _23150_/Z (MUX2_X1)
   0.00    1.46 v _24741_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24741_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25856_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.10    1.37 ^ _15188_/ZN (AOI21_X1)
   0.06    1.43 v _15200_/Z (MUX2_X1)
   0.01    1.44 ^ _15201_/ZN (INV_X1)
   0.02    1.46 v _15202_/ZN (OAI21_X1)
   0.00    1.46 v _25856_/D (DFFR_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25856_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.50   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24180_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.04    1.41 ^ _21304_/ZN (NOR2_X1)
   0.05    1.46 ^ _21305_/Z (XOR2_X1)
   0.00    1.46 ^ _24180_/D (DFF_X1)
           1.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24180_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.46   data arrival time
---------------------------------------------------------
           2.51   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24439_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22129_/Z (MUX2_X1)
   0.00    1.43 v _24439_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24439_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24440_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22130_/Z (MUX2_X1)
   0.00    1.43 v _24440_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24440_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24441_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22131_/Z (MUX2_X1)
   0.00    1.43 v _24441_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24441_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24442_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22132_/Z (MUX2_X1)
   0.00    1.43 v _24442_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24442_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24443_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22133_/Z (MUX2_X1)
   0.00    1.43 v _24443_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24443_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24449_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22144_/Z (MUX2_X1)
   0.00    1.43 v _24449_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24449_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24450_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22145_/Z (MUX2_X1)
   0.00    1.43 v _24450_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24450_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24451_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22146_/Z (MUX2_X1)
   0.00    1.43 v _24451_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24451_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24452_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22147_/Z (MUX2_X1)
   0.00    1.43 v _24452_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24452_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24453_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22128_/Z (BUF_X1)
   0.06    1.43 v _22148_/Z (MUX2_X1)
   0.00    1.43 v _24453_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24453_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24454_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22150_/Z (MUX2_X1)
   0.00    1.43 v _24454_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24454_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24455_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22151_/Z (MUX2_X1)
   0.00    1.43 v _24455_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24455_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24456_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22152_/Z (MUX2_X1)
   0.00    1.43 v _24456_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24456_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24458_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22155_/Z (MUX2_X1)
   0.00    1.43 v _24458_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24458_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24459_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22156_/Z (MUX2_X1)
   0.00    1.43 v _24459_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24459_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24460_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22157_/Z (MUX2_X1)
   0.00    1.43 v _24460_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24460_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24461_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22158_/Z (MUX2_X1)
   0.00    1.43 v _24461_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24461_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24462_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22159_/Z (MUX2_X1)
   0.00    1.43 v _24462_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24462_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24463_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22160_/Z (MUX2_X1)
   0.00    1.43 v _24463_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24463_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24464_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.07    1.37 ^ _22149_/Z (BUF_X1)
   0.06    1.43 v _22161_/Z (MUX2_X1)
   0.00    1.43 v _24464_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24464_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _25855_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.10    1.37 ^ _15188_/ZN (AOI21_X1)
   0.03    1.40 v _15189_/ZN (NAND3_X1)
   0.03    1.43 ^ _15195_/ZN (OAI22_X1)
   0.00    1.43 ^ _25855_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25855_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24179_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.02    1.37 v _21302_/ZN (NAND2_X1)
   0.06    1.43 v _21303_/Z (XOR2_X1)
   0.00    1.43 v _24179_/D (DFF_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24179_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24335_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.10    1.37 ^ _15188_/ZN (AOI21_X1)
   0.06    1.43 v _21817_/Z (MUX2_X1)
   0.00    1.43 v _24335_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24335_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24337_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.10    1.37 ^ _15188_/ZN (AOI21_X1)
   0.06    1.43 v _21820_/Z (MUX2_X1)
   0.00    1.43 v _24337_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24337_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24465_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.06    1.43 v _22162_/Z (MUX2_X1)
   0.00    1.43 v _24465_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24465_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24466_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.06    1.43 v _22163_/Z (MUX2_X1)
   0.00    1.43 v _24466_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24466_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24467_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.06    1.43 v _22165_/Z (MUX2_X1)
   0.00    1.43 v _24467_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24467_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24371_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _21867_/Z (BUF_X1)
   0.06    1.43 v _21868_/Z (MUX2_X1)
   0.00    1.43 v _24371_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24371_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24437_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _21867_/Z (BUF_X1)
   0.06    1.43 v _22126_/Z (MUX2_X1)
   0.00    1.43 v _24437_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24437_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24438_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _21867_/Z (BUF_X1)
   0.06    1.43 v _22127_/Z (MUX2_X1)
   0.00    1.43 v _24438_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24438_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.53   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24336_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.01    1.27 v _15179_/ZN (INV_X1)
   0.10    1.37 ^ _15188_/ZN (AOI21_X1)
   0.04    1.40 v _21818_/ZN (NAND4_X1)
   0.02    1.43 ^ _21819_/ZN (OAI21_X1)
   0.00    1.43 ^ _24336_/D (DFFR_X1)
           1.43   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24336_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.43   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24434_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.02    1.28 v _22026_/ZN (AOI21_X1)
   0.05    1.33 ^ _22112_/ZN (NOR2_X1)
   0.03    1.37 v _22119_/ZN (NAND4_X1)
   0.05    1.41 ^ _22120_/ZN (OAI22_X1)
   0.01    1.42 v _22121_/ZN (INV_X1)
   0.00    1.42 v _24434_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24434_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.54   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24436_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.01    1.38 v _22124_/ZN (NOR2_X1)
   0.04    1.42 ^ _22125_/ZN (AOI21_X1)
   0.00    1.42 ^ _24436_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24436_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24444_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.01    1.38 v _22134_/ZN (NOR2_X1)
   0.04    1.42 ^ _22135_/ZN (AOI21_X1)
   0.00    1.42 ^ _24444_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24444_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24445_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.01    1.38 v _22136_/ZN (NOR2_X1)
   0.04    1.42 ^ _22137_/ZN (AOI21_X1)
   0.00    1.42 ^ _24445_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24445_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24446_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.01    1.38 v _22138_/ZN (NOR2_X1)
   0.04    1.42 ^ _22139_/ZN (AOI21_X1)
   0.00    1.42 ^ _24446_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24446_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24447_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.01    1.38 v _22140_/ZN (NOR2_X1)
   0.04    1.42 ^ _22141_/ZN (AOI21_X1)
   0.00    1.42 ^ _24447_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24447_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24448_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.01    1.38 v _22142_/ZN (NOR2_X1)
   0.04    1.42 ^ _22143_/ZN (AOI21_X1)
   0.00    1.42 ^ _24448_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24448_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24457_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _21866_/ZN (AND2_X1)
   0.06    1.37 ^ _22123_/Z (BUF_X1)
   0.01    1.38 v _22153_/ZN (NOR2_X1)
   0.04    1.42 ^ _22154_/ZN (AOI21_X1)
   0.00    1.42 ^ _24457_/D (DFFR_X1)
           1.42   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24457_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.42   data arrival time
---------------------------------------------------------
           2.55   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24742_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.40 v _23151_/Z (MUX2_X1)
   0.00    1.40 v _24742_/D (DFF_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24742_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24743_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.40 v _23152_/Z (MUX2_X1)
   0.00    1.40 v _24743_/D (DFF_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24743_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: instr_rvalid_i (input port clocked by clk_i)
Endpoint: _24744_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.02    1.22 ^ instr_rvalid_i (in)
   0.02    1.24 v _15958_/ZN (NAND2_X1)
   0.08    1.32 v _23116_/ZN (OR3_X1)
   0.04    1.36 v _23117_/Z (BUF_X1)
   0.05    1.40 v _23153_/Z (MUX2_X1)
   0.00    1.40 v _24744_/D (DFF_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24744_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24407_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.02    1.28 v _22029_/ZN (OAI22_X1)
   0.06    1.35 ^ _22030_/ZN (NOR3_X1)
   0.04    1.38 v _22035_/ZN (OAI221_X1)
   0.02    1.41 ^ _22036_/ZN (OAI21_X1)
   0.00    1.41 ^ _24407_/D (DFFR_X1)
           1.41   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24407_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.41   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23949_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17292_/Z (MUX2_X1)
   0.00    1.40 v _23949_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23949_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23950_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17293_/Z (MUX2_X1)
   0.00    1.40 v _23950_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23950_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23951_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17294_/Z (MUX2_X1)
   0.00    1.40 v _23951_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23951_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23952_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17295_/Z (MUX2_X1)
   0.00    1.40 v _23952_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23952_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23953_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17296_/Z (MUX2_X1)
   0.00    1.40 v _23953_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23953_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23954_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17297_/Z (MUX2_X1)
   0.00    1.40 v _23954_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23954_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23955_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17298_/Z (MUX2_X1)
   0.00    1.40 v _23955_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23955_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23956_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17299_/Z (MUX2_X1)
   0.00    1.40 v _23956_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23956_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23957_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17300_/Z (MUX2_X1)
   0.00    1.40 v _23957_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23957_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23958_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17291_/Z (BUF_X1)
   0.06    1.40 v _17301_/Z (MUX2_X1)
   0.00    1.40 v _23958_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23958_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23959_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17303_/Z (MUX2_X1)
   0.00    1.40 v _23959_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23959_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23960_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17304_/Z (MUX2_X1)
   0.00    1.40 v _23960_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23960_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23961_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17305_/Z (MUX2_X1)
   0.00    1.40 v _23961_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23961_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23962_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17306_/Z (MUX2_X1)
   0.00    1.40 v _23962_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23962_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23963_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17307_/Z (MUX2_X1)
   0.00    1.40 v _23963_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23963_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23964_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17308_/Z (MUX2_X1)
   0.00    1.40 v _23964_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23964_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23965_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17309_/Z (MUX2_X1)
   0.00    1.40 v _23965_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23965_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23966_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17310_/Z (MUX2_X1)
   0.00    1.40 v _23966_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23966_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23967_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17311_/Z (MUX2_X1)
   0.00    1.40 v _23967_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23967_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23968_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.01    1.21 v data_rvalid_i (in)
   0.02    1.22 ^ _17289_/ZN (NAND2_X1)
   0.05    1.27 ^ _17290_/ZN (OR2_X1)
   0.07    1.34 ^ _17302_/Z (BUF_X1)
   0.06    1.40 v _17312_/Z (MUX2_X1)
   0.00    1.40 v _23968_/D (DFFR_X1)
           1.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23968_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.40   data arrival time
---------------------------------------------------------
           2.56   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24435_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.02    1.28 v _22026_/ZN (AOI21_X1)
   0.05    1.33 ^ _22112_/ZN (NOR2_X1)
   0.06    1.39 v _22122_/Z (MUX2_X1)
   0.00    1.39 v _24435_/D (DFFR_X1)
           1.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24435_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.39   data arrival time
---------------------------------------------------------
           2.57   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24178_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.04    1.35 ^ _21300_/ZN (NOR2_X1)
   0.05    1.39 ^ _21301_/Z (XOR2_X1)
   0.00    1.39 ^ _24178_/D (DFF_X1)
           1.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24178_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.39   data arrival time
---------------------------------------------------------
           2.57   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24682_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23084_/Z (MUX2_X1)
   0.00    1.37 v _24682_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24682_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24683_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23085_/Z (MUX2_X1)
   0.00    1.37 v _24683_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24683_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24684_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23086_/Z (MUX2_X1)
   0.00    1.37 v _24684_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24684_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24685_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23087_/Z (MUX2_X1)
   0.00    1.37 v _24685_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24685_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24686_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23088_/Z (MUX2_X1)
   0.00    1.37 v _24686_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24686_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24687_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23089_/Z (MUX2_X1)
   0.00    1.37 v _24687_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24687_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24688_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23090_/Z (MUX2_X1)
   0.00    1.37 v _24688_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24688_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24689_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23091_/Z (MUX2_X1)
   0.00    1.37 v _24689_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24689_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24690_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23092_/Z (MUX2_X1)
   0.00    1.37 v _24690_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24690_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24691_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23083_/Z (CLKBUF_X1)
   0.06    1.37 v _23093_/Z (MUX2_X1)
   0.00    1.37 v _24691_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24691_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24692_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23095_/Z (MUX2_X1)
   0.00    1.37 v _24692_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24692_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24693_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23096_/Z (MUX2_X1)
   0.00    1.37 v _24693_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24693_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24694_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23097_/Z (MUX2_X1)
   0.00    1.37 v _24694_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24694_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24695_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23098_/Z (MUX2_X1)
   0.00    1.37 v _24695_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24695_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24696_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23099_/Z (MUX2_X1)
   0.00    1.37 v _24696_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24696_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24697_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23100_/Z (MUX2_X1)
   0.00    1.37 v _24697_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24697_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24698_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23101_/Z (MUX2_X1)
   0.00    1.37 v _24698_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24698_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24699_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23102_/Z (MUX2_X1)
   0.00    1.37 v _24699_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24699_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24700_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23103_/Z (MUX2_X1)
   0.00    1.37 v _24700_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24700_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24701_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23094_/Z (CLKBUF_X1)
   0.06    1.37 v _23104_/Z (MUX2_X1)
   0.00    1.37 v _24701_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24701_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24702_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23106_/Z (MUX2_X1)
   0.00    1.37 v _24702_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24702_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24703_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23107_/Z (MUX2_X1)
   0.00    1.37 v _24703_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24703_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24704_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23108_/Z (MUX2_X1)
   0.00    1.37 v _24704_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24704_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24705_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23109_/Z (MUX2_X1)
   0.00    1.37 v _24705_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24705_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24706_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23110_/Z (MUX2_X1)
   0.00    1.37 v _24706_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24706_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24707_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23111_/Z (MUX2_X1)
   0.00    1.37 v _24707_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24707_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24708_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23112_/Z (MUX2_X1)
   0.00    1.37 v _24708_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24708_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24709_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23113_/Z (MUX2_X1)
   0.00    1.37 v _24709_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24709_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24710_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23114_/Z (MUX2_X1)
   0.00    1.37 v _24710_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24710_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24711_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.23 ^ _23082_/ZN (NOR2_X1)
   0.08    1.31 ^ _23105_/Z (CLKBUF_X1)
   0.06    1.37 v _23115_/Z (MUX2_X1)
   0.00    1.37 v _24711_/D (DFF_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24711_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.59   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24433_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.02    1.28 v _22026_/ZN (AOI21_X1)
   0.05    1.33 ^ _22112_/ZN (NOR2_X1)
   0.02    1.35 v _22115_/ZN (NAND2_X1)
   0.02    1.37 ^ _22116_/ZN (OAI21_X1)
   0.00    1.37 ^ _24433_/D (DFFR_X1)
           1.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24433_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.37   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24177_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 ^ _15455_/ZN (OAI21_X1)
   0.06    1.00 ^ _21276_/ZN (AND3_X1)
   0.02    1.02 v _21278_/ZN (NAND2_X1)
   0.04    1.07 ^ _21280_/ZN (NOR2_X1)
   0.02    1.09 v _21282_/ZN (NAND2_X1)
   0.05    1.14 ^ _21284_/ZN (NOR2_X1)
   0.06    1.20 ^ _21289_/ZN (AND3_X1)
   0.03    1.23 v _21291_/ZN (NAND3_X1)
   0.02    1.25 ^ _21292_/ZN (INV_X1)
   0.04    1.29 ^ _21296_/ZN (AND2_X1)
   0.02    1.31 v _21298_/ZN (NAND2_X1)
   0.06    1.36 v _21299_/Z (XOR2_X1)
   0.00    1.36 v _24177_/D (DFF_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24177_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.60   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24432_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _22106_/ZN (OAI22_X1)
   0.08    1.31 ^ _22108_/ZN (AOI211_X1)
   0.03    1.33 v _22109_/ZN (NAND3_X1)
   0.02    1.36 ^ _22111_/ZN (OAI21_X1)
   0.00    1.36 ^ _24432_/D (DFFR_X1)
           1.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24432_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.36   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24176_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.02    1.12 ^ _21278_/ZN (NAND2_X1)
   0.01    1.14 v _21280_/ZN (NOR2_X1)
   0.02    1.16 ^ _21282_/ZN (NAND2_X1)
   0.02    1.18 v _21284_/ZN (NOR2_X1)
   0.04    1.22 v _21289_/ZN (AND3_X1)
   0.03    1.25 ^ _21291_/ZN (NAND3_X1)
   0.01    1.26 v _21292_/ZN (INV_X1)
   0.03    1.29 v _21296_/ZN (AND2_X1)
   0.05    1.35 v _21297_/Z (XOR2_X1)
   0.00    1.35 v _24176_/D (DFF_X1)
           1.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24176_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.35   data arrival time
---------------------------------------------------------
           2.61   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24814_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.24 v _15414_/ZN (AND2_X1)
   0.02    1.26 ^ _15415_/ZN (NAND2_X1)
   0.01    1.26 v _15416_/ZN (INV_X1)
   0.06    1.32 ^ _15417_/ZN (AOI221_X1)
   0.02    1.34 v _15420_/ZN (AOI22_X1)
   0.00    1.34 v _24814_/D (DFFR_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24814_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24608_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.03    1.29 v _15895_/ZN (OAI21_X1)
   0.03    1.32 ^ _23045_/ZN (OAI21_X1)
   0.02    1.34 v _23048_/ZN (OAI21_X1)
   0.00    1.34 v _24608_/D (DFFR_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24608_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23969_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _17289_/ZN (NAND2_X1)
   0.06    1.29 v _17290_/ZN (OR2_X1)
   0.05    1.34 v _17313_/Z (MUX2_X1)
   0.00    1.34 v _23969_/D (DFFR_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23969_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23970_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _17289_/ZN (NAND2_X1)
   0.06    1.29 v _17290_/ZN (OR2_X1)
   0.05    1.34 v _17314_/Z (MUX2_X1)
   0.00    1.34 v _23970_/D (DFFR_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23970_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23971_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _17289_/ZN (NAND2_X1)
   0.06    1.29 v _17290_/ZN (OR2_X1)
   0.05    1.34 v _17315_/Z (MUX2_X1)
   0.00    1.34 v _23971_/D (DFFR_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23971_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _23972_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.02    1.23 v _17289_/ZN (NAND2_X1)
   0.06    1.29 v _17290_/ZN (OR2_X1)
   0.05    1.34 v _17316_/Z (MUX2_X1)
   0.00    1.34 v _23972_/D (DFFR_X1)
           1.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23972_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.34   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24815_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.24 v _15414_/ZN (AND2_X1)
   0.02    1.26 ^ _15415_/ZN (NAND2_X1)
   0.01    1.26 v _15416_/ZN (INV_X1)
   0.06    1.32 ^ _15417_/ZN (AOI221_X1)
   0.01    1.33 v _15421_/ZN (NOR2_X1)
   0.00    1.33 v _24815_/D (DFFR_X1)
           1.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24815_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.33   data arrival time
---------------------------------------------------------
           2.62   slack (MET)


Startpoint: data_gnt_i (input port clocked by clk_i)
Endpoint: _24338_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.00    1.20 ^ data_gnt_i (in)
   0.06    1.26 ^ _15178_/Z (BUF_X1)
   0.03    1.29 v _15192_/ZN (NAND2_X1)
   0.02    1.31 ^ _21821_/ZN (NAND2_X1)
   0.02    1.32 v _21822_/ZN (OAI21_X1)
   0.00    1.32 v _24338_/D (DFFR_X1)
           1.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24338_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.32   data arrival time
---------------------------------------------------------
           2.63   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24615_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.04    1.30 ^ _13189_/ZN (AND2_X1)
   0.03    1.33 ^ _13190_/ZN (AND2_X1)
   0.00    1.33 ^ _24615_/D (DFFR_X1)
           1.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24615_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.33   data arrival time
---------------------------------------------------------
           2.64   slack (MET)


Startpoint: data_rvalid_i (input port clocked by clk_i)
Endpoint: _24614_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ data_rvalid_i (in)
   0.01    1.22 v _13184_/ZN (INV_X1)
   0.04    1.26 ^ _13186_/ZN (NOR2_X1)
   0.02    1.28 v _13187_/ZN (NAND2_X1)
   0.03    1.31 ^ _13188_/ZN (NOR2_X1)
   0.00    1.31 ^ _24614_/D (DFFR_X1)
           1.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24614_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.31   data arrival time
---------------------------------------------------------
           2.66   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24816_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.03    1.24 v _15414_/ZN (AND2_X1)
   0.05    1.28 ^ _15422_/ZN (NOR3_X1)
   0.02    1.30 v _15425_/ZN (AOI21_X1)
   0.00    1.30 v _24816_/D (DFFR_X1)
           1.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24816_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.30   data arrival time
---------------------------------------------------------
           2.66   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24817_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 ^ input external delay
   0.01    1.21 ^ instr_gnt_i (in)
   0.04    1.24 ^ _15414_/ZN (AND2_X1)
   0.02    1.26 v _15424_/ZN (AOI21_X1)
   0.03    1.29 ^ _15426_/ZN (NOR2_X1)
   0.00    1.29 ^ _24817_/D (DFFR_X1)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24817_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.29   data arrival time
---------------------------------------------------------
           2.68   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24175_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.02    1.12 ^ _21278_/ZN (NAND2_X1)
   0.01    1.14 v _21280_/ZN (NOR2_X1)
   0.02    1.16 ^ _21282_/ZN (NAND2_X1)
   0.02    1.18 v _21284_/ZN (NOR2_X1)
   0.04    1.22 v _21289_/ZN (AND3_X1)
   0.03    1.25 ^ _21291_/ZN (NAND3_X1)
   0.04    1.29 ^ _21295_/ZN (XNOR2_X1)
   0.00    1.29 ^ _24175_/D (DFF_X1)
           1.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24175_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.29   data arrival time
---------------------------------------------------------
           2.68   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24173_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.02    1.12 ^ _21278_/ZN (NAND2_X1)
   0.01    1.14 v _21280_/ZN (NOR2_X1)
   0.02    1.16 ^ _21282_/ZN (NAND2_X1)
   0.02    1.18 v _21284_/ZN (NOR2_X1)
   0.04    1.22 v _21289_/ZN (AND3_X1)
   0.05    1.28 v _21290_/Z (XOR2_X1)
   0.00    1.28 v _24173_/D (DFF_X1)
           1.28   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24173_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.28   data arrival time
---------------------------------------------------------
           2.68   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24174_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.02    1.12 ^ _21278_/ZN (NAND2_X1)
   0.01    1.14 v _21280_/ZN (NOR2_X1)
   0.02    1.16 ^ _21282_/ZN (NAND2_X1)
   0.02    1.18 v _21284_/ZN (NOR2_X1)
   0.04    1.22 v _21289_/ZN (AND3_X1)
   0.03    1.25 ^ _21291_/ZN (NAND3_X1)
   0.01    1.26 v _21292_/ZN (INV_X1)
   0.02    1.28 ^ _21294_/ZN (NOR2_X1)
   0.00    1.28 ^ _24174_/D (DFF_X1)
           1.28   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24174_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.28   data arrival time
---------------------------------------------------------
           2.69   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24172_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.02    1.12 ^ _21278_/ZN (NAND2_X1)
   0.01    1.14 v _21280_/ZN (NOR2_X1)
   0.02    1.16 ^ _21282_/ZN (NAND2_X1)
   0.02    1.18 v _21284_/ZN (NOR2_X1)
   0.02    1.20 ^ _21287_/ZN (NAND2_X1)
   0.04    1.24 ^ _21288_/ZN (XNOR2_X1)
   0.00    1.24 ^ _24172_/D (DFF_X1)
           1.24   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24172_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.24   data arrival time
---------------------------------------------------------
           2.73   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24171_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.02    1.12 ^ _21278_/ZN (NAND2_X1)
   0.01    1.14 v _21280_/ZN (NOR2_X1)
   0.02    1.16 ^ _21282_/ZN (NAND2_X1)
   0.02    1.18 v _21284_/ZN (NOR2_X1)
   0.04    1.22 v _21285_/ZN (XNOR2_X1)
   0.00    1.22 v _24171_/D (DFF_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24171_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: instr_gnt_i (input port clocked by clk_i)
Endpoint: _24819_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.20    1.20 v input external delay
   0.00    1.20 v instr_gnt_i (in)
   0.02    1.22 ^ _15986_/ZN (NOR2_X1)
   0.00    1.22 ^ _24819_/D (DFFR_X1)
           1.22   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24819_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.22   data arrival time
---------------------------------------------------------
           2.74   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24170_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.02    1.12 ^ _21278_/ZN (NAND2_X1)
   0.01    1.14 v _21280_/ZN (NOR2_X1)
   0.02    1.16 ^ _21282_/ZN (NAND2_X1)
   0.04    1.20 ^ _21283_/Z (XOR2_X1)
   0.00    1.20 ^ _24170_/D (DFF_X1)
           1.20   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24170_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.20   data arrival time
---------------------------------------------------------
           2.76   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24053_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20718_/ZN (OAI21_X1)
   0.06    1.19 v _20719_/Z (MUX2_X1)
   0.00    1.19 v _24053_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24053_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24058_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20741_/ZN (OAI21_X1)
   0.06    1.19 v _20742_/Z (MUX2_X1)
   0.00    1.19 v _24058_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24058_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24049_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20701_/ZN (OAI21_X1)
   0.06    1.19 v _20702_/Z (MUX2_X1)
   0.00    1.19 v _24049_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24049_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24169_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.02    1.12 ^ _21278_/ZN (NAND2_X1)
   0.01    1.14 v _21280_/ZN (NOR2_X1)
   0.06    1.19 v _21281_/Z (XOR2_X1)
   0.00    1.19 v _24169_/D (DFF_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24169_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24050_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20705_/ZN (OAI21_X1)
   0.06    1.19 v _20707_/Z (MUX2_X1)
   0.00    1.19 v _24050_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24050_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24052_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20714_/ZN (OAI21_X1)
   0.06    1.19 v _20715_/Z (MUX2_X1)
   0.00    1.19 v _24052_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24052_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24057_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20737_/ZN (OAI21_X1)
   0.06    1.19 v _20738_/Z (MUX2_X1)
   0.00    1.19 v _24057_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24057_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24054_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20722_/ZN (OAI21_X1)
   0.06    1.19 v _20723_/Z (MUX2_X1)
   0.00    1.19 v _24054_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24054_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24055_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20728_/ZN (OAI21_X1)
   0.06    1.19 v _20729_/Z (MUX2_X1)
   0.00    1.19 v _24055_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24055_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24051_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20710_/ZN (OAI21_X1)
   0.06    1.19 v _20711_/Z (MUX2_X1)
   0.00    1.19 v _24051_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24051_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24056_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.08    1.11 ^ _20700_/Z (CLKBUF_X1)
   0.02    1.13 v _20732_/ZN (OAI21_X1)
   0.06    1.19 v _20733_/Z (MUX2_X1)
   0.00    1.19 v _24056_/D (DFFR_X1)
           1.19   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24056_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.19   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24062_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.04    0.97 v _20691_/ZN (NOR2_X1)
   0.08    1.05 v _20726_/Z (CLKBUF_X1)
   0.06    1.10 ^ _20757_/ZN (AOI22_X1)
   0.02    1.12 v _20758_/ZN (OAI21_X1)
   0.06    1.18 v _20759_/Z (MUX2_X1)
   0.00    1.18 v _24062_/D (DFFR_X1)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24062_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.18   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24063_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.04    0.97 v _20691_/ZN (NOR2_X1)
   0.08    1.05 v _20726_/Z (CLKBUF_X1)
   0.06    1.10 ^ _20761_/ZN (AOI22_X1)
   0.02    1.12 v _20762_/ZN (OAI21_X1)
   0.06    1.18 v _20763_/Z (MUX2_X1)
   0.00    1.18 v _24063_/D (DFFR_X1)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24063_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.18   data arrival time
---------------------------------------------------------
           2.77   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24059_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.04    0.97 v _20691_/ZN (NOR2_X1)
   0.08    1.05 v _20726_/Z (CLKBUF_X1)
   0.06    1.10 ^ _20744_/ZN (AOI22_X1)
   0.02    1.12 v _20745_/ZN (OAI21_X1)
   0.06    1.18 v _20746_/Z (MUX2_X1)
   0.00    1.18 v _24059_/D (DFFR_X1)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24059_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.18   data arrival time
---------------------------------------------------------
           2.78   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24060_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.04    0.97 v _20691_/ZN (NOR2_X1)
   0.08    1.05 v _20726_/Z (CLKBUF_X1)
   0.06    1.10 ^ _20748_/ZN (AOI22_X1)
   0.02    1.12 v _20749_/ZN (OAI21_X1)
   0.06    1.18 v _20751_/Z (MUX2_X1)
   0.00    1.18 v _24060_/D (DFFR_X1)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24060_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.18   data arrival time
---------------------------------------------------------
           2.78   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24061_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.04    0.97 v _20691_/ZN (NOR2_X1)
   0.08    1.05 v _20726_/Z (CLKBUF_X1)
   0.06    1.10 ^ _20753_/ZN (AOI22_X1)
   0.02    1.12 v _20754_/ZN (OAI21_X1)
   0.06    1.18 v _20755_/Z (MUX2_X1)
   0.00    1.18 v _24061_/D (DFFR_X1)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24061_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.18   data arrival time
---------------------------------------------------------
           2.78   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24069_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.04    0.97 v _20691_/ZN (NOR2_X1)
   0.08    1.05 v _20726_/Z (CLKBUF_X1)
   0.06    1.10 ^ _20799_/ZN (AOI22_X1)
   0.02    1.12 v _20800_/ZN (OAI21_X1)
   0.06    1.18 v _20801_/Z (MUX2_X1)
   0.00    1.18 v _24069_/D (DFFR_X1)
           1.18   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24069_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.18   data arrival time
---------------------------------------------------------
           2.78   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24168_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.02    1.12 ^ _21278_/ZN (NAND2_X1)
   0.04    1.16 ^ _21279_/Z (XOR2_X1)
   0.00    1.16 ^ _24168_/D (DFF_X1)
           1.16   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24168_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.16   data arrival time
---------------------------------------------------------
           2.80   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24167_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.04    1.10 v _21276_/ZN (AND3_X1)
   0.05    1.15 v _21277_/Z (XOR2_X1)
   0.00    1.15 v _24167_/D (DFF_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24167_/CK (DFF_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24128_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.04    0.97 v _20691_/ZN (NOR2_X1)
   0.08    1.05 v _20692_/Z (CLKBUF_X1)
   0.04    1.08 ^ _20943_/ZN (AOI21_X1)
   0.01    1.09 v _20944_/ZN (INV_X1)
   0.04    1.13 ^ _20945_/ZN (AOI21_X1)
   0.02    1.15 v _20946_/ZN (OAI22_X1)
   0.00    1.15 v _24128_/D (DFFR_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24128_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24070_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20802_/Z (MUX2_X1)
   0.04    1.07 ^ _20803_/ZN (AOI22_X1)
   0.02    1.09 v _20805_/ZN (OAI21_X1)
   0.06    1.15 v _20806_/Z (MUX2_X1)
   0.00    1.15 v _24070_/D (DFFR_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24070_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24071_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20807_/Z (MUX2_X1)
   0.04    1.07 ^ _20808_/ZN (AOI22_X1)
   0.02    1.09 v _20810_/ZN (OAI21_X1)
   0.06    1.15 v _20811_/Z (MUX2_X1)
   0.00    1.15 v _24071_/D (DFFR_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24071_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24066_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.10 v _20750_/Z (BUF_X1)
   0.05    1.15 v _20784_/Z (MUX2_X1)
   0.00    1.15 v _24066_/D (DFFR_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24066_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24072_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.10 v _20750_/Z (BUF_X1)
   0.05    1.15 v _20816_/Z (MUX2_X1)
   0.00    1.15 v _24072_/D (DFFR_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24072_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24073_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.10 v _20750_/Z (BUF_X1)
   0.05    1.15 v _20821_/Z (MUX2_X1)
   0.00    1.15 v _24073_/D (DFFR_X1)
           1.15   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24073_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.15   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24048_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.04    0.97 v _20691_/ZN (NOR2_X1)
   0.08    1.05 v _20692_/Z (CLKBUF_X1)
   0.02    1.07 ^ _20694_/ZN (NAND2_X1)
   0.02    1.09 v _20695_/ZN (NAND3_X1)
   0.06    1.14 v _20696_/Z (MUX2_X1)
   0.00    1.14 v _24048_/D (DFFR_X1)
           1.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24048_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.14   data arrival time
---------------------------------------------------------
           2.81   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24045_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.09 v _20665_/Z (BUF_X1)
   0.05    1.14 v _20679_/Z (MUX2_X1)
   0.00    1.14 v _24045_/D (DFFR_X1)
           1.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24045_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.14   data arrival time
---------------------------------------------------------
           2.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24046_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.09 v _20665_/Z (BUF_X1)
   0.05    1.14 v _20684_/Z (MUX2_X1)
   0.00    1.14 v _24046_/D (DFFR_X1)
           1.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24046_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.14   data arrival time
---------------------------------------------------------
           2.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24047_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.09 v _20665_/Z (BUF_X1)
   0.05    1.14 v _20689_/Z (MUX2_X1)
   0.00    1.14 v _24047_/D (DFFR_X1)
           1.14   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24047_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.14   data arrival time
---------------------------------------------------------
           2.82   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24129_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.04    0.97 v _20691_/ZN (NOR2_X1)
   0.08    1.05 v _20692_/Z (CLKBUF_X1)
   0.04    1.08 ^ _20951_/ZN (AOI21_X1)
   0.02    1.10 v _20952_/ZN (OAI21_X1)
   0.01    1.12 ^ _20953_/ZN (INV_X1)
   0.01    1.13 v _20954_/ZN (OAI21_X1)
   0.00    1.13 v _24129_/D (DFFS_X1)
           1.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24129_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.13   data arrival time
---------------------------------------------------------
           2.83   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24064_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.09 v _20665_/Z (BUF_X1)
   0.03    1.13 ^ _20772_/ZN (AOI21_X1)
   0.00    1.13 ^ _24064_/D (DFFR_X1)
           1.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24064_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.13   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24065_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.09 v _20665_/Z (BUF_X1)
   0.03    1.13 ^ _20778_/ZN (AOI21_X1)
   0.00    1.13 ^ _24065_/D (DFFR_X1)
           1.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24065_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.13   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24067_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.09 v _20665_/Z (BUF_X1)
   0.03    1.13 ^ _20790_/ZN (AOI21_X1)
   0.00    1.13 ^ _24067_/D (DFFR_X1)
           1.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24067_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.13   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24068_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.09 v _20665_/Z (BUF_X1)
   0.03    1.13 ^ _20797_/ZN (AOI21_X1)
   0.00    1.13 ^ _24068_/D (DFFR_X1)
           1.13   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24068_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.13   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24131_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _20969_/Z (MUX2_X1)
   0.00    1.12 v _24131_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24131_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24132_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _20981_/Z (MUX2_X1)
   0.00    1.12 v _24132_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24132_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24133_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _20995_/Z (MUX2_X1)
   0.00    1.12 v _24133_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24133_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24134_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _21003_/Z (MUX2_X1)
   0.00    1.12 v _24134_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24134_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24135_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _21014_/Z (MUX2_X1)
   0.00    1.12 v _24135_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24135_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24136_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _21023_/Z (MUX2_X1)
   0.00    1.12 v _24136_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24136_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24137_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _21034_/Z (MUX2_X1)
   0.00    1.12 v _24137_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24137_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24138_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _21044_/Z (MUX2_X1)
   0.00    1.12 v _24138_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24138_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24139_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _21054_/Z (MUX2_X1)
   0.00    1.12 v _24139_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24139_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24140_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _20968_/Z (BUF_X1)
   0.05    1.12 v _21064_/Z (MUX2_X1)
   0.00    1.12 v _24140_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24140_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24141_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21074_/Z (MUX2_X1)
   0.00    1.12 v _24141_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24141_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24142_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21085_/Z (MUX2_X1)
   0.00    1.12 v _24142_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24142_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24143_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21093_/Z (MUX2_X1)
   0.00    1.12 v _24143_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24143_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24144_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21104_/Z (MUX2_X1)
   0.00    1.12 v _24144_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24144_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24145_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21112_/Z (MUX2_X1)
   0.00    1.12 v _24145_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24145_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24146_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21123_/Z (MUX2_X1)
   0.00    1.12 v _24146_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24146_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24147_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21132_/Z (MUX2_X1)
   0.00    1.12 v _24147_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24147_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24148_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21144_/Z (MUX2_X1)
   0.00    1.12 v _24148_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24148_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24149_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21152_/Z (MUX2_X1)
   0.00    1.12 v _24149_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24149_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24150_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21073_/Z (BUF_X1)
   0.05    1.12 v _21162_/Z (MUX2_X1)
   0.00    1.12 v _24150_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24150_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24151_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21171_/Z (MUX2_X1)
   0.00    1.12 v _24151_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24151_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24152_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21179_/Z (MUX2_X1)
   0.00    1.12 v _24152_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24152_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24153_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21190_/Z (MUX2_X1)
   0.00    1.12 v _24153_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24153_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24154_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21199_/Z (MUX2_X1)
   0.00    1.12 v _24154_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24154_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24155_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21208_/Z (MUX2_X1)
   0.00    1.12 v _24155_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24155_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24156_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21216_/Z (MUX2_X1)
   0.00    1.12 v _24156_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24156_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24157_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21223_/Z (MUX2_X1)
   0.00    1.12 v _24157_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24157_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24158_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21231_/Z (MUX2_X1)
   0.00    1.12 v _24158_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24158_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24159_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21238_/Z (MUX2_X1)
   0.00    1.12 v _24159_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24159_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24160_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.07 v _21170_/Z (BUF_X1)
   0.05    1.12 v _21246_/Z (MUX2_X1)
   0.00    1.12 v _24160_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24160_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24014_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20560_/Z (MUX2_X1)
   0.00    1.12 v _24014_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24014_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24015_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20561_/Z (MUX2_X1)
   0.00    1.12 v _24015_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24015_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24016_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20562_/Z (MUX2_X1)
   0.00    1.12 v _24016_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24016_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24017_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20563_/Z (MUX2_X1)
   0.00    1.12 v _24017_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24017_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24018_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20564_/Z (MUX2_X1)
   0.00    1.12 v _24018_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24018_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24019_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20565_/Z (MUX2_X1)
   0.00    1.12 v _24019_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24019_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24020_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20566_/Z (MUX2_X1)
   0.00    1.12 v _24020_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24020_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24021_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20567_/Z (MUX2_X1)
   0.00    1.12 v _24021_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24021_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24022_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20568_/Z (MUX2_X1)
   0.00    1.12 v _24022_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24022_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24023_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20559_/Z (BUF_X1)
   0.06    1.12 v _20569_/Z (MUX2_X1)
   0.00    1.12 v _24023_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24023_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24024_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20571_/Z (MUX2_X1)
   0.00    1.12 v _24024_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24024_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24025_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20572_/Z (MUX2_X1)
   0.00    1.12 v _24025_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24025_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24026_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20573_/Z (MUX2_X1)
   0.00    1.12 v _24026_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24026_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24027_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20574_/Z (MUX2_X1)
   0.00    1.12 v _24027_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24027_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24028_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20575_/Z (MUX2_X1)
   0.00    1.12 v _24028_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24028_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24029_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20576_/Z (MUX2_X1)
   0.00    1.12 v _24029_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24029_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24030_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20577_/Z (MUX2_X1)
   0.00    1.12 v _24030_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24030_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24031_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20578_/Z (MUX2_X1)
   0.00    1.12 v _24031_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24031_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24032_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20579_/Z (MUX2_X1)
   0.00    1.12 v _24032_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24032_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24033_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20570_/Z (BUF_X1)
   0.06    1.12 v _20580_/Z (MUX2_X1)
   0.00    1.12 v _24033_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24033_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24034_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _20582_/Z (MUX2_X1)
   0.00    1.12 v _24034_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24034_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24035_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _20583_/Z (MUX2_X1)
   0.00    1.12 v _24035_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24035_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24036_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _20584_/Z (MUX2_X1)
   0.00    1.12 v _24036_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24036_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24227_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _21396_/Z (MUX2_X1)
   0.00    1.12 v _24227_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24227_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24228_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _21397_/Z (MUX2_X1)
   0.00    1.12 v _24228_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24228_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24229_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _21398_/Z (MUX2_X1)
   0.00    1.12 v _24229_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24229_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24230_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _21399_/Z (MUX2_X1)
   0.00    1.12 v _24230_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24230_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24231_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _21400_/Z (MUX2_X1)
   0.00    1.12 v _24231_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24231_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24232_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _21401_/Z (MUX2_X1)
   0.00    1.12 v _24232_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24232_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24233_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20581_/Z (BUF_X1)
   0.06    1.12 v _21402_/Z (MUX2_X1)
   0.00    1.12 v _24233_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24233_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24005_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.06    1.12 v _20550_/Z (MUX2_X1)
   0.00    1.12 v _24005_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24005_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24006_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.06    1.12 v _20551_/Z (MUX2_X1)
   0.00    1.12 v _24006_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24006_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24007_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.06    1.12 v _20552_/Z (MUX2_X1)
   0.00    1.12 v _24007_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24007_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24008_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.06    1.12 v _20553_/Z (MUX2_X1)
   0.00    1.12 v _24008_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24008_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24009_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.06    1.12 v _20554_/Z (MUX2_X1)
   0.00    1.12 v _24009_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24009_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24010_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.06    1.12 v _20555_/Z (MUX2_X1)
   0.00    1.12 v _24010_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24010_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24011_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.06    1.12 v _20556_/Z (MUX2_X1)
   0.00    1.12 v _24011_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24011_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24012_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.06    1.12 v _20557_/Z (MUX2_X1)
   0.00    1.12 v _24012_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24012_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24013_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.06    1.12 v _20558_/Z (MUX2_X1)
   0.00    1.12 v _24013_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24013_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24044_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20664_/ZN (OAI21_X1)
   0.06    1.09 v _20665_/Z (BUF_X1)
   0.03    1.12 ^ _20667_/ZN (OAI21_X1)
   0.00    1.12 ^ _24044_/D (DFFR_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24044_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.84   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24166_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.01    1.06 v _21273_/ZN (INV_X1)
   0.02    1.08 ^ _21274_/ZN (NAND2_X1)
   0.04    1.12 ^ _21275_/ZN (XNOR2_X1)
   0.00    1.12 ^ _24166_/D (DFF_X1)
           1.12   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24166_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.12   data arrival time
---------------------------------------------------------
           2.85   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24074_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.01    0.94 v _20628_/ZN (NOR2_X1)
   0.09    1.03 ^ _20699_/ZN (NOR2_X1)
   0.02    1.05 v _20824_/ZN (OAI21_X1)
   0.06    1.11 v _20825_/Z (MUX2_X1)
   0.00    1.11 v _24074_/D (DFFR_X1)
           1.11   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24074_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.11   data arrival time
---------------------------------------------------------
           2.85   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24075_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.07    0.92 v _20607_/Z (CLKBUF_X1)
   0.03    0.96 ^ _20644_/ZN (NAND2_X1)
   0.03    0.99 v _20656_/ZN (NAND2_X1)
   0.04    1.03 ^ _20828_/ZN (AOI21_X1)
   0.01    1.05 v _20829_/ZN (OAI21_X1)
   0.06    1.11 v _20830_/Z (MUX2_X1)
   0.00    1.11 v _24075_/D (DFFR_X1)
           1.11   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24075_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.11   data arrival time
---------------------------------------------------------
           2.85   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24038_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20589_/ZN (OAI21_X1)
   0.06    1.10 v _20624_/Z (MUX2_X1)
   0.00    1.10 v _24038_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24038_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24039_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20589_/ZN (OAI21_X1)
   0.06    1.10 v _20632_/Z (MUX2_X1)
   0.00    1.10 v _24039_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24039_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24040_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20589_/ZN (OAI21_X1)
   0.06    1.10 v _20640_/Z (MUX2_X1)
   0.00    1.10 v _24040_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24040_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24041_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20589_/ZN (OAI21_X1)
   0.06    1.10 v _20647_/Z (MUX2_X1)
   0.00    1.10 v _24041_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24041_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24043_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20589_/ZN (OAI21_X1)
   0.06    1.10 v _20661_/Z (MUX2_X1)
   0.00    1.10 v _24043_/D (DFFR_X1)
           1.10   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24043_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.10   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24037_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20589_/ZN (OAI21_X1)
   0.04    1.08 ^ _20590_/ZN (NOR2_X1)
   0.01    1.09 v _20606_/ZN (AOI21_X1)
   0.00    1.09 v _24037_/D (DFFR_X1)
           1.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24037_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.09   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24042_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.99 ^ _20588_/ZN (AOI21_X1)
   0.05    1.04 v _20589_/ZN (OAI21_X1)
   0.04    1.08 ^ _20648_/ZN (NOR2_X1)
   0.01    1.09 v _20654_/ZN (AOI21_X1)
   0.00    1.09 v _24042_/D (DFFR_X1)
           1.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24042_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.09   data arrival time
---------------------------------------------------------
           2.86   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _25851_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.01    1.03 ^ _15256_/ZN (INV_X1)
   0.04    1.07 ^ _15257_/ZN (AND2_X1)
   0.02    1.09 v _15263_/ZN (NAND3_X1)
   0.00    1.09 v _25851_/D (DFFR_X1)
           1.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25851_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.09   data arrival time
---------------------------------------------------------
           2.87   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24127_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.02    1.00 v _20932_/ZN (NAND2_X1)
   0.06    1.06 ^ _20933_/ZN (AOI21_X1)
   0.02    1.08 v _20941_/ZN (OAI22_X1)
   0.00    1.08 v _24127_/D (DFFR_X1)
           1.08   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24127_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.08   data arrival time
---------------------------------------------------------
           2.87   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24818_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.11    0.85 v _15405_/ZN (OR4_X1)
   0.05    0.90 v _15406_/Z (BUF_X1)
   0.05    0.95 v _15407_/Z (BUF_X1)
   0.05    0.99 v _15408_/Z (BUF_X1)
   0.05    1.04 v _15409_/Z (BUF_X1)
   0.03    1.07 ^ _15410_/ZN (OAI21_X1)
   0.01    1.08 v _15411_/ZN (INV_X1)
   0.00    1.08 v _24818_/D (DFFR_X1)
           1.08   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24818_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.08   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24165_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.03    0.71 ^ _15243_/ZN (NAND4_X1)
   0.02    0.74 v _15244_/ZN (OAI21_X1)
   0.18    0.92 ^ _15250_/ZN (NOR4_X1)
   0.05    0.97 v _15252_/ZN (OAI221_X1)
   0.05    1.02 v _15255_/ZN (AND4_X1)
   0.03    1.05 ^ _21271_/ZN (NAND2_X1)
   0.04    1.09 ^ _21272_/ZN (XNOR2_X1)
   0.00    1.09 ^ _24165_/D (DFF_X1)
           1.09   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24165_/CK (DFF_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.09   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24545_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20716_/Z (MUX2_X1)
   0.02    1.04 ^ _22533_/ZN (NAND2_X1)
   0.03    1.07 v _22534_/ZN (OAI211_X1)
   0.00    1.07 v _24545_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24545_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24540_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20693_/Z (MUX2_X1)
   0.02    1.04 ^ _22517_/ZN (NAND2_X1)
   0.03    1.07 v _22518_/ZN (OAI211_X1)
   0.00    1.07 v _24540_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24540_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24550_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20739_/Z (MUX2_X1)
   0.02    1.04 ^ _22550_/ZN (NAND2_X1)
   0.03    1.07 v _22551_/ZN (OAI211_X1)
   0.00    1.07 v _24550_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24550_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24541_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20697_/Z (MUX2_X1)
   0.02    1.04 ^ _22520_/ZN (NAND2_X1)
   0.03    1.07 v _22521_/ZN (OAI211_X1)
   0.00    1.07 v _24541_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24541_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24554_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20756_/Z (MUX2_X1)
   0.02    1.04 ^ _22562_/ZN (NAND2_X1)
   0.03    1.07 v _22563_/ZN (OAI211_X1)
   0.00    1.07 v _24554_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24554_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24555_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20760_/Z (MUX2_X1)
   0.02    1.04 ^ _22566_/ZN (NAND2_X1)
   0.03    1.07 v _22567_/ZN (OAI211_X1)
   0.00    1.07 v _24555_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24555_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24562_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20802_/Z (MUX2_X1)
   0.02    1.04 ^ _22589_/ZN (NAND2_X1)
   0.03    1.07 v _22590_/ZN (OAI211_X1)
   0.00    1.07 v _24562_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24562_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24163_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.06    0.99 ^ _20548_/Z (BUF_X1)
   0.07    1.06 ^ _20549_/Z (BUF_X1)
   0.02    1.07 v _21268_/ZN (OAI21_X1)
   0.00    1.07 v _24163_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24163_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24542_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20703_/Z (MUX2_X1)
   0.02    1.04 ^ _22523_/ZN (NAND2_X1)
   0.03    1.07 v _22524_/ZN (OAI211_X1)
   0.00    1.07 v _24542_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24542_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24537_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20675_/Z (MUX2_X1)
   0.02    1.04 ^ _22507_/ZN (NAND2_X1)
   0.03    1.07 v _22509_/ZN (OAI211_X1)
   0.00    1.07 v _24537_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24537_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.88   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24546_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20720_/Z (MUX2_X1)
   0.02    1.04 ^ _22536_/ZN (NAND2_X1)
   0.03    1.07 v _22537_/ZN (OAI211_X1)
   0.00    1.07 v _24546_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24546_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24547_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20725_/Z (MUX2_X1)
   0.02    1.04 ^ _22540_/ZN (NAND2_X1)
   0.03    1.07 v _22542_/ZN (OAI211_X1)
   0.00    1.07 v _24547_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24547_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24548_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20730_/Z (MUX2_X1)
   0.02    1.04 ^ _22544_/ZN (NAND2_X1)
   0.03    1.07 v _22545_/ZN (OAI211_X1)
   0.00    1.07 v _24548_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24548_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24549_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20735_/Z (MUX2_X1)
   0.02    1.04 ^ _22547_/ZN (NAND2_X1)
   0.03    1.07 v _22548_/ZN (OAI211_X1)
   0.00    1.07 v _24549_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24549_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24551_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20743_/Z (MUX2_X1)
   0.02    1.04 ^ _22553_/ZN (NAND2_X1)
   0.03    1.07 v _22554_/ZN (OAI211_X1)
   0.00    1.07 v _24551_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24551_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24552_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20747_/Z (MUX2_X1)
   0.02    1.04 ^ _22556_/ZN (NAND2_X1)
   0.03    1.07 v _22557_/ZN (OAI211_X1)
   0.00    1.07 v _24552_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24552_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24553_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20752_/Z (MUX2_X1)
   0.02    1.04 ^ _22559_/ZN (NAND2_X1)
   0.03    1.07 v _22560_/ZN (OAI211_X1)
   0.00    1.07 v _24553_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24553_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24561_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20798_/Z (MUX2_X1)
   0.02    1.04 ^ _22586_/ZN (NAND2_X1)
   0.03    1.07 v _22587_/ZN (OAI211_X1)
   0.00    1.07 v _24561_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24561_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24563_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20734_/Z (BUF_X1)
   0.07    1.03 v _20807_/Z (MUX2_X1)
   0.02    1.04 ^ _22592_/ZN (NAND2_X1)
   0.03    1.07 v _22593_/ZN (OAI211_X1)
   0.00    1.07 v _24563_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24563_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24543_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20708_/Z (MUX2_X1)
   0.02    1.04 ^ _22526_/ZN (NAND2_X1)
   0.03    1.07 v _22527_/ZN (OAI211_X1)
   0.00    1.07 v _24543_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24543_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24544_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.96 ^ _20674_/Z (BUF_X1)
   0.07    1.03 v _20712_/Z (MUX2_X1)
   0.02    1.04 ^ _22529_/ZN (NAND2_X1)
   0.03    1.07 v _22530_/ZN (OAI211_X1)
   0.00    1.07 v _24544_/D (DFFR_X1)
           1.07   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24544_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.07   data arrival time
---------------------------------------------------------
           2.89   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24161_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.06 v _21255_/Z (MUX2_X1)
   0.00    1.06 v _24161_/D (DFFR_X1)
           1.06   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24161_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.06   data arrival time
---------------------------------------------------------
           2.90   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24162_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.02 v _20967_/ZN (OAI21_X1)
   0.05    1.06 v _21264_/Z (MUX2_X1)
   0.00    1.06 v _24162_/D (DFFR_X1)
           1.06   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24162_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.06   data arrival time
---------------------------------------------------------
           2.90   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24234_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.06    0.93 ^ _20934_/Z (BUF_X1)
   0.07    1.00 ^ _20965_/Z (BUF_X1)
   0.06    1.06 v _21403_/Z (MUX2_X1)
   0.00    1.06 v _24234_/D (DFFR_X1)
           1.06   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24234_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.06   data arrival time
---------------------------------------------------------
           2.90   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24235_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.06    0.93 ^ _20934_/Z (BUF_X1)
   0.07    1.00 ^ _20965_/Z (BUF_X1)
   0.06    1.06 v _21404_/Z (MUX2_X1)
   0.00    1.06 v _24235_/D (DFFR_X1)
           1.06   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24235_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.06   data arrival time
---------------------------------------------------------
           2.90   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24236_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.06    0.93 ^ _20934_/Z (BUF_X1)
   0.07    1.00 ^ _20965_/Z (BUF_X1)
   0.06    1.06 v _21405_/Z (MUX2_X1)
   0.00    1.06 v _24236_/D (DFFS_X1)
           1.06   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24236_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.06   data arrival time
---------------------------------------------------------
           2.90   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24164_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.09    0.85 v _15868_/ZN (OR3_X1)
   0.02    0.88 ^ _15870_/ZN (NAND2_X1)
   0.05    0.93 ^ _15871_/Z (BUF_X1)
   0.03    0.96 v _15872_/ZN (NOR3_X1)
   0.04    1.00 ^ _21269_/ZN (AOI21_X1)
   0.02    1.02 v _21270_/ZN (OAI21_X1)
   0.00    1.02 v _24164_/D (DFFR_X1)
           1.02   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24164_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.02   data arrival time
---------------------------------------------------------
           2.93   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24269_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.07    1.00 ^ _20641_/Z (BUF_X1)
   0.02    1.02 v _21468_/ZN (OAI21_X1)
   0.00    1.02 v _24269_/D (DFFS_X1)
           1.02   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24269_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.02   data arrival time
---------------------------------------------------------
           2.93   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24270_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.07    1.00 ^ _20641_/Z (BUF_X1)
   0.02    1.02 v _21471_/ZN (OAI21_X1)
   0.00    1.02 v _24270_/D (DFFS_X1)
           1.02   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24270_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.02   data arrival time
---------------------------------------------------------
           2.93   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24130_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.16    0.93 ^ _20586_/ZN (NOR3_X1)
   0.02    0.95 v _20587_/ZN (NOR2_X1)
   0.04    0.98 ^ _20931_/ZN (NAND2_X1)
   0.03    1.01 v _20957_/ZN (OAI211_X1)
   0.01    1.03 ^ _20958_/ZN (INV_X1)
   0.00    1.03 ^ _24130_/D (DFFR_X1)
           1.03   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24130_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -1.03   data arrival time
---------------------------------------------------------
           2.94   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24564_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.95 v _20812_/Z (MUX2_X1)
   0.02    0.97 ^ _22595_/ZN (NAND2_X1)
   0.03    1.00 v _22596_/ZN (OAI211_X1)
   0.00    1.00 v _24564_/D (DFFR_X1)
           1.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24564_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.00   data arrival time
---------------------------------------------------------
           2.96   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24565_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.95 v _20817_/Z (MUX2_X1)
   0.02    0.97 ^ _22598_/ZN (NAND2_X1)
   0.02    1.00 v _22599_/ZN (OAI211_X1)
   0.00    1.00 v _24565_/D (DFFR_X1)
           1.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24565_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -1.00   data arrival time
---------------------------------------------------------
           2.96   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24539_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.95 v _20686_/Z (MUX2_X1)
   0.02    0.97 ^ _22514_/ZN (NAND2_X1)
   0.03    1.00 v _22515_/ZN (OAI211_X1)
   0.00    1.00 v _24539_/D (DFFR_X1)
           1.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24539_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.00   data arrival time
---------------------------------------------------------
           2.96   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24556_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.95 v _20765_/Z (MUX2_X1)
   0.02    0.97 ^ _22569_/ZN (NAND2_X1)
   0.03    1.00 v _22570_/ZN (OAI211_X1)
   0.00    1.00 v _24556_/D (DFFR_X1)
           1.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24556_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.00   data arrival time
---------------------------------------------------------
           2.96   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24558_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.95 v _20779_/Z (MUX2_X1)
   0.02    0.97 ^ _22577_/ZN (NAND2_X1)
   0.03    1.00 v _22578_/ZN (OAI211_X1)
   0.00    1.00 v _24558_/D (DFFR_X1)
           1.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24558_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.00   data arrival time
---------------------------------------------------------
           2.96   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24538_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.95 v _20681_/Z (MUX2_X1)
   0.02    0.97 ^ _22511_/ZN (NAND2_X1)
   0.03    1.00 v _22512_/ZN (OAI211_X1)
   0.00    1.00 v _24538_/D (DFFR_X1)
           1.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24538_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.00   data arrival time
---------------------------------------------------------
           2.96   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24566_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.95 v _20822_/Z (MUX2_X1)
   0.02    0.97 ^ _22601_/ZN (NAND2_X1)
   0.02    1.00 v _22602_/ZN (OAI211_X1)
   0.00    1.00 v _24566_/D (DFFR_X1)
           1.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24566_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.00   data arrival time
---------------------------------------------------------
           2.96   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24567_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 ^ _20673_/Z (BUF_X1)
   0.07    0.95 v _20826_/Z (MUX2_X1)
   0.02    0.97 ^ _22604_/ZN (NAND2_X1)
   0.02    1.00 v _22605_/ZN (OAI211_X1)
   0.00    1.00 v _24567_/D (DFFR_X1)
           1.00   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24567_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -1.00   data arrival time
---------------------------------------------------------
           2.96   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24557_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 v _20774_/Z (MUX2_X1)
   0.02    0.90 ^ _22573_/ZN (NAND2_X1)
   0.03    0.93 v _22575_/ZN (OAI211_X1)
   0.00    0.93 v _24557_/D (DFFR_X1)
           0.93   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24557_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.93   data arrival time
---------------------------------------------------------
           3.02   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24560_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 v _20792_/Z (MUX2_X1)
   0.02    0.90 ^ _22583_/ZN (NAND2_X1)
   0.03    0.93 v _22584_/ZN (OAI211_X1)
   0.00    0.93 v _24560_/D (DFFR_X1)
           0.93   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24560_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.93   data arrival time
---------------------------------------------------------
           3.02   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24559_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.05    0.82 ^ _20672_/ZN (NOR2_X1)
   0.07    0.89 v _20786_/Z (MUX2_X1)
   0.02    0.90 ^ _22580_/ZN (NAND2_X1)
   0.03    0.93 v _22581_/ZN (OAI211_X1)
   0.00    0.93 v _24559_/D (DFFR_X1)
           0.93   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24559_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.93   data arrival time
---------------------------------------------------------
           3.02   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24613_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.05    0.46 ^ _15221_/ZN (AOI22_X1)
   0.01    0.47 v _15222_/ZN (INV_X1)
   0.08    0.55 ^ _15223_/ZN (AOI221_X1)
   0.03    0.58 v _15226_/ZN (NAND3_X1)
   0.02    0.60 ^ _15227_/ZN (INV_X1)
   0.03    0.63 v _15238_/ZN (NAND4_X1)
   0.05    0.68 v _15242_/ZN (AND3_X1)
   0.04    0.72 v _15427_/ZN (AND4_X1)
   0.04    0.77 v _15428_/Z (BUF_X1)
   0.02    0.79 ^ _23078_/ZN (NAND3_X1)
   0.02    0.81 v _23079_/ZN (OAI21_X1)
   0.00    0.81 v _24613_/D (DFFR_X1)
           0.81   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24613_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.81   data arrival time
---------------------------------------------------------
           3.15   slack (MET)


Startpoint: irq_fast_i[10] (input port clocked by clk_i)
Endpoint: _23941_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[10] (in)
   0.01    0.42 ^ _16976_/ZN (NAND2_X1)
   0.02    0.44 v _16977_/ZN (OAI21_X1)
   0.06    0.49 ^ _16978_/ZN (AOI211_X1)
   0.06    0.55 ^ _16979_/ZN (AND4_X1)
   0.03    0.59 v _16982_/ZN (OAI221_X1)
   0.10    0.69 ^ _16983_/ZN (AOI21_X1)
   0.04    0.73 ^ _17255_/ZN (OR2_X1)
   0.02    0.75 v _17258_/ZN (OAI21_X1)
   0.06    0.80 v _17259_/Z (MUX2_X1)
   0.00    0.80 v _23941_/D (DFFR_X1)
           0.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23941_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.80   data arrival time
---------------------------------------------------------
           3.16   slack (MET)


Startpoint: irq_fast_i[14] (input port clocked by clk_i)
Endpoint: _24301_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[14] (in)
   0.04    0.44 ^ _17050_/ZN (AOI221_X1)
   0.06    0.51 ^ _17053_/ZN (AND4_X1)
   0.03    0.53 v _17056_/ZN (OAI211_X1)
   0.04    0.57 ^ _17057_/ZN (NOR2_X1)
   0.01    0.58 v _17058_/ZN (NOR2_X1)
   0.04    0.63 ^ _17059_/ZN (NOR2_X1)
   0.06    0.69 ^ _17060_/Z (BUF_X1)
   0.01    0.70 v _17277_/ZN (NOR2_X1)
   0.06    0.77 ^ _21656_/ZN (AOI211_X1)
   0.03    0.80 ^ _21657_/ZN (OR2_X1)
   0.01    0.80 v _21658_/ZN (INV_X1)
   0.00    0.80 v _24301_/D (DFFR_X1)
           0.80   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24301_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.80   data arrival time
---------------------------------------------------------
           3.16   slack (MET)


Startpoint: irq_fast_i[14] (input port clocked by clk_i)
Endpoint: _23945_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[14] (in)
   0.04    0.44 ^ _17050_/ZN (AOI221_X1)
   0.06    0.51 ^ _17053_/ZN (AND4_X1)
   0.03    0.53 v _17056_/ZN (OAI211_X1)
   0.04    0.57 ^ _17057_/ZN (NOR2_X1)
   0.01    0.58 v _17058_/ZN (NOR2_X1)
   0.04    0.63 ^ _17059_/ZN (NOR2_X1)
   0.06    0.69 ^ _17060_/Z (BUF_X1)
   0.01    0.70 v _17277_/ZN (NOR2_X1)
   0.07    0.77 ^ _17280_/ZN (AOI211_X1)
   0.02    0.78 v _17282_/ZN (AOI21_X1)
   0.00    0.78 v _23945_/D (DFFR_X1)
           0.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23945_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.78   data arrival time
---------------------------------------------------------
           3.17   slack (MET)


Startpoint: irq_fast_i[0] (input port clocked by clk_i)
Endpoint: _23931_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[0] (in)
   0.08    0.48 ^ _16792_/ZN (AOI222_X1)
   0.06    0.54 ^ _16798_/ZN (AND4_X1)
   0.04    0.58 v _16801_/ZN (OAI221_X1)
   0.05    0.63 ^ _16802_/ZN (AOI22_X1)
   0.06    0.69 ^ _17193_/Z (BUF_X1)
   0.01    0.70 v _17194_/ZN (NOR2_X1)
   0.06    0.76 ^ _17197_/ZN (AOI211_X1)
   0.02    0.78 v _17199_/ZN (AOI21_X1)
   0.00    0.78 v _23931_/D (DFFR_X1)
           0.78   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23931_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.78   data arrival time
---------------------------------------------------------
           3.18   slack (MET)


Startpoint: irq_fast_i[7] (input port clocked by clk_i)
Endpoint: _23938_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[7] (in)
   0.01    0.42 ^ _16916_/ZN (NAND2_X1)
   0.02    0.44 v _16917_/ZN (OAI21_X1)
   0.07    0.50 ^ _16923_/ZN (AOI211_X1)
   0.04    0.55 v _16926_/ZN (OAI221_X1)
   0.08    0.63 ^ _16927_/ZN (AOI21_X1)
   0.02    0.65 v _17236_/ZN (INV_X1)
   0.06    0.71 v _17240_/Z (MUX2_X1)
   0.06    0.77 v _17241_/Z (MUX2_X1)
   0.00    0.77 v _23938_/D (DFFR_X1)
           0.77   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23938_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.77   data arrival time
---------------------------------------------------------
           3.19   slack (MET)


Startpoint: irq_fast_i[9] (input port clocked by clk_i)
Endpoint: _23940_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[9] (in)
   0.07    0.48 ^ _16959_/ZN (AOI221_X1)
   0.06    0.54 ^ _16960_/ZN (AND4_X1)
   0.03    0.57 v _16963_/ZN (OAI221_X1)
   0.04    0.61 ^ _16964_/ZN (AOI21_X1)
   0.06    0.67 ^ _17248_/Z (BUF_X1)
   0.01    0.68 v _17249_/ZN (NOR2_X1)
   0.06    0.74 ^ _17252_/ZN (AOI211_X1)
   0.02    0.76 v _17254_/ZN (AOI21_X1)
   0.00    0.76 v _23940_/D (DFFR_X1)
           0.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23940_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.76   data arrival time
---------------------------------------------------------
           3.20   slack (MET)


Startpoint: irq_fast_i[13] (input port clocked by clk_i)
Endpoint: _23944_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[13] (in)
   0.04    0.45 ^ _17027_/ZN (AOI22_X1)
   0.02    0.47 v _17028_/ZN (OAI21_X1)
   0.02    0.49 ^ _17034_/ZN (NOR2_X1)
   0.04    0.53 v _17037_/ZN (OAI221_X1)
   0.12    0.65 ^ _17038_/ZN (AOI22_X1)
   0.04    0.69 ^ _17272_/ZN (OR2_X1)
   0.02    0.70 v _17275_/ZN (OAI21_X1)
   0.06    0.76 v _17276_/Z (MUX2_X1)
   0.00    0.76 v _23944_/D (DFFR_X1)
           0.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23944_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.76   data arrival time
---------------------------------------------------------
           3.20   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by clk_i)
Endpoint: _23934_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[3] (in)
   0.03    0.43 ^ _16856_/ZN (AOI211_X1)
   0.06    0.50 ^ _16857_/ZN (AND4_X1)
   0.04    0.53 v _16860_/ZN (OAI221_X1)
   0.11    0.64 ^ _16861_/ZN (AOI22_X1)
   0.04    0.68 ^ _17212_/ZN (OR2_X1)
   0.02    0.70 v _17216_/ZN (OAI21_X1)
   0.06    0.76 v _17217_/Z (MUX2_X1)
   0.00    0.76 v _23934_/D (DFFR_X1)
           0.76   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23934_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.76   data arrival time
---------------------------------------------------------
           3.20   slack (MET)


Startpoint: irq_fast_i[6] (input port clocked by clk_i)
Endpoint: _23937_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[6] (in)
   0.04    0.45 ^ _16895_/ZN (AOI222_X1)
   0.06    0.51 ^ _16901_/ZN (AND4_X1)
   0.03    0.55 v _16904_/ZN (OAI221_X1)
   0.04    0.59 ^ _16905_/ZN (AOI21_X1)
   0.06    0.64 ^ _16906_/Z (BUF_X1)
   0.03    0.68 ^ _17232_/ZN (OR2_X1)
   0.02    0.69 v _17234_/ZN (OAI21_X1)
   0.06    0.75 v _17235_/Z (MUX2_X1)
   0.00    0.75 v _23937_/D (DFFR_X1)
           0.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23937_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.75   data arrival time
---------------------------------------------------------
           3.21   slack (MET)


Startpoint: irq_fast_i[10] (input port clocked by clk_i)
Endpoint: _24297_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[10] (in)
   0.01    0.42 ^ _16976_/ZN (NAND2_X1)
   0.02    0.44 v _16977_/ZN (OAI21_X1)
   0.06    0.49 ^ _16978_/ZN (AOI211_X1)
   0.06    0.55 ^ _16979_/ZN (AND4_X1)
   0.03    0.59 v _16982_/ZN (OAI221_X1)
   0.10    0.69 ^ _16983_/ZN (AOI21_X1)
   0.04    0.73 ^ _17255_/ZN (OR2_X1)
   0.02    0.75 v _21636_/ZN (AOI22_X1)
   0.00    0.75 v _24297_/D (DFFR_X1)
           0.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24297_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.75   data arrival time
---------------------------------------------------------
           3.21   slack (MET)


Startpoint: irq_fast_i[12] (input port clocked by clk_i)
Endpoint: _23943_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[12] (in)
   0.04    0.45 ^ _17010_/ZN (AOI222_X1)
   0.06    0.51 ^ _17016_/ZN (AND4_X1)
   0.03    0.55 v _17019_/ZN (OAI221_X1)
   0.10    0.65 ^ _17020_/ZN (AOI21_X1)
   0.01    0.66 v _17266_/ZN (NOR2_X1)
   0.07    0.73 ^ _17269_/ZN (AOI211_X1)
   0.02    0.75 v _17271_/ZN (AOI21_X1)
   0.00    0.75 v _23943_/D (DFFR_X1)
           0.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23943_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.75   data arrival time
---------------------------------------------------------
           3.21   slack (MET)


Startpoint: irq_fast_i[9] (input port clocked by clk_i)
Endpoint: _24296_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[9] (in)
   0.07    0.48 ^ _16959_/ZN (AOI221_X1)
   0.06    0.54 ^ _16960_/ZN (AND4_X1)
   0.03    0.57 v _16963_/ZN (OAI221_X1)
   0.04    0.61 ^ _16964_/ZN (AOI21_X1)
   0.06    0.67 ^ _17248_/Z (BUF_X1)
   0.02    0.69 v _21628_/ZN (OAI21_X1)
   0.04    0.74 ^ _21629_/ZN (OAI22_X1)
   0.01    0.75 v _21630_/ZN (INV_X1)
   0.00    0.75 v _24296_/D (DFFR_X1)
           0.75   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24296_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.75   data arrival time
---------------------------------------------------------
           3.21   slack (MET)


Startpoint: irq_fast_i[0] (input port clocked by clk_i)
Endpoint: _24287_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[0] (in)
   0.08    0.48 ^ _16792_/ZN (AOI222_X1)
   0.06    0.54 ^ _16798_/ZN (AND4_X1)
   0.04    0.58 v _16801_/ZN (OAI221_X1)
   0.05    0.63 ^ _16802_/ZN (AOI22_X1)
   0.06    0.69 ^ _17193_/Z (BUF_X1)
   0.02    0.71 v _21579_/ZN (OAI21_X1)
   0.02    0.74 ^ _21580_/ZN (OAI21_X1)
   0.01    0.74 v _21581_/ZN (INV_X1)
   0.00    0.74 v _24287_/D (DFFR_X1)
           0.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24287_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.74   data arrival time
---------------------------------------------------------
           3.22   slack (MET)


Startpoint: irq_fast_i[12] (input port clocked by clk_i)
Endpoint: _24299_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[12] (in)
   0.04    0.45 ^ _17010_/ZN (AOI222_X1)
   0.06    0.51 ^ _17016_/ZN (AND4_X1)
   0.03    0.55 v _17019_/ZN (OAI221_X1)
   0.10    0.65 ^ _17020_/ZN (AOI21_X1)
   0.01    0.66 v _17266_/ZN (NOR2_X1)
   0.03    0.69 ^ _21641_/ZN (NOR2_X1)
   0.02    0.71 v _21644_/ZN (OAI21_X1)
   0.02    0.73 ^ _21645_/ZN (OAI21_X1)
   0.01    0.74 v _21646_/ZN (INV_X1)
   0.00    0.74 v _24299_/D (DFFR_X1)
           0.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24299_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.74   data arrival time
---------------------------------------------------------
           3.22   slack (MET)


Startpoint: irq_fast_i[8] (input port clocked by clk_i)
Endpoint: _24295_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[8] (in)
   0.04    0.45 ^ _16937_/ZN (AOI222_X1)
   0.06    0.51 ^ _16943_/ZN (AND4_X1)
   0.03    0.55 v _16946_/ZN (OAI221_X1)
   0.08    0.63 ^ _16947_/ZN (AOI21_X1)
   0.01    0.64 v _17242_/ZN (NOR2_X1)
   0.07    0.71 v _21621_/ZN (OR3_X1)
   0.02    0.73 ^ _21622_/ZN (OAI21_X1)
   0.01    0.74 v _21623_/ZN (INV_X1)
   0.00    0.74 v _24295_/D (DFFR_X1)
           0.74   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24295_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.74   data arrival time
---------------------------------------------------------
           3.22   slack (MET)


Startpoint: irq_fast_i[1] (input port clocked by clk_i)
Endpoint: _23932_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[1] (in)
   0.01    0.42 ^ _16813_/ZN (NAND2_X1)
   0.03    0.44 v _16815_/ZN (OAI211_X1)
   0.03    0.47 ^ _16821_/ZN (NOR2_X1)
   0.04    0.51 v _16824_/ZN (OAI221_X1)
   0.05    0.56 ^ _16825_/ZN (AOI22_X1)
   0.06    0.62 ^ _17200_/Z (BUF_X1)
   0.03    0.65 ^ _17201_/ZN (OR2_X1)
   0.02    0.67 v _17205_/ZN (OAI21_X1)
   0.06    0.73 v _17206_/Z (MUX2_X1)
   0.00    0.73 v _23932_/D (DFFR_X1)
           0.73   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23932_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.73   data arrival time
---------------------------------------------------------
           3.23   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24298_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.08    0.49 ^ _16994_/ZN (AOI222_X1)
   0.06    0.55 ^ _17000_/ZN (AND4_X1)
   0.03    0.58 v _17003_/ZN (OAI221_X1)
   0.04    0.63 ^ _17004_/ZN (AOI21_X1)
   0.01    0.64 v _17260_/ZN (NOR2_X1)
   0.07    0.71 ^ _21639_/ZN (AOI211_X1)
   0.02    0.72 v _21640_/ZN (AOI21_X1)
   0.00    0.72 v _24298_/D (DFFR_X1)
           0.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24298_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.72   data arrival time
---------------------------------------------------------
           3.23   slack (MET)


Startpoint: irq_fast_i[8] (input port clocked by clk_i)
Endpoint: _23939_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[8] (in)
   0.04    0.45 ^ _16937_/ZN (AOI222_X1)
   0.06    0.51 ^ _16943_/ZN (AND4_X1)
   0.03    0.55 v _16946_/ZN (OAI221_X1)
   0.08    0.63 ^ _16947_/ZN (AOI21_X1)
   0.01    0.64 v _17242_/ZN (NOR2_X1)
   0.07    0.71 ^ _17245_/ZN (AOI211_X1)
   0.02    0.72 v _17247_/ZN (AOI21_X1)
   0.00    0.72 v _23939_/D (DFFR_X1)
           0.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23939_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.72   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[4] (input port clocked by clk_i)
Endpoint: _23935_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[4] (in)
   0.03    0.43 ^ _16873_/ZN (AOI22_X1)
   0.03    0.46 v _16874_/ZN (OAI211_X1)
   0.03    0.49 ^ _16879_/ZN (NOR2_X1)
   0.04    0.53 v _16882_/ZN (OAI221_X1)
   0.07    0.60 ^ _16883_/ZN (AOI21_X1)
   0.02    0.62 v _17218_/ZN (INV_X1)
   0.02    0.65 ^ _17220_/ZN (NAND2_X1)
   0.02    0.67 v _17223_/ZN (OAI21_X1)
   0.06    0.72 v _17224_/Z (MUX2_X1)
   0.00    0.72 v _23935_/D (DFFR_X1)
           0.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23935_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.72   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _23942_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.08    0.49 ^ _16994_/ZN (AOI222_X1)
   0.06    0.55 ^ _17000_/ZN (AND4_X1)
   0.03    0.58 v _17003_/ZN (OAI221_X1)
   0.04    0.63 ^ _17004_/ZN (AOI21_X1)
   0.01    0.64 v _17260_/ZN (NOR2_X1)
   0.06    0.70 ^ _17263_/ZN (AOI211_X1)
   0.02    0.72 v _17265_/ZN (AOI21_X1)
   0.00    0.72 v _23942_/D (DFFR_X1)
           0.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23942_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.72   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[10] (input port clocked by clk_i)
Endpoint: _24086_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[10] (in)
   0.01    0.42 ^ _16976_/ZN (NAND2_X1)
   0.02    0.44 v _16977_/ZN (OAI21_X1)
   0.06    0.49 ^ _16978_/ZN (AOI211_X1)
   0.06    0.55 ^ _16979_/ZN (AND4_X1)
   0.03    0.59 v _16982_/ZN (OAI221_X1)
   0.10    0.69 ^ _16983_/ZN (AOI21_X1)
   0.02    0.71 v _20852_/ZN (OAI21_X1)
   0.00    0.71 v _24086_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24086_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[10] (input port clocked by clk_i)
Endpoint: _24120_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[10] (in)
   0.01    0.42 ^ _16976_/ZN (NAND2_X1)
   0.02    0.44 v _16977_/ZN (OAI21_X1)
   0.06    0.49 ^ _16978_/ZN (AOI211_X1)
   0.06    0.55 ^ _16979_/ZN (AND4_X1)
   0.03    0.59 v _16982_/ZN (OAI221_X1)
   0.10    0.69 ^ _16983_/ZN (AOI21_X1)
   0.02    0.71 v _20916_/ZN (OAI21_X1)
   0.00    0.71 v _24120_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24120_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[10] (input port clocked by clk_i)
Endpoint: _24221_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[10] (in)
   0.01    0.42 ^ _16976_/ZN (NAND2_X1)
   0.02    0.44 v _16977_/ZN (OAI21_X1)
   0.06    0.49 ^ _16978_/ZN (AOI211_X1)
   0.06    0.55 ^ _16979_/ZN (AND4_X1)
   0.03    0.59 v _16982_/ZN (OAI221_X1)
   0.10    0.69 ^ _16983_/ZN (AOI21_X1)
   0.02    0.71 v _21385_/ZN (OAI21_X1)
   0.00    0.71 v _24221_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24221_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[10] (input port clocked by clk_i)
Endpoint: _24263_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[10] (in)
   0.01    0.42 ^ _16976_/ZN (NAND2_X1)
   0.02    0.44 v _16977_/ZN (OAI21_X1)
   0.06    0.49 ^ _16978_/ZN (AOI211_X1)
   0.06    0.55 ^ _16979_/ZN (AND4_X1)
   0.03    0.59 v _16982_/ZN (OAI221_X1)
   0.10    0.69 ^ _16983_/ZN (AOI21_X1)
   0.02    0.71 v _21455_/ZN (OAI21_X1)
   0.00    0.71 v _24263_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24263_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[10] (input port clocked by clk_i)
Endpoint: _24426_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[10] (in)
   0.01    0.42 ^ _16976_/ZN (NAND2_X1)
   0.02    0.44 v _16977_/ZN (OAI21_X1)
   0.06    0.49 ^ _16978_/ZN (AOI211_X1)
   0.06    0.55 ^ _16979_/ZN (AND4_X1)
   0.03    0.59 v _16982_/ZN (OAI221_X1)
   0.10    0.69 ^ _16983_/ZN (AOI21_X1)
   0.02    0.71 v _22093_/ZN (OAI21_X1)
   0.00    0.71 v _24426_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24426_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_external_i (input port clocked by clk_i)
Endpoint: _24411_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_external_i (in)
   0.04    0.44 ^ _16740_/ZN (AOI22_X1)
   0.05    0.50 ^ _16748_/ZN (AND4_X1)
   0.03    0.53 v _16751_/ZN (OAI221_X1)
   0.05    0.58 ^ _16752_/ZN (AOI21_X1)
   0.06    0.64 ^ _17166_/Z (BUF_X1)
   0.02    0.66 v _22052_/ZN (OAI21_X1)
   0.06    0.72 v _22053_/Z (MUX2_X1)
   0.00    0.72 v _24411_/D (DFFR_X1)
           0.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24411_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.72   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_external_i (input port clocked by clk_i)
Endpoint: _23926_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_external_i (in)
   0.04    0.44 ^ _16740_/ZN (AOI22_X1)
   0.05    0.50 ^ _16748_/ZN (AND4_X1)
   0.03    0.53 v _16751_/ZN (OAI221_X1)
   0.05    0.58 ^ _16752_/ZN (AOI21_X1)
   0.06    0.64 ^ _17166_/Z (BUF_X1)
   0.02    0.66 v _17167_/ZN (OAI21_X1)
   0.06    0.72 v _17168_/Z (MUX2_X1)
   0.00    0.72 v _23926_/D (DFFR_X1)
           0.72   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23926_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.72   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[0] (input port clocked by clk_i)
Endpoint: _24076_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[0] (in)
   0.08    0.48 ^ _16792_/ZN (AOI222_X1)
   0.06    0.54 ^ _16798_/ZN (AND4_X1)
   0.04    0.58 v _16801_/ZN (OAI221_X1)
   0.05    0.63 ^ _16802_/ZN (AOI22_X1)
   0.06    0.69 ^ _17193_/Z (BUF_X1)
   0.02    0.71 v _20835_/ZN (OAI21_X1)
   0.00    0.71 v _24076_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24076_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[0] (input port clocked by clk_i)
Endpoint: _24110_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[0] (in)
   0.08    0.48 ^ _16792_/ZN (AOI222_X1)
   0.06    0.54 ^ _16798_/ZN (AND4_X1)
   0.04    0.58 v _16801_/ZN (OAI221_X1)
   0.05    0.63 ^ _16802_/ZN (AOI22_X1)
   0.06    0.69 ^ _17193_/Z (BUF_X1)
   0.02    0.71 v _20900_/ZN (OAI21_X1)
   0.00    0.71 v _24110_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24110_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[0] (input port clocked by clk_i)
Endpoint: _24211_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[0] (in)
   0.08    0.48 ^ _16792_/ZN (AOI222_X1)
   0.06    0.54 ^ _16798_/ZN (AND4_X1)
   0.04    0.58 v _16801_/ZN (OAI221_X1)
   0.05    0.63 ^ _16802_/ZN (AOI22_X1)
   0.06    0.69 ^ _17193_/Z (BUF_X1)
   0.02    0.71 v _21369_/ZN (OAI21_X1)
   0.00    0.71 v _24211_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24211_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[0] (input port clocked by clk_i)
Endpoint: _24253_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[0] (in)
   0.08    0.48 ^ _16792_/ZN (AOI222_X1)
   0.06    0.54 ^ _16798_/ZN (AND4_X1)
   0.04    0.58 v _16801_/ZN (OAI221_X1)
   0.05    0.63 ^ _16802_/ZN (AOI22_X1)
   0.06    0.69 ^ _17193_/Z (BUF_X1)
   0.02    0.71 v _21439_/ZN (OAI21_X1)
   0.00    0.71 v _24253_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24253_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[0] (input port clocked by clk_i)
Endpoint: _24416_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[0] (in)
   0.08    0.48 ^ _16792_/ZN (AOI222_X1)
   0.06    0.54 ^ _16798_/ZN (AND4_X1)
   0.04    0.58 v _16801_/ZN (OAI221_X1)
   0.05    0.63 ^ _16802_/ZN (AOI22_X1)
   0.06    0.69 ^ _17193_/Z (BUF_X1)
   0.02    0.71 v _22069_/ZN (OAI21_X1)
   0.00    0.71 v _24416_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24416_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.24   slack (MET)


Startpoint: irq_fast_i[14] (input port clocked by clk_i)
Endpoint: _24430_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[14] (in)
   0.04    0.44 ^ _17050_/ZN (AOI221_X1)
   0.06    0.51 ^ _17053_/ZN (AND4_X1)
   0.03    0.53 v _17056_/ZN (OAI211_X1)
   0.04    0.57 ^ _17057_/ZN (NOR2_X1)
   0.01    0.58 v _17058_/ZN (NOR2_X1)
   0.04    0.63 ^ _17059_/ZN (NOR2_X1)
   0.06    0.69 ^ _17060_/Z (BUF_X1)
   0.02    0.71 v _22103_/ZN (OAI211_X1)
   0.00    0.71 v _24430_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24430_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[7] (input port clocked by clk_i)
Endpoint: _24083_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[7] (in)
   0.01    0.42 ^ _16916_/ZN (NAND2_X1)
   0.02    0.44 v _16917_/ZN (OAI21_X1)
   0.07    0.50 ^ _16923_/ZN (AOI211_X1)
   0.04    0.55 v _16926_/ZN (OAI221_X1)
   0.08    0.63 ^ _16927_/ZN (AOI21_X1)
   0.02    0.65 v _17236_/ZN (INV_X1)
   0.06    0.71 v _20847_/Z (MUX2_X1)
   0.00    0.71 v _24083_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24083_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[7] (input port clocked by clk_i)
Endpoint: _24117_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[7] (in)
   0.01    0.42 ^ _16916_/ZN (NAND2_X1)
   0.02    0.44 v _16917_/ZN (OAI21_X1)
   0.07    0.50 ^ _16923_/ZN (AOI211_X1)
   0.04    0.55 v _16926_/ZN (OAI221_X1)
   0.08    0.63 ^ _16927_/ZN (AOI21_X1)
   0.02    0.65 v _17236_/ZN (INV_X1)
   0.06    0.71 v _20911_/Z (MUX2_X1)
   0.00    0.71 v _24117_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24117_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[7] (input port clocked by clk_i)
Endpoint: _24218_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[7] (in)
   0.01    0.42 ^ _16916_/ZN (NAND2_X1)
   0.02    0.44 v _16917_/ZN (OAI21_X1)
   0.07    0.50 ^ _16923_/ZN (AOI211_X1)
   0.04    0.55 v _16926_/ZN (OAI221_X1)
   0.08    0.63 ^ _16927_/ZN (AOI21_X1)
   0.02    0.65 v _17236_/ZN (INV_X1)
   0.06    0.71 v _21380_/Z (MUX2_X1)
   0.00    0.71 v _24218_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24218_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[7] (input port clocked by clk_i)
Endpoint: _24260_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[7] (in)
   0.01    0.42 ^ _16916_/ZN (NAND2_X1)
   0.02    0.44 v _16917_/ZN (OAI21_X1)
   0.07    0.50 ^ _16923_/ZN (AOI211_X1)
   0.04    0.55 v _16926_/ZN (OAI221_X1)
   0.08    0.63 ^ _16927_/ZN (AOI21_X1)
   0.02    0.65 v _17236_/ZN (INV_X1)
   0.06    0.71 v _21450_/Z (MUX2_X1)
   0.00    0.71 v _24260_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24260_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24087_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.08    0.49 ^ _16994_/ZN (AOI222_X1)
   0.06    0.55 ^ _17000_/ZN (AND4_X1)
   0.03    0.58 v _17003_/ZN (OAI221_X1)
   0.04    0.63 ^ _17004_/ZN (AOI21_X1)
   0.06    0.69 ^ _17005_/Z (BUF_X1)
   0.02    0.71 v _20854_/ZN (OAI21_X1)
   0.00    0.71 v _24087_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24087_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24121_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.08    0.49 ^ _16994_/ZN (AOI222_X1)
   0.06    0.55 ^ _17000_/ZN (AND4_X1)
   0.03    0.58 v _17003_/ZN (OAI221_X1)
   0.04    0.63 ^ _17004_/ZN (AOI21_X1)
   0.06    0.69 ^ _17005_/Z (BUF_X1)
   0.02    0.71 v _20918_/ZN (OAI21_X1)
   0.00    0.71 v _24121_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24121_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24222_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.08    0.49 ^ _16994_/ZN (AOI222_X1)
   0.06    0.55 ^ _17000_/ZN (AND4_X1)
   0.03    0.58 v _17003_/ZN (OAI221_X1)
   0.04    0.63 ^ _17004_/ZN (AOI21_X1)
   0.06    0.69 ^ _17005_/Z (BUF_X1)
   0.02    0.71 v _21387_/ZN (OAI21_X1)
   0.00    0.71 v _24222_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24222_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24264_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.08    0.49 ^ _16994_/ZN (AOI222_X1)
   0.06    0.55 ^ _17000_/ZN (AND4_X1)
   0.03    0.58 v _17003_/ZN (OAI221_X1)
   0.04    0.63 ^ _17004_/ZN (AOI21_X1)
   0.06    0.69 ^ _17005_/Z (BUF_X1)
   0.02    0.71 v _21457_/ZN (OAI21_X1)
   0.00    0.71 v _24264_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24264_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by clk_i)
Endpoint: _24427_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[11] (in)
   0.08    0.49 ^ _16994_/ZN (AOI222_X1)
   0.06    0.55 ^ _17000_/ZN (AND4_X1)
   0.03    0.58 v _17003_/ZN (OAI221_X1)
   0.04    0.63 ^ _17004_/ZN (AOI21_X1)
   0.06    0.69 ^ _17005_/Z (BUF_X1)
   0.02    0.71 v _22095_/ZN (OAI21_X1)
   0.00    0.71 v _24427_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24427_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[14] (input port clocked by clk_i)
Endpoint: _24090_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[14] (in)
   0.04    0.44 ^ _17050_/ZN (AOI221_X1)
   0.06    0.51 ^ _17053_/ZN (AND4_X1)
   0.03    0.53 v _17056_/ZN (OAI211_X1)
   0.04    0.57 ^ _17057_/ZN (NOR2_X1)
   0.01    0.58 v _17058_/ZN (NOR2_X1)
   0.04    0.63 ^ _17059_/ZN (NOR2_X1)
   0.06    0.69 ^ _17060_/Z (BUF_X1)
   0.02    0.71 v _20860_/ZN (OAI21_X1)
   0.00    0.71 v _24090_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24090_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[14] (input port clocked by clk_i)
Endpoint: _24124_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[14] (in)
   0.04    0.44 ^ _17050_/ZN (AOI221_X1)
   0.06    0.51 ^ _17053_/ZN (AND4_X1)
   0.03    0.53 v _17056_/ZN (OAI211_X1)
   0.04    0.57 ^ _17057_/ZN (NOR2_X1)
   0.01    0.58 v _17058_/ZN (NOR2_X1)
   0.04    0.63 ^ _17059_/ZN (NOR2_X1)
   0.06    0.69 ^ _17060_/Z (BUF_X1)
   0.02    0.71 v _20924_/ZN (OAI21_X1)
   0.00    0.71 v _24124_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24124_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[14] (input port clocked by clk_i)
Endpoint: _24225_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[14] (in)
   0.04    0.44 ^ _17050_/ZN (AOI221_X1)
   0.06    0.51 ^ _17053_/ZN (AND4_X1)
   0.03    0.53 v _17056_/ZN (OAI211_X1)
   0.04    0.57 ^ _17057_/ZN (NOR2_X1)
   0.01    0.58 v _17058_/ZN (NOR2_X1)
   0.04    0.63 ^ _17059_/ZN (NOR2_X1)
   0.06    0.69 ^ _17060_/Z (BUF_X1)
   0.02    0.71 v _21393_/ZN (OAI21_X1)
   0.00    0.71 v _24225_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24225_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[14] (input port clocked by clk_i)
Endpoint: _24267_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[14] (in)
   0.04    0.44 ^ _17050_/ZN (AOI221_X1)
   0.06    0.51 ^ _17053_/ZN (AND4_X1)
   0.03    0.53 v _17056_/ZN (OAI211_X1)
   0.04    0.57 ^ _17057_/ZN (NOR2_X1)
   0.01    0.58 v _17058_/ZN (NOR2_X1)
   0.04    0.63 ^ _17059_/ZN (NOR2_X1)
   0.06    0.69 ^ _17060_/Z (BUF_X1)
   0.02    0.71 v _21463_/ZN (OAI21_X1)
   0.00    0.71 v _24267_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24267_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_software_i (input port clocked by clk_i)
Endpoint: _23918_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_software_i (in)
   0.04    0.44 ^ _16592_/ZN (AOI22_X1)
   0.06    0.50 ^ _16593_/ZN (AND4_X1)
   0.03    0.54 v _16598_/ZN (OAI221_X1)
   0.07    0.61 ^ _16599_/ZN (AOI21_X1)
   0.01    0.63 v _17112_/ZN (NOR2_X1)
   0.06    0.69 ^ _17115_/ZN (AOI211_X1)
   0.02    0.71 v _17117_/ZN (AOI21_X1)
   0.00    0.71 v _23918_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23918_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[8] (input port clocked by clk_i)
Endpoint: _24084_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[8] (in)
   0.04    0.45 ^ _16937_/ZN (AOI222_X1)
   0.06    0.51 ^ _16943_/ZN (AND4_X1)
   0.03    0.55 v _16946_/ZN (OAI221_X1)
   0.08    0.63 ^ _16947_/ZN (AOI21_X1)
   0.02    0.65 v _20795_/ZN (INV_X1)
   0.06    0.71 v _20848_/Z (MUX2_X1)
   0.00    0.71 v _24084_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24084_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[8] (input port clocked by clk_i)
Endpoint: _24118_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[8] (in)
   0.04    0.45 ^ _16937_/ZN (AOI222_X1)
   0.06    0.51 ^ _16943_/ZN (AND4_X1)
   0.03    0.55 v _16946_/ZN (OAI221_X1)
   0.08    0.63 ^ _16947_/ZN (AOI21_X1)
   0.02    0.65 v _20795_/ZN (INV_X1)
   0.06    0.71 v _20912_/Z (MUX2_X1)
   0.00    0.71 v _24118_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24118_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[8] (input port clocked by clk_i)
Endpoint: _24219_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[8] (in)
   0.04    0.45 ^ _16937_/ZN (AOI222_X1)
   0.06    0.51 ^ _16943_/ZN (AND4_X1)
   0.03    0.55 v _16946_/ZN (OAI221_X1)
   0.08    0.63 ^ _16947_/ZN (AOI21_X1)
   0.02    0.65 v _20795_/ZN (INV_X1)
   0.06    0.71 v _21381_/Z (MUX2_X1)
   0.00    0.71 v _24219_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24219_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[8] (input port clocked by clk_i)
Endpoint: _24261_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[8] (in)
   0.04    0.45 ^ _16937_/ZN (AOI222_X1)
   0.06    0.51 ^ _16943_/ZN (AND4_X1)
   0.03    0.55 v _16946_/ZN (OAI221_X1)
   0.08    0.63 ^ _16947_/ZN (AOI21_X1)
   0.02    0.65 v _20795_/ZN (INV_X1)
   0.06    0.71 v _21451_/Z (MUX2_X1)
   0.00    0.71 v _24261_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24261_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23847_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[5] (in)
   0.04    0.44 ^ _16274_/ZN (AOI22_X1)
   0.05    0.50 ^ _16301_/ZN (AND4_X1)
   0.03    0.53 v _16332_/ZN (OAI221_X1)
   0.09    0.62 ^ _16333_/ZN (AOI21_X1)
   0.03    0.65 v _16334_/ZN (INV_X1)
   0.06    0.71 v _16388_/Z (MUX2_X1)
   0.00    0.71 v _23847_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23847_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24081_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[5] (in)
   0.04    0.44 ^ _16274_/ZN (AOI22_X1)
   0.05    0.50 ^ _16301_/ZN (AND4_X1)
   0.03    0.53 v _16332_/ZN (OAI221_X1)
   0.09    0.62 ^ _16333_/ZN (AOI21_X1)
   0.03    0.65 v _16334_/ZN (INV_X1)
   0.06    0.71 v _20844_/Z (MUX2_X1)
   0.00    0.71 v _24081_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24081_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24115_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[5] (in)
   0.04    0.44 ^ _16274_/ZN (AOI22_X1)
   0.05    0.50 ^ _16301_/ZN (AND4_X1)
   0.03    0.53 v _16332_/ZN (OAI221_X1)
   0.09    0.62 ^ _16333_/ZN (AOI21_X1)
   0.03    0.65 v _16334_/ZN (INV_X1)
   0.06    0.71 v _20908_/Z (MUX2_X1)
   0.00    0.71 v _24115_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24115_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24216_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[5] (in)
   0.04    0.44 ^ _16274_/ZN (AOI22_X1)
   0.05    0.50 ^ _16301_/ZN (AND4_X1)
   0.03    0.53 v _16332_/ZN (OAI221_X1)
   0.09    0.62 ^ _16333_/ZN (AOI21_X1)
   0.03    0.65 v _16334_/ZN (INV_X1)
   0.06    0.71 v _21377_/Z (MUX2_X1)
   0.00    0.71 v _24216_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24216_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24258_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[5] (in)
   0.04    0.44 ^ _16274_/ZN (AOI22_X1)
   0.05    0.50 ^ _16301_/ZN (AND4_X1)
   0.03    0.53 v _16332_/ZN (OAI221_X1)
   0.09    0.62 ^ _16333_/ZN (AOI21_X1)
   0.03    0.65 v _16334_/ZN (INV_X1)
   0.06    0.71 v _21447_/Z (MUX2_X1)
   0.00    0.71 v _24258_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24258_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _23936_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[5] (in)
   0.04    0.44 ^ _16274_/ZN (AOI22_X1)
   0.05    0.50 ^ _16301_/ZN (AND4_X1)
   0.03    0.53 v _16332_/ZN (OAI221_X1)
   0.09    0.62 ^ _16333_/ZN (AOI21_X1)
   0.03    0.65 v _16334_/ZN (INV_X1)
   0.04    0.69 ^ _17230_/ZN (AOI211_X1)
   0.02    0.71 v _17231_/ZN (AOI21_X1)
   0.00    0.71 v _23936_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23936_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_fast_i[7] (input port clocked by clk_i)
Endpoint: _24294_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[7] (in)
   0.01    0.42 ^ _16916_/ZN (NAND2_X1)
   0.02    0.44 v _16917_/ZN (OAI21_X1)
   0.07    0.50 ^ _16923_/ZN (AOI211_X1)
   0.04    0.55 v _16926_/ZN (OAI221_X1)
   0.08    0.63 ^ _16927_/ZN (AOI21_X1)
   0.03    0.65 v _21616_/ZN (OAI21_X1)
   0.05    0.70 ^ _21617_/ZN (OAI22_X1)
   0.01    0.71 v _21618_/ZN (INV_X1)
   0.00    0.71 v _24294_/D (DFFR_X1)
           0.71   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24294_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.71   data arrival time
---------------------------------------------------------
           3.25   slack (MET)


Startpoint: irq_timer_i (input port clocked by clk_i)
Endpoint: _24278_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_timer_i (in)
   0.04    0.45 ^ _16663_/ZN (AOI22_X1)
   0.01    0.46 v _16664_/ZN (INV_X1)
   0.07    0.52 ^ _16670_/ZN (AOI211_X1)
   0.04    0.56 v _16673_/ZN (OAI221_X1)
   0.04    0.60 ^ _16674_/ZN (AOI21_X1)
   0.03    0.63 ^ _17138_/ZN (OR2_X1)
   0.01    0.65 v _21522_/ZN (NAND2_X1)
   0.04    0.68 ^ _21525_/ZN (AOI21_X1)
   0.01    0.70 v _21526_/ZN (AOI21_X1)
   0.00    0.70 v _24278_/D (DFFR_X1)
           0.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24278_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.70   data arrival time
---------------------------------------------------------
           3.26   slack (MET)


Startpoint: irq_fast_i[13] (input port clocked by clk_i)
Endpoint: _24300_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[13] (in)
   0.04    0.45 ^ _17027_/ZN (AOI22_X1)
   0.02    0.47 v _17028_/ZN (OAI21_X1)
   0.02    0.49 ^ _17034_/ZN (NOR2_X1)
   0.04    0.53 v _17037_/ZN (OAI221_X1)
   0.12    0.65 ^ _17038_/ZN (AOI22_X1)
   0.04    0.69 ^ _17272_/ZN (OR2_X1)
   0.01    0.70 v _21653_/ZN (AOI21_X1)
   0.00    0.70 v _24300_/D (DFFR_X1)
           0.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24300_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.70   data arrival time
---------------------------------------------------------
           3.26   slack (MET)


Startpoint: irq_software_i (input port clocked by clk_i)
Endpoint: _24274_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_software_i (in)
   0.04    0.44 ^ _16592_/ZN (AOI22_X1)
   0.06    0.50 ^ _16593_/ZN (AND4_X1)
   0.03    0.54 v _16598_/ZN (OAI221_X1)
   0.07    0.61 ^ _16599_/ZN (AOI21_X1)
   0.01    0.63 v _17112_/ZN (NOR2_X1)
   0.03    0.65 ^ _21496_/ZN (NOR2_X1)
   0.02    0.67 v _21499_/ZN (OAI21_X1)
   0.02    0.69 ^ _21500_/ZN (OAI21_X1)
   0.01    0.70 v _21501_/ZN (INV_X1)
   0.00    0.70 v _24274_/D (DFFR_X1)
           0.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24274_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.70   data arrival time
---------------------------------------------------------
           3.26   slack (MET)


Startpoint: irq_fast_i[2] (input port clocked by clk_i)
Endpoint: _23933_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[2] (in)
   0.04    0.44 ^ _16840_/ZN (AOI211_X1)
   0.04    0.48 v _16843_/ZN (OAI221_X1)
   0.10    0.58 ^ _16844_/ZN (AOI21_X1)
   0.04    0.62 ^ _17207_/ZN (OR2_X1)
   0.02    0.64 v _17210_/ZN (OAI21_X1)
   0.06    0.70 v _17211_/Z (MUX2_X1)
   0.00    0.70 v _23933_/D (DFFR_X1)
           0.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23933_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.70   data arrival time
---------------------------------------------------------
           3.26   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by clk_i)
Endpoint: _24290_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[3] (in)
   0.03    0.43 ^ _16856_/ZN (AOI211_X1)
   0.06    0.50 ^ _16857_/ZN (AND4_X1)
   0.04    0.53 v _16860_/ZN (OAI221_X1)
   0.11    0.64 ^ _16861_/ZN (AOI22_X1)
   0.04    0.68 ^ _17212_/ZN (OR2_X1)
   0.01    0.70 v _21595_/ZN (AOI21_X1)
   0.00    0.70 v _24290_/D (DFFR_X1)
           0.70   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24290_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.70   data arrival time
---------------------------------------------------------
           3.26   slack (MET)


Startpoint: irq_software_i (input port clocked by clk_i)
Endpoint: _24093_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_software_i (in)
   0.04    0.44 ^ _16592_/ZN (AOI22_X1)
   0.06    0.50 ^ _16593_/ZN (AND4_X1)
   0.03    0.54 v _16598_/ZN (OAI221_X1)
   0.07    0.61 ^ _16599_/ZN (AOI21_X1)
   0.02    0.63 v _20633_/ZN (INV_X1)
   0.06    0.69 v _20865_/Z (MUX2_X1)
   0.00    0.69 v _24093_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24093_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.26   slack (MET)


Startpoint: irq_software_i (input port clocked by clk_i)
Endpoint: _24097_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_software_i (in)
   0.04    0.44 ^ _16592_/ZN (AOI22_X1)
   0.06    0.50 ^ _16593_/ZN (AND4_X1)
   0.03    0.54 v _16598_/ZN (OAI221_X1)
   0.07    0.61 ^ _16599_/ZN (AOI21_X1)
   0.02    0.63 v _20633_/ZN (INV_X1)
   0.06    0.69 v _20872_/Z (MUX2_X1)
   0.00    0.69 v _24097_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24097_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.26   slack (MET)


Startpoint: irq_software_i (input port clocked by clk_i)
Endpoint: _24198_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_software_i (in)
   0.04    0.44 ^ _16592_/ZN (AOI22_X1)
   0.06    0.50 ^ _16593_/ZN (AND4_X1)
   0.03    0.54 v _16598_/ZN (OAI221_X1)
   0.07    0.61 ^ _16599_/ZN (AOI21_X1)
   0.02    0.63 v _20633_/ZN (INV_X1)
   0.06    0.69 v _21341_/Z (MUX2_X1)
   0.00    0.69 v _24198_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24198_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.26   slack (MET)


Startpoint: irq_software_i (input port clocked by clk_i)
Endpoint: _24240_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_software_i (in)
   0.04    0.44 ^ _16592_/ZN (AOI22_X1)
   0.06    0.50 ^ _16593_/ZN (AND4_X1)
   0.03    0.54 v _16598_/ZN (OAI221_X1)
   0.07    0.61 ^ _16599_/ZN (AOI21_X1)
   0.02    0.63 v _20633_/ZN (INV_X1)
   0.06    0.69 v _21411_/Z (MUX2_X1)
   0.00    0.69 v _24240_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24240_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.26   slack (MET)


Startpoint: irq_fast_i[9] (input port clocked by clk_i)
Endpoint: _24085_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[9] (in)
   0.07    0.48 ^ _16959_/ZN (AOI221_X1)
   0.06    0.54 ^ _16960_/ZN (AND4_X1)
   0.03    0.57 v _16963_/ZN (OAI221_X1)
   0.04    0.61 ^ _16964_/ZN (AOI21_X1)
   0.06    0.67 ^ _17248_/Z (BUF_X1)
   0.02    0.69 v _20850_/ZN (OAI21_X1)
   0.00    0.69 v _24085_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24085_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.27   slack (MET)


Startpoint: irq_fast_i[9] (input port clocked by clk_i)
Endpoint: _24119_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[9] (in)
   0.07    0.48 ^ _16959_/ZN (AOI221_X1)
   0.06    0.54 ^ _16960_/ZN (AND4_X1)
   0.03    0.57 v _16963_/ZN (OAI221_X1)
   0.04    0.61 ^ _16964_/ZN (AOI21_X1)
   0.06    0.67 ^ _17248_/Z (BUF_X1)
   0.02    0.69 v _20914_/ZN (OAI21_X1)
   0.00    0.69 v _24119_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24119_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.27   slack (MET)


Startpoint: irq_fast_i[9] (input port clocked by clk_i)
Endpoint: _24220_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[9] (in)
   0.07    0.48 ^ _16959_/ZN (AOI221_X1)
   0.06    0.54 ^ _16960_/ZN (AND4_X1)
   0.03    0.57 v _16963_/ZN (OAI221_X1)
   0.04    0.61 ^ _16964_/ZN (AOI21_X1)
   0.06    0.67 ^ _17248_/Z (BUF_X1)
   0.02    0.69 v _21383_/ZN (OAI21_X1)
   0.00    0.69 v _24220_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24220_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.27   slack (MET)


Startpoint: irq_fast_i[9] (input port clocked by clk_i)
Endpoint: _24262_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[9] (in)
   0.07    0.48 ^ _16959_/ZN (AOI221_X1)
   0.06    0.54 ^ _16960_/ZN (AND4_X1)
   0.03    0.57 v _16963_/ZN (OAI221_X1)
   0.04    0.61 ^ _16964_/ZN (AOI21_X1)
   0.06    0.67 ^ _17248_/Z (BUF_X1)
   0.02    0.69 v _21453_/ZN (OAI21_X1)
   0.00    0.69 v _24262_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24262_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.27   slack (MET)


Startpoint: irq_fast_i[9] (input port clocked by clk_i)
Endpoint: _24425_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[9] (in)
   0.07    0.48 ^ _16959_/ZN (AOI221_X1)
   0.06    0.54 ^ _16960_/ZN (AND4_X1)
   0.03    0.57 v _16963_/ZN (OAI221_X1)
   0.04    0.61 ^ _16964_/ZN (AOI21_X1)
   0.06    0.67 ^ _17248_/Z (BUF_X1)
   0.02    0.69 v _22091_/ZN (OAI21_X1)
   0.00    0.69 v _24425_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24425_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.27   slack (MET)


Startpoint: irq_fast_i[6] (input port clocked by clk_i)
Endpoint: _24293_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[6] (in)
   0.04    0.45 ^ _16895_/ZN (AOI222_X1)
   0.06    0.51 ^ _16901_/ZN (AND4_X1)
   0.03    0.55 v _16904_/ZN (OAI221_X1)
   0.04    0.59 ^ _16905_/ZN (AOI21_X1)
   0.06    0.64 ^ _16906_/Z (BUF_X1)
   0.03    0.68 ^ _17232_/ZN (OR2_X1)
   0.01    0.69 v _21612_/ZN (AOI21_X1)
   0.00    0.69 v _24293_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24293_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.27   slack (MET)


Startpoint: irq_external_i (input port clocked by clk_i)
Endpoint: _24282_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_external_i (in)
   0.04    0.44 ^ _16740_/ZN (AOI22_X1)
   0.05    0.50 ^ _16748_/ZN (AND4_X1)
   0.03    0.53 v _16751_/ZN (OAI221_X1)
   0.05    0.58 ^ _16752_/ZN (AOI21_X1)
   0.06    0.64 ^ _17166_/Z (BUF_X1)
   0.02    0.66 v _21548_/ZN (OAI21_X1)
   0.02    0.68 ^ _21549_/ZN (OAI21_X1)
   0.01    0.69 v _21550_/ZN (INV_X1)
   0.00    0.69 v _24282_/D (DFFR_X1)
           0.69   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24282_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.69   data arrival time
---------------------------------------------------------
           3.27   slack (MET)


Startpoint: irq_timer_i (input port clocked by clk_i)
Endpoint: _24092_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_timer_i (in)
   0.04    0.45 ^ _16663_/ZN (AOI22_X1)
   0.01    0.46 v _16664_/ZN (INV_X1)
   0.07    0.52 ^ _16670_/ZN (AOI211_X1)
   0.04    0.56 v _16673_/ZN (OAI221_X1)
   0.04    0.60 ^ _16674_/ZN (AOI21_X1)
   0.06    0.66 ^ _16675_/Z (BUF_X1)
   0.02    0.68 v _20864_/ZN (OAI21_X1)
   0.00    0.68 v _24092_/D (DFFR_X1)
           0.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24092_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_timer_i (input port clocked by clk_i)
Endpoint: _24101_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_timer_i (in)
   0.04    0.45 ^ _16663_/ZN (AOI22_X1)
   0.01    0.46 v _16664_/ZN (INV_X1)
   0.07    0.52 ^ _16670_/ZN (AOI211_X1)
   0.04    0.56 v _16673_/ZN (OAI221_X1)
   0.04    0.60 ^ _16674_/ZN (AOI21_X1)
   0.06    0.66 ^ _16675_/Z (BUF_X1)
   0.02    0.68 v _20881_/ZN (OAI21_X1)
   0.00    0.68 v _24101_/D (DFFR_X1)
           0.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24101_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_timer_i (input port clocked by clk_i)
Endpoint: _24202_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_timer_i (in)
   0.04    0.45 ^ _16663_/ZN (AOI22_X1)
   0.01    0.46 v _16664_/ZN (INV_X1)
   0.07    0.52 ^ _16670_/ZN (AOI211_X1)
   0.04    0.56 v _16673_/ZN (OAI221_X1)
   0.04    0.60 ^ _16674_/ZN (AOI21_X1)
   0.06    0.66 ^ _16675_/Z (BUF_X1)
   0.02    0.68 v _21350_/ZN (OAI21_X1)
   0.00    0.68 v _24202_/D (DFFR_X1)
           0.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24202_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_timer_i (input port clocked by clk_i)
Endpoint: _24244_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_timer_i (in)
   0.04    0.45 ^ _16663_/ZN (AOI22_X1)
   0.01    0.46 v _16664_/ZN (INV_X1)
   0.07    0.52 ^ _16670_/ZN (AOI211_X1)
   0.04    0.56 v _16673_/ZN (OAI221_X1)
   0.04    0.60 ^ _16674_/ZN (AOI21_X1)
   0.06    0.66 ^ _16675_/Z (BUF_X1)
   0.02    0.68 v _21420_/ZN (OAI21_X1)
   0.00    0.68 v _24244_/D (DFFR_X1)
           0.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24244_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[4] (input port clocked by clk_i)
Endpoint: _24080_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[4] (in)
   0.03    0.43 ^ _16873_/ZN (AOI22_X1)
   0.03    0.46 v _16874_/ZN (OAI211_X1)
   0.03    0.49 ^ _16879_/ZN (NOR2_X1)
   0.04    0.53 v _16882_/ZN (OAI221_X1)
   0.07    0.60 ^ _16883_/ZN (AOI21_X1)
   0.02    0.62 v _17218_/ZN (INV_X1)
   0.06    0.68 v _20843_/Z (MUX2_X1)
   0.00    0.68 v _24080_/D (DFFR_X1)
           0.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24080_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[4] (input port clocked by clk_i)
Endpoint: _24114_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[4] (in)
   0.03    0.43 ^ _16873_/ZN (AOI22_X1)
   0.03    0.46 v _16874_/ZN (OAI211_X1)
   0.03    0.49 ^ _16879_/ZN (NOR2_X1)
   0.04    0.53 v _16882_/ZN (OAI221_X1)
   0.07    0.60 ^ _16883_/ZN (AOI21_X1)
   0.02    0.62 v _17218_/ZN (INV_X1)
   0.06    0.68 v _20907_/Z (MUX2_X1)
   0.00    0.68 v _24114_/D (DFFR_X1)
           0.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24114_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[4] (input port clocked by clk_i)
Endpoint: _24215_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[4] (in)
   0.03    0.43 ^ _16873_/ZN (AOI22_X1)
   0.03    0.46 v _16874_/ZN (OAI211_X1)
   0.03    0.49 ^ _16879_/ZN (NOR2_X1)
   0.04    0.53 v _16882_/ZN (OAI221_X1)
   0.07    0.60 ^ _16883_/ZN (AOI21_X1)
   0.02    0.62 v _17218_/ZN (INV_X1)
   0.06    0.68 v _21376_/Z (MUX2_X1)
   0.00    0.68 v _24215_/D (DFFR_X1)
           0.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24215_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[4] (input port clocked by clk_i)
Endpoint: _24257_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[4] (in)
   0.03    0.43 ^ _16873_/ZN (AOI22_X1)
   0.03    0.46 v _16874_/ZN (OAI211_X1)
   0.03    0.49 ^ _16879_/ZN (NOR2_X1)
   0.04    0.53 v _16882_/ZN (OAI221_X1)
   0.07    0.60 ^ _16883_/ZN (AOI21_X1)
   0.02    0.62 v _17218_/ZN (INV_X1)
   0.06    0.68 v _21446_/Z (MUX2_X1)
   0.00    0.68 v _24257_/D (DFFR_X1)
           0.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24257_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[13] (input port clocked by clk_i)
Endpoint: _24429_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[13] (in)
   0.04    0.45 ^ _17027_/ZN (AOI22_X1)
   0.02    0.47 v _17028_/ZN (OAI21_X1)
   0.02    0.49 ^ _17034_/ZN (NOR2_X1)
   0.04    0.53 v _17037_/ZN (OAI221_X1)
   0.12    0.65 ^ _17038_/ZN (AOI22_X1)
   0.03    0.67 v _22100_/ZN (OAI211_X1)
   0.00    0.67 v _24429_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24429_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[12] (input port clocked by clk_i)
Endpoint: _24088_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[12] (in)
   0.04    0.45 ^ _17010_/ZN (AOI222_X1)
   0.06    0.51 ^ _17016_/ZN (AND4_X1)
   0.03    0.55 v _17019_/ZN (OAI221_X1)
   0.10    0.65 ^ _17020_/ZN (AOI21_X1)
   0.02    0.67 v _20856_/ZN (OAI21_X1)
   0.00    0.67 v _24088_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24088_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[12] (input port clocked by clk_i)
Endpoint: _24122_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[12] (in)
   0.04    0.45 ^ _17010_/ZN (AOI222_X1)
   0.06    0.51 ^ _17016_/ZN (AND4_X1)
   0.03    0.55 v _17019_/ZN (OAI221_X1)
   0.10    0.65 ^ _17020_/ZN (AOI21_X1)
   0.02    0.67 v _20920_/ZN (OAI21_X1)
   0.00    0.67 v _24122_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24122_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[12] (input port clocked by clk_i)
Endpoint: _24223_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[12] (in)
   0.04    0.45 ^ _17010_/ZN (AOI222_X1)
   0.06    0.51 ^ _17016_/ZN (AND4_X1)
   0.03    0.55 v _17019_/ZN (OAI221_X1)
   0.10    0.65 ^ _17020_/ZN (AOI21_X1)
   0.02    0.67 v _21389_/ZN (OAI21_X1)
   0.00    0.67 v _24223_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24223_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[12] (input port clocked by clk_i)
Endpoint: _24265_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[12] (in)
   0.04    0.45 ^ _17010_/ZN (AOI222_X1)
   0.06    0.51 ^ _17016_/ZN (AND4_X1)
   0.03    0.55 v _17019_/ZN (OAI221_X1)
   0.10    0.65 ^ _17020_/ZN (AOI21_X1)
   0.02    0.67 v _21459_/ZN (OAI21_X1)
   0.00    0.67 v _24265_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24265_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[12] (input port clocked by clk_i)
Endpoint: _24428_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[12] (in)
   0.04    0.45 ^ _17010_/ZN (AOI222_X1)
   0.06    0.51 ^ _17016_/ZN (AND4_X1)
   0.03    0.55 v _17019_/ZN (OAI221_X1)
   0.10    0.65 ^ _17020_/ZN (AOI21_X1)
   0.02    0.67 v _22097_/ZN (OAI21_X1)
   0.00    0.67 v _24428_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24428_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[13] (input port clocked by clk_i)
Endpoint: _24089_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[13] (in)
   0.04    0.45 ^ _17027_/ZN (AOI22_X1)
   0.02    0.47 v _17028_/ZN (OAI21_X1)
   0.02    0.49 ^ _17034_/ZN (NOR2_X1)
   0.04    0.53 v _17037_/ZN (OAI221_X1)
   0.12    0.65 ^ _17038_/ZN (AOI22_X1)
   0.02    0.67 v _20858_/ZN (OAI21_X1)
   0.00    0.67 v _24089_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24089_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[13] (input port clocked by clk_i)
Endpoint: _24123_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[13] (in)
   0.04    0.45 ^ _17027_/ZN (AOI22_X1)
   0.02    0.47 v _17028_/ZN (OAI21_X1)
   0.02    0.49 ^ _17034_/ZN (NOR2_X1)
   0.04    0.53 v _17037_/ZN (OAI221_X1)
   0.12    0.65 ^ _17038_/ZN (AOI22_X1)
   0.02    0.67 v _20922_/ZN (OAI21_X1)
   0.00    0.67 v _24123_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24123_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[13] (input port clocked by clk_i)
Endpoint: _24224_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[13] (in)
   0.04    0.45 ^ _17027_/ZN (AOI22_X1)
   0.02    0.47 v _17028_/ZN (OAI21_X1)
   0.02    0.49 ^ _17034_/ZN (NOR2_X1)
   0.04    0.53 v _17037_/ZN (OAI221_X1)
   0.12    0.65 ^ _17038_/ZN (AOI22_X1)
   0.02    0.67 v _21391_/ZN (OAI21_X1)
   0.00    0.67 v _24224_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24224_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[13] (input port clocked by clk_i)
Endpoint: _24266_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[13] (in)
   0.04    0.45 ^ _17027_/ZN (AOI22_X1)
   0.02    0.47 v _17028_/ZN (OAI21_X1)
   0.02    0.49 ^ _17034_/ZN (NOR2_X1)
   0.04    0.53 v _17037_/ZN (OAI221_X1)
   0.12    0.65 ^ _17038_/ZN (AOI22_X1)
   0.02    0.67 v _21461_/ZN (OAI21_X1)
   0.00    0.67 v _24266_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24266_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24292_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[5] (in)
   0.04    0.44 ^ _16274_/ZN (AOI22_X1)
   0.05    0.50 ^ _16301_/ZN (AND4_X1)
   0.03    0.53 v _16332_/ZN (OAI221_X1)
   0.09    0.62 ^ _16333_/ZN (AOI21_X1)
   0.03    0.64 v _21604_/ZN (OAI21_X1)
   0.03    0.67 ^ _21605_/ZN (OAI21_X1)
   0.01    0.68 v _21606_/ZN (INV_X1)
   0.00    0.68 v _24292_/D (DFFR_X1)
           0.68   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24292_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           3.28   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by clk_i)
Endpoint: _24079_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[3] (in)
   0.03    0.43 ^ _16856_/ZN (AOI211_X1)
   0.06    0.50 ^ _16857_/ZN (AND4_X1)
   0.04    0.53 v _16860_/ZN (OAI221_X1)
   0.11    0.64 ^ _16861_/ZN (AOI22_X1)
   0.02    0.67 v _20841_/ZN (OAI21_X1)
   0.00    0.67 v _24079_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24079_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by clk_i)
Endpoint: _24113_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[3] (in)
   0.03    0.43 ^ _16856_/ZN (AOI211_X1)
   0.06    0.50 ^ _16857_/ZN (AND4_X1)
   0.04    0.53 v _16860_/ZN (OAI221_X1)
   0.11    0.64 ^ _16861_/ZN (AOI22_X1)
   0.02    0.67 v _20906_/ZN (OAI21_X1)
   0.00    0.67 v _24113_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24113_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by clk_i)
Endpoint: _24214_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[3] (in)
   0.03    0.43 ^ _16856_/ZN (AOI211_X1)
   0.06    0.50 ^ _16857_/ZN (AND4_X1)
   0.04    0.53 v _16860_/ZN (OAI221_X1)
   0.11    0.64 ^ _16861_/ZN (AOI22_X1)
   0.02    0.67 v _21375_/ZN (OAI21_X1)
   0.00    0.67 v _24214_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24214_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by clk_i)
Endpoint: _24256_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[3] (in)
   0.03    0.43 ^ _16856_/ZN (AOI211_X1)
   0.06    0.50 ^ _16857_/ZN (AND4_X1)
   0.04    0.53 v _16860_/ZN (OAI221_X1)
   0.11    0.64 ^ _16861_/ZN (AOI22_X1)
   0.02    0.67 v _21445_/ZN (OAI21_X1)
   0.00    0.67 v _24256_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24256_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[3] (input port clocked by clk_i)
Endpoint: _24419_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[3] (in)
   0.03    0.43 ^ _16856_/ZN (AOI211_X1)
   0.06    0.50 ^ _16857_/ZN (AND4_X1)
   0.04    0.53 v _16860_/ZN (OAI221_X1)
   0.11    0.64 ^ _16861_/ZN (AOI22_X1)
   0.02    0.67 v _22077_/ZN (OAI21_X1)
   0.00    0.67 v _24419_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24419_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[6] (input port clocked by clk_i)
Endpoint: _24422_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[6] (in)
   0.04    0.45 ^ _16895_/ZN (AOI222_X1)
   0.06    0.51 ^ _16901_/ZN (AND4_X1)
   0.03    0.55 v _16904_/ZN (OAI221_X1)
   0.04    0.59 ^ _16905_/ZN (AOI21_X1)
   0.06    0.64 ^ _16906_/Z (BUF_X1)
   0.02    0.67 v _22085_/ZN (OAI211_X1)
   0.00    0.67 v _24422_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24422_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[1] (input port clocked by clk_i)
Endpoint: _24126_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[1] (in)
   0.01    0.42 ^ _16813_/ZN (NAND2_X1)
   0.03    0.44 v _16815_/ZN (OAI211_X1)
   0.03    0.47 ^ _16821_/ZN (NOR2_X1)
   0.04    0.51 v _16824_/ZN (OAI221_X1)
   0.05    0.56 ^ _16825_/ZN (AOI22_X1)
   0.06    0.62 ^ _17200_/Z (BUF_X1)
   0.04    0.66 ^ _20928_/Z (MUX2_X1)
   0.01    0.67 v _20930_/ZN (NOR2_X1)
   0.00    0.67 v _24126_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24126_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[6] (input port clocked by clk_i)
Endpoint: _24082_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[6] (in)
   0.04    0.45 ^ _16895_/ZN (AOI222_X1)
   0.06    0.51 ^ _16901_/ZN (AND4_X1)
   0.03    0.55 v _16904_/ZN (OAI221_X1)
   0.04    0.59 ^ _16905_/ZN (AOI21_X1)
   0.06    0.64 ^ _16906_/Z (BUF_X1)
   0.02    0.66 v _20846_/ZN (OAI21_X1)
   0.00    0.66 v _24082_/D (DFFR_X1)
           0.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24082_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[6] (input port clocked by clk_i)
Endpoint: _24116_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[6] (in)
   0.04    0.45 ^ _16895_/ZN (AOI222_X1)
   0.06    0.51 ^ _16901_/ZN (AND4_X1)
   0.03    0.55 v _16904_/ZN (OAI221_X1)
   0.04    0.59 ^ _16905_/ZN (AOI21_X1)
   0.06    0.64 ^ _16906_/Z (BUF_X1)
   0.02    0.66 v _20910_/ZN (OAI21_X1)
   0.00    0.66 v _24116_/D (DFFR_X1)
           0.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24116_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[6] (input port clocked by clk_i)
Endpoint: _24217_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[6] (in)
   0.04    0.45 ^ _16895_/ZN (AOI222_X1)
   0.06    0.51 ^ _16901_/ZN (AND4_X1)
   0.03    0.55 v _16904_/ZN (OAI221_X1)
   0.04    0.59 ^ _16905_/ZN (AOI21_X1)
   0.06    0.64 ^ _16906_/Z (BUF_X1)
   0.02    0.66 v _21379_/ZN (OAI21_X1)
   0.00    0.66 v _24217_/D (DFFR_X1)
           0.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24217_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[6] (input port clocked by clk_i)
Endpoint: _24259_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[6] (in)
   0.04    0.45 ^ _16895_/ZN (AOI222_X1)
   0.06    0.51 ^ _16901_/ZN (AND4_X1)
   0.03    0.55 v _16904_/ZN (OAI221_X1)
   0.04    0.59 ^ _16905_/ZN (AOI21_X1)
   0.06    0.64 ^ _16906_/Z (BUF_X1)
   0.02    0.66 v _21449_/ZN (OAI21_X1)
   0.00    0.66 v _24259_/D (DFFR_X1)
           0.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24259_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[1] (input port clocked by clk_i)
Endpoint: _24288_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[1] (in)
   0.01    0.42 ^ _16813_/ZN (NAND2_X1)
   0.03    0.44 v _16815_/ZN (OAI211_X1)
   0.03    0.47 ^ _16821_/ZN (NOR2_X1)
   0.04    0.51 v _16824_/ZN (OAI221_X1)
   0.05    0.56 ^ _16825_/ZN (AOI22_X1)
   0.06    0.62 ^ _17200_/Z (BUF_X1)
   0.03    0.65 ^ _17201_/ZN (OR2_X1)
   0.01    0.67 v _21585_/ZN (AOI21_X1)
   0.00    0.67 v _24288_/D (DFFR_X1)
           0.67   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24288_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.67   data arrival time
---------------------------------------------------------
           3.29   slack (MET)


Startpoint: irq_fast_i[4] (input port clocked by clk_i)
Endpoint: _24291_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[4] (in)
   0.03    0.43 ^ _16873_/ZN (AOI22_X1)
   0.03    0.46 v _16874_/ZN (OAI211_X1)
   0.03    0.49 ^ _16879_/ZN (NOR2_X1)
   0.04    0.53 v _16882_/ZN (OAI221_X1)
   0.07    0.60 ^ _16883_/ZN (AOI21_X1)
   0.02    0.62 v _17218_/ZN (INV_X1)
   0.02    0.65 ^ _17220_/ZN (NAND2_X1)
   0.02    0.66 v _21601_/ZN (AOI21_X1)
   0.00    0.66 v _24291_/D (DFFR_X1)
           0.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24291_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           3.30   slack (MET)


Startpoint: irq_external_i (input port clocked by clk_i)
Endpoint: _24091_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_external_i (in)
   0.04    0.44 ^ _16740_/ZN (AOI22_X1)
   0.05    0.50 ^ _16748_/ZN (AND4_X1)
   0.03    0.53 v _16751_/ZN (OAI221_X1)
   0.05    0.58 ^ _16752_/ZN (AOI21_X1)
   0.06    0.64 ^ _17166_/Z (BUF_X1)
   0.02    0.66 v _20862_/ZN (OAI21_X1)
   0.00    0.66 v _24091_/D (DFFR_X1)
           0.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24091_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           3.30   slack (MET)


Startpoint: irq_external_i (input port clocked by clk_i)
Endpoint: _24105_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_external_i (in)
   0.04    0.44 ^ _16740_/ZN (AOI22_X1)
   0.05    0.50 ^ _16748_/ZN (AND4_X1)
   0.03    0.53 v _16751_/ZN (OAI221_X1)
   0.05    0.58 ^ _16752_/ZN (AOI21_X1)
   0.06    0.64 ^ _17166_/Z (BUF_X1)
   0.02    0.66 v _20888_/ZN (OAI21_X1)
   0.00    0.66 v _24105_/D (DFFR_X1)
           0.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24105_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           3.30   slack (MET)


Startpoint: irq_external_i (input port clocked by clk_i)
Endpoint: _24206_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_external_i (in)
   0.04    0.44 ^ _16740_/ZN (AOI22_X1)
   0.05    0.50 ^ _16748_/ZN (AND4_X1)
   0.03    0.53 v _16751_/ZN (OAI221_X1)
   0.05    0.58 ^ _16752_/ZN (AOI21_X1)
   0.06    0.64 ^ _17166_/Z (BUF_X1)
   0.02    0.66 v _21357_/ZN (OAI21_X1)
   0.00    0.66 v _24206_/D (DFFR_X1)
           0.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24206_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           3.30   slack (MET)


Startpoint: irq_external_i (input port clocked by clk_i)
Endpoint: _24248_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_external_i (in)
   0.04    0.44 ^ _16740_/ZN (AOI22_X1)
   0.05    0.50 ^ _16748_/ZN (AND4_X1)
   0.03    0.53 v _16751_/ZN (OAI221_X1)
   0.05    0.58 ^ _16752_/ZN (AOI21_X1)
   0.06    0.64 ^ _17166_/Z (BUF_X1)
   0.02    0.66 v _21427_/ZN (OAI21_X1)
   0.00    0.66 v _24248_/D (DFFR_X1)
           0.66   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24248_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.66   data arrival time
---------------------------------------------------------
           3.30   slack (MET)


Startpoint: irq_fast_i[7] (input port clocked by clk_i)
Endpoint: _24423_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[7] (in)
   0.01    0.42 ^ _16916_/ZN (NAND2_X1)
   0.02    0.44 v _16917_/ZN (OAI21_X1)
   0.07    0.50 ^ _16923_/ZN (AOI211_X1)
   0.04    0.55 v _16926_/ZN (OAI221_X1)
   0.08    0.63 ^ _16927_/ZN (AOI21_X1)
   0.02    0.65 v _22087_/ZN (OAI21_X1)
   0.00    0.65 v _24423_/D (DFFR_X1)
           0.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24423_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.65   data arrival time
---------------------------------------------------------
           3.30   slack (MET)


Startpoint: irq_fast_i[8] (input port clocked by clk_i)
Endpoint: _24424_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.01    0.41 v irq_fast_i[8] (in)
   0.04    0.45 ^ _16937_/ZN (AOI222_X1)
   0.06    0.51 ^ _16943_/ZN (AND4_X1)
   0.03    0.55 v _16946_/ZN (OAI221_X1)
   0.08    0.63 ^ _16947_/ZN (AOI21_X1)
   0.02    0.65 v _22089_/ZN (OAI21_X1)
   0.00    0.65 v _24424_/D (DFFR_X1)
           0.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24424_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.65   data arrival time
---------------------------------------------------------
           3.30   slack (MET)


Startpoint: irq_timer_i (input port clocked by clk_i)
Endpoint: _23922_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_timer_i (in)
   0.04    0.45 ^ _16663_/ZN (AOI22_X1)
   0.01    0.46 v _16664_/ZN (INV_X1)
   0.07    0.52 ^ _16670_/ZN (AOI211_X1)
   0.04    0.56 v _16673_/ZN (OAI221_X1)
   0.04    0.60 ^ _16674_/ZN (AOI21_X1)
   0.03    0.63 ^ _17138_/ZN (OR2_X1)
   0.02    0.65 v _17143_/ZN (AOI22_X1)
   0.00    0.65 v _23922_/D (DFFR_X1)
           0.65   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23922_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.65   data arrival time
---------------------------------------------------------
           3.31   slack (MET)


Startpoint: irq_fast_i[5] (input port clocked by clk_i)
Endpoint: _24421_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[5] (in)
   0.04    0.44 ^ _16274_/ZN (AOI22_X1)
   0.05    0.50 ^ _16301_/ZN (AND4_X1)
   0.03    0.53 v _16332_/ZN (OAI221_X1)
   0.09    0.62 ^ _16333_/ZN (AOI21_X1)
   0.03    0.64 v _22082_/ZN (OAI211_X1)
   0.00    0.64 v _24421_/D (DFFR_X1)
           0.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24421_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.64   data arrival time
---------------------------------------------------------
           3.31   slack (MET)


Startpoint: irq_fast_i[1] (input port clocked by clk_i)
Endpoint: _24077_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[1] (in)
   0.01    0.42 ^ _16813_/ZN (NAND2_X1)
   0.03    0.44 v _16815_/ZN (OAI211_X1)
   0.03    0.47 ^ _16821_/ZN (NOR2_X1)
   0.04    0.51 v _16824_/ZN (OAI221_X1)
   0.05    0.56 ^ _16825_/ZN (AOI22_X1)
   0.06    0.62 ^ _17200_/Z (BUF_X1)
   0.02    0.64 v _20837_/ZN (OAI21_X1)
   0.00    0.64 v _24077_/D (DFFR_X1)
           0.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24077_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           3.32   slack (MET)


Startpoint: irq_fast_i[1] (input port clocked by clk_i)
Endpoint: _24111_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[1] (in)
   0.01    0.42 ^ _16813_/ZN (NAND2_X1)
   0.03    0.44 v _16815_/ZN (OAI211_X1)
   0.03    0.47 ^ _16821_/ZN (NOR2_X1)
   0.04    0.51 v _16824_/ZN (OAI221_X1)
   0.05    0.56 ^ _16825_/ZN (AOI22_X1)
   0.06    0.62 ^ _17200_/Z (BUF_X1)
   0.02    0.64 v _20902_/ZN (OAI21_X1)
   0.00    0.64 v _24111_/D (DFFR_X1)
           0.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24111_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           3.32   slack (MET)


Startpoint: irq_fast_i[1] (input port clocked by clk_i)
Endpoint: _24212_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[1] (in)
   0.01    0.42 ^ _16813_/ZN (NAND2_X1)
   0.03    0.44 v _16815_/ZN (OAI211_X1)
   0.03    0.47 ^ _16821_/ZN (NOR2_X1)
   0.04    0.51 v _16824_/ZN (OAI221_X1)
   0.05    0.56 ^ _16825_/ZN (AOI22_X1)
   0.06    0.62 ^ _17200_/Z (BUF_X1)
   0.02    0.64 v _21371_/ZN (OAI21_X1)
   0.00    0.64 v _24212_/D (DFFR_X1)
           0.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24212_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           3.32   slack (MET)


Startpoint: irq_fast_i[1] (input port clocked by clk_i)
Endpoint: _24254_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[1] (in)
   0.01    0.42 ^ _16813_/ZN (NAND2_X1)
   0.03    0.44 v _16815_/ZN (OAI211_X1)
   0.03    0.47 ^ _16821_/ZN (NOR2_X1)
   0.04    0.51 v _16824_/ZN (OAI221_X1)
   0.05    0.56 ^ _16825_/ZN (AOI22_X1)
   0.06    0.62 ^ _17200_/Z (BUF_X1)
   0.02    0.64 v _21441_/ZN (OAI21_X1)
   0.00    0.64 v _24254_/D (DFFR_X1)
           0.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24254_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           3.32   slack (MET)


Startpoint: irq_fast_i[1] (input port clocked by clk_i)
Endpoint: _24417_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[1] (in)
   0.01    0.42 ^ _16813_/ZN (NAND2_X1)
   0.03    0.44 v _16815_/ZN (OAI211_X1)
   0.03    0.47 ^ _16821_/ZN (NOR2_X1)
   0.04    0.51 v _16824_/ZN (OAI221_X1)
   0.05    0.56 ^ _16825_/ZN (AOI22_X1)
   0.06    0.62 ^ _17200_/Z (BUF_X1)
   0.02    0.64 v _22072_/ZN (OAI21_X1)
   0.00    0.64 v _24417_/D (DFFR_X1)
           0.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24417_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           3.32   slack (MET)


Startpoint: irq_fast_i[2] (input port clocked by clk_i)
Endpoint: _24289_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[2] (in)
   0.04    0.44 ^ _16840_/ZN (AOI211_X1)
   0.04    0.48 v _16843_/ZN (OAI221_X1)
   0.10    0.58 ^ _16844_/ZN (AOI21_X1)
   0.04    0.62 ^ _17207_/ZN (OR2_X1)
   0.01    0.64 v _21591_/ZN (AOI21_X1)
   0.00    0.64 v _24289_/D (DFFR_X1)
           0.64   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24289_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           3.32   slack (MET)


Startpoint: irq_fast_i[4] (input port clocked by clk_i)
Endpoint: _24420_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[4] (in)
   0.03    0.43 ^ _16873_/ZN (AOI22_X1)
   0.03    0.46 v _16874_/ZN (OAI211_X1)
   0.03    0.49 ^ _16879_/ZN (NOR2_X1)
   0.04    0.53 v _16882_/ZN (OAI221_X1)
   0.07    0.60 ^ _16883_/ZN (AOI21_X1)
   0.02    0.62 v _22079_/ZN (OAI21_X1)
   0.00    0.62 v _24420_/D (DFFR_X1)
           0.62   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24420_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.62   data arrival time
---------------------------------------------------------
           3.33   slack (MET)


Startpoint: irq_fast_i[2] (input port clocked by clk_i)
Endpoint: _24418_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[2] (in)
   0.04    0.44 ^ _16840_/ZN (AOI211_X1)
   0.04    0.48 v _16843_/ZN (OAI221_X1)
   0.10    0.58 ^ _16844_/ZN (AOI21_X1)
   0.03    0.61 v _22075_/ZN (OAI211_X1)
   0.00    0.61 v _24418_/D (DFFR_X1)
           0.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24418_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.61   data arrival time
---------------------------------------------------------
           3.34   slack (MET)


Startpoint: irq_fast_i[2] (input port clocked by clk_i)
Endpoint: _24078_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[2] (in)
   0.04    0.44 ^ _16840_/ZN (AOI211_X1)
   0.04    0.48 v _16843_/ZN (OAI221_X1)
   0.10    0.58 ^ _16844_/ZN (AOI21_X1)
   0.02    0.61 v _20839_/ZN (OAI21_X1)
   0.00    0.61 v _24078_/D (DFFR_X1)
           0.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24078_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.61   data arrival time
---------------------------------------------------------
           3.35   slack (MET)


Startpoint: irq_fast_i[2] (input port clocked by clk_i)
Endpoint: _24112_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[2] (in)
   0.04    0.44 ^ _16840_/ZN (AOI211_X1)
   0.04    0.48 v _16843_/ZN (OAI221_X1)
   0.10    0.58 ^ _16844_/ZN (AOI21_X1)
   0.02    0.61 v _20904_/ZN (OAI21_X1)
   0.00    0.61 v _24112_/D (DFFR_X1)
           0.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24112_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.61   data arrival time
---------------------------------------------------------
           3.35   slack (MET)


Startpoint: irq_fast_i[2] (input port clocked by clk_i)
Endpoint: _24213_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[2] (in)
   0.04    0.44 ^ _16840_/ZN (AOI211_X1)
   0.04    0.48 v _16843_/ZN (OAI221_X1)
   0.10    0.58 ^ _16844_/ZN (AOI21_X1)
   0.02    0.61 v _21373_/ZN (OAI21_X1)
   0.00    0.61 v _24213_/D (DFFR_X1)
           0.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24213_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.61   data arrival time
---------------------------------------------------------
           3.35   slack (MET)


Startpoint: irq_fast_i[2] (input port clocked by clk_i)
Endpoint: _24255_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v irq_fast_i[2] (in)
   0.04    0.44 ^ _16840_/ZN (AOI211_X1)
   0.04    0.48 v _16843_/ZN (OAI221_X1)
   0.10    0.58 ^ _16844_/ZN (AOI21_X1)
   0.02    0.61 v _21443_/ZN (OAI21_X1)
   0.00    0.61 v _24255_/D (DFFR_X1)
           0.61   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24255_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.61   data arrival time
---------------------------------------------------------
           3.35   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _24619_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 ^ input external delay
   0.01    0.41 ^ debug_req_i (in)
   0.01    0.42 v _12344_/ZN (INV_X1)
   0.06    0.48 ^ _12345_/ZN (AOI21_X1)
   0.00    0.48 ^ _24619_/D (DFFR_X1)
           0.48   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24619_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.48   data arrival time
---------------------------------------------------------
           3.48   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _24622_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v debug_req_i (in)
   0.02    0.42 ^ _12344_/ZN (INV_X1)
   0.02    0.44 v _15402_/ZN (NAND2_X1)
   0.03    0.46 ^ _15404_/ZN (NOR2_X1)
   0.00    0.46 ^ _24622_/D (DFFR_X1)
           0.46   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24622_/CK (DFFR_X1)
  -0.03    3.97   library setup time
           3.97   data required time
---------------------------------------------------------
           3.97   data required time
          -0.46   data arrival time
---------------------------------------------------------
           3.50   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _24621_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 ^ input external delay
   0.01    0.41 ^ debug_req_i (in)
   0.01    0.42 v _12344_/ZN (INV_X1)
   0.04    0.45 ^ _15403_/ZN (AOI21_X1)
   0.00    0.45 ^ _24621_/D (DFFR_X1)
           0.45   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24621_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.45   data arrival time
---------------------------------------------------------
           3.51   slack (MET)


Startpoint: debug_req_i (input port clocked by clk_i)
Endpoint: _24620_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.40    0.40 v input external delay
   0.00    0.40 v debug_req_i (in)
   0.02    0.42 ^ _12344_/ZN (INV_X1)
   0.02    0.44 v _15402_/ZN (NAND2_X1)
   0.00    0.44 v _24620_/D (DFFR_X1)
           0.44   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24620_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.44   data arrival time
---------------------------------------------------------
           3.52   slack (MET)


Startpoint: hart_id_i[2] (input port clocked by clk_i)
Endpoint: _23917_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[2] (in)
   0.08    0.08 ^ _16400_/ZN (AOI222_X1)
   0.04    0.12 v _16410_/ZN (NAND4_X1)
   0.07    0.18 ^ _16413_/ZN (AOI211_X1)
   0.05    0.23 v _16422_/ZN (OAI221_X1)
   0.07    0.31 ^ _16542_/ZN (AOI22_X1)
   0.01    0.32 v _17104_/ZN (NOR2_X1)
   0.06    0.38 ^ _17108_/ZN (AOI211_X1)
   0.02    0.40 v _17111_/ZN (AOI21_X1)
   0.00    0.40 v _23917_/D (DFFR_X1)
           0.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23917_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.40   data arrival time
---------------------------------------------------------
           3.56   slack (MET)


Startpoint: hart_id_i[1] (input port clocked by clk_i)
Endpoint: _23916_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[1] (in)
   0.07    0.07 ^ _16533_/ZN (AOI221_X1)
   0.06    0.13 ^ _16534_/ZN (AND4_X1)
   0.04    0.17 v _16537_/ZN (OAI221_X1)
   0.09    0.26 ^ _16538_/ZN (AOI22_X1)
   0.03    0.28 v _16539_/ZN (INV_X1)
   0.06    0.34 v _17100_/Z (MUX2_X1)
   0.06    0.40 v _17102_/Z (MUX2_X1)
   0.00    0.40 v _23916_/D (DFFR_X1)
           0.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23916_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.40   data arrival time
---------------------------------------------------------
           3.56   slack (MET)


Startpoint: hart_id_i[2] (input port clocked by clk_i)
Endpoint: _24273_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[2] (in)
   0.08    0.08 ^ _16400_/ZN (AOI222_X1)
   0.04    0.12 v _16410_/ZN (NAND4_X1)
   0.07    0.18 ^ _16413_/ZN (AOI211_X1)
   0.05    0.23 v _16422_/ZN (OAI221_X1)
   0.07    0.31 ^ _16542_/ZN (AOI22_X1)
   0.01    0.32 v _17104_/ZN (NOR2_X1)
   0.02    0.35 ^ _21490_/ZN (NOR2_X1)
   0.02    0.37 v _21493_/ZN (OAI21_X1)
   0.02    0.39 ^ _21494_/ZN (OAI21_X1)
   0.01    0.40 v _21495_/ZN (INV_X1)
   0.00    0.40 v _24273_/D (DFFR_X1)
           0.40   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24273_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.40   data arrival time
---------------------------------------------------------
           3.56   slack (MET)


Startpoint: hart_id_i[31] (input port clocked by clk_i)
Endpoint: _23946_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[31] (in)
   0.04    0.04 ^ _17069_/ZN (AOI22_X1)
   0.03    0.07 v _17073_/ZN (NAND4_X1)
   0.07    0.14 ^ _17074_/ZN (AOI211_X1)
   0.04    0.18 v _17077_/ZN (OAI221_X1)
   0.06    0.24 ^ _17078_/ZN (AOI22_X1)
   0.06    0.30 ^ _17079_/Z (BUF_X1)
   0.01    0.31 v _17283_/ZN (NOR2_X1)
   0.06    0.37 ^ _17286_/ZN (AOI211_X1)
   0.02    0.39 v _17288_/ZN (AOI21_X1)
   0.00    0.39 v _23946_/D (DFFR_X1)
           0.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23946_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.39   data arrival time
---------------------------------------------------------
           3.57   slack (MET)


Startpoint: hart_id_i[6] (input port clocked by clk_i)
Endpoint: _23921_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[6] (in)
   0.07    0.08 ^ _16647_/ZN (AOI222_X1)
   0.06    0.14 ^ _16649_/ZN (AND4_X1)
   0.03    0.17 v _16652_/ZN (OAI221_X1)
   0.08    0.25 ^ _16653_/ZN (AOI21_X1)
   0.02    0.27 v _17131_/ZN (INV_X1)
   0.06    0.33 v _17135_/Z (MUX2_X1)
   0.06    0.39 v _17136_/Z (MUX2_X1)
   0.00    0.39 v _23921_/D (DFFR_X1)
           0.39   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23921_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.39   data arrival time
---------------------------------------------------------
           3.57   slack (MET)


Startpoint: hart_id_i[0] (input port clocked by clk_i)
Endpoint: _23915_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[0] (in)
   0.05    0.05 ^ _16500_/ZN (AOI221_X1)
   0.06    0.11 ^ _16501_/ZN (AND4_X1)
   0.04    0.14 v _16506_/ZN (OAI221_X1)
   0.09    0.24 ^ _16507_/ZN (AOI22_X1)
   0.03    0.26 v _16508_/ZN (INV_X1)
   0.06    0.32 v _17092_/Z (MUX2_X1)
   0.06    0.38 v _17096_/Z (MUX2_X1)
   0.00    0.38 v _23915_/D (DFFR_X1)
           0.38   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23915_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.38   data arrival time
---------------------------------------------------------
           3.58   slack (MET)


Startpoint: hart_id_i[4] (input port clocked by clk_i)
Endpoint: _23919_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[4] (in)
   0.07    0.07 ^ _16614_/ZN (AOI221_X1)
   0.05    0.12 ^ _16615_/ZN (AND3_X1)
   0.03    0.15 v _16618_/ZN (OAI221_X1)
   0.12    0.28 ^ _16619_/ZN (AOI22_X1)
   0.01    0.29 v _17118_/ZN (NOR2_X1)
   0.07    0.36 ^ _17122_/ZN (AOI211_X1)
   0.02    0.37 v _17123_/ZN (AOI21_X1)
   0.00    0.37 v _23919_/D (DFFR_X1)
           0.37   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23919_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.37   data arrival time
---------------------------------------------------------
           3.58   slack (MET)


Startpoint: hart_id_i[15] (input port clocked by clk_i)
Endpoint: _23930_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[15] (in)
   0.07    0.08 ^ _16485_/ZN (AOI222_X1)
   0.06    0.14 ^ _16487_/ZN (AND4_X1)
   0.03    0.17 v _16490_/ZN (OAI221_X1)
   0.04    0.21 ^ _16491_/ZN (AOI21_X1)
   0.06    0.27 ^ _16492_/Z (BUF_X1)
   0.01    0.28 v _17187_/ZN (NOR2_X1)
   0.06    0.35 ^ _17190_/ZN (AOI211_X1)
   0.02    0.36 v _17192_/ZN (AOI21_X1)
   0.00    0.36 v _23930_/D (DFFR_X1)
           0.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23930_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.36   data arrival time
---------------------------------------------------------
           3.59   slack (MET)


Startpoint: hart_id_i[12] (input port clocked by clk_i)
Endpoint: _24412_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[12] (in)
   0.08    0.09 ^ _16439_/ZN (AOI222_X1)
   0.06    0.15 ^ _16441_/ZN (AND4_X1)
   0.04    0.18 v _16448_/ZN (OAI221_X1)
   0.04    0.22 ^ _16449_/ZN (AOI21_X1)
   0.06    0.28 ^ _16450_/Z (BUF_X1)
   0.02    0.30 v _22055_/ZN (OAI21_X1)
   0.06    0.36 v _22056_/Z (MUX2_X1)
   0.00    0.36 v _24412_/D (DFFR_X1)
           0.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24412_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.36   data arrival time
---------------------------------------------------------
           3.60   slack (MET)


Startpoint: hart_id_i[31] (input port clocked by clk_i)
Endpoint: _24302_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[31] (in)
   0.04    0.04 ^ _17069_/ZN (AOI22_X1)
   0.03    0.07 v _17073_/ZN (NAND4_X1)
   0.07    0.14 ^ _17074_/ZN (AOI211_X1)
   0.04    0.18 v _17077_/ZN (OAI221_X1)
   0.06    0.24 ^ _17078_/ZN (AOI22_X1)
   0.06    0.30 ^ _17079_/Z (BUF_X1)
   0.01    0.31 v _17283_/ZN (NOR2_X1)
   0.03    0.35 ^ _21662_/ZN (NOR3_X1)
   0.02    0.36 v _21664_/ZN (AOI21_X1)
   0.00    0.36 v _24302_/D (DFFR_X1)
           0.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24302_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.36   data arrival time
---------------------------------------------------------
           3.60   slack (MET)


Startpoint: hart_id_i[8] (input port clocked by clk_i)
Endpoint: _24408_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[8] (in)
   0.07    0.08 ^ _16690_/ZN (AOI222_X1)
   0.06    0.14 ^ _16692_/ZN (AND4_X1)
   0.03    0.17 v _16695_/ZN (OAI221_X1)
   0.06    0.23 ^ _16696_/ZN (AOI21_X1)
   0.03    0.26 v _16697_/ZN (INV_X1)
   0.08    0.34 ^ _22038_/ZN (OAI33_X1)
   0.02    0.36 v _22043_/ZN (AOI21_X1)
   0.00    0.36 v _24408_/D (DFFR_X1)
           0.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24408_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.36   data arrival time
---------------------------------------------------------
           3.60   slack (MET)


Startpoint: hart_id_i[13] (input port clocked by clk_i)
Endpoint: _24284_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[13] (in)
   0.07    0.08 ^ _16464_/ZN (AOI222_X1)
   0.06    0.14 ^ _16466_/ZN (AND4_X1)
   0.04    0.17 v _16473_/ZN (OAI221_X1)
   0.06    0.24 ^ _16474_/ZN (AOI22_X1)
   0.06    0.30 ^ _16475_/Z (BUF_X1)
   0.02    0.33 v _21560_/ZN (OAI21_X1)
   0.02    0.35 ^ _21561_/ZN (OAI21_X1)
   0.01    0.36 v _21562_/ZN (INV_X1)
   0.00    0.36 v _24284_/D (DFFR_X1)
           0.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24284_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.36   data arrival time
---------------------------------------------------------
           3.60   slack (MET)


Startpoint: hart_id_i[12] (input port clocked by clk_i)
Endpoint: _24283_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[12] (in)
   0.08    0.09 ^ _16439_/ZN (AOI222_X1)
   0.06    0.15 ^ _16441_/ZN (AND4_X1)
   0.04    0.18 v _16448_/ZN (OAI221_X1)
   0.04    0.22 ^ _16449_/ZN (AOI21_X1)
   0.06    0.28 ^ _16450_/Z (BUF_X1)
   0.03    0.32 ^ _17170_/ZN (OR2_X1)
   0.01    0.33 v _21555_/ZN (NAND2_X1)
   0.02    0.35 ^ _21556_/ZN (OAI21_X1)
   0.01    0.36 v _21557_/ZN (INV_X1)
   0.00    0.36 v _24283_/D (DFFR_X1)
           0.36   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24283_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.36   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[8] (input port clocked by clk_i)
Endpoint: _24279_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[8] (in)
   0.07    0.08 ^ _16690_/ZN (AOI222_X1)
   0.06    0.14 ^ _16692_/ZN (AND4_X1)
   0.03    0.17 v _16695_/ZN (OAI221_X1)
   0.06    0.23 ^ _16696_/ZN (AOI21_X1)
   0.03    0.26 v _16697_/ZN (INV_X1)
   0.02    0.28 ^ _17145_/ZN (NAND2_X1)
   0.01    0.30 v _21527_/ZN (NAND2_X1)
   0.04    0.33 ^ _21530_/ZN (AOI21_X1)
   0.01    0.35 v _21532_/ZN (AOI21_X1)
   0.00    0.35 v _24279_/D (DFFR_X1)
           0.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24279_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.35   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[2] (input port clocked by clk_i)
Endpoint: _25845_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[2] (in)
   0.08    0.08 ^ _16400_/ZN (AOI222_X1)
   0.04    0.12 v _16410_/ZN (NAND4_X1)
   0.07    0.18 ^ _16413_/ZN (AOI211_X1)
   0.05    0.23 v _16422_/ZN (OAI221_X1)
   0.02    0.26 ^ _16423_/ZN (NAND2_X1)
   0.03    0.29 v _16427_/ZN (OAI21_X1)
   0.06    0.35 v _23302_/Z (MUX2_X1)
   0.00    0.35 v _25845_/D (DFFR_X1)
           0.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25845_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.35   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[2] (input port clocked by clk_i)
Endpoint: _23879_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[2] (in)
   0.08    0.08 ^ _16400_/ZN (AOI222_X1)
   0.04    0.12 v _16410_/ZN (NAND4_X1)
   0.07    0.18 ^ _16413_/ZN (AOI211_X1)
   0.05    0.23 v _16422_/ZN (OAI221_X1)
   0.02    0.26 ^ _16423_/ZN (NAND2_X1)
   0.03    0.29 v _16427_/ZN (OAI21_X1)
   0.06    0.35 v _16430_/Z (MUX2_X1)
   0.00    0.35 v _23879_/D (DFFR_X1)
           0.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23879_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.35   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[2] (input port clocked by clk_i)
Endpoint: _24096_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[2] (in)
   0.08    0.08 ^ _16400_/ZN (AOI222_X1)
   0.04    0.12 v _16410_/ZN (NAND4_X1)
   0.07    0.18 ^ _16413_/ZN (AOI211_X1)
   0.05    0.23 v _16422_/ZN (OAI221_X1)
   0.02    0.26 ^ _16423_/ZN (NAND2_X1)
   0.03    0.29 v _16427_/ZN (OAI21_X1)
   0.06    0.35 v _20871_/Z (MUX2_X1)
   0.00    0.35 v _24096_/D (DFFR_X1)
           0.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24096_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.35   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[2] (input port clocked by clk_i)
Endpoint: _24197_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[2] (in)
   0.08    0.08 ^ _16400_/ZN (AOI222_X1)
   0.04    0.12 v _16410_/ZN (NAND4_X1)
   0.07    0.18 ^ _16413_/ZN (AOI211_X1)
   0.05    0.23 v _16422_/ZN (OAI221_X1)
   0.02    0.26 ^ _16423_/ZN (NAND2_X1)
   0.03    0.29 v _16427_/ZN (OAI21_X1)
   0.06    0.35 v _21340_/Z (MUX2_X1)
   0.00    0.35 v _24197_/D (DFFR_X1)
           0.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24197_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.35   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[2] (input port clocked by clk_i)
Endpoint: _24239_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[2] (in)
   0.08    0.08 ^ _16400_/ZN (AOI222_X1)
   0.04    0.12 v _16410_/ZN (NAND4_X1)
   0.07    0.18 ^ _16413_/ZN (AOI211_X1)
   0.05    0.23 v _16422_/ZN (OAI221_X1)
   0.02    0.26 ^ _16423_/ZN (NAND2_X1)
   0.03    0.29 v _16427_/ZN (OAI21_X1)
   0.06    0.35 v _21410_/Z (MUX2_X1)
   0.00    0.35 v _24239_/D (DFFR_X1)
           0.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24239_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.35   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[4] (input port clocked by clk_i)
Endpoint: _24275_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[4] (in)
   0.07    0.07 ^ _16614_/ZN (AOI221_X1)
   0.05    0.12 ^ _16615_/ZN (AND3_X1)
   0.03    0.15 v _16618_/ZN (OAI221_X1)
   0.12    0.28 ^ _16619_/ZN (AOI22_X1)
   0.01    0.29 v _17118_/ZN (NOR2_X1)
   0.04    0.33 ^ _21507_/ZN (AOI21_X1)
   0.02    0.35 v _21508_/ZN (AOI21_X1)
   0.00    0.35 v _24275_/D (DFFR_X1)
           0.35   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24275_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.35   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[5] (input port clocked by clk_i)
Endpoint: _23920_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[5] (in)
   0.04    0.04 ^ _16629_/ZN (AOI22_X1)
   0.05    0.09 ^ _16635_/ZN (AND4_X1)
   0.04    0.13 v _16638_/ZN (OAI221_X1)
   0.12    0.25 ^ _16639_/ZN (AOI22_X1)
   0.01    0.26 v _17125_/ZN (NOR2_X1)
   0.07    0.33 ^ _17129_/ZN (AOI211_X1)
   0.02    0.34 v _17130_/ZN (AOI21_X1)
   0.00    0.34 v _23920_/D (DFFR_X1)
           0.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23920_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.34   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[1] (input port clocked by clk_i)
Endpoint: _24095_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[1] (in)
   0.07    0.07 ^ _16533_/ZN (AOI221_X1)
   0.06    0.13 ^ _16534_/ZN (AND4_X1)
   0.04    0.17 v _16537_/ZN (OAI221_X1)
   0.09    0.26 ^ _16538_/ZN (AOI22_X1)
   0.03    0.28 v _16539_/ZN (INV_X1)
   0.06    0.34 v _20870_/Z (MUX2_X1)
   0.00    0.34 v _24095_/D (DFFR_X1)
           0.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24095_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.34   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[1] (input port clocked by clk_i)
Endpoint: _24196_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[1] (in)
   0.07    0.07 ^ _16533_/ZN (AOI221_X1)
   0.06    0.13 ^ _16534_/ZN (AND4_X1)
   0.04    0.17 v _16537_/ZN (OAI221_X1)
   0.09    0.26 ^ _16538_/ZN (AOI22_X1)
   0.03    0.28 v _16539_/ZN (INV_X1)
   0.06    0.34 v _21339_/Z (MUX2_X1)
   0.00    0.34 v _24196_/D (DFFR_X1)
           0.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24196_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.34   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[1] (input port clocked by clk_i)
Endpoint: _24238_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[1] (in)
   0.07    0.07 ^ _16533_/ZN (AOI221_X1)
   0.06    0.13 ^ _16534_/ZN (AND4_X1)
   0.04    0.17 v _16537_/ZN (OAI221_X1)
   0.09    0.26 ^ _16538_/ZN (AOI22_X1)
   0.03    0.28 v _16539_/ZN (INV_X1)
   0.06    0.34 v _21409_/Z (MUX2_X1)
   0.00    0.34 v _24238_/D (DFFR_X1)
           0.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24238_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.34   data arrival time
---------------------------------------------------------
           3.61   slack (MET)


Startpoint: hart_id_i[1] (input port clocked by clk_i)
Endpoint: _25853_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[1] (in)
   0.07    0.07 ^ _16533_/ZN (AOI221_X1)
   0.06    0.13 ^ _16534_/ZN (AND4_X1)
   0.04    0.17 v _16537_/ZN (OAI221_X1)
   0.09    0.26 ^ _16538_/ZN (AOI22_X1)
   0.02    0.28 v _23309_/ZN (NOR3_X1)
   0.04    0.31 ^ _23310_/ZN (NOR2_X1)
   0.02    0.34 v _23313_/ZN (AOI22_X1)
   0.00    0.34 v _25853_/D (DFFS_X1)
           0.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25853_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.34   data arrival time
---------------------------------------------------------
           3.62   slack (MET)


Startpoint: hart_id_i[1] (input port clocked by clk_i)
Endpoint: _25852_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[1] (in)
   0.07    0.07 ^ _16533_/ZN (AOI221_X1)
   0.06    0.13 ^ _16534_/ZN (AND4_X1)
   0.04    0.17 v _16537_/ZN (OAI221_X1)
   0.09    0.26 ^ _16538_/ZN (AOI22_X1)
   0.02    0.28 v _23309_/ZN (NOR3_X1)
   0.04    0.31 ^ _23310_/ZN (NOR2_X1)
   0.02    0.34 v _23311_/ZN (AOI22_X1)
   0.00    0.34 v _25852_/D (DFFS_X1)
           0.34   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25852_/CK (DFFS_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.34   data arrival time
---------------------------------------------------------
           3.62   slack (MET)


Startpoint: hart_id_i[12] (input port clocked by clk_i)
Endpoint: _23927_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[12] (in)
   0.08    0.09 ^ _16439_/ZN (AOI222_X1)
   0.06    0.15 ^ _16441_/ZN (AND4_X1)
   0.04    0.18 v _16448_/ZN (OAI221_X1)
   0.04    0.22 ^ _16449_/ZN (AOI21_X1)
   0.06    0.28 ^ _16450_/Z (BUF_X1)
   0.03    0.32 ^ _17170_/ZN (OR2_X1)
   0.02    0.33 v _17173_/ZN (AOI22_X1)
   0.00    0.33 v _23927_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23927_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.62   slack (MET)


Startpoint: hart_id_i[9] (input port clocked by clk_i)
Endpoint: _23924_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[9] (in)
   0.04    0.04 ^ _16706_/ZN (AOI22_X1)
   0.06    0.10 ^ _16708_/ZN (AND4_X1)
   0.03    0.13 v _16711_/ZN (OAI221_X1)
   0.11    0.24 ^ _16712_/ZN (AOI21_X1)
   0.01    0.25 v _17151_/ZN (NOR2_X1)
   0.07    0.32 ^ _17155_/ZN (AOI211_X1)
   0.02    0.33 v _17156_/ZN (AOI21_X1)
   0.00    0.33 v _23924_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23924_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.62   slack (MET)


Startpoint: hart_id_i[10] (input port clocked by clk_i)
Endpoint: _24410_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[10] (in)
   0.04    0.04 ^ _16725_/ZN (AOI22_X1)
   0.06    0.10 ^ _16727_/ZN (AND4_X1)
   0.04    0.14 v _16730_/ZN (OAI221_X1)
   0.06    0.19 ^ _16731_/ZN (AOI22_X1)
   0.06    0.25 ^ _17160_/Z (BUF_X1)
   0.02    0.27 v _22049_/ZN (OAI21_X1)
   0.06    0.33 v _22050_/Z (MUX2_X1)
   0.00    0.33 v _24410_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24410_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[10] (input port clocked by clk_i)
Endpoint: _23925_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[10] (in)
   0.04    0.04 ^ _16725_/ZN (AOI22_X1)
   0.06    0.10 ^ _16727_/ZN (AND4_X1)
   0.04    0.14 v _16730_/ZN (OAI221_X1)
   0.06    0.19 ^ _16731_/ZN (AOI22_X1)
   0.06    0.25 ^ _17160_/Z (BUF_X1)
   0.02    0.27 v _17161_/ZN (OAI21_X1)
   0.06    0.33 v _17162_/Z (MUX2_X1)
   0.00    0.33 v _23925_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23925_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[13] (input port clocked by clk_i)
Endpoint: _23928_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[13] (in)
   0.07    0.08 ^ _16464_/ZN (AOI222_X1)
   0.06    0.14 ^ _16466_/ZN (AND4_X1)
   0.04    0.17 v _16473_/ZN (OAI221_X1)
   0.06    0.24 ^ _16474_/ZN (AOI22_X1)
   0.01    0.25 v _17174_/ZN (NOR2_X1)
   0.06    0.31 ^ _17178_/ZN (AOI211_X1)
   0.02    0.33 v _17180_/ZN (AOI21_X1)
   0.00    0.33 v _23928_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23928_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[9] (input port clocked by clk_i)
Endpoint: _24280_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[9] (in)
   0.04    0.04 ^ _16706_/ZN (AOI22_X1)
   0.06    0.10 ^ _16708_/ZN (AND4_X1)
   0.03    0.13 v _16711_/ZN (OAI221_X1)
   0.11    0.24 ^ _16712_/ZN (AOI21_X1)
   0.03    0.27 v _21533_/ZN (OAI21_X1)
   0.04    0.31 ^ _21537_/ZN (AOI21_X1)
   0.01    0.33 v _21538_/ZN (AOI21_X1)
   0.00    0.33 v _24280_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24280_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[6] (input port clocked by clk_i)
Endpoint: _24100_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[6] (in)
   0.07    0.08 ^ _16647_/ZN (AOI222_X1)
   0.06    0.14 ^ _16649_/ZN (AND4_X1)
   0.03    0.17 v _16652_/ZN (OAI221_X1)
   0.08    0.25 ^ _16653_/ZN (AOI21_X1)
   0.02    0.27 v _17131_/ZN (INV_X1)
   0.06    0.33 v _20879_/Z (MUX2_X1)
   0.00    0.33 v _24100_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24100_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[6] (input port clocked by clk_i)
Endpoint: _24201_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[6] (in)
   0.07    0.08 ^ _16647_/ZN (AOI222_X1)
   0.06    0.14 ^ _16649_/ZN (AND4_X1)
   0.03    0.17 v _16652_/ZN (OAI221_X1)
   0.08    0.25 ^ _16653_/ZN (AOI21_X1)
   0.02    0.27 v _17131_/ZN (INV_X1)
   0.06    0.33 v _21348_/Z (MUX2_X1)
   0.00    0.33 v _24201_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24201_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[6] (input port clocked by clk_i)
Endpoint: _24243_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[6] (in)
   0.07    0.08 ^ _16647_/ZN (AOI222_X1)
   0.06    0.14 ^ _16649_/ZN (AND4_X1)
   0.03    0.17 v _16652_/ZN (OAI221_X1)
   0.08    0.25 ^ _16653_/ZN (AOI21_X1)
   0.02    0.27 v _17131_/ZN (INV_X1)
   0.06    0.33 v _21418_/Z (MUX2_X1)
   0.00    0.33 v _24243_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24243_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[13] (input port clocked by clk_i)
Endpoint: _24413_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[13] (in)
   0.07    0.08 ^ _16464_/ZN (AOI222_X1)
   0.06    0.14 ^ _16466_/ZN (AND4_X1)
   0.04    0.17 v _16473_/ZN (OAI221_X1)
   0.06    0.24 ^ _16474_/ZN (AOI22_X1)
   0.06    0.30 ^ _16475_/Z (BUF_X1)
   0.02    0.33 v _22061_/ZN (OAI211_X1)
   0.00    0.33 v _24413_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24413_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[9] (input port clocked by clk_i)
Endpoint: _24409_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[9] (in)
   0.04    0.04 ^ _16706_/ZN (AOI22_X1)
   0.06    0.10 ^ _16708_/ZN (AND4_X1)
   0.03    0.13 v _16711_/ZN (OAI221_X1)
   0.11    0.24 ^ _16712_/ZN (AOI21_X1)
   0.02    0.27 v _22046_/ZN (OAI21_X1)
   0.06    0.33 v _22047_/Z (MUX2_X1)
   0.00    0.33 v _24409_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24409_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[13] (input port clocked by clk_i)
Endpoint: _24107_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[13] (in)
   0.07    0.08 ^ _16464_/ZN (AOI222_X1)
   0.06    0.14 ^ _16466_/ZN (AND4_X1)
   0.04    0.17 v _16473_/ZN (OAI221_X1)
   0.06    0.24 ^ _16474_/ZN (AOI22_X1)
   0.06    0.30 ^ _16475_/Z (BUF_X1)
   0.02    0.32 v _20892_/ZN (OAI21_X1)
   0.00    0.32 v _24107_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24107_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[13] (input port clocked by clk_i)
Endpoint: _24208_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[13] (in)
   0.07    0.08 ^ _16464_/ZN (AOI222_X1)
   0.06    0.14 ^ _16466_/ZN (AND4_X1)
   0.04    0.17 v _16473_/ZN (OAI221_X1)
   0.06    0.24 ^ _16474_/ZN (AOI22_X1)
   0.06    0.30 ^ _16475_/Z (BUF_X1)
   0.02    0.32 v _21361_/ZN (OAI21_X1)
   0.00    0.32 v _24208_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24208_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[13] (input port clocked by clk_i)
Endpoint: _24250_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[13] (in)
   0.07    0.08 ^ _16464_/ZN (AOI222_X1)
   0.06    0.14 ^ _16466_/ZN (AND4_X1)
   0.04    0.17 v _16473_/ZN (OAI221_X1)
   0.06    0.24 ^ _16474_/ZN (AOI22_X1)
   0.06    0.30 ^ _16475_/Z (BUF_X1)
   0.02    0.32 v _21431_/ZN (OAI21_X1)
   0.00    0.32 v _24250_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24250_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[15] (input port clocked by clk_i)
Endpoint: _24286_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[15] (in)
   0.07    0.08 ^ _16485_/ZN (AOI222_X1)
   0.06    0.14 ^ _16487_/ZN (AND4_X1)
   0.03    0.17 v _16490_/ZN (OAI221_X1)
   0.04    0.21 ^ _16491_/ZN (AOI21_X1)
   0.06    0.27 ^ _16492_/Z (BUF_X1)
   0.02    0.30 v _21572_/ZN (OAI21_X1)
   0.02    0.32 ^ _21573_/ZN (OAI21_X1)
   0.01    0.33 v _21574_/ZN (INV_X1)
   0.00    0.33 v _24286_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24286_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.63   slack (MET)


Startpoint: hart_id_i[6] (input port clocked by clk_i)
Endpoint: _24277_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[6] (in)
   0.07    0.08 ^ _16647_/ZN (AOI222_X1)
   0.06    0.14 ^ _16649_/ZN (AND4_X1)
   0.03    0.17 v _16652_/ZN (OAI221_X1)
   0.08    0.25 ^ _16653_/ZN (AOI21_X1)
   0.04    0.29 v _21519_/ZN (OAI221_X1)
   0.03    0.32 ^ _21520_/ZN (OAI21_X1)
   0.01    0.33 v _21521_/ZN (INV_X1)
   0.00    0.33 v _24277_/D (DFFR_X1)
           0.33   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24277_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.33   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[14] (input port clocked by clk_i)
Endpoint: _24285_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[14] (in)
   0.04    0.04 ^ _16778_/ZN (AOI22_X1)
   0.06    0.10 ^ _16780_/ZN (AND4_X1)
   0.03    0.13 v _16783_/ZN (OAI221_X1)
   0.11    0.24 ^ _16784_/ZN (AOI21_X1)
   0.04    0.28 ^ _17182_/ZN (OR2_X1)
   0.02    0.30 v _21567_/ZN (OAI21_X1)
   0.02    0.32 ^ _21568_/ZN (OAI21_X1)
   0.01    0.32 v _21569_/ZN (INV_X1)
   0.00    0.32 v _24285_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24285_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[13] (input port clocked by clk_i)
Endpoint: _23881_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[13] (in)
   0.07    0.08 ^ _16464_/ZN (AOI222_X1)
   0.06    0.14 ^ _16466_/ZN (AND4_X1)
   0.04    0.17 v _16473_/ZN (OAI221_X1)
   0.06    0.24 ^ _16474_/ZN (AOI22_X1)
   0.06    0.30 ^ _16475_/Z (BUF_X1)
   0.02    0.32 v _16476_/ZN (OAI21_X1)
   0.00    0.32 v _23881_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23881_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[0] (input port clocked by clk_i)
Endpoint: _25844_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[0] (in)
   0.05    0.05 ^ _16500_/ZN (AOI221_X1)
   0.06    0.11 ^ _16501_/ZN (AND4_X1)
   0.04    0.14 v _16506_/ZN (OAI221_X1)
   0.09    0.24 ^ _16507_/ZN (AOI22_X1)
   0.03    0.26 v _16508_/ZN (INV_X1)
   0.06    0.32 v _23301_/Z (MUX2_X1)
   0.00    0.32 v _25844_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _25844_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[0] (input port clocked by clk_i)
Endpoint: _24094_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[0] (in)
   0.05    0.05 ^ _16500_/ZN (AOI221_X1)
   0.06    0.11 ^ _16501_/ZN (AND4_X1)
   0.04    0.14 v _16506_/ZN (OAI221_X1)
   0.09    0.24 ^ _16507_/ZN (AOI22_X1)
   0.03    0.26 v _16508_/ZN (INV_X1)
   0.06    0.32 v _20869_/Z (MUX2_X1)
   0.00    0.32 v _24094_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24094_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[0] (input port clocked by clk_i)
Endpoint: _24195_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[0] (in)
   0.05    0.05 ^ _16500_/ZN (AOI221_X1)
   0.06    0.11 ^ _16501_/ZN (AND4_X1)
   0.04    0.14 v _16506_/ZN (OAI221_X1)
   0.09    0.24 ^ _16507_/ZN (AOI22_X1)
   0.03    0.26 v _16508_/ZN (INV_X1)
   0.06    0.32 v _21338_/Z (MUX2_X1)
   0.00    0.32 v _24195_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24195_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[0] (input port clocked by clk_i)
Endpoint: _24237_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[0] (in)
   0.05    0.05 ^ _16500_/ZN (AOI221_X1)
   0.06    0.11 ^ _16501_/ZN (AND4_X1)
   0.04    0.14 v _16506_/ZN (OAI221_X1)
   0.09    0.24 ^ _16507_/ZN (AOI22_X1)
   0.03    0.26 v _16508_/ZN (INV_X1)
   0.06    0.32 v _21408_/Z (MUX2_X1)
   0.00    0.32 v _24237_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24237_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[1] (input port clocked by clk_i)
Endpoint: _24272_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[1] (in)
   0.07    0.07 ^ _16533_/ZN (AOI221_X1)
   0.06    0.13 ^ _16534_/ZN (AND4_X1)
   0.04    0.17 v _16537_/ZN (OAI221_X1)
   0.09    0.26 ^ _16538_/ZN (AOI22_X1)
   0.03    0.29 v _21486_/ZN (OAI211_X1)
   0.03    0.31 ^ _21487_/ZN (OAI21_X1)
   0.01    0.32 v _21488_/ZN (INV_X1)
   0.00    0.32 v _24272_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24272_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[31] (input port clocked by clk_i)
Endpoint: _24125_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[31] (in)
   0.04    0.04 ^ _17069_/ZN (AOI22_X1)
   0.03    0.07 v _17073_/ZN (NAND4_X1)
   0.07    0.14 ^ _17074_/ZN (AOI211_X1)
   0.04    0.18 v _17077_/ZN (OAI221_X1)
   0.06    0.24 ^ _17078_/ZN (AOI22_X1)
   0.06    0.30 ^ _17079_/Z (BUF_X1)
   0.02    0.32 v _20926_/ZN (OAI21_X1)
   0.00    0.32 v _24125_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24125_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[31] (input port clocked by clk_i)
Endpoint: _24226_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[31] (in)
   0.04    0.04 ^ _17069_/ZN (AOI22_X1)
   0.03    0.07 v _17073_/ZN (NAND4_X1)
   0.07    0.14 ^ _17074_/ZN (AOI211_X1)
   0.04    0.18 v _17077_/ZN (OAI221_X1)
   0.06    0.24 ^ _17078_/ZN (AOI22_X1)
   0.06    0.30 ^ _17079_/Z (BUF_X1)
   0.02    0.32 v _21395_/ZN (OAI21_X1)
   0.00    0.32 v _24226_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24226_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[31] (input port clocked by clk_i)
Endpoint: _24268_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[31] (in)
   0.04    0.04 ^ _17069_/ZN (AOI22_X1)
   0.03    0.07 v _17073_/ZN (NAND4_X1)
   0.07    0.14 ^ _17074_/ZN (AOI211_X1)
   0.04    0.18 v _17077_/ZN (OAI221_X1)
   0.06    0.24 ^ _17078_/ZN (AOI22_X1)
   0.06    0.30 ^ _17079_/Z (BUF_X1)
   0.02    0.32 v _21465_/ZN (OAI21_X1)
   0.00    0.32 v _24268_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24268_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[31] (input port clocked by clk_i)
Endpoint: _24431_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[31] (in)
   0.04    0.04 ^ _17069_/ZN (AOI22_X1)
   0.03    0.07 v _17073_/ZN (NAND4_X1)
   0.07    0.14 ^ _17074_/ZN (AOI211_X1)
   0.04    0.18 v _17077_/ZN (OAI221_X1)
   0.06    0.24 ^ _17078_/ZN (AOI22_X1)
   0.06    0.30 ^ _17079_/Z (BUF_X1)
   0.02    0.32 v _22105_/ZN (OAI21_X1)
   0.00    0.32 v _24431_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24431_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[8] (input port clocked by clk_i)
Endpoint: _24102_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[8] (in)
   0.07    0.08 ^ _16690_/ZN (AOI222_X1)
   0.06    0.14 ^ _16692_/ZN (AND4_X1)
   0.03    0.17 v _16695_/ZN (OAI221_X1)
   0.06    0.23 ^ _16696_/ZN (AOI21_X1)
   0.03    0.26 v _16697_/ZN (INV_X1)
   0.06    0.32 v _20882_/Z (MUX2_X1)
   0.00    0.32 v _24102_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24102_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[8] (input port clocked by clk_i)
Endpoint: _24203_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[8] (in)
   0.07    0.08 ^ _16690_/ZN (AOI222_X1)
   0.06    0.14 ^ _16692_/ZN (AND4_X1)
   0.03    0.17 v _16695_/ZN (OAI221_X1)
   0.06    0.23 ^ _16696_/ZN (AOI21_X1)
   0.03    0.26 v _16697_/ZN (INV_X1)
   0.06    0.32 v _21351_/Z (MUX2_X1)
   0.00    0.32 v _24203_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24203_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[8] (input port clocked by clk_i)
Endpoint: _24245_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[8] (in)
   0.07    0.08 ^ _16690_/ZN (AOI222_X1)
   0.06    0.14 ^ _16692_/ZN (AND4_X1)
   0.03    0.17 v _16695_/ZN (OAI221_X1)
   0.06    0.23 ^ _16696_/ZN (AOI21_X1)
   0.03    0.26 v _16697_/ZN (INV_X1)
   0.06    0.32 v _21421_/Z (MUX2_X1)
   0.00    0.32 v _24245_/D (DFFR_X1)
           0.32   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24245_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[5] (input port clocked by clk_i)
Endpoint: _24276_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[5] (in)
   0.04    0.04 ^ _16629_/ZN (AOI22_X1)
   0.05    0.09 ^ _16635_/ZN (AND4_X1)
   0.04    0.13 v _16638_/ZN (OAI221_X1)
   0.12    0.25 ^ _16639_/ZN (AOI22_X1)
   0.01    0.26 v _17125_/ZN (NOR2_X1)
   0.04    0.30 ^ _21514_/ZN (NOR3_X1)
   0.02    0.31 v _21516_/ZN (AOI21_X1)
   0.00    0.31 v _24276_/D (DFFR_X1)
           0.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24276_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.31   data arrival time
---------------------------------------------------------
           3.64   slack (MET)


Startpoint: hart_id_i[12] (input port clocked by clk_i)
Endpoint: _24106_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[12] (in)
   0.08    0.09 ^ _16439_/ZN (AOI222_X1)
   0.06    0.15 ^ _16441_/ZN (AND4_X1)
   0.04    0.18 v _16448_/ZN (OAI221_X1)
   0.04    0.22 ^ _16449_/ZN (AOI21_X1)
   0.06    0.28 ^ _16450_/Z (BUF_X1)
   0.02    0.30 v _20890_/ZN (OAI21_X1)
   0.00    0.30 v _24106_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24106_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.65   slack (MET)


Startpoint: hart_id_i[12] (input port clocked by clk_i)
Endpoint: _24207_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[12] (in)
   0.08    0.09 ^ _16439_/ZN (AOI222_X1)
   0.06    0.15 ^ _16441_/ZN (AND4_X1)
   0.04    0.18 v _16448_/ZN (OAI221_X1)
   0.04    0.22 ^ _16449_/ZN (AOI21_X1)
   0.06    0.28 ^ _16450_/Z (BUF_X1)
   0.02    0.30 v _21359_/ZN (OAI21_X1)
   0.00    0.30 v _24207_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24207_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.65   slack (MET)


Startpoint: hart_id_i[12] (input port clocked by clk_i)
Endpoint: _24249_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[12] (in)
   0.08    0.09 ^ _16439_/ZN (AOI222_X1)
   0.06    0.15 ^ _16441_/ZN (AND4_X1)
   0.04    0.18 v _16448_/ZN (OAI221_X1)
   0.04    0.22 ^ _16449_/ZN (AOI21_X1)
   0.06    0.28 ^ _16450_/Z (BUF_X1)
   0.02    0.30 v _21429_/ZN (OAI21_X1)
   0.00    0.30 v _24249_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24249_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.65   slack (MET)


Startpoint: hart_id_i[10] (input port clocked by clk_i)
Endpoint: _24281_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[10] (in)
   0.04    0.04 ^ _16725_/ZN (AOI22_X1)
   0.06    0.10 ^ _16727_/ZN (AND4_X1)
   0.04    0.14 v _16730_/ZN (OAI221_X1)
   0.06    0.19 ^ _16731_/ZN (AOI22_X1)
   0.06    0.25 ^ _17160_/Z (BUF_X1)
   0.02    0.28 v _21543_/ZN (OAI21_X1)
   0.02    0.30 ^ _21544_/ZN (OAI21_X1)
   0.01    0.31 v _21545_/ZN (INV_X1)
   0.00    0.31 v _24281_/D (DFFR_X1)
           0.31   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24281_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.31   data arrival time
---------------------------------------------------------
           3.65   slack (MET)


Startpoint: hart_id_i[4] (input port clocked by clk_i)
Endpoint: _24098_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[4] (in)
   0.07    0.07 ^ _16614_/ZN (AOI221_X1)
   0.05    0.12 ^ _16615_/ZN (AND3_X1)
   0.03    0.15 v _16618_/ZN (OAI221_X1)
   0.12    0.28 ^ _16619_/ZN (AOI22_X1)
   0.02    0.30 v _20876_/ZN (OAI21_X1)
   0.00    0.30 v _24098_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24098_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.65   slack (MET)


Startpoint: hart_id_i[4] (input port clocked by clk_i)
Endpoint: _24199_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[4] (in)
   0.07    0.07 ^ _16614_/ZN (AOI221_X1)
   0.05    0.12 ^ _16615_/ZN (AND3_X1)
   0.03    0.15 v _16618_/ZN (OAI221_X1)
   0.12    0.28 ^ _16619_/ZN (AOI22_X1)
   0.02    0.30 v _21345_/ZN (OAI21_X1)
   0.00    0.30 v _24199_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24199_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.65   slack (MET)


Startpoint: hart_id_i[4] (input port clocked by clk_i)
Endpoint: _24241_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[4] (in)
   0.07    0.07 ^ _16614_/ZN (AOI221_X1)
   0.05    0.12 ^ _16615_/ZN (AND3_X1)
   0.03    0.15 v _16618_/ZN (OAI221_X1)
   0.12    0.28 ^ _16619_/ZN (AOI22_X1)
   0.02    0.30 v _21415_/ZN (OAI21_X1)
   0.00    0.30 v _24241_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24241_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.65   slack (MET)


Startpoint: hart_id_i[8] (input port clocked by clk_i)
Endpoint: _23923_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[8] (in)
   0.07    0.08 ^ _16690_/ZN (AOI222_X1)
   0.06    0.14 ^ _16692_/ZN (AND4_X1)
   0.03    0.17 v _16695_/ZN (OAI221_X1)
   0.06    0.23 ^ _16696_/ZN (AOI21_X1)
   0.03    0.26 v _16697_/ZN (INV_X1)
   0.02    0.28 ^ _17145_/ZN (NAND2_X1)
   0.02    0.30 v _17149_/ZN (AOI22_X1)
   0.00    0.30 v _23923_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23923_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.66   slack (MET)


Startpoint: hart_id_i[12] (input port clocked by clk_i)
Endpoint: _23880_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[12] (in)
   0.08    0.09 ^ _16439_/ZN (AOI222_X1)
   0.06    0.15 ^ _16441_/ZN (AND4_X1)
   0.04    0.18 v _16448_/ZN (OAI221_X1)
   0.04    0.22 ^ _16449_/ZN (AOI21_X1)
   0.06    0.28 ^ _16450_/Z (BUF_X1)
   0.02    0.30 v _16451_/ZN (OAI21_X1)
   0.00    0.30 v _23880_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23880_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.66   slack (MET)


Startpoint: hart_id_i[14] (input port clocked by clk_i)
Endpoint: _23929_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[14] (in)
   0.04    0.04 ^ _16778_/ZN (AOI22_X1)
   0.06    0.10 ^ _16780_/ZN (AND4_X1)
   0.03    0.13 v _16783_/ZN (OAI221_X1)
   0.11    0.24 ^ _16784_/ZN (AOI21_X1)
   0.04    0.28 ^ _17182_/ZN (OR2_X1)
   0.02    0.30 v _17186_/ZN (AOI22_X1)
   0.00    0.30 v _23929_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23929_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.66   slack (MET)


Startpoint: hart_id_i[0] (input port clocked by clk_i)
Endpoint: _24271_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[0] (in)
   0.05    0.05 ^ _16500_/ZN (AOI221_X1)
   0.06    0.11 ^ _16501_/ZN (AND4_X1)
   0.04    0.14 v _16506_/ZN (OAI221_X1)
   0.09    0.24 ^ _16507_/ZN (AOI22_X1)
   0.03    0.26 v _21479_/ZN (OAI211_X1)
   0.03    0.29 ^ _21481_/ZN (OAI21_X1)
   0.01    0.30 v _21482_/ZN (INV_X1)
   0.00    0.30 v _24271_/D (DFFR_X1)
           0.30   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24271_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.30   data arrival time
---------------------------------------------------------
           3.66   slack (MET)


Startpoint: hart_id_i[15] (input port clocked by clk_i)
Endpoint: _24109_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[15] (in)
   0.07    0.08 ^ _16485_/ZN (AOI222_X1)
   0.06    0.14 ^ _16487_/ZN (AND4_X1)
   0.03    0.17 v _16490_/ZN (OAI221_X1)
   0.04    0.21 ^ _16491_/ZN (AOI21_X1)
   0.06    0.27 ^ _16492_/Z (BUF_X1)
   0.02    0.29 v _20897_/ZN (OAI21_X1)
   0.00    0.29 v _24109_/D (DFFR_X1)
           0.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24109_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.29   data arrival time
---------------------------------------------------------
           3.66   slack (MET)


Startpoint: hart_id_i[15] (input port clocked by clk_i)
Endpoint: _24210_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[15] (in)
   0.07    0.08 ^ _16485_/ZN (AOI222_X1)
   0.06    0.14 ^ _16487_/ZN (AND4_X1)
   0.03    0.17 v _16490_/ZN (OAI221_X1)
   0.04    0.21 ^ _16491_/ZN (AOI21_X1)
   0.06    0.27 ^ _16492_/Z (BUF_X1)
   0.02    0.29 v _21366_/ZN (OAI21_X1)
   0.00    0.29 v _24210_/D (DFFR_X1)
           0.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24210_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.29   data arrival time
---------------------------------------------------------
           3.66   slack (MET)


Startpoint: hart_id_i[15] (input port clocked by clk_i)
Endpoint: _24252_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[15] (in)
   0.07    0.08 ^ _16485_/ZN (AOI222_X1)
   0.06    0.14 ^ _16487_/ZN (AND4_X1)
   0.03    0.17 v _16490_/ZN (OAI221_X1)
   0.04    0.21 ^ _16491_/ZN (AOI21_X1)
   0.06    0.27 ^ _16492_/Z (BUF_X1)
   0.02    0.29 v _21436_/ZN (OAI21_X1)
   0.00    0.29 v _24252_/D (DFFR_X1)
           0.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24252_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.29   data arrival time
---------------------------------------------------------
           3.66   slack (MET)


Startpoint: hart_id_i[15] (input port clocked by clk_i)
Endpoint: _24415_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[15] (in)
   0.07    0.08 ^ _16485_/ZN (AOI222_X1)
   0.06    0.14 ^ _16487_/ZN (AND4_X1)
   0.03    0.17 v _16490_/ZN (OAI221_X1)
   0.04    0.21 ^ _16491_/ZN (AOI21_X1)
   0.06    0.27 ^ _16492_/Z (BUF_X1)
   0.02    0.29 v _22067_/ZN (OAI21_X1)
   0.00    0.29 v _24415_/D (DFFR_X1)
           0.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24415_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.29   data arrival time
---------------------------------------------------------
           3.66   slack (MET)


Startpoint: hart_id_i[15] (input port clocked by clk_i)
Endpoint: _23882_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[15] (in)
   0.07    0.08 ^ _16485_/ZN (AOI222_X1)
   0.06    0.14 ^ _16487_/ZN (AND4_X1)
   0.03    0.17 v _16490_/ZN (OAI221_X1)
   0.04    0.21 ^ _16491_/ZN (AOI21_X1)
   0.06    0.27 ^ _16492_/Z (BUF_X1)
   0.02    0.29 v _16493_/ZN (OAI21_X1)
   0.00    0.29 v _23882_/D (DFFR_X1)
           0.29   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _23882_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.29   data arrival time
---------------------------------------------------------
           3.67   slack (MET)


Startpoint: hart_id_i[10] (input port clocked by clk_i)
Endpoint: _24104_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[10] (in)
   0.04    0.04 ^ _16725_/ZN (AOI22_X1)
   0.06    0.10 ^ _16727_/ZN (AND4_X1)
   0.04    0.14 v _16730_/ZN (OAI221_X1)
   0.06    0.19 ^ _16731_/ZN (AOI22_X1)
   0.06    0.25 ^ _17160_/Z (BUF_X1)
   0.02    0.27 v _20886_/ZN (OAI21_X1)
   0.00    0.27 v _24104_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24104_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.68   slack (MET)


Startpoint: hart_id_i[10] (input port clocked by clk_i)
Endpoint: _24205_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[10] (in)
   0.04    0.04 ^ _16725_/ZN (AOI22_X1)
   0.06    0.10 ^ _16727_/ZN (AND4_X1)
   0.04    0.14 v _16730_/ZN (OAI221_X1)
   0.06    0.19 ^ _16731_/ZN (AOI22_X1)
   0.06    0.25 ^ _17160_/Z (BUF_X1)
   0.02    0.27 v _21355_/ZN (OAI21_X1)
   0.00    0.27 v _24205_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24205_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.68   slack (MET)


Startpoint: hart_id_i[10] (input port clocked by clk_i)
Endpoint: _24247_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[10] (in)
   0.04    0.04 ^ _16725_/ZN (AOI22_X1)
   0.06    0.10 ^ _16727_/ZN (AND4_X1)
   0.04    0.14 v _16730_/ZN (OAI221_X1)
   0.06    0.19 ^ _16731_/ZN (AOI22_X1)
   0.06    0.25 ^ _17160_/Z (BUF_X1)
   0.02    0.27 v _21425_/ZN (OAI21_X1)
   0.00    0.27 v _24247_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24247_/CK (DFFR_X1)
  -0.04    3.96   library setup time
           3.96   data required time
---------------------------------------------------------
           3.96   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.68   slack (MET)


Startpoint: hart_id_i[5] (input port clocked by clk_i)
Endpoint: _24099_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[5] (in)
   0.04    0.04 ^ _16629_/ZN (AOI22_X1)
   0.05    0.09 ^ _16635_/ZN (AND4_X1)
   0.04    0.13 v _16638_/ZN (OAI221_X1)
   0.12    0.25 ^ _16639_/ZN (AOI22_X1)
   0.02    0.27 v _20878_/ZN (OAI21_X1)
   0.00    0.27 v _24099_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24099_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.68   slack (MET)


Startpoint: hart_id_i[5] (input port clocked by clk_i)
Endpoint: _24200_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[5] (in)
   0.04    0.04 ^ _16629_/ZN (AOI22_X1)
   0.05    0.09 ^ _16635_/ZN (AND4_X1)
   0.04    0.13 v _16638_/ZN (OAI221_X1)
   0.12    0.25 ^ _16639_/ZN (AOI22_X1)
   0.02    0.27 v _21347_/ZN (OAI21_X1)
   0.00    0.27 v _24200_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24200_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.68   slack (MET)


Startpoint: hart_id_i[5] (input port clocked by clk_i)
Endpoint: _24242_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[5] (in)
   0.04    0.04 ^ _16629_/ZN (AOI22_X1)
   0.05    0.09 ^ _16635_/ZN (AND4_X1)
   0.04    0.13 v _16638_/ZN (OAI221_X1)
   0.12    0.25 ^ _16639_/ZN (AOI22_X1)
   0.02    0.27 v _21417_/ZN (OAI21_X1)
   0.00    0.27 v _24242_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24242_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.68   slack (MET)


Startpoint: hart_id_i[14] (input port clocked by clk_i)
Endpoint: _24414_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[14] (in)
   0.04    0.04 ^ _16778_/ZN (AOI22_X1)
   0.06    0.10 ^ _16780_/ZN (AND4_X1)
   0.03    0.13 v _16783_/ZN (OAI221_X1)
   0.11    0.24 ^ _16784_/ZN (AOI21_X1)
   0.03    0.27 v _22064_/ZN (OAI211_X1)
   0.00    0.27 v _24414_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24414_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.69   slack (MET)


Startpoint: hart_id_i[9] (input port clocked by clk_i)
Endpoint: _24103_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[9] (in)
   0.04    0.04 ^ _16706_/ZN (AOI22_X1)
   0.06    0.10 ^ _16708_/ZN (AND4_X1)
   0.03    0.13 v _16711_/ZN (OAI221_X1)
   0.11    0.24 ^ _16712_/ZN (AOI21_X1)
   0.02    0.27 v _20884_/ZN (OAI21_X1)
   0.00    0.27 v _24103_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24103_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.69   slack (MET)


Startpoint: hart_id_i[9] (input port clocked by clk_i)
Endpoint: _24204_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[9] (in)
   0.04    0.04 ^ _16706_/ZN (AOI22_X1)
   0.06    0.10 ^ _16708_/ZN (AND4_X1)
   0.03    0.13 v _16711_/ZN (OAI221_X1)
   0.11    0.24 ^ _16712_/ZN (AOI21_X1)
   0.02    0.27 v _21353_/ZN (OAI21_X1)
   0.00    0.27 v _24204_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24204_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.69   slack (MET)


Startpoint: hart_id_i[9] (input port clocked by clk_i)
Endpoint: _24246_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[9] (in)
   0.04    0.04 ^ _16706_/ZN (AOI22_X1)
   0.06    0.10 ^ _16708_/ZN (AND4_X1)
   0.03    0.13 v _16711_/ZN (OAI221_X1)
   0.11    0.24 ^ _16712_/ZN (AOI21_X1)
   0.02    0.27 v _21423_/ZN (OAI21_X1)
   0.00    0.27 v _24246_/D (DFFR_X1)
           0.27   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24246_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.27   data arrival time
---------------------------------------------------------
           3.69   slack (MET)


Startpoint: hart_id_i[14] (input port clocked by clk_i)
Endpoint: _24108_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[14] (in)
   0.04    0.04 ^ _16778_/ZN (AOI22_X1)
   0.06    0.10 ^ _16780_/ZN (AND4_X1)
   0.03    0.13 v _16783_/ZN (OAI221_X1)
   0.11    0.24 ^ _16784_/ZN (AOI21_X1)
   0.02    0.26 v _20895_/ZN (OAI21_X1)
   0.00    0.26 v _24108_/D (DFFR_X1)
           0.26   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24108_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.26   data arrival time
---------------------------------------------------------
           3.69   slack (MET)


Startpoint: hart_id_i[14] (input port clocked by clk_i)
Endpoint: _24209_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[14] (in)
   0.04    0.04 ^ _16778_/ZN (AOI22_X1)
   0.06    0.10 ^ _16780_/ZN (AND4_X1)
   0.03    0.13 v _16783_/ZN (OAI221_X1)
   0.11    0.24 ^ _16784_/ZN (AOI21_X1)
   0.02    0.26 v _21364_/ZN (OAI21_X1)
   0.00    0.26 v _24209_/D (DFFR_X1)
           0.26   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24209_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.26   data arrival time
---------------------------------------------------------
           3.69   slack (MET)


Startpoint: hart_id_i[14] (input port clocked by clk_i)
Endpoint: _24251_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: in2reg
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
   0.00    0.00 v hart_id_i[14] (in)
   0.04    0.04 ^ _16778_/ZN (AOI22_X1)
   0.06    0.10 ^ _16780_/ZN (AND4_X1)
   0.03    0.13 v _16783_/ZN (OAI221_X1)
   0.11    0.24 ^ _16784_/ZN (AOI21_X1)
   0.02    0.26 v _21434_/ZN (OAI21_X1)
   0.00    0.26 v _24251_/D (DFFR_X1)
           0.26   data arrival time

   4.00    4.00   clock clk_i (rise edge)
   0.00    4.00   clock network delay (ideal)
   0.00    4.00   clock reconvergence pessimism
           4.00 ^ _24251_/CK (DFFR_X1)
  -0.05    3.95   library setup time
           3.95   data required time
---------------------------------------------------------
           3.95   data required time
          -0.26   data arrival time
---------------------------------------------------------
           3.69   slack (MET)


