/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
void SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*175 cases */, 39|128,22/*2855*/, TARGET_VAL(ISD::LOAD),// ->2860
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'ld' chained node
/*7*/         OPC_Scope, 58|128,10/*1338*/, /*->1348*/ // 7 children in Scope
/*10*/          OPC_RecordChild1, // #1 = $SMRDImm:sbase:offset
/*11*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*13*/          OPC_Scope, 66, /*->81*/ // 26 children in Scope
/*15*/            OPC_CheckPredicate, 1, // Predicate_load
/*17*/            OPC_CheckPredicate, 2, // Predicate_smrd_load
/*19*/            OPC_CheckType, MVT::i32,
/*21*/            OPC_Scope, 38, /*->61*/ // 2 children in Scope
/*23*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*25*/              OPC_Scope, 16, /*->43*/ // 2 children in Scope
/*27*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*30*/                OPC_EmitMergeInputChains1_0,
/*31*/                OPC_EmitInteger, MVT::i1, 0, 
/*34*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*43*/              /*Scope*/ 16, /*->60*/
/*44*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*47*/                OPC_EmitMergeInputChains1_0,
/*48*/                OPC_EmitInteger, MVT::i1, 0, 
/*51*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*60*/              0, /*End of Scope*/
/*61*/            /*Scope*/ 18, /*->80*/
/*62*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*64*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*67*/              OPC_EmitMergeInputChains1_0,
/*68*/              OPC_EmitInteger, MVT::i1, 0, 
/*71*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*80*/            0, /*End of Scope*/
/*81*/          /*Scope*/ 27, /*->109*/
/*82*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*84*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*86*/            OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*88*/            OPC_CheckType, MVT::i32,
/*90*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*95*/            OPC_EmitMergeInputChains1_0,
/*96*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*109*/         /*Scope*/ 27, /*->137*/
/*110*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*112*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*114*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*116*/           OPC_CheckType, MVT::i32,
/*118*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*120*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*123*/           OPC_EmitMergeInputChains1_0,
/*124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*137*/         /*Scope*/ 27, /*->165*/
/*138*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*140*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*142*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*144*/           OPC_CheckType, MVT::i32,
/*146*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*148*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*151*/           OPC_EmitMergeInputChains1_0,
/*152*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*165*/         /*Scope*/ 27, /*->193*/
/*166*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*168*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*170*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*172*/           OPC_CheckType, MVT::i32,
/*174*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*176*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*179*/           OPC_EmitMergeInputChains1_0,
/*180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*193*/         /*Scope*/ 48, /*->242*/
/*194*/           OPC_CheckPredicate, 1, // Predicate_load
/*196*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*198*/           OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->220
/*201*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*203*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*206*/             OPC_EmitMergeInputChains1_0,
/*207*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*220*/           /*SwitchType*/ 19, MVT::Untyped,// ->241
/*222*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*224*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*227*/             OPC_EmitMergeInputChains1_0,
/*228*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:Untyped (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX3_ADDR64:Untyped i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*241*/           0, // EndSwitchType
/*242*/         /*Scope*/ 27, /*->270*/
/*243*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*245*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*247*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*249*/           OPC_CheckType, MVT::i32,
/*251*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*253*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*256*/           OPC_EmitMergeInputChains1_0,
/*257*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*270*/         /*Scope*/ 27, /*->298*/
/*271*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*273*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*275*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*277*/           OPC_CheckType, MVT::i32,
/*279*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*281*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*284*/           OPC_EmitMergeInputChains1_0,
/*285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*298*/         /*Scope*/ 27, /*->326*/
/*299*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*301*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*303*/           OPC_CheckPredicate, 8, // Predicate_sextloadi16_constant
/*305*/           OPC_CheckType, MVT::i32,
/*307*/           OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*309*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*312*/           OPC_EmitMergeInputChains1_0,
/*313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*326*/         /*Scope*/ 53, /*->380*/
/*327*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*329*/           OPC_CheckType, MVT::i32,
/*331*/           OPC_Scope, 23, /*->356*/ // 2 children in Scope
/*333*/             OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*335*/             OPC_CheckPredicate, 8, // Predicate_az_extloadi16_constant
/*337*/             OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*339*/             OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*342*/             OPC_EmitMergeInputChains1_0,
/*343*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*356*/           /*Scope*/ 22, /*->379*/
/*357*/             OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*359*/             OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*361*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*363*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*366*/             OPC_EmitMergeInputChains1_0,
/*367*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*379*/           0, /*End of Scope*/
/*380*/         /*Scope*/ 26, /*->407*/
/*381*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*383*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*385*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*387*/           OPC_CheckType, MVT::i32,
/*389*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*391*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*394*/           OPC_EmitMergeInputChains1_0,
/*395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*407*/         /*Scope*/ 26, /*->434*/
/*408*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*410*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*412*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi16
/*414*/           OPC_CheckType, MVT::i32,
/*416*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*418*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*421*/           OPC_EmitMergeInputChains1_0,
/*422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_mubuf_az_extloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*434*/         /*Scope*/ 26, /*->461*/
/*435*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*437*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*439*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi16
/*441*/           OPC_CheckType, MVT::i32,
/*443*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*445*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*448*/           OPC_EmitMergeInputChains1_0,
/*449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_mubuf_sextloadi16>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*461*/         /*Scope*/ 46, /*->508*/
/*462*/           OPC_CheckPredicate, 1, // Predicate_load
/*464*/           OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*466*/           OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->487
/*469*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*471*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*474*/             OPC_EmitMergeInputChains1_0,
/*475*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*487*/           /*SwitchType*/ 18, MVT::Untyped,// ->507
/*489*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*491*/             OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*494*/             OPC_EmitMergeInputChains1_0,
/*495*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::Untyped, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:Untyped (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_DWORDX3_OFFSET:Untyped v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*507*/           0, // EndSwitchType
/*508*/         /*Scope*/ 26, /*->535*/
/*509*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*511*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*513*/           OPC_CheckPredicate, 8, // Predicate_sextloadi8_constant
/*515*/           OPC_CheckType, MVT::i16,
/*517*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*519*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*522*/           OPC_EmitMergeInputChains1_0,
/*523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*535*/         /*Scope*/ 26, /*->562*/
/*536*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*538*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*540*/           OPC_CheckPredicate, 8, // Predicate_az_extloadi8_constant
/*542*/           OPC_CheckType, MVT::i16,
/*544*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*546*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*549*/           OPC_EmitMergeInputChains1_0,
/*550*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*562*/         /*Scope*/ 26, /*->589*/
/*563*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*565*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*567*/           OPC_CheckPredicate, 5, // Predicate_mubuf_sextloadi8
/*569*/           OPC_CheckType, MVT::i16,
/*571*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*573*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*576*/           OPC_EmitMergeInputChains1_0,
/*577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_mubuf_sextloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*589*/         /*Scope*/ 26, /*->616*/
/*590*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*592*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*594*/           OPC_CheckPredicate, 5, // Predicate_mubuf_az_extloadi8
/*596*/           OPC_CheckType, MVT::i16,
/*598*/           OPC_CheckPatternPredicate, 4, // (Subtarget->has16BitInsts())
/*600*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*603*/           OPC_EmitMergeInputChains1_0,
/*604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i16 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_mubuf_az_extloadi8>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i16 ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*616*/         /*Scope*/ 36, /*->653*/
/*617*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*619*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*621*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*623*/           OPC_CheckType, MVT::i32,
/*625*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*627*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*630*/           OPC_EmitMergeInputChains1_0,
/*631*/           OPC_EmitInteger, MVT::i1, 0, 
/*634*/           OPC_EmitInteger, MVT::i1, 0, 
/*637*/           OPC_EmitInteger, MVT::i1, 0, 
/*640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*653*/         /*Scope*/ 36, /*->690*/
/*654*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*656*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*658*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*660*/           OPC_CheckType, MVT::i32,
/*662*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*664*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*667*/           OPC_EmitMergeInputChains1_0,
/*668*/           OPC_EmitInteger, MVT::i1, 0, 
/*671*/           OPC_EmitInteger, MVT::i1, 0, 
/*674*/           OPC_EmitInteger, MVT::i1, 0, 
/*677*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*690*/         /*Scope*/ 36, /*->727*/
/*691*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*693*/           OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*695*/           OPC_CheckPredicate, 9, // Predicate_sextloadi8_private
/*697*/           OPC_CheckType, MVT::i16,
/*699*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*701*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*704*/           OPC_EmitMergeInputChains1_0,
/*705*/           OPC_EmitInteger, MVT::i1, 0, 
/*708*/           OPC_EmitInteger, MVT::i1, 0, 
/*711*/           OPC_EmitInteger, MVT::i1, 0, 
/*714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*727*/         /*Scope*/ 36, /*->764*/
/*728*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*730*/           OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*732*/           OPC_CheckPredicate, 9, // Predicate_extloadi8_private
/*734*/           OPC_CheckType, MVT::i16,
/*736*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*738*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*741*/           OPC_EmitMergeInputChains1_0,
/*742*/           OPC_EmitInteger, MVT::i1, 0, 
/*745*/           OPC_EmitInteger, MVT::i1, 0, 
/*748*/           OPC_EmitInteger, MVT::i1, 0, 
/*751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i16, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i16 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i16 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*764*/         /*Scope*/ 36, /*->801*/
/*765*/           OPC_CheckPredicate, 6, // Predicate_sextload
/*767*/           OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*769*/           OPC_CheckPredicate, 9, // Predicate_sextloadi16_private
/*771*/           OPC_CheckType, MVT::i32,
/*773*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*775*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*778*/           OPC_EmitMergeInputChains1_0,
/*779*/           OPC_EmitInteger, MVT::i1, 0, 
/*782*/           OPC_EmitInteger, MVT::i1, 0, 
/*785*/           OPC_EmitInteger, MVT::i1, 0, 
/*788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*801*/         /*Scope*/ 36, /*->838*/
/*802*/           OPC_CheckPredicate, 3, // Predicate_az_extload
/*804*/           OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*806*/           OPC_CheckPredicate, 9, // Predicate_extloadi16_private
/*808*/           OPC_CheckType, MVT::i32,
/*810*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*812*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*815*/           OPC_EmitMergeInputChains1_0,
/*816*/           OPC_EmitInteger, MVT::i1, 0, 
/*819*/           OPC_EmitInteger, MVT::i1, 0, 
/*822*/           OPC_EmitInteger, MVT::i1, 0, 
/*825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*838*/         /*Scope*/ 56, /*->895*/
/*839*/           OPC_CheckPredicate, 1, // Predicate_load
/*841*/           OPC_CheckPredicate, 9, // Predicate_load_private
/*843*/           OPC_CheckType, MVT::i32,
/*845*/           OPC_Scope, 28, /*->875*/ // 2 children in Scope
/*847*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*849*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*852*/             OPC_EmitMergeInputChains1_0,
/*853*/             OPC_EmitInteger, MVT::i1, 0, 
/*856*/             OPC_EmitInteger, MVT::i1, 0, 
/*859*/             OPC_EmitInteger, MVT::i1, 0, 
/*862*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*875*/           /*Scope*/ 18, /*->894*/
/*876*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*878*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRIndirect:$addr #2 #3
/*881*/             OPC_EmitMergeInputChains1_0,
/*882*/             OPC_EmitInteger, MVT::i32, 0, 
/*885*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 13
                    // Dst: (R600_RegisterLoad:i32 FRAMEri:iPTR:$addr, 0:i32)
/*894*/           0, /*End of Scope*/
/*895*/         /*Scope*/ 66|128,3/*450*/, /*->1347*/
/*897*/           OPC_CheckChild1Type, MVT::i32,
/*899*/           OPC_CheckType, MVT::i32,
/*901*/           OPC_Scope, 50, /*->953*/ // 12 children in Scope
/*903*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*905*/             OPC_Scope, 22, /*->929*/ // 2 children in Scope
/*907*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*909*/               OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*911*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*913*/               OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*916*/               OPC_EmitMergeInputChains1_0,
/*917*/               OPC_EmitInteger, MVT::i8, 3, 
/*920*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*929*/             /*Scope*/ 22, /*->952*/
/*930*/               OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*932*/               OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*934*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*936*/               OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*939*/               OPC_EmitMergeInputChains1_0,
/*940*/               OPC_EmitInteger, MVT::i8, 3, 
/*943*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*952*/             0, /*End of Scope*/
/*953*/           /*Scope*/ 22, /*->976*/
/*954*/             OPC_CheckPredicate, 1, // Predicate_load
/*956*/             OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*958*/             OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*960*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*963*/             OPC_EmitMergeInputChains1_0,
/*964*/             OPC_EmitInteger, MVT::i8, 3, 
/*967*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 3:i8)
/*976*/           /*Scope*/ 50, /*->1027*/
/*977*/             OPC_CheckPredicate, 3, // Predicate_az_extload
/*979*/             OPC_Scope, 22, /*->1003*/ // 2 children in Scope
/*981*/               OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*983*/               OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*985*/               OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*987*/               OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*990*/               OPC_EmitMergeInputChains1_0,
/*991*/               OPC_EmitInteger, MVT::i8, 2, 
/*994*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1003*/            /*Scope*/ 22, /*->1026*/
/*1004*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1006*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1008*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1010*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1013*/              OPC_EmitMergeInputChains1_0,
/*1014*/              OPC_EmitInteger, MVT::i8, 2, 
/*1017*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1026*/            0, /*End of Scope*/
/*1027*/          /*Scope*/ 22, /*->1050*/
/*1028*/            OPC_CheckPredicate, 1, // Predicate_load
/*1030*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1032*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1034*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1037*/            OPC_EmitMergeInputChains1_0,
/*1038*/            OPC_EmitInteger, MVT::i8, 2, 
/*1041*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1050*/          /*Scope*/ 50, /*->1101*/
/*1051*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1053*/            OPC_Scope, 22, /*->1077*/ // 2 children in Scope
/*1055*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1057*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1059*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1061*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1064*/              OPC_EmitMergeInputChains1_0,
/*1065*/              OPC_EmitInteger, MVT::i8, 1, 
/*1068*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1077*/            /*Scope*/ 22, /*->1100*/
/*1078*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1080*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1082*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1084*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1087*/              OPC_EmitMergeInputChains1_0,
/*1088*/              OPC_EmitInteger, MVT::i8, 1, 
/*1091*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1100*/            0, /*End of Scope*/
/*1101*/          /*Scope*/ 22, /*->1124*/
/*1102*/            OPC_CheckPredicate, 1, // Predicate_load
/*1104*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1106*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1108*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1111*/            OPC_EmitMergeInputChains1_0,
/*1112*/            OPC_EmitInteger, MVT::i8, 1, 
/*1115*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_eg:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1124*/          /*Scope*/ 50, /*->1175*/
/*1125*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1127*/            OPC_Scope, 22, /*->1151*/ // 2 children in Scope
/*1129*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1131*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi8
/*1133*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1135*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1138*/              OPC_EmitMergeInputChains1_0,
/*1139*/              OPC_EmitInteger, MVT::i8, 3, 
/*1142*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id3_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1151*/            /*Scope*/ 22, /*->1174*/
/*1152*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1154*/              OPC_CheckPredicate, 10, // Predicate_vtx_id3_az_extloadi16
/*1156*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1158*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1161*/              OPC_EmitMergeInputChains1_0,
/*1162*/              OPC_EmitInteger, MVT::i8, 3, 
/*1165*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id3_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1174*/            0, /*End of Scope*/
/*1175*/          /*Scope*/ 22, /*->1198*/
/*1176*/            OPC_CheckPredicate, 1, // Predicate_load
/*1178*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*1180*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1182*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1185*/            OPC_EmitMergeInputChains1_0,
/*1186*/            OPC_EmitInteger, MVT::i8, 3, 
/*1189*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 3:i8)
/*1198*/          /*Scope*/ 50, /*->1249*/
/*1199*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1201*/            OPC_Scope, 22, /*->1225*/ // 2 children in Scope
/*1203*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1205*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi8
/*1207*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1209*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1212*/              OPC_EmitMergeInputChains1_0,
/*1213*/              OPC_EmitInteger, MVT::i8, 2, 
/*1216*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id2_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1225*/            /*Scope*/ 22, /*->1248*/
/*1226*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1228*/              OPC_CheckPredicate, 11, // Predicate_vtx_id2_az_extloadi16
/*1230*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1232*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1235*/              OPC_EmitMergeInputChains1_0,
/*1236*/              OPC_EmitInteger, MVT::i8, 2, 
/*1239*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id2_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1248*/            0, /*End of Scope*/
/*1249*/          /*Scope*/ 22, /*->1272*/
/*1250*/            OPC_CheckPredicate, 1, // Predicate_load
/*1252*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*1254*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1256*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1259*/            OPC_EmitMergeInputChains1_0,
/*1260*/            OPC_EmitInteger, MVT::i8, 2, 
/*1263*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 2:i8)
/*1272*/          /*Scope*/ 50, /*->1323*/
/*1273*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1275*/            OPC_Scope, 22, /*->1299*/ // 2 children in Scope
/*1277*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1279*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi8
/*1281*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1283*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1286*/              OPC_EmitMergeInputChains1_0,
/*1287*/              OPC_EmitInteger, MVT::i8, 1, 
/*1290*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_vtx_id1_az_extloadi8>> - Complexity = 13
                      // Dst: (VTX_READ_8_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1299*/            /*Scope*/ 22, /*->1322*/
/*1300*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1302*/              OPC_CheckPredicate, 12, // Predicate_vtx_id1_az_extloadi16
/*1304*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1306*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1309*/              OPC_EmitMergeInputChains1_0,
/*1310*/              OPC_EmitInteger, MVT::i8, 1, 
/*1313*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_vtx_id1_az_extloadi16>> - Complexity = 13
                      // Dst: (VTX_READ_16_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1322*/            0, /*End of Scope*/
/*1323*/          /*Scope*/ 22, /*->1346*/
/*1324*/            OPC_CheckPredicate, 1, // Predicate_load
/*1326*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*1328*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*1330*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*1333*/            OPC_EmitMergeInputChains1_0,
/*1334*/            OPC_EmitInteger, MVT::i8, 1, 
/*1337*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                    // Dst: (VTX_READ_32_cm:i32 MEMxi:i32:$src_gpr, 1:i8)
/*1346*/          0, /*End of Scope*/
/*1347*/        0, /*End of Scope*/
/*1348*/      /*Scope*/ 97|128,1/*225*/, /*->1575*/
/*1350*/        OPC_CaptureGlueInput,
/*1351*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*1352*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*1354*/        OPC_Scope, 27, /*->1383*/ // 7 children in Scope
/*1356*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1358*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1360*/          OPC_CheckType, MVT::i32,
/*1362*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1364*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1367*/          OPC_EmitMergeInputChains1_0,
/*1368*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1371*/          OPC_EmitInteger, MVT::i1, 0, 
/*1374*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1383*/        /*Scope*/ 27, /*->1411*/
/*1384*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1386*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1388*/          OPC_CheckType, MVT::i32,
/*1390*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1392*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1395*/          OPC_EmitMergeInputChains1_0,
/*1396*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1399*/          OPC_EmitInteger, MVT::i1, 0, 
/*1402*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1411*/        /*Scope*/ 27, /*->1439*/
/*1412*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1414*/          OPC_CheckPredicate, 14, // Predicate_si_sextload_local_i8
/*1416*/          OPC_CheckType, MVT::i16,
/*1418*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1420*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1423*/          OPC_EmitMergeInputChains1_0,
/*1424*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1427*/          OPC_EmitInteger, MVT::i1, 0, 
/*1430*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1439*/        /*Scope*/ 27, /*->1467*/
/*1440*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1442*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local_i8
/*1444*/          OPC_CheckType, MVT::i16,
/*1446*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1448*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1451*/          OPC_EmitMergeInputChains1_0,
/*1452*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1455*/          OPC_EmitInteger, MVT::i1, 0, 
/*1458*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1467*/        /*Scope*/ 27, /*->1495*/
/*1468*/          OPC_CheckPredicate, 6, // Predicate_si_sextload_local
/*1470*/          OPC_CheckPredicate, 15, // Predicate_si_sextload_local_i16
/*1472*/          OPC_CheckType, MVT::i32,
/*1474*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1476*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1479*/          OPC_EmitMergeInputChains1_0,
/*1480*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1483*/          OPC_EmitInteger, MVT::i1, 0, 
/*1486*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1495*/        /*Scope*/ 27, /*->1523*/
/*1496*/          OPC_CheckPredicate, 3, // Predicate_si_az_extload_local
/*1498*/          OPC_CheckPredicate, 15, // Predicate_si_az_extload_local_i16
/*1500*/          OPC_CheckType, MVT::i32,
/*1502*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1504*/          OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1507*/          OPC_EmitMergeInputChains1_0,
/*1508*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1511*/          OPC_EmitInteger, MVT::i1, 0, 
/*1514*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1523*/        /*Scope*/ 50, /*->1574*/
/*1524*/          OPC_CheckPredicate, 16, // Predicate_si_load_local
/*1526*/          OPC_SwitchType /*2 cases */, 21, MVT::i16,// ->1550
/*1529*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1531*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1534*/            OPC_EmitMergeInputChains1_0,
/*1535*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1538*/            OPC_EmitInteger, MVT::i1, 0, 
/*1541*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i16, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i16 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_U16:i16 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1550*/          /*SwitchType*/ 21, MVT::i32,// ->1573
/*1552*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*1554*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*1557*/            OPC_EmitMergeInputChains1_0,
/*1558*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1561*/            OPC_EmitInteger, MVT::i1, 0, 
/*1564*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                    // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                    // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*1573*/          0, // EndSwitchType
/*1574*/        0, /*End of Scope*/
/*1575*/      /*Scope*/ 77|128,5/*717*/, /*->2294*/
/*1577*/        OPC_RecordChild1, // #1 = $addr
/*1578*/        OPC_Scope, 88|128,1/*216*/, /*->1797*/ // 3 children in Scope
/*1581*/          OPC_CheckChild1Type, MVT::i64,
/*1583*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1585*/          OPC_SwitchType /*2 cases */, 17|128,1/*145*/, MVT::i32,// ->1734
/*1589*/            OPC_Scope, 28, /*->1619*/ // 5 children in Scope
/*1591*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1593*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1595*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi8
/*1597*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1599*/              OPC_EmitMergeInputChains1_0,
/*1600*/              OPC_EmitInteger, MVT::i1, 0, 
/*1603*/              OPC_EmitInteger, MVT::i1, 0, 
/*1606*/              OPC_EmitInteger, MVT::i1, 0, 
/*1609*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1619*/            /*Scope*/ 28, /*->1648*/
/*1620*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1622*/              OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1624*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi8
/*1626*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1628*/              OPC_EmitMergeInputChains1_0,
/*1629*/              OPC_EmitInteger, MVT::i1, 0, 
/*1632*/              OPC_EmitInteger, MVT::i1, 0, 
/*1635*/              OPC_EmitInteger, MVT::i1, 0, 
/*1638*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1648*/            /*Scope*/ 28, /*->1677*/
/*1649*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1651*/              OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1653*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi16
/*1655*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1657*/              OPC_EmitMergeInputChains1_0,
/*1658*/              OPC_EmitInteger, MVT::i1, 0, 
/*1661*/              OPC_EmitInteger, MVT::i1, 0, 
/*1664*/              OPC_EmitInteger, MVT::i1, 0, 
/*1667*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_flat_az_extloadi16>> - Complexity = 4
                      // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1677*/            /*Scope*/ 28, /*->1706*/
/*1678*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1680*/              OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1682*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi16
/*1684*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1686*/              OPC_EmitMergeInputChains1_0,
/*1687*/              OPC_EmitInteger, MVT::i1, 0, 
/*1690*/              OPC_EmitInteger, MVT::i1, 0, 
/*1693*/              OPC_EmitInteger, MVT::i1, 0, 
/*1696*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_flat_sextloadi16>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1706*/            /*Scope*/ 26, /*->1733*/
/*1707*/              OPC_CheckPredicate, 1, // Predicate_load
/*1709*/              OPC_CheckPredicate, 17, // Predicate_flat_load
/*1711*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1713*/              OPC_EmitMergeInputChains1_0,
/*1714*/              OPC_EmitInteger, MVT::i1, 0, 
/*1717*/              OPC_EmitInteger, MVT::i1, 0, 
/*1720*/              OPC_EmitInteger, MVT::i1, 0, 
/*1723*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1733*/            0, /*End of Scope*/
/*1734*/          /*SwitchType*/ 60, MVT::i16,// ->1796
/*1736*/            OPC_Scope, 28, /*->1766*/ // 2 children in Scope
/*1738*/              OPC_CheckPredicate, 3, // Predicate_az_extload
/*1740*/              OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1742*/              OPC_CheckPredicate, 17, // Predicate_flat_az_extloadi8
/*1744*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1746*/              OPC_EmitMergeInputChains1_0,
/*1747*/              OPC_EmitInteger, MVT::i1, 0, 
/*1750*/              OPC_EmitInteger, MVT::i1, 0, 
/*1753*/              OPC_EmitInteger, MVT::i1, 0, 
/*1756*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i16, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i16 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_flat_az_extloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i16 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1766*/            /*Scope*/ 28, /*->1795*/
/*1767*/              OPC_CheckPredicate, 6, // Predicate_sextload
/*1769*/              OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1771*/              OPC_CheckPredicate, 17, // Predicate_flat_sextloadi8
/*1773*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*1775*/              OPC_EmitMergeInputChains1_0,
/*1776*/              OPC_EmitInteger, MVT::i1, 0, 
/*1779*/              OPC_EmitInteger, MVT::i1, 0, 
/*1782*/              OPC_EmitInteger, MVT::i1, 0, 
/*1785*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i16, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i16 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_flat_sextloadi8>> - Complexity = 4
                      // Dst: (FLAT_LOAD_SBYTE:i16 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1795*/            0, /*End of Scope*/
/*1796*/          0, // EndSwitchType
/*1797*/        /*Scope*/ 108|128,1/*236*/, /*->2035*/
/*1799*/          OPC_CheckChild1Type, MVT::i32,
/*1801*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*1803*/          OPC_CheckType, MVT::i32,
/*1805*/          OPC_Scope, 43, /*->1850*/ // 5 children in Scope
/*1807*/            OPC_CheckPredicate, 1, // Predicate_load
/*1809*/            OPC_CheckPredicate, 18, // Predicate_local_load
/*1811*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1813*/            OPC_EmitMergeInputChains1_0,
/*1814*/            OPC_EmitInteger, MVT::i32, 0, 
/*1817*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1829*/            OPC_EmitInteger, MVT::i32, 1, 
/*1832*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1835*/            OPC_EmitInteger, MVT::i32, 0, 
/*1838*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*1850*/          /*Scope*/ 45, /*->1896*/
/*1851*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1853*/            OPC_CheckPredicate, 4, // Predicate_sextloadi8
/*1855*/            OPC_CheckPredicate, 18, // Predicate_sextloadi8_local
/*1857*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1859*/            OPC_EmitMergeInputChains1_0,
/*1860*/            OPC_EmitInteger, MVT::i32, 0, 
/*1863*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1875*/            OPC_EmitInteger, MVT::i32, 1, 
/*1878*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1881*/            OPC_EmitInteger, MVT::i32, 0, 
/*1884*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*1896*/          /*Scope*/ 45, /*->1942*/
/*1897*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1899*/            OPC_CheckPredicate, 4, // Predicate_az_extloadi8
/*1901*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi8_local
/*1903*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1905*/            OPC_EmitMergeInputChains1_0,
/*1906*/            OPC_EmitInteger, MVT::i32, 0, 
/*1909*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1921*/            OPC_EmitInteger, MVT::i32, 1, 
/*1924*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1927*/            OPC_EmitInteger, MVT::i32, 0, 
/*1930*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*1942*/          /*Scope*/ 45, /*->1988*/
/*1943*/            OPC_CheckPredicate, 6, // Predicate_sextload
/*1945*/            OPC_CheckPredicate, 7, // Predicate_sextloadi16
/*1947*/            OPC_CheckPredicate, 18, // Predicate_sextloadi16_local
/*1949*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1951*/            OPC_EmitMergeInputChains1_0,
/*1952*/            OPC_EmitInteger, MVT::i32, 0, 
/*1955*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1967*/            OPC_EmitInteger, MVT::i32, 1, 
/*1970*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*1973*/            OPC_EmitInteger, MVT::i32, 0, 
/*1976*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*1988*/          /*Scope*/ 45, /*->2034*/
/*1989*/            OPC_CheckPredicate, 3, // Predicate_az_extload
/*1991*/            OPC_CheckPredicate, 7, // Predicate_az_extloadi16
/*1993*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16_local
/*1995*/            OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*1997*/            OPC_EmitMergeInputChains1_0,
/*1998*/            OPC_EmitInteger, MVT::i32, 0, 
/*2001*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2013*/            OPC_EmitInteger, MVT::i32, 1, 
/*2016*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*2019*/            OPC_EmitInteger, MVT::i32, 0, 
/*2022*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*2034*/          0, /*End of Scope*/
/*2035*/        /*Scope*/ 0|128,2/*256*/, /*->2293*/
/*2037*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2039*/          OPC_CheckPredicate, 1, // Predicate_load
/*2041*/          OPC_CheckPredicate, 2, // Predicate_smrd_load
/*2043*/          OPC_SwitchType /*4 cases */, 60, MVT::v2i32,// ->2106
/*2046*/            OPC_Scope, 38, /*->2086*/ // 2 children in Scope
/*2048*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2050*/              OPC_Scope, 16, /*->2068*/ // 2 children in Scope
/*2052*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2055*/                OPC_EmitMergeInputChains1_0,
/*2056*/                OPC_EmitInteger, MVT::i1, 0, 
/*2059*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2068*/              /*Scope*/ 16, /*->2085*/
/*2069*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2072*/                OPC_EmitMergeInputChains1_0,
/*2073*/                OPC_EmitInteger, MVT::i1, 0, 
/*2076*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2085*/              0, /*End of Scope*/
/*2086*/            /*Scope*/ 18, /*->2105*/
/*2087*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2089*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2092*/              OPC_EmitMergeInputChains1_0,
/*2093*/              OPC_EmitInteger, MVT::i1, 0, 
/*2096*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2105*/            0, /*End of Scope*/
/*2106*/          /*SwitchType*/ 60, MVT::v4i32,// ->2168
/*2108*/            OPC_Scope, 38, /*->2148*/ // 2 children in Scope
/*2110*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2112*/              OPC_Scope, 16, /*->2130*/ // 2 children in Scope
/*2114*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2117*/                OPC_EmitMergeInputChains1_0,
/*2118*/                OPC_EmitInteger, MVT::i1, 0, 
/*2121*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2130*/              /*Scope*/ 16, /*->2147*/
/*2131*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2134*/                OPC_EmitMergeInputChains1_0,
/*2135*/                OPC_EmitInteger, MVT::i1, 0, 
/*2138*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2147*/              0, /*End of Scope*/
/*2148*/            /*Scope*/ 18, /*->2167*/
/*2149*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2151*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2154*/              OPC_EmitMergeInputChains1_0,
/*2155*/              OPC_EmitInteger, MVT::i1, 0, 
/*2158*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2167*/            0, /*End of Scope*/
/*2168*/          /*SwitchType*/ 60, MVT::v8i32,// ->2230
/*2170*/            OPC_Scope, 38, /*->2210*/ // 2 children in Scope
/*2172*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2174*/              OPC_Scope, 16, /*->2192*/ // 2 children in Scope
/*2176*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2179*/                OPC_EmitMergeInputChains1_0,
/*2180*/                OPC_EmitInteger, MVT::i1, 0, 
/*2183*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2192*/              /*Scope*/ 16, /*->2209*/
/*2193*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2196*/                OPC_EmitMergeInputChains1_0,
/*2197*/                OPC_EmitInteger, MVT::i1, 0, 
/*2200*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2209*/              0, /*End of Scope*/
/*2210*/            /*Scope*/ 18, /*->2229*/
/*2211*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2213*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2216*/              OPC_EmitMergeInputChains1_0,
/*2217*/              OPC_EmitInteger, MVT::i1, 0, 
/*2220*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v8i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2229*/            0, /*End of Scope*/
/*2230*/          /*SwitchType*/ 60, MVT::v16i32,// ->2292
/*2232*/            OPC_Scope, 38, /*->2272*/ // 2 children in Scope
/*2234*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2236*/              OPC_Scope, 16, /*->2254*/ // 2 children in Scope
/*2238*/                OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectSMRDImm:$ #2 #3
/*2241*/                OPC_EmitMergeInputChains1_0,
/*2242*/                OPC_EmitInteger, MVT::i1, 0, 
/*2245*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2254*/              /*Scope*/ 16, /*->2271*/
/*2255*/                OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*2258*/                OPC_EmitMergeInputChains1_0,
/*2259*/                OPC_EmitInteger, MVT::i1, 0, 
/*2262*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                        // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                        // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2271*/              0, /*End of Scope*/
/*2272*/            /*Scope*/ 18, /*->2291*/
/*2273*/              OPC_CheckPatternPredicate, 1, // (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS)
/*2275*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*2278*/              OPC_EmitMergeInputChains1_0,
/*2279*/              OPC_EmitInteger, MVT::i1, 0, 
/*2282*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_smrd_load>> - Complexity = 113
                      // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset, 0:i1)
/*2291*/            0, /*End of Scope*/
/*2292*/          0, // EndSwitchType
/*2293*/        0, /*End of Scope*/
/*2294*/      /*Scope*/ 31, /*->2326*/
/*2295*/        OPC_CaptureGlueInput,
/*2296*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*2297*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2299*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2301*/        OPC_CheckPredicate, 19, // Predicate_si_load_local_align8
/*2303*/        OPC_CheckType, MVT::v2i32,
/*2305*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2307*/        OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*2310*/        OPC_EmitMergeInputChains1_0,
/*2311*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*2314*/        OPC_EmitInteger, MVT::i1, 0, 
/*2317*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2326*/      /*Scope*/ 31|128,1/*159*/, /*->2487*/
/*2328*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2329*/        OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2331*/        OPC_CheckPredicate, 1, // Predicate_load
/*2333*/        OPC_Scope, 86, /*->2421*/ // 2 children in Scope
/*2335*/          OPC_CheckPredicate, 5, // Predicate_mubuf_load
/*2337*/          OPC_SwitchType /*2 cases */, 39, MVT::v2i32,// ->2379
/*2340*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2342*/            OPC_Scope, 17, /*->2361*/ // 2 children in Scope
/*2344*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2347*/              OPC_EmitMergeInputChains1_0,
/*2348*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2361*/            /*Scope*/ 16, /*->2378*/
/*2362*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2365*/              OPC_EmitMergeInputChains1_0,
/*2366*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2378*/            0, /*End of Scope*/
/*2379*/          /*SwitchType*/ 39, MVT::v4i32,// ->2420
/*2381*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2383*/            OPC_Scope, 17, /*->2402*/ // 2 children in Scope
/*2385*/              OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2388*/              OPC_EmitMergeInputChains1_0,
/*2389*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2402*/            /*Scope*/ 16, /*->2419*/
/*2403*/              OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2406*/              OPC_EmitMergeInputChains1_0,
/*2407*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_mubuf_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2419*/            0, /*End of Scope*/
/*2420*/          0, // EndSwitchType
/*2421*/        /*Scope*/ 64, /*->2486*/
/*2422*/          OPC_CheckPredicate, 9, // Predicate_load_private
/*2424*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->2455
/*2427*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2429*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2432*/            OPC_EmitMergeInputChains1_0,
/*2433*/            OPC_EmitInteger, MVT::i1, 0, 
/*2436*/            OPC_EmitInteger, MVT::i1, 0, 
/*2439*/            OPC_EmitInteger, MVT::i1, 0, 
/*2442*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2455*/          /*SwitchType*/ 28, MVT::v4i32,// ->2485
/*2457*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2459*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*2462*/            OPC_EmitMergeInputChains1_0,
/*2463*/            OPC_EmitInteger, MVT::i1, 0, 
/*2466*/            OPC_EmitInteger, MVT::i1, 0, 
/*2469*/            OPC_EmitInteger, MVT::i1, 0, 
/*2472*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*2485*/          0, // EndSwitchType
/*2486*/        0, /*End of Scope*/
/*2487*/      /*Scope*/ 27, /*->2515*/
/*2488*/        OPC_CaptureGlueInput,
/*2489*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*2490*/        OPC_CheckPredicate, 13, // Predicate_si_ld_local
/*2492*/        OPC_CheckPredicate, 16, // Predicate_si_load_local
/*2494*/        OPC_CheckType, MVT::v2i32,
/*2496*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2498*/        OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*2501*/        OPC_EmitMergeInputChains1_0,
/*2502*/        OPC_EmitInteger, MVT::i1, 0, 
/*2505*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*2515*/      /*Scope*/ 86|128,2/*342*/, /*->2859*/
/*2517*/        OPC_RecordChild1, // #1 = $src_gpr
/*2518*/        OPC_Scope, 22|128,2/*278*/, /*->2799*/ // 2 children in Scope
/*2521*/          OPC_CheckChild1Type, MVT::i32,
/*2523*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2525*/          OPC_CheckPredicate, 1, // Predicate_load
/*2527*/          OPC_Scope, 44, /*->2573*/ // 6 children in Scope
/*2529*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2531*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2552
/*2534*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2536*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2539*/              OPC_EmitMergeInputChains1_0,
/*2540*/              OPC_EmitInteger, MVT::i8, 3, 
/*2543*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2552*/            /*SwitchType*/ 18, MVT::v4i32,// ->2572
/*2554*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2556*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2559*/              OPC_EmitMergeInputChains1_0,
/*2560*/              OPC_EmitInteger, MVT::i8, 3, 
/*2563*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2572*/            0, // EndSwitchType
/*2573*/          /*Scope*/ 44, /*->2618*/
/*2574*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2576*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2597
/*2579*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2581*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2584*/              OPC_EmitMergeInputChains1_0,
/*2585*/              OPC_EmitInteger, MVT::i8, 2, 
/*2588*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2597*/            /*SwitchType*/ 18, MVT::v4i32,// ->2617
/*2599*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2601*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2604*/              OPC_EmitMergeInputChains1_0,
/*2605*/              OPC_EmitInteger, MVT::i8, 2, 
/*2608*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2617*/            0, // EndSwitchType
/*2618*/          /*Scope*/ 44, /*->2663*/
/*2619*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2621*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2642
/*2624*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2626*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2629*/              OPC_EmitMergeInputChains1_0,
/*2630*/              OPC_EmitInteger, MVT::i8, 1, 
/*2633*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_eg:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2642*/            /*SwitchType*/ 18, MVT::v4i32,// ->2662
/*2644*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*2646*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2649*/              OPC_EmitMergeInputChains1_0,
/*2650*/              OPC_EmitInteger, MVT::i8, 1, 
/*2653*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_eg:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2662*/            0, // EndSwitchType
/*2663*/          /*Scope*/ 44, /*->2708*/
/*2664*/            OPC_CheckPredicate, 10, // Predicate_vtx_id3_load
/*2666*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2687
/*2669*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2671*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2674*/              OPC_EmitMergeInputChains1_0,
/*2675*/              OPC_EmitInteger, MVT::i8, 3, 
/*2678*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 3:i8)
/*2687*/            /*SwitchType*/ 18, MVT::v4i32,// ->2707
/*2689*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2691*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2694*/              OPC_EmitMergeInputChains1_0,
/*2695*/              OPC_EmitInteger, MVT::i8, 3, 
/*2698*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id3_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 3:i8)
/*2707*/            0, // EndSwitchType
/*2708*/          /*Scope*/ 44, /*->2753*/
/*2709*/            OPC_CheckPredicate, 11, // Predicate_vtx_id2_load
/*2711*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2732
/*2714*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2716*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2719*/              OPC_EmitMergeInputChains1_0,
/*2720*/              OPC_EmitInteger, MVT::i8, 2, 
/*2723*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 2:i8)
/*2732*/            /*SwitchType*/ 18, MVT::v4i32,// ->2752
/*2734*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2736*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2739*/              OPC_EmitMergeInputChains1_0,
/*2740*/              OPC_EmitInteger, MVT::i8, 2, 
/*2743*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id2_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 2:i8)
/*2752*/            0, // EndSwitchType
/*2753*/          /*Scope*/ 44, /*->2798*/
/*2754*/            OPC_CheckPredicate, 12, // Predicate_vtx_id1_load
/*2756*/            OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->2777
/*2759*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2761*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2764*/              OPC_EmitMergeInputChains1_0,
/*2765*/              OPC_EmitInteger, MVT::i8, 1, 
/*2768*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_64_cm:v2i32 MEMxi:i32:$src_gpr, 1:i8)
/*2777*/            /*SwitchType*/ 18, MVT::v4i32,// ->2797
/*2779*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*2781*/              OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*2784*/              OPC_EmitMergeInputChains1_0,
/*2785*/              OPC_EmitInteger, MVT::i8, 1, 
/*2788*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::VTX_READ_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_vtx_id1_load>> - Complexity = 13
                      // Dst: (VTX_READ_128_cm:v4i32 MEMxi:i32:$src_gpr, 1:i8)
/*2797*/            0, // EndSwitchType
/*2798*/          0, /*End of Scope*/
/*2799*/        /*Scope*/ 58, /*->2858*/
/*2800*/          OPC_CheckChild1Type, MVT::i64,
/*2802*/          OPC_CheckPredicate, 0, // Predicate_unindexedload
/*2804*/          OPC_CheckPredicate, 1, // Predicate_load
/*2806*/          OPC_CheckPredicate, 17, // Predicate_flat_load
/*2808*/          OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->2833
/*2811*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2813*/            OPC_EmitMergeInputChains1_0,
/*2814*/            OPC_EmitInteger, MVT::i1, 0, 
/*2817*/            OPC_EmitInteger, MVT::i1, 0, 
/*2820*/            OPC_EmitInteger, MVT::i1, 0, 
/*2823*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v2i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2833*/          /*SwitchType*/ 22, MVT::v4i32,// ->2857
/*2835*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*2837*/            OPC_EmitMergeInputChains1_0,
/*2838*/            OPC_EmitInteger, MVT::i1, 0, 
/*2841*/            OPC_EmitInteger, MVT::i1, 0, 
/*2844*/            OPC_EmitInteger, MVT::i1, 0, 
/*2847*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:v4i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*2857*/          0, // EndSwitchType
/*2858*/        0, /*End of Scope*/
/*2859*/      0, /*End of Scope*/
/*2860*/    /*SwitchOpcode*/ 15|128,11/*1423*/, TARGET_VAL(ISD::STORE),// ->4287
/*2864*/      OPC_RecordMemRef,
/*2865*/      OPC_RecordNode, // #0 = 'SIst_local' chained node
/*2866*/      OPC_Scope, 32, /*->2900*/ // 6 children in Scope
/*2868*/        OPC_CaptureGlueInput,
/*2869*/        OPC_RecordChild1, // #1 = $value
/*2870*/        OPC_CheckChild1Type, MVT::v2i32,
/*2872*/        OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*2873*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*2875*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*2877*/        OPC_CheckPredicate, 19, // Predicate_si_store_local_align8
/*2879*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2881*/        OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*2884*/        OPC_EmitMergeInputChains1_0,
/*2885*/        OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2888*/        OPC_EmitInteger, MVT::i1, 0, 
/*2891*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*2900*/      /*Scope*/ 94|128,4/*606*/, /*->3508*/
/*2902*/        OPC_RecordChild1, // #1 = $vdata
/*2903*/        OPC_Scope, 6|128,2/*262*/, /*->3168*/ // 5 children in Scope
/*2906*/          OPC_CheckChild1Type, MVT::i32,
/*2908*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2909*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*2911*/          OPC_Scope, 52, /*->2965*/ // 6 children in Scope
/*2913*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2915*/            OPC_Scope, 23, /*->2940*/ // 2 children in Scope
/*2917*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2919*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2921*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2923*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2926*/              OPC_EmitMergeInputChains1_0,
/*2927*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2940*/            /*Scope*/ 23, /*->2964*/
/*2941*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*2943*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*2945*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2947*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2950*/              OPC_EmitMergeInputChains1_0,
/*2951*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2964*/            0, /*End of Scope*/
/*2965*/          /*Scope*/ 23, /*->2989*/
/*2966*/            OPC_CheckPredicate, 27, // Predicate_store
/*2968*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*2970*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*2972*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*2975*/            OPC_EmitMergeInputChains1_0,
/*2976*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2989*/          /*Scope*/ 50, /*->3040*/
/*2990*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*2992*/            OPC_Scope, 22, /*->3016*/ // 2 children in Scope
/*2994*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*2996*/              OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*2998*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3000*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3003*/              OPC_EmitMergeInputChains1_0,
/*3004*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3016*/            /*Scope*/ 22, /*->3039*/
/*3017*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3019*/              OPC_CheckPredicate, 25, // Predicate_truncstorei16_global
/*3021*/              OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3023*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3026*/              OPC_EmitMergeInputChains1_0,
/*3027*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3039*/            0, /*End of Scope*/
/*3040*/          /*Scope*/ 22, /*->3063*/
/*3041*/            OPC_CheckPredicate, 27, // Predicate_store
/*3043*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3045*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3047*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3050*/            OPC_EmitMergeInputChains1_0,
/*3051*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3063*/          /*Scope*/ 70, /*->3134*/
/*3064*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3066*/            OPC_Scope, 32, /*->3100*/ // 2 children in Scope
/*3068*/              OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3070*/              OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3072*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3074*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3077*/              OPC_EmitMergeInputChains1_0,
/*3078*/              OPC_EmitInteger, MVT::i1, 0, 
/*3081*/              OPC_EmitInteger, MVT::i1, 0, 
/*3084*/              OPC_EmitInteger, MVT::i1, 0, 
/*3087*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3100*/            /*Scope*/ 32, /*->3133*/
/*3101*/              OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3103*/              OPC_CheckPredicate, 9, // Predicate_truncstorei16_private
/*3105*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3107*/              OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3110*/              OPC_EmitMergeInputChains1_0,
/*3111*/              OPC_EmitInteger, MVT::i1, 0, 
/*3114*/              OPC_EmitInteger, MVT::i1, 0, 
/*3117*/              OPC_EmitInteger, MVT::i1, 0, 
/*3120*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3133*/            0, /*End of Scope*/
/*3134*/          /*Scope*/ 32, /*->3167*/
/*3135*/            OPC_CheckPredicate, 27, // Predicate_store
/*3137*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3139*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3141*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3144*/            OPC_EmitMergeInputChains1_0,
/*3145*/            OPC_EmitInteger, MVT::i1, 0, 
/*3148*/            OPC_EmitInteger, MVT::i1, 0, 
/*3151*/            OPC_EmitInteger, MVT::i1, 0, 
/*3154*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3167*/          0, /*End of Scope*/
/*3168*/        /*Scope*/ 82, /*->3251*/
/*3169*/          OPC_CheckChild1Type, MVT::v2i32,
/*3171*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3172*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3174*/          OPC_CheckPredicate, 27, // Predicate_store
/*3176*/          OPC_Scope, 41, /*->3219*/ // 2 children in Scope
/*3178*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3180*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3182*/            OPC_Scope, 17, /*->3201*/ // 2 children in Scope
/*3184*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3187*/              OPC_EmitMergeInputChains1_0,
/*3188*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3201*/            /*Scope*/ 16, /*->3218*/
/*3202*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3205*/              OPC_EmitMergeInputChains1_0,
/*3206*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3218*/            0, /*End of Scope*/
/*3219*/          /*Scope*/ 30, /*->3250*/
/*3220*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3222*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3224*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3227*/            OPC_EmitMergeInputChains1_0,
/*3228*/            OPC_EmitInteger, MVT::i1, 0, 
/*3231*/            OPC_EmitInteger, MVT::i1, 0, 
/*3234*/            OPC_EmitInteger, MVT::i1, 0, 
/*3237*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3250*/          0, /*End of Scope*/
/*3251*/        /*Scope*/ 48, /*->3300*/
/*3252*/          OPC_CheckChild1Type, MVT::Untyped,
/*3254*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3255*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3257*/          OPC_CheckPredicate, 27, // Predicate_store
/*3259*/          OPC_CheckPredicate, 25, // Predicate_global_store
/*3261*/          OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3263*/          OPC_Scope, 17, /*->3282*/ // 2 children in Scope
/*3265*/            OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3268*/            OPC_EmitMergeInputChains1_0,
/*3269*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX3_ADDR64 untyped:Untyped:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3282*/          /*Scope*/ 16, /*->3299*/
/*3283*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3286*/            OPC_EmitMergeInputChains1_0,
/*3287*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX3_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st untyped:Untyped:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORDX3_OFFSET untyped:Untyped:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3299*/          0, /*End of Scope*/
/*3300*/        /*Scope*/ 82, /*->3383*/
/*3301*/          OPC_CheckChild1Type, MVT::v4i32,
/*3303*/          OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*3304*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3306*/          OPC_CheckPredicate, 27, // Predicate_store
/*3308*/          OPC_Scope, 41, /*->3351*/ // 2 children in Scope
/*3310*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3312*/            OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3314*/            OPC_Scope, 17, /*->3333*/ // 2 children in Scope
/*3316*/              OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*3319*/              OPC_EmitMergeInputChains1_0,
/*3320*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3333*/            /*Scope*/ 16, /*->3350*/
/*3334*/              OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3337*/              OPC_EmitMergeInputChains1_0,
/*3338*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3350*/            0, /*End of Scope*/
/*3351*/          /*Scope*/ 30, /*->3382*/
/*3352*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3354*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3356*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3359*/            OPC_EmitMergeInputChains1_0,
/*3360*/            OPC_EmitInteger, MVT::i1, 0, 
/*3363*/            OPC_EmitInteger, MVT::i1, 0, 
/*3366*/            OPC_EmitInteger, MVT::i1, 0, 
/*3369*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3382*/          0, /*End of Scope*/
/*3383*/        /*Scope*/ 123, /*->3507*/
/*3384*/          OPC_CheckChild1Type, MVT::i16,
/*3386*/          OPC_RecordChild2, // #2 = $MUBUFOffset:srsrc:soffset:offset:glc:slc:tfe
/*3387*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3389*/          OPC_Scope, 24, /*->3415*/ // 4 children in Scope
/*3391*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3393*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3395*/            OPC_CheckPredicate, 25, // Predicate_truncstorei8_global
/*3397*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3399*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3402*/            OPC_EmitMergeInputChains1_0,
/*3403*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                    // Dst: (BUFFER_STORE_BYTE_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3415*/          /*Scope*/ 22, /*->3438*/
/*3416*/            OPC_CheckPredicate, 27, // Predicate_store
/*3418*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*3420*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3422*/            OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*3425*/            OPC_EmitMergeInputChains1_0,
/*3426*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i16:i16:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_SHORT_OFFSET ?:i16:$vdata, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*3438*/          /*Scope*/ 34, /*->3473*/
/*3439*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*3441*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3443*/            OPC_CheckPredicate, 9, // Predicate_truncstorei8_private
/*3445*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3447*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3450*/            OPC_EmitMergeInputChains1_0,
/*3451*/            OPC_EmitInteger, MVT::i1, 0, 
/*3454*/            OPC_EmitInteger, MVT::i1, 0, 
/*3457*/            OPC_EmitInteger, MVT::i1, 0, 
/*3460*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3473*/          /*Scope*/ 32, /*->3506*/
/*3474*/            OPC_CheckPredicate, 27, // Predicate_store
/*3476*/            OPC_CheckPredicate, 9, // Predicate_store_private
/*3478*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3480*/            OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*3483*/            OPC_EmitMergeInputChains1_0,
/*3484*/            OPC_EmitInteger, MVT::i1, 0, 
/*3487*/            OPC_EmitInteger, MVT::i1, 0, 
/*3490*/            OPC_EmitInteger, MVT::i1, 0, 
/*3493*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i16:i16:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i16:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3506*/          0, /*End of Scope*/
/*3507*/        0, /*End of Scope*/
/*3508*/      /*Scope*/ 51, /*->3560*/
/*3509*/        OPC_CaptureGlueInput,
/*3510*/        OPC_RecordChild1, // #1 = $value
/*3511*/        OPC_CheckChild1Type, MVT::v2i32,
/*3513*/        OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*3514*/        OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3516*/        OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3518*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3520*/        OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*3523*/        OPC_EmitMergeInputChains1_0,
/*3524*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*3527*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*3535*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*3538*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*3546*/        OPC_EmitInteger, MVT::i1, 0, 
/*3549*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*3560*/      /*Scope*/ 28, /*->3589*/
/*3561*/        OPC_RecordChild1, // #1 = $val
/*3562*/        OPC_CheckChild1Type, MVT::i32,
/*3564*/        OPC_RecordChild2, // #2 = $addr
/*3565*/        OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3567*/        OPC_CheckPredicate, 27, // Predicate_store
/*3569*/        OPC_CheckPredicate, 9, // Predicate_store_private
/*3571*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*3573*/        OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectADDRIndirect:$addr #3 #4
/*3576*/        OPC_EmitMergeInputChains1_0,
/*3577*/        OPC_EmitInteger, MVT::i32, 0, 
/*3580*/        OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 1, 3, 4, 5, 
                // Src: (st i32:i32:$val, ADDRIndirect:iPTR:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 13
                // Dst: (R600_RegisterStore i32:i32:$val, FRAMEri:iPTR:$addr, 0:i32)
/*3589*/      /*Scope*/ 19|128,1/*147*/, /*->3738*/
/*3591*/        OPC_CaptureGlueInput,
/*3592*/        OPC_RecordChild1, // #1 = $value
/*3593*/        OPC_Scope, 84, /*->3679*/ // 2 children in Scope
/*3595*/          OPC_CheckChild1Type, MVT::i32,
/*3597*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3598*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3600*/          OPC_Scope, 52, /*->3654*/ // 2 children in Scope
/*3602*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*3604*/            OPC_Scope, 23, /*->3629*/ // 2 children in Scope
/*3606*/              OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*3608*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3610*/              OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3613*/              OPC_EmitMergeInputChains1_0,
/*3614*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3617*/              OPC_EmitInteger, MVT::i1, 0, 
/*3620*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3629*/            /*Scope*/ 23, /*->3653*/
/*3630*/              OPC_CheckPredicate, 26, // Predicate_si_truncstore_local_i16
/*3632*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3634*/              OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3637*/              OPC_EmitMergeInputChains1_0,
/*3638*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3641*/              OPC_EmitInteger, MVT::i1, 0, 
/*3644*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3653*/            0, /*End of Scope*/
/*3654*/          /*Scope*/ 23, /*->3678*/
/*3655*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3657*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3659*/            OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3662*/            OPC_EmitMergeInputChains1_0,
/*3663*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3666*/            OPC_EmitInteger, MVT::i1, 0, 
/*3669*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3678*/          0, /*End of Scope*/
/*3679*/        /*Scope*/ 57, /*->3737*/
/*3680*/          OPC_CheckChild1Type, MVT::i16,
/*3682*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*3683*/          OPC_CheckPredicate, 20, // Predicate_si_st_local
/*3685*/          OPC_Scope, 25, /*->3712*/ // 2 children in Scope
/*3687*/            OPC_CheckPredicate, 23, // Predicate_si_truncstore_local
/*3689*/            OPC_CheckPredicate, 24, // Predicate_si_truncstore_local_i8
/*3691*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3693*/            OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3696*/            OPC_EmitMergeInputChains1_0,
/*3697*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3700*/            OPC_EmitInteger, MVT::i1, 0, 
/*3703*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                    // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3712*/          /*Scope*/ 23, /*->3736*/
/*3713*/            OPC_CheckPredicate, 21, // Predicate_si_store_local
/*3715*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*3717*/            OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*3720*/            OPC_EmitMergeInputChains1_0,
/*3721*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*3724*/            OPC_EmitInteger, MVT::i1, 0, 
/*3727*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i16:i16:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i16:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3736*/          0, /*End of Scope*/
/*3737*/        0, /*End of Scope*/
/*3738*/      /*Scope*/ 34|128,4/*546*/, /*->4286*/
/*3740*/        OPC_RecordChild1, // #1 = $src1
/*3741*/        OPC_Scope, 71|128,2/*327*/, /*->4071*/ // 4 children in Scope
/*3744*/          OPC_CheckChild1Type, MVT::i32,
/*3746*/          OPC_RecordChild2, // #2 = $src0
/*3747*/          OPC_Scope, 99|128,1/*227*/, /*->3977*/ // 2 children in Scope
/*3750*/            OPC_CheckChild2Type, MVT::i32,
/*3752*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3754*/            OPC_Scope, 60, /*->3816*/ // 3 children in Scope
/*3756*/              OPC_CheckPredicate, 27, // Predicate_store
/*3758*/              OPC_CheckPredicate, 18, // Predicate_local_store
/*3760*/              OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3762*/              OPC_EmitMergeInputChains1_0,
/*3763*/              OPC_EmitInteger, MVT::i32, 0, 
/*3766*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3778*/              OPC_EmitInteger, MVT::i32, 0, 
/*3781*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3793*/              OPC_EmitInteger, MVT::i32, 1, 
/*3796*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3799*/              OPC_EmitInteger, MVT::i32, 0, 
/*3802*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*3816*/            /*Scope*/ 126, /*->3943*/
/*3817*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*3819*/              OPC_Scope, 60, /*->3881*/ // 2 children in Scope
/*3821*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3823*/                OPC_CheckPredicate, 18, // Predicate_truncstorei8_local
/*3825*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3827*/                OPC_EmitMergeInputChains1_0,
/*3828*/                OPC_EmitInteger, MVT::i32, 0, 
/*3831*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3843*/                OPC_EmitInteger, MVT::i32, 0, 
/*3846*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3858*/                OPC_EmitInteger, MVT::i32, 1, 
/*3861*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3864*/                OPC_EmitInteger, MVT::i32, 0, 
/*3867*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*3881*/              /*Scope*/ 60, /*->3942*/
/*3882*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*3884*/                OPC_CheckPredicate, 18, // Predicate_truncstorei16_local
/*3886*/                OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*3888*/                OPC_EmitMergeInputChains1_0,
/*3889*/                OPC_EmitInteger, MVT::i32, 0, 
/*3892*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3904*/                OPC_EmitInteger, MVT::i32, 0, 
/*3907*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3919*/                OPC_EmitInteger, MVT::i32, 1, 
/*3922*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*3925*/                OPC_EmitInteger, MVT::i32, 0, 
/*3928*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*3942*/              0, /*End of Scope*/
/*3943*/            /*Scope*/ 32, /*->3976*/
/*3944*/              OPC_CheckPredicate, 27, // Predicate_store
/*3946*/              OPC_CheckPredicate, 25, // Predicate_global_store
/*3948*/              OPC_Scope, 10, /*->3960*/ // 2 children in Scope
/*3950*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*3952*/                OPC_EmitMergeInputChains1_0,
/*3953*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3960*/              /*Scope*/ 14, /*->3975*/
/*3961*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3963*/                OPC_EmitMergeInputChains1_0,
/*3964*/                OPC_EmitInteger, MVT::i32, 0, 
/*3967*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*3975*/              0, /*End of Scope*/
/*3976*/            0, /*End of Scope*/
/*3977*/          /*Scope*/ 92, /*->4070*/
/*3978*/            OPC_CheckChild2Type, MVT::i64,
/*3980*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*3982*/            OPC_Scope, 58, /*->4042*/ // 2 children in Scope
/*3984*/              OPC_CheckPredicate, 23, // Predicate_truncstore
/*3986*/              OPC_Scope, 26, /*->4014*/ // 2 children in Scope
/*3988*/                OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*3990*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*3992*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*3994*/                OPC_EmitMergeInputChains1_0,
/*3995*/                OPC_EmitInteger, MVT::i1, 0, 
/*3998*/                OPC_EmitInteger, MVT::i1, 0, 
/*4001*/                OPC_EmitInteger, MVT::i1, 0, 
/*4004*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4014*/              /*Scope*/ 26, /*->4041*/
/*4015*/                OPC_CheckPredicate, 26, // Predicate_truncstorei16
/*4017*/                OPC_CheckPredicate, 28, // Predicate_flat_truncstorei16
/*4019*/                OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4021*/                OPC_EmitMergeInputChains1_0,
/*4022*/                OPC_EmitInteger, MVT::i1, 0, 
/*4025*/                OPC_EmitInteger, MVT::i1, 0, 
/*4028*/                OPC_EmitInteger, MVT::i1, 0, 
/*4031*/                OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 2, 1, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_flat_truncstorei16>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4041*/              0, /*End of Scope*/
/*4042*/            /*Scope*/ 26, /*->4069*/
/*4043*/              OPC_CheckPredicate, 27, // Predicate_store
/*4045*/              OPC_CheckPredicate, 28, // Predicate_flat_store
/*4047*/              OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4049*/              OPC_EmitMergeInputChains1_0,
/*4050*/              OPC_EmitInteger, MVT::i1, 0, 
/*4053*/              OPC_EmitInteger, MVT::i1, 0, 
/*4056*/              OPC_EmitInteger, MVT::i1, 0, 
/*4059*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 2, 1, 3, 4, 5, 
                      // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1, 0:i1)
/*4069*/            0, /*End of Scope*/
/*4070*/          0, /*End of Scope*/
/*4071*/        /*Scope*/ 73, /*->4145*/
/*4072*/          OPC_CheckChild1Type, MVT::v2i32,
/*4074*/          OPC_RecordChild2, // #2 = $index_gpr
/*4075*/          OPC_Scope, 36, /*->4113*/ // 2 children in Scope
/*4077*/            OPC_CheckChild2Type, MVT::i32,
/*4079*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4081*/            OPC_CheckPredicate, 27, // Predicate_store
/*4083*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4085*/            OPC_Scope, 10, /*->4097*/ // 2 children in Scope
/*4087*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4089*/              OPC_EmitMergeInputChains1_0,
/*4090*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4097*/            /*Scope*/ 14, /*->4112*/
/*4098*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4100*/              OPC_EmitMergeInputChains1_0,
/*4101*/              OPC_EmitInteger, MVT::i32, 0, 
/*4104*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*4112*/            0, /*End of Scope*/
/*4113*/          /*Scope*/ 30, /*->4144*/
/*4114*/            OPC_CheckChild2Type, MVT::i64,
/*4116*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4118*/            OPC_CheckPredicate, 27, // Predicate_store
/*4120*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4122*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4124*/            OPC_EmitMergeInputChains1_0,
/*4125*/            OPC_EmitInteger, MVT::i1, 0, 
/*4128*/            OPC_EmitInteger, MVT::i1, 0, 
/*4131*/            OPC_EmitInteger, MVT::i1, 0, 
/*4134*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v2i32:v2i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1, 0:i1)
/*4144*/          0, /*End of Scope*/
/*4145*/        /*Scope*/ 73, /*->4219*/
/*4146*/          OPC_CheckChild1Type, MVT::v4i32,
/*4148*/          OPC_RecordChild2, // #2 = $index_gpr
/*4149*/          OPC_Scope, 36, /*->4187*/ // 2 children in Scope
/*4151*/            OPC_CheckChild2Type, MVT::i32,
/*4153*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4155*/            OPC_CheckPredicate, 27, // Predicate_store
/*4157*/            OPC_CheckPredicate, 25, // Predicate_global_store
/*4159*/            OPC_Scope, 10, /*->4171*/ // 2 children in Scope
/*4161*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*4163*/              OPC_EmitMergeInputChains1_0,
/*4164*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4171*/            /*Scope*/ 14, /*->4186*/
/*4172*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4174*/              OPC_EmitMergeInputChains1_0,
/*4175*/              OPC_EmitInteger, MVT::i32, 0, 
/*4178*/              OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*4186*/            0, /*End of Scope*/
/*4187*/          /*Scope*/ 30, /*->4218*/
/*4188*/            OPC_CheckChild2Type, MVT::i64,
/*4190*/            OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4192*/            OPC_CheckPredicate, 27, // Predicate_store
/*4194*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4196*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*4198*/            OPC_EmitMergeInputChains1_0,
/*4199*/            OPC_EmitInteger, MVT::i1, 0, 
/*4202*/            OPC_EmitInteger, MVT::i1, 0, 
/*4205*/            OPC_EmitInteger, MVT::i1, 0, 
/*4208*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st v4i32:v4i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_DWORDX4 ?:i64:$addr, ?:v4i32:$data, 0:i1, 0:i1, 0:i1)
/*4218*/          0, /*End of Scope*/
/*4219*/        /*Scope*/ 65, /*->4285*/
/*4220*/          OPC_CheckChild1Type, MVT::i16,
/*4222*/          OPC_RecordChild2, // #2 = $addr
/*4223*/          OPC_CheckChild2Type, MVT::i64,
/*4225*/          OPC_CheckPredicate, 22, // Predicate_unindexedstore
/*4227*/          OPC_Scope, 28, /*->4257*/ // 2 children in Scope
/*4229*/            OPC_CheckPredicate, 23, // Predicate_truncstore
/*4231*/            OPC_CheckPredicate, 24, // Predicate_truncstorei8
/*4233*/            OPC_CheckPredicate, 28, // Predicate_flat_truncstorei8
/*4235*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4237*/            OPC_EmitMergeInputChains1_0,
/*4238*/            OPC_EmitInteger, MVT::i1, 0, 
/*4241*/            OPC_EmitInteger, MVT::i1, 0, 
/*4244*/            OPC_EmitInteger, MVT::i1, 0, 
/*4247*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st i16:i16:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_flat_truncstorei8>> - Complexity = 4
                    // Dst: (FLAT_STORE_BYTE ?:i64:$addr, ?:i16:$data, 0:i1, 0:i1, 0:i1)
/*4257*/          /*Scope*/ 26, /*->4284*/
/*4258*/            OPC_CheckPredicate, 27, // Predicate_store
/*4260*/            OPC_CheckPredicate, 28, // Predicate_flat_store
/*4262*/            OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4264*/            OPC_EmitMergeInputChains1_0,
/*4265*/            OPC_EmitInteger, MVT::i1, 0, 
/*4268*/            OPC_EmitInteger, MVT::i1, 0, 
/*4271*/            OPC_EmitInteger, MVT::i1, 0, 
/*4274*/            OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 2, 1, 3, 4, 5, 
                    // Src: (st i16:i16:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                    // Dst: (FLAT_STORE_SHORT ?:i64:$addr, ?:i16:$data, 0:i1, 0:i1, 0:i1)
/*4284*/          0, /*End of Scope*/
/*4285*/        0, /*End of Scope*/
/*4286*/      0, /*End of Scope*/
/*4287*/    /*SwitchOpcode*/ 101|128,69|128,3/*58085*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->62377
/*4292*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*4293*/      OPC_Scope, 53|128,5/*693*/, /*->4989*/ // 96 children in Scope
/*4296*/        OPC_CheckChild1Integer, 50|128,47/*6066*/, 
/*4299*/        OPC_RecordChild2, // #1 = $rsrc
/*4300*/        OPC_CheckChild2Type, MVT::v4i32,
/*4302*/        OPC_Scope, 72, /*->4376*/ // 4 children in Scope
/*4304*/          OPC_MoveChild3,
/*4305*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4308*/          OPC_CheckType, MVT::i32,
/*4310*/          OPC_MoveParent,
/*4311*/          OPC_RecordChild4, // #2 = $soffset
/*4312*/          OPC_RecordChild5, // #3 = $offset
/*4313*/          OPC_MoveChild5,
/*4314*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4317*/          OPC_MoveParent,
/*4318*/          OPC_MoveChild6,
/*4319*/          OPC_CheckInteger, 0, 
/*4321*/          OPC_MoveParent,
/*4322*/          OPC_MoveChild7,
/*4323*/          OPC_CheckInteger, 0, 
/*4325*/          OPC_MoveParent,
/*4326*/          OPC_MoveChild, 8,
/*4328*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4331*/          OPC_RecordNode, // #4 = $glc
/*4332*/          OPC_MoveParent,
/*4333*/          OPC_MoveChild, 9,
/*4335*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4338*/          OPC_RecordNode, // #5 = $slc
/*4339*/          OPC_MoveParent,
/*4340*/          OPC_MoveChild, 10,
/*4342*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4345*/          OPC_RecordNode, // #6 = $tfe
/*4346*/          OPC_MoveParent,
/*4347*/          OPC_CheckType, MVT::i32,
/*4349*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4351*/          OPC_EmitMergeInputChains1_0,
/*4352*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4355*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4358*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4361*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4364*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6066:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4376*/        /*Scope*/ 76|128,1/*204*/, /*->4582*/
/*4378*/          OPC_RecordChild3, // #2 = $vaddr
/*4379*/          OPC_Scope, 2|128,1/*130*/, /*->4512*/ // 2 children in Scope
/*4382*/            OPC_CheckChild3Type, MVT::i32,
/*4384*/            OPC_RecordChild4, // #3 = $soffset
/*4385*/            OPC_RecordChild5, // #4 = $offset
/*4386*/            OPC_MoveChild5,
/*4387*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4390*/            OPC_MoveParent,
/*4391*/            OPC_MoveChild6,
/*4392*/            OPC_Scope, 58, /*->4452*/ // 2 children in Scope
/*4394*/              OPC_CheckInteger, 1, 
/*4396*/              OPC_MoveParent,
/*4397*/              OPC_MoveChild7,
/*4398*/              OPC_CheckInteger, 0, 
/*4400*/              OPC_MoveParent,
/*4401*/              OPC_MoveChild, 8,
/*4403*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4406*/              OPC_RecordNode, // #5 = $glc
/*4407*/              OPC_MoveParent,
/*4408*/              OPC_MoveChild, 9,
/*4410*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4413*/              OPC_RecordNode, // #6 = $slc
/*4414*/              OPC_MoveParent,
/*4415*/              OPC_MoveChild, 10,
/*4417*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4420*/              OPC_RecordNode, // #7 = $tfe
/*4421*/              OPC_MoveParent,
/*4422*/              OPC_CheckType, MVT::i32,
/*4424*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4426*/              OPC_EmitMergeInputChains1_0,
/*4427*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4430*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4433*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4436*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4439*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6066:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4452*/            /*Scope*/ 58, /*->4511*/
/*4453*/              OPC_CheckInteger, 0, 
/*4455*/              OPC_MoveParent,
/*4456*/              OPC_MoveChild7,
/*4457*/              OPC_CheckInteger, 1, 
/*4459*/              OPC_MoveParent,
/*4460*/              OPC_MoveChild, 8,
/*4462*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4465*/              OPC_RecordNode, // #5 = $glc
/*4466*/              OPC_MoveParent,
/*4467*/              OPC_MoveChild, 9,
/*4469*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4472*/              OPC_RecordNode, // #6 = $slc
/*4473*/              OPC_MoveParent,
/*4474*/              OPC_MoveChild, 10,
/*4476*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4479*/              OPC_RecordNode, // #7 = $tfe
/*4480*/              OPC_MoveParent,
/*4481*/              OPC_CheckType, MVT::i32,
/*4483*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4485*/              OPC_EmitMergeInputChains1_0,
/*4486*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4489*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4492*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4495*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4498*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6066:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4511*/            0, /*End of Scope*/
/*4512*/          /*Scope*/ 68, /*->4581*/
/*4513*/            OPC_CheckChild3Type, MVT::v2i32,
/*4515*/            OPC_RecordChild4, // #3 = $soffset
/*4516*/            OPC_RecordChild5, // #4 = $offset
/*4517*/            OPC_MoveChild5,
/*4518*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4521*/            OPC_MoveParent,
/*4522*/            OPC_MoveChild6,
/*4523*/            OPC_CheckInteger, 1, 
/*4525*/            OPC_MoveParent,
/*4526*/            OPC_MoveChild7,
/*4527*/            OPC_CheckInteger, 1, 
/*4529*/            OPC_MoveParent,
/*4530*/            OPC_MoveChild, 8,
/*4532*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4535*/            OPC_RecordNode, // #5 = $glc
/*4536*/            OPC_MoveParent,
/*4537*/            OPC_MoveChild, 9,
/*4539*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4542*/            OPC_RecordNode, // #6 = $slc
/*4543*/            OPC_MoveParent,
/*4544*/            OPC_MoveChild, 10,
/*4546*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4549*/            OPC_RecordNode, // #7 = $tfe
/*4550*/            OPC_MoveParent,
/*4551*/            OPC_CheckType, MVT::i32,
/*4553*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4555*/            OPC_EmitMergeInputChains1_0,
/*4556*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4559*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4562*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4565*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4568*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6066:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4581*/          0, /*End of Scope*/
/*4582*/        /*Scope*/ 103, /*->4686*/
/*4583*/          OPC_MoveChild3,
/*4584*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4587*/          OPC_CheckType, MVT::i32,
/*4589*/          OPC_MoveParent,
/*4590*/          OPC_RecordChild4, // #2 = $soffset
/*4591*/          OPC_RecordChild5, // #3 = $offset
/*4592*/          OPC_MoveChild5,
/*4593*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4596*/          OPC_MoveParent,
/*4597*/          OPC_MoveChild6,
/*4598*/          OPC_CheckInteger, 0, 
/*4600*/          OPC_MoveParent,
/*4601*/          OPC_MoveChild7,
/*4602*/          OPC_CheckInteger, 0, 
/*4604*/          OPC_MoveParent,
/*4605*/          OPC_MoveChild, 8,
/*4607*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4610*/          OPC_RecordNode, // #4 = $glc
/*4611*/          OPC_MoveParent,
/*4612*/          OPC_MoveChild, 9,
/*4614*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4617*/          OPC_RecordNode, // #5 = $slc
/*4618*/          OPC_MoveParent,
/*4619*/          OPC_MoveChild, 10,
/*4621*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4624*/          OPC_RecordNode, // #6 = $tfe
/*4625*/          OPC_MoveParent,
/*4626*/          OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->4656
/*4629*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4631*/            OPC_EmitMergeInputChains1_0,
/*4632*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4635*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4638*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4641*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4644*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6066:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4656*/          /*SwitchType*/ 27, MVT::v4i32,// ->4685
/*4658*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4660*/            OPC_EmitMergeInputChains1_0,
/*4661*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4664*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*4667*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4670*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4673*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6066:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4685*/          0, // EndSwitchType
/*4686*/        /*Scope*/ 44|128,2/*300*/, /*->4988*/
/*4688*/          OPC_RecordChild3, // #2 = $vaddr
/*4689*/          OPC_Scope, 66|128,1/*194*/, /*->4886*/ // 2 children in Scope
/*4692*/            OPC_CheckChild3Type, MVT::i32,
/*4694*/            OPC_RecordChild4, // #3 = $soffset
/*4695*/            OPC_RecordChild5, // #4 = $offset
/*4696*/            OPC_MoveChild5,
/*4697*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4700*/            OPC_MoveParent,
/*4701*/            OPC_MoveChild6,
/*4702*/            OPC_Scope, 90, /*->4794*/ // 2 children in Scope
/*4704*/              OPC_CheckInteger, 1, 
/*4706*/              OPC_MoveParent,
/*4707*/              OPC_MoveChild7,
/*4708*/              OPC_CheckInteger, 0, 
/*4710*/              OPC_MoveParent,
/*4711*/              OPC_MoveChild, 8,
/*4713*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4716*/              OPC_RecordNode, // #5 = $glc
/*4717*/              OPC_MoveParent,
/*4718*/              OPC_MoveChild, 9,
/*4720*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4723*/              OPC_RecordNode, // #6 = $slc
/*4724*/              OPC_MoveParent,
/*4725*/              OPC_MoveChild, 10,
/*4727*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4730*/              OPC_RecordNode, // #7 = $tfe
/*4731*/              OPC_MoveParent,
/*4732*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4763
/*4735*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4737*/                OPC_EmitMergeInputChains1_0,
/*4738*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4741*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4744*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4747*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4750*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6066:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4763*/              /*SwitchType*/ 28, MVT::v4i32,// ->4793
/*4765*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4767*/                OPC_EmitMergeInputChains1_0,
/*4768*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4771*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4774*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4777*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4780*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6066:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4793*/              0, // EndSwitchType
/*4794*/            /*Scope*/ 90, /*->4885*/
/*4795*/              OPC_CheckInteger, 0, 
/*4797*/              OPC_MoveParent,
/*4798*/              OPC_MoveChild7,
/*4799*/              OPC_CheckInteger, 1, 
/*4801*/              OPC_MoveParent,
/*4802*/              OPC_MoveChild, 8,
/*4804*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4807*/              OPC_RecordNode, // #5 = $glc
/*4808*/              OPC_MoveParent,
/*4809*/              OPC_MoveChild, 9,
/*4811*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4814*/              OPC_RecordNode, // #6 = $slc
/*4815*/              OPC_MoveParent,
/*4816*/              OPC_MoveChild, 10,
/*4818*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4821*/              OPC_RecordNode, // #7 = $tfe
/*4822*/              OPC_MoveParent,
/*4823*/              OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4854
/*4826*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4828*/                OPC_EmitMergeInputChains1_0,
/*4829*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4832*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4835*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4838*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4841*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6066:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4854*/              /*SwitchType*/ 28, MVT::v4i32,// ->4884
/*4856*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4858*/                OPC_EmitMergeInputChains1_0,
/*4859*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4862*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4865*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4868*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4871*/                OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6066:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4884*/              0, // EndSwitchType
/*4885*/            0, /*End of Scope*/
/*4886*/          /*Scope*/ 100, /*->4987*/
/*4887*/            OPC_CheckChild3Type, MVT::v2i32,
/*4889*/            OPC_RecordChild4, // #3 = $soffset
/*4890*/            OPC_RecordChild5, // #4 = $offset
/*4891*/            OPC_MoveChild5,
/*4892*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4895*/            OPC_MoveParent,
/*4896*/            OPC_MoveChild6,
/*4897*/            OPC_CheckInteger, 1, 
/*4899*/            OPC_MoveParent,
/*4900*/            OPC_MoveChild7,
/*4901*/            OPC_CheckInteger, 1, 
/*4903*/            OPC_MoveParent,
/*4904*/            OPC_MoveChild, 8,
/*4906*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4909*/            OPC_RecordNode, // #5 = $glc
/*4910*/            OPC_MoveParent,
/*4911*/            OPC_MoveChild, 9,
/*4913*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4916*/            OPC_RecordNode, // #6 = $slc
/*4917*/            OPC_MoveParent,
/*4918*/            OPC_MoveChild, 10,
/*4920*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4923*/            OPC_RecordNode, // #7 = $tfe
/*4924*/            OPC_MoveParent,
/*4925*/            OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->4956
/*4928*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4930*/              OPC_EmitMergeInputChains1_0,
/*4931*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4934*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4937*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4940*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4943*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6066:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4956*/            /*SwitchType*/ 28, MVT::v4i32,// ->4986
/*4958*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*4960*/              OPC_EmitMergeInputChains1_0,
/*4961*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*4964*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*4967*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*4970*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*4973*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6066:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*4986*/            0, // EndSwitchType
/*4987*/          0, /*End of Scope*/
/*4988*/        0, /*End of Scope*/
/*4989*/      /*Scope*/ 17|128,1/*145*/, /*->5136*/
/*4991*/        OPC_CheckChild1Integer, 85|128,2/*341*/, 
/*4994*/        OPC_RecordChild2, // #1 = $vdata_in
/*4995*/        OPC_RecordChild3, // #2 = $rsrc
/*4996*/        OPC_Scope, 58, /*->5056*/ // 2 children in Scope
/*4998*/          OPC_CheckChild4Integer, 0, 
/*5000*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5001*/          OPC_RecordChild6, // #4 = $slc
/*5002*/          OPC_MoveChild6,
/*5003*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5006*/          OPC_MoveParent,
/*5007*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5009*/          OPC_Scope, 22, /*->5033*/ // 2 children in Scope
/*5011*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5014*/            OPC_EmitMergeInputChains1_0,
/*5015*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5018*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5021*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5033*/          /*Scope*/ 21, /*->5055*/
/*5034*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5037*/            OPC_EmitMergeInputChains1_0,
/*5038*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5041*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5044*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5055*/          0, /*End of Scope*/
/*5056*/        /*Scope*/ 78, /*->5135*/
/*5057*/          OPC_RecordChild4, // #3 = $vindex
/*5058*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5059*/          OPC_RecordChild6, // #5 = $slc
/*5060*/          OPC_MoveChild6,
/*5061*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5064*/          OPC_MoveParent,
/*5065*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5067*/          OPC_Scope, 42, /*->5111*/ // 2 children in Scope
/*5069*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5072*/            OPC_EmitMergeInputChains1_0,
/*5073*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5076*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5079*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5082*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5093*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5096*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5099*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5111*/          /*Scope*/ 22, /*->5134*/
/*5112*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5115*/            OPC_EmitMergeInputChains1_0,
/*5116*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5119*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5122*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 341:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SWAP_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5134*/          0, /*End of Scope*/
/*5135*/        0, /*End of Scope*/
/*5136*/      /*Scope*/ 17|128,1/*145*/, /*->5283*/
/*5138*/        OPC_CheckChild1Integer, 78|128,2/*334*/, 
/*5141*/        OPC_RecordChild2, // #1 = $vdata_in
/*5142*/        OPC_RecordChild3, // #2 = $rsrc
/*5143*/        OPC_Scope, 58, /*->5203*/ // 2 children in Scope
/*5145*/          OPC_CheckChild4Integer, 0, 
/*5147*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5148*/          OPC_RecordChild6, // #4 = $slc
/*5149*/          OPC_MoveChild6,
/*5150*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5153*/          OPC_MoveParent,
/*5154*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5156*/          OPC_Scope, 22, /*->5180*/ // 2 children in Scope
/*5158*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5161*/            OPC_EmitMergeInputChains1_0,
/*5162*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5165*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5168*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5180*/          /*Scope*/ 21, /*->5202*/
/*5181*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5184*/            OPC_EmitMergeInputChains1_0,
/*5185*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5188*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5191*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5202*/          0, /*End of Scope*/
/*5203*/        /*Scope*/ 78, /*->5282*/
/*5204*/          OPC_RecordChild4, // #3 = $vindex
/*5205*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5206*/          OPC_RecordChild6, // #5 = $slc
/*5207*/          OPC_MoveChild6,
/*5208*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5211*/          OPC_MoveParent,
/*5212*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5214*/          OPC_Scope, 42, /*->5258*/ // 2 children in Scope
/*5216*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5219*/            OPC_EmitMergeInputChains1_0,
/*5220*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5223*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5226*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5229*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5240*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5243*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5246*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5258*/          /*Scope*/ 22, /*->5281*/
/*5259*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5262*/            OPC_EmitMergeInputChains1_0,
/*5263*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5266*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5269*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 334:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_ADD_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5281*/          0, /*End of Scope*/
/*5282*/        0, /*End of Scope*/
/*5283*/      /*Scope*/ 17|128,1/*145*/, /*->5430*/
/*5285*/        OPC_CheckChild1Integer, 84|128,2/*340*/, 
/*5288*/        OPC_RecordChild2, // #1 = $vdata_in
/*5289*/        OPC_RecordChild3, // #2 = $rsrc
/*5290*/        OPC_Scope, 58, /*->5350*/ // 2 children in Scope
/*5292*/          OPC_CheckChild4Integer, 0, 
/*5294*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5295*/          OPC_RecordChild6, // #4 = $slc
/*5296*/          OPC_MoveChild6,
/*5297*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5300*/          OPC_MoveParent,
/*5301*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5303*/          OPC_Scope, 22, /*->5327*/ // 2 children in Scope
/*5305*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5308*/            OPC_EmitMergeInputChains1_0,
/*5309*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5312*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5315*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5327*/          /*Scope*/ 21, /*->5349*/
/*5328*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5331*/            OPC_EmitMergeInputChains1_0,
/*5332*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5335*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5338*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5349*/          0, /*End of Scope*/
/*5350*/        /*Scope*/ 78, /*->5429*/
/*5351*/          OPC_RecordChild4, // #3 = $vindex
/*5352*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5353*/          OPC_RecordChild6, // #5 = $slc
/*5354*/          OPC_MoveChild6,
/*5355*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5358*/          OPC_MoveParent,
/*5359*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5361*/          OPC_Scope, 42, /*->5405*/ // 2 children in Scope
/*5363*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5366*/            OPC_EmitMergeInputChains1_0,
/*5367*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5370*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5373*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5376*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5387*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5390*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5393*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5405*/          /*Scope*/ 22, /*->5428*/
/*5406*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5409*/            OPC_EmitMergeInputChains1_0,
/*5410*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5413*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5416*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 340:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SUB_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5428*/          0, /*End of Scope*/
/*5429*/        0, /*End of Scope*/
/*5430*/      /*Scope*/ 17|128,1/*145*/, /*->5577*/
/*5432*/        OPC_CheckChild1Integer, 83|128,2/*339*/, 
/*5435*/        OPC_RecordChild2, // #1 = $vdata_in
/*5436*/        OPC_RecordChild3, // #2 = $rsrc
/*5437*/        OPC_Scope, 58, /*->5497*/ // 2 children in Scope
/*5439*/          OPC_CheckChild4Integer, 0, 
/*5441*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5442*/          OPC_RecordChild6, // #4 = $slc
/*5443*/          OPC_MoveChild6,
/*5444*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/          OPC_MoveParent,
/*5448*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5450*/          OPC_Scope, 22, /*->5474*/ // 2 children in Scope
/*5452*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5455*/            OPC_EmitMergeInputChains1_0,
/*5456*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5459*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5462*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5474*/          /*Scope*/ 21, /*->5496*/
/*5475*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5478*/            OPC_EmitMergeInputChains1_0,
/*5479*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5482*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5485*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5496*/          0, /*End of Scope*/
/*5497*/        /*Scope*/ 78, /*->5576*/
/*5498*/          OPC_RecordChild4, // #3 = $vindex
/*5499*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5500*/          OPC_RecordChild6, // #5 = $slc
/*5501*/          OPC_MoveChild6,
/*5502*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5505*/          OPC_MoveParent,
/*5506*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5508*/          OPC_Scope, 42, /*->5552*/ // 2 children in Scope
/*5510*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5513*/            OPC_EmitMergeInputChains1_0,
/*5514*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5517*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5520*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5523*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5534*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5537*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5540*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5552*/          /*Scope*/ 22, /*->5575*/
/*5553*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5556*/            OPC_EmitMergeInputChains1_0,
/*5557*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5560*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5563*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 339:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5575*/          0, /*End of Scope*/
/*5576*/        0, /*End of Scope*/
/*5577*/      /*Scope*/ 17|128,1/*145*/, /*->5724*/
/*5579*/        OPC_CheckChild1Integer, 87|128,2/*343*/, 
/*5582*/        OPC_RecordChild2, // #1 = $vdata_in
/*5583*/        OPC_RecordChild3, // #2 = $rsrc
/*5584*/        OPC_Scope, 58, /*->5644*/ // 2 children in Scope
/*5586*/          OPC_CheckChild4Integer, 0, 
/*5588*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5589*/          OPC_RecordChild6, // #4 = $slc
/*5590*/          OPC_MoveChild6,
/*5591*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5594*/          OPC_MoveParent,
/*5595*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5597*/          OPC_Scope, 22, /*->5621*/ // 2 children in Scope
/*5599*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5602*/            OPC_EmitMergeInputChains1_0,
/*5603*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5606*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5609*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5621*/          /*Scope*/ 21, /*->5643*/
/*5622*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5625*/            OPC_EmitMergeInputChains1_0,
/*5626*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5629*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5632*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5643*/          0, /*End of Scope*/
/*5644*/        /*Scope*/ 78, /*->5723*/
/*5645*/          OPC_RecordChild4, // #3 = $vindex
/*5646*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5647*/          OPC_RecordChild6, // #5 = $slc
/*5648*/          OPC_MoveChild6,
/*5649*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5652*/          OPC_MoveParent,
/*5653*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5655*/          OPC_Scope, 42, /*->5699*/ // 2 children in Scope
/*5657*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5660*/            OPC_EmitMergeInputChains1_0,
/*5661*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5664*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5667*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5670*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5681*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5684*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5687*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5699*/          /*Scope*/ 22, /*->5722*/
/*5700*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5703*/            OPC_EmitMergeInputChains1_0,
/*5704*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5707*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5710*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 343:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMIN_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5722*/          0, /*End of Scope*/
/*5723*/        0, /*End of Scope*/
/*5724*/      /*Scope*/ 17|128,1/*145*/, /*->5871*/
/*5726*/        OPC_CheckChild1Integer, 82|128,2/*338*/, 
/*5729*/        OPC_RecordChild2, // #1 = $vdata_in
/*5730*/        OPC_RecordChild3, // #2 = $rsrc
/*5731*/        OPC_Scope, 58, /*->5791*/ // 2 children in Scope
/*5733*/          OPC_CheckChild4Integer, 0, 
/*5735*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5736*/          OPC_RecordChild6, // #4 = $slc
/*5737*/          OPC_MoveChild6,
/*5738*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5741*/          OPC_MoveParent,
/*5742*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5744*/          OPC_Scope, 22, /*->5768*/ // 2 children in Scope
/*5746*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5749*/            OPC_EmitMergeInputChains1_0,
/*5750*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5753*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5756*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5768*/          /*Scope*/ 21, /*->5790*/
/*5769*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5772*/            OPC_EmitMergeInputChains1_0,
/*5773*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5776*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5779*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5790*/          0, /*End of Scope*/
/*5791*/        /*Scope*/ 78, /*->5870*/
/*5792*/          OPC_RecordChild4, // #3 = $vindex
/*5793*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5794*/          OPC_RecordChild6, // #5 = $slc
/*5795*/          OPC_MoveChild6,
/*5796*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5799*/          OPC_MoveParent,
/*5800*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5802*/          OPC_Scope, 42, /*->5846*/ // 2 children in Scope
/*5804*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5807*/            OPC_EmitMergeInputChains1_0,
/*5808*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5811*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5814*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5817*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5828*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5831*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5834*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5846*/          /*Scope*/ 22, /*->5869*/
/*5847*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5850*/            OPC_EmitMergeInputChains1_0,
/*5851*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5854*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5857*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 338:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_SMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5869*/          0, /*End of Scope*/
/*5870*/        0, /*End of Scope*/
/*5871*/      /*Scope*/ 17|128,1/*145*/, /*->6018*/
/*5873*/        OPC_CheckChild1Integer, 86|128,2/*342*/, 
/*5876*/        OPC_RecordChild2, // #1 = $vdata_in
/*5877*/        OPC_RecordChild3, // #2 = $rsrc
/*5878*/        OPC_Scope, 58, /*->5938*/ // 2 children in Scope
/*5880*/          OPC_CheckChild4Integer, 0, 
/*5882*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5883*/          OPC_RecordChild6, // #4 = $slc
/*5884*/          OPC_MoveChild6,
/*5885*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5888*/          OPC_MoveParent,
/*5889*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5891*/          OPC_Scope, 22, /*->5915*/ // 2 children in Scope
/*5893*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*5896*/            OPC_EmitMergeInputChains1_0,
/*5897*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5900*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5903*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5915*/          /*Scope*/ 21, /*->5937*/
/*5916*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*5919*/            OPC_EmitMergeInputChains1_0,
/*5920*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*5923*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*5926*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5937*/          0, /*End of Scope*/
/*5938*/        /*Scope*/ 78, /*->6017*/
/*5939*/          OPC_RecordChild4, // #3 = $vindex
/*5940*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*5941*/          OPC_RecordChild6, // #5 = $slc
/*5942*/          OPC_MoveChild6,
/*5943*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5946*/          OPC_MoveParent,
/*5947*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*5949*/          OPC_Scope, 42, /*->5993*/ // 2 children in Scope
/*5951*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*5954*/            OPC_EmitMergeInputChains1_0,
/*5955*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*5958*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*5961*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*5964*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*5975*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*5978*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*5981*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*5993*/          /*Scope*/ 22, /*->6016*/
/*5994*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*5997*/            OPC_EmitMergeInputChains1_0,
/*5998*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6001*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6004*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 342:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_UMAX_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6016*/          0, /*End of Scope*/
/*6017*/        0, /*End of Scope*/
/*6018*/      /*Scope*/ 17|128,1/*145*/, /*->6165*/
/*6020*/        OPC_CheckChild1Integer, 79|128,2/*335*/, 
/*6023*/        OPC_RecordChild2, // #1 = $vdata_in
/*6024*/        OPC_RecordChild3, // #2 = $rsrc
/*6025*/        OPC_Scope, 58, /*->6085*/ // 2 children in Scope
/*6027*/          OPC_CheckChild4Integer, 0, 
/*6029*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6030*/          OPC_RecordChild6, // #4 = $slc
/*6031*/          OPC_MoveChild6,
/*6032*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6035*/          OPC_MoveParent,
/*6036*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6038*/          OPC_Scope, 22, /*->6062*/ // 2 children in Scope
/*6040*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6043*/            OPC_EmitMergeInputChains1_0,
/*6044*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6047*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6050*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6062*/          /*Scope*/ 21, /*->6084*/
/*6063*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6066*/            OPC_EmitMergeInputChains1_0,
/*6067*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6070*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6073*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6084*/          0, /*End of Scope*/
/*6085*/        /*Scope*/ 78, /*->6164*/
/*6086*/          OPC_RecordChild4, // #3 = $vindex
/*6087*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6088*/          OPC_RecordChild6, // #5 = $slc
/*6089*/          OPC_MoveChild6,
/*6090*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6093*/          OPC_MoveParent,
/*6094*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6096*/          OPC_Scope, 42, /*->6140*/ // 2 children in Scope
/*6098*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6101*/            OPC_EmitMergeInputChains1_0,
/*6102*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6105*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6108*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6111*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6122*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6125*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6128*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_AND_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6140*/          /*Scope*/ 22, /*->6163*/
/*6141*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6144*/            OPC_EmitMergeInputChains1_0,
/*6145*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6148*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6151*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 335:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_AND_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6163*/          0, /*End of Scope*/
/*6164*/        0, /*End of Scope*/
/*6165*/      /*Scope*/ 17|128,1/*145*/, /*->6312*/
/*6167*/        OPC_CheckChild1Integer, 81|128,2/*337*/, 
/*6170*/        OPC_RecordChild2, // #1 = $vdata_in
/*6171*/        OPC_RecordChild3, // #2 = $rsrc
/*6172*/        OPC_Scope, 58, /*->6232*/ // 2 children in Scope
/*6174*/          OPC_CheckChild4Integer, 0, 
/*6176*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6177*/          OPC_RecordChild6, // #4 = $slc
/*6178*/          OPC_MoveChild6,
/*6179*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6182*/          OPC_MoveParent,
/*6183*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6185*/          OPC_Scope, 22, /*->6209*/ // 2 children in Scope
/*6187*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6190*/            OPC_EmitMergeInputChains1_0,
/*6191*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6194*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6197*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6209*/          /*Scope*/ 21, /*->6231*/
/*6210*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6213*/            OPC_EmitMergeInputChains1_0,
/*6214*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6217*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6220*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6231*/          0, /*End of Scope*/
/*6232*/        /*Scope*/ 78, /*->6311*/
/*6233*/          OPC_RecordChild4, // #3 = $vindex
/*6234*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6235*/          OPC_RecordChild6, // #5 = $slc
/*6236*/          OPC_MoveChild6,
/*6237*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6240*/          OPC_MoveParent,
/*6241*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6243*/          OPC_Scope, 42, /*->6287*/ // 2 children in Scope
/*6245*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6248*/            OPC_EmitMergeInputChains1_0,
/*6249*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6252*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6255*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6258*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6269*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6272*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6275*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_OR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6287*/          /*Scope*/ 22, /*->6310*/
/*6288*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6291*/            OPC_EmitMergeInputChains1_0,
/*6292*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6295*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6298*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 337:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_OR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6310*/          0, /*End of Scope*/
/*6311*/        0, /*End of Scope*/
/*6312*/      /*Scope*/ 17|128,1/*145*/, /*->6459*/
/*6314*/        OPC_CheckChild1Integer, 88|128,2/*344*/, 
/*6317*/        OPC_RecordChild2, // #1 = $vdata_in
/*6318*/        OPC_RecordChild3, // #2 = $rsrc
/*6319*/        OPC_Scope, 58, /*->6379*/ // 2 children in Scope
/*6321*/          OPC_CheckChild4Integer, 0, 
/*6323*/          OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6324*/          OPC_RecordChild6, // #4 = $slc
/*6325*/          OPC_MoveChild6,
/*6326*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6329*/          OPC_MoveParent,
/*6330*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6332*/          OPC_Scope, 22, /*->6356*/ // 2 children in Scope
/*6334*/            OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*6337*/            OPC_EmitMergeInputChains1_0,
/*6338*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6341*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6344*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 7, 2, 5, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 344:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFEN:i32 ?:i32:$vdata_in, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6356*/          /*Scope*/ 21, /*->6378*/
/*6357*/            OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*6360*/            OPC_EmitMergeInputChains1_0,
/*6361*/            OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*6364*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6367*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 2, 5, 7, 8, 
                    // Src: (intrinsic_w_chain:i32 344:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 ?:i32:$vdata_in, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6378*/          0, /*End of Scope*/
/*6379*/        /*Scope*/ 78, /*->6458*/
/*6380*/          OPC_RecordChild4, // #3 = $vindex
/*6381*/          OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6382*/          OPC_RecordChild6, // #5 = $slc
/*6383*/          OPC_MoveChild6,
/*6384*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6387*/          OPC_MoveParent,
/*6388*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6390*/          OPC_Scope, 42, /*->6434*/ // 2 children in Scope
/*6392*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6395*/            OPC_EmitMergeInputChains1_0,
/*6396*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6399*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6402*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6405*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 3, 10, 8, 11,  // Results = #12
/*6416*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6419*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6422*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 12, 2, 6, 13, 14, 
                    // Src: (intrinsic_w_chain:i32 344:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_BOTHEN:i32 ?:i32:$vdata_in, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6434*/          /*Scope*/ 22, /*->6457*/
/*6435*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6438*/            OPC_EmitMergeInputChains1_0,
/*6439*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6442*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6445*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i32, 6/*#Ops*/, 1, 3, 2, 6, 8, 9, 
                    // Src: (intrinsic_w_chain:i32 344:iPTR, i32:i32:$vdata_in, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (BUFFER_ATOMIC_XOR_RTN_IDXEN:i32 ?:i32:$vdata_in, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc))
/*6457*/          0, /*End of Scope*/
/*6458*/        0, /*End of Scope*/
/*6459*/      /*Scope*/ 17|128,2/*273*/, /*->6734*/
/*6461*/        OPC_CheckChild1Integer, 80|128,2/*336*/, 
/*6464*/        OPC_RecordChild2, // #1 = $data
/*6465*/        OPC_RecordChild3, // #2 = $cmp
/*6466*/        OPC_RecordChild4, // #3 = $rsrc
/*6467*/        OPC_Scope, 122, /*->6591*/ // 2 children in Scope
/*6469*/          OPC_MoveChild5,
/*6470*/          OPC_CheckInteger, 0, 
/*6472*/          OPC_MoveParent,
/*6473*/          OPC_RecordChild6, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6474*/          OPC_RecordChild7, // #5 = $slc
/*6475*/          OPC_MoveChild7,
/*6476*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6479*/          OPC_MoveParent,
/*6480*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6482*/          OPC_Scope, 53, /*->6537*/ // 2 children in Scope
/*6484*/            OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*6487*/            OPC_EmitMergeInputChains1_0,
/*6488*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6491*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6494*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6497*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*6508*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6511*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6514*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 8, 3, 6, 13, 14,  // Results = #15
/*6526*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6529*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 28
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6537*/          /*Scope*/ 52, /*->6590*/
/*6538*/            OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*6541*/            OPC_EmitMergeInputChains1_0,
/*6542*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6545*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6548*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6551*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*6562*/            OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*6565*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6568*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET), 0|OPFL_Chain,
                        MVT::i64, 5/*#Ops*/, 11, 3, 6, 12, 13,  // Results = #14
/*6579*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6582*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 14, 15, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 25
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_OFFSET:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6590*/          0, /*End of Scope*/
/*6591*/        /*Scope*/ 12|128,1/*140*/, /*->6733*/
/*6593*/          OPC_RecordChild5, // #4 = $vindex
/*6594*/          OPC_RecordChild6, // #5 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*6595*/          OPC_RecordChild7, // #6 = $slc
/*6596*/          OPC_MoveChild7,
/*6597*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6600*/          OPC_MoveParent,
/*6601*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*6603*/          OPC_Scope, 73, /*->6678*/ // 2 children in Scope
/*6605*/            OPC_CheckComplexPat, /*CP*/10, /*#*/5, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*6608*/            OPC_EmitMergeInputChains1_0,
/*6609*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6612*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6615*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6618*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 10, 1, 11, 2, 12,  // Results = #13
/*6629*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6632*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6635*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6638*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 14, 4, 15, 9, 16,  // Results = #17
/*6649*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*6652*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6655*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 13, 17, 3, 7, 18, 19,  // Results = #20
/*6667*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6670*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 20, 21, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$slc) - Complexity = 23
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_BOTHEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6678*/          /*Scope*/ 53, /*->6732*/
/*6679*/            OPC_CheckComplexPat, /*CP*/11, /*#*/5, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*6682*/            OPC_EmitMergeInputChains1_0,
/*6683*/            OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*6686*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6689*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*6692*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 1, 10, 2, 11,  // Results = #12
/*6703*/            OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*6706*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6709*/            OPC_EmitNode1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN), 0|OPFL_Chain,
                        MVT::i64, 6/*#Ops*/, 12, 4, 3, 7, 13, 14,  // Results = #15
/*6721*/            OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6724*/            OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 15, 16, 
                    // Src: (intrinsic_w_chain:i32 336:iPTR, i32:i32:$data, i32:i32:$cmp, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$slc) - Complexity = 20
                    // Dst: (EXTRACT_SUBREG:i32 (BUFFER_ATOMIC_CMPSWAP_RTN_IDXEN:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$data, sub0:i32, ?:i32:$cmp, sub1:i32), ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$slc)), sub0:i32)
/*6732*/          0, /*End of Scope*/
/*6733*/        0, /*End of Scope*/
/*6734*/      /*Scope*/ 71|128,1/*199*/, /*->6935*/
/*6736*/        OPC_CheckChild1Integer, 9|128,3/*393*/, 
/*6739*/        OPC_RecordChild2, // #1 = $vdata
/*6740*/        OPC_RecordChild3, // #2 = $addr
/*6741*/        OPC_Scope, 63, /*->6806*/ // 3 children in Scope
/*6743*/          OPC_CheckChild3Type, MVT::i32,
/*6745*/          OPC_RecordChild4, // #3 = $rsrc
/*6746*/          OPC_RecordChild5, // #4 = $r128
/*6747*/          OPC_MoveChild5,
/*6748*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6751*/          OPC_MoveParent,
/*6752*/          OPC_RecordChild6, // #5 = $da
/*6753*/          OPC_MoveChild6,
/*6754*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6757*/          OPC_MoveParent,
/*6758*/          OPC_RecordChild7, // #6 = $slc
/*6759*/          OPC_MoveChild7,
/*6760*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6763*/          OPC_MoveParent,
/*6764*/          OPC_EmitMergeInputChains1_0,
/*6765*/          OPC_EmitInteger, MVT::i16, 1, 
/*6768*/          OPC_EmitInteger, MVT::i1, 1, 
/*6771*/          OPC_EmitInteger, MVT::i1, 1, 
/*6774*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6777*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6780*/          OPC_EmitInteger, MVT::i1, 0, 
/*6783*/          OPC_EmitInteger, MVT::i1, 0, 
/*6786*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6789*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 393:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6806*/        /*Scope*/ 63, /*->6870*/
/*6807*/          OPC_CheckChild3Type, MVT::v2i32,
/*6809*/          OPC_RecordChild4, // #3 = $rsrc
/*6810*/          OPC_RecordChild5, // #4 = $r128
/*6811*/          OPC_MoveChild5,
/*6812*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6815*/          OPC_MoveParent,
/*6816*/          OPC_RecordChild6, // #5 = $da
/*6817*/          OPC_MoveChild6,
/*6818*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6821*/          OPC_MoveParent,
/*6822*/          OPC_RecordChild7, // #6 = $slc
/*6823*/          OPC_MoveChild7,
/*6824*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6827*/          OPC_MoveParent,
/*6828*/          OPC_EmitMergeInputChains1_0,
/*6829*/          OPC_EmitInteger, MVT::i16, 1, 
/*6832*/          OPC_EmitInteger, MVT::i1, 1, 
/*6835*/          OPC_EmitInteger, MVT::i1, 1, 
/*6838*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6841*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6844*/          OPC_EmitInteger, MVT::i1, 0, 
/*6847*/          OPC_EmitInteger, MVT::i1, 0, 
/*6850*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6853*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 393:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6870*/        /*Scope*/ 63, /*->6934*/
/*6871*/          OPC_CheckChild3Type, MVT::v4i32,
/*6873*/          OPC_RecordChild4, // #3 = $rsrc
/*6874*/          OPC_RecordChild5, // #4 = $r128
/*6875*/          OPC_MoveChild5,
/*6876*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6879*/          OPC_MoveParent,
/*6880*/          OPC_RecordChild6, // #5 = $da
/*6881*/          OPC_MoveChild6,
/*6882*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6885*/          OPC_MoveParent,
/*6886*/          OPC_RecordChild7, // #6 = $slc
/*6887*/          OPC_MoveChild7,
/*6888*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6891*/          OPC_MoveParent,
/*6892*/          OPC_EmitMergeInputChains1_0,
/*6893*/          OPC_EmitInteger, MVT::i16, 1, 
/*6896*/          OPC_EmitInteger, MVT::i1, 1, 
/*6899*/          OPC_EmitInteger, MVT::i1, 1, 
/*6902*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6905*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6908*/          OPC_EmitInteger, MVT::i1, 0, 
/*6911*/          OPC_EmitInteger, MVT::i1, 0, 
/*6914*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6917*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SWAP_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 393:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SWAP_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*6934*/        0, /*End of Scope*/
/*6935*/      /*Scope*/ 71|128,1/*199*/, /*->7136*/
/*6937*/        OPC_CheckChild1Integer, 0|128,3/*384*/, 
/*6940*/        OPC_RecordChild2, // #1 = $vdata
/*6941*/        OPC_RecordChild3, // #2 = $addr
/*6942*/        OPC_Scope, 63, /*->7007*/ // 3 children in Scope
/*6944*/          OPC_CheckChild3Type, MVT::i32,
/*6946*/          OPC_RecordChild4, // #3 = $rsrc
/*6947*/          OPC_RecordChild5, // #4 = $r128
/*6948*/          OPC_MoveChild5,
/*6949*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6952*/          OPC_MoveParent,
/*6953*/          OPC_RecordChild6, // #5 = $da
/*6954*/          OPC_MoveChild6,
/*6955*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6958*/          OPC_MoveParent,
/*6959*/          OPC_RecordChild7, // #6 = $slc
/*6960*/          OPC_MoveChild7,
/*6961*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6964*/          OPC_MoveParent,
/*6965*/          OPC_EmitMergeInputChains1_0,
/*6966*/          OPC_EmitInteger, MVT::i16, 1, 
/*6969*/          OPC_EmitInteger, MVT::i1, 1, 
/*6972*/          OPC_EmitInteger, MVT::i1, 1, 
/*6975*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*6978*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*6981*/          OPC_EmitInteger, MVT::i1, 0, 
/*6984*/          OPC_EmitInteger, MVT::i1, 0, 
/*6987*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*6990*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 384:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7007*/        /*Scope*/ 63, /*->7071*/
/*7008*/          OPC_CheckChild3Type, MVT::v2i32,
/*7010*/          OPC_RecordChild4, // #3 = $rsrc
/*7011*/          OPC_RecordChild5, // #4 = $r128
/*7012*/          OPC_MoveChild5,
/*7013*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7016*/          OPC_MoveParent,
/*7017*/          OPC_RecordChild6, // #5 = $da
/*7018*/          OPC_MoveChild6,
/*7019*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7022*/          OPC_MoveParent,
/*7023*/          OPC_RecordChild7, // #6 = $slc
/*7024*/          OPC_MoveChild7,
/*7025*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7028*/          OPC_MoveParent,
/*7029*/          OPC_EmitMergeInputChains1_0,
/*7030*/          OPC_EmitInteger, MVT::i16, 1, 
/*7033*/          OPC_EmitInteger, MVT::i1, 1, 
/*7036*/          OPC_EmitInteger, MVT::i1, 1, 
/*7039*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7042*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7045*/          OPC_EmitInteger, MVT::i1, 0, 
/*7048*/          OPC_EmitInteger, MVT::i1, 0, 
/*7051*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7054*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 384:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7071*/        /*Scope*/ 63, /*->7135*/
/*7072*/          OPC_CheckChild3Type, MVT::v4i32,
/*7074*/          OPC_RecordChild4, // #3 = $rsrc
/*7075*/          OPC_RecordChild5, // #4 = $r128
/*7076*/          OPC_MoveChild5,
/*7077*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7080*/          OPC_MoveParent,
/*7081*/          OPC_RecordChild6, // #5 = $da
/*7082*/          OPC_MoveChild6,
/*7083*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7086*/          OPC_MoveParent,
/*7087*/          OPC_RecordChild7, // #6 = $slc
/*7088*/          OPC_MoveChild7,
/*7089*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7092*/          OPC_MoveParent,
/*7093*/          OPC_EmitMergeInputChains1_0,
/*7094*/          OPC_EmitInteger, MVT::i16, 1, 
/*7097*/          OPC_EmitInteger, MVT::i1, 1, 
/*7100*/          OPC_EmitInteger, MVT::i1, 1, 
/*7103*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7106*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7109*/          OPC_EmitInteger, MVT::i1, 0, 
/*7112*/          OPC_EmitInteger, MVT::i1, 0, 
/*7115*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7118*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_ADD_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 384:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_ADD_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7135*/        0, /*End of Scope*/
/*7136*/      /*Scope*/ 71|128,1/*199*/, /*->7337*/
/*7138*/        OPC_CheckChild1Integer, 8|128,3/*392*/, 
/*7141*/        OPC_RecordChild2, // #1 = $vdata
/*7142*/        OPC_RecordChild3, // #2 = $addr
/*7143*/        OPC_Scope, 63, /*->7208*/ // 3 children in Scope
/*7145*/          OPC_CheckChild3Type, MVT::i32,
/*7147*/          OPC_RecordChild4, // #3 = $rsrc
/*7148*/          OPC_RecordChild5, // #4 = $r128
/*7149*/          OPC_MoveChild5,
/*7150*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7153*/          OPC_MoveParent,
/*7154*/          OPC_RecordChild6, // #5 = $da
/*7155*/          OPC_MoveChild6,
/*7156*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7159*/          OPC_MoveParent,
/*7160*/          OPC_RecordChild7, // #6 = $slc
/*7161*/          OPC_MoveChild7,
/*7162*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7165*/          OPC_MoveParent,
/*7166*/          OPC_EmitMergeInputChains1_0,
/*7167*/          OPC_EmitInteger, MVT::i16, 1, 
/*7170*/          OPC_EmitInteger, MVT::i1, 1, 
/*7173*/          OPC_EmitInteger, MVT::i1, 1, 
/*7176*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7179*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7182*/          OPC_EmitInteger, MVT::i1, 0, 
/*7185*/          OPC_EmitInteger, MVT::i1, 0, 
/*7188*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7191*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 392:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7208*/        /*Scope*/ 63, /*->7272*/
/*7209*/          OPC_CheckChild3Type, MVT::v2i32,
/*7211*/          OPC_RecordChild4, // #3 = $rsrc
/*7212*/          OPC_RecordChild5, // #4 = $r128
/*7213*/          OPC_MoveChild5,
/*7214*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7217*/          OPC_MoveParent,
/*7218*/          OPC_RecordChild6, // #5 = $da
/*7219*/          OPC_MoveChild6,
/*7220*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7223*/          OPC_MoveParent,
/*7224*/          OPC_RecordChild7, // #6 = $slc
/*7225*/          OPC_MoveChild7,
/*7226*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7229*/          OPC_MoveParent,
/*7230*/          OPC_EmitMergeInputChains1_0,
/*7231*/          OPC_EmitInteger, MVT::i16, 1, 
/*7234*/          OPC_EmitInteger, MVT::i1, 1, 
/*7237*/          OPC_EmitInteger, MVT::i1, 1, 
/*7240*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7243*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7246*/          OPC_EmitInteger, MVT::i1, 0, 
/*7249*/          OPC_EmitInteger, MVT::i1, 0, 
/*7252*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7255*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 392:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7272*/        /*Scope*/ 63, /*->7336*/
/*7273*/          OPC_CheckChild3Type, MVT::v4i32,
/*7275*/          OPC_RecordChild4, // #3 = $rsrc
/*7276*/          OPC_RecordChild5, // #4 = $r128
/*7277*/          OPC_MoveChild5,
/*7278*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7281*/          OPC_MoveParent,
/*7282*/          OPC_RecordChild6, // #5 = $da
/*7283*/          OPC_MoveChild6,
/*7284*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7287*/          OPC_MoveParent,
/*7288*/          OPC_RecordChild7, // #6 = $slc
/*7289*/          OPC_MoveChild7,
/*7290*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7293*/          OPC_MoveParent,
/*7294*/          OPC_EmitMergeInputChains1_0,
/*7295*/          OPC_EmitInteger, MVT::i16, 1, 
/*7298*/          OPC_EmitInteger, MVT::i1, 1, 
/*7301*/          OPC_EmitInteger, MVT::i1, 1, 
/*7304*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7307*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7310*/          OPC_EmitInteger, MVT::i1, 0, 
/*7313*/          OPC_EmitInteger, MVT::i1, 0, 
/*7316*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7319*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SUB_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 392:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SUB_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7336*/        0, /*End of Scope*/
/*7337*/      /*Scope*/ 71|128,1/*199*/, /*->7538*/
/*7339*/        OPC_CheckChild1Integer, 7|128,3/*391*/, 
/*7342*/        OPC_RecordChild2, // #1 = $vdata
/*7343*/        OPC_RecordChild3, // #2 = $addr
/*7344*/        OPC_Scope, 63, /*->7409*/ // 3 children in Scope
/*7346*/          OPC_CheckChild3Type, MVT::i32,
/*7348*/          OPC_RecordChild4, // #3 = $rsrc
/*7349*/          OPC_RecordChild5, // #4 = $r128
/*7350*/          OPC_MoveChild5,
/*7351*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7354*/          OPC_MoveParent,
/*7355*/          OPC_RecordChild6, // #5 = $da
/*7356*/          OPC_MoveChild6,
/*7357*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7360*/          OPC_MoveParent,
/*7361*/          OPC_RecordChild7, // #6 = $slc
/*7362*/          OPC_MoveChild7,
/*7363*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7366*/          OPC_MoveParent,
/*7367*/          OPC_EmitMergeInputChains1_0,
/*7368*/          OPC_EmitInteger, MVT::i16, 1, 
/*7371*/          OPC_EmitInteger, MVT::i1, 1, 
/*7374*/          OPC_EmitInteger, MVT::i1, 1, 
/*7377*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7380*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7383*/          OPC_EmitInteger, MVT::i1, 0, 
/*7386*/          OPC_EmitInteger, MVT::i1, 0, 
/*7389*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7392*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 391:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7409*/        /*Scope*/ 63, /*->7473*/
/*7410*/          OPC_CheckChild3Type, MVT::v2i32,
/*7412*/          OPC_RecordChild4, // #3 = $rsrc
/*7413*/          OPC_RecordChild5, // #4 = $r128
/*7414*/          OPC_MoveChild5,
/*7415*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7418*/          OPC_MoveParent,
/*7419*/          OPC_RecordChild6, // #5 = $da
/*7420*/          OPC_MoveChild6,
/*7421*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7424*/          OPC_MoveParent,
/*7425*/          OPC_RecordChild7, // #6 = $slc
/*7426*/          OPC_MoveChild7,
/*7427*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7430*/          OPC_MoveParent,
/*7431*/          OPC_EmitMergeInputChains1_0,
/*7432*/          OPC_EmitInteger, MVT::i16, 1, 
/*7435*/          OPC_EmitInteger, MVT::i1, 1, 
/*7438*/          OPC_EmitInteger, MVT::i1, 1, 
/*7441*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7444*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7447*/          OPC_EmitInteger, MVT::i1, 0, 
/*7450*/          OPC_EmitInteger, MVT::i1, 0, 
/*7453*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7456*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 391:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7473*/        /*Scope*/ 63, /*->7537*/
/*7474*/          OPC_CheckChild3Type, MVT::v4i32,
/*7476*/          OPC_RecordChild4, // #3 = $rsrc
/*7477*/          OPC_RecordChild5, // #4 = $r128
/*7478*/          OPC_MoveChild5,
/*7479*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7482*/          OPC_MoveParent,
/*7483*/          OPC_RecordChild6, // #5 = $da
/*7484*/          OPC_MoveChild6,
/*7485*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7488*/          OPC_MoveParent,
/*7489*/          OPC_RecordChild7, // #6 = $slc
/*7490*/          OPC_MoveChild7,
/*7491*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7494*/          OPC_MoveParent,
/*7495*/          OPC_EmitMergeInputChains1_0,
/*7496*/          OPC_EmitInteger, MVT::i16, 1, 
/*7499*/          OPC_EmitInteger, MVT::i1, 1, 
/*7502*/          OPC_EmitInteger, MVT::i1, 1, 
/*7505*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7508*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7511*/          OPC_EmitInteger, MVT::i1, 0, 
/*7514*/          OPC_EmitInteger, MVT::i1, 0, 
/*7517*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7520*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 391:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7537*/        0, /*End of Scope*/
/*7538*/      /*Scope*/ 71|128,1/*199*/, /*->7739*/
/*7540*/        OPC_CheckChild1Integer, 11|128,3/*395*/, 
/*7543*/        OPC_RecordChild2, // #1 = $vdata
/*7544*/        OPC_RecordChild3, // #2 = $addr
/*7545*/        OPC_Scope, 63, /*->7610*/ // 3 children in Scope
/*7547*/          OPC_CheckChild3Type, MVT::i32,
/*7549*/          OPC_RecordChild4, // #3 = $rsrc
/*7550*/          OPC_RecordChild5, // #4 = $r128
/*7551*/          OPC_MoveChild5,
/*7552*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7555*/          OPC_MoveParent,
/*7556*/          OPC_RecordChild6, // #5 = $da
/*7557*/          OPC_MoveChild6,
/*7558*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7561*/          OPC_MoveParent,
/*7562*/          OPC_RecordChild7, // #6 = $slc
/*7563*/          OPC_MoveChild7,
/*7564*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7567*/          OPC_MoveParent,
/*7568*/          OPC_EmitMergeInputChains1_0,
/*7569*/          OPC_EmitInteger, MVT::i16, 1, 
/*7572*/          OPC_EmitInteger, MVT::i1, 1, 
/*7575*/          OPC_EmitInteger, MVT::i1, 1, 
/*7578*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7581*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7584*/          OPC_EmitInteger, MVT::i1, 0, 
/*7587*/          OPC_EmitInteger, MVT::i1, 0, 
/*7590*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7593*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 395:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7610*/        /*Scope*/ 63, /*->7674*/
/*7611*/          OPC_CheckChild3Type, MVT::v2i32,
/*7613*/          OPC_RecordChild4, // #3 = $rsrc
/*7614*/          OPC_RecordChild5, // #4 = $r128
/*7615*/          OPC_MoveChild5,
/*7616*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7619*/          OPC_MoveParent,
/*7620*/          OPC_RecordChild6, // #5 = $da
/*7621*/          OPC_MoveChild6,
/*7622*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7625*/          OPC_MoveParent,
/*7626*/          OPC_RecordChild7, // #6 = $slc
/*7627*/          OPC_MoveChild7,
/*7628*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7631*/          OPC_MoveParent,
/*7632*/          OPC_EmitMergeInputChains1_0,
/*7633*/          OPC_EmitInteger, MVT::i16, 1, 
/*7636*/          OPC_EmitInteger, MVT::i1, 1, 
/*7639*/          OPC_EmitInteger, MVT::i1, 1, 
/*7642*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7645*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7648*/          OPC_EmitInteger, MVT::i1, 0, 
/*7651*/          OPC_EmitInteger, MVT::i1, 0, 
/*7654*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7657*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 395:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7674*/        /*Scope*/ 63, /*->7738*/
/*7675*/          OPC_CheckChild3Type, MVT::v4i32,
/*7677*/          OPC_RecordChild4, // #3 = $rsrc
/*7678*/          OPC_RecordChild5, // #4 = $r128
/*7679*/          OPC_MoveChild5,
/*7680*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7683*/          OPC_MoveParent,
/*7684*/          OPC_RecordChild6, // #5 = $da
/*7685*/          OPC_MoveChild6,
/*7686*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7689*/          OPC_MoveParent,
/*7690*/          OPC_RecordChild7, // #6 = $slc
/*7691*/          OPC_MoveChild7,
/*7692*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7695*/          OPC_MoveParent,
/*7696*/          OPC_EmitMergeInputChains1_0,
/*7697*/          OPC_EmitInteger, MVT::i16, 1, 
/*7700*/          OPC_EmitInteger, MVT::i1, 1, 
/*7703*/          OPC_EmitInteger, MVT::i1, 1, 
/*7706*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7709*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7712*/          OPC_EmitInteger, MVT::i1, 0, 
/*7715*/          OPC_EmitInteger, MVT::i1, 0, 
/*7718*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7721*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMIN_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 395:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMIN_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7738*/        0, /*End of Scope*/
/*7739*/      /*Scope*/ 71|128,1/*199*/, /*->7940*/
/*7741*/        OPC_CheckChild1Integer, 6|128,3/*390*/, 
/*7744*/        OPC_RecordChild2, // #1 = $vdata
/*7745*/        OPC_RecordChild3, // #2 = $addr
/*7746*/        OPC_Scope, 63, /*->7811*/ // 3 children in Scope
/*7748*/          OPC_CheckChild3Type, MVT::i32,
/*7750*/          OPC_RecordChild4, // #3 = $rsrc
/*7751*/          OPC_RecordChild5, // #4 = $r128
/*7752*/          OPC_MoveChild5,
/*7753*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7756*/          OPC_MoveParent,
/*7757*/          OPC_RecordChild6, // #5 = $da
/*7758*/          OPC_MoveChild6,
/*7759*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7762*/          OPC_MoveParent,
/*7763*/          OPC_RecordChild7, // #6 = $slc
/*7764*/          OPC_MoveChild7,
/*7765*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7768*/          OPC_MoveParent,
/*7769*/          OPC_EmitMergeInputChains1_0,
/*7770*/          OPC_EmitInteger, MVT::i16, 1, 
/*7773*/          OPC_EmitInteger, MVT::i1, 1, 
/*7776*/          OPC_EmitInteger, MVT::i1, 1, 
/*7779*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7782*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7785*/          OPC_EmitInteger, MVT::i1, 0, 
/*7788*/          OPC_EmitInteger, MVT::i1, 0, 
/*7791*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7794*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 390:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7811*/        /*Scope*/ 63, /*->7875*/
/*7812*/          OPC_CheckChild3Type, MVT::v2i32,
/*7814*/          OPC_RecordChild4, // #3 = $rsrc
/*7815*/          OPC_RecordChild5, // #4 = $r128
/*7816*/          OPC_MoveChild5,
/*7817*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7820*/          OPC_MoveParent,
/*7821*/          OPC_RecordChild6, // #5 = $da
/*7822*/          OPC_MoveChild6,
/*7823*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7826*/          OPC_MoveParent,
/*7827*/          OPC_RecordChild7, // #6 = $slc
/*7828*/          OPC_MoveChild7,
/*7829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7832*/          OPC_MoveParent,
/*7833*/          OPC_EmitMergeInputChains1_0,
/*7834*/          OPC_EmitInteger, MVT::i16, 1, 
/*7837*/          OPC_EmitInteger, MVT::i1, 1, 
/*7840*/          OPC_EmitInteger, MVT::i1, 1, 
/*7843*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7846*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7849*/          OPC_EmitInteger, MVT::i1, 0, 
/*7852*/          OPC_EmitInteger, MVT::i1, 0, 
/*7855*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7858*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 390:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7875*/        /*Scope*/ 63, /*->7939*/
/*7876*/          OPC_CheckChild3Type, MVT::v4i32,
/*7878*/          OPC_RecordChild4, // #3 = $rsrc
/*7879*/          OPC_RecordChild5, // #4 = $r128
/*7880*/          OPC_MoveChild5,
/*7881*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7884*/          OPC_MoveParent,
/*7885*/          OPC_RecordChild6, // #5 = $da
/*7886*/          OPC_MoveChild6,
/*7887*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7890*/          OPC_MoveParent,
/*7891*/          OPC_RecordChild7, // #6 = $slc
/*7892*/          OPC_MoveChild7,
/*7893*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7896*/          OPC_MoveParent,
/*7897*/          OPC_EmitMergeInputChains1_0,
/*7898*/          OPC_EmitInteger, MVT::i16, 1, 
/*7901*/          OPC_EmitInteger, MVT::i1, 1, 
/*7904*/          OPC_EmitInteger, MVT::i1, 1, 
/*7907*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7910*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7913*/          OPC_EmitInteger, MVT::i1, 0, 
/*7916*/          OPC_EmitInteger, MVT::i1, 0, 
/*7919*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7922*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_SMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 390:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_SMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*7939*/        0, /*End of Scope*/
/*7940*/      /*Scope*/ 71|128,1/*199*/, /*->8141*/
/*7942*/        OPC_CheckChild1Integer, 10|128,3/*394*/, 
/*7945*/        OPC_RecordChild2, // #1 = $vdata
/*7946*/        OPC_RecordChild3, // #2 = $addr
/*7947*/        OPC_Scope, 63, /*->8012*/ // 3 children in Scope
/*7949*/          OPC_CheckChild3Type, MVT::i32,
/*7951*/          OPC_RecordChild4, // #3 = $rsrc
/*7952*/          OPC_RecordChild5, // #4 = $r128
/*7953*/          OPC_MoveChild5,
/*7954*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7957*/          OPC_MoveParent,
/*7958*/          OPC_RecordChild6, // #5 = $da
/*7959*/          OPC_MoveChild6,
/*7960*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7963*/          OPC_MoveParent,
/*7964*/          OPC_RecordChild7, // #6 = $slc
/*7965*/          OPC_MoveChild7,
/*7966*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7969*/          OPC_MoveParent,
/*7970*/          OPC_EmitMergeInputChains1_0,
/*7971*/          OPC_EmitInteger, MVT::i16, 1, 
/*7974*/          OPC_EmitInteger, MVT::i1, 1, 
/*7977*/          OPC_EmitInteger, MVT::i1, 1, 
/*7980*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*7983*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*7986*/          OPC_EmitInteger, MVT::i1, 0, 
/*7989*/          OPC_EmitInteger, MVT::i1, 0, 
/*7992*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*7995*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 394:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8012*/        /*Scope*/ 63, /*->8076*/
/*8013*/          OPC_CheckChild3Type, MVT::v2i32,
/*8015*/          OPC_RecordChild4, // #3 = $rsrc
/*8016*/          OPC_RecordChild5, // #4 = $r128
/*8017*/          OPC_MoveChild5,
/*8018*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8021*/          OPC_MoveParent,
/*8022*/          OPC_RecordChild6, // #5 = $da
/*8023*/          OPC_MoveChild6,
/*8024*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8027*/          OPC_MoveParent,
/*8028*/          OPC_RecordChild7, // #6 = $slc
/*8029*/          OPC_MoveChild7,
/*8030*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8033*/          OPC_MoveParent,
/*8034*/          OPC_EmitMergeInputChains1_0,
/*8035*/          OPC_EmitInteger, MVT::i16, 1, 
/*8038*/          OPC_EmitInteger, MVT::i1, 1, 
/*8041*/          OPC_EmitInteger, MVT::i1, 1, 
/*8044*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8047*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8050*/          OPC_EmitInteger, MVT::i1, 0, 
/*8053*/          OPC_EmitInteger, MVT::i1, 0, 
/*8056*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8059*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 394:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8076*/        /*Scope*/ 63, /*->8140*/
/*8077*/          OPC_CheckChild3Type, MVT::v4i32,
/*8079*/          OPC_RecordChild4, // #3 = $rsrc
/*8080*/          OPC_RecordChild5, // #4 = $r128
/*8081*/          OPC_MoveChild5,
/*8082*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8085*/          OPC_MoveParent,
/*8086*/          OPC_RecordChild6, // #5 = $da
/*8087*/          OPC_MoveChild6,
/*8088*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8091*/          OPC_MoveParent,
/*8092*/          OPC_RecordChild7, // #6 = $slc
/*8093*/          OPC_MoveChild7,
/*8094*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8097*/          OPC_MoveParent,
/*8098*/          OPC_EmitMergeInputChains1_0,
/*8099*/          OPC_EmitInteger, MVT::i16, 1, 
/*8102*/          OPC_EmitInteger, MVT::i1, 1, 
/*8105*/          OPC_EmitInteger, MVT::i1, 1, 
/*8108*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8111*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8114*/          OPC_EmitInteger, MVT::i1, 0, 
/*8117*/          OPC_EmitInteger, MVT::i1, 0, 
/*8120*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8123*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_UMAX_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 394:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_UMAX_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8140*/        0, /*End of Scope*/
/*8141*/      /*Scope*/ 71|128,1/*199*/, /*->8342*/
/*8143*/        OPC_CheckChild1Integer, 1|128,3/*385*/, 
/*8146*/        OPC_RecordChild2, // #1 = $vdata
/*8147*/        OPC_RecordChild3, // #2 = $addr
/*8148*/        OPC_Scope, 63, /*->8213*/ // 3 children in Scope
/*8150*/          OPC_CheckChild3Type, MVT::i32,
/*8152*/          OPC_RecordChild4, // #3 = $rsrc
/*8153*/          OPC_RecordChild5, // #4 = $r128
/*8154*/          OPC_MoveChild5,
/*8155*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8158*/          OPC_MoveParent,
/*8159*/          OPC_RecordChild6, // #5 = $da
/*8160*/          OPC_MoveChild6,
/*8161*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8164*/          OPC_MoveParent,
/*8165*/          OPC_RecordChild7, // #6 = $slc
/*8166*/          OPC_MoveChild7,
/*8167*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8170*/          OPC_MoveParent,
/*8171*/          OPC_EmitMergeInputChains1_0,
/*8172*/          OPC_EmitInteger, MVT::i16, 1, 
/*8175*/          OPC_EmitInteger, MVT::i1, 1, 
/*8178*/          OPC_EmitInteger, MVT::i1, 1, 
/*8181*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8184*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8187*/          OPC_EmitInteger, MVT::i1, 0, 
/*8190*/          OPC_EmitInteger, MVT::i1, 0, 
/*8193*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8196*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 385:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8213*/        /*Scope*/ 63, /*->8277*/
/*8214*/          OPC_CheckChild3Type, MVT::v2i32,
/*8216*/          OPC_RecordChild4, // #3 = $rsrc
/*8217*/          OPC_RecordChild5, // #4 = $r128
/*8218*/          OPC_MoveChild5,
/*8219*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8222*/          OPC_MoveParent,
/*8223*/          OPC_RecordChild6, // #5 = $da
/*8224*/          OPC_MoveChild6,
/*8225*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8228*/          OPC_MoveParent,
/*8229*/          OPC_RecordChild7, // #6 = $slc
/*8230*/          OPC_MoveChild7,
/*8231*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8234*/          OPC_MoveParent,
/*8235*/          OPC_EmitMergeInputChains1_0,
/*8236*/          OPC_EmitInteger, MVT::i16, 1, 
/*8239*/          OPC_EmitInteger, MVT::i1, 1, 
/*8242*/          OPC_EmitInteger, MVT::i1, 1, 
/*8245*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8248*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8251*/          OPC_EmitInteger, MVT::i1, 0, 
/*8254*/          OPC_EmitInteger, MVT::i1, 0, 
/*8257*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8260*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 385:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8277*/        /*Scope*/ 63, /*->8341*/
/*8278*/          OPC_CheckChild3Type, MVT::v4i32,
/*8280*/          OPC_RecordChild4, // #3 = $rsrc
/*8281*/          OPC_RecordChild5, // #4 = $r128
/*8282*/          OPC_MoveChild5,
/*8283*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8286*/          OPC_MoveParent,
/*8287*/          OPC_RecordChild6, // #5 = $da
/*8288*/          OPC_MoveChild6,
/*8289*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8292*/          OPC_MoveParent,
/*8293*/          OPC_RecordChild7, // #6 = $slc
/*8294*/          OPC_MoveChild7,
/*8295*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8298*/          OPC_MoveParent,
/*8299*/          OPC_EmitMergeInputChains1_0,
/*8300*/          OPC_EmitInteger, MVT::i16, 1, 
/*8303*/          OPC_EmitInteger, MVT::i1, 1, 
/*8306*/          OPC_EmitInteger, MVT::i1, 1, 
/*8309*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8312*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8315*/          OPC_EmitInteger, MVT::i1, 0, 
/*8318*/          OPC_EmitInteger, MVT::i1, 0, 
/*8321*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8324*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_AND_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 385:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_AND_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8341*/        0, /*End of Scope*/
/*8342*/      /*Scope*/ 71|128,1/*199*/, /*->8543*/
/*8344*/        OPC_CheckChild1Integer, 5|128,3/*389*/, 
/*8347*/        OPC_RecordChild2, // #1 = $vdata
/*8348*/        OPC_RecordChild3, // #2 = $addr
/*8349*/        OPC_Scope, 63, /*->8414*/ // 3 children in Scope
/*8351*/          OPC_CheckChild3Type, MVT::i32,
/*8353*/          OPC_RecordChild4, // #3 = $rsrc
/*8354*/          OPC_RecordChild5, // #4 = $r128
/*8355*/          OPC_MoveChild5,
/*8356*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8359*/          OPC_MoveParent,
/*8360*/          OPC_RecordChild6, // #5 = $da
/*8361*/          OPC_MoveChild6,
/*8362*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8365*/          OPC_MoveParent,
/*8366*/          OPC_RecordChild7, // #6 = $slc
/*8367*/          OPC_MoveChild7,
/*8368*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8371*/          OPC_MoveParent,
/*8372*/          OPC_EmitMergeInputChains1_0,
/*8373*/          OPC_EmitInteger, MVT::i16, 1, 
/*8376*/          OPC_EmitInteger, MVT::i1, 1, 
/*8379*/          OPC_EmitInteger, MVT::i1, 1, 
/*8382*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8385*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8388*/          OPC_EmitInteger, MVT::i1, 0, 
/*8391*/          OPC_EmitInteger, MVT::i1, 0, 
/*8394*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8397*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 389:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8414*/        /*Scope*/ 63, /*->8478*/
/*8415*/          OPC_CheckChild3Type, MVT::v2i32,
/*8417*/          OPC_RecordChild4, // #3 = $rsrc
/*8418*/          OPC_RecordChild5, // #4 = $r128
/*8419*/          OPC_MoveChild5,
/*8420*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8423*/          OPC_MoveParent,
/*8424*/          OPC_RecordChild6, // #5 = $da
/*8425*/          OPC_MoveChild6,
/*8426*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8429*/          OPC_MoveParent,
/*8430*/          OPC_RecordChild7, // #6 = $slc
/*8431*/          OPC_MoveChild7,
/*8432*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8435*/          OPC_MoveParent,
/*8436*/          OPC_EmitMergeInputChains1_0,
/*8437*/          OPC_EmitInteger, MVT::i16, 1, 
/*8440*/          OPC_EmitInteger, MVT::i1, 1, 
/*8443*/          OPC_EmitInteger, MVT::i1, 1, 
/*8446*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8449*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8452*/          OPC_EmitInteger, MVT::i1, 0, 
/*8455*/          OPC_EmitInteger, MVT::i1, 0, 
/*8458*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8461*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 389:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8478*/        /*Scope*/ 63, /*->8542*/
/*8479*/          OPC_CheckChild3Type, MVT::v4i32,
/*8481*/          OPC_RecordChild4, // #3 = $rsrc
/*8482*/          OPC_RecordChild5, // #4 = $r128
/*8483*/          OPC_MoveChild5,
/*8484*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8487*/          OPC_MoveParent,
/*8488*/          OPC_RecordChild6, // #5 = $da
/*8489*/          OPC_MoveChild6,
/*8490*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8493*/          OPC_MoveParent,
/*8494*/          OPC_RecordChild7, // #6 = $slc
/*8495*/          OPC_MoveChild7,
/*8496*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8499*/          OPC_MoveParent,
/*8500*/          OPC_EmitMergeInputChains1_0,
/*8501*/          OPC_EmitInteger, MVT::i16, 1, 
/*8504*/          OPC_EmitInteger, MVT::i1, 1, 
/*8507*/          OPC_EmitInteger, MVT::i1, 1, 
/*8510*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8513*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8516*/          OPC_EmitInteger, MVT::i1, 0, 
/*8519*/          OPC_EmitInteger, MVT::i1, 0, 
/*8522*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8525*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_OR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 389:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_OR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8542*/        0, /*End of Scope*/
/*8543*/      /*Scope*/ 71|128,1/*199*/, /*->8744*/
/*8545*/        OPC_CheckChild1Integer, 12|128,3/*396*/, 
/*8548*/        OPC_RecordChild2, // #1 = $vdata
/*8549*/        OPC_RecordChild3, // #2 = $addr
/*8550*/        OPC_Scope, 63, /*->8615*/ // 3 children in Scope
/*8552*/          OPC_CheckChild3Type, MVT::i32,
/*8554*/          OPC_RecordChild4, // #3 = $rsrc
/*8555*/          OPC_RecordChild5, // #4 = $r128
/*8556*/          OPC_MoveChild5,
/*8557*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8560*/          OPC_MoveParent,
/*8561*/          OPC_RecordChild6, // #5 = $da
/*8562*/          OPC_MoveChild6,
/*8563*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8566*/          OPC_MoveParent,
/*8567*/          OPC_RecordChild7, // #6 = $slc
/*8568*/          OPC_MoveChild7,
/*8569*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8572*/          OPC_MoveParent,
/*8573*/          OPC_EmitMergeInputChains1_0,
/*8574*/          OPC_EmitInteger, MVT::i16, 1, 
/*8577*/          OPC_EmitInteger, MVT::i1, 1, 
/*8580*/          OPC_EmitInteger, MVT::i1, 1, 
/*8583*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8586*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8589*/          OPC_EmitInteger, MVT::i1, 0, 
/*8592*/          OPC_EmitInteger, MVT::i1, 0, 
/*8595*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8598*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 396:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8615*/        /*Scope*/ 63, /*->8679*/
/*8616*/          OPC_CheckChild3Type, MVT::v2i32,
/*8618*/          OPC_RecordChild4, // #3 = $rsrc
/*8619*/          OPC_RecordChild5, // #4 = $r128
/*8620*/          OPC_MoveChild5,
/*8621*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8624*/          OPC_MoveParent,
/*8625*/          OPC_RecordChild6, // #5 = $da
/*8626*/          OPC_MoveChild6,
/*8627*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8630*/          OPC_MoveParent,
/*8631*/          OPC_RecordChild7, // #6 = $slc
/*8632*/          OPC_MoveChild7,
/*8633*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8636*/          OPC_MoveParent,
/*8637*/          OPC_EmitMergeInputChains1_0,
/*8638*/          OPC_EmitInteger, MVT::i16, 1, 
/*8641*/          OPC_EmitInteger, MVT::i1, 1, 
/*8644*/          OPC_EmitInteger, MVT::i1, 1, 
/*8647*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8650*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8653*/          OPC_EmitInteger, MVT::i1, 0, 
/*8656*/          OPC_EmitInteger, MVT::i1, 0, 
/*8659*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8662*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 396:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8679*/        /*Scope*/ 63, /*->8743*/
/*8680*/          OPC_CheckChild3Type, MVT::v4i32,
/*8682*/          OPC_RecordChild4, // #3 = $rsrc
/*8683*/          OPC_RecordChild5, // #4 = $r128
/*8684*/          OPC_MoveChild5,
/*8685*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8688*/          OPC_MoveParent,
/*8689*/          OPC_RecordChild6, // #5 = $da
/*8690*/          OPC_MoveChild6,
/*8691*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8694*/          OPC_MoveParent,
/*8695*/          OPC_RecordChild7, // #6 = $slc
/*8696*/          OPC_MoveChild7,
/*8697*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8700*/          OPC_MoveParent,
/*8701*/          OPC_EmitMergeInputChains1_0,
/*8702*/          OPC_EmitInteger, MVT::i16, 1, 
/*8705*/          OPC_EmitInteger, MVT::i1, 1, 
/*8708*/          OPC_EmitInteger, MVT::i1, 1, 
/*8711*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8714*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8717*/          OPC_EmitInteger, MVT::i1, 0, 
/*8720*/          OPC_EmitInteger, MVT::i1, 0, 
/*8723*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8726*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_XOR_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 396:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_XOR_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8743*/        0, /*End of Scope*/
/*8744*/      /*Scope*/ 71|128,1/*199*/, /*->8945*/
/*8746*/        OPC_CheckChild1Integer, 4|128,3/*388*/, 
/*8749*/        OPC_RecordChild2, // #1 = $vdata
/*8750*/        OPC_RecordChild3, // #2 = $addr
/*8751*/        OPC_Scope, 63, /*->8816*/ // 3 children in Scope
/*8753*/          OPC_CheckChild3Type, MVT::i32,
/*8755*/          OPC_RecordChild4, // #3 = $rsrc
/*8756*/          OPC_RecordChild5, // #4 = $r128
/*8757*/          OPC_MoveChild5,
/*8758*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8761*/          OPC_MoveParent,
/*8762*/          OPC_RecordChild6, // #5 = $da
/*8763*/          OPC_MoveChild6,
/*8764*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8767*/          OPC_MoveParent,
/*8768*/          OPC_RecordChild7, // #6 = $slc
/*8769*/          OPC_MoveChild7,
/*8770*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8773*/          OPC_MoveParent,
/*8774*/          OPC_EmitMergeInputChains1_0,
/*8775*/          OPC_EmitInteger, MVT::i16, 1, 
/*8778*/          OPC_EmitInteger, MVT::i1, 1, 
/*8781*/          OPC_EmitInteger, MVT::i1, 1, 
/*8784*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8787*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8790*/          OPC_EmitInteger, MVT::i1, 0, 
/*8793*/          OPC_EmitInteger, MVT::i1, 0, 
/*8796*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8799*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 388:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8816*/        /*Scope*/ 63, /*->8880*/
/*8817*/          OPC_CheckChild3Type, MVT::v2i32,
/*8819*/          OPC_RecordChild4, // #3 = $rsrc
/*8820*/          OPC_RecordChild5, // #4 = $r128
/*8821*/          OPC_MoveChild5,
/*8822*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8825*/          OPC_MoveParent,
/*8826*/          OPC_RecordChild6, // #5 = $da
/*8827*/          OPC_MoveChild6,
/*8828*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8831*/          OPC_MoveParent,
/*8832*/          OPC_RecordChild7, // #6 = $slc
/*8833*/          OPC_MoveChild7,
/*8834*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8837*/          OPC_MoveParent,
/*8838*/          OPC_EmitMergeInputChains1_0,
/*8839*/          OPC_EmitInteger, MVT::i16, 1, 
/*8842*/          OPC_EmitInteger, MVT::i1, 1, 
/*8845*/          OPC_EmitInteger, MVT::i1, 1, 
/*8848*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8851*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8854*/          OPC_EmitInteger, MVT::i1, 0, 
/*8857*/          OPC_EmitInteger, MVT::i1, 0, 
/*8860*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8863*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 388:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8880*/        /*Scope*/ 63, /*->8944*/
/*8881*/          OPC_CheckChild3Type, MVT::v4i32,
/*8883*/          OPC_RecordChild4, // #3 = $rsrc
/*8884*/          OPC_RecordChild5, // #4 = $r128
/*8885*/          OPC_MoveChild5,
/*8886*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8889*/          OPC_MoveParent,
/*8890*/          OPC_RecordChild6, // #5 = $da
/*8891*/          OPC_MoveChild6,
/*8892*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8895*/          OPC_MoveParent,
/*8896*/          OPC_RecordChild7, // #6 = $slc
/*8897*/          OPC_MoveChild7,
/*8898*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8901*/          OPC_MoveParent,
/*8902*/          OPC_EmitMergeInputChains1_0,
/*8903*/          OPC_EmitInteger, MVT::i16, 1, 
/*8906*/          OPC_EmitInteger, MVT::i1, 1, 
/*8909*/          OPC_EmitInteger, MVT::i1, 1, 
/*8912*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8915*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8918*/          OPC_EmitInteger, MVT::i1, 0, 
/*8921*/          OPC_EmitInteger, MVT::i1, 0, 
/*8924*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*8927*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_INC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 388:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_INC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*8944*/        0, /*End of Scope*/
/*8945*/      /*Scope*/ 71|128,1/*199*/, /*->9146*/
/*8947*/        OPC_CheckChild1Integer, 3|128,3/*387*/, 
/*8950*/        OPC_RecordChild2, // #1 = $vdata
/*8951*/        OPC_RecordChild3, // #2 = $addr
/*8952*/        OPC_Scope, 63, /*->9017*/ // 3 children in Scope
/*8954*/          OPC_CheckChild3Type, MVT::i32,
/*8956*/          OPC_RecordChild4, // #3 = $rsrc
/*8957*/          OPC_RecordChild5, // #4 = $r128
/*8958*/          OPC_MoveChild5,
/*8959*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8962*/          OPC_MoveParent,
/*8963*/          OPC_RecordChild6, // #5 = $da
/*8964*/          OPC_MoveChild6,
/*8965*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8968*/          OPC_MoveParent,
/*8969*/          OPC_RecordChild7, // #6 = $slc
/*8970*/          OPC_MoveChild7,
/*8971*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8974*/          OPC_MoveParent,
/*8975*/          OPC_EmitMergeInputChains1_0,
/*8976*/          OPC_EmitInteger, MVT::i16, 1, 
/*8979*/          OPC_EmitInteger, MVT::i1, 1, 
/*8982*/          OPC_EmitInteger, MVT::i1, 1, 
/*8985*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*8988*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*8991*/          OPC_EmitInteger, MVT::i1, 0, 
/*8994*/          OPC_EmitInteger, MVT::i1, 0, 
/*8997*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9000*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V1), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 387:iPTR, i32:i32:$vdata, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V1:i32 ?:i32:$vdata, ?:i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9017*/        /*Scope*/ 63, /*->9081*/
/*9018*/          OPC_CheckChild3Type, MVT::v2i32,
/*9020*/          OPC_RecordChild4, // #3 = $rsrc
/*9021*/          OPC_RecordChild5, // #4 = $r128
/*9022*/          OPC_MoveChild5,
/*9023*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9026*/          OPC_MoveParent,
/*9027*/          OPC_RecordChild6, // #5 = $da
/*9028*/          OPC_MoveChild6,
/*9029*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9032*/          OPC_MoveParent,
/*9033*/          OPC_RecordChild7, // #6 = $slc
/*9034*/          OPC_MoveChild7,
/*9035*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9038*/          OPC_MoveParent,
/*9039*/          OPC_EmitMergeInputChains1_0,
/*9040*/          OPC_EmitInteger, MVT::i16, 1, 
/*9043*/          OPC_EmitInteger, MVT::i1, 1, 
/*9046*/          OPC_EmitInteger, MVT::i1, 1, 
/*9049*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9052*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9055*/          OPC_EmitInteger, MVT::i1, 0, 
/*9058*/          OPC_EmitInteger, MVT::i1, 0, 
/*9061*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9064*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V2), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 387:iPTR, i32:i32:$vdata, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V2:i32 ?:i32:$vdata, ?:v2i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9081*/        /*Scope*/ 63, /*->9145*/
/*9082*/          OPC_CheckChild3Type, MVT::v4i32,
/*9084*/          OPC_RecordChild4, // #3 = $rsrc
/*9085*/          OPC_RecordChild5, // #4 = $r128
/*9086*/          OPC_MoveChild5,
/*9087*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9090*/          OPC_MoveParent,
/*9091*/          OPC_RecordChild6, // #5 = $da
/*9092*/          OPC_MoveChild6,
/*9093*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9096*/          OPC_MoveParent,
/*9097*/          OPC_RecordChild7, // #6 = $slc
/*9098*/          OPC_MoveChild7,
/*9099*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9102*/          OPC_MoveParent,
/*9103*/          OPC_EmitMergeInputChains1_0,
/*9104*/          OPC_EmitInteger, MVT::i16, 1, 
/*9107*/          OPC_EmitInteger, MVT::i1, 1, 
/*9110*/          OPC_EmitInteger, MVT::i1, 1, 
/*9113*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9116*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*9119*/          OPC_EmitInteger, MVT::i1, 0, 
/*9122*/          OPC_EmitInteger, MVT::i1, 0, 
/*9125*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9128*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_DEC_V4), 0|OPFL_Chain,
                      MVT::i32, 11/*#Ops*/, 1, 2, 3, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_w_chain:i32 387:iPTR, i32:i32:$vdata, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (IMAGE_ATOMIC_DEC_V4:i32 ?:i32:$vdata, ?:v4i32:$addr, ?:v8i32:$rsrc, 1:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da))
/*9145*/        0, /*End of Scope*/
/*9146*/      /*Scope*/ 40|128,2/*296*/, /*->9444*/
/*9148*/        OPC_CheckChild1Integer, 2|128,3/*386*/, 
/*9151*/        OPC_RecordChild2, // #1 = $vsrc
/*9152*/        OPC_RecordChild3, // #2 = $vcmp
/*9153*/        OPC_RecordChild4, // #3 = $addr
/*9154*/        OPC_Scope, 95, /*->9251*/ // 3 children in Scope
/*9156*/          OPC_CheckChild4Type, MVT::i32,
/*9158*/          OPC_RecordChild5, // #4 = $rsrc
/*9159*/          OPC_RecordChild6, // #5 = $r128
/*9160*/          OPC_MoveChild6,
/*9161*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9164*/          OPC_MoveParent,
/*9165*/          OPC_RecordChild7, // #6 = $da
/*9166*/          OPC_MoveChild7,
/*9167*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9170*/          OPC_MoveParent,
/*9171*/          OPC_MoveChild, 8,
/*9173*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9176*/          OPC_RecordNode, // #7 = $slc
/*9177*/          OPC_MoveParent,
/*9178*/          OPC_EmitMergeInputChains1_0,
/*9179*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9182*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9185*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9188*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9199*/          OPC_EmitInteger, MVT::i16, 3, 
/*9202*/          OPC_EmitInteger, MVT::i1, 1, 
/*9205*/          OPC_EmitInteger, MVT::i1, 1, 
/*9208*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9211*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9214*/          OPC_EmitInteger, MVT::i1, 0, 
/*9217*/          OPC_EmitInteger, MVT::i1, 0, 
/*9220*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9223*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9240*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9243*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 386:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, i32:i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V1:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9251*/        /*Scope*/ 95, /*->9347*/
/*9252*/          OPC_CheckChild4Type, MVT::v2i32,
/*9254*/          OPC_RecordChild5, // #4 = $rsrc
/*9255*/          OPC_RecordChild6, // #5 = $r128
/*9256*/          OPC_MoveChild6,
/*9257*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9260*/          OPC_MoveParent,
/*9261*/          OPC_RecordChild7, // #6 = $da
/*9262*/          OPC_MoveChild7,
/*9263*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9266*/          OPC_MoveParent,
/*9267*/          OPC_MoveChild, 8,
/*9269*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9272*/          OPC_RecordNode, // #7 = $slc
/*9273*/          OPC_MoveParent,
/*9274*/          OPC_EmitMergeInputChains1_0,
/*9275*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9278*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9281*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9284*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9295*/          OPC_EmitInteger, MVT::i16, 3, 
/*9298*/          OPC_EmitInteger, MVT::i1, 1, 
/*9301*/          OPC_EmitInteger, MVT::i1, 1, 
/*9304*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9307*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9310*/          OPC_EmitInteger, MVT::i1, 0, 
/*9313*/          OPC_EmitInteger, MVT::i1, 0, 
/*9316*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9319*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9336*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9339*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 386:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V2:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v2i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9347*/        /*Scope*/ 95, /*->9443*/
/*9348*/          OPC_CheckChild4Type, MVT::v4i32,
/*9350*/          OPC_RecordChild5, // #4 = $rsrc
/*9351*/          OPC_RecordChild6, // #5 = $r128
/*9352*/          OPC_MoveChild6,
/*9353*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9356*/          OPC_MoveParent,
/*9357*/          OPC_RecordChild7, // #6 = $da
/*9358*/          OPC_MoveChild7,
/*9359*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9362*/          OPC_MoveParent,
/*9363*/          OPC_MoveChild, 8,
/*9365*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9368*/          OPC_RecordNode, // #7 = $slc
/*9369*/          OPC_MoveParent,
/*9370*/          OPC_EmitMergeInputChains1_0,
/*9371*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*9374*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9377*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*9380*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 8, 1, 9, 2, 10,  // Results = #11
/*9391*/          OPC_EmitInteger, MVT::i16, 3, 
/*9394*/          OPC_EmitInteger, MVT::i1, 1, 
/*9397*/          OPC_EmitInteger, MVT::i1, 1, 
/*9400*/          OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9403*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9406*/          OPC_EmitInteger, MVT::i1, 0, 
/*9409*/          OPC_EmitInteger, MVT::i1, 0, 
/*9412*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9415*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4), 0|OPFL_Chain,
                      MVT::i64, 11/*#Ops*/, 11, 3, 4, 12, 13, 14, 15, 16, 17, 18, 19,  // Results = #20
/*9432*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*9435*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 20, 21, 
                  // Src: (intrinsic_w_chain:i32 386:iPTR, i32:i32:$vsrc, i32:i32:$vcmp, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, (imm:i1):$r128, (imm:i1):$da, (imm:i1):$slc) - Complexity = 17
                  // Dst: (EXTRACT_SUBREG:i32 (IMAGE_ATOMIC_CMPSWAP_V4:i64 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vsrc, sub0:i32, ?:i32:$vcmp, sub1:i32), ?:v4i32:$addr, ?:v8i32:$rsrc, 3:i16, 1:i1, 1:i1, (as_i1imm:i1 ?:i1:$slc), (as_i1imm:i1 ?:i1:$r128), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$da)), sub0:i32)
/*9443*/        0, /*End of Scope*/
/*9444*/      /*Scope*/ 22, /*->9467*/
/*9445*/        OPC_CheckChild1Integer, 115|128,3/*499*/, 
/*9448*/        OPC_RecordChild2, // #1 = $simm16
/*9449*/        OPC_MoveChild2,
/*9450*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9453*/        OPC_MoveParent,
/*9454*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9456*/        OPC_EmitMergeInputChains1_0,
/*9457*/        OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*9460*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_GETREG_B32), 0|OPFL_Chain,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (intrinsic_w_chain:i32 499:iPTR, (imm:i32):$simm16) - Complexity = 11
                // Dst: (S_GETREG_B32:i32 (as_i16imm:i16 ?:i32:$simm16))
/*9467*/      /*Scope*/ 12, /*->9480*/
/*9468*/        OPC_CheckChild1Integer, 118|128,3/*502*/, 
/*9471*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*9473*/        OPC_EmitMergeInputChains1_0,
/*9474*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 502:iPTR) - Complexity = 8
                // Dst: (S_MEMTIME:i64)
/*9480*/      /*Scope*/ 12, /*->9493*/
/*9481*/        OPC_CheckChild1Integer, 117|128,3/*501*/, 
/*9484*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*9486*/        OPC_EmitMergeInputChains1_0,
/*9487*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (intrinsic_w_chain:i64 501:iPTR) - Complexity = 8
                // Dst: (S_MEMREALTIME:i64)
/*9493*/      /*Scope*/ 23|128,6/*791*/, /*->10286*/
/*9495*/        OPC_CheckChild1Integer, 13|128,3/*397*/, 
/*9498*/        OPC_RecordChild2, // #1 = $addr
/*9499*/        OPC_Scope, 27|128,1/*155*/, /*->9657*/ // 5 children in Scope
/*9502*/          OPC_CheckChild2Type, MVT::f32,
/*9504*/          OPC_RecordChild3, // #2 = $rsrc
/*9505*/          OPC_CheckChild3Type, MVT::v8i32,
/*9507*/          OPC_RecordChild4, // #3 = $sampler
/*9508*/          OPC_RecordChild5, // #4 = $dmask
/*9509*/          OPC_RecordChild6, // #5 = $unorm
/*9510*/          OPC_RecordChild7, // #6 = $glc
/*9511*/          OPC_MoveChild, 8,
/*9513*/          OPC_RecordNode, // #7 = $slc
/*9514*/          OPC_MoveParent,
/*9515*/          OPC_MoveChild, 9,
/*9517*/          OPC_RecordNode, // #8 = $lwe
/*9518*/          OPC_MoveParent,
/*9519*/          OPC_MoveChild, 10,
/*9521*/          OPC_RecordNode, // #9 = $da
/*9522*/          OPC_MoveParent,
/*9523*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->9568
/*9526*/            OPC_EmitMergeInputChains1_0,
/*9527*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9530*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9533*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9536*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9539*/            OPC_EmitInteger, MVT::i1, 0, 
/*9542*/            OPC_EmitInteger, MVT::i1, 0, 
/*9545*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9548*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9551*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9568*/          /*SwitchType*/ 42, MVT::v2f32,// ->9612
/*9570*/            OPC_EmitMergeInputChains1_0,
/*9571*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9574*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9577*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9580*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9583*/            OPC_EmitInteger, MVT::i1, 0, 
/*9586*/            OPC_EmitInteger, MVT::i1, 0, 
/*9589*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9592*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9595*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9612*/          /*SwitchType*/ 42, MVT::v4f32,// ->9656
/*9614*/            OPC_EmitMergeInputChains1_0,
/*9615*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9618*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9621*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9624*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9627*/            OPC_EmitInteger, MVT::i1, 0, 
/*9630*/            OPC_EmitInteger, MVT::i1, 0, 
/*9633*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9636*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9639*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9656*/          0, // EndSwitchType
/*9657*/        /*Scope*/ 27|128,1/*155*/, /*->9814*/
/*9659*/          OPC_CheckChild2Type, MVT::v2f32,
/*9661*/          OPC_RecordChild3, // #2 = $rsrc
/*9662*/          OPC_CheckChild3Type, MVT::v8i32,
/*9664*/          OPC_RecordChild4, // #3 = $sampler
/*9665*/          OPC_RecordChild5, // #4 = $dmask
/*9666*/          OPC_RecordChild6, // #5 = $unorm
/*9667*/          OPC_RecordChild7, // #6 = $glc
/*9668*/          OPC_MoveChild, 8,
/*9670*/          OPC_RecordNode, // #7 = $slc
/*9671*/          OPC_MoveParent,
/*9672*/          OPC_MoveChild, 9,
/*9674*/          OPC_RecordNode, // #8 = $lwe
/*9675*/          OPC_MoveParent,
/*9676*/          OPC_MoveChild, 10,
/*9678*/          OPC_RecordNode, // #9 = $da
/*9679*/          OPC_MoveParent,
/*9680*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->9725
/*9683*/            OPC_EmitMergeInputChains1_0,
/*9684*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9687*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9690*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9693*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9696*/            OPC_EmitInteger, MVT::i1, 0, 
/*9699*/            OPC_EmitInteger, MVT::i1, 0, 
/*9702*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9705*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9708*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9725*/          /*SwitchType*/ 42, MVT::v2f32,// ->9769
/*9727*/            OPC_EmitMergeInputChains1_0,
/*9728*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9731*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9734*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9737*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9740*/            OPC_EmitInteger, MVT::i1, 0, 
/*9743*/            OPC_EmitInteger, MVT::i1, 0, 
/*9746*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9749*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9752*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9769*/          /*SwitchType*/ 42, MVT::v4f32,// ->9813
/*9771*/            OPC_EmitMergeInputChains1_0,
/*9772*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9775*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9778*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9781*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9784*/            OPC_EmitInteger, MVT::i1, 0, 
/*9787*/            OPC_EmitInteger, MVT::i1, 0, 
/*9790*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9793*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9796*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9813*/          0, // EndSwitchType
/*9814*/        /*Scope*/ 27|128,1/*155*/, /*->9971*/
/*9816*/          OPC_CheckChild2Type, MVT::v4f32,
/*9818*/          OPC_RecordChild3, // #2 = $rsrc
/*9819*/          OPC_CheckChild3Type, MVT::v8i32,
/*9821*/          OPC_RecordChild4, // #3 = $sampler
/*9822*/          OPC_RecordChild5, // #4 = $dmask
/*9823*/          OPC_RecordChild6, // #5 = $unorm
/*9824*/          OPC_RecordChild7, // #6 = $glc
/*9825*/          OPC_MoveChild, 8,
/*9827*/          OPC_RecordNode, // #7 = $slc
/*9828*/          OPC_MoveParent,
/*9829*/          OPC_MoveChild, 9,
/*9831*/          OPC_RecordNode, // #8 = $lwe
/*9832*/          OPC_MoveParent,
/*9833*/          OPC_MoveChild, 10,
/*9835*/          OPC_RecordNode, // #9 = $da
/*9836*/          OPC_MoveParent,
/*9837*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->9882
/*9840*/            OPC_EmitMergeInputChains1_0,
/*9841*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9844*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9847*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9850*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9853*/            OPC_EmitInteger, MVT::i1, 0, 
/*9856*/            OPC_EmitInteger, MVT::i1, 0, 
/*9859*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9862*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9865*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9882*/          /*SwitchType*/ 42, MVT::v2f32,// ->9926
/*9884*/            OPC_EmitMergeInputChains1_0,
/*9885*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9888*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9891*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9894*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9897*/            OPC_EmitInteger, MVT::i1, 0, 
/*9900*/            OPC_EmitInteger, MVT::i1, 0, 
/*9903*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9906*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9909*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9926*/          /*SwitchType*/ 42, MVT::v4f32,// ->9970
/*9928*/            OPC_EmitMergeInputChains1_0,
/*9929*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*9932*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*9935*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*9938*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*9941*/            OPC_EmitInteger, MVT::i1, 0, 
/*9944*/            OPC_EmitInteger, MVT::i1, 0, 
/*9947*/            OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*9950*/            OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*9953*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*9970*/          0, // EndSwitchType
/*9971*/        /*Scope*/ 27|128,1/*155*/, /*->10128*/
/*9973*/          OPC_CheckChild2Type, MVT::v8f32,
/*9975*/          OPC_RecordChild3, // #2 = $rsrc
/*9976*/          OPC_CheckChild3Type, MVT::v8i32,
/*9978*/          OPC_RecordChild4, // #3 = $sampler
/*9979*/          OPC_RecordChild5, // #4 = $dmask
/*9980*/          OPC_RecordChild6, // #5 = $unorm
/*9981*/          OPC_RecordChild7, // #6 = $glc
/*9982*/          OPC_MoveChild, 8,
/*9984*/          OPC_RecordNode, // #7 = $slc
/*9985*/          OPC_MoveParent,
/*9986*/          OPC_MoveChild, 9,
/*9988*/          OPC_RecordNode, // #8 = $lwe
/*9989*/          OPC_MoveParent,
/*9990*/          OPC_MoveChild, 10,
/*9992*/          OPC_RecordNode, // #9 = $da
/*9993*/          OPC_MoveParent,
/*9994*/          OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10039
/*9997*/            OPC_EmitMergeInputChains1_0,
/*9998*/            OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10001*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10004*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10007*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10010*/           OPC_EmitInteger, MVT::i1, 0, 
/*10013*/           OPC_EmitInteger, MVT::i1, 0, 
/*10016*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10019*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10039*/         /*SwitchType*/ 42, MVT::v2f32,// ->10083
/*10041*/           OPC_EmitMergeInputChains1_0,
/*10042*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10045*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10048*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10051*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10054*/           OPC_EmitInteger, MVT::i1, 0, 
/*10057*/           OPC_EmitInteger, MVT::i1, 0, 
/*10060*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10063*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10083*/         /*SwitchType*/ 42, MVT::v4f32,// ->10127
/*10085*/           OPC_EmitMergeInputChains1_0,
/*10086*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10089*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10092*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10095*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10098*/           OPC_EmitInteger, MVT::i1, 0, 
/*10101*/           OPC_EmitInteger, MVT::i1, 0, 
/*10104*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10107*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10110*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10127*/         0, // EndSwitchType
/*10128*/       /*Scope*/ 27|128,1/*155*/, /*->10285*/
/*10130*/         OPC_CheckChild2Type, MVT::v16f32,
/*10132*/         OPC_RecordChild3, // #2 = $rsrc
/*10133*/         OPC_CheckChild3Type, MVT::v8i32,
/*10135*/         OPC_RecordChild4, // #3 = $sampler
/*10136*/         OPC_RecordChild5, // #4 = $dmask
/*10137*/         OPC_RecordChild6, // #5 = $unorm
/*10138*/         OPC_RecordChild7, // #6 = $glc
/*10139*/         OPC_MoveChild, 8,
/*10141*/         OPC_RecordNode, // #7 = $slc
/*10142*/         OPC_MoveParent,
/*10143*/         OPC_MoveChild, 9,
/*10145*/         OPC_RecordNode, // #8 = $lwe
/*10146*/         OPC_MoveParent,
/*10147*/         OPC_MoveChild, 10,
/*10149*/         OPC_RecordNode, // #9 = $da
/*10150*/         OPC_MoveParent,
/*10151*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10196
/*10154*/           OPC_EmitMergeInputChains1_0,
/*10155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10167*/           OPC_EmitInteger, MVT::i1, 0, 
/*10170*/           OPC_EmitInteger, MVT::i1, 0, 
/*10173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10196*/         /*SwitchType*/ 42, MVT::v2f32,// ->10240
/*10198*/           OPC_EmitMergeInputChains1_0,
/*10199*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10211*/           OPC_EmitInteger, MVT::i1, 0, 
/*10214*/           OPC_EmitInteger, MVT::i1, 0, 
/*10217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10220*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10240*/         /*SwitchType*/ 42, MVT::v4f32,// ->10284
/*10242*/           OPC_EmitMergeInputChains1_0,
/*10243*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10246*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10249*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10252*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10255*/           OPC_EmitInteger, MVT::i1, 0, 
/*10258*/           OPC_EmitInteger, MVT::i1, 0, 
/*10261*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10264*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10267*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 397:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10284*/         0, // EndSwitchType
/*10285*/       0, /*End of Scope*/
/*10286*/     /*Scope*/ 23|128,6/*791*/, /*->11079*/
/*10288*/       OPC_CheckChild1Integer, 30|128,3/*414*/, 
/*10291*/       OPC_RecordChild2, // #1 = $addr
/*10292*/       OPC_Scope, 27|128,1/*155*/, /*->10450*/ // 5 children in Scope
/*10295*/         OPC_CheckChild2Type, MVT::f32,
/*10297*/         OPC_RecordChild3, // #2 = $rsrc
/*10298*/         OPC_CheckChild3Type, MVT::v8i32,
/*10300*/         OPC_RecordChild4, // #3 = $sampler
/*10301*/         OPC_RecordChild5, // #4 = $dmask
/*10302*/         OPC_RecordChild6, // #5 = $unorm
/*10303*/         OPC_RecordChild7, // #6 = $glc
/*10304*/         OPC_MoveChild, 8,
/*10306*/         OPC_RecordNode, // #7 = $slc
/*10307*/         OPC_MoveParent,
/*10308*/         OPC_MoveChild, 9,
/*10310*/         OPC_RecordNode, // #8 = $lwe
/*10311*/         OPC_MoveParent,
/*10312*/         OPC_MoveChild, 10,
/*10314*/         OPC_RecordNode, // #9 = $da
/*10315*/         OPC_MoveParent,
/*10316*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10361
/*10319*/           OPC_EmitMergeInputChains1_0,
/*10320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10332*/           OPC_EmitInteger, MVT::i1, 0, 
/*10335*/           OPC_EmitInteger, MVT::i1, 0, 
/*10338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10361*/         /*SwitchType*/ 42, MVT::v2f32,// ->10405
/*10363*/           OPC_EmitMergeInputChains1_0,
/*10364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10376*/           OPC_EmitInteger, MVT::i1, 0, 
/*10379*/           OPC_EmitInteger, MVT::i1, 0, 
/*10382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10405*/         /*SwitchType*/ 42, MVT::v4f32,// ->10449
/*10407*/           OPC_EmitMergeInputChains1_0,
/*10408*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10411*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10414*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10417*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10420*/           OPC_EmitInteger, MVT::i1, 0, 
/*10423*/           OPC_EmitInteger, MVT::i1, 0, 
/*10426*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10429*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10432*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10449*/         0, // EndSwitchType
/*10450*/       /*Scope*/ 27|128,1/*155*/, /*->10607*/
/*10452*/         OPC_CheckChild2Type, MVT::v2f32,
/*10454*/         OPC_RecordChild3, // #2 = $rsrc
/*10455*/         OPC_CheckChild3Type, MVT::v8i32,
/*10457*/         OPC_RecordChild4, // #3 = $sampler
/*10458*/         OPC_RecordChild5, // #4 = $dmask
/*10459*/         OPC_RecordChild6, // #5 = $unorm
/*10460*/         OPC_RecordChild7, // #6 = $glc
/*10461*/         OPC_MoveChild, 8,
/*10463*/         OPC_RecordNode, // #7 = $slc
/*10464*/         OPC_MoveParent,
/*10465*/         OPC_MoveChild, 9,
/*10467*/         OPC_RecordNode, // #8 = $lwe
/*10468*/         OPC_MoveParent,
/*10469*/         OPC_MoveChild, 10,
/*10471*/         OPC_RecordNode, // #9 = $da
/*10472*/         OPC_MoveParent,
/*10473*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10518
/*10476*/           OPC_EmitMergeInputChains1_0,
/*10477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10489*/           OPC_EmitInteger, MVT::i1, 0, 
/*10492*/           OPC_EmitInteger, MVT::i1, 0, 
/*10495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10518*/         /*SwitchType*/ 42, MVT::v2f32,// ->10562
/*10520*/           OPC_EmitMergeInputChains1_0,
/*10521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10533*/           OPC_EmitInteger, MVT::i1, 0, 
/*10536*/           OPC_EmitInteger, MVT::i1, 0, 
/*10539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10562*/         /*SwitchType*/ 42, MVT::v4f32,// ->10606
/*10564*/           OPC_EmitMergeInputChains1_0,
/*10565*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10568*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10571*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10574*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10577*/           OPC_EmitInteger, MVT::i1, 0, 
/*10580*/           OPC_EmitInteger, MVT::i1, 0, 
/*10583*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10586*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10589*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10606*/         0, // EndSwitchType
/*10607*/       /*Scope*/ 27|128,1/*155*/, /*->10764*/
/*10609*/         OPC_CheckChild2Type, MVT::v4f32,
/*10611*/         OPC_RecordChild3, // #2 = $rsrc
/*10612*/         OPC_CheckChild3Type, MVT::v8i32,
/*10614*/         OPC_RecordChild4, // #3 = $sampler
/*10615*/         OPC_RecordChild5, // #4 = $dmask
/*10616*/         OPC_RecordChild6, // #5 = $unorm
/*10617*/         OPC_RecordChild7, // #6 = $glc
/*10618*/         OPC_MoveChild, 8,
/*10620*/         OPC_RecordNode, // #7 = $slc
/*10621*/         OPC_MoveParent,
/*10622*/         OPC_MoveChild, 9,
/*10624*/         OPC_RecordNode, // #8 = $lwe
/*10625*/         OPC_MoveParent,
/*10626*/         OPC_MoveChild, 10,
/*10628*/         OPC_RecordNode, // #9 = $da
/*10629*/         OPC_MoveParent,
/*10630*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10675
/*10633*/           OPC_EmitMergeInputChains1_0,
/*10634*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10637*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10640*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10643*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10646*/           OPC_EmitInteger, MVT::i1, 0, 
/*10649*/           OPC_EmitInteger, MVT::i1, 0, 
/*10652*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10655*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10658*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10675*/         /*SwitchType*/ 42, MVT::v2f32,// ->10719
/*10677*/           OPC_EmitMergeInputChains1_0,
/*10678*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10681*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10684*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10687*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10690*/           OPC_EmitInteger, MVT::i1, 0, 
/*10693*/           OPC_EmitInteger, MVT::i1, 0, 
/*10696*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10699*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10702*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10719*/         /*SwitchType*/ 42, MVT::v4f32,// ->10763
/*10721*/           OPC_EmitMergeInputChains1_0,
/*10722*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10725*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10728*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10731*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10734*/           OPC_EmitInteger, MVT::i1, 0, 
/*10737*/           OPC_EmitInteger, MVT::i1, 0, 
/*10740*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10743*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10763*/         0, // EndSwitchType
/*10764*/       /*Scope*/ 27|128,1/*155*/, /*->10921*/
/*10766*/         OPC_CheckChild2Type, MVT::v8f32,
/*10768*/         OPC_RecordChild3, // #2 = $rsrc
/*10769*/         OPC_CheckChild3Type, MVT::v8i32,
/*10771*/         OPC_RecordChild4, // #3 = $sampler
/*10772*/         OPC_RecordChild5, // #4 = $dmask
/*10773*/         OPC_RecordChild6, // #5 = $unorm
/*10774*/         OPC_RecordChild7, // #6 = $glc
/*10775*/         OPC_MoveChild, 8,
/*10777*/         OPC_RecordNode, // #7 = $slc
/*10778*/         OPC_MoveParent,
/*10779*/         OPC_MoveChild, 9,
/*10781*/         OPC_RecordNode, // #8 = $lwe
/*10782*/         OPC_MoveParent,
/*10783*/         OPC_MoveChild, 10,
/*10785*/         OPC_RecordNode, // #9 = $da
/*10786*/         OPC_MoveParent,
/*10787*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10832
/*10790*/           OPC_EmitMergeInputChains1_0,
/*10791*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10800*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10803*/           OPC_EmitInteger, MVT::i1, 0, 
/*10806*/           OPC_EmitInteger, MVT::i1, 0, 
/*10809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10812*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10815*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10832*/         /*SwitchType*/ 42, MVT::v2f32,// ->10876
/*10834*/           OPC_EmitMergeInputChains1_0,
/*10835*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10838*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10841*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10844*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10847*/           OPC_EmitInteger, MVT::i1, 0, 
/*10850*/           OPC_EmitInteger, MVT::i1, 0, 
/*10853*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10856*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10859*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10876*/         /*SwitchType*/ 42, MVT::v4f32,// ->10920
/*10878*/           OPC_EmitMergeInputChains1_0,
/*10879*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10882*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10885*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10888*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10891*/           OPC_EmitInteger, MVT::i1, 0, 
/*10894*/           OPC_EmitInteger, MVT::i1, 0, 
/*10897*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10900*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10903*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10920*/         0, // EndSwitchType
/*10921*/       /*Scope*/ 27|128,1/*155*/, /*->11078*/
/*10923*/         OPC_CheckChild2Type, MVT::v16f32,
/*10925*/         OPC_RecordChild3, // #2 = $rsrc
/*10926*/         OPC_CheckChild3Type, MVT::v8i32,
/*10928*/         OPC_RecordChild4, // #3 = $sampler
/*10929*/         OPC_RecordChild5, // #4 = $dmask
/*10930*/         OPC_RecordChild6, // #5 = $unorm
/*10931*/         OPC_RecordChild7, // #6 = $glc
/*10932*/         OPC_MoveChild, 8,
/*10934*/         OPC_RecordNode, // #7 = $slc
/*10935*/         OPC_MoveParent,
/*10936*/         OPC_MoveChild, 9,
/*10938*/         OPC_RecordNode, // #8 = $lwe
/*10939*/         OPC_MoveParent,
/*10940*/         OPC_MoveChild, 10,
/*10942*/         OPC_RecordNode, // #9 = $da
/*10943*/         OPC_MoveParent,
/*10944*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->10989
/*10947*/           OPC_EmitMergeInputChains1_0,
/*10948*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10951*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10954*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*10957*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*10960*/           OPC_EmitInteger, MVT::i1, 0, 
/*10963*/           OPC_EmitInteger, MVT::i1, 0, 
/*10966*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*10969*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*10972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 414:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*10989*/         /*SwitchType*/ 42, MVT::v2f32,// ->11033
/*10991*/           OPC_EmitMergeInputChains1_0,
/*10992*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*10995*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*10998*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11001*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11004*/           OPC_EmitInteger, MVT::i1, 0, 
/*11007*/           OPC_EmitInteger, MVT::i1, 0, 
/*11010*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11013*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11016*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 414:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11033*/         /*SwitchType*/ 42, MVT::v4f32,// ->11077
/*11035*/           OPC_EmitMergeInputChains1_0,
/*11036*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11039*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11042*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11045*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11048*/           OPC_EmitInteger, MVT::i1, 0, 
/*11051*/           OPC_EmitInteger, MVT::i1, 0, 
/*11054*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11057*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11060*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 414:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11077*/         0, // EndSwitchType
/*11078*/       0, /*End of Scope*/
/*11079*/     /*Scope*/ 23|128,6/*791*/, /*->11872*/
/*11081*/       OPC_CheckChild1Integer, 32|128,3/*416*/, 
/*11084*/       OPC_RecordChild2, // #1 = $addr
/*11085*/       OPC_Scope, 27|128,1/*155*/, /*->11243*/ // 5 children in Scope
/*11088*/         OPC_CheckChild2Type, MVT::f32,
/*11090*/         OPC_RecordChild3, // #2 = $rsrc
/*11091*/         OPC_CheckChild3Type, MVT::v8i32,
/*11093*/         OPC_RecordChild4, // #3 = $sampler
/*11094*/         OPC_RecordChild5, // #4 = $dmask
/*11095*/         OPC_RecordChild6, // #5 = $unorm
/*11096*/         OPC_RecordChild7, // #6 = $glc
/*11097*/         OPC_MoveChild, 8,
/*11099*/         OPC_RecordNode, // #7 = $slc
/*11100*/         OPC_MoveParent,
/*11101*/         OPC_MoveChild, 9,
/*11103*/         OPC_RecordNode, // #8 = $lwe
/*11104*/         OPC_MoveParent,
/*11105*/         OPC_MoveChild, 10,
/*11107*/         OPC_RecordNode, // #9 = $da
/*11108*/         OPC_MoveParent,
/*11109*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11154
/*11112*/           OPC_EmitMergeInputChains1_0,
/*11113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11125*/           OPC_EmitInteger, MVT::i1, 0, 
/*11128*/           OPC_EmitInteger, MVT::i1, 0, 
/*11131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11154*/         /*SwitchType*/ 42, MVT::v2f32,// ->11198
/*11156*/           OPC_EmitMergeInputChains1_0,
/*11157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11169*/           OPC_EmitInteger, MVT::i1, 0, 
/*11172*/           OPC_EmitInteger, MVT::i1, 0, 
/*11175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11198*/         /*SwitchType*/ 42, MVT::v4f32,// ->11242
/*11200*/           OPC_EmitMergeInputChains1_0,
/*11201*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11204*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11207*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11210*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11213*/           OPC_EmitInteger, MVT::i1, 0, 
/*11216*/           OPC_EmitInteger, MVT::i1, 0, 
/*11219*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11222*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11225*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11242*/         0, // EndSwitchType
/*11243*/       /*Scope*/ 27|128,1/*155*/, /*->11400*/
/*11245*/         OPC_CheckChild2Type, MVT::v2f32,
/*11247*/         OPC_RecordChild3, // #2 = $rsrc
/*11248*/         OPC_CheckChild3Type, MVT::v8i32,
/*11250*/         OPC_RecordChild4, // #3 = $sampler
/*11251*/         OPC_RecordChild5, // #4 = $dmask
/*11252*/         OPC_RecordChild6, // #5 = $unorm
/*11253*/         OPC_RecordChild7, // #6 = $glc
/*11254*/         OPC_MoveChild, 8,
/*11256*/         OPC_RecordNode, // #7 = $slc
/*11257*/         OPC_MoveParent,
/*11258*/         OPC_MoveChild, 9,
/*11260*/         OPC_RecordNode, // #8 = $lwe
/*11261*/         OPC_MoveParent,
/*11262*/         OPC_MoveChild, 10,
/*11264*/         OPC_RecordNode, // #9 = $da
/*11265*/         OPC_MoveParent,
/*11266*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11311
/*11269*/           OPC_EmitMergeInputChains1_0,
/*11270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11282*/           OPC_EmitInteger, MVT::i1, 0, 
/*11285*/           OPC_EmitInteger, MVT::i1, 0, 
/*11288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11311*/         /*SwitchType*/ 42, MVT::v2f32,// ->11355
/*11313*/           OPC_EmitMergeInputChains1_0,
/*11314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11326*/           OPC_EmitInteger, MVT::i1, 0, 
/*11329*/           OPC_EmitInteger, MVT::i1, 0, 
/*11332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11355*/         /*SwitchType*/ 42, MVT::v4f32,// ->11399
/*11357*/           OPC_EmitMergeInputChains1_0,
/*11358*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11361*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11364*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11367*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11370*/           OPC_EmitInteger, MVT::i1, 0, 
/*11373*/           OPC_EmitInteger, MVT::i1, 0, 
/*11376*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11379*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11382*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11399*/         0, // EndSwitchType
/*11400*/       /*Scope*/ 27|128,1/*155*/, /*->11557*/
/*11402*/         OPC_CheckChild2Type, MVT::v4f32,
/*11404*/         OPC_RecordChild3, // #2 = $rsrc
/*11405*/         OPC_CheckChild3Type, MVT::v8i32,
/*11407*/         OPC_RecordChild4, // #3 = $sampler
/*11408*/         OPC_RecordChild5, // #4 = $dmask
/*11409*/         OPC_RecordChild6, // #5 = $unorm
/*11410*/         OPC_RecordChild7, // #6 = $glc
/*11411*/         OPC_MoveChild, 8,
/*11413*/         OPC_RecordNode, // #7 = $slc
/*11414*/         OPC_MoveParent,
/*11415*/         OPC_MoveChild, 9,
/*11417*/         OPC_RecordNode, // #8 = $lwe
/*11418*/         OPC_MoveParent,
/*11419*/         OPC_MoveChild, 10,
/*11421*/         OPC_RecordNode, // #9 = $da
/*11422*/         OPC_MoveParent,
/*11423*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11468
/*11426*/           OPC_EmitMergeInputChains1_0,
/*11427*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11430*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11433*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11436*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11439*/           OPC_EmitInteger, MVT::i1, 0, 
/*11442*/           OPC_EmitInteger, MVT::i1, 0, 
/*11445*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11448*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11451*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11468*/         /*SwitchType*/ 42, MVT::v2f32,// ->11512
/*11470*/           OPC_EmitMergeInputChains1_0,
/*11471*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11474*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11477*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11480*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11483*/           OPC_EmitInteger, MVT::i1, 0, 
/*11486*/           OPC_EmitInteger, MVT::i1, 0, 
/*11489*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11492*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11495*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11512*/         /*SwitchType*/ 42, MVT::v4f32,// ->11556
/*11514*/           OPC_EmitMergeInputChains1_0,
/*11515*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11518*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11521*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11524*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11527*/           OPC_EmitInteger, MVT::i1, 0, 
/*11530*/           OPC_EmitInteger, MVT::i1, 0, 
/*11533*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11536*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11556*/         0, // EndSwitchType
/*11557*/       /*Scope*/ 27|128,1/*155*/, /*->11714*/
/*11559*/         OPC_CheckChild2Type, MVT::v8f32,
/*11561*/         OPC_RecordChild3, // #2 = $rsrc
/*11562*/         OPC_CheckChild3Type, MVT::v8i32,
/*11564*/         OPC_RecordChild4, // #3 = $sampler
/*11565*/         OPC_RecordChild5, // #4 = $dmask
/*11566*/         OPC_RecordChild6, // #5 = $unorm
/*11567*/         OPC_RecordChild7, // #6 = $glc
/*11568*/         OPC_MoveChild, 8,
/*11570*/         OPC_RecordNode, // #7 = $slc
/*11571*/         OPC_MoveParent,
/*11572*/         OPC_MoveChild, 9,
/*11574*/         OPC_RecordNode, // #8 = $lwe
/*11575*/         OPC_MoveParent,
/*11576*/         OPC_MoveChild, 10,
/*11578*/         OPC_RecordNode, // #9 = $da
/*11579*/         OPC_MoveParent,
/*11580*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11625
/*11583*/           OPC_EmitMergeInputChains1_0,
/*11584*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11587*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11596*/           OPC_EmitInteger, MVT::i1, 0, 
/*11599*/           OPC_EmitInteger, MVT::i1, 0, 
/*11602*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11605*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11625*/         /*SwitchType*/ 42, MVT::v2f32,// ->11669
/*11627*/           OPC_EmitMergeInputChains1_0,
/*11628*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11631*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11634*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11637*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11640*/           OPC_EmitInteger, MVT::i1, 0, 
/*11643*/           OPC_EmitInteger, MVT::i1, 0, 
/*11646*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11649*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11652*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11669*/         /*SwitchType*/ 42, MVT::v4f32,// ->11713
/*11671*/           OPC_EmitMergeInputChains1_0,
/*11672*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11675*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11678*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11681*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11684*/           OPC_EmitInteger, MVT::i1, 0, 
/*11687*/           OPC_EmitInteger, MVT::i1, 0, 
/*11690*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11693*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11696*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11713*/         0, // EndSwitchType
/*11714*/       /*Scope*/ 27|128,1/*155*/, /*->11871*/
/*11716*/         OPC_CheckChild2Type, MVT::v16f32,
/*11718*/         OPC_RecordChild3, // #2 = $rsrc
/*11719*/         OPC_CheckChild3Type, MVT::v8i32,
/*11721*/         OPC_RecordChild4, // #3 = $sampler
/*11722*/         OPC_RecordChild5, // #4 = $dmask
/*11723*/         OPC_RecordChild6, // #5 = $unorm
/*11724*/         OPC_RecordChild7, // #6 = $glc
/*11725*/         OPC_MoveChild, 8,
/*11727*/         OPC_RecordNode, // #7 = $slc
/*11728*/         OPC_MoveParent,
/*11729*/         OPC_MoveChild, 9,
/*11731*/         OPC_RecordNode, // #8 = $lwe
/*11732*/         OPC_MoveParent,
/*11733*/         OPC_MoveChild, 10,
/*11735*/         OPC_RecordNode, // #9 = $da
/*11736*/         OPC_MoveParent,
/*11737*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11782
/*11740*/           OPC_EmitMergeInputChains1_0,
/*11741*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11744*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11747*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11750*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11753*/           OPC_EmitInteger, MVT::i1, 0, 
/*11756*/           OPC_EmitInteger, MVT::i1, 0, 
/*11759*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11762*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11765*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 416:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11782*/         /*SwitchType*/ 42, MVT::v2f32,// ->11826
/*11784*/           OPC_EmitMergeInputChains1_0,
/*11785*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11788*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11791*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11794*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11797*/           OPC_EmitInteger, MVT::i1, 0, 
/*11800*/           OPC_EmitInteger, MVT::i1, 0, 
/*11803*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11806*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 416:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11826*/         /*SwitchType*/ 42, MVT::v4f32,// ->11870
/*11828*/           OPC_EmitMergeInputChains1_0,
/*11829*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11832*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11835*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11838*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11841*/           OPC_EmitInteger, MVT::i1, 0, 
/*11844*/           OPC_EmitInteger, MVT::i1, 0, 
/*11847*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11850*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11853*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 416:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11870*/         0, // EndSwitchType
/*11871*/       0, /*End of Scope*/
/*11872*/     /*Scope*/ 23|128,6/*791*/, /*->12665*/
/*11874*/       OPC_CheckChild1Integer, 14|128,3/*398*/, 
/*11877*/       OPC_RecordChild2, // #1 = $addr
/*11878*/       OPC_Scope, 27|128,1/*155*/, /*->12036*/ // 5 children in Scope
/*11881*/         OPC_CheckChild2Type, MVT::f32,
/*11883*/         OPC_RecordChild3, // #2 = $rsrc
/*11884*/         OPC_CheckChild3Type, MVT::v8i32,
/*11886*/         OPC_RecordChild4, // #3 = $sampler
/*11887*/         OPC_RecordChild5, // #4 = $dmask
/*11888*/         OPC_RecordChild6, // #5 = $unorm
/*11889*/         OPC_RecordChild7, // #6 = $glc
/*11890*/         OPC_MoveChild, 8,
/*11892*/         OPC_RecordNode, // #7 = $slc
/*11893*/         OPC_MoveParent,
/*11894*/         OPC_MoveChild, 9,
/*11896*/         OPC_RecordNode, // #8 = $lwe
/*11897*/         OPC_MoveParent,
/*11898*/         OPC_MoveChild, 10,
/*11900*/         OPC_RecordNode, // #9 = $da
/*11901*/         OPC_MoveParent,
/*11902*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->11947
/*11905*/           OPC_EmitMergeInputChains1_0,
/*11906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11918*/           OPC_EmitInteger, MVT::i1, 0, 
/*11921*/           OPC_EmitInteger, MVT::i1, 0, 
/*11924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11947*/         /*SwitchType*/ 42, MVT::v2f32,// ->11991
/*11949*/           OPC_EmitMergeInputChains1_0,
/*11950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*11956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*11959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*11962*/           OPC_EmitInteger, MVT::i1, 0, 
/*11965*/           OPC_EmitInteger, MVT::i1, 0, 
/*11968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*11971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*11974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*11991*/         /*SwitchType*/ 42, MVT::v4f32,// ->12035
/*11993*/           OPC_EmitMergeInputChains1_0,
/*11994*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*11997*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12000*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12003*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12006*/           OPC_EmitInteger, MVT::i1, 0, 
/*12009*/           OPC_EmitInteger, MVT::i1, 0, 
/*12012*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12015*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12018*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12035*/         0, // EndSwitchType
/*12036*/       /*Scope*/ 27|128,1/*155*/, /*->12193*/
/*12038*/         OPC_CheckChild2Type, MVT::v2f32,
/*12040*/         OPC_RecordChild3, // #2 = $rsrc
/*12041*/         OPC_CheckChild3Type, MVT::v8i32,
/*12043*/         OPC_RecordChild4, // #3 = $sampler
/*12044*/         OPC_RecordChild5, // #4 = $dmask
/*12045*/         OPC_RecordChild6, // #5 = $unorm
/*12046*/         OPC_RecordChild7, // #6 = $glc
/*12047*/         OPC_MoveChild, 8,
/*12049*/         OPC_RecordNode, // #7 = $slc
/*12050*/         OPC_MoveParent,
/*12051*/         OPC_MoveChild, 9,
/*12053*/         OPC_RecordNode, // #8 = $lwe
/*12054*/         OPC_MoveParent,
/*12055*/         OPC_MoveChild, 10,
/*12057*/         OPC_RecordNode, // #9 = $da
/*12058*/         OPC_MoveParent,
/*12059*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12104
/*12062*/           OPC_EmitMergeInputChains1_0,
/*12063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12075*/           OPC_EmitInteger, MVT::i1, 0, 
/*12078*/           OPC_EmitInteger, MVT::i1, 0, 
/*12081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12104*/         /*SwitchType*/ 42, MVT::v2f32,// ->12148
/*12106*/           OPC_EmitMergeInputChains1_0,
/*12107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12119*/           OPC_EmitInteger, MVT::i1, 0, 
/*12122*/           OPC_EmitInteger, MVT::i1, 0, 
/*12125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12148*/         /*SwitchType*/ 42, MVT::v4f32,// ->12192
/*12150*/           OPC_EmitMergeInputChains1_0,
/*12151*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12154*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12157*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12160*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12163*/           OPC_EmitInteger, MVT::i1, 0, 
/*12166*/           OPC_EmitInteger, MVT::i1, 0, 
/*12169*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12172*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12175*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12192*/         0, // EndSwitchType
/*12193*/       /*Scope*/ 27|128,1/*155*/, /*->12350*/
/*12195*/         OPC_CheckChild2Type, MVT::v4f32,
/*12197*/         OPC_RecordChild3, // #2 = $rsrc
/*12198*/         OPC_CheckChild3Type, MVT::v8i32,
/*12200*/         OPC_RecordChild4, // #3 = $sampler
/*12201*/         OPC_RecordChild5, // #4 = $dmask
/*12202*/         OPC_RecordChild6, // #5 = $unorm
/*12203*/         OPC_RecordChild7, // #6 = $glc
/*12204*/         OPC_MoveChild, 8,
/*12206*/         OPC_RecordNode, // #7 = $slc
/*12207*/         OPC_MoveParent,
/*12208*/         OPC_MoveChild, 9,
/*12210*/         OPC_RecordNode, // #8 = $lwe
/*12211*/         OPC_MoveParent,
/*12212*/         OPC_MoveChild, 10,
/*12214*/         OPC_RecordNode, // #9 = $da
/*12215*/         OPC_MoveParent,
/*12216*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12261
/*12219*/           OPC_EmitMergeInputChains1_0,
/*12220*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12223*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12226*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12229*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12232*/           OPC_EmitInteger, MVT::i1, 0, 
/*12235*/           OPC_EmitInteger, MVT::i1, 0, 
/*12238*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12241*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12244*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12261*/         /*SwitchType*/ 42, MVT::v2f32,// ->12305
/*12263*/           OPC_EmitMergeInputChains1_0,
/*12264*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12267*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12270*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12273*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12276*/           OPC_EmitInteger, MVT::i1, 0, 
/*12279*/           OPC_EmitInteger, MVT::i1, 0, 
/*12282*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12285*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12288*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12305*/         /*SwitchType*/ 42, MVT::v4f32,// ->12349
/*12307*/           OPC_EmitMergeInputChains1_0,
/*12308*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12311*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12314*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12317*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12320*/           OPC_EmitInteger, MVT::i1, 0, 
/*12323*/           OPC_EmitInteger, MVT::i1, 0, 
/*12326*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12329*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12332*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12349*/         0, // EndSwitchType
/*12350*/       /*Scope*/ 27|128,1/*155*/, /*->12507*/
/*12352*/         OPC_CheckChild2Type, MVT::v8f32,
/*12354*/         OPC_RecordChild3, // #2 = $rsrc
/*12355*/         OPC_CheckChild3Type, MVT::v8i32,
/*12357*/         OPC_RecordChild4, // #3 = $sampler
/*12358*/         OPC_RecordChild5, // #4 = $dmask
/*12359*/         OPC_RecordChild6, // #5 = $unorm
/*12360*/         OPC_RecordChild7, // #6 = $glc
/*12361*/         OPC_MoveChild, 8,
/*12363*/         OPC_RecordNode, // #7 = $slc
/*12364*/         OPC_MoveParent,
/*12365*/         OPC_MoveChild, 9,
/*12367*/         OPC_RecordNode, // #8 = $lwe
/*12368*/         OPC_MoveParent,
/*12369*/         OPC_MoveChild, 10,
/*12371*/         OPC_RecordNode, // #9 = $da
/*12372*/         OPC_MoveParent,
/*12373*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12418
/*12376*/           OPC_EmitMergeInputChains1_0,
/*12377*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12380*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12383*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12386*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12389*/           OPC_EmitInteger, MVT::i1, 0, 
/*12392*/           OPC_EmitInteger, MVT::i1, 0, 
/*12395*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12398*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12418*/         /*SwitchType*/ 42, MVT::v2f32,// ->12462
/*12420*/           OPC_EmitMergeInputChains1_0,
/*12421*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12424*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12427*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12430*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12433*/           OPC_EmitInteger, MVT::i1, 0, 
/*12436*/           OPC_EmitInteger, MVT::i1, 0, 
/*12439*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12442*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12462*/         /*SwitchType*/ 42, MVT::v4f32,// ->12506
/*12464*/           OPC_EmitMergeInputChains1_0,
/*12465*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12468*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12471*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12474*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12477*/           OPC_EmitInteger, MVT::i1, 0, 
/*12480*/           OPC_EmitInteger, MVT::i1, 0, 
/*12483*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12486*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12489*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12506*/         0, // EndSwitchType
/*12507*/       /*Scope*/ 27|128,1/*155*/, /*->12664*/
/*12509*/         OPC_CheckChild2Type, MVT::v16f32,
/*12511*/         OPC_RecordChild3, // #2 = $rsrc
/*12512*/         OPC_CheckChild3Type, MVT::v8i32,
/*12514*/         OPC_RecordChild4, // #3 = $sampler
/*12515*/         OPC_RecordChild5, // #4 = $dmask
/*12516*/         OPC_RecordChild6, // #5 = $unorm
/*12517*/         OPC_RecordChild7, // #6 = $glc
/*12518*/         OPC_MoveChild, 8,
/*12520*/         OPC_RecordNode, // #7 = $slc
/*12521*/         OPC_MoveParent,
/*12522*/         OPC_MoveChild, 9,
/*12524*/         OPC_RecordNode, // #8 = $lwe
/*12525*/         OPC_MoveParent,
/*12526*/         OPC_MoveChild, 10,
/*12528*/         OPC_RecordNode, // #9 = $da
/*12529*/         OPC_MoveParent,
/*12530*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12575
/*12533*/           OPC_EmitMergeInputChains1_0,
/*12534*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12537*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12540*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12543*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12546*/           OPC_EmitInteger, MVT::i1, 0, 
/*12549*/           OPC_EmitInteger, MVT::i1, 0, 
/*12552*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12555*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12575*/         /*SwitchType*/ 42, MVT::v2f32,// ->12619
/*12577*/           OPC_EmitMergeInputChains1_0,
/*12578*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12581*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12584*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12587*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12590*/           OPC_EmitInteger, MVT::i1, 0, 
/*12593*/           OPC_EmitInteger, MVT::i1, 0, 
/*12596*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12599*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12602*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12619*/         /*SwitchType*/ 42, MVT::v4f32,// ->12663
/*12621*/           OPC_EmitMergeInputChains1_0,
/*12622*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12625*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12628*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12631*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12634*/           OPC_EmitInteger, MVT::i1, 0, 
/*12637*/           OPC_EmitInteger, MVT::i1, 0, 
/*12640*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12643*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 398:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12663*/         0, // EndSwitchType
/*12664*/       0, /*End of Scope*/
/*12665*/     /*Scope*/ 23|128,6/*791*/, /*->13458*/
/*12667*/       OPC_CheckChild1Integer, 15|128,3/*399*/, 
/*12670*/       OPC_RecordChild2, // #1 = $addr
/*12671*/       OPC_Scope, 27|128,1/*155*/, /*->12829*/ // 5 children in Scope
/*12674*/         OPC_CheckChild2Type, MVT::f32,
/*12676*/         OPC_RecordChild3, // #2 = $rsrc
/*12677*/         OPC_CheckChild3Type, MVT::v8i32,
/*12679*/         OPC_RecordChild4, // #3 = $sampler
/*12680*/         OPC_RecordChild5, // #4 = $dmask
/*12681*/         OPC_RecordChild6, // #5 = $unorm
/*12682*/         OPC_RecordChild7, // #6 = $glc
/*12683*/         OPC_MoveChild, 8,
/*12685*/         OPC_RecordNode, // #7 = $slc
/*12686*/         OPC_MoveParent,
/*12687*/         OPC_MoveChild, 9,
/*12689*/         OPC_RecordNode, // #8 = $lwe
/*12690*/         OPC_MoveParent,
/*12691*/         OPC_MoveChild, 10,
/*12693*/         OPC_RecordNode, // #9 = $da
/*12694*/         OPC_MoveParent,
/*12695*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12740
/*12698*/           OPC_EmitMergeInputChains1_0,
/*12699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12711*/           OPC_EmitInteger, MVT::i1, 0, 
/*12714*/           OPC_EmitInteger, MVT::i1, 0, 
/*12717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12740*/         /*SwitchType*/ 42, MVT::v2f32,// ->12784
/*12742*/           OPC_EmitMergeInputChains1_0,
/*12743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12755*/           OPC_EmitInteger, MVT::i1, 0, 
/*12758*/           OPC_EmitInteger, MVT::i1, 0, 
/*12761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12784*/         /*SwitchType*/ 42, MVT::v4f32,// ->12828
/*12786*/           OPC_EmitMergeInputChains1_0,
/*12787*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12790*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12793*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12796*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12799*/           OPC_EmitInteger, MVT::i1, 0, 
/*12802*/           OPC_EmitInteger, MVT::i1, 0, 
/*12805*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12808*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12811*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12828*/         0, // EndSwitchType
/*12829*/       /*Scope*/ 27|128,1/*155*/, /*->12986*/
/*12831*/         OPC_CheckChild2Type, MVT::v2f32,
/*12833*/         OPC_RecordChild3, // #2 = $rsrc
/*12834*/         OPC_CheckChild3Type, MVT::v8i32,
/*12836*/         OPC_RecordChild4, // #3 = $sampler
/*12837*/         OPC_RecordChild5, // #4 = $dmask
/*12838*/         OPC_RecordChild6, // #5 = $unorm
/*12839*/         OPC_RecordChild7, // #6 = $glc
/*12840*/         OPC_MoveChild, 8,
/*12842*/         OPC_RecordNode, // #7 = $slc
/*12843*/         OPC_MoveParent,
/*12844*/         OPC_MoveChild, 9,
/*12846*/         OPC_RecordNode, // #8 = $lwe
/*12847*/         OPC_MoveParent,
/*12848*/         OPC_MoveChild, 10,
/*12850*/         OPC_RecordNode, // #9 = $da
/*12851*/         OPC_MoveParent,
/*12852*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->12897
/*12855*/           OPC_EmitMergeInputChains1_0,
/*12856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12868*/           OPC_EmitInteger, MVT::i1, 0, 
/*12871*/           OPC_EmitInteger, MVT::i1, 0, 
/*12874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12897*/         /*SwitchType*/ 42, MVT::v2f32,// ->12941
/*12899*/           OPC_EmitMergeInputChains1_0,
/*12900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12912*/           OPC_EmitInteger, MVT::i1, 0, 
/*12915*/           OPC_EmitInteger, MVT::i1, 0, 
/*12918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12941*/         /*SwitchType*/ 42, MVT::v4f32,// ->12985
/*12943*/           OPC_EmitMergeInputChains1_0,
/*12944*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*12947*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*12950*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*12953*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*12956*/           OPC_EmitInteger, MVT::i1, 0, 
/*12959*/           OPC_EmitInteger, MVT::i1, 0, 
/*12962*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*12965*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*12968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*12985*/         0, // EndSwitchType
/*12986*/       /*Scope*/ 27|128,1/*155*/, /*->13143*/
/*12988*/         OPC_CheckChild2Type, MVT::v4f32,
/*12990*/         OPC_RecordChild3, // #2 = $rsrc
/*12991*/         OPC_CheckChild3Type, MVT::v8i32,
/*12993*/         OPC_RecordChild4, // #3 = $sampler
/*12994*/         OPC_RecordChild5, // #4 = $dmask
/*12995*/         OPC_RecordChild6, // #5 = $unorm
/*12996*/         OPC_RecordChild7, // #6 = $glc
/*12997*/         OPC_MoveChild, 8,
/*12999*/         OPC_RecordNode, // #7 = $slc
/*13000*/         OPC_MoveParent,
/*13001*/         OPC_MoveChild, 9,
/*13003*/         OPC_RecordNode, // #8 = $lwe
/*13004*/         OPC_MoveParent,
/*13005*/         OPC_MoveChild, 10,
/*13007*/         OPC_RecordNode, // #9 = $da
/*13008*/         OPC_MoveParent,
/*13009*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13054
/*13012*/           OPC_EmitMergeInputChains1_0,
/*13013*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13016*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13019*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13022*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13025*/           OPC_EmitInteger, MVT::i1, 0, 
/*13028*/           OPC_EmitInteger, MVT::i1, 0, 
/*13031*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13034*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13037*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13054*/         /*SwitchType*/ 42, MVT::v2f32,// ->13098
/*13056*/           OPC_EmitMergeInputChains1_0,
/*13057*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13060*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13069*/           OPC_EmitInteger, MVT::i1, 0, 
/*13072*/           OPC_EmitInteger, MVT::i1, 0, 
/*13075*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13078*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13098*/         /*SwitchType*/ 42, MVT::v4f32,// ->13142
/*13100*/           OPC_EmitMergeInputChains1_0,
/*13101*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13104*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13107*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13110*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13113*/           OPC_EmitInteger, MVT::i1, 0, 
/*13116*/           OPC_EmitInteger, MVT::i1, 0, 
/*13119*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13122*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13125*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13142*/         0, // EndSwitchType
/*13143*/       /*Scope*/ 27|128,1/*155*/, /*->13300*/
/*13145*/         OPC_CheckChild2Type, MVT::v8f32,
/*13147*/         OPC_RecordChild3, // #2 = $rsrc
/*13148*/         OPC_CheckChild3Type, MVT::v8i32,
/*13150*/         OPC_RecordChild4, // #3 = $sampler
/*13151*/         OPC_RecordChild5, // #4 = $dmask
/*13152*/         OPC_RecordChild6, // #5 = $unorm
/*13153*/         OPC_RecordChild7, // #6 = $glc
/*13154*/         OPC_MoveChild, 8,
/*13156*/         OPC_RecordNode, // #7 = $slc
/*13157*/         OPC_MoveParent,
/*13158*/         OPC_MoveChild, 9,
/*13160*/         OPC_RecordNode, // #8 = $lwe
/*13161*/         OPC_MoveParent,
/*13162*/         OPC_MoveChild, 10,
/*13164*/         OPC_RecordNode, // #9 = $da
/*13165*/         OPC_MoveParent,
/*13166*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13211
/*13169*/           OPC_EmitMergeInputChains1_0,
/*13170*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13176*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13179*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13182*/           OPC_EmitInteger, MVT::i1, 0, 
/*13185*/           OPC_EmitInteger, MVT::i1, 0, 
/*13188*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13191*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13194*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13211*/         /*SwitchType*/ 42, MVT::v2f32,// ->13255
/*13213*/           OPC_EmitMergeInputChains1_0,
/*13214*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13217*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13220*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13223*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13226*/           OPC_EmitInteger, MVT::i1, 0, 
/*13229*/           OPC_EmitInteger, MVT::i1, 0, 
/*13232*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13235*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13238*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13255*/         /*SwitchType*/ 42, MVT::v4f32,// ->13299
/*13257*/           OPC_EmitMergeInputChains1_0,
/*13258*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13261*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13264*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13267*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13270*/           OPC_EmitInteger, MVT::i1, 0, 
/*13273*/           OPC_EmitInteger, MVT::i1, 0, 
/*13276*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13279*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13282*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13299*/         0, // EndSwitchType
/*13300*/       /*Scope*/ 27|128,1/*155*/, /*->13457*/
/*13302*/         OPC_CheckChild2Type, MVT::v16f32,
/*13304*/         OPC_RecordChild3, // #2 = $rsrc
/*13305*/         OPC_CheckChild3Type, MVT::v8i32,
/*13307*/         OPC_RecordChild4, // #3 = $sampler
/*13308*/         OPC_RecordChild5, // #4 = $dmask
/*13309*/         OPC_RecordChild6, // #5 = $unorm
/*13310*/         OPC_RecordChild7, // #6 = $glc
/*13311*/         OPC_MoveChild, 8,
/*13313*/         OPC_RecordNode, // #7 = $slc
/*13314*/         OPC_MoveParent,
/*13315*/         OPC_MoveChild, 9,
/*13317*/         OPC_RecordNode, // #8 = $lwe
/*13318*/         OPC_MoveParent,
/*13319*/         OPC_MoveChild, 10,
/*13321*/         OPC_RecordNode, // #9 = $da
/*13322*/         OPC_MoveParent,
/*13323*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13368
/*13326*/           OPC_EmitMergeInputChains1_0,
/*13327*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13330*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13339*/           OPC_EmitInteger, MVT::i1, 0, 
/*13342*/           OPC_EmitInteger, MVT::i1, 0, 
/*13345*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13348*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13351*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13368*/         /*SwitchType*/ 42, MVT::v2f32,// ->13412
/*13370*/           OPC_EmitMergeInputChains1_0,
/*13371*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13374*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13377*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13380*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13383*/           OPC_EmitInteger, MVT::i1, 0, 
/*13386*/           OPC_EmitInteger, MVT::i1, 0, 
/*13389*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13392*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13412*/         /*SwitchType*/ 42, MVT::v4f32,// ->13456
/*13414*/           OPC_EmitMergeInputChains1_0,
/*13415*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13418*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13421*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13424*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13427*/           OPC_EmitInteger, MVT::i1, 0, 
/*13430*/           OPC_EmitInteger, MVT::i1, 0, 
/*13433*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13436*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13439*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 399:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13456*/         0, // EndSwitchType
/*13457*/       0, /*End of Scope*/
/*13458*/     /*Scope*/ 23|128,6/*791*/, /*->14251*/
/*13460*/       OPC_CheckChild1Integer, 34|128,3/*418*/, 
/*13463*/       OPC_RecordChild2, // #1 = $addr
/*13464*/       OPC_Scope, 27|128,1/*155*/, /*->13622*/ // 5 children in Scope
/*13467*/         OPC_CheckChild2Type, MVT::f32,
/*13469*/         OPC_RecordChild3, // #2 = $rsrc
/*13470*/         OPC_CheckChild3Type, MVT::v8i32,
/*13472*/         OPC_RecordChild4, // #3 = $sampler
/*13473*/         OPC_RecordChild5, // #4 = $dmask
/*13474*/         OPC_RecordChild6, // #5 = $unorm
/*13475*/         OPC_RecordChild7, // #6 = $glc
/*13476*/         OPC_MoveChild, 8,
/*13478*/         OPC_RecordNode, // #7 = $slc
/*13479*/         OPC_MoveParent,
/*13480*/         OPC_MoveChild, 9,
/*13482*/         OPC_RecordNode, // #8 = $lwe
/*13483*/         OPC_MoveParent,
/*13484*/         OPC_MoveChild, 10,
/*13486*/         OPC_RecordNode, // #9 = $da
/*13487*/         OPC_MoveParent,
/*13488*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13533
/*13491*/           OPC_EmitMergeInputChains1_0,
/*13492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13504*/           OPC_EmitInteger, MVT::i1, 0, 
/*13507*/           OPC_EmitInteger, MVT::i1, 0, 
/*13510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13533*/         /*SwitchType*/ 42, MVT::v2f32,// ->13577
/*13535*/           OPC_EmitMergeInputChains1_0,
/*13536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13548*/           OPC_EmitInteger, MVT::i1, 0, 
/*13551*/           OPC_EmitInteger, MVT::i1, 0, 
/*13554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13577*/         /*SwitchType*/ 42, MVT::v4f32,// ->13621
/*13579*/           OPC_EmitMergeInputChains1_0,
/*13580*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13583*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13586*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13589*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13592*/           OPC_EmitInteger, MVT::i1, 0, 
/*13595*/           OPC_EmitInteger, MVT::i1, 0, 
/*13598*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13601*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13604*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13621*/         0, // EndSwitchType
/*13622*/       /*Scope*/ 27|128,1/*155*/, /*->13779*/
/*13624*/         OPC_CheckChild2Type, MVT::v2f32,
/*13626*/         OPC_RecordChild3, // #2 = $rsrc
/*13627*/         OPC_CheckChild3Type, MVT::v8i32,
/*13629*/         OPC_RecordChild4, // #3 = $sampler
/*13630*/         OPC_RecordChild5, // #4 = $dmask
/*13631*/         OPC_RecordChild6, // #5 = $unorm
/*13632*/         OPC_RecordChild7, // #6 = $glc
/*13633*/         OPC_MoveChild, 8,
/*13635*/         OPC_RecordNode, // #7 = $slc
/*13636*/         OPC_MoveParent,
/*13637*/         OPC_MoveChild, 9,
/*13639*/         OPC_RecordNode, // #8 = $lwe
/*13640*/         OPC_MoveParent,
/*13641*/         OPC_MoveChild, 10,
/*13643*/         OPC_RecordNode, // #9 = $da
/*13644*/         OPC_MoveParent,
/*13645*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13690
/*13648*/           OPC_EmitMergeInputChains1_0,
/*13649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13661*/           OPC_EmitInteger, MVT::i1, 0, 
/*13664*/           OPC_EmitInteger, MVT::i1, 0, 
/*13667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13690*/         /*SwitchType*/ 42, MVT::v2f32,// ->13734
/*13692*/           OPC_EmitMergeInputChains1_0,
/*13693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13705*/           OPC_EmitInteger, MVT::i1, 0, 
/*13708*/           OPC_EmitInteger, MVT::i1, 0, 
/*13711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13734*/         /*SwitchType*/ 42, MVT::v4f32,// ->13778
/*13736*/           OPC_EmitMergeInputChains1_0,
/*13737*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13740*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13743*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13746*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13749*/           OPC_EmitInteger, MVT::i1, 0, 
/*13752*/           OPC_EmitInteger, MVT::i1, 0, 
/*13755*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13758*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13778*/         0, // EndSwitchType
/*13779*/       /*Scope*/ 27|128,1/*155*/, /*->13936*/
/*13781*/         OPC_CheckChild2Type, MVT::v4f32,
/*13783*/         OPC_RecordChild3, // #2 = $rsrc
/*13784*/         OPC_CheckChild3Type, MVT::v8i32,
/*13786*/         OPC_RecordChild4, // #3 = $sampler
/*13787*/         OPC_RecordChild5, // #4 = $dmask
/*13788*/         OPC_RecordChild6, // #5 = $unorm
/*13789*/         OPC_RecordChild7, // #6 = $glc
/*13790*/         OPC_MoveChild, 8,
/*13792*/         OPC_RecordNode, // #7 = $slc
/*13793*/         OPC_MoveParent,
/*13794*/         OPC_MoveChild, 9,
/*13796*/         OPC_RecordNode, // #8 = $lwe
/*13797*/         OPC_MoveParent,
/*13798*/         OPC_MoveChild, 10,
/*13800*/         OPC_RecordNode, // #9 = $da
/*13801*/         OPC_MoveParent,
/*13802*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->13847
/*13805*/           OPC_EmitMergeInputChains1_0,
/*13806*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13809*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13812*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13815*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13818*/           OPC_EmitInteger, MVT::i1, 0, 
/*13821*/           OPC_EmitInteger, MVT::i1, 0, 
/*13824*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13827*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13830*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13847*/         /*SwitchType*/ 42, MVT::v2f32,// ->13891
/*13849*/           OPC_EmitMergeInputChains1_0,
/*13850*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13853*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13856*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13859*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13862*/           OPC_EmitInteger, MVT::i1, 0, 
/*13865*/           OPC_EmitInteger, MVT::i1, 0, 
/*13868*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13871*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13874*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13891*/         /*SwitchType*/ 42, MVT::v4f32,// ->13935
/*13893*/           OPC_EmitMergeInputChains1_0,
/*13894*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13897*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13900*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13903*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13906*/           OPC_EmitInteger, MVT::i1, 0, 
/*13909*/           OPC_EmitInteger, MVT::i1, 0, 
/*13912*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13915*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13918*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*13935*/         0, // EndSwitchType
/*13936*/       /*Scope*/ 27|128,1/*155*/, /*->14093*/
/*13938*/         OPC_CheckChild2Type, MVT::v8f32,
/*13940*/         OPC_RecordChild3, // #2 = $rsrc
/*13941*/         OPC_CheckChild3Type, MVT::v8i32,
/*13943*/         OPC_RecordChild4, // #3 = $sampler
/*13944*/         OPC_RecordChild5, // #4 = $dmask
/*13945*/         OPC_RecordChild6, // #5 = $unorm
/*13946*/         OPC_RecordChild7, // #6 = $glc
/*13947*/         OPC_MoveChild, 8,
/*13949*/         OPC_RecordNode, // #7 = $slc
/*13950*/         OPC_MoveParent,
/*13951*/         OPC_MoveChild, 9,
/*13953*/         OPC_RecordNode, // #8 = $lwe
/*13954*/         OPC_MoveParent,
/*13955*/         OPC_MoveChild, 10,
/*13957*/         OPC_RecordNode, // #9 = $da
/*13958*/         OPC_MoveParent,
/*13959*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14004
/*13962*/           OPC_EmitMergeInputChains1_0,
/*13963*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*13966*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*13969*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*13972*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*13975*/           OPC_EmitInteger, MVT::i1, 0, 
/*13978*/           OPC_EmitInteger, MVT::i1, 0, 
/*13981*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*13984*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*13987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14004*/         /*SwitchType*/ 42, MVT::v2f32,// ->14048
/*14006*/           OPC_EmitMergeInputChains1_0,
/*14007*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14010*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14013*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14016*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14019*/           OPC_EmitInteger, MVT::i1, 0, 
/*14022*/           OPC_EmitInteger, MVT::i1, 0, 
/*14025*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14028*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14048*/         /*SwitchType*/ 42, MVT::v4f32,// ->14092
/*14050*/           OPC_EmitMergeInputChains1_0,
/*14051*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14057*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14060*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14063*/           OPC_EmitInteger, MVT::i1, 0, 
/*14066*/           OPC_EmitInteger, MVT::i1, 0, 
/*14069*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14072*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14075*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14092*/         0, // EndSwitchType
/*14093*/       /*Scope*/ 27|128,1/*155*/, /*->14250*/
/*14095*/         OPC_CheckChild2Type, MVT::v16f32,
/*14097*/         OPC_RecordChild3, // #2 = $rsrc
/*14098*/         OPC_CheckChild3Type, MVT::v8i32,
/*14100*/         OPC_RecordChild4, // #3 = $sampler
/*14101*/         OPC_RecordChild5, // #4 = $dmask
/*14102*/         OPC_RecordChild6, // #5 = $unorm
/*14103*/         OPC_RecordChild7, // #6 = $glc
/*14104*/         OPC_MoveChild, 8,
/*14106*/         OPC_RecordNode, // #7 = $slc
/*14107*/         OPC_MoveParent,
/*14108*/         OPC_MoveChild, 9,
/*14110*/         OPC_RecordNode, // #8 = $lwe
/*14111*/         OPC_MoveParent,
/*14112*/         OPC_MoveChild, 10,
/*14114*/         OPC_RecordNode, // #9 = $da
/*14115*/         OPC_MoveParent,
/*14116*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14161
/*14119*/           OPC_EmitMergeInputChains1_0,
/*14120*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14123*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14126*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14129*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14132*/           OPC_EmitInteger, MVT::i1, 0, 
/*14135*/           OPC_EmitInteger, MVT::i1, 0, 
/*14138*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14141*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14161*/         /*SwitchType*/ 42, MVT::v2f32,// ->14205
/*14163*/           OPC_EmitMergeInputChains1_0,
/*14164*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14167*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14170*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14173*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14176*/           OPC_EmitInteger, MVT::i1, 0, 
/*14179*/           OPC_EmitInteger, MVT::i1, 0, 
/*14182*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14185*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14188*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14205*/         /*SwitchType*/ 42, MVT::v4f32,// ->14249
/*14207*/           OPC_EmitMergeInputChains1_0,
/*14208*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14211*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14214*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14217*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14220*/           OPC_EmitInteger, MVT::i1, 0, 
/*14223*/           OPC_EmitInteger, MVT::i1, 0, 
/*14226*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14229*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14232*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 418:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14249*/         0, // EndSwitchType
/*14250*/       0, /*End of Scope*/
/*14251*/     /*Scope*/ 23|128,6/*791*/, /*->15044*/
/*14253*/       OPC_CheckChild1Integer, 18|128,3/*402*/, 
/*14256*/       OPC_RecordChild2, // #1 = $addr
/*14257*/       OPC_Scope, 27|128,1/*155*/, /*->14415*/ // 5 children in Scope
/*14260*/         OPC_CheckChild2Type, MVT::f32,
/*14262*/         OPC_RecordChild3, // #2 = $rsrc
/*14263*/         OPC_CheckChild3Type, MVT::v8i32,
/*14265*/         OPC_RecordChild4, // #3 = $sampler
/*14266*/         OPC_RecordChild5, // #4 = $dmask
/*14267*/         OPC_RecordChild6, // #5 = $unorm
/*14268*/         OPC_RecordChild7, // #6 = $glc
/*14269*/         OPC_MoveChild, 8,
/*14271*/         OPC_RecordNode, // #7 = $slc
/*14272*/         OPC_MoveParent,
/*14273*/         OPC_MoveChild, 9,
/*14275*/         OPC_RecordNode, // #8 = $lwe
/*14276*/         OPC_MoveParent,
/*14277*/         OPC_MoveChild, 10,
/*14279*/         OPC_RecordNode, // #9 = $da
/*14280*/         OPC_MoveParent,
/*14281*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14326
/*14284*/           OPC_EmitMergeInputChains1_0,
/*14285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14297*/           OPC_EmitInteger, MVT::i1, 0, 
/*14300*/           OPC_EmitInteger, MVT::i1, 0, 
/*14303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14326*/         /*SwitchType*/ 42, MVT::v2f32,// ->14370
/*14328*/           OPC_EmitMergeInputChains1_0,
/*14329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14341*/           OPC_EmitInteger, MVT::i1, 0, 
/*14344*/           OPC_EmitInteger, MVT::i1, 0, 
/*14347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14370*/         /*SwitchType*/ 42, MVT::v4f32,// ->14414
/*14372*/           OPC_EmitMergeInputChains1_0,
/*14373*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14376*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14379*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14382*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14385*/           OPC_EmitInteger, MVT::i1, 0, 
/*14388*/           OPC_EmitInteger, MVT::i1, 0, 
/*14391*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14394*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14397*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14414*/         0, // EndSwitchType
/*14415*/       /*Scope*/ 27|128,1/*155*/, /*->14572*/
/*14417*/         OPC_CheckChild2Type, MVT::v2f32,
/*14419*/         OPC_RecordChild3, // #2 = $rsrc
/*14420*/         OPC_CheckChild3Type, MVT::v8i32,
/*14422*/         OPC_RecordChild4, // #3 = $sampler
/*14423*/         OPC_RecordChild5, // #4 = $dmask
/*14424*/         OPC_RecordChild6, // #5 = $unorm
/*14425*/         OPC_RecordChild7, // #6 = $glc
/*14426*/         OPC_MoveChild, 8,
/*14428*/         OPC_RecordNode, // #7 = $slc
/*14429*/         OPC_MoveParent,
/*14430*/         OPC_MoveChild, 9,
/*14432*/         OPC_RecordNode, // #8 = $lwe
/*14433*/         OPC_MoveParent,
/*14434*/         OPC_MoveChild, 10,
/*14436*/         OPC_RecordNode, // #9 = $da
/*14437*/         OPC_MoveParent,
/*14438*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14483
/*14441*/           OPC_EmitMergeInputChains1_0,
/*14442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14454*/           OPC_EmitInteger, MVT::i1, 0, 
/*14457*/           OPC_EmitInteger, MVT::i1, 0, 
/*14460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14483*/         /*SwitchType*/ 42, MVT::v2f32,// ->14527
/*14485*/           OPC_EmitMergeInputChains1_0,
/*14486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14498*/           OPC_EmitInteger, MVT::i1, 0, 
/*14501*/           OPC_EmitInteger, MVT::i1, 0, 
/*14504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14527*/         /*SwitchType*/ 42, MVT::v4f32,// ->14571
/*14529*/           OPC_EmitMergeInputChains1_0,
/*14530*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14533*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14536*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14539*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14542*/           OPC_EmitInteger, MVT::i1, 0, 
/*14545*/           OPC_EmitInteger, MVT::i1, 0, 
/*14548*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14551*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14554*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14571*/         0, // EndSwitchType
/*14572*/       /*Scope*/ 27|128,1/*155*/, /*->14729*/
/*14574*/         OPC_CheckChild2Type, MVT::v4f32,
/*14576*/         OPC_RecordChild3, // #2 = $rsrc
/*14577*/         OPC_CheckChild3Type, MVT::v8i32,
/*14579*/         OPC_RecordChild4, // #3 = $sampler
/*14580*/         OPC_RecordChild5, // #4 = $dmask
/*14581*/         OPC_RecordChild6, // #5 = $unorm
/*14582*/         OPC_RecordChild7, // #6 = $glc
/*14583*/         OPC_MoveChild, 8,
/*14585*/         OPC_RecordNode, // #7 = $slc
/*14586*/         OPC_MoveParent,
/*14587*/         OPC_MoveChild, 9,
/*14589*/         OPC_RecordNode, // #8 = $lwe
/*14590*/         OPC_MoveParent,
/*14591*/         OPC_MoveChild, 10,
/*14593*/         OPC_RecordNode, // #9 = $da
/*14594*/         OPC_MoveParent,
/*14595*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14640
/*14598*/           OPC_EmitMergeInputChains1_0,
/*14599*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14602*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14605*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14608*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14611*/           OPC_EmitInteger, MVT::i1, 0, 
/*14614*/           OPC_EmitInteger, MVT::i1, 0, 
/*14617*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14620*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14623*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14640*/         /*SwitchType*/ 42, MVT::v2f32,// ->14684
/*14642*/           OPC_EmitMergeInputChains1_0,
/*14643*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14649*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14652*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14655*/           OPC_EmitInteger, MVT::i1, 0, 
/*14658*/           OPC_EmitInteger, MVT::i1, 0, 
/*14661*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14664*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14667*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14684*/         /*SwitchType*/ 42, MVT::v4f32,// ->14728
/*14686*/           OPC_EmitMergeInputChains1_0,
/*14687*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14690*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14693*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14696*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14699*/           OPC_EmitInteger, MVT::i1, 0, 
/*14702*/           OPC_EmitInteger, MVT::i1, 0, 
/*14705*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14708*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14711*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14728*/         0, // EndSwitchType
/*14729*/       /*Scope*/ 27|128,1/*155*/, /*->14886*/
/*14731*/         OPC_CheckChild2Type, MVT::v8f32,
/*14733*/         OPC_RecordChild3, // #2 = $rsrc
/*14734*/         OPC_CheckChild3Type, MVT::v8i32,
/*14736*/         OPC_RecordChild4, // #3 = $sampler
/*14737*/         OPC_RecordChild5, // #4 = $dmask
/*14738*/         OPC_RecordChild6, // #5 = $unorm
/*14739*/         OPC_RecordChild7, // #6 = $glc
/*14740*/         OPC_MoveChild, 8,
/*14742*/         OPC_RecordNode, // #7 = $slc
/*14743*/         OPC_MoveParent,
/*14744*/         OPC_MoveChild, 9,
/*14746*/         OPC_RecordNode, // #8 = $lwe
/*14747*/         OPC_MoveParent,
/*14748*/         OPC_MoveChild, 10,
/*14750*/         OPC_RecordNode, // #9 = $da
/*14751*/         OPC_MoveParent,
/*14752*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14797
/*14755*/           OPC_EmitMergeInputChains1_0,
/*14756*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14759*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14762*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14768*/           OPC_EmitInteger, MVT::i1, 0, 
/*14771*/           OPC_EmitInteger, MVT::i1, 0, 
/*14774*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14777*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14797*/         /*SwitchType*/ 42, MVT::v2f32,// ->14841
/*14799*/           OPC_EmitMergeInputChains1_0,
/*14800*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14803*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14812*/           OPC_EmitInteger, MVT::i1, 0, 
/*14815*/           OPC_EmitInteger, MVT::i1, 0, 
/*14818*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14821*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14841*/         /*SwitchType*/ 42, MVT::v4f32,// ->14885
/*14843*/           OPC_EmitMergeInputChains1_0,
/*14844*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14847*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14850*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14853*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14856*/           OPC_EmitInteger, MVT::i1, 0, 
/*14859*/           OPC_EmitInteger, MVT::i1, 0, 
/*14862*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14865*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14885*/         0, // EndSwitchType
/*14886*/       /*Scope*/ 27|128,1/*155*/, /*->15043*/
/*14888*/         OPC_CheckChild2Type, MVT::v16f32,
/*14890*/         OPC_RecordChild3, // #2 = $rsrc
/*14891*/         OPC_CheckChild3Type, MVT::v8i32,
/*14893*/         OPC_RecordChild4, // #3 = $sampler
/*14894*/         OPC_RecordChild5, // #4 = $dmask
/*14895*/         OPC_RecordChild6, // #5 = $unorm
/*14896*/         OPC_RecordChild7, // #6 = $glc
/*14897*/         OPC_MoveChild, 8,
/*14899*/         OPC_RecordNode, // #7 = $slc
/*14900*/         OPC_MoveParent,
/*14901*/         OPC_MoveChild, 9,
/*14903*/         OPC_RecordNode, // #8 = $lwe
/*14904*/         OPC_MoveParent,
/*14905*/         OPC_MoveChild, 10,
/*14907*/         OPC_RecordNode, // #9 = $da
/*14908*/         OPC_MoveParent,
/*14909*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->14954
/*14912*/           OPC_EmitMergeInputChains1_0,
/*14913*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14916*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14919*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14922*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14925*/           OPC_EmitInteger, MVT::i1, 0, 
/*14928*/           OPC_EmitInteger, MVT::i1, 0, 
/*14931*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14934*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14954*/         /*SwitchType*/ 42, MVT::v2f32,// ->14998
/*14956*/           OPC_EmitMergeInputChains1_0,
/*14957*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*14960*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*14963*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*14966*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*14969*/           OPC_EmitInteger, MVT::i1, 0, 
/*14972*/           OPC_EmitInteger, MVT::i1, 0, 
/*14975*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*14978*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*14981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*14998*/         /*SwitchType*/ 42, MVT::v4f32,// ->15042
/*15000*/           OPC_EmitMergeInputChains1_0,
/*15001*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15004*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15007*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15010*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15013*/           OPC_EmitInteger, MVT::i1, 0, 
/*15016*/           OPC_EmitInteger, MVT::i1, 0, 
/*15019*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15022*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15025*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 402:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15042*/         0, // EndSwitchType
/*15043*/       0, /*End of Scope*/
/*15044*/     /*Scope*/ 23|128,6/*791*/, /*->15837*/
/*15046*/       OPC_CheckChild1Integer, 23|128,3/*407*/, 
/*15049*/       OPC_RecordChild2, // #1 = $addr
/*15050*/       OPC_Scope, 27|128,1/*155*/, /*->15208*/ // 5 children in Scope
/*15053*/         OPC_CheckChild2Type, MVT::f32,
/*15055*/         OPC_RecordChild3, // #2 = $rsrc
/*15056*/         OPC_CheckChild3Type, MVT::v8i32,
/*15058*/         OPC_RecordChild4, // #3 = $sampler
/*15059*/         OPC_RecordChild5, // #4 = $dmask
/*15060*/         OPC_RecordChild6, // #5 = $unorm
/*15061*/         OPC_RecordChild7, // #6 = $glc
/*15062*/         OPC_MoveChild, 8,
/*15064*/         OPC_RecordNode, // #7 = $slc
/*15065*/         OPC_MoveParent,
/*15066*/         OPC_MoveChild, 9,
/*15068*/         OPC_RecordNode, // #8 = $lwe
/*15069*/         OPC_MoveParent,
/*15070*/         OPC_MoveChild, 10,
/*15072*/         OPC_RecordNode, // #9 = $da
/*15073*/         OPC_MoveParent,
/*15074*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15119
/*15077*/           OPC_EmitMergeInputChains1_0,
/*15078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15090*/           OPC_EmitInteger, MVT::i1, 0, 
/*15093*/           OPC_EmitInteger, MVT::i1, 0, 
/*15096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15119*/         /*SwitchType*/ 42, MVT::v2f32,// ->15163
/*15121*/           OPC_EmitMergeInputChains1_0,
/*15122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15134*/           OPC_EmitInteger, MVT::i1, 0, 
/*15137*/           OPC_EmitInteger, MVT::i1, 0, 
/*15140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15163*/         /*SwitchType*/ 42, MVT::v4f32,// ->15207
/*15165*/           OPC_EmitMergeInputChains1_0,
/*15166*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15169*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15172*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15175*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15178*/           OPC_EmitInteger, MVT::i1, 0, 
/*15181*/           OPC_EmitInteger, MVT::i1, 0, 
/*15184*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15187*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15190*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15207*/         0, // EndSwitchType
/*15208*/       /*Scope*/ 27|128,1/*155*/, /*->15365*/
/*15210*/         OPC_CheckChild2Type, MVT::v2f32,
/*15212*/         OPC_RecordChild3, // #2 = $rsrc
/*15213*/         OPC_CheckChild3Type, MVT::v8i32,
/*15215*/         OPC_RecordChild4, // #3 = $sampler
/*15216*/         OPC_RecordChild5, // #4 = $dmask
/*15217*/         OPC_RecordChild6, // #5 = $unorm
/*15218*/         OPC_RecordChild7, // #6 = $glc
/*15219*/         OPC_MoveChild, 8,
/*15221*/         OPC_RecordNode, // #7 = $slc
/*15222*/         OPC_MoveParent,
/*15223*/         OPC_MoveChild, 9,
/*15225*/         OPC_RecordNode, // #8 = $lwe
/*15226*/         OPC_MoveParent,
/*15227*/         OPC_MoveChild, 10,
/*15229*/         OPC_RecordNode, // #9 = $da
/*15230*/         OPC_MoveParent,
/*15231*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15276
/*15234*/           OPC_EmitMergeInputChains1_0,
/*15235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15247*/           OPC_EmitInteger, MVT::i1, 0, 
/*15250*/           OPC_EmitInteger, MVT::i1, 0, 
/*15253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15276*/         /*SwitchType*/ 42, MVT::v2f32,// ->15320
/*15278*/           OPC_EmitMergeInputChains1_0,
/*15279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15291*/           OPC_EmitInteger, MVT::i1, 0, 
/*15294*/           OPC_EmitInteger, MVT::i1, 0, 
/*15297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15320*/         /*SwitchType*/ 42, MVT::v4f32,// ->15364
/*15322*/           OPC_EmitMergeInputChains1_0,
/*15323*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15326*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15329*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15332*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15335*/           OPC_EmitInteger, MVT::i1, 0, 
/*15338*/           OPC_EmitInteger, MVT::i1, 0, 
/*15341*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15344*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15347*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15364*/         0, // EndSwitchType
/*15365*/       /*Scope*/ 27|128,1/*155*/, /*->15522*/
/*15367*/         OPC_CheckChild2Type, MVT::v4f32,
/*15369*/         OPC_RecordChild3, // #2 = $rsrc
/*15370*/         OPC_CheckChild3Type, MVT::v8i32,
/*15372*/         OPC_RecordChild4, // #3 = $sampler
/*15373*/         OPC_RecordChild5, // #4 = $dmask
/*15374*/         OPC_RecordChild6, // #5 = $unorm
/*15375*/         OPC_RecordChild7, // #6 = $glc
/*15376*/         OPC_MoveChild, 8,
/*15378*/         OPC_RecordNode, // #7 = $slc
/*15379*/         OPC_MoveParent,
/*15380*/         OPC_MoveChild, 9,
/*15382*/         OPC_RecordNode, // #8 = $lwe
/*15383*/         OPC_MoveParent,
/*15384*/         OPC_MoveChild, 10,
/*15386*/         OPC_RecordNode, // #9 = $da
/*15387*/         OPC_MoveParent,
/*15388*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15433
/*15391*/           OPC_EmitMergeInputChains1_0,
/*15392*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15395*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15404*/           OPC_EmitInteger, MVT::i1, 0, 
/*15407*/           OPC_EmitInteger, MVT::i1, 0, 
/*15410*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15413*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15416*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15433*/         /*SwitchType*/ 42, MVT::v2f32,// ->15477
/*15435*/           OPC_EmitMergeInputChains1_0,
/*15436*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15439*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15442*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15445*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15448*/           OPC_EmitInteger, MVT::i1, 0, 
/*15451*/           OPC_EmitInteger, MVT::i1, 0, 
/*15454*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15457*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15460*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15477*/         /*SwitchType*/ 42, MVT::v4f32,// ->15521
/*15479*/           OPC_EmitMergeInputChains1_0,
/*15480*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15483*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15486*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15489*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15492*/           OPC_EmitInteger, MVT::i1, 0, 
/*15495*/           OPC_EmitInteger, MVT::i1, 0, 
/*15498*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15501*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15504*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15521*/         0, // EndSwitchType
/*15522*/       /*Scope*/ 27|128,1/*155*/, /*->15679*/
/*15524*/         OPC_CheckChild2Type, MVT::v8f32,
/*15526*/         OPC_RecordChild3, // #2 = $rsrc
/*15527*/         OPC_CheckChild3Type, MVT::v8i32,
/*15529*/         OPC_RecordChild4, // #3 = $sampler
/*15530*/         OPC_RecordChild5, // #4 = $dmask
/*15531*/         OPC_RecordChild6, // #5 = $unorm
/*15532*/         OPC_RecordChild7, // #6 = $glc
/*15533*/         OPC_MoveChild, 8,
/*15535*/         OPC_RecordNode, // #7 = $slc
/*15536*/         OPC_MoveParent,
/*15537*/         OPC_MoveChild, 9,
/*15539*/         OPC_RecordNode, // #8 = $lwe
/*15540*/         OPC_MoveParent,
/*15541*/         OPC_MoveChild, 10,
/*15543*/         OPC_RecordNode, // #9 = $da
/*15544*/         OPC_MoveParent,
/*15545*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15590
/*15548*/           OPC_EmitMergeInputChains1_0,
/*15549*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15552*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15555*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15558*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15561*/           OPC_EmitInteger, MVT::i1, 0, 
/*15564*/           OPC_EmitInteger, MVT::i1, 0, 
/*15567*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15570*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15573*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15590*/         /*SwitchType*/ 42, MVT::v2f32,// ->15634
/*15592*/           OPC_EmitMergeInputChains1_0,
/*15593*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15596*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15599*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15602*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15605*/           OPC_EmitInteger, MVT::i1, 0, 
/*15608*/           OPC_EmitInteger, MVT::i1, 0, 
/*15611*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15614*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15634*/         /*SwitchType*/ 42, MVT::v4f32,// ->15678
/*15636*/           OPC_EmitMergeInputChains1_0,
/*15637*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15640*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15643*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15646*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15649*/           OPC_EmitInteger, MVT::i1, 0, 
/*15652*/           OPC_EmitInteger, MVT::i1, 0, 
/*15655*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15658*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15678*/         0, // EndSwitchType
/*15679*/       /*Scope*/ 27|128,1/*155*/, /*->15836*/
/*15681*/         OPC_CheckChild2Type, MVT::v16f32,
/*15683*/         OPC_RecordChild3, // #2 = $rsrc
/*15684*/         OPC_CheckChild3Type, MVT::v8i32,
/*15686*/         OPC_RecordChild4, // #3 = $sampler
/*15687*/         OPC_RecordChild5, // #4 = $dmask
/*15688*/         OPC_RecordChild6, // #5 = $unorm
/*15689*/         OPC_RecordChild7, // #6 = $glc
/*15690*/         OPC_MoveChild, 8,
/*15692*/         OPC_RecordNode, // #7 = $slc
/*15693*/         OPC_MoveParent,
/*15694*/         OPC_MoveChild, 9,
/*15696*/         OPC_RecordNode, // #8 = $lwe
/*15697*/         OPC_MoveParent,
/*15698*/         OPC_MoveChild, 10,
/*15700*/         OPC_RecordNode, // #9 = $da
/*15701*/         OPC_MoveParent,
/*15702*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15747
/*15705*/           OPC_EmitMergeInputChains1_0,
/*15706*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15709*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15712*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15715*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15718*/           OPC_EmitInteger, MVT::i1, 0, 
/*15721*/           OPC_EmitInteger, MVT::i1, 0, 
/*15724*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15727*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15730*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 407:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15747*/         /*SwitchType*/ 42, MVT::v2f32,// ->15791
/*15749*/           OPC_EmitMergeInputChains1_0,
/*15750*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15753*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15756*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15759*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15762*/           OPC_EmitInteger, MVT::i1, 0, 
/*15765*/           OPC_EmitInteger, MVT::i1, 0, 
/*15768*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15771*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 407:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15791*/         /*SwitchType*/ 42, MVT::v4f32,// ->15835
/*15793*/           OPC_EmitMergeInputChains1_0,
/*15794*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15797*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15800*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15803*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15806*/           OPC_EmitInteger, MVT::i1, 0, 
/*15809*/           OPC_EmitInteger, MVT::i1, 0, 
/*15812*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15815*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15818*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 407:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15835*/         0, // EndSwitchType
/*15836*/       0, /*End of Scope*/
/*15837*/     /*Scope*/ 23|128,6/*791*/, /*->16630*/
/*15839*/       OPC_CheckChild1Integer, 25|128,3/*409*/, 
/*15842*/       OPC_RecordChild2, // #1 = $addr
/*15843*/       OPC_Scope, 27|128,1/*155*/, /*->16001*/ // 5 children in Scope
/*15846*/         OPC_CheckChild2Type, MVT::f32,
/*15848*/         OPC_RecordChild3, // #2 = $rsrc
/*15849*/         OPC_CheckChild3Type, MVT::v8i32,
/*15851*/         OPC_RecordChild4, // #3 = $sampler
/*15852*/         OPC_RecordChild5, // #4 = $dmask
/*15853*/         OPC_RecordChild6, // #5 = $unorm
/*15854*/         OPC_RecordChild7, // #6 = $glc
/*15855*/         OPC_MoveChild, 8,
/*15857*/         OPC_RecordNode, // #7 = $slc
/*15858*/         OPC_MoveParent,
/*15859*/         OPC_MoveChild, 9,
/*15861*/         OPC_RecordNode, // #8 = $lwe
/*15862*/         OPC_MoveParent,
/*15863*/         OPC_MoveChild, 10,
/*15865*/         OPC_RecordNode, // #9 = $da
/*15866*/         OPC_MoveParent,
/*15867*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->15912
/*15870*/           OPC_EmitMergeInputChains1_0,
/*15871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15883*/           OPC_EmitInteger, MVT::i1, 0, 
/*15886*/           OPC_EmitInteger, MVT::i1, 0, 
/*15889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15912*/         /*SwitchType*/ 42, MVT::v2f32,// ->15956
/*15914*/           OPC_EmitMergeInputChains1_0,
/*15915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15927*/           OPC_EmitInteger, MVT::i1, 0, 
/*15930*/           OPC_EmitInteger, MVT::i1, 0, 
/*15933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*15956*/         /*SwitchType*/ 42, MVT::v4f32,// ->16000
/*15958*/           OPC_EmitMergeInputChains1_0,
/*15959*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*15962*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*15965*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*15968*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*15971*/           OPC_EmitInteger, MVT::i1, 0, 
/*15974*/           OPC_EmitInteger, MVT::i1, 0, 
/*15977*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*15980*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*15983*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16000*/         0, // EndSwitchType
/*16001*/       /*Scope*/ 27|128,1/*155*/, /*->16158*/
/*16003*/         OPC_CheckChild2Type, MVT::v2f32,
/*16005*/         OPC_RecordChild3, // #2 = $rsrc
/*16006*/         OPC_CheckChild3Type, MVT::v8i32,
/*16008*/         OPC_RecordChild4, // #3 = $sampler
/*16009*/         OPC_RecordChild5, // #4 = $dmask
/*16010*/         OPC_RecordChild6, // #5 = $unorm
/*16011*/         OPC_RecordChild7, // #6 = $glc
/*16012*/         OPC_MoveChild, 8,
/*16014*/         OPC_RecordNode, // #7 = $slc
/*16015*/         OPC_MoveParent,
/*16016*/         OPC_MoveChild, 9,
/*16018*/         OPC_RecordNode, // #8 = $lwe
/*16019*/         OPC_MoveParent,
/*16020*/         OPC_MoveChild, 10,
/*16022*/         OPC_RecordNode, // #9 = $da
/*16023*/         OPC_MoveParent,
/*16024*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16069
/*16027*/           OPC_EmitMergeInputChains1_0,
/*16028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16040*/           OPC_EmitInteger, MVT::i1, 0, 
/*16043*/           OPC_EmitInteger, MVT::i1, 0, 
/*16046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16069*/         /*SwitchType*/ 42, MVT::v2f32,// ->16113
/*16071*/           OPC_EmitMergeInputChains1_0,
/*16072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16084*/           OPC_EmitInteger, MVT::i1, 0, 
/*16087*/           OPC_EmitInteger, MVT::i1, 0, 
/*16090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16113*/         /*SwitchType*/ 42, MVT::v4f32,// ->16157
/*16115*/           OPC_EmitMergeInputChains1_0,
/*16116*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16119*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16122*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16125*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16128*/           OPC_EmitInteger, MVT::i1, 0, 
/*16131*/           OPC_EmitInteger, MVT::i1, 0, 
/*16134*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16137*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16140*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16157*/         0, // EndSwitchType
/*16158*/       /*Scope*/ 27|128,1/*155*/, /*->16315*/
/*16160*/         OPC_CheckChild2Type, MVT::v4f32,
/*16162*/         OPC_RecordChild3, // #2 = $rsrc
/*16163*/         OPC_CheckChild3Type, MVT::v8i32,
/*16165*/         OPC_RecordChild4, // #3 = $sampler
/*16166*/         OPC_RecordChild5, // #4 = $dmask
/*16167*/         OPC_RecordChild6, // #5 = $unorm
/*16168*/         OPC_RecordChild7, // #6 = $glc
/*16169*/         OPC_MoveChild, 8,
/*16171*/         OPC_RecordNode, // #7 = $slc
/*16172*/         OPC_MoveParent,
/*16173*/         OPC_MoveChild, 9,
/*16175*/         OPC_RecordNode, // #8 = $lwe
/*16176*/         OPC_MoveParent,
/*16177*/         OPC_MoveChild, 10,
/*16179*/         OPC_RecordNode, // #9 = $da
/*16180*/         OPC_MoveParent,
/*16181*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16226
/*16184*/           OPC_EmitMergeInputChains1_0,
/*16185*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16188*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16191*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16194*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16197*/           OPC_EmitInteger, MVT::i1, 0, 
/*16200*/           OPC_EmitInteger, MVT::i1, 0, 
/*16203*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16206*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16209*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16226*/         /*SwitchType*/ 42, MVT::v2f32,// ->16270
/*16228*/           OPC_EmitMergeInputChains1_0,
/*16229*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16232*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16235*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16238*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16241*/           OPC_EmitInteger, MVT::i1, 0, 
/*16244*/           OPC_EmitInteger, MVT::i1, 0, 
/*16247*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16250*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16270*/         /*SwitchType*/ 42, MVT::v4f32,// ->16314
/*16272*/           OPC_EmitMergeInputChains1_0,
/*16273*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16276*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16279*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16282*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16285*/           OPC_EmitInteger, MVT::i1, 0, 
/*16288*/           OPC_EmitInteger, MVT::i1, 0, 
/*16291*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16294*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16297*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16314*/         0, // EndSwitchType
/*16315*/       /*Scope*/ 27|128,1/*155*/, /*->16472*/
/*16317*/         OPC_CheckChild2Type, MVT::v8f32,
/*16319*/         OPC_RecordChild3, // #2 = $rsrc
/*16320*/         OPC_CheckChild3Type, MVT::v8i32,
/*16322*/         OPC_RecordChild4, // #3 = $sampler
/*16323*/         OPC_RecordChild5, // #4 = $dmask
/*16324*/         OPC_RecordChild6, // #5 = $unorm
/*16325*/         OPC_RecordChild7, // #6 = $glc
/*16326*/         OPC_MoveChild, 8,
/*16328*/         OPC_RecordNode, // #7 = $slc
/*16329*/         OPC_MoveParent,
/*16330*/         OPC_MoveChild, 9,
/*16332*/         OPC_RecordNode, // #8 = $lwe
/*16333*/         OPC_MoveParent,
/*16334*/         OPC_MoveChild, 10,
/*16336*/         OPC_RecordNode, // #9 = $da
/*16337*/         OPC_MoveParent,
/*16338*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16383
/*16341*/           OPC_EmitMergeInputChains1_0,
/*16342*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16351*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16354*/           OPC_EmitInteger, MVT::i1, 0, 
/*16357*/           OPC_EmitInteger, MVT::i1, 0, 
/*16360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16363*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16383*/         /*SwitchType*/ 42, MVT::v2f32,// ->16427
/*16385*/           OPC_EmitMergeInputChains1_0,
/*16386*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16392*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16395*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16398*/           OPC_EmitInteger, MVT::i1, 0, 
/*16401*/           OPC_EmitInteger, MVT::i1, 0, 
/*16404*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16407*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16427*/         /*SwitchType*/ 42, MVT::v4f32,// ->16471
/*16429*/           OPC_EmitMergeInputChains1_0,
/*16430*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16433*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16436*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16439*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16442*/           OPC_EmitInteger, MVT::i1, 0, 
/*16445*/           OPC_EmitInteger, MVT::i1, 0, 
/*16448*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16451*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16454*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16471*/         0, // EndSwitchType
/*16472*/       /*Scope*/ 27|128,1/*155*/, /*->16629*/
/*16474*/         OPC_CheckChild2Type, MVT::v16f32,
/*16476*/         OPC_RecordChild3, // #2 = $rsrc
/*16477*/         OPC_CheckChild3Type, MVT::v8i32,
/*16479*/         OPC_RecordChild4, // #3 = $sampler
/*16480*/         OPC_RecordChild5, // #4 = $dmask
/*16481*/         OPC_RecordChild6, // #5 = $unorm
/*16482*/         OPC_RecordChild7, // #6 = $glc
/*16483*/         OPC_MoveChild, 8,
/*16485*/         OPC_RecordNode, // #7 = $slc
/*16486*/         OPC_MoveParent,
/*16487*/         OPC_MoveChild, 9,
/*16489*/         OPC_RecordNode, // #8 = $lwe
/*16490*/         OPC_MoveParent,
/*16491*/         OPC_MoveChild, 10,
/*16493*/         OPC_RecordNode, // #9 = $da
/*16494*/         OPC_MoveParent,
/*16495*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16540
/*16498*/           OPC_EmitMergeInputChains1_0,
/*16499*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16502*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16505*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16508*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16511*/           OPC_EmitInteger, MVT::i1, 0, 
/*16514*/           OPC_EmitInteger, MVT::i1, 0, 
/*16517*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16520*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16540*/         /*SwitchType*/ 42, MVT::v2f32,// ->16584
/*16542*/           OPC_EmitMergeInputChains1_0,
/*16543*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16546*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16549*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16552*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16555*/           OPC_EmitInteger, MVT::i1, 0, 
/*16558*/           OPC_EmitInteger, MVT::i1, 0, 
/*16561*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16564*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16584*/         /*SwitchType*/ 42, MVT::v4f32,// ->16628
/*16586*/           OPC_EmitMergeInputChains1_0,
/*16587*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16590*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16593*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16596*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16599*/           OPC_EmitInteger, MVT::i1, 0, 
/*16602*/           OPC_EmitInteger, MVT::i1, 0, 
/*16605*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16608*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16611*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 409:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16628*/         0, // EndSwitchType
/*16629*/       0, /*End of Scope*/
/*16630*/     /*Scope*/ 23|128,6/*791*/, /*->17423*/
/*16632*/       OPC_CheckChild1Integer, 19|128,3/*403*/, 
/*16635*/       OPC_RecordChild2, // #1 = $addr
/*16636*/       OPC_Scope, 27|128,1/*155*/, /*->16794*/ // 5 children in Scope
/*16639*/         OPC_CheckChild2Type, MVT::f32,
/*16641*/         OPC_RecordChild3, // #2 = $rsrc
/*16642*/         OPC_CheckChild3Type, MVT::v8i32,
/*16644*/         OPC_RecordChild4, // #3 = $sampler
/*16645*/         OPC_RecordChild5, // #4 = $dmask
/*16646*/         OPC_RecordChild6, // #5 = $unorm
/*16647*/         OPC_RecordChild7, // #6 = $glc
/*16648*/         OPC_MoveChild, 8,
/*16650*/         OPC_RecordNode, // #7 = $slc
/*16651*/         OPC_MoveParent,
/*16652*/         OPC_MoveChild, 9,
/*16654*/         OPC_RecordNode, // #8 = $lwe
/*16655*/         OPC_MoveParent,
/*16656*/         OPC_MoveChild, 10,
/*16658*/         OPC_RecordNode, // #9 = $da
/*16659*/         OPC_MoveParent,
/*16660*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16705
/*16663*/           OPC_EmitMergeInputChains1_0,
/*16664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16676*/           OPC_EmitInteger, MVT::i1, 0, 
/*16679*/           OPC_EmitInteger, MVT::i1, 0, 
/*16682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16705*/         /*SwitchType*/ 42, MVT::v2f32,// ->16749
/*16707*/           OPC_EmitMergeInputChains1_0,
/*16708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16720*/           OPC_EmitInteger, MVT::i1, 0, 
/*16723*/           OPC_EmitInteger, MVT::i1, 0, 
/*16726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16749*/         /*SwitchType*/ 42, MVT::v4f32,// ->16793
/*16751*/           OPC_EmitMergeInputChains1_0,
/*16752*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16755*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16758*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16761*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16764*/           OPC_EmitInteger, MVT::i1, 0, 
/*16767*/           OPC_EmitInteger, MVT::i1, 0, 
/*16770*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16773*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16776*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16793*/         0, // EndSwitchType
/*16794*/       /*Scope*/ 27|128,1/*155*/, /*->16951*/
/*16796*/         OPC_CheckChild2Type, MVT::v2f32,
/*16798*/         OPC_RecordChild3, // #2 = $rsrc
/*16799*/         OPC_CheckChild3Type, MVT::v8i32,
/*16801*/         OPC_RecordChild4, // #3 = $sampler
/*16802*/         OPC_RecordChild5, // #4 = $dmask
/*16803*/         OPC_RecordChild6, // #5 = $unorm
/*16804*/         OPC_RecordChild7, // #6 = $glc
/*16805*/         OPC_MoveChild, 8,
/*16807*/         OPC_RecordNode, // #7 = $slc
/*16808*/         OPC_MoveParent,
/*16809*/         OPC_MoveChild, 9,
/*16811*/         OPC_RecordNode, // #8 = $lwe
/*16812*/         OPC_MoveParent,
/*16813*/         OPC_MoveChild, 10,
/*16815*/         OPC_RecordNode, // #9 = $da
/*16816*/         OPC_MoveParent,
/*16817*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->16862
/*16820*/           OPC_EmitMergeInputChains1_0,
/*16821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16833*/           OPC_EmitInteger, MVT::i1, 0, 
/*16836*/           OPC_EmitInteger, MVT::i1, 0, 
/*16839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16862*/         /*SwitchType*/ 42, MVT::v2f32,// ->16906
/*16864*/           OPC_EmitMergeInputChains1_0,
/*16865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16877*/           OPC_EmitInteger, MVT::i1, 0, 
/*16880*/           OPC_EmitInteger, MVT::i1, 0, 
/*16883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16906*/         /*SwitchType*/ 42, MVT::v4f32,// ->16950
/*16908*/           OPC_EmitMergeInputChains1_0,
/*16909*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16912*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16915*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16918*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16921*/           OPC_EmitInteger, MVT::i1, 0, 
/*16924*/           OPC_EmitInteger, MVT::i1, 0, 
/*16927*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16930*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*16933*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*16950*/         0, // EndSwitchType
/*16951*/       /*Scope*/ 27|128,1/*155*/, /*->17108*/
/*16953*/         OPC_CheckChild2Type, MVT::v4f32,
/*16955*/         OPC_RecordChild3, // #2 = $rsrc
/*16956*/         OPC_CheckChild3Type, MVT::v8i32,
/*16958*/         OPC_RecordChild4, // #3 = $sampler
/*16959*/         OPC_RecordChild5, // #4 = $dmask
/*16960*/         OPC_RecordChild6, // #5 = $unorm
/*16961*/         OPC_RecordChild7, // #6 = $glc
/*16962*/         OPC_MoveChild, 8,
/*16964*/         OPC_RecordNode, // #7 = $slc
/*16965*/         OPC_MoveParent,
/*16966*/         OPC_MoveChild, 9,
/*16968*/         OPC_RecordNode, // #8 = $lwe
/*16969*/         OPC_MoveParent,
/*16970*/         OPC_MoveChild, 10,
/*16972*/         OPC_RecordNode, // #9 = $da
/*16973*/         OPC_MoveParent,
/*16974*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17019
/*16977*/           OPC_EmitMergeInputChains1_0,
/*16978*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*16981*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*16984*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*16987*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*16990*/           OPC_EmitInteger, MVT::i1, 0, 
/*16993*/           OPC_EmitInteger, MVT::i1, 0, 
/*16996*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*16999*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17002*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17019*/         /*SwitchType*/ 42, MVT::v2f32,// ->17063
/*17021*/           OPC_EmitMergeInputChains1_0,
/*17022*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17025*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17028*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17031*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17034*/           OPC_EmitInteger, MVT::i1, 0, 
/*17037*/           OPC_EmitInteger, MVT::i1, 0, 
/*17040*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17043*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17046*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17063*/         /*SwitchType*/ 42, MVT::v4f32,// ->17107
/*17065*/           OPC_EmitMergeInputChains1_0,
/*17066*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17069*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17072*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17075*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17078*/           OPC_EmitInteger, MVT::i1, 0, 
/*17081*/           OPC_EmitInteger, MVT::i1, 0, 
/*17084*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17087*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17090*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17107*/         0, // EndSwitchType
/*17108*/       /*Scope*/ 27|128,1/*155*/, /*->17265*/
/*17110*/         OPC_CheckChild2Type, MVT::v8f32,
/*17112*/         OPC_RecordChild3, // #2 = $rsrc
/*17113*/         OPC_CheckChild3Type, MVT::v8i32,
/*17115*/         OPC_RecordChild4, // #3 = $sampler
/*17116*/         OPC_RecordChild5, // #4 = $dmask
/*17117*/         OPC_RecordChild6, // #5 = $unorm
/*17118*/         OPC_RecordChild7, // #6 = $glc
/*17119*/         OPC_MoveChild, 8,
/*17121*/         OPC_RecordNode, // #7 = $slc
/*17122*/         OPC_MoveParent,
/*17123*/         OPC_MoveChild, 9,
/*17125*/         OPC_RecordNode, // #8 = $lwe
/*17126*/         OPC_MoveParent,
/*17127*/         OPC_MoveChild, 10,
/*17129*/         OPC_RecordNode, // #9 = $da
/*17130*/         OPC_MoveParent,
/*17131*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17176
/*17134*/           OPC_EmitMergeInputChains1_0,
/*17135*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17138*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17141*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17144*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17147*/           OPC_EmitInteger, MVT::i1, 0, 
/*17150*/           OPC_EmitInteger, MVT::i1, 0, 
/*17153*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17156*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17176*/         /*SwitchType*/ 42, MVT::v2f32,// ->17220
/*17178*/           OPC_EmitMergeInputChains1_0,
/*17179*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17182*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17185*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17188*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17191*/           OPC_EmitInteger, MVT::i1, 0, 
/*17194*/           OPC_EmitInteger, MVT::i1, 0, 
/*17197*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17200*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17203*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17220*/         /*SwitchType*/ 42, MVT::v4f32,// ->17264
/*17222*/           OPC_EmitMergeInputChains1_0,
/*17223*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17226*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17229*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17232*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17235*/           OPC_EmitInteger, MVT::i1, 0, 
/*17238*/           OPC_EmitInteger, MVT::i1, 0, 
/*17241*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17244*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17247*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17264*/         0, // EndSwitchType
/*17265*/       /*Scope*/ 27|128,1/*155*/, /*->17422*/
/*17267*/         OPC_CheckChild2Type, MVT::v16f32,
/*17269*/         OPC_RecordChild3, // #2 = $rsrc
/*17270*/         OPC_CheckChild3Type, MVT::v8i32,
/*17272*/         OPC_RecordChild4, // #3 = $sampler
/*17273*/         OPC_RecordChild5, // #4 = $dmask
/*17274*/         OPC_RecordChild6, // #5 = $unorm
/*17275*/         OPC_RecordChild7, // #6 = $glc
/*17276*/         OPC_MoveChild, 8,
/*17278*/         OPC_RecordNode, // #7 = $slc
/*17279*/         OPC_MoveParent,
/*17280*/         OPC_MoveChild, 9,
/*17282*/         OPC_RecordNode, // #8 = $lwe
/*17283*/         OPC_MoveParent,
/*17284*/         OPC_MoveChild, 10,
/*17286*/         OPC_RecordNode, // #9 = $da
/*17287*/         OPC_MoveParent,
/*17288*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17333
/*17291*/           OPC_EmitMergeInputChains1_0,
/*17292*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17295*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17298*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17301*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17304*/           OPC_EmitInteger, MVT::i1, 0, 
/*17307*/           OPC_EmitInteger, MVT::i1, 0, 
/*17310*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17313*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17316*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17333*/         /*SwitchType*/ 42, MVT::v2f32,// ->17377
/*17335*/           OPC_EmitMergeInputChains1_0,
/*17336*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17339*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17342*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17345*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17348*/           OPC_EmitInteger, MVT::i1, 0, 
/*17351*/           OPC_EmitInteger, MVT::i1, 0, 
/*17354*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17357*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17360*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17377*/         /*SwitchType*/ 42, MVT::v4f32,// ->17421
/*17379*/           OPC_EmitMergeInputChains1_0,
/*17380*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17383*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17386*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17389*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17392*/           OPC_EmitInteger, MVT::i1, 0, 
/*17395*/           OPC_EmitInteger, MVT::i1, 0, 
/*17398*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17401*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17404*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 403:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17421*/         0, // EndSwitchType
/*17422*/       0, /*End of Scope*/
/*17423*/     /*Scope*/ 23|128,6/*791*/, /*->18216*/
/*17425*/       OPC_CheckChild1Integer, 20|128,3/*404*/, 
/*17428*/       OPC_RecordChild2, // #1 = $addr
/*17429*/       OPC_Scope, 27|128,1/*155*/, /*->17587*/ // 5 children in Scope
/*17432*/         OPC_CheckChild2Type, MVT::f32,
/*17434*/         OPC_RecordChild3, // #2 = $rsrc
/*17435*/         OPC_CheckChild3Type, MVT::v8i32,
/*17437*/         OPC_RecordChild4, // #3 = $sampler
/*17438*/         OPC_RecordChild5, // #4 = $dmask
/*17439*/         OPC_RecordChild6, // #5 = $unorm
/*17440*/         OPC_RecordChild7, // #6 = $glc
/*17441*/         OPC_MoveChild, 8,
/*17443*/         OPC_RecordNode, // #7 = $slc
/*17444*/         OPC_MoveParent,
/*17445*/         OPC_MoveChild, 9,
/*17447*/         OPC_RecordNode, // #8 = $lwe
/*17448*/         OPC_MoveParent,
/*17449*/         OPC_MoveChild, 10,
/*17451*/         OPC_RecordNode, // #9 = $da
/*17452*/         OPC_MoveParent,
/*17453*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17498
/*17456*/           OPC_EmitMergeInputChains1_0,
/*17457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17469*/           OPC_EmitInteger, MVT::i1, 0, 
/*17472*/           OPC_EmitInteger, MVT::i1, 0, 
/*17475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17498*/         /*SwitchType*/ 42, MVT::v2f32,// ->17542
/*17500*/           OPC_EmitMergeInputChains1_0,
/*17501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17513*/           OPC_EmitInteger, MVT::i1, 0, 
/*17516*/           OPC_EmitInteger, MVT::i1, 0, 
/*17519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17542*/         /*SwitchType*/ 42, MVT::v4f32,// ->17586
/*17544*/           OPC_EmitMergeInputChains1_0,
/*17545*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17548*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17551*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17554*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17557*/           OPC_EmitInteger, MVT::i1, 0, 
/*17560*/           OPC_EmitInteger, MVT::i1, 0, 
/*17563*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17566*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17569*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17586*/         0, // EndSwitchType
/*17587*/       /*Scope*/ 27|128,1/*155*/, /*->17744*/
/*17589*/         OPC_CheckChild2Type, MVT::v2f32,
/*17591*/         OPC_RecordChild3, // #2 = $rsrc
/*17592*/         OPC_CheckChild3Type, MVT::v8i32,
/*17594*/         OPC_RecordChild4, // #3 = $sampler
/*17595*/         OPC_RecordChild5, // #4 = $dmask
/*17596*/         OPC_RecordChild6, // #5 = $unorm
/*17597*/         OPC_RecordChild7, // #6 = $glc
/*17598*/         OPC_MoveChild, 8,
/*17600*/         OPC_RecordNode, // #7 = $slc
/*17601*/         OPC_MoveParent,
/*17602*/         OPC_MoveChild, 9,
/*17604*/         OPC_RecordNode, // #8 = $lwe
/*17605*/         OPC_MoveParent,
/*17606*/         OPC_MoveChild, 10,
/*17608*/         OPC_RecordNode, // #9 = $da
/*17609*/         OPC_MoveParent,
/*17610*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17655
/*17613*/           OPC_EmitMergeInputChains1_0,
/*17614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17626*/           OPC_EmitInteger, MVT::i1, 0, 
/*17629*/           OPC_EmitInteger, MVT::i1, 0, 
/*17632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17655*/         /*SwitchType*/ 42, MVT::v2f32,// ->17699
/*17657*/           OPC_EmitMergeInputChains1_0,
/*17658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17670*/           OPC_EmitInteger, MVT::i1, 0, 
/*17673*/           OPC_EmitInteger, MVT::i1, 0, 
/*17676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17699*/         /*SwitchType*/ 42, MVT::v4f32,// ->17743
/*17701*/           OPC_EmitMergeInputChains1_0,
/*17702*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17705*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17708*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17711*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17714*/           OPC_EmitInteger, MVT::i1, 0, 
/*17717*/           OPC_EmitInteger, MVT::i1, 0, 
/*17720*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17723*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17726*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17743*/         0, // EndSwitchType
/*17744*/       /*Scope*/ 27|128,1/*155*/, /*->17901*/
/*17746*/         OPC_CheckChild2Type, MVT::v4f32,
/*17748*/         OPC_RecordChild3, // #2 = $rsrc
/*17749*/         OPC_CheckChild3Type, MVT::v8i32,
/*17751*/         OPC_RecordChild4, // #3 = $sampler
/*17752*/         OPC_RecordChild5, // #4 = $dmask
/*17753*/         OPC_RecordChild6, // #5 = $unorm
/*17754*/         OPC_RecordChild7, // #6 = $glc
/*17755*/         OPC_MoveChild, 8,
/*17757*/         OPC_RecordNode, // #7 = $slc
/*17758*/         OPC_MoveParent,
/*17759*/         OPC_MoveChild, 9,
/*17761*/         OPC_RecordNode, // #8 = $lwe
/*17762*/         OPC_MoveParent,
/*17763*/         OPC_MoveChild, 10,
/*17765*/         OPC_RecordNode, // #9 = $da
/*17766*/         OPC_MoveParent,
/*17767*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17812
/*17770*/           OPC_EmitMergeInputChains1_0,
/*17771*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17774*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17777*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17780*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17783*/           OPC_EmitInteger, MVT::i1, 0, 
/*17786*/           OPC_EmitInteger, MVT::i1, 0, 
/*17789*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17792*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17795*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17812*/         /*SwitchType*/ 42, MVT::v2f32,// ->17856
/*17814*/           OPC_EmitMergeInputChains1_0,
/*17815*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17818*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17821*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17824*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17827*/           OPC_EmitInteger, MVT::i1, 0, 
/*17830*/           OPC_EmitInteger, MVT::i1, 0, 
/*17833*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17836*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17839*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17856*/         /*SwitchType*/ 42, MVT::v4f32,// ->17900
/*17858*/           OPC_EmitMergeInputChains1_0,
/*17859*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17862*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17865*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17868*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17871*/           OPC_EmitInteger, MVT::i1, 0, 
/*17874*/           OPC_EmitInteger, MVT::i1, 0, 
/*17877*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17880*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17883*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17900*/         0, // EndSwitchType
/*17901*/       /*Scope*/ 27|128,1/*155*/, /*->18058*/
/*17903*/         OPC_CheckChild2Type, MVT::v8f32,
/*17905*/         OPC_RecordChild3, // #2 = $rsrc
/*17906*/         OPC_CheckChild3Type, MVT::v8i32,
/*17908*/         OPC_RecordChild4, // #3 = $sampler
/*17909*/         OPC_RecordChild5, // #4 = $dmask
/*17910*/         OPC_RecordChild6, // #5 = $unorm
/*17911*/         OPC_RecordChild7, // #6 = $glc
/*17912*/         OPC_MoveChild, 8,
/*17914*/         OPC_RecordNode, // #7 = $slc
/*17915*/         OPC_MoveParent,
/*17916*/         OPC_MoveChild, 9,
/*17918*/         OPC_RecordNode, // #8 = $lwe
/*17919*/         OPC_MoveParent,
/*17920*/         OPC_MoveChild, 10,
/*17922*/         OPC_RecordNode, // #9 = $da
/*17923*/         OPC_MoveParent,
/*17924*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->17969
/*17927*/           OPC_EmitMergeInputChains1_0,
/*17928*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17931*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17934*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17937*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17940*/           OPC_EmitInteger, MVT::i1, 0, 
/*17943*/           OPC_EmitInteger, MVT::i1, 0, 
/*17946*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17949*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17952*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*17969*/         /*SwitchType*/ 42, MVT::v2f32,// ->18013
/*17971*/           OPC_EmitMergeInputChains1_0,
/*17972*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*17975*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*17978*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*17981*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*17984*/           OPC_EmitInteger, MVT::i1, 0, 
/*17987*/           OPC_EmitInteger, MVT::i1, 0, 
/*17990*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*17993*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*17996*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18013*/         /*SwitchType*/ 42, MVT::v4f32,// ->18057
/*18015*/           OPC_EmitMergeInputChains1_0,
/*18016*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18019*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18022*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18025*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18028*/           OPC_EmitInteger, MVT::i1, 0, 
/*18031*/           OPC_EmitInteger, MVT::i1, 0, 
/*18034*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18037*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18057*/         0, // EndSwitchType
/*18058*/       /*Scope*/ 27|128,1/*155*/, /*->18215*/
/*18060*/         OPC_CheckChild2Type, MVT::v16f32,
/*18062*/         OPC_RecordChild3, // #2 = $rsrc
/*18063*/         OPC_CheckChild3Type, MVT::v8i32,
/*18065*/         OPC_RecordChild4, // #3 = $sampler
/*18066*/         OPC_RecordChild5, // #4 = $dmask
/*18067*/         OPC_RecordChild6, // #5 = $unorm
/*18068*/         OPC_RecordChild7, // #6 = $glc
/*18069*/         OPC_MoveChild, 8,
/*18071*/         OPC_RecordNode, // #7 = $slc
/*18072*/         OPC_MoveParent,
/*18073*/         OPC_MoveChild, 9,
/*18075*/         OPC_RecordNode, // #8 = $lwe
/*18076*/         OPC_MoveParent,
/*18077*/         OPC_MoveChild, 10,
/*18079*/         OPC_RecordNode, // #9 = $da
/*18080*/         OPC_MoveParent,
/*18081*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18126
/*18084*/           OPC_EmitMergeInputChains1_0,
/*18085*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18088*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18091*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18094*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18097*/           OPC_EmitInteger, MVT::i1, 0, 
/*18100*/           OPC_EmitInteger, MVT::i1, 0, 
/*18103*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18106*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18126*/         /*SwitchType*/ 42, MVT::v2f32,// ->18170
/*18128*/           OPC_EmitMergeInputChains1_0,
/*18129*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18132*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18135*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18138*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18141*/           OPC_EmitInteger, MVT::i1, 0, 
/*18144*/           OPC_EmitInteger, MVT::i1, 0, 
/*18147*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18150*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18153*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18170*/         /*SwitchType*/ 42, MVT::v4f32,// ->18214
/*18172*/           OPC_EmitMergeInputChains1_0,
/*18173*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18176*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18179*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18182*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18185*/           OPC_EmitInteger, MVT::i1, 0, 
/*18188*/           OPC_EmitInteger, MVT::i1, 0, 
/*18191*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18194*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18197*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 404:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18214*/         0, // EndSwitchType
/*18215*/       0, /*End of Scope*/
/*18216*/     /*Scope*/ 23|128,6/*791*/, /*->19009*/
/*18218*/       OPC_CheckChild1Integer, 27|128,3/*411*/, 
/*18221*/       OPC_RecordChild2, // #1 = $addr
/*18222*/       OPC_Scope, 27|128,1/*155*/, /*->18380*/ // 5 children in Scope
/*18225*/         OPC_CheckChild2Type, MVT::f32,
/*18227*/         OPC_RecordChild3, // #2 = $rsrc
/*18228*/         OPC_CheckChild3Type, MVT::v8i32,
/*18230*/         OPC_RecordChild4, // #3 = $sampler
/*18231*/         OPC_RecordChild5, // #4 = $dmask
/*18232*/         OPC_RecordChild6, // #5 = $unorm
/*18233*/         OPC_RecordChild7, // #6 = $glc
/*18234*/         OPC_MoveChild, 8,
/*18236*/         OPC_RecordNode, // #7 = $slc
/*18237*/         OPC_MoveParent,
/*18238*/         OPC_MoveChild, 9,
/*18240*/         OPC_RecordNode, // #8 = $lwe
/*18241*/         OPC_MoveParent,
/*18242*/         OPC_MoveChild, 10,
/*18244*/         OPC_RecordNode, // #9 = $da
/*18245*/         OPC_MoveParent,
/*18246*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18291
/*18249*/           OPC_EmitMergeInputChains1_0,
/*18250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18262*/           OPC_EmitInteger, MVT::i1, 0, 
/*18265*/           OPC_EmitInteger, MVT::i1, 0, 
/*18268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18291*/         /*SwitchType*/ 42, MVT::v2f32,// ->18335
/*18293*/           OPC_EmitMergeInputChains1_0,
/*18294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18306*/           OPC_EmitInteger, MVT::i1, 0, 
/*18309*/           OPC_EmitInteger, MVT::i1, 0, 
/*18312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18335*/         /*SwitchType*/ 42, MVT::v4f32,// ->18379
/*18337*/           OPC_EmitMergeInputChains1_0,
/*18338*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18341*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18344*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18347*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18350*/           OPC_EmitInteger, MVT::i1, 0, 
/*18353*/           OPC_EmitInteger, MVT::i1, 0, 
/*18356*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18359*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18362*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18379*/         0, // EndSwitchType
/*18380*/       /*Scope*/ 27|128,1/*155*/, /*->18537*/
/*18382*/         OPC_CheckChild2Type, MVT::v2f32,
/*18384*/         OPC_RecordChild3, // #2 = $rsrc
/*18385*/         OPC_CheckChild3Type, MVT::v8i32,
/*18387*/         OPC_RecordChild4, // #3 = $sampler
/*18388*/         OPC_RecordChild5, // #4 = $dmask
/*18389*/         OPC_RecordChild6, // #5 = $unorm
/*18390*/         OPC_RecordChild7, // #6 = $glc
/*18391*/         OPC_MoveChild, 8,
/*18393*/         OPC_RecordNode, // #7 = $slc
/*18394*/         OPC_MoveParent,
/*18395*/         OPC_MoveChild, 9,
/*18397*/         OPC_RecordNode, // #8 = $lwe
/*18398*/         OPC_MoveParent,
/*18399*/         OPC_MoveChild, 10,
/*18401*/         OPC_RecordNode, // #9 = $da
/*18402*/         OPC_MoveParent,
/*18403*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18448
/*18406*/           OPC_EmitMergeInputChains1_0,
/*18407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18419*/           OPC_EmitInteger, MVT::i1, 0, 
/*18422*/           OPC_EmitInteger, MVT::i1, 0, 
/*18425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18448*/         /*SwitchType*/ 42, MVT::v2f32,// ->18492
/*18450*/           OPC_EmitMergeInputChains1_0,
/*18451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18463*/           OPC_EmitInteger, MVT::i1, 0, 
/*18466*/           OPC_EmitInteger, MVT::i1, 0, 
/*18469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18492*/         /*SwitchType*/ 42, MVT::v4f32,// ->18536
/*18494*/           OPC_EmitMergeInputChains1_0,
/*18495*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18498*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18501*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18504*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18507*/           OPC_EmitInteger, MVT::i1, 0, 
/*18510*/           OPC_EmitInteger, MVT::i1, 0, 
/*18513*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18516*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18519*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18536*/         0, // EndSwitchType
/*18537*/       /*Scope*/ 27|128,1/*155*/, /*->18694*/
/*18539*/         OPC_CheckChild2Type, MVT::v4f32,
/*18541*/         OPC_RecordChild3, // #2 = $rsrc
/*18542*/         OPC_CheckChild3Type, MVT::v8i32,
/*18544*/         OPC_RecordChild4, // #3 = $sampler
/*18545*/         OPC_RecordChild5, // #4 = $dmask
/*18546*/         OPC_RecordChild6, // #5 = $unorm
/*18547*/         OPC_RecordChild7, // #6 = $glc
/*18548*/         OPC_MoveChild, 8,
/*18550*/         OPC_RecordNode, // #7 = $slc
/*18551*/         OPC_MoveParent,
/*18552*/         OPC_MoveChild, 9,
/*18554*/         OPC_RecordNode, // #8 = $lwe
/*18555*/         OPC_MoveParent,
/*18556*/         OPC_MoveChild, 10,
/*18558*/         OPC_RecordNode, // #9 = $da
/*18559*/         OPC_MoveParent,
/*18560*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18605
/*18563*/           OPC_EmitMergeInputChains1_0,
/*18564*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18567*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18570*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18573*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18576*/           OPC_EmitInteger, MVT::i1, 0, 
/*18579*/           OPC_EmitInteger, MVT::i1, 0, 
/*18582*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18585*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18588*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18605*/         /*SwitchType*/ 42, MVT::v2f32,// ->18649
/*18607*/           OPC_EmitMergeInputChains1_0,
/*18608*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18611*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18614*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18617*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18620*/           OPC_EmitInteger, MVT::i1, 0, 
/*18623*/           OPC_EmitInteger, MVT::i1, 0, 
/*18626*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18629*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18632*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18649*/         /*SwitchType*/ 42, MVT::v4f32,// ->18693
/*18651*/           OPC_EmitMergeInputChains1_0,
/*18652*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18655*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18658*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18661*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18664*/           OPC_EmitInteger, MVT::i1, 0, 
/*18667*/           OPC_EmitInteger, MVT::i1, 0, 
/*18670*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18673*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18676*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18693*/         0, // EndSwitchType
/*18694*/       /*Scope*/ 27|128,1/*155*/, /*->18851*/
/*18696*/         OPC_CheckChild2Type, MVT::v8f32,
/*18698*/         OPC_RecordChild3, // #2 = $rsrc
/*18699*/         OPC_CheckChild3Type, MVT::v8i32,
/*18701*/         OPC_RecordChild4, // #3 = $sampler
/*18702*/         OPC_RecordChild5, // #4 = $dmask
/*18703*/         OPC_RecordChild6, // #5 = $unorm
/*18704*/         OPC_RecordChild7, // #6 = $glc
/*18705*/         OPC_MoveChild, 8,
/*18707*/         OPC_RecordNode, // #7 = $slc
/*18708*/         OPC_MoveParent,
/*18709*/         OPC_MoveChild, 9,
/*18711*/         OPC_RecordNode, // #8 = $lwe
/*18712*/         OPC_MoveParent,
/*18713*/         OPC_MoveChild, 10,
/*18715*/         OPC_RecordNode, // #9 = $da
/*18716*/         OPC_MoveParent,
/*18717*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18762
/*18720*/           OPC_EmitMergeInputChains1_0,
/*18721*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18724*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18727*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18730*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18733*/           OPC_EmitInteger, MVT::i1, 0, 
/*18736*/           OPC_EmitInteger, MVT::i1, 0, 
/*18739*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18742*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18745*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18762*/         /*SwitchType*/ 42, MVT::v2f32,// ->18806
/*18764*/           OPC_EmitMergeInputChains1_0,
/*18765*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18768*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18771*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18774*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18777*/           OPC_EmitInteger, MVT::i1, 0, 
/*18780*/           OPC_EmitInteger, MVT::i1, 0, 
/*18783*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18786*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18789*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18806*/         /*SwitchType*/ 42, MVT::v4f32,// ->18850
/*18808*/           OPC_EmitMergeInputChains1_0,
/*18809*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18812*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18815*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18818*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18821*/           OPC_EmitInteger, MVT::i1, 0, 
/*18824*/           OPC_EmitInteger, MVT::i1, 0, 
/*18827*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18830*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18833*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18850*/         0, // EndSwitchType
/*18851*/       /*Scope*/ 27|128,1/*155*/, /*->19008*/
/*18853*/         OPC_CheckChild2Type, MVT::v16f32,
/*18855*/         OPC_RecordChild3, // #2 = $rsrc
/*18856*/         OPC_CheckChild3Type, MVT::v8i32,
/*18858*/         OPC_RecordChild4, // #3 = $sampler
/*18859*/         OPC_RecordChild5, // #4 = $dmask
/*18860*/         OPC_RecordChild6, // #5 = $unorm
/*18861*/         OPC_RecordChild7, // #6 = $glc
/*18862*/         OPC_MoveChild, 8,
/*18864*/         OPC_RecordNode, // #7 = $slc
/*18865*/         OPC_MoveParent,
/*18866*/         OPC_MoveChild, 9,
/*18868*/         OPC_RecordNode, // #8 = $lwe
/*18869*/         OPC_MoveParent,
/*18870*/         OPC_MoveChild, 10,
/*18872*/         OPC_RecordNode, // #9 = $da
/*18873*/         OPC_MoveParent,
/*18874*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->18919
/*18877*/           OPC_EmitMergeInputChains1_0,
/*18878*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18881*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18884*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18887*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18890*/           OPC_EmitInteger, MVT::i1, 0, 
/*18893*/           OPC_EmitInteger, MVT::i1, 0, 
/*18896*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18899*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18902*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18919*/         /*SwitchType*/ 42, MVT::v2f32,// ->18963
/*18921*/           OPC_EmitMergeInputChains1_0,
/*18922*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18925*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18928*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18931*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18934*/           OPC_EmitInteger, MVT::i1, 0, 
/*18937*/           OPC_EmitInteger, MVT::i1, 0, 
/*18940*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18943*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18946*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*18963*/         /*SwitchType*/ 42, MVT::v4f32,// ->19007
/*18965*/           OPC_EmitMergeInputChains1_0,
/*18966*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*18969*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*18972*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*18975*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*18978*/           OPC_EmitInteger, MVT::i1, 0, 
/*18981*/           OPC_EmitInteger, MVT::i1, 0, 
/*18984*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*18987*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*18990*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 411:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19007*/         0, // EndSwitchType
/*19008*/       0, /*End of Scope*/
/*19009*/     /*Scope*/ 23|128,6/*791*/, /*->19802*/
/*19011*/       OPC_CheckChild1Integer, 36|128,3/*420*/, 
/*19014*/       OPC_RecordChild2, // #1 = $addr
/*19015*/       OPC_Scope, 27|128,1/*155*/, /*->19173*/ // 5 children in Scope
/*19018*/         OPC_CheckChild2Type, MVT::f32,
/*19020*/         OPC_RecordChild3, // #2 = $rsrc
/*19021*/         OPC_CheckChild3Type, MVT::v8i32,
/*19023*/         OPC_RecordChild4, // #3 = $sampler
/*19024*/         OPC_RecordChild5, // #4 = $dmask
/*19025*/         OPC_RecordChild6, // #5 = $unorm
/*19026*/         OPC_RecordChild7, // #6 = $glc
/*19027*/         OPC_MoveChild, 8,
/*19029*/         OPC_RecordNode, // #7 = $slc
/*19030*/         OPC_MoveParent,
/*19031*/         OPC_MoveChild, 9,
/*19033*/         OPC_RecordNode, // #8 = $lwe
/*19034*/         OPC_MoveParent,
/*19035*/         OPC_MoveChild, 10,
/*19037*/         OPC_RecordNode, // #9 = $da
/*19038*/         OPC_MoveParent,
/*19039*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19084
/*19042*/           OPC_EmitMergeInputChains1_0,
/*19043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19055*/           OPC_EmitInteger, MVT::i1, 0, 
/*19058*/           OPC_EmitInteger, MVT::i1, 0, 
/*19061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19084*/         /*SwitchType*/ 42, MVT::v2f32,// ->19128
/*19086*/           OPC_EmitMergeInputChains1_0,
/*19087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19099*/           OPC_EmitInteger, MVT::i1, 0, 
/*19102*/           OPC_EmitInteger, MVT::i1, 0, 
/*19105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19128*/         /*SwitchType*/ 42, MVT::v4f32,// ->19172
/*19130*/           OPC_EmitMergeInputChains1_0,
/*19131*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19134*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19137*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19140*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19143*/           OPC_EmitInteger, MVT::i1, 0, 
/*19146*/           OPC_EmitInteger, MVT::i1, 0, 
/*19149*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19152*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19155*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19172*/         0, // EndSwitchType
/*19173*/       /*Scope*/ 27|128,1/*155*/, /*->19330*/
/*19175*/         OPC_CheckChild2Type, MVT::v2f32,
/*19177*/         OPC_RecordChild3, // #2 = $rsrc
/*19178*/         OPC_CheckChild3Type, MVT::v8i32,
/*19180*/         OPC_RecordChild4, // #3 = $sampler
/*19181*/         OPC_RecordChild5, // #4 = $dmask
/*19182*/         OPC_RecordChild6, // #5 = $unorm
/*19183*/         OPC_RecordChild7, // #6 = $glc
/*19184*/         OPC_MoveChild, 8,
/*19186*/         OPC_RecordNode, // #7 = $slc
/*19187*/         OPC_MoveParent,
/*19188*/         OPC_MoveChild, 9,
/*19190*/         OPC_RecordNode, // #8 = $lwe
/*19191*/         OPC_MoveParent,
/*19192*/         OPC_MoveChild, 10,
/*19194*/         OPC_RecordNode, // #9 = $da
/*19195*/         OPC_MoveParent,
/*19196*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19241
/*19199*/           OPC_EmitMergeInputChains1_0,
/*19200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19212*/           OPC_EmitInteger, MVT::i1, 0, 
/*19215*/           OPC_EmitInteger, MVT::i1, 0, 
/*19218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19241*/         /*SwitchType*/ 42, MVT::v2f32,// ->19285
/*19243*/           OPC_EmitMergeInputChains1_0,
/*19244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19256*/           OPC_EmitInteger, MVT::i1, 0, 
/*19259*/           OPC_EmitInteger, MVT::i1, 0, 
/*19262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19285*/         /*SwitchType*/ 42, MVT::v4f32,// ->19329
/*19287*/           OPC_EmitMergeInputChains1_0,
/*19288*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19291*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19294*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19297*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19300*/           OPC_EmitInteger, MVT::i1, 0, 
/*19303*/           OPC_EmitInteger, MVT::i1, 0, 
/*19306*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19309*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19312*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19329*/         0, // EndSwitchType
/*19330*/       /*Scope*/ 27|128,1/*155*/, /*->19487*/
/*19332*/         OPC_CheckChild2Type, MVT::v4f32,
/*19334*/         OPC_RecordChild3, // #2 = $rsrc
/*19335*/         OPC_CheckChild3Type, MVT::v8i32,
/*19337*/         OPC_RecordChild4, // #3 = $sampler
/*19338*/         OPC_RecordChild5, // #4 = $dmask
/*19339*/         OPC_RecordChild6, // #5 = $unorm
/*19340*/         OPC_RecordChild7, // #6 = $glc
/*19341*/         OPC_MoveChild, 8,
/*19343*/         OPC_RecordNode, // #7 = $slc
/*19344*/         OPC_MoveParent,
/*19345*/         OPC_MoveChild, 9,
/*19347*/         OPC_RecordNode, // #8 = $lwe
/*19348*/         OPC_MoveParent,
/*19349*/         OPC_MoveChild, 10,
/*19351*/         OPC_RecordNode, // #9 = $da
/*19352*/         OPC_MoveParent,
/*19353*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19398
/*19356*/           OPC_EmitMergeInputChains1_0,
/*19357*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19360*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19363*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19366*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19369*/           OPC_EmitInteger, MVT::i1, 0, 
/*19372*/           OPC_EmitInteger, MVT::i1, 0, 
/*19375*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19378*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19381*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19398*/         /*SwitchType*/ 42, MVT::v2f32,// ->19442
/*19400*/           OPC_EmitMergeInputChains1_0,
/*19401*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19404*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19407*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19410*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19413*/           OPC_EmitInteger, MVT::i1, 0, 
/*19416*/           OPC_EmitInteger, MVT::i1, 0, 
/*19419*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19422*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19425*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19442*/         /*SwitchType*/ 42, MVT::v4f32,// ->19486
/*19444*/           OPC_EmitMergeInputChains1_0,
/*19445*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19448*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19451*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19454*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19457*/           OPC_EmitInteger, MVT::i1, 0, 
/*19460*/           OPC_EmitInteger, MVT::i1, 0, 
/*19463*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19466*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19469*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19486*/         0, // EndSwitchType
/*19487*/       /*Scope*/ 27|128,1/*155*/, /*->19644*/
/*19489*/         OPC_CheckChild2Type, MVT::v8f32,
/*19491*/         OPC_RecordChild3, // #2 = $rsrc
/*19492*/         OPC_CheckChild3Type, MVT::v8i32,
/*19494*/         OPC_RecordChild4, // #3 = $sampler
/*19495*/         OPC_RecordChild5, // #4 = $dmask
/*19496*/         OPC_RecordChild6, // #5 = $unorm
/*19497*/         OPC_RecordChild7, // #6 = $glc
/*19498*/         OPC_MoveChild, 8,
/*19500*/         OPC_RecordNode, // #7 = $slc
/*19501*/         OPC_MoveParent,
/*19502*/         OPC_MoveChild, 9,
/*19504*/         OPC_RecordNode, // #8 = $lwe
/*19505*/         OPC_MoveParent,
/*19506*/         OPC_MoveChild, 10,
/*19508*/         OPC_RecordNode, // #9 = $da
/*19509*/         OPC_MoveParent,
/*19510*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19555
/*19513*/           OPC_EmitMergeInputChains1_0,
/*19514*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19517*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19520*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19523*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19526*/           OPC_EmitInteger, MVT::i1, 0, 
/*19529*/           OPC_EmitInteger, MVT::i1, 0, 
/*19532*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19535*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19555*/         /*SwitchType*/ 42, MVT::v2f32,// ->19599
/*19557*/           OPC_EmitMergeInputChains1_0,
/*19558*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19561*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19564*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19567*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19570*/           OPC_EmitInteger, MVT::i1, 0, 
/*19573*/           OPC_EmitInteger, MVT::i1, 0, 
/*19576*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19579*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19582*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19599*/         /*SwitchType*/ 42, MVT::v4f32,// ->19643
/*19601*/           OPC_EmitMergeInputChains1_0,
/*19602*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19605*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19608*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19611*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19614*/           OPC_EmitInteger, MVT::i1, 0, 
/*19617*/           OPC_EmitInteger, MVT::i1, 0, 
/*19620*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19623*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19626*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19643*/         0, // EndSwitchType
/*19644*/       /*Scope*/ 27|128,1/*155*/, /*->19801*/
/*19646*/         OPC_CheckChild2Type, MVT::v16f32,
/*19648*/         OPC_RecordChild3, // #2 = $rsrc
/*19649*/         OPC_CheckChild3Type, MVT::v8i32,
/*19651*/         OPC_RecordChild4, // #3 = $sampler
/*19652*/         OPC_RecordChild5, // #4 = $dmask
/*19653*/         OPC_RecordChild6, // #5 = $unorm
/*19654*/         OPC_RecordChild7, // #6 = $glc
/*19655*/         OPC_MoveChild, 8,
/*19657*/         OPC_RecordNode, // #7 = $slc
/*19658*/         OPC_MoveParent,
/*19659*/         OPC_MoveChild, 9,
/*19661*/         OPC_RecordNode, // #8 = $lwe
/*19662*/         OPC_MoveParent,
/*19663*/         OPC_MoveChild, 10,
/*19665*/         OPC_RecordNode, // #9 = $da
/*19666*/         OPC_MoveParent,
/*19667*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19712
/*19670*/           OPC_EmitMergeInputChains1_0,
/*19671*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19674*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19677*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19680*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19683*/           OPC_EmitInteger, MVT::i1, 0, 
/*19686*/           OPC_EmitInteger, MVT::i1, 0, 
/*19689*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19692*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19695*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19712*/         /*SwitchType*/ 42, MVT::v2f32,// ->19756
/*19714*/           OPC_EmitMergeInputChains1_0,
/*19715*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19718*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19721*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19724*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19727*/           OPC_EmitInteger, MVT::i1, 0, 
/*19730*/           OPC_EmitInteger, MVT::i1, 0, 
/*19733*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19736*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19739*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19756*/         /*SwitchType*/ 42, MVT::v4f32,// ->19800
/*19758*/           OPC_EmitMergeInputChains1_0,
/*19759*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19762*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19765*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19768*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19771*/           OPC_EmitInteger, MVT::i1, 0, 
/*19774*/           OPC_EmitInteger, MVT::i1, 0, 
/*19777*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19780*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19783*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 420:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19800*/         0, // EndSwitchType
/*19801*/       0, /*End of Scope*/
/*19802*/     /*Scope*/ 23|128,6/*791*/, /*->20595*/
/*19804*/       OPC_CheckChild1Integer, 31|128,3/*415*/, 
/*19807*/       OPC_RecordChild2, // #1 = $addr
/*19808*/       OPC_Scope, 27|128,1/*155*/, /*->19966*/ // 5 children in Scope
/*19811*/         OPC_CheckChild2Type, MVT::f32,
/*19813*/         OPC_RecordChild3, // #2 = $rsrc
/*19814*/         OPC_CheckChild3Type, MVT::v8i32,
/*19816*/         OPC_RecordChild4, // #3 = $sampler
/*19817*/         OPC_RecordChild5, // #4 = $dmask
/*19818*/         OPC_RecordChild6, // #5 = $unorm
/*19819*/         OPC_RecordChild7, // #6 = $glc
/*19820*/         OPC_MoveChild, 8,
/*19822*/         OPC_RecordNode, // #7 = $slc
/*19823*/         OPC_MoveParent,
/*19824*/         OPC_MoveChild, 9,
/*19826*/         OPC_RecordNode, // #8 = $lwe
/*19827*/         OPC_MoveParent,
/*19828*/         OPC_MoveChild, 10,
/*19830*/         OPC_RecordNode, // #9 = $da
/*19831*/         OPC_MoveParent,
/*19832*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->19877
/*19835*/           OPC_EmitMergeInputChains1_0,
/*19836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19848*/           OPC_EmitInteger, MVT::i1, 0, 
/*19851*/           OPC_EmitInteger, MVT::i1, 0, 
/*19854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19877*/         /*SwitchType*/ 42, MVT::v2f32,// ->19921
/*19879*/           OPC_EmitMergeInputChains1_0,
/*19880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19892*/           OPC_EmitInteger, MVT::i1, 0, 
/*19895*/           OPC_EmitInteger, MVT::i1, 0, 
/*19898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19921*/         /*SwitchType*/ 42, MVT::v4f32,// ->19965
/*19923*/           OPC_EmitMergeInputChains1_0,
/*19924*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19927*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19930*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*19933*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*19936*/           OPC_EmitInteger, MVT::i1, 0, 
/*19939*/           OPC_EmitInteger, MVT::i1, 0, 
/*19942*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*19945*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*19948*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*19965*/         0, // EndSwitchType
/*19966*/       /*Scope*/ 27|128,1/*155*/, /*->20123*/
/*19968*/         OPC_CheckChild2Type, MVT::v2f32,
/*19970*/         OPC_RecordChild3, // #2 = $rsrc
/*19971*/         OPC_CheckChild3Type, MVT::v8i32,
/*19973*/         OPC_RecordChild4, // #3 = $sampler
/*19974*/         OPC_RecordChild5, // #4 = $dmask
/*19975*/         OPC_RecordChild6, // #5 = $unorm
/*19976*/         OPC_RecordChild7, // #6 = $glc
/*19977*/         OPC_MoveChild, 8,
/*19979*/         OPC_RecordNode, // #7 = $slc
/*19980*/         OPC_MoveParent,
/*19981*/         OPC_MoveChild, 9,
/*19983*/         OPC_RecordNode, // #8 = $lwe
/*19984*/         OPC_MoveParent,
/*19985*/         OPC_MoveChild, 10,
/*19987*/         OPC_RecordNode, // #9 = $da
/*19988*/         OPC_MoveParent,
/*19989*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20034
/*19992*/           OPC_EmitMergeInputChains1_0,
/*19993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*19996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*19999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20005*/           OPC_EmitInteger, MVT::i1, 0, 
/*20008*/           OPC_EmitInteger, MVT::i1, 0, 
/*20011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20034*/         /*SwitchType*/ 42, MVT::v2f32,// ->20078
/*20036*/           OPC_EmitMergeInputChains1_0,
/*20037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20049*/           OPC_EmitInteger, MVT::i1, 0, 
/*20052*/           OPC_EmitInteger, MVT::i1, 0, 
/*20055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20078*/         /*SwitchType*/ 42, MVT::v4f32,// ->20122
/*20080*/           OPC_EmitMergeInputChains1_0,
/*20081*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20084*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20087*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20090*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20093*/           OPC_EmitInteger, MVT::i1, 0, 
/*20096*/           OPC_EmitInteger, MVT::i1, 0, 
/*20099*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20102*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20105*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20122*/         0, // EndSwitchType
/*20123*/       /*Scope*/ 27|128,1/*155*/, /*->20280*/
/*20125*/         OPC_CheckChild2Type, MVT::v4f32,
/*20127*/         OPC_RecordChild3, // #2 = $rsrc
/*20128*/         OPC_CheckChild3Type, MVT::v8i32,
/*20130*/         OPC_RecordChild4, // #3 = $sampler
/*20131*/         OPC_RecordChild5, // #4 = $dmask
/*20132*/         OPC_RecordChild6, // #5 = $unorm
/*20133*/         OPC_RecordChild7, // #6 = $glc
/*20134*/         OPC_MoveChild, 8,
/*20136*/         OPC_RecordNode, // #7 = $slc
/*20137*/         OPC_MoveParent,
/*20138*/         OPC_MoveChild, 9,
/*20140*/         OPC_RecordNode, // #8 = $lwe
/*20141*/         OPC_MoveParent,
/*20142*/         OPC_MoveChild, 10,
/*20144*/         OPC_RecordNode, // #9 = $da
/*20145*/         OPC_MoveParent,
/*20146*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20191
/*20149*/           OPC_EmitMergeInputChains1_0,
/*20150*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20153*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20156*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20159*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20162*/           OPC_EmitInteger, MVT::i1, 0, 
/*20165*/           OPC_EmitInteger, MVT::i1, 0, 
/*20168*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20171*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20174*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20191*/         /*SwitchType*/ 42, MVT::v2f32,// ->20235
/*20193*/           OPC_EmitMergeInputChains1_0,
/*20194*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20197*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20200*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20203*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20206*/           OPC_EmitInteger, MVT::i1, 0, 
/*20209*/           OPC_EmitInteger, MVT::i1, 0, 
/*20212*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20215*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20218*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20235*/         /*SwitchType*/ 42, MVT::v4f32,// ->20279
/*20237*/           OPC_EmitMergeInputChains1_0,
/*20238*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20241*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20244*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20247*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20250*/           OPC_EmitInteger, MVT::i1, 0, 
/*20253*/           OPC_EmitInteger, MVT::i1, 0, 
/*20256*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20259*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20262*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20279*/         0, // EndSwitchType
/*20280*/       /*Scope*/ 27|128,1/*155*/, /*->20437*/
/*20282*/         OPC_CheckChild2Type, MVT::v8f32,
/*20284*/         OPC_RecordChild3, // #2 = $rsrc
/*20285*/         OPC_CheckChild3Type, MVT::v8i32,
/*20287*/         OPC_RecordChild4, // #3 = $sampler
/*20288*/         OPC_RecordChild5, // #4 = $dmask
/*20289*/         OPC_RecordChild6, // #5 = $unorm
/*20290*/         OPC_RecordChild7, // #6 = $glc
/*20291*/         OPC_MoveChild, 8,
/*20293*/         OPC_RecordNode, // #7 = $slc
/*20294*/         OPC_MoveParent,
/*20295*/         OPC_MoveChild, 9,
/*20297*/         OPC_RecordNode, // #8 = $lwe
/*20298*/         OPC_MoveParent,
/*20299*/         OPC_MoveChild, 10,
/*20301*/         OPC_RecordNode, // #9 = $da
/*20302*/         OPC_MoveParent,
/*20303*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20348
/*20306*/           OPC_EmitMergeInputChains1_0,
/*20307*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20310*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20313*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20316*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20319*/           OPC_EmitInteger, MVT::i1, 0, 
/*20322*/           OPC_EmitInteger, MVT::i1, 0, 
/*20325*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20328*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20331*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20348*/         /*SwitchType*/ 42, MVT::v2f32,// ->20392
/*20350*/           OPC_EmitMergeInputChains1_0,
/*20351*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20354*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20357*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20360*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20363*/           OPC_EmitInteger, MVT::i1, 0, 
/*20366*/           OPC_EmitInteger, MVT::i1, 0, 
/*20369*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20372*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20375*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20392*/         /*SwitchType*/ 42, MVT::v4f32,// ->20436
/*20394*/           OPC_EmitMergeInputChains1_0,
/*20395*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20398*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20401*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20404*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20407*/           OPC_EmitInteger, MVT::i1, 0, 
/*20410*/           OPC_EmitInteger, MVT::i1, 0, 
/*20413*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20416*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20419*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20436*/         0, // EndSwitchType
/*20437*/       /*Scope*/ 27|128,1/*155*/, /*->20594*/
/*20439*/         OPC_CheckChild2Type, MVT::v16f32,
/*20441*/         OPC_RecordChild3, // #2 = $rsrc
/*20442*/         OPC_CheckChild3Type, MVT::v8i32,
/*20444*/         OPC_RecordChild4, // #3 = $sampler
/*20445*/         OPC_RecordChild5, // #4 = $dmask
/*20446*/         OPC_RecordChild6, // #5 = $unorm
/*20447*/         OPC_RecordChild7, // #6 = $glc
/*20448*/         OPC_MoveChild, 8,
/*20450*/         OPC_RecordNode, // #7 = $slc
/*20451*/         OPC_MoveParent,
/*20452*/         OPC_MoveChild, 9,
/*20454*/         OPC_RecordNode, // #8 = $lwe
/*20455*/         OPC_MoveParent,
/*20456*/         OPC_MoveChild, 10,
/*20458*/         OPC_RecordNode, // #9 = $da
/*20459*/         OPC_MoveParent,
/*20460*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20505
/*20463*/           OPC_EmitMergeInputChains1_0,
/*20464*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20467*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20470*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20473*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20476*/           OPC_EmitInteger, MVT::i1, 0, 
/*20479*/           OPC_EmitInteger, MVT::i1, 0, 
/*20482*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20485*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 415:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20505*/         /*SwitchType*/ 42, MVT::v2f32,// ->20549
/*20507*/           OPC_EmitMergeInputChains1_0,
/*20508*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20511*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20514*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20517*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20520*/           OPC_EmitInteger, MVT::i1, 0, 
/*20523*/           OPC_EmitInteger, MVT::i1, 0, 
/*20526*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20529*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20532*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 415:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20549*/         /*SwitchType*/ 42, MVT::v4f32,// ->20593
/*20551*/           OPC_EmitMergeInputChains1_0,
/*20552*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20555*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20558*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20561*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20564*/           OPC_EmitInteger, MVT::i1, 0, 
/*20567*/           OPC_EmitInteger, MVT::i1, 0, 
/*20570*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20573*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20576*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 415:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20593*/         0, // EndSwitchType
/*20594*/       0, /*End of Scope*/
/*20595*/     /*Scope*/ 23|128,6/*791*/, /*->21388*/
/*20597*/       OPC_CheckChild1Integer, 33|128,3/*417*/, 
/*20600*/       OPC_RecordChild2, // #1 = $addr
/*20601*/       OPC_Scope, 27|128,1/*155*/, /*->20759*/ // 5 children in Scope
/*20604*/         OPC_CheckChild2Type, MVT::f32,
/*20606*/         OPC_RecordChild3, // #2 = $rsrc
/*20607*/         OPC_CheckChild3Type, MVT::v8i32,
/*20609*/         OPC_RecordChild4, // #3 = $sampler
/*20610*/         OPC_RecordChild5, // #4 = $dmask
/*20611*/         OPC_RecordChild6, // #5 = $unorm
/*20612*/         OPC_RecordChild7, // #6 = $glc
/*20613*/         OPC_MoveChild, 8,
/*20615*/         OPC_RecordNode, // #7 = $slc
/*20616*/         OPC_MoveParent,
/*20617*/         OPC_MoveChild, 9,
/*20619*/         OPC_RecordNode, // #8 = $lwe
/*20620*/         OPC_MoveParent,
/*20621*/         OPC_MoveChild, 10,
/*20623*/         OPC_RecordNode, // #9 = $da
/*20624*/         OPC_MoveParent,
/*20625*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20670
/*20628*/           OPC_EmitMergeInputChains1_0,
/*20629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20641*/           OPC_EmitInteger, MVT::i1, 0, 
/*20644*/           OPC_EmitInteger, MVT::i1, 0, 
/*20647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20670*/         /*SwitchType*/ 42, MVT::v2f32,// ->20714
/*20672*/           OPC_EmitMergeInputChains1_0,
/*20673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20685*/           OPC_EmitInteger, MVT::i1, 0, 
/*20688*/           OPC_EmitInteger, MVT::i1, 0, 
/*20691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20714*/         /*SwitchType*/ 42, MVT::v4f32,// ->20758
/*20716*/           OPC_EmitMergeInputChains1_0,
/*20717*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20720*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20723*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20726*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20729*/           OPC_EmitInteger, MVT::i1, 0, 
/*20732*/           OPC_EmitInteger, MVT::i1, 0, 
/*20735*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20738*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20741*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20758*/         0, // EndSwitchType
/*20759*/       /*Scope*/ 27|128,1/*155*/, /*->20916*/
/*20761*/         OPC_CheckChild2Type, MVT::v2f32,
/*20763*/         OPC_RecordChild3, // #2 = $rsrc
/*20764*/         OPC_CheckChild3Type, MVT::v8i32,
/*20766*/         OPC_RecordChild4, // #3 = $sampler
/*20767*/         OPC_RecordChild5, // #4 = $dmask
/*20768*/         OPC_RecordChild6, // #5 = $unorm
/*20769*/         OPC_RecordChild7, // #6 = $glc
/*20770*/         OPC_MoveChild, 8,
/*20772*/         OPC_RecordNode, // #7 = $slc
/*20773*/         OPC_MoveParent,
/*20774*/         OPC_MoveChild, 9,
/*20776*/         OPC_RecordNode, // #8 = $lwe
/*20777*/         OPC_MoveParent,
/*20778*/         OPC_MoveChild, 10,
/*20780*/         OPC_RecordNode, // #9 = $da
/*20781*/         OPC_MoveParent,
/*20782*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20827
/*20785*/           OPC_EmitMergeInputChains1_0,
/*20786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20798*/           OPC_EmitInteger, MVT::i1, 0, 
/*20801*/           OPC_EmitInteger, MVT::i1, 0, 
/*20804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20827*/         /*SwitchType*/ 42, MVT::v2f32,// ->20871
/*20829*/           OPC_EmitMergeInputChains1_0,
/*20830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20842*/           OPC_EmitInteger, MVT::i1, 0, 
/*20845*/           OPC_EmitInteger, MVT::i1, 0, 
/*20848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20871*/         /*SwitchType*/ 42, MVT::v4f32,// ->20915
/*20873*/           OPC_EmitMergeInputChains1_0,
/*20874*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20877*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20880*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20883*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20886*/           OPC_EmitInteger, MVT::i1, 0, 
/*20889*/           OPC_EmitInteger, MVT::i1, 0, 
/*20892*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20895*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20898*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20915*/         0, // EndSwitchType
/*20916*/       /*Scope*/ 27|128,1/*155*/, /*->21073*/
/*20918*/         OPC_CheckChild2Type, MVT::v4f32,
/*20920*/         OPC_RecordChild3, // #2 = $rsrc
/*20921*/         OPC_CheckChild3Type, MVT::v8i32,
/*20923*/         OPC_RecordChild4, // #3 = $sampler
/*20924*/         OPC_RecordChild5, // #4 = $dmask
/*20925*/         OPC_RecordChild6, // #5 = $unorm
/*20926*/         OPC_RecordChild7, // #6 = $glc
/*20927*/         OPC_MoveChild, 8,
/*20929*/         OPC_RecordNode, // #7 = $slc
/*20930*/         OPC_MoveParent,
/*20931*/         OPC_MoveChild, 9,
/*20933*/         OPC_RecordNode, // #8 = $lwe
/*20934*/         OPC_MoveParent,
/*20935*/         OPC_MoveChild, 10,
/*20937*/         OPC_RecordNode, // #9 = $da
/*20938*/         OPC_MoveParent,
/*20939*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->20984
/*20942*/           OPC_EmitMergeInputChains1_0,
/*20943*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20946*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20949*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20952*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20955*/           OPC_EmitInteger, MVT::i1, 0, 
/*20958*/           OPC_EmitInteger, MVT::i1, 0, 
/*20961*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*20964*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*20967*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*20984*/         /*SwitchType*/ 42, MVT::v2f32,// ->21028
/*20986*/           OPC_EmitMergeInputChains1_0,
/*20987*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*20990*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*20993*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*20996*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*20999*/           OPC_EmitInteger, MVT::i1, 0, 
/*21002*/           OPC_EmitInteger, MVT::i1, 0, 
/*21005*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21008*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21011*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21028*/         /*SwitchType*/ 42, MVT::v4f32,// ->21072
/*21030*/           OPC_EmitMergeInputChains1_0,
/*21031*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21034*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21037*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21040*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21043*/           OPC_EmitInteger, MVT::i1, 0, 
/*21046*/           OPC_EmitInteger, MVT::i1, 0, 
/*21049*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21052*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21055*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21072*/         0, // EndSwitchType
/*21073*/       /*Scope*/ 27|128,1/*155*/, /*->21230*/
/*21075*/         OPC_CheckChild2Type, MVT::v8f32,
/*21077*/         OPC_RecordChild3, // #2 = $rsrc
/*21078*/         OPC_CheckChild3Type, MVT::v8i32,
/*21080*/         OPC_RecordChild4, // #3 = $sampler
/*21081*/         OPC_RecordChild5, // #4 = $dmask
/*21082*/         OPC_RecordChild6, // #5 = $unorm
/*21083*/         OPC_RecordChild7, // #6 = $glc
/*21084*/         OPC_MoveChild, 8,
/*21086*/         OPC_RecordNode, // #7 = $slc
/*21087*/         OPC_MoveParent,
/*21088*/         OPC_MoveChild, 9,
/*21090*/         OPC_RecordNode, // #8 = $lwe
/*21091*/         OPC_MoveParent,
/*21092*/         OPC_MoveChild, 10,
/*21094*/         OPC_RecordNode, // #9 = $da
/*21095*/         OPC_MoveParent,
/*21096*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21141
/*21099*/           OPC_EmitMergeInputChains1_0,
/*21100*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21103*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21112*/           OPC_EmitInteger, MVT::i1, 0, 
/*21115*/           OPC_EmitInteger, MVT::i1, 0, 
/*21118*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21121*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21141*/         /*SwitchType*/ 42, MVT::v2f32,// ->21185
/*21143*/           OPC_EmitMergeInputChains1_0,
/*21144*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21147*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21150*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21153*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21156*/           OPC_EmitInteger, MVT::i1, 0, 
/*21159*/           OPC_EmitInteger, MVT::i1, 0, 
/*21162*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21165*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21168*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21185*/         /*SwitchType*/ 42, MVT::v4f32,// ->21229
/*21187*/           OPC_EmitMergeInputChains1_0,
/*21188*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21191*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21194*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21197*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21200*/           OPC_EmitInteger, MVT::i1, 0, 
/*21203*/           OPC_EmitInteger, MVT::i1, 0, 
/*21206*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21209*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21212*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21229*/         0, // EndSwitchType
/*21230*/       /*Scope*/ 27|128,1/*155*/, /*->21387*/
/*21232*/         OPC_CheckChild2Type, MVT::v16f32,
/*21234*/         OPC_RecordChild3, // #2 = $rsrc
/*21235*/         OPC_CheckChild3Type, MVT::v8i32,
/*21237*/         OPC_RecordChild4, // #3 = $sampler
/*21238*/         OPC_RecordChild5, // #4 = $dmask
/*21239*/         OPC_RecordChild6, // #5 = $unorm
/*21240*/         OPC_RecordChild7, // #6 = $glc
/*21241*/         OPC_MoveChild, 8,
/*21243*/         OPC_RecordNode, // #7 = $slc
/*21244*/         OPC_MoveParent,
/*21245*/         OPC_MoveChild, 9,
/*21247*/         OPC_RecordNode, // #8 = $lwe
/*21248*/         OPC_MoveParent,
/*21249*/         OPC_MoveChild, 10,
/*21251*/         OPC_RecordNode, // #9 = $da
/*21252*/         OPC_MoveParent,
/*21253*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21298
/*21256*/           OPC_EmitMergeInputChains1_0,
/*21257*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21260*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21263*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21266*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21269*/           OPC_EmitInteger, MVT::i1, 0, 
/*21272*/           OPC_EmitInteger, MVT::i1, 0, 
/*21275*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21278*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 417:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21298*/         /*SwitchType*/ 42, MVT::v2f32,// ->21342
/*21300*/           OPC_EmitMergeInputChains1_0,
/*21301*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21304*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21307*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21310*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21313*/           OPC_EmitInteger, MVT::i1, 0, 
/*21316*/           OPC_EmitInteger, MVT::i1, 0, 
/*21319*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21322*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21325*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 417:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21342*/         /*SwitchType*/ 42, MVT::v4f32,// ->21386
/*21344*/           OPC_EmitMergeInputChains1_0,
/*21345*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21348*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21351*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21354*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21357*/           OPC_EmitInteger, MVT::i1, 0, 
/*21360*/           OPC_EmitInteger, MVT::i1, 0, 
/*21363*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21366*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21369*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 417:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21386*/         0, // EndSwitchType
/*21387*/       0, /*End of Scope*/
/*21388*/     /*Scope*/ 23|128,6/*791*/, /*->22181*/
/*21390*/       OPC_CheckChild1Integer, 17|128,3/*401*/, 
/*21393*/       OPC_RecordChild2, // #1 = $addr
/*21394*/       OPC_Scope, 27|128,1/*155*/, /*->21552*/ // 5 children in Scope
/*21397*/         OPC_CheckChild2Type, MVT::f32,
/*21399*/         OPC_RecordChild3, // #2 = $rsrc
/*21400*/         OPC_CheckChild3Type, MVT::v8i32,
/*21402*/         OPC_RecordChild4, // #3 = $sampler
/*21403*/         OPC_RecordChild5, // #4 = $dmask
/*21404*/         OPC_RecordChild6, // #5 = $unorm
/*21405*/         OPC_RecordChild7, // #6 = $glc
/*21406*/         OPC_MoveChild, 8,
/*21408*/         OPC_RecordNode, // #7 = $slc
/*21409*/         OPC_MoveParent,
/*21410*/         OPC_MoveChild, 9,
/*21412*/         OPC_RecordNode, // #8 = $lwe
/*21413*/         OPC_MoveParent,
/*21414*/         OPC_MoveChild, 10,
/*21416*/         OPC_RecordNode, // #9 = $da
/*21417*/         OPC_MoveParent,
/*21418*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21463
/*21421*/           OPC_EmitMergeInputChains1_0,
/*21422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21434*/           OPC_EmitInteger, MVT::i1, 0, 
/*21437*/           OPC_EmitInteger, MVT::i1, 0, 
/*21440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21463*/         /*SwitchType*/ 42, MVT::v2f32,// ->21507
/*21465*/           OPC_EmitMergeInputChains1_0,
/*21466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21478*/           OPC_EmitInteger, MVT::i1, 0, 
/*21481*/           OPC_EmitInteger, MVT::i1, 0, 
/*21484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21507*/         /*SwitchType*/ 42, MVT::v4f32,// ->21551
/*21509*/           OPC_EmitMergeInputChains1_0,
/*21510*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21513*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21516*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21519*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21522*/           OPC_EmitInteger, MVT::i1, 0, 
/*21525*/           OPC_EmitInteger, MVT::i1, 0, 
/*21528*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21531*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21534*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21551*/         0, // EndSwitchType
/*21552*/       /*Scope*/ 27|128,1/*155*/, /*->21709*/
/*21554*/         OPC_CheckChild2Type, MVT::v2f32,
/*21556*/         OPC_RecordChild3, // #2 = $rsrc
/*21557*/         OPC_CheckChild3Type, MVT::v8i32,
/*21559*/         OPC_RecordChild4, // #3 = $sampler
/*21560*/         OPC_RecordChild5, // #4 = $dmask
/*21561*/         OPC_RecordChild6, // #5 = $unorm
/*21562*/         OPC_RecordChild7, // #6 = $glc
/*21563*/         OPC_MoveChild, 8,
/*21565*/         OPC_RecordNode, // #7 = $slc
/*21566*/         OPC_MoveParent,
/*21567*/         OPC_MoveChild, 9,
/*21569*/         OPC_RecordNode, // #8 = $lwe
/*21570*/         OPC_MoveParent,
/*21571*/         OPC_MoveChild, 10,
/*21573*/         OPC_RecordNode, // #9 = $da
/*21574*/         OPC_MoveParent,
/*21575*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21620
/*21578*/           OPC_EmitMergeInputChains1_0,
/*21579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21591*/           OPC_EmitInteger, MVT::i1, 0, 
/*21594*/           OPC_EmitInteger, MVT::i1, 0, 
/*21597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21620*/         /*SwitchType*/ 42, MVT::v2f32,// ->21664
/*21622*/           OPC_EmitMergeInputChains1_0,
/*21623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21635*/           OPC_EmitInteger, MVT::i1, 0, 
/*21638*/           OPC_EmitInteger, MVT::i1, 0, 
/*21641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21664*/         /*SwitchType*/ 42, MVT::v4f32,// ->21708
/*21666*/           OPC_EmitMergeInputChains1_0,
/*21667*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21670*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21673*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21676*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21679*/           OPC_EmitInteger, MVT::i1, 0, 
/*21682*/           OPC_EmitInteger, MVT::i1, 0, 
/*21685*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21688*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21691*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21708*/         0, // EndSwitchType
/*21709*/       /*Scope*/ 27|128,1/*155*/, /*->21866*/
/*21711*/         OPC_CheckChild2Type, MVT::v4f32,
/*21713*/         OPC_RecordChild3, // #2 = $rsrc
/*21714*/         OPC_CheckChild3Type, MVT::v8i32,
/*21716*/         OPC_RecordChild4, // #3 = $sampler
/*21717*/         OPC_RecordChild5, // #4 = $dmask
/*21718*/         OPC_RecordChild6, // #5 = $unorm
/*21719*/         OPC_RecordChild7, // #6 = $glc
/*21720*/         OPC_MoveChild, 8,
/*21722*/         OPC_RecordNode, // #7 = $slc
/*21723*/         OPC_MoveParent,
/*21724*/         OPC_MoveChild, 9,
/*21726*/         OPC_RecordNode, // #8 = $lwe
/*21727*/         OPC_MoveParent,
/*21728*/         OPC_MoveChild, 10,
/*21730*/         OPC_RecordNode, // #9 = $da
/*21731*/         OPC_MoveParent,
/*21732*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21777
/*21735*/           OPC_EmitMergeInputChains1_0,
/*21736*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21739*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21742*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21745*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21748*/           OPC_EmitInteger, MVT::i1, 0, 
/*21751*/           OPC_EmitInteger, MVT::i1, 0, 
/*21754*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21757*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21760*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21777*/         /*SwitchType*/ 42, MVT::v2f32,// ->21821
/*21779*/           OPC_EmitMergeInputChains1_0,
/*21780*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21783*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21786*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21789*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21792*/           OPC_EmitInteger, MVT::i1, 0, 
/*21795*/           OPC_EmitInteger, MVT::i1, 0, 
/*21798*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21801*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21804*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21821*/         /*SwitchType*/ 42, MVT::v4f32,// ->21865
/*21823*/           OPC_EmitMergeInputChains1_0,
/*21824*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21827*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21830*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21833*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21836*/           OPC_EmitInteger, MVT::i1, 0, 
/*21839*/           OPC_EmitInteger, MVT::i1, 0, 
/*21842*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21845*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21848*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21865*/         0, // EndSwitchType
/*21866*/       /*Scope*/ 27|128,1/*155*/, /*->22023*/
/*21868*/         OPC_CheckChild2Type, MVT::v8f32,
/*21870*/         OPC_RecordChild3, // #2 = $rsrc
/*21871*/         OPC_CheckChild3Type, MVT::v8i32,
/*21873*/         OPC_RecordChild4, // #3 = $sampler
/*21874*/         OPC_RecordChild5, // #4 = $dmask
/*21875*/         OPC_RecordChild6, // #5 = $unorm
/*21876*/         OPC_RecordChild7, // #6 = $glc
/*21877*/         OPC_MoveChild, 8,
/*21879*/         OPC_RecordNode, // #7 = $slc
/*21880*/         OPC_MoveParent,
/*21881*/         OPC_MoveChild, 9,
/*21883*/         OPC_RecordNode, // #8 = $lwe
/*21884*/         OPC_MoveParent,
/*21885*/         OPC_MoveChild, 10,
/*21887*/         OPC_RecordNode, // #9 = $da
/*21888*/         OPC_MoveParent,
/*21889*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->21934
/*21892*/           OPC_EmitMergeInputChains1_0,
/*21893*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21896*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21899*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21902*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21905*/           OPC_EmitInteger, MVT::i1, 0, 
/*21908*/           OPC_EmitInteger, MVT::i1, 0, 
/*21911*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21914*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21917*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21934*/         /*SwitchType*/ 42, MVT::v2f32,// ->21978
/*21936*/           OPC_EmitMergeInputChains1_0,
/*21937*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21940*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21943*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21946*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21949*/           OPC_EmitInteger, MVT::i1, 0, 
/*21952*/           OPC_EmitInteger, MVT::i1, 0, 
/*21955*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*21958*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*21961*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*21978*/         /*SwitchType*/ 42, MVT::v4f32,// ->22022
/*21980*/           OPC_EmitMergeInputChains1_0,
/*21981*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*21984*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*21987*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*21990*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*21993*/           OPC_EmitInteger, MVT::i1, 0, 
/*21996*/           OPC_EmitInteger, MVT::i1, 0, 
/*21999*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22002*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22022*/         0, // EndSwitchType
/*22023*/       /*Scope*/ 27|128,1/*155*/, /*->22180*/
/*22025*/         OPC_CheckChild2Type, MVT::v16f32,
/*22027*/         OPC_RecordChild3, // #2 = $rsrc
/*22028*/         OPC_CheckChild3Type, MVT::v8i32,
/*22030*/         OPC_RecordChild4, // #3 = $sampler
/*22031*/         OPC_RecordChild5, // #4 = $dmask
/*22032*/         OPC_RecordChild6, // #5 = $unorm
/*22033*/         OPC_RecordChild7, // #6 = $glc
/*22034*/         OPC_MoveChild, 8,
/*22036*/         OPC_RecordNode, // #7 = $slc
/*22037*/         OPC_MoveParent,
/*22038*/         OPC_MoveChild, 9,
/*22040*/         OPC_RecordNode, // #8 = $lwe
/*22041*/         OPC_MoveParent,
/*22042*/         OPC_MoveChild, 10,
/*22044*/         OPC_RecordNode, // #9 = $da
/*22045*/         OPC_MoveParent,
/*22046*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22091
/*22049*/           OPC_EmitMergeInputChains1_0,
/*22050*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22053*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22056*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22059*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22062*/           OPC_EmitInteger, MVT::i1, 0, 
/*22065*/           OPC_EmitInteger, MVT::i1, 0, 
/*22068*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22071*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22074*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22091*/         /*SwitchType*/ 42, MVT::v2f32,// ->22135
/*22093*/           OPC_EmitMergeInputChains1_0,
/*22094*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22100*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22103*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22106*/           OPC_EmitInteger, MVT::i1, 0, 
/*22109*/           OPC_EmitInteger, MVT::i1, 0, 
/*22112*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22115*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22135*/         /*SwitchType*/ 42, MVT::v4f32,// ->22179
/*22137*/           OPC_EmitMergeInputChains1_0,
/*22138*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22141*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22144*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22147*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22150*/           OPC_EmitInteger, MVT::i1, 0, 
/*22153*/           OPC_EmitInteger, MVT::i1, 0, 
/*22156*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22159*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22162*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 401:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22179*/         0, // EndSwitchType
/*22180*/       0, /*End of Scope*/
/*22181*/     /*Scope*/ 23|128,6/*791*/, /*->22974*/
/*22183*/       OPC_CheckChild1Integer, 16|128,3/*400*/, 
/*22186*/       OPC_RecordChild2, // #1 = $addr
/*22187*/       OPC_Scope, 27|128,1/*155*/, /*->22345*/ // 5 children in Scope
/*22190*/         OPC_CheckChild2Type, MVT::f32,
/*22192*/         OPC_RecordChild3, // #2 = $rsrc
/*22193*/         OPC_CheckChild3Type, MVT::v8i32,
/*22195*/         OPC_RecordChild4, // #3 = $sampler
/*22196*/         OPC_RecordChild5, // #4 = $dmask
/*22197*/         OPC_RecordChild6, // #5 = $unorm
/*22198*/         OPC_RecordChild7, // #6 = $glc
/*22199*/         OPC_MoveChild, 8,
/*22201*/         OPC_RecordNode, // #7 = $slc
/*22202*/         OPC_MoveParent,
/*22203*/         OPC_MoveChild, 9,
/*22205*/         OPC_RecordNode, // #8 = $lwe
/*22206*/         OPC_MoveParent,
/*22207*/         OPC_MoveChild, 10,
/*22209*/         OPC_RecordNode, // #9 = $da
/*22210*/         OPC_MoveParent,
/*22211*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22256
/*22214*/           OPC_EmitMergeInputChains1_0,
/*22215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22227*/           OPC_EmitInteger, MVT::i1, 0, 
/*22230*/           OPC_EmitInteger, MVT::i1, 0, 
/*22233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22256*/         /*SwitchType*/ 42, MVT::v2f32,// ->22300
/*22258*/           OPC_EmitMergeInputChains1_0,
/*22259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22271*/           OPC_EmitInteger, MVT::i1, 0, 
/*22274*/           OPC_EmitInteger, MVT::i1, 0, 
/*22277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22300*/         /*SwitchType*/ 42, MVT::v4f32,// ->22344
/*22302*/           OPC_EmitMergeInputChains1_0,
/*22303*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22306*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22309*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22312*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22315*/           OPC_EmitInteger, MVT::i1, 0, 
/*22318*/           OPC_EmitInteger, MVT::i1, 0, 
/*22321*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22324*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22344*/         0, // EndSwitchType
/*22345*/       /*Scope*/ 27|128,1/*155*/, /*->22502*/
/*22347*/         OPC_CheckChild2Type, MVT::v2f32,
/*22349*/         OPC_RecordChild3, // #2 = $rsrc
/*22350*/         OPC_CheckChild3Type, MVT::v8i32,
/*22352*/         OPC_RecordChild4, // #3 = $sampler
/*22353*/         OPC_RecordChild5, // #4 = $dmask
/*22354*/         OPC_RecordChild6, // #5 = $unorm
/*22355*/         OPC_RecordChild7, // #6 = $glc
/*22356*/         OPC_MoveChild, 8,
/*22358*/         OPC_RecordNode, // #7 = $slc
/*22359*/         OPC_MoveParent,
/*22360*/         OPC_MoveChild, 9,
/*22362*/         OPC_RecordNode, // #8 = $lwe
/*22363*/         OPC_MoveParent,
/*22364*/         OPC_MoveChild, 10,
/*22366*/         OPC_RecordNode, // #9 = $da
/*22367*/         OPC_MoveParent,
/*22368*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22413
/*22371*/           OPC_EmitMergeInputChains1_0,
/*22372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22384*/           OPC_EmitInteger, MVT::i1, 0, 
/*22387*/           OPC_EmitInteger, MVT::i1, 0, 
/*22390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22413*/         /*SwitchType*/ 42, MVT::v2f32,// ->22457
/*22415*/           OPC_EmitMergeInputChains1_0,
/*22416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22428*/           OPC_EmitInteger, MVT::i1, 0, 
/*22431*/           OPC_EmitInteger, MVT::i1, 0, 
/*22434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22457*/         /*SwitchType*/ 42, MVT::v4f32,// ->22501
/*22459*/           OPC_EmitMergeInputChains1_0,
/*22460*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22463*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22466*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22469*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22472*/           OPC_EmitInteger, MVT::i1, 0, 
/*22475*/           OPC_EmitInteger, MVT::i1, 0, 
/*22478*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22481*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22484*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22501*/         0, // EndSwitchType
/*22502*/       /*Scope*/ 27|128,1/*155*/, /*->22659*/
/*22504*/         OPC_CheckChild2Type, MVT::v4f32,
/*22506*/         OPC_RecordChild3, // #2 = $rsrc
/*22507*/         OPC_CheckChild3Type, MVT::v8i32,
/*22509*/         OPC_RecordChild4, // #3 = $sampler
/*22510*/         OPC_RecordChild5, // #4 = $dmask
/*22511*/         OPC_RecordChild6, // #5 = $unorm
/*22512*/         OPC_RecordChild7, // #6 = $glc
/*22513*/         OPC_MoveChild, 8,
/*22515*/         OPC_RecordNode, // #7 = $slc
/*22516*/         OPC_MoveParent,
/*22517*/         OPC_MoveChild, 9,
/*22519*/         OPC_RecordNode, // #8 = $lwe
/*22520*/         OPC_MoveParent,
/*22521*/         OPC_MoveChild, 10,
/*22523*/         OPC_RecordNode, // #9 = $da
/*22524*/         OPC_MoveParent,
/*22525*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22570
/*22528*/           OPC_EmitMergeInputChains1_0,
/*22529*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22532*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22535*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22538*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22541*/           OPC_EmitInteger, MVT::i1, 0, 
/*22544*/           OPC_EmitInteger, MVT::i1, 0, 
/*22547*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22550*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22553*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22570*/         /*SwitchType*/ 42, MVT::v2f32,// ->22614
/*22572*/           OPC_EmitMergeInputChains1_0,
/*22573*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22576*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22579*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22582*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22585*/           OPC_EmitInteger, MVT::i1, 0, 
/*22588*/           OPC_EmitInteger, MVT::i1, 0, 
/*22591*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22594*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22614*/         /*SwitchType*/ 42, MVT::v4f32,// ->22658
/*22616*/           OPC_EmitMergeInputChains1_0,
/*22617*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22620*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22623*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22626*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22629*/           OPC_EmitInteger, MVT::i1, 0, 
/*22632*/           OPC_EmitInteger, MVT::i1, 0, 
/*22635*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22638*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22641*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22658*/         0, // EndSwitchType
/*22659*/       /*Scope*/ 27|128,1/*155*/, /*->22816*/
/*22661*/         OPC_CheckChild2Type, MVT::v8f32,
/*22663*/         OPC_RecordChild3, // #2 = $rsrc
/*22664*/         OPC_CheckChild3Type, MVT::v8i32,
/*22666*/         OPC_RecordChild4, // #3 = $sampler
/*22667*/         OPC_RecordChild5, // #4 = $dmask
/*22668*/         OPC_RecordChild6, // #5 = $unorm
/*22669*/         OPC_RecordChild7, // #6 = $glc
/*22670*/         OPC_MoveChild, 8,
/*22672*/         OPC_RecordNode, // #7 = $slc
/*22673*/         OPC_MoveParent,
/*22674*/         OPC_MoveChild, 9,
/*22676*/         OPC_RecordNode, // #8 = $lwe
/*22677*/         OPC_MoveParent,
/*22678*/         OPC_MoveChild, 10,
/*22680*/         OPC_RecordNode, // #9 = $da
/*22681*/         OPC_MoveParent,
/*22682*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22727
/*22685*/           OPC_EmitMergeInputChains1_0,
/*22686*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22692*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22695*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22698*/           OPC_EmitInteger, MVT::i1, 0, 
/*22701*/           OPC_EmitInteger, MVT::i1, 0, 
/*22704*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22707*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22710*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22727*/         /*SwitchType*/ 42, MVT::v2f32,// ->22771
/*22729*/           OPC_EmitMergeInputChains1_0,
/*22730*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22733*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22736*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22739*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22742*/           OPC_EmitInteger, MVT::i1, 0, 
/*22745*/           OPC_EmitInteger, MVT::i1, 0, 
/*22748*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22751*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22754*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22771*/         /*SwitchType*/ 42, MVT::v4f32,// ->22815
/*22773*/           OPC_EmitMergeInputChains1_0,
/*22774*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22777*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22780*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22783*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22786*/           OPC_EmitInteger, MVT::i1, 0, 
/*22789*/           OPC_EmitInteger, MVT::i1, 0, 
/*22792*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22795*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22798*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22815*/         0, // EndSwitchType
/*22816*/       /*Scope*/ 27|128,1/*155*/, /*->22973*/
/*22818*/         OPC_CheckChild2Type, MVT::v16f32,
/*22820*/         OPC_RecordChild3, // #2 = $rsrc
/*22821*/         OPC_CheckChild3Type, MVT::v8i32,
/*22823*/         OPC_RecordChild4, // #3 = $sampler
/*22824*/         OPC_RecordChild5, // #4 = $dmask
/*22825*/         OPC_RecordChild6, // #5 = $unorm
/*22826*/         OPC_RecordChild7, // #6 = $glc
/*22827*/         OPC_MoveChild, 8,
/*22829*/         OPC_RecordNode, // #7 = $slc
/*22830*/         OPC_MoveParent,
/*22831*/         OPC_MoveChild, 9,
/*22833*/         OPC_RecordNode, // #8 = $lwe
/*22834*/         OPC_MoveParent,
/*22835*/         OPC_MoveChild, 10,
/*22837*/         OPC_RecordNode, // #9 = $da
/*22838*/         OPC_MoveParent,
/*22839*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->22884
/*22842*/           OPC_EmitMergeInputChains1_0,
/*22843*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22846*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22849*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22855*/           OPC_EmitInteger, MVT::i1, 0, 
/*22858*/           OPC_EmitInteger, MVT::i1, 0, 
/*22861*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22864*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22867*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22884*/         /*SwitchType*/ 42, MVT::v2f32,// ->22928
/*22886*/           OPC_EmitMergeInputChains1_0,
/*22887*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22890*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22893*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22896*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22899*/           OPC_EmitInteger, MVT::i1, 0, 
/*22902*/           OPC_EmitInteger, MVT::i1, 0, 
/*22905*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22908*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22911*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22928*/         /*SwitchType*/ 42, MVT::v4f32,// ->22972
/*22930*/           OPC_EmitMergeInputChains1_0,
/*22931*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*22934*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*22937*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*22940*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*22943*/           OPC_EmitInteger, MVT::i1, 0, 
/*22946*/           OPC_EmitInteger, MVT::i1, 0, 
/*22949*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*22952*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*22955*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 400:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*22972*/         0, // EndSwitchType
/*22973*/       0, /*End of Scope*/
/*22974*/     /*Scope*/ 23|128,6/*791*/, /*->23767*/
/*22976*/       OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*22979*/       OPC_RecordChild2, // #1 = $addr
/*22980*/       OPC_Scope, 27|128,1/*155*/, /*->23138*/ // 5 children in Scope
/*22983*/         OPC_CheckChild2Type, MVT::f32,
/*22985*/         OPC_RecordChild3, // #2 = $rsrc
/*22986*/         OPC_CheckChild3Type, MVT::v8i32,
/*22988*/         OPC_RecordChild4, // #3 = $sampler
/*22989*/         OPC_RecordChild5, // #4 = $dmask
/*22990*/         OPC_RecordChild6, // #5 = $unorm
/*22991*/         OPC_RecordChild7, // #6 = $glc
/*22992*/         OPC_MoveChild, 8,
/*22994*/         OPC_RecordNode, // #7 = $slc
/*22995*/         OPC_MoveParent,
/*22996*/         OPC_MoveChild, 9,
/*22998*/         OPC_RecordNode, // #8 = $lwe
/*22999*/         OPC_MoveParent,
/*23000*/         OPC_MoveChild, 10,
/*23002*/         OPC_RecordNode, // #9 = $da
/*23003*/         OPC_MoveParent,
/*23004*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23049
/*23007*/           OPC_EmitMergeInputChains1_0,
/*23008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23020*/           OPC_EmitInteger, MVT::i1, 0, 
/*23023*/           OPC_EmitInteger, MVT::i1, 0, 
/*23026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23049*/         /*SwitchType*/ 42, MVT::v2f32,// ->23093
/*23051*/           OPC_EmitMergeInputChains1_0,
/*23052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23064*/           OPC_EmitInteger, MVT::i1, 0, 
/*23067*/           OPC_EmitInteger, MVT::i1, 0, 
/*23070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23093*/         /*SwitchType*/ 42, MVT::v4f32,// ->23137
/*23095*/           OPC_EmitMergeInputChains1_0,
/*23096*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23099*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23102*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23105*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23108*/           OPC_EmitInteger, MVT::i1, 0, 
/*23111*/           OPC_EmitInteger, MVT::i1, 0, 
/*23114*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23117*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23120*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23137*/         0, // EndSwitchType
/*23138*/       /*Scope*/ 27|128,1/*155*/, /*->23295*/
/*23140*/         OPC_CheckChild2Type, MVT::v2f32,
/*23142*/         OPC_RecordChild3, // #2 = $rsrc
/*23143*/         OPC_CheckChild3Type, MVT::v8i32,
/*23145*/         OPC_RecordChild4, // #3 = $sampler
/*23146*/         OPC_RecordChild5, // #4 = $dmask
/*23147*/         OPC_RecordChild6, // #5 = $unorm
/*23148*/         OPC_RecordChild7, // #6 = $glc
/*23149*/         OPC_MoveChild, 8,
/*23151*/         OPC_RecordNode, // #7 = $slc
/*23152*/         OPC_MoveParent,
/*23153*/         OPC_MoveChild, 9,
/*23155*/         OPC_RecordNode, // #8 = $lwe
/*23156*/         OPC_MoveParent,
/*23157*/         OPC_MoveChild, 10,
/*23159*/         OPC_RecordNode, // #9 = $da
/*23160*/         OPC_MoveParent,
/*23161*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23206
/*23164*/           OPC_EmitMergeInputChains1_0,
/*23165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23177*/           OPC_EmitInteger, MVT::i1, 0, 
/*23180*/           OPC_EmitInteger, MVT::i1, 0, 
/*23183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23206*/         /*SwitchType*/ 42, MVT::v2f32,// ->23250
/*23208*/           OPC_EmitMergeInputChains1_0,
/*23209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23221*/           OPC_EmitInteger, MVT::i1, 0, 
/*23224*/           OPC_EmitInteger, MVT::i1, 0, 
/*23227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23250*/         /*SwitchType*/ 42, MVT::v4f32,// ->23294
/*23252*/           OPC_EmitMergeInputChains1_0,
/*23253*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23256*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23259*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23262*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23265*/           OPC_EmitInteger, MVT::i1, 0, 
/*23268*/           OPC_EmitInteger, MVT::i1, 0, 
/*23271*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23274*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23277*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23294*/         0, // EndSwitchType
/*23295*/       /*Scope*/ 27|128,1/*155*/, /*->23452*/
/*23297*/         OPC_CheckChild2Type, MVT::v4f32,
/*23299*/         OPC_RecordChild3, // #2 = $rsrc
/*23300*/         OPC_CheckChild3Type, MVT::v8i32,
/*23302*/         OPC_RecordChild4, // #3 = $sampler
/*23303*/         OPC_RecordChild5, // #4 = $dmask
/*23304*/         OPC_RecordChild6, // #5 = $unorm
/*23305*/         OPC_RecordChild7, // #6 = $glc
/*23306*/         OPC_MoveChild, 8,
/*23308*/         OPC_RecordNode, // #7 = $slc
/*23309*/         OPC_MoveParent,
/*23310*/         OPC_MoveChild, 9,
/*23312*/         OPC_RecordNode, // #8 = $lwe
/*23313*/         OPC_MoveParent,
/*23314*/         OPC_MoveChild, 10,
/*23316*/         OPC_RecordNode, // #9 = $da
/*23317*/         OPC_MoveParent,
/*23318*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23363
/*23321*/           OPC_EmitMergeInputChains1_0,
/*23322*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23325*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23328*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23331*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23334*/           OPC_EmitInteger, MVT::i1, 0, 
/*23337*/           OPC_EmitInteger, MVT::i1, 0, 
/*23340*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23343*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23346*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23363*/         /*SwitchType*/ 42, MVT::v2f32,// ->23407
/*23365*/           OPC_EmitMergeInputChains1_0,
/*23366*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23369*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23372*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23375*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23378*/           OPC_EmitInteger, MVT::i1, 0, 
/*23381*/           OPC_EmitInteger, MVT::i1, 0, 
/*23384*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23387*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23390*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23407*/         /*SwitchType*/ 42, MVT::v4f32,// ->23451
/*23409*/           OPC_EmitMergeInputChains1_0,
/*23410*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23413*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23416*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23419*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23422*/           OPC_EmitInteger, MVT::i1, 0, 
/*23425*/           OPC_EmitInteger, MVT::i1, 0, 
/*23428*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23431*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23434*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23451*/         0, // EndSwitchType
/*23452*/       /*Scope*/ 27|128,1/*155*/, /*->23609*/
/*23454*/         OPC_CheckChild2Type, MVT::v8f32,
/*23456*/         OPC_RecordChild3, // #2 = $rsrc
/*23457*/         OPC_CheckChild3Type, MVT::v8i32,
/*23459*/         OPC_RecordChild4, // #3 = $sampler
/*23460*/         OPC_RecordChild5, // #4 = $dmask
/*23461*/         OPC_RecordChild6, // #5 = $unorm
/*23462*/         OPC_RecordChild7, // #6 = $glc
/*23463*/         OPC_MoveChild, 8,
/*23465*/         OPC_RecordNode, // #7 = $slc
/*23466*/         OPC_MoveParent,
/*23467*/         OPC_MoveChild, 9,
/*23469*/         OPC_RecordNode, // #8 = $lwe
/*23470*/         OPC_MoveParent,
/*23471*/         OPC_MoveChild, 10,
/*23473*/         OPC_RecordNode, // #9 = $da
/*23474*/         OPC_MoveParent,
/*23475*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23520
/*23478*/           OPC_EmitMergeInputChains1_0,
/*23479*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23482*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23485*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23488*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23491*/           OPC_EmitInteger, MVT::i1, 0, 
/*23494*/           OPC_EmitInteger, MVT::i1, 0, 
/*23497*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23500*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23520*/         /*SwitchType*/ 42, MVT::v2f32,// ->23564
/*23522*/           OPC_EmitMergeInputChains1_0,
/*23523*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23526*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23529*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23532*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23535*/           OPC_EmitInteger, MVT::i1, 0, 
/*23538*/           OPC_EmitInteger, MVT::i1, 0, 
/*23541*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23544*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23547*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23564*/         /*SwitchType*/ 42, MVT::v4f32,// ->23608
/*23566*/           OPC_EmitMergeInputChains1_0,
/*23567*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23570*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23573*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23576*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23579*/           OPC_EmitInteger, MVT::i1, 0, 
/*23582*/           OPC_EmitInteger, MVT::i1, 0, 
/*23585*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23588*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23591*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23608*/         0, // EndSwitchType
/*23609*/       /*Scope*/ 27|128,1/*155*/, /*->23766*/
/*23611*/         OPC_CheckChild2Type, MVT::v16f32,
/*23613*/         OPC_RecordChild3, // #2 = $rsrc
/*23614*/         OPC_CheckChild3Type, MVT::v8i32,
/*23616*/         OPC_RecordChild4, // #3 = $sampler
/*23617*/         OPC_RecordChild5, // #4 = $dmask
/*23618*/         OPC_RecordChild6, // #5 = $unorm
/*23619*/         OPC_RecordChild7, // #6 = $glc
/*23620*/         OPC_MoveChild, 8,
/*23622*/         OPC_RecordNode, // #7 = $slc
/*23623*/         OPC_MoveParent,
/*23624*/         OPC_MoveChild, 9,
/*23626*/         OPC_RecordNode, // #8 = $lwe
/*23627*/         OPC_MoveParent,
/*23628*/         OPC_MoveChild, 10,
/*23630*/         OPC_RecordNode, // #9 = $da
/*23631*/         OPC_MoveParent,
/*23632*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23677
/*23635*/           OPC_EmitMergeInputChains1_0,
/*23636*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23639*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23642*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23645*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23648*/           OPC_EmitInteger, MVT::i1, 0, 
/*23651*/           OPC_EmitInteger, MVT::i1, 0, 
/*23654*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23657*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23677*/         /*SwitchType*/ 42, MVT::v2f32,// ->23721
/*23679*/           OPC_EmitMergeInputChains1_0,
/*23680*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23683*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23686*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23689*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23692*/           OPC_EmitInteger, MVT::i1, 0, 
/*23695*/           OPC_EmitInteger, MVT::i1, 0, 
/*23698*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23701*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23721*/         /*SwitchType*/ 42, MVT::v4f32,// ->23765
/*23723*/           OPC_EmitMergeInputChains1_0,
/*23724*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23727*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23730*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23733*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23736*/           OPC_EmitInteger, MVT::i1, 0, 
/*23739*/           OPC_EmitInteger, MVT::i1, 0, 
/*23742*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23745*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23748*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 419:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23765*/         0, // EndSwitchType
/*23766*/       0, /*End of Scope*/
/*23767*/     /*Scope*/ 23|128,6/*791*/, /*->24560*/
/*23769*/       OPC_CheckChild1Integer, 29|128,3/*413*/, 
/*23772*/       OPC_RecordChild2, // #1 = $addr
/*23773*/       OPC_Scope, 27|128,1/*155*/, /*->23931*/ // 5 children in Scope
/*23776*/         OPC_CheckChild2Type, MVT::f32,
/*23778*/         OPC_RecordChild3, // #2 = $rsrc
/*23779*/         OPC_CheckChild3Type, MVT::v8i32,
/*23781*/         OPC_RecordChild4, // #3 = $sampler
/*23782*/         OPC_RecordChild5, // #4 = $dmask
/*23783*/         OPC_RecordChild6, // #5 = $unorm
/*23784*/         OPC_RecordChild7, // #6 = $glc
/*23785*/         OPC_MoveChild, 8,
/*23787*/         OPC_RecordNode, // #7 = $slc
/*23788*/         OPC_MoveParent,
/*23789*/         OPC_MoveChild, 9,
/*23791*/         OPC_RecordNode, // #8 = $lwe
/*23792*/         OPC_MoveParent,
/*23793*/         OPC_MoveChild, 10,
/*23795*/         OPC_RecordNode, // #9 = $da
/*23796*/         OPC_MoveParent,
/*23797*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23842
/*23800*/           OPC_EmitMergeInputChains1_0,
/*23801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23813*/           OPC_EmitInteger, MVT::i1, 0, 
/*23816*/           OPC_EmitInteger, MVT::i1, 0, 
/*23819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23842*/         /*SwitchType*/ 42, MVT::v2f32,// ->23886
/*23844*/           OPC_EmitMergeInputChains1_0,
/*23845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23857*/           OPC_EmitInteger, MVT::i1, 0, 
/*23860*/           OPC_EmitInteger, MVT::i1, 0, 
/*23863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23886*/         /*SwitchType*/ 42, MVT::v4f32,// ->23930
/*23888*/           OPC_EmitMergeInputChains1_0,
/*23889*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23892*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23895*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23898*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23901*/           OPC_EmitInteger, MVT::i1, 0, 
/*23904*/           OPC_EmitInteger, MVT::i1, 0, 
/*23907*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23910*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23913*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23930*/         0, // EndSwitchType
/*23931*/       /*Scope*/ 27|128,1/*155*/, /*->24088*/
/*23933*/         OPC_CheckChild2Type, MVT::v2f32,
/*23935*/         OPC_RecordChild3, // #2 = $rsrc
/*23936*/         OPC_CheckChild3Type, MVT::v8i32,
/*23938*/         OPC_RecordChild4, // #3 = $sampler
/*23939*/         OPC_RecordChild5, // #4 = $dmask
/*23940*/         OPC_RecordChild6, // #5 = $unorm
/*23941*/         OPC_RecordChild7, // #6 = $glc
/*23942*/         OPC_MoveChild, 8,
/*23944*/         OPC_RecordNode, // #7 = $slc
/*23945*/         OPC_MoveParent,
/*23946*/         OPC_MoveChild, 9,
/*23948*/         OPC_RecordNode, // #8 = $lwe
/*23949*/         OPC_MoveParent,
/*23950*/         OPC_MoveChild, 10,
/*23952*/         OPC_RecordNode, // #9 = $da
/*23953*/         OPC_MoveParent,
/*23954*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->23999
/*23957*/           OPC_EmitMergeInputChains1_0,
/*23958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*23961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*23964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*23967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*23970*/           OPC_EmitInteger, MVT::i1, 0, 
/*23973*/           OPC_EmitInteger, MVT::i1, 0, 
/*23976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*23979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*23982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*23999*/         /*SwitchType*/ 42, MVT::v2f32,// ->24043
/*24001*/           OPC_EmitMergeInputChains1_0,
/*24002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24014*/           OPC_EmitInteger, MVT::i1, 0, 
/*24017*/           OPC_EmitInteger, MVT::i1, 0, 
/*24020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24043*/         /*SwitchType*/ 42, MVT::v4f32,// ->24087
/*24045*/           OPC_EmitMergeInputChains1_0,
/*24046*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24052*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24055*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24058*/           OPC_EmitInteger, MVT::i1, 0, 
/*24061*/           OPC_EmitInteger, MVT::i1, 0, 
/*24064*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24067*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24070*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24087*/         0, // EndSwitchType
/*24088*/       /*Scope*/ 27|128,1/*155*/, /*->24245*/
/*24090*/         OPC_CheckChild2Type, MVT::v4f32,
/*24092*/         OPC_RecordChild3, // #2 = $rsrc
/*24093*/         OPC_CheckChild3Type, MVT::v8i32,
/*24095*/         OPC_RecordChild4, // #3 = $sampler
/*24096*/         OPC_RecordChild5, // #4 = $dmask
/*24097*/         OPC_RecordChild6, // #5 = $unorm
/*24098*/         OPC_RecordChild7, // #6 = $glc
/*24099*/         OPC_MoveChild, 8,
/*24101*/         OPC_RecordNode, // #7 = $slc
/*24102*/         OPC_MoveParent,
/*24103*/         OPC_MoveChild, 9,
/*24105*/         OPC_RecordNode, // #8 = $lwe
/*24106*/         OPC_MoveParent,
/*24107*/         OPC_MoveChild, 10,
/*24109*/         OPC_RecordNode, // #9 = $da
/*24110*/         OPC_MoveParent,
/*24111*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24156
/*24114*/           OPC_EmitMergeInputChains1_0,
/*24115*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24118*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24121*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24124*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24127*/           OPC_EmitInteger, MVT::i1, 0, 
/*24130*/           OPC_EmitInteger, MVT::i1, 0, 
/*24133*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24136*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24139*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24156*/         /*SwitchType*/ 42, MVT::v2f32,// ->24200
/*24158*/           OPC_EmitMergeInputChains1_0,
/*24159*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24162*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24165*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24168*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24171*/           OPC_EmitInteger, MVT::i1, 0, 
/*24174*/           OPC_EmitInteger, MVT::i1, 0, 
/*24177*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24180*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24200*/         /*SwitchType*/ 42, MVT::v4f32,// ->24244
/*24202*/           OPC_EmitMergeInputChains1_0,
/*24203*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24206*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24209*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24212*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24215*/           OPC_EmitInteger, MVT::i1, 0, 
/*24218*/           OPC_EmitInteger, MVT::i1, 0, 
/*24221*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24224*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24227*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24244*/         0, // EndSwitchType
/*24245*/       /*Scope*/ 27|128,1/*155*/, /*->24402*/
/*24247*/         OPC_CheckChild2Type, MVT::v8f32,
/*24249*/         OPC_RecordChild3, // #2 = $rsrc
/*24250*/         OPC_CheckChild3Type, MVT::v8i32,
/*24252*/         OPC_RecordChild4, // #3 = $sampler
/*24253*/         OPC_RecordChild5, // #4 = $dmask
/*24254*/         OPC_RecordChild6, // #5 = $unorm
/*24255*/         OPC_RecordChild7, // #6 = $glc
/*24256*/         OPC_MoveChild, 8,
/*24258*/         OPC_RecordNode, // #7 = $slc
/*24259*/         OPC_MoveParent,
/*24260*/         OPC_MoveChild, 9,
/*24262*/         OPC_RecordNode, // #8 = $lwe
/*24263*/         OPC_MoveParent,
/*24264*/         OPC_MoveChild, 10,
/*24266*/         OPC_RecordNode, // #9 = $da
/*24267*/         OPC_MoveParent,
/*24268*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24313
/*24271*/           OPC_EmitMergeInputChains1_0,
/*24272*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24275*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24278*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24284*/           OPC_EmitInteger, MVT::i1, 0, 
/*24287*/           OPC_EmitInteger, MVT::i1, 0, 
/*24290*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24293*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24313*/         /*SwitchType*/ 42, MVT::v2f32,// ->24357
/*24315*/           OPC_EmitMergeInputChains1_0,
/*24316*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24319*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24322*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24325*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24328*/           OPC_EmitInteger, MVT::i1, 0, 
/*24331*/           OPC_EmitInteger, MVT::i1, 0, 
/*24334*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24337*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24340*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24357*/         /*SwitchType*/ 42, MVT::v4f32,// ->24401
/*24359*/           OPC_EmitMergeInputChains1_0,
/*24360*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24363*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24366*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24369*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24372*/           OPC_EmitInteger, MVT::i1, 0, 
/*24375*/           OPC_EmitInteger, MVT::i1, 0, 
/*24378*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24381*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24384*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24401*/         0, // EndSwitchType
/*24402*/       /*Scope*/ 27|128,1/*155*/, /*->24559*/
/*24404*/         OPC_CheckChild2Type, MVT::v16f32,
/*24406*/         OPC_RecordChild3, // #2 = $rsrc
/*24407*/         OPC_CheckChild3Type, MVT::v8i32,
/*24409*/         OPC_RecordChild4, // #3 = $sampler
/*24410*/         OPC_RecordChild5, // #4 = $dmask
/*24411*/         OPC_RecordChild6, // #5 = $unorm
/*24412*/         OPC_RecordChild7, // #6 = $glc
/*24413*/         OPC_MoveChild, 8,
/*24415*/         OPC_RecordNode, // #7 = $slc
/*24416*/         OPC_MoveParent,
/*24417*/         OPC_MoveChild, 9,
/*24419*/         OPC_RecordNode, // #8 = $lwe
/*24420*/         OPC_MoveParent,
/*24421*/         OPC_MoveChild, 10,
/*24423*/         OPC_RecordNode, // #9 = $da
/*24424*/         OPC_MoveParent,
/*24425*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24470
/*24428*/           OPC_EmitMergeInputChains1_0,
/*24429*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24435*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24438*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24441*/           OPC_EmitInteger, MVT::i1, 0, 
/*24444*/           OPC_EmitInteger, MVT::i1, 0, 
/*24447*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24450*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24453*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24470*/         /*SwitchType*/ 42, MVT::v2f32,// ->24514
/*24472*/           OPC_EmitMergeInputChains1_0,
/*24473*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24476*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24479*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24482*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24485*/           OPC_EmitInteger, MVT::i1, 0, 
/*24488*/           OPC_EmitInteger, MVT::i1, 0, 
/*24491*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24494*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24497*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24514*/         /*SwitchType*/ 42, MVT::v4f32,// ->24558
/*24516*/           OPC_EmitMergeInputChains1_0,
/*24517*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24520*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24523*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24526*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24529*/           OPC_EmitInteger, MVT::i1, 0, 
/*24532*/           OPC_EmitInteger, MVT::i1, 0, 
/*24535*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24538*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24541*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 413:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24558*/         0, // EndSwitchType
/*24559*/       0, /*End of Scope*/
/*24560*/     /*Scope*/ 23|128,6/*791*/, /*->25353*/
/*24562*/       OPC_CheckChild1Integer, 24|128,3/*408*/, 
/*24565*/       OPC_RecordChild2, // #1 = $addr
/*24566*/       OPC_Scope, 27|128,1/*155*/, /*->24724*/ // 5 children in Scope
/*24569*/         OPC_CheckChild2Type, MVT::f32,
/*24571*/         OPC_RecordChild3, // #2 = $rsrc
/*24572*/         OPC_CheckChild3Type, MVT::v8i32,
/*24574*/         OPC_RecordChild4, // #3 = $sampler
/*24575*/         OPC_RecordChild5, // #4 = $dmask
/*24576*/         OPC_RecordChild6, // #5 = $unorm
/*24577*/         OPC_RecordChild7, // #6 = $glc
/*24578*/         OPC_MoveChild, 8,
/*24580*/         OPC_RecordNode, // #7 = $slc
/*24581*/         OPC_MoveParent,
/*24582*/         OPC_MoveChild, 9,
/*24584*/         OPC_RecordNode, // #8 = $lwe
/*24585*/         OPC_MoveParent,
/*24586*/         OPC_MoveChild, 10,
/*24588*/         OPC_RecordNode, // #9 = $da
/*24589*/         OPC_MoveParent,
/*24590*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24635
/*24593*/           OPC_EmitMergeInputChains1_0,
/*24594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24606*/           OPC_EmitInteger, MVT::i1, 0, 
/*24609*/           OPC_EmitInteger, MVT::i1, 0, 
/*24612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24635*/         /*SwitchType*/ 42, MVT::v2f32,// ->24679
/*24637*/           OPC_EmitMergeInputChains1_0,
/*24638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24650*/           OPC_EmitInteger, MVT::i1, 0, 
/*24653*/           OPC_EmitInteger, MVT::i1, 0, 
/*24656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24679*/         /*SwitchType*/ 42, MVT::v4f32,// ->24723
/*24681*/           OPC_EmitMergeInputChains1_0,
/*24682*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24685*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24688*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24691*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24694*/           OPC_EmitInteger, MVT::i1, 0, 
/*24697*/           OPC_EmitInteger, MVT::i1, 0, 
/*24700*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24703*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24706*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24723*/         0, // EndSwitchType
/*24724*/       /*Scope*/ 27|128,1/*155*/, /*->24881*/
/*24726*/         OPC_CheckChild2Type, MVT::v2f32,
/*24728*/         OPC_RecordChild3, // #2 = $rsrc
/*24729*/         OPC_CheckChild3Type, MVT::v8i32,
/*24731*/         OPC_RecordChild4, // #3 = $sampler
/*24732*/         OPC_RecordChild5, // #4 = $dmask
/*24733*/         OPC_RecordChild6, // #5 = $unorm
/*24734*/         OPC_RecordChild7, // #6 = $glc
/*24735*/         OPC_MoveChild, 8,
/*24737*/         OPC_RecordNode, // #7 = $slc
/*24738*/         OPC_MoveParent,
/*24739*/         OPC_MoveChild, 9,
/*24741*/         OPC_RecordNode, // #8 = $lwe
/*24742*/         OPC_MoveParent,
/*24743*/         OPC_MoveChild, 10,
/*24745*/         OPC_RecordNode, // #9 = $da
/*24746*/         OPC_MoveParent,
/*24747*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24792
/*24750*/           OPC_EmitMergeInputChains1_0,
/*24751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24763*/           OPC_EmitInteger, MVT::i1, 0, 
/*24766*/           OPC_EmitInteger, MVT::i1, 0, 
/*24769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24792*/         /*SwitchType*/ 42, MVT::v2f32,// ->24836
/*24794*/           OPC_EmitMergeInputChains1_0,
/*24795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24807*/           OPC_EmitInteger, MVT::i1, 0, 
/*24810*/           OPC_EmitInteger, MVT::i1, 0, 
/*24813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24836*/         /*SwitchType*/ 42, MVT::v4f32,// ->24880
/*24838*/           OPC_EmitMergeInputChains1_0,
/*24839*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24842*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24845*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24848*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24851*/           OPC_EmitInteger, MVT::i1, 0, 
/*24854*/           OPC_EmitInteger, MVT::i1, 0, 
/*24857*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24860*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24863*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24880*/         0, // EndSwitchType
/*24881*/       /*Scope*/ 27|128,1/*155*/, /*->25038*/
/*24883*/         OPC_CheckChild2Type, MVT::v4f32,
/*24885*/         OPC_RecordChild3, // #2 = $rsrc
/*24886*/         OPC_CheckChild3Type, MVT::v8i32,
/*24888*/         OPC_RecordChild4, // #3 = $sampler
/*24889*/         OPC_RecordChild5, // #4 = $dmask
/*24890*/         OPC_RecordChild6, // #5 = $unorm
/*24891*/         OPC_RecordChild7, // #6 = $glc
/*24892*/         OPC_MoveChild, 8,
/*24894*/         OPC_RecordNode, // #7 = $slc
/*24895*/         OPC_MoveParent,
/*24896*/         OPC_MoveChild, 9,
/*24898*/         OPC_RecordNode, // #8 = $lwe
/*24899*/         OPC_MoveParent,
/*24900*/         OPC_MoveChild, 10,
/*24902*/         OPC_RecordNode, // #9 = $da
/*24903*/         OPC_MoveParent,
/*24904*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->24949
/*24907*/           OPC_EmitMergeInputChains1_0,
/*24908*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24911*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24914*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24917*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24920*/           OPC_EmitInteger, MVT::i1, 0, 
/*24923*/           OPC_EmitInteger, MVT::i1, 0, 
/*24926*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24929*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24932*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24949*/         /*SwitchType*/ 42, MVT::v2f32,// ->24993
/*24951*/           OPC_EmitMergeInputChains1_0,
/*24952*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24955*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24958*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24961*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24964*/           OPC_EmitInteger, MVT::i1, 0, 
/*24967*/           OPC_EmitInteger, MVT::i1, 0, 
/*24970*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24973*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*24993*/         /*SwitchType*/ 42, MVT::v4f32,// ->25037
/*24995*/           OPC_EmitMergeInputChains1_0,
/*24996*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*24999*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25002*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25005*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25008*/           OPC_EmitInteger, MVT::i1, 0, 
/*25011*/           OPC_EmitInteger, MVT::i1, 0, 
/*25014*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25017*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25020*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25037*/         0, // EndSwitchType
/*25038*/       /*Scope*/ 27|128,1/*155*/, /*->25195*/
/*25040*/         OPC_CheckChild2Type, MVT::v8f32,
/*25042*/         OPC_RecordChild3, // #2 = $rsrc
/*25043*/         OPC_CheckChild3Type, MVT::v8i32,
/*25045*/         OPC_RecordChild4, // #3 = $sampler
/*25046*/         OPC_RecordChild5, // #4 = $dmask
/*25047*/         OPC_RecordChild6, // #5 = $unorm
/*25048*/         OPC_RecordChild7, // #6 = $glc
/*25049*/         OPC_MoveChild, 8,
/*25051*/         OPC_RecordNode, // #7 = $slc
/*25052*/         OPC_MoveParent,
/*25053*/         OPC_MoveChild, 9,
/*25055*/         OPC_RecordNode, // #8 = $lwe
/*25056*/         OPC_MoveParent,
/*25057*/         OPC_MoveChild, 10,
/*25059*/         OPC_RecordNode, // #9 = $da
/*25060*/         OPC_MoveParent,
/*25061*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25106
/*25064*/           OPC_EmitMergeInputChains1_0,
/*25065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25077*/           OPC_EmitInteger, MVT::i1, 0, 
/*25080*/           OPC_EmitInteger, MVT::i1, 0, 
/*25083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25106*/         /*SwitchType*/ 42, MVT::v2f32,// ->25150
/*25108*/           OPC_EmitMergeInputChains1_0,
/*25109*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25112*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25115*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25118*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25121*/           OPC_EmitInteger, MVT::i1, 0, 
/*25124*/           OPC_EmitInteger, MVT::i1, 0, 
/*25127*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25130*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25150*/         /*SwitchType*/ 42, MVT::v4f32,// ->25194
/*25152*/           OPC_EmitMergeInputChains1_0,
/*25153*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25156*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25159*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25162*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25165*/           OPC_EmitInteger, MVT::i1, 0, 
/*25168*/           OPC_EmitInteger, MVT::i1, 0, 
/*25171*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25174*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25177*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25194*/         0, // EndSwitchType
/*25195*/       /*Scope*/ 27|128,1/*155*/, /*->25352*/
/*25197*/         OPC_CheckChild2Type, MVT::v16f32,
/*25199*/         OPC_RecordChild3, // #2 = $rsrc
/*25200*/         OPC_CheckChild3Type, MVT::v8i32,
/*25202*/         OPC_RecordChild4, // #3 = $sampler
/*25203*/         OPC_RecordChild5, // #4 = $dmask
/*25204*/         OPC_RecordChild6, // #5 = $unorm
/*25205*/         OPC_RecordChild7, // #6 = $glc
/*25206*/         OPC_MoveChild, 8,
/*25208*/         OPC_RecordNode, // #7 = $slc
/*25209*/         OPC_MoveParent,
/*25210*/         OPC_MoveChild, 9,
/*25212*/         OPC_RecordNode, // #8 = $lwe
/*25213*/         OPC_MoveParent,
/*25214*/         OPC_MoveChild, 10,
/*25216*/         OPC_RecordNode, // #9 = $da
/*25217*/         OPC_MoveParent,
/*25218*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25263
/*25221*/           OPC_EmitMergeInputChains1_0,
/*25222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25234*/           OPC_EmitInteger, MVT::i1, 0, 
/*25237*/           OPC_EmitInteger, MVT::i1, 0, 
/*25240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25263*/         /*SwitchType*/ 42, MVT::v2f32,// ->25307
/*25265*/           OPC_EmitMergeInputChains1_0,
/*25266*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25275*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25278*/           OPC_EmitInteger, MVT::i1, 0, 
/*25281*/           OPC_EmitInteger, MVT::i1, 0, 
/*25284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25287*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25307*/         /*SwitchType*/ 42, MVT::v4f32,// ->25351
/*25309*/           OPC_EmitMergeInputChains1_0,
/*25310*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25313*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25316*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25319*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25322*/           OPC_EmitInteger, MVT::i1, 0, 
/*25325*/           OPC_EmitInteger, MVT::i1, 0, 
/*25328*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25331*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25334*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 408:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25351*/         0, // EndSwitchType
/*25352*/       0, /*End of Scope*/
/*25353*/     /*Scope*/ 23|128,6/*791*/, /*->26146*/
/*25355*/       OPC_CheckChild1Integer, 26|128,3/*410*/, 
/*25358*/       OPC_RecordChild2, // #1 = $addr
/*25359*/       OPC_Scope, 27|128,1/*155*/, /*->25517*/ // 5 children in Scope
/*25362*/         OPC_CheckChild2Type, MVT::f32,
/*25364*/         OPC_RecordChild3, // #2 = $rsrc
/*25365*/         OPC_CheckChild3Type, MVT::v8i32,
/*25367*/         OPC_RecordChild4, // #3 = $sampler
/*25368*/         OPC_RecordChild5, // #4 = $dmask
/*25369*/         OPC_RecordChild6, // #5 = $unorm
/*25370*/         OPC_RecordChild7, // #6 = $glc
/*25371*/         OPC_MoveChild, 8,
/*25373*/         OPC_RecordNode, // #7 = $slc
/*25374*/         OPC_MoveParent,
/*25375*/         OPC_MoveChild, 9,
/*25377*/         OPC_RecordNode, // #8 = $lwe
/*25378*/         OPC_MoveParent,
/*25379*/         OPC_MoveChild, 10,
/*25381*/         OPC_RecordNode, // #9 = $da
/*25382*/         OPC_MoveParent,
/*25383*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25428
/*25386*/           OPC_EmitMergeInputChains1_0,
/*25387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25399*/           OPC_EmitInteger, MVT::i1, 0, 
/*25402*/           OPC_EmitInteger, MVT::i1, 0, 
/*25405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25428*/         /*SwitchType*/ 42, MVT::v2f32,// ->25472
/*25430*/           OPC_EmitMergeInputChains1_0,
/*25431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25443*/           OPC_EmitInteger, MVT::i1, 0, 
/*25446*/           OPC_EmitInteger, MVT::i1, 0, 
/*25449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25472*/         /*SwitchType*/ 42, MVT::v4f32,// ->25516
/*25474*/           OPC_EmitMergeInputChains1_0,
/*25475*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25478*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25481*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25484*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25487*/           OPC_EmitInteger, MVT::i1, 0, 
/*25490*/           OPC_EmitInteger, MVT::i1, 0, 
/*25493*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25496*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25499*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25516*/         0, // EndSwitchType
/*25517*/       /*Scope*/ 27|128,1/*155*/, /*->25674*/
/*25519*/         OPC_CheckChild2Type, MVT::v2f32,
/*25521*/         OPC_RecordChild3, // #2 = $rsrc
/*25522*/         OPC_CheckChild3Type, MVT::v8i32,
/*25524*/         OPC_RecordChild4, // #3 = $sampler
/*25525*/         OPC_RecordChild5, // #4 = $dmask
/*25526*/         OPC_RecordChild6, // #5 = $unorm
/*25527*/         OPC_RecordChild7, // #6 = $glc
/*25528*/         OPC_MoveChild, 8,
/*25530*/         OPC_RecordNode, // #7 = $slc
/*25531*/         OPC_MoveParent,
/*25532*/         OPC_MoveChild, 9,
/*25534*/         OPC_RecordNode, // #8 = $lwe
/*25535*/         OPC_MoveParent,
/*25536*/         OPC_MoveChild, 10,
/*25538*/         OPC_RecordNode, // #9 = $da
/*25539*/         OPC_MoveParent,
/*25540*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25585
/*25543*/           OPC_EmitMergeInputChains1_0,
/*25544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25556*/           OPC_EmitInteger, MVT::i1, 0, 
/*25559*/           OPC_EmitInteger, MVT::i1, 0, 
/*25562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25585*/         /*SwitchType*/ 42, MVT::v2f32,// ->25629
/*25587*/           OPC_EmitMergeInputChains1_0,
/*25588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25600*/           OPC_EmitInteger, MVT::i1, 0, 
/*25603*/           OPC_EmitInteger, MVT::i1, 0, 
/*25606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25629*/         /*SwitchType*/ 42, MVT::v4f32,// ->25673
/*25631*/           OPC_EmitMergeInputChains1_0,
/*25632*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25635*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25638*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25641*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25644*/           OPC_EmitInteger, MVT::i1, 0, 
/*25647*/           OPC_EmitInteger, MVT::i1, 0, 
/*25650*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25653*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25673*/         0, // EndSwitchType
/*25674*/       /*Scope*/ 27|128,1/*155*/, /*->25831*/
/*25676*/         OPC_CheckChild2Type, MVT::v4f32,
/*25678*/         OPC_RecordChild3, // #2 = $rsrc
/*25679*/         OPC_CheckChild3Type, MVT::v8i32,
/*25681*/         OPC_RecordChild4, // #3 = $sampler
/*25682*/         OPC_RecordChild5, // #4 = $dmask
/*25683*/         OPC_RecordChild6, // #5 = $unorm
/*25684*/         OPC_RecordChild7, // #6 = $glc
/*25685*/         OPC_MoveChild, 8,
/*25687*/         OPC_RecordNode, // #7 = $slc
/*25688*/         OPC_MoveParent,
/*25689*/         OPC_MoveChild, 9,
/*25691*/         OPC_RecordNode, // #8 = $lwe
/*25692*/         OPC_MoveParent,
/*25693*/         OPC_MoveChild, 10,
/*25695*/         OPC_RecordNode, // #9 = $da
/*25696*/         OPC_MoveParent,
/*25697*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25742
/*25700*/           OPC_EmitMergeInputChains1_0,
/*25701*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25704*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25707*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25710*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25713*/           OPC_EmitInteger, MVT::i1, 0, 
/*25716*/           OPC_EmitInteger, MVT::i1, 0, 
/*25719*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25722*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25725*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25742*/         /*SwitchType*/ 42, MVT::v2f32,// ->25786
/*25744*/           OPC_EmitMergeInputChains1_0,
/*25745*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25748*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25751*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25754*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25757*/           OPC_EmitInteger, MVT::i1, 0, 
/*25760*/           OPC_EmitInteger, MVT::i1, 0, 
/*25763*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25766*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25769*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25786*/         /*SwitchType*/ 42, MVT::v4f32,// ->25830
/*25788*/           OPC_EmitMergeInputChains1_0,
/*25789*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25795*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25798*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25801*/           OPC_EmitInteger, MVT::i1, 0, 
/*25804*/           OPC_EmitInteger, MVT::i1, 0, 
/*25807*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25810*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25830*/         0, // EndSwitchType
/*25831*/       /*Scope*/ 27|128,1/*155*/, /*->25988*/
/*25833*/         OPC_CheckChild2Type, MVT::v8f32,
/*25835*/         OPC_RecordChild3, // #2 = $rsrc
/*25836*/         OPC_CheckChild3Type, MVT::v8i32,
/*25838*/         OPC_RecordChild4, // #3 = $sampler
/*25839*/         OPC_RecordChild5, // #4 = $dmask
/*25840*/         OPC_RecordChild6, // #5 = $unorm
/*25841*/         OPC_RecordChild7, // #6 = $glc
/*25842*/         OPC_MoveChild, 8,
/*25844*/         OPC_RecordNode, // #7 = $slc
/*25845*/         OPC_MoveParent,
/*25846*/         OPC_MoveChild, 9,
/*25848*/         OPC_RecordNode, // #8 = $lwe
/*25849*/         OPC_MoveParent,
/*25850*/         OPC_MoveChild, 10,
/*25852*/         OPC_RecordNode, // #9 = $da
/*25853*/         OPC_MoveParent,
/*25854*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->25899
/*25857*/           OPC_EmitMergeInputChains1_0,
/*25858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25870*/           OPC_EmitInteger, MVT::i1, 0, 
/*25873*/           OPC_EmitInteger, MVT::i1, 0, 
/*25876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25899*/         /*SwitchType*/ 42, MVT::v2f32,// ->25943
/*25901*/           OPC_EmitMergeInputChains1_0,
/*25902*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25905*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25908*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25914*/           OPC_EmitInteger, MVT::i1, 0, 
/*25917*/           OPC_EmitInteger, MVT::i1, 0, 
/*25920*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25923*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25926*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25943*/         /*SwitchType*/ 42, MVT::v4f32,// ->25987
/*25945*/           OPC_EmitMergeInputChains1_0,
/*25946*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*25949*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25952*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25955*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25958*/           OPC_EmitInteger, MVT::i1, 0, 
/*25961*/           OPC_EmitInteger, MVT::i1, 0, 
/*25964*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25967*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25970*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*25987*/         0, // EndSwitchType
/*25988*/       /*Scope*/ 27|128,1/*155*/, /*->26145*/
/*25990*/         OPC_CheckChild2Type, MVT::v16f32,
/*25992*/         OPC_RecordChild3, // #2 = $rsrc
/*25993*/         OPC_CheckChild3Type, MVT::v8i32,
/*25995*/         OPC_RecordChild4, // #3 = $sampler
/*25996*/         OPC_RecordChild5, // #4 = $dmask
/*25997*/         OPC_RecordChild6, // #5 = $unorm
/*25998*/         OPC_RecordChild7, // #6 = $glc
/*25999*/         OPC_MoveChild, 8,
/*26001*/         OPC_RecordNode, // #7 = $slc
/*26002*/         OPC_MoveParent,
/*26003*/         OPC_MoveChild, 9,
/*26005*/         OPC_RecordNode, // #8 = $lwe
/*26006*/         OPC_MoveParent,
/*26007*/         OPC_MoveChild, 10,
/*26009*/         OPC_RecordNode, // #9 = $da
/*26010*/         OPC_MoveParent,
/*26011*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26056
/*26014*/           OPC_EmitMergeInputChains1_0,
/*26015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26027*/           OPC_EmitInteger, MVT::i1, 0, 
/*26030*/           OPC_EmitInteger, MVT::i1, 0, 
/*26033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26056*/         /*SwitchType*/ 42, MVT::v2f32,// ->26100
/*26058*/           OPC_EmitMergeInputChains1_0,
/*26059*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26062*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26065*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26068*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26071*/           OPC_EmitInteger, MVT::i1, 0, 
/*26074*/           OPC_EmitInteger, MVT::i1, 0, 
/*26077*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26080*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26100*/         /*SwitchType*/ 42, MVT::v4f32,// ->26144
/*26102*/           OPC_EmitMergeInputChains1_0,
/*26103*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26106*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26109*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26112*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26115*/           OPC_EmitInteger, MVT::i1, 0, 
/*26118*/           OPC_EmitInteger, MVT::i1, 0, 
/*26121*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26124*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26127*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 410:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26144*/         0, // EndSwitchType
/*26145*/       0, /*End of Scope*/
/*26146*/     /*Scope*/ 23|128,6/*791*/, /*->26939*/
/*26148*/       OPC_CheckChild1Integer, 22|128,3/*406*/, 
/*26151*/       OPC_RecordChild2, // #1 = $addr
/*26152*/       OPC_Scope, 27|128,1/*155*/, /*->26310*/ // 5 children in Scope
/*26155*/         OPC_CheckChild2Type, MVT::f32,
/*26157*/         OPC_RecordChild3, // #2 = $rsrc
/*26158*/         OPC_CheckChild3Type, MVT::v8i32,
/*26160*/         OPC_RecordChild4, // #3 = $sampler
/*26161*/         OPC_RecordChild5, // #4 = $dmask
/*26162*/         OPC_RecordChild6, // #5 = $unorm
/*26163*/         OPC_RecordChild7, // #6 = $glc
/*26164*/         OPC_MoveChild, 8,
/*26166*/         OPC_RecordNode, // #7 = $slc
/*26167*/         OPC_MoveParent,
/*26168*/         OPC_MoveChild, 9,
/*26170*/         OPC_RecordNode, // #8 = $lwe
/*26171*/         OPC_MoveParent,
/*26172*/         OPC_MoveChild, 10,
/*26174*/         OPC_RecordNode, // #9 = $da
/*26175*/         OPC_MoveParent,
/*26176*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26221
/*26179*/           OPC_EmitMergeInputChains1_0,
/*26180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26192*/           OPC_EmitInteger, MVT::i1, 0, 
/*26195*/           OPC_EmitInteger, MVT::i1, 0, 
/*26198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26221*/         /*SwitchType*/ 42, MVT::v2f32,// ->26265
/*26223*/           OPC_EmitMergeInputChains1_0,
/*26224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26236*/           OPC_EmitInteger, MVT::i1, 0, 
/*26239*/           OPC_EmitInteger, MVT::i1, 0, 
/*26242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26265*/         /*SwitchType*/ 42, MVT::v4f32,// ->26309
/*26267*/           OPC_EmitMergeInputChains1_0,
/*26268*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26271*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26274*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26277*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26280*/           OPC_EmitInteger, MVT::i1, 0, 
/*26283*/           OPC_EmitInteger, MVT::i1, 0, 
/*26286*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26289*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26292*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26309*/         0, // EndSwitchType
/*26310*/       /*Scope*/ 27|128,1/*155*/, /*->26467*/
/*26312*/         OPC_CheckChild2Type, MVT::v2f32,
/*26314*/         OPC_RecordChild3, // #2 = $rsrc
/*26315*/         OPC_CheckChild3Type, MVT::v8i32,
/*26317*/         OPC_RecordChild4, // #3 = $sampler
/*26318*/         OPC_RecordChild5, // #4 = $dmask
/*26319*/         OPC_RecordChild6, // #5 = $unorm
/*26320*/         OPC_RecordChild7, // #6 = $glc
/*26321*/         OPC_MoveChild, 8,
/*26323*/         OPC_RecordNode, // #7 = $slc
/*26324*/         OPC_MoveParent,
/*26325*/         OPC_MoveChild, 9,
/*26327*/         OPC_RecordNode, // #8 = $lwe
/*26328*/         OPC_MoveParent,
/*26329*/         OPC_MoveChild, 10,
/*26331*/         OPC_RecordNode, // #9 = $da
/*26332*/         OPC_MoveParent,
/*26333*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26378
/*26336*/           OPC_EmitMergeInputChains1_0,
/*26337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26349*/           OPC_EmitInteger, MVT::i1, 0, 
/*26352*/           OPC_EmitInteger, MVT::i1, 0, 
/*26355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26378*/         /*SwitchType*/ 42, MVT::v2f32,// ->26422
/*26380*/           OPC_EmitMergeInputChains1_0,
/*26381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26393*/           OPC_EmitInteger, MVT::i1, 0, 
/*26396*/           OPC_EmitInteger, MVT::i1, 0, 
/*26399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26422*/         /*SwitchType*/ 42, MVT::v4f32,// ->26466
/*26424*/           OPC_EmitMergeInputChains1_0,
/*26425*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26428*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26431*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26434*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26437*/           OPC_EmitInteger, MVT::i1, 0, 
/*26440*/           OPC_EmitInteger, MVT::i1, 0, 
/*26443*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26446*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26449*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26466*/         0, // EndSwitchType
/*26467*/       /*Scope*/ 27|128,1/*155*/, /*->26624*/
/*26469*/         OPC_CheckChild2Type, MVT::v4f32,
/*26471*/         OPC_RecordChild3, // #2 = $rsrc
/*26472*/         OPC_CheckChild3Type, MVT::v8i32,
/*26474*/         OPC_RecordChild4, // #3 = $sampler
/*26475*/         OPC_RecordChild5, // #4 = $dmask
/*26476*/         OPC_RecordChild6, // #5 = $unorm
/*26477*/         OPC_RecordChild7, // #6 = $glc
/*26478*/         OPC_MoveChild, 8,
/*26480*/         OPC_RecordNode, // #7 = $slc
/*26481*/         OPC_MoveParent,
/*26482*/         OPC_MoveChild, 9,
/*26484*/         OPC_RecordNode, // #8 = $lwe
/*26485*/         OPC_MoveParent,
/*26486*/         OPC_MoveChild, 10,
/*26488*/         OPC_RecordNode, // #9 = $da
/*26489*/         OPC_MoveParent,
/*26490*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26535
/*26493*/           OPC_EmitMergeInputChains1_0,
/*26494*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26497*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26500*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26503*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26506*/           OPC_EmitInteger, MVT::i1, 0, 
/*26509*/           OPC_EmitInteger, MVT::i1, 0, 
/*26512*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26515*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26518*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26535*/         /*SwitchType*/ 42, MVT::v2f32,// ->26579
/*26537*/           OPC_EmitMergeInputChains1_0,
/*26538*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26541*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26544*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26547*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26550*/           OPC_EmitInteger, MVT::i1, 0, 
/*26553*/           OPC_EmitInteger, MVT::i1, 0, 
/*26556*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26559*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26562*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26579*/         /*SwitchType*/ 42, MVT::v4f32,// ->26623
/*26581*/           OPC_EmitMergeInputChains1_0,
/*26582*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26585*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26588*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26591*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26594*/           OPC_EmitInteger, MVT::i1, 0, 
/*26597*/           OPC_EmitInteger, MVT::i1, 0, 
/*26600*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26603*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26606*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26623*/         0, // EndSwitchType
/*26624*/       /*Scope*/ 27|128,1/*155*/, /*->26781*/
/*26626*/         OPC_CheckChild2Type, MVT::v8f32,
/*26628*/         OPC_RecordChild3, // #2 = $rsrc
/*26629*/         OPC_CheckChild3Type, MVT::v8i32,
/*26631*/         OPC_RecordChild4, // #3 = $sampler
/*26632*/         OPC_RecordChild5, // #4 = $dmask
/*26633*/         OPC_RecordChild6, // #5 = $unorm
/*26634*/         OPC_RecordChild7, // #6 = $glc
/*26635*/         OPC_MoveChild, 8,
/*26637*/         OPC_RecordNode, // #7 = $slc
/*26638*/         OPC_MoveParent,
/*26639*/         OPC_MoveChild, 9,
/*26641*/         OPC_RecordNode, // #8 = $lwe
/*26642*/         OPC_MoveParent,
/*26643*/         OPC_MoveChild, 10,
/*26645*/         OPC_RecordNode, // #9 = $da
/*26646*/         OPC_MoveParent,
/*26647*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26692
/*26650*/           OPC_EmitMergeInputChains1_0,
/*26651*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26654*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26657*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26660*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26663*/           OPC_EmitInteger, MVT::i1, 0, 
/*26666*/           OPC_EmitInteger, MVT::i1, 0, 
/*26669*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26672*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26692*/         /*SwitchType*/ 42, MVT::v2f32,// ->26736
/*26694*/           OPC_EmitMergeInputChains1_0,
/*26695*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26698*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26701*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26704*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26707*/           OPC_EmitInteger, MVT::i1, 0, 
/*26710*/           OPC_EmitInteger, MVT::i1, 0, 
/*26713*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26716*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26719*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26736*/         /*SwitchType*/ 42, MVT::v4f32,// ->26780
/*26738*/           OPC_EmitMergeInputChains1_0,
/*26739*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26742*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26745*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26748*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26751*/           OPC_EmitInteger, MVT::i1, 0, 
/*26754*/           OPC_EmitInteger, MVT::i1, 0, 
/*26757*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26760*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26763*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26780*/         0, // EndSwitchType
/*26781*/       /*Scope*/ 27|128,1/*155*/, /*->26938*/
/*26783*/         OPC_CheckChild2Type, MVT::v16f32,
/*26785*/         OPC_RecordChild3, // #2 = $rsrc
/*26786*/         OPC_CheckChild3Type, MVT::v8i32,
/*26788*/         OPC_RecordChild4, // #3 = $sampler
/*26789*/         OPC_RecordChild5, // #4 = $dmask
/*26790*/         OPC_RecordChild6, // #5 = $unorm
/*26791*/         OPC_RecordChild7, // #6 = $glc
/*26792*/         OPC_MoveChild, 8,
/*26794*/         OPC_RecordNode, // #7 = $slc
/*26795*/         OPC_MoveParent,
/*26796*/         OPC_MoveChild, 9,
/*26798*/         OPC_RecordNode, // #8 = $lwe
/*26799*/         OPC_MoveParent,
/*26800*/         OPC_MoveChild, 10,
/*26802*/         OPC_RecordNode, // #9 = $da
/*26803*/         OPC_MoveParent,
/*26804*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->26849
/*26807*/           OPC_EmitMergeInputChains1_0,
/*26808*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26817*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26820*/           OPC_EmitInteger, MVT::i1, 0, 
/*26823*/           OPC_EmitInteger, MVT::i1, 0, 
/*26826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26829*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 406:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26849*/         /*SwitchType*/ 42, MVT::v2f32,// ->26893
/*26851*/           OPC_EmitMergeInputChains1_0,
/*26852*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26855*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26858*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26861*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26864*/           OPC_EmitInteger, MVT::i1, 0, 
/*26867*/           OPC_EmitInteger, MVT::i1, 0, 
/*26870*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26873*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26876*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 406:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26893*/         /*SwitchType*/ 42, MVT::v4f32,// ->26937
/*26895*/           OPC_EmitMergeInputChains1_0,
/*26896*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26899*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26902*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26905*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26908*/           OPC_EmitInteger, MVT::i1, 0, 
/*26911*/           OPC_EmitInteger, MVT::i1, 0, 
/*26914*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26917*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26920*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 406:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*26937*/         0, // EndSwitchType
/*26938*/       0, /*End of Scope*/
/*26939*/     /*Scope*/ 23|128,6/*791*/, /*->27732*/
/*26941*/       OPC_CheckChild1Integer, 21|128,3/*405*/, 
/*26944*/       OPC_RecordChild2, // #1 = $addr
/*26945*/       OPC_Scope, 27|128,1/*155*/, /*->27103*/ // 5 children in Scope
/*26948*/         OPC_CheckChild2Type, MVT::f32,
/*26950*/         OPC_RecordChild3, // #2 = $rsrc
/*26951*/         OPC_CheckChild3Type, MVT::v8i32,
/*26953*/         OPC_RecordChild4, // #3 = $sampler
/*26954*/         OPC_RecordChild5, // #4 = $dmask
/*26955*/         OPC_RecordChild6, // #5 = $unorm
/*26956*/         OPC_RecordChild7, // #6 = $glc
/*26957*/         OPC_MoveChild, 8,
/*26959*/         OPC_RecordNode, // #7 = $slc
/*26960*/         OPC_MoveParent,
/*26961*/         OPC_MoveChild, 9,
/*26963*/         OPC_RecordNode, // #8 = $lwe
/*26964*/         OPC_MoveParent,
/*26965*/         OPC_MoveChild, 10,
/*26967*/         OPC_RecordNode, // #9 = $da
/*26968*/         OPC_MoveParent,
/*26969*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27014
/*26972*/           OPC_EmitMergeInputChains1_0,
/*26973*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*26976*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26979*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26982*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26985*/           OPC_EmitInteger, MVT::i1, 0, 
/*26988*/           OPC_EmitInteger, MVT::i1, 0, 
/*26991*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26994*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27014*/         /*SwitchType*/ 42, MVT::v2f32,// ->27058
/*27016*/           OPC_EmitMergeInputChains1_0,
/*27017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27029*/           OPC_EmitInteger, MVT::i1, 0, 
/*27032*/           OPC_EmitInteger, MVT::i1, 0, 
/*27035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27058*/         /*SwitchType*/ 42, MVT::v4f32,// ->27102
/*27060*/           OPC_EmitMergeInputChains1_0,
/*27061*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27064*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27067*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27070*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27073*/           OPC_EmitInteger, MVT::i1, 0, 
/*27076*/           OPC_EmitInteger, MVT::i1, 0, 
/*27079*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27082*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27102*/         0, // EndSwitchType
/*27103*/       /*Scope*/ 27|128,1/*155*/, /*->27260*/
/*27105*/         OPC_CheckChild2Type, MVT::v2f32,
/*27107*/         OPC_RecordChild3, // #2 = $rsrc
/*27108*/         OPC_CheckChild3Type, MVT::v8i32,
/*27110*/         OPC_RecordChild4, // #3 = $sampler
/*27111*/         OPC_RecordChild5, // #4 = $dmask
/*27112*/         OPC_RecordChild6, // #5 = $unorm
/*27113*/         OPC_RecordChild7, // #6 = $glc
/*27114*/         OPC_MoveChild, 8,
/*27116*/         OPC_RecordNode, // #7 = $slc
/*27117*/         OPC_MoveParent,
/*27118*/         OPC_MoveChild, 9,
/*27120*/         OPC_RecordNode, // #8 = $lwe
/*27121*/         OPC_MoveParent,
/*27122*/         OPC_MoveChild, 10,
/*27124*/         OPC_RecordNode, // #9 = $da
/*27125*/         OPC_MoveParent,
/*27126*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27171
/*27129*/           OPC_EmitMergeInputChains1_0,
/*27130*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27133*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27136*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27139*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27142*/           OPC_EmitInteger, MVT::i1, 0, 
/*27145*/           OPC_EmitInteger, MVT::i1, 0, 
/*27148*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27151*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27171*/         /*SwitchType*/ 42, MVT::v2f32,// ->27215
/*27173*/           OPC_EmitMergeInputChains1_0,
/*27174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27186*/           OPC_EmitInteger, MVT::i1, 0, 
/*27189*/           OPC_EmitInteger, MVT::i1, 0, 
/*27192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27215*/         /*SwitchType*/ 42, MVT::v4f32,// ->27259
/*27217*/           OPC_EmitMergeInputChains1_0,
/*27218*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27221*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27224*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27227*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27230*/           OPC_EmitInteger, MVT::i1, 0, 
/*27233*/           OPC_EmitInteger, MVT::i1, 0, 
/*27236*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27239*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27242*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27259*/         0, // EndSwitchType
/*27260*/       /*Scope*/ 27|128,1/*155*/, /*->27417*/
/*27262*/         OPC_CheckChild2Type, MVT::v4f32,
/*27264*/         OPC_RecordChild3, // #2 = $rsrc
/*27265*/         OPC_CheckChild3Type, MVT::v8i32,
/*27267*/         OPC_RecordChild4, // #3 = $sampler
/*27268*/         OPC_RecordChild5, // #4 = $dmask
/*27269*/         OPC_RecordChild6, // #5 = $unorm
/*27270*/         OPC_RecordChild7, // #6 = $glc
/*27271*/         OPC_MoveChild, 8,
/*27273*/         OPC_RecordNode, // #7 = $slc
/*27274*/         OPC_MoveParent,
/*27275*/         OPC_MoveChild, 9,
/*27277*/         OPC_RecordNode, // #8 = $lwe
/*27278*/         OPC_MoveParent,
/*27279*/         OPC_MoveChild, 10,
/*27281*/         OPC_RecordNode, // #9 = $da
/*27282*/         OPC_MoveParent,
/*27283*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27328
/*27286*/           OPC_EmitMergeInputChains1_0,
/*27287*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27290*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27293*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27296*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27299*/           OPC_EmitInteger, MVT::i1, 0, 
/*27302*/           OPC_EmitInteger, MVT::i1, 0, 
/*27305*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27308*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27311*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27328*/         /*SwitchType*/ 42, MVT::v2f32,// ->27372
/*27330*/           OPC_EmitMergeInputChains1_0,
/*27331*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27334*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27337*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27340*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27343*/           OPC_EmitInteger, MVT::i1, 0, 
/*27346*/           OPC_EmitInteger, MVT::i1, 0, 
/*27349*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27352*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27355*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27372*/         /*SwitchType*/ 42, MVT::v4f32,// ->27416
/*27374*/           OPC_EmitMergeInputChains1_0,
/*27375*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27378*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27381*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27384*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27387*/           OPC_EmitInteger, MVT::i1, 0, 
/*27390*/           OPC_EmitInteger, MVT::i1, 0, 
/*27393*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27396*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27416*/         0, // EndSwitchType
/*27417*/       /*Scope*/ 27|128,1/*155*/, /*->27574*/
/*27419*/         OPC_CheckChild2Type, MVT::v8f32,
/*27421*/         OPC_RecordChild3, // #2 = $rsrc
/*27422*/         OPC_CheckChild3Type, MVT::v8i32,
/*27424*/         OPC_RecordChild4, // #3 = $sampler
/*27425*/         OPC_RecordChild5, // #4 = $dmask
/*27426*/         OPC_RecordChild6, // #5 = $unorm
/*27427*/         OPC_RecordChild7, // #6 = $glc
/*27428*/         OPC_MoveChild, 8,
/*27430*/         OPC_RecordNode, // #7 = $slc
/*27431*/         OPC_MoveParent,
/*27432*/         OPC_MoveChild, 9,
/*27434*/         OPC_RecordNode, // #8 = $lwe
/*27435*/         OPC_MoveParent,
/*27436*/         OPC_MoveChild, 10,
/*27438*/         OPC_RecordNode, // #9 = $da
/*27439*/         OPC_MoveParent,
/*27440*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27485
/*27443*/           OPC_EmitMergeInputChains1_0,
/*27444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27447*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27450*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27453*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27456*/           OPC_EmitInteger, MVT::i1, 0, 
/*27459*/           OPC_EmitInteger, MVT::i1, 0, 
/*27462*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27465*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27468*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27485*/         /*SwitchType*/ 42, MVT::v2f32,// ->27529
/*27487*/           OPC_EmitMergeInputChains1_0,
/*27488*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27491*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27494*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27497*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27500*/           OPC_EmitInteger, MVT::i1, 0, 
/*27503*/           OPC_EmitInteger, MVT::i1, 0, 
/*27506*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27509*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27529*/         /*SwitchType*/ 42, MVT::v4f32,// ->27573
/*27531*/           OPC_EmitMergeInputChains1_0,
/*27532*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27535*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27538*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27541*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27544*/           OPC_EmitInteger, MVT::i1, 0, 
/*27547*/           OPC_EmitInteger, MVT::i1, 0, 
/*27550*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27553*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27556*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27573*/         0, // EndSwitchType
/*27574*/       /*Scope*/ 27|128,1/*155*/, /*->27731*/
/*27576*/         OPC_CheckChild2Type, MVT::v16f32,
/*27578*/         OPC_RecordChild3, // #2 = $rsrc
/*27579*/         OPC_CheckChild3Type, MVT::v8i32,
/*27581*/         OPC_RecordChild4, // #3 = $sampler
/*27582*/         OPC_RecordChild5, // #4 = $dmask
/*27583*/         OPC_RecordChild6, // #5 = $unorm
/*27584*/         OPC_RecordChild7, // #6 = $glc
/*27585*/         OPC_MoveChild, 8,
/*27587*/         OPC_RecordNode, // #7 = $slc
/*27588*/         OPC_MoveParent,
/*27589*/         OPC_MoveChild, 9,
/*27591*/         OPC_RecordNode, // #8 = $lwe
/*27592*/         OPC_MoveParent,
/*27593*/         OPC_MoveChild, 10,
/*27595*/         OPC_RecordNode, // #9 = $da
/*27596*/         OPC_MoveParent,
/*27597*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27642
/*27600*/           OPC_EmitMergeInputChains1_0,
/*27601*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27613*/           OPC_EmitInteger, MVT::i1, 0, 
/*27616*/           OPC_EmitInteger, MVT::i1, 0, 
/*27619*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27622*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 405:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27642*/         /*SwitchType*/ 42, MVT::v2f32,// ->27686
/*27644*/           OPC_EmitMergeInputChains1_0,
/*27645*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27648*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27651*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27654*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27657*/           OPC_EmitInteger, MVT::i1, 0, 
/*27660*/           OPC_EmitInteger, MVT::i1, 0, 
/*27663*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27666*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27669*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 405:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27686*/         /*SwitchType*/ 42, MVT::v4f32,// ->27730
/*27688*/           OPC_EmitMergeInputChains1_0,
/*27689*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27692*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27695*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27698*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27701*/           OPC_EmitInteger, MVT::i1, 0, 
/*27704*/           OPC_EmitInteger, MVT::i1, 0, 
/*27707*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27710*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27713*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 405:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27730*/         0, // EndSwitchType
/*27731*/       0, /*End of Scope*/
/*27732*/     /*Scope*/ 23|128,6/*791*/, /*->28525*/
/*27734*/       OPC_CheckChild1Integer, 28|128,3/*412*/, 
/*27737*/       OPC_RecordChild2, // #1 = $addr
/*27738*/       OPC_Scope, 27|128,1/*155*/, /*->27896*/ // 5 children in Scope
/*27741*/         OPC_CheckChild2Type, MVT::f32,
/*27743*/         OPC_RecordChild3, // #2 = $rsrc
/*27744*/         OPC_CheckChild3Type, MVT::v8i32,
/*27746*/         OPC_RecordChild4, // #3 = $sampler
/*27747*/         OPC_RecordChild5, // #4 = $dmask
/*27748*/         OPC_RecordChild6, // #5 = $unorm
/*27749*/         OPC_RecordChild7, // #6 = $glc
/*27750*/         OPC_MoveChild, 8,
/*27752*/         OPC_RecordNode, // #7 = $slc
/*27753*/         OPC_MoveParent,
/*27754*/         OPC_MoveChild, 9,
/*27756*/         OPC_RecordNode, // #8 = $lwe
/*27757*/         OPC_MoveParent,
/*27758*/         OPC_MoveChild, 10,
/*27760*/         OPC_RecordNode, // #9 = $da
/*27761*/         OPC_MoveParent,
/*27762*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27807
/*27765*/           OPC_EmitMergeInputChains1_0,
/*27766*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27769*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27772*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27775*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27778*/           OPC_EmitInteger, MVT::i1, 0, 
/*27781*/           OPC_EmitInteger, MVT::i1, 0, 
/*27784*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27787*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27807*/         /*SwitchType*/ 42, MVT::v2f32,// ->27851
/*27809*/           OPC_EmitMergeInputChains1_0,
/*27810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27822*/           OPC_EmitInteger, MVT::i1, 0, 
/*27825*/           OPC_EmitInteger, MVT::i1, 0, 
/*27828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27851*/         /*SwitchType*/ 42, MVT::v4f32,// ->27895
/*27853*/           OPC_EmitMergeInputChains1_0,
/*27854*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27857*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27860*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27863*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27866*/           OPC_EmitInteger, MVT::i1, 0, 
/*27869*/           OPC_EmitInteger, MVT::i1, 0, 
/*27872*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27875*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27878*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27895*/         0, // EndSwitchType
/*27896*/       /*Scope*/ 27|128,1/*155*/, /*->28053*/
/*27898*/         OPC_CheckChild2Type, MVT::v2f32,
/*27900*/         OPC_RecordChild3, // #2 = $rsrc
/*27901*/         OPC_CheckChild3Type, MVT::v8i32,
/*27903*/         OPC_RecordChild4, // #3 = $sampler
/*27904*/         OPC_RecordChild5, // #4 = $dmask
/*27905*/         OPC_RecordChild6, // #5 = $unorm
/*27906*/         OPC_RecordChild7, // #6 = $glc
/*27907*/         OPC_MoveChild, 8,
/*27909*/         OPC_RecordNode, // #7 = $slc
/*27910*/         OPC_MoveParent,
/*27911*/         OPC_MoveChild, 9,
/*27913*/         OPC_RecordNode, // #8 = $lwe
/*27914*/         OPC_MoveParent,
/*27915*/         OPC_MoveChild, 10,
/*27917*/         OPC_RecordNode, // #9 = $da
/*27918*/         OPC_MoveParent,
/*27919*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->27964
/*27922*/           OPC_EmitMergeInputChains1_0,
/*27923*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27926*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27929*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27932*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27935*/           OPC_EmitInteger, MVT::i1, 0, 
/*27938*/           OPC_EmitInteger, MVT::i1, 0, 
/*27941*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27944*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27947*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*27964*/         /*SwitchType*/ 42, MVT::v2f32,// ->28008
/*27966*/           OPC_EmitMergeInputChains1_0,
/*27967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*27970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27979*/           OPC_EmitInteger, MVT::i1, 0, 
/*27982*/           OPC_EmitInteger, MVT::i1, 0, 
/*27985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28008*/         /*SwitchType*/ 42, MVT::v4f32,// ->28052
/*28010*/           OPC_EmitMergeInputChains1_0,
/*28011*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28014*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28017*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28020*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28023*/           OPC_EmitInteger, MVT::i1, 0, 
/*28026*/           OPC_EmitInteger, MVT::i1, 0, 
/*28029*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28032*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28035*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28052*/         0, // EndSwitchType
/*28053*/       /*Scope*/ 27|128,1/*155*/, /*->28210*/
/*28055*/         OPC_CheckChild2Type, MVT::v4f32,
/*28057*/         OPC_RecordChild3, // #2 = $rsrc
/*28058*/         OPC_CheckChild3Type, MVT::v8i32,
/*28060*/         OPC_RecordChild4, // #3 = $sampler
/*28061*/         OPC_RecordChild5, // #4 = $dmask
/*28062*/         OPC_RecordChild6, // #5 = $unorm
/*28063*/         OPC_RecordChild7, // #6 = $glc
/*28064*/         OPC_MoveChild, 8,
/*28066*/         OPC_RecordNode, // #7 = $slc
/*28067*/         OPC_MoveParent,
/*28068*/         OPC_MoveChild, 9,
/*28070*/         OPC_RecordNode, // #8 = $lwe
/*28071*/         OPC_MoveParent,
/*28072*/         OPC_MoveChild, 10,
/*28074*/         OPC_RecordNode, // #9 = $da
/*28075*/         OPC_MoveParent,
/*28076*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28121
/*28079*/           OPC_EmitMergeInputChains1_0,
/*28080*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28083*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28086*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28089*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28092*/           OPC_EmitInteger, MVT::i1, 0, 
/*28095*/           OPC_EmitInteger, MVT::i1, 0, 
/*28098*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28101*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28104*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28121*/         /*SwitchType*/ 42, MVT::v2f32,// ->28165
/*28123*/           OPC_EmitMergeInputChains1_0,
/*28124*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28127*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28130*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28133*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28136*/           OPC_EmitInteger, MVT::i1, 0, 
/*28139*/           OPC_EmitInteger, MVT::i1, 0, 
/*28142*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28145*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28165*/         /*SwitchType*/ 42, MVT::v4f32,// ->28209
/*28167*/           OPC_EmitMergeInputChains1_0,
/*28168*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28171*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28174*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28177*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28180*/           OPC_EmitInteger, MVT::i1, 0, 
/*28183*/           OPC_EmitInteger, MVT::i1, 0, 
/*28186*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28189*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28192*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28209*/         0, // EndSwitchType
/*28210*/       /*Scope*/ 27|128,1/*155*/, /*->28367*/
/*28212*/         OPC_CheckChild2Type, MVT::v8f32,
/*28214*/         OPC_RecordChild3, // #2 = $rsrc
/*28215*/         OPC_CheckChild3Type, MVT::v8i32,
/*28217*/         OPC_RecordChild4, // #3 = $sampler
/*28218*/         OPC_RecordChild5, // #4 = $dmask
/*28219*/         OPC_RecordChild6, // #5 = $unorm
/*28220*/         OPC_RecordChild7, // #6 = $glc
/*28221*/         OPC_MoveChild, 8,
/*28223*/         OPC_RecordNode, // #7 = $slc
/*28224*/         OPC_MoveParent,
/*28225*/         OPC_MoveChild, 9,
/*28227*/         OPC_RecordNode, // #8 = $lwe
/*28228*/         OPC_MoveParent,
/*28229*/         OPC_MoveChild, 10,
/*28231*/         OPC_RecordNode, // #9 = $da
/*28232*/         OPC_MoveParent,
/*28233*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28278
/*28236*/           OPC_EmitMergeInputChains1_0,
/*28237*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28240*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28243*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28246*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28249*/           OPC_EmitInteger, MVT::i1, 0, 
/*28252*/           OPC_EmitInteger, MVT::i1, 0, 
/*28255*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28258*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28261*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28278*/         /*SwitchType*/ 42, MVT::v2f32,// ->28322
/*28280*/           OPC_EmitMergeInputChains1_0,
/*28281*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28284*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28287*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28290*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28293*/           OPC_EmitInteger, MVT::i1, 0, 
/*28296*/           OPC_EmitInteger, MVT::i1, 0, 
/*28299*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28302*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28322*/         /*SwitchType*/ 42, MVT::v4f32,// ->28366
/*28324*/           OPC_EmitMergeInputChains1_0,
/*28325*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28328*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28331*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28334*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28337*/           OPC_EmitInteger, MVT::i1, 0, 
/*28340*/           OPC_EmitInteger, MVT::i1, 0, 
/*28343*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28346*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28349*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28366*/         0, // EndSwitchType
/*28367*/       /*Scope*/ 27|128,1/*155*/, /*->28524*/
/*28369*/         OPC_CheckChild2Type, MVT::v16f32,
/*28371*/         OPC_RecordChild3, // #2 = $rsrc
/*28372*/         OPC_CheckChild3Type, MVT::v8i32,
/*28374*/         OPC_RecordChild4, // #3 = $sampler
/*28375*/         OPC_RecordChild5, // #4 = $dmask
/*28376*/         OPC_RecordChild6, // #5 = $unorm
/*28377*/         OPC_RecordChild7, // #6 = $glc
/*28378*/         OPC_MoveChild, 8,
/*28380*/         OPC_RecordNode, // #7 = $slc
/*28381*/         OPC_MoveParent,
/*28382*/         OPC_MoveChild, 9,
/*28384*/         OPC_RecordNode, // #8 = $lwe
/*28385*/         OPC_MoveParent,
/*28386*/         OPC_MoveChild, 10,
/*28388*/         OPC_RecordNode, // #9 = $da
/*28389*/         OPC_MoveParent,
/*28390*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->28435
/*28393*/           OPC_EmitMergeInputChains1_0,
/*28394*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28397*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28400*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28406*/           OPC_EmitInteger, MVT::i1, 0, 
/*28409*/           OPC_EmitInteger, MVT::i1, 0, 
/*28412*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28415*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28435*/         /*SwitchType*/ 42, MVT::v2f32,// ->28479
/*28437*/           OPC_EmitMergeInputChains1_0,
/*28438*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28441*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28444*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28447*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28450*/           OPC_EmitInteger, MVT::i1, 0, 
/*28453*/           OPC_EmitInteger, MVT::i1, 0, 
/*28456*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28459*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28462*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28479*/         /*SwitchType*/ 42, MVT::v4f32,// ->28523
/*28481*/           OPC_EmitMergeInputChains1_0,
/*28482*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*28485*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28488*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28491*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28494*/           OPC_EmitInteger, MVT::i1, 0, 
/*28497*/           OPC_EmitInteger, MVT::i1, 0, 
/*28500*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28503*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28506*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 412:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28523*/         0, // EndSwitchType
/*28524*/       0, /*End of Scope*/
/*28525*/     /*Scope*/ 60|128,3/*444*/, /*->28971*/
/*28527*/       OPC_CheckChild1Integer, 39|128,3/*423*/, 
/*28530*/       OPC_RecordChild2, // #1 = $addr
/*28531*/       OPC_Scope, 16|128,1/*144*/, /*->28678*/ // 3 children in Scope
/*28534*/         OPC_CheckChild2Type, MVT::i32,
/*28536*/         OPC_RecordChild3, // #2 = $rsrc
/*28537*/         OPC_CheckChild3Type, MVT::v8i32,
/*28539*/         OPC_RecordChild4, // #3 = $dmask
/*28540*/         OPC_RecordChild5, // #4 = $glc
/*28541*/         OPC_RecordChild6, // #5 = $slc
/*28542*/         OPC_RecordChild7, // #6 = $lwe
/*28543*/         OPC_MoveChild, 8,
/*28545*/         OPC_RecordNode, // #7 = $da
/*28546*/         OPC_MoveParent,
/*28547*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->28591
/*28550*/           OPC_EmitMergeInputChains1_0,
/*28551*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28554*/           OPC_EmitInteger, MVT::i1, 1, 
/*28557*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28563*/           OPC_EmitInteger, MVT::i1, 0, 
/*28566*/           OPC_EmitInteger, MVT::i1, 0, 
/*28569*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28572*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28575*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28591*/         /*SwitchType*/ 41, MVT::v2f32,// ->28634
/*28593*/           OPC_EmitMergeInputChains1_0,
/*28594*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28597*/           OPC_EmitInteger, MVT::i1, 1, 
/*28600*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28603*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28606*/           OPC_EmitInteger, MVT::i1, 0, 
/*28609*/           OPC_EmitInteger, MVT::i1, 0, 
/*28612*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28615*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28634*/         /*SwitchType*/ 41, MVT::v4f32,// ->28677
/*28636*/           OPC_EmitMergeInputChains1_0,
/*28637*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28640*/           OPC_EmitInteger, MVT::i1, 1, 
/*28643*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28649*/           OPC_EmitInteger, MVT::i1, 0, 
/*28652*/           OPC_EmitInteger, MVT::i1, 0, 
/*28655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28677*/         0, // EndSwitchType
/*28678*/       /*Scope*/ 16|128,1/*144*/, /*->28824*/
/*28680*/         OPC_CheckChild2Type, MVT::v2i32,
/*28682*/         OPC_RecordChild3, // #2 = $rsrc
/*28683*/         OPC_CheckChild3Type, MVT::v8i32,
/*28685*/         OPC_RecordChild4, // #3 = $dmask
/*28686*/         OPC_RecordChild5, // #4 = $glc
/*28687*/         OPC_RecordChild6, // #5 = $slc
/*28688*/         OPC_RecordChild7, // #6 = $lwe
/*28689*/         OPC_MoveChild, 8,
/*28691*/         OPC_RecordNode, // #7 = $da
/*28692*/         OPC_MoveParent,
/*28693*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->28737
/*28696*/           OPC_EmitMergeInputChains1_0,
/*28697*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28700*/           OPC_EmitInteger, MVT::i1, 1, 
/*28703*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28709*/           OPC_EmitInteger, MVT::i1, 0, 
/*28712*/           OPC_EmitInteger, MVT::i1, 0, 
/*28715*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28721*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28737*/         /*SwitchType*/ 41, MVT::v2f32,// ->28780
/*28739*/           OPC_EmitMergeInputChains1_0,
/*28740*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28743*/           OPC_EmitInteger, MVT::i1, 1, 
/*28746*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28749*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28752*/           OPC_EmitInteger, MVT::i1, 0, 
/*28755*/           OPC_EmitInteger, MVT::i1, 0, 
/*28758*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28761*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28780*/         /*SwitchType*/ 41, MVT::v4f32,// ->28823
/*28782*/           OPC_EmitMergeInputChains1_0,
/*28783*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28786*/           OPC_EmitInteger, MVT::i1, 1, 
/*28789*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28792*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28795*/           OPC_EmitInteger, MVT::i1, 0, 
/*28798*/           OPC_EmitInteger, MVT::i1, 0, 
/*28801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28807*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28823*/         0, // EndSwitchType
/*28824*/       /*Scope*/ 16|128,1/*144*/, /*->28970*/
/*28826*/         OPC_CheckChild2Type, MVT::v4i32,
/*28828*/         OPC_RecordChild3, // #2 = $rsrc
/*28829*/         OPC_CheckChild3Type, MVT::v8i32,
/*28831*/         OPC_RecordChild4, // #3 = $dmask
/*28832*/         OPC_RecordChild5, // #4 = $glc
/*28833*/         OPC_RecordChild6, // #5 = $slc
/*28834*/         OPC_RecordChild7, // #6 = $lwe
/*28835*/         OPC_MoveChild, 8,
/*28837*/         OPC_RecordNode, // #7 = $da
/*28838*/         OPC_MoveParent,
/*28839*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->28883
/*28842*/           OPC_EmitMergeInputChains1_0,
/*28843*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28846*/           OPC_EmitInteger, MVT::i1, 1, 
/*28849*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28852*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28855*/           OPC_EmitInteger, MVT::i1, 0, 
/*28858*/           OPC_EmitInteger, MVT::i1, 0, 
/*28861*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28864*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28867*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 423:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28883*/         /*SwitchType*/ 41, MVT::v2f32,// ->28926
/*28885*/           OPC_EmitMergeInputChains1_0,
/*28886*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28889*/           OPC_EmitInteger, MVT::i1, 1, 
/*28892*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28895*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28898*/           OPC_EmitInteger, MVT::i1, 0, 
/*28901*/           OPC_EmitInteger, MVT::i1, 0, 
/*28904*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28907*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 423:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28926*/         /*SwitchType*/ 41, MVT::v4f32,// ->28969
/*28928*/           OPC_EmitMergeInputChains1_0,
/*28929*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*28932*/           OPC_EmitInteger, MVT::i1, 1, 
/*28935*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28941*/           OPC_EmitInteger, MVT::i1, 0, 
/*28944*/           OPC_EmitInteger, MVT::i1, 0, 
/*28947*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28950*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28953*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 423:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*28969*/         0, // EndSwitchType
/*28970*/       0, /*End of Scope*/
/*28971*/     /*Scope*/ 60|128,3/*444*/, /*->29417*/
/*28973*/       OPC_CheckChild1Integer, 40|128,3/*424*/, 
/*28976*/       OPC_RecordChild2, // #1 = $addr
/*28977*/       OPC_Scope, 16|128,1/*144*/, /*->29124*/ // 3 children in Scope
/*28980*/         OPC_CheckChild2Type, MVT::i32,
/*28982*/         OPC_RecordChild3, // #2 = $rsrc
/*28983*/         OPC_CheckChild3Type, MVT::v8i32,
/*28985*/         OPC_RecordChild4, // #3 = $dmask
/*28986*/         OPC_RecordChild5, // #4 = $glc
/*28987*/         OPC_RecordChild6, // #5 = $slc
/*28988*/         OPC_RecordChild7, // #6 = $lwe
/*28989*/         OPC_MoveChild, 8,
/*28991*/         OPC_RecordNode, // #7 = $da
/*28992*/         OPC_MoveParent,
/*28993*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29037
/*28996*/           OPC_EmitMergeInputChains1_0,
/*28997*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29000*/           OPC_EmitInteger, MVT::i1, 1, 
/*29003*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29006*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29009*/           OPC_EmitInteger, MVT::i1, 0, 
/*29012*/           OPC_EmitInteger, MVT::i1, 0, 
/*29015*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29018*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29021*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29037*/         /*SwitchType*/ 41, MVT::v2f32,// ->29080
/*29039*/           OPC_EmitMergeInputChains1_0,
/*29040*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29043*/           OPC_EmitInteger, MVT::i1, 1, 
/*29046*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29049*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29052*/           OPC_EmitInteger, MVT::i1, 0, 
/*29055*/           OPC_EmitInteger, MVT::i1, 0, 
/*29058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29064*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29080*/         /*SwitchType*/ 41, MVT::v4f32,// ->29123
/*29082*/           OPC_EmitMergeInputChains1_0,
/*29083*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29086*/           OPC_EmitInteger, MVT::i1, 1, 
/*29089*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29092*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29095*/           OPC_EmitInteger, MVT::i1, 0, 
/*29098*/           OPC_EmitInteger, MVT::i1, 0, 
/*29101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29104*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29107*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29123*/         0, // EndSwitchType
/*29124*/       /*Scope*/ 16|128,1/*144*/, /*->29270*/
/*29126*/         OPC_CheckChild2Type, MVT::v2i32,
/*29128*/         OPC_RecordChild3, // #2 = $rsrc
/*29129*/         OPC_CheckChild3Type, MVT::v8i32,
/*29131*/         OPC_RecordChild4, // #3 = $dmask
/*29132*/         OPC_RecordChild5, // #4 = $glc
/*29133*/         OPC_RecordChild6, // #5 = $slc
/*29134*/         OPC_RecordChild7, // #6 = $lwe
/*29135*/         OPC_MoveChild, 8,
/*29137*/         OPC_RecordNode, // #7 = $da
/*29138*/         OPC_MoveParent,
/*29139*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29183
/*29142*/           OPC_EmitMergeInputChains1_0,
/*29143*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29146*/           OPC_EmitInteger, MVT::i1, 1, 
/*29149*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29152*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29155*/           OPC_EmitInteger, MVT::i1, 0, 
/*29158*/           OPC_EmitInteger, MVT::i1, 0, 
/*29161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29183*/         /*SwitchType*/ 41, MVT::v2f32,// ->29226
/*29185*/           OPC_EmitMergeInputChains1_0,
/*29186*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29189*/           OPC_EmitInteger, MVT::i1, 1, 
/*29192*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29195*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29198*/           OPC_EmitInteger, MVT::i1, 0, 
/*29201*/           OPC_EmitInteger, MVT::i1, 0, 
/*29204*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29207*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29210*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29226*/         /*SwitchType*/ 41, MVT::v4f32,// ->29269
/*29228*/           OPC_EmitMergeInputChains1_0,
/*29229*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29232*/           OPC_EmitInteger, MVT::i1, 1, 
/*29235*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29241*/           OPC_EmitInteger, MVT::i1, 0, 
/*29244*/           OPC_EmitInteger, MVT::i1, 0, 
/*29247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29269*/         0, // EndSwitchType
/*29270*/       /*Scope*/ 16|128,1/*144*/, /*->29416*/
/*29272*/         OPC_CheckChild2Type, MVT::v4i32,
/*29274*/         OPC_RecordChild3, // #2 = $rsrc
/*29275*/         OPC_CheckChild3Type, MVT::v8i32,
/*29277*/         OPC_RecordChild4, // #3 = $dmask
/*29278*/         OPC_RecordChild5, // #4 = $glc
/*29279*/         OPC_RecordChild6, // #5 = $slc
/*29280*/         OPC_RecordChild7, // #6 = $lwe
/*29281*/         OPC_MoveChild, 8,
/*29283*/         OPC_RecordNode, // #7 = $da
/*29284*/         OPC_MoveParent,
/*29285*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29329
/*29288*/           OPC_EmitMergeInputChains1_0,
/*29289*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29292*/           OPC_EmitInteger, MVT::i1, 1, 
/*29295*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29298*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29301*/           OPC_EmitInteger, MVT::i1, 0, 
/*29304*/           OPC_EmitInteger, MVT::i1, 0, 
/*29307*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29310*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 424:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29329*/         /*SwitchType*/ 41, MVT::v2f32,// ->29372
/*29331*/           OPC_EmitMergeInputChains1_0,
/*29332*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29335*/           OPC_EmitInteger, MVT::i1, 1, 
/*29338*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29341*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29344*/           OPC_EmitInteger, MVT::i1, 0, 
/*29347*/           OPC_EmitInteger, MVT::i1, 0, 
/*29350*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29353*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29356*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 424:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29372*/         /*SwitchType*/ 41, MVT::v4f32,// ->29415
/*29374*/           OPC_EmitMergeInputChains1_0,
/*29375*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29378*/           OPC_EmitInteger, MVT::i1, 1, 
/*29381*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29387*/           OPC_EmitInteger, MVT::i1, 0, 
/*29390*/           OPC_EmitInteger, MVT::i1, 0, 
/*29393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29399*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 424:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29415*/         0, // EndSwitchType
/*29416*/       0, /*End of Scope*/
/*29417*/     /*Scope*/ 60|128,3/*444*/, /*->29863*/
/*29419*/       OPC_CheckChild1Integer, 38|128,3/*422*/, 
/*29422*/       OPC_RecordChild2, // #1 = $addr
/*29423*/       OPC_Scope, 16|128,1/*144*/, /*->29570*/ // 3 children in Scope
/*29426*/         OPC_CheckChild2Type, MVT::i32,
/*29428*/         OPC_RecordChild3, // #2 = $rsrc
/*29429*/         OPC_CheckChild3Type, MVT::v8i32,
/*29431*/         OPC_RecordChild4, // #3 = $dmask
/*29432*/         OPC_RecordChild5, // #4 = $glc
/*29433*/         OPC_RecordChild6, // #5 = $slc
/*29434*/         OPC_RecordChild7, // #6 = $lwe
/*29435*/         OPC_MoveChild, 8,
/*29437*/         OPC_RecordNode, // #7 = $da
/*29438*/         OPC_MoveParent,
/*29439*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29483
/*29442*/           OPC_EmitMergeInputChains1_0,
/*29443*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29446*/           OPC_EmitInteger, MVT::i1, 1, 
/*29449*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29452*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29455*/           OPC_EmitInteger, MVT::i1, 0, 
/*29458*/           OPC_EmitInteger, MVT::i1, 0, 
/*29461*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29464*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29467*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V1:f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29483*/         /*SwitchType*/ 41, MVT::v2f32,// ->29526
/*29485*/           OPC_EmitMergeInputChains1_0,
/*29486*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29489*/           OPC_EmitInteger, MVT::i1, 1, 
/*29492*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29498*/           OPC_EmitInteger, MVT::i1, 0, 
/*29501*/           OPC_EmitInteger, MVT::i1, 0, 
/*29504*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29507*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V1:v2f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29526*/         /*SwitchType*/ 41, MVT::v4f32,// ->29569
/*29528*/           OPC_EmitMergeInputChains1_0,
/*29529*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29532*/           OPC_EmitInteger, MVT::i1, 1, 
/*29535*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29538*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29541*/           OPC_EmitInteger, MVT::i1, 0, 
/*29544*/           OPC_EmitInteger, MVT::i1, 0, 
/*29547*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29550*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29553*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29569*/         0, // EndSwitchType
/*29570*/       /*Scope*/ 16|128,1/*144*/, /*->29716*/
/*29572*/         OPC_CheckChild2Type, MVT::v2i32,
/*29574*/         OPC_RecordChild3, // #2 = $rsrc
/*29575*/         OPC_CheckChild3Type, MVT::v8i32,
/*29577*/         OPC_RecordChild4, // #3 = $dmask
/*29578*/         OPC_RecordChild5, // #4 = $glc
/*29579*/         OPC_RecordChild6, // #5 = $slc
/*29580*/         OPC_RecordChild7, // #6 = $lwe
/*29581*/         OPC_MoveChild, 8,
/*29583*/         OPC_RecordNode, // #7 = $da
/*29584*/         OPC_MoveParent,
/*29585*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29629
/*29588*/           OPC_EmitMergeInputChains1_0,
/*29589*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29592*/           OPC_EmitInteger, MVT::i1, 1, 
/*29595*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29598*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29601*/           OPC_EmitInteger, MVT::i1, 0, 
/*29604*/           OPC_EmitInteger, MVT::i1, 0, 
/*29607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29613*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V2:f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29629*/         /*SwitchType*/ 41, MVT::v2f32,// ->29672
/*29631*/           OPC_EmitMergeInputChains1_0,
/*29632*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29635*/           OPC_EmitInteger, MVT::i1, 1, 
/*29638*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29644*/           OPC_EmitInteger, MVT::i1, 0, 
/*29647*/           OPC_EmitInteger, MVT::i1, 0, 
/*29650*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29653*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29656*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V2:v2f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29672*/         /*SwitchType*/ 41, MVT::v4f32,// ->29715
/*29674*/           OPC_EmitMergeInputChains1_0,
/*29675*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29678*/           OPC_EmitInteger, MVT::i1, 1, 
/*29681*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29684*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29687*/           OPC_EmitInteger, MVT::i1, 0, 
/*29690*/           OPC_EmitInteger, MVT::i1, 0, 
/*29693*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29696*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29699*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29715*/         0, // EndSwitchType
/*29716*/       /*Scope*/ 16|128,1/*144*/, /*->29862*/
/*29718*/         OPC_CheckChild2Type, MVT::v4i32,
/*29720*/         OPC_RecordChild3, // #2 = $rsrc
/*29721*/         OPC_CheckChild3Type, MVT::v8i32,
/*29723*/         OPC_RecordChild4, // #3 = $dmask
/*29724*/         OPC_RecordChild5, // #4 = $glc
/*29725*/         OPC_RecordChild6, // #5 = $slc
/*29726*/         OPC_RecordChild7, // #6 = $lwe
/*29727*/         OPC_MoveChild, 8,
/*29729*/         OPC_RecordNode, // #7 = $da
/*29730*/         OPC_MoveParent,
/*29731*/         OPC_SwitchType /*3 cases */, 41, MVT::f32,// ->29775
/*29734*/           OPC_EmitMergeInputChains1_0,
/*29735*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29738*/           OPC_EmitInteger, MVT::i1, 1, 
/*29741*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29744*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29747*/           OPC_EmitInteger, MVT::i1, 0, 
/*29750*/           OPC_EmitInteger, MVT::i1, 0, 
/*29753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29759*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:f32 422:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V1_V4:f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29775*/         /*SwitchType*/ 41, MVT::v2f32,// ->29818
/*29777*/           OPC_EmitMergeInputChains1_0,
/*29778*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29781*/           OPC_EmitInteger, MVT::i1, 1, 
/*29784*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29787*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29790*/           OPC_EmitInteger, MVT::i1, 0, 
/*29793*/           OPC_EmitInteger, MVT::i1, 0, 
/*29796*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29799*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v2f32 422:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V2_V4:v2f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29818*/         /*SwitchType*/ 41, MVT::v4f32,// ->29861
/*29820*/           OPC_EmitMergeInputChains1_0,
/*29821*/           OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*29824*/           OPC_EmitInteger, MVT::i1, 1, 
/*29827*/           OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29833*/           OPC_EmitInteger, MVT::i1, 0, 
/*29836*/           OPC_EmitInteger, MVT::i1, 0, 
/*29839*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29842*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 10/*#Ops*/, 1, 2, 8, 9, 10, 11, 12, 13, 14, 15, 
                    // Src: (intrinsic_w_chain:v4f32 422:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_RESINFO_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29861*/         0, // EndSwitchType
/*29862*/       0, /*End of Scope*/
/*29863*/     /*Scope*/ 23|128,6/*791*/, /*->30656*/
/*29865*/       OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*29868*/       OPC_RecordChild2, // #1 = $addr
/*29869*/       OPC_Scope, 27|128,1/*155*/, /*->30027*/ // 5 children in Scope
/*29872*/         OPC_CheckChild2Type, MVT::f32,
/*29874*/         OPC_RecordChild3, // #2 = $rsrc
/*29875*/         OPC_CheckChild3Type, MVT::v8i32,
/*29877*/         OPC_RecordChild4, // #3 = $sampler
/*29878*/         OPC_RecordChild5, // #4 = $dmask
/*29879*/         OPC_RecordChild6, // #5 = $unorm
/*29880*/         OPC_RecordChild7, // #6 = $glc
/*29881*/         OPC_MoveChild, 8,
/*29883*/         OPC_RecordNode, // #7 = $slc
/*29884*/         OPC_MoveParent,
/*29885*/         OPC_MoveChild, 9,
/*29887*/         OPC_RecordNode, // #8 = $lwe
/*29888*/         OPC_MoveParent,
/*29889*/         OPC_MoveChild, 10,
/*29891*/         OPC_RecordNode, // #9 = $da
/*29892*/         OPC_MoveParent,
/*29893*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->29938
/*29896*/           OPC_EmitMergeInputChains1_0,
/*29897*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29903*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29906*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29909*/           OPC_EmitInteger, MVT::i1, 0, 
/*29912*/           OPC_EmitInteger, MVT::i1, 0, 
/*29915*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29918*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29921*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29938*/         /*SwitchType*/ 42, MVT::v2f32,// ->29982
/*29940*/           OPC_EmitMergeInputChains1_0,
/*29941*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29944*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29947*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29950*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29953*/           OPC_EmitInteger, MVT::i1, 0, 
/*29956*/           OPC_EmitInteger, MVT::i1, 0, 
/*29959*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29962*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*29982*/         /*SwitchType*/ 42, MVT::v4f32,// ->30026
/*29984*/           OPC_EmitMergeInputChains1_0,
/*29985*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*29988*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29991*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29994*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29997*/           OPC_EmitInteger, MVT::i1, 0, 
/*30000*/           OPC_EmitInteger, MVT::i1, 0, 
/*30003*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30006*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30009*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30026*/         0, // EndSwitchType
/*30027*/       /*Scope*/ 27|128,1/*155*/, /*->30184*/
/*30029*/         OPC_CheckChild2Type, MVT::v2f32,
/*30031*/         OPC_RecordChild3, // #2 = $rsrc
/*30032*/         OPC_CheckChild3Type, MVT::v8i32,
/*30034*/         OPC_RecordChild4, // #3 = $sampler
/*30035*/         OPC_RecordChild5, // #4 = $dmask
/*30036*/         OPC_RecordChild6, // #5 = $unorm
/*30037*/         OPC_RecordChild7, // #6 = $glc
/*30038*/         OPC_MoveChild, 8,
/*30040*/         OPC_RecordNode, // #7 = $slc
/*30041*/         OPC_MoveParent,
/*30042*/         OPC_MoveChild, 9,
/*30044*/         OPC_RecordNode, // #8 = $lwe
/*30045*/         OPC_MoveParent,
/*30046*/         OPC_MoveChild, 10,
/*30048*/         OPC_RecordNode, // #9 = $da
/*30049*/         OPC_MoveParent,
/*30050*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30095
/*30053*/           OPC_EmitMergeInputChains1_0,
/*30054*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30057*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30060*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30063*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30066*/           OPC_EmitInteger, MVT::i1, 0, 
/*30069*/           OPC_EmitInteger, MVT::i1, 0, 
/*30072*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30075*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30078*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30095*/         /*SwitchType*/ 42, MVT::v2f32,// ->30139
/*30097*/           OPC_EmitMergeInputChains1_0,
/*30098*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30101*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30104*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30107*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30110*/           OPC_EmitInteger, MVT::i1, 0, 
/*30113*/           OPC_EmitInteger, MVT::i1, 0, 
/*30116*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30119*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30122*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30139*/         /*SwitchType*/ 42, MVT::v4f32,// ->30183
/*30141*/           OPC_EmitMergeInputChains1_0,
/*30142*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30145*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30148*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30151*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30154*/           OPC_EmitInteger, MVT::i1, 0, 
/*30157*/           OPC_EmitInteger, MVT::i1, 0, 
/*30160*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30163*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30183*/         0, // EndSwitchType
/*30184*/       /*Scope*/ 27|128,1/*155*/, /*->30341*/
/*30186*/         OPC_CheckChild2Type, MVT::v4f32,
/*30188*/         OPC_RecordChild3, // #2 = $rsrc
/*30189*/         OPC_CheckChild3Type, MVT::v8i32,
/*30191*/         OPC_RecordChild4, // #3 = $sampler
/*30192*/         OPC_RecordChild5, // #4 = $dmask
/*30193*/         OPC_RecordChild6, // #5 = $unorm
/*30194*/         OPC_RecordChild7, // #6 = $glc
/*30195*/         OPC_MoveChild, 8,
/*30197*/         OPC_RecordNode, // #7 = $slc
/*30198*/         OPC_MoveParent,
/*30199*/         OPC_MoveChild, 9,
/*30201*/         OPC_RecordNode, // #8 = $lwe
/*30202*/         OPC_MoveParent,
/*30203*/         OPC_MoveChild, 10,
/*30205*/         OPC_RecordNode, // #9 = $da
/*30206*/         OPC_MoveParent,
/*30207*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30252
/*30210*/           OPC_EmitMergeInputChains1_0,
/*30211*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30214*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30217*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30220*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30223*/           OPC_EmitInteger, MVT::i1, 0, 
/*30226*/           OPC_EmitInteger, MVT::i1, 0, 
/*30229*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30232*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30235*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30252*/         /*SwitchType*/ 42, MVT::v2f32,// ->30296
/*30254*/           OPC_EmitMergeInputChains1_0,
/*30255*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30258*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30261*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30264*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30267*/           OPC_EmitInteger, MVT::i1, 0, 
/*30270*/           OPC_EmitInteger, MVT::i1, 0, 
/*30273*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30276*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30279*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30296*/         /*SwitchType*/ 42, MVT::v4f32,// ->30340
/*30298*/           OPC_EmitMergeInputChains1_0,
/*30299*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30302*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30305*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30308*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30311*/           OPC_EmitInteger, MVT::i1, 0, 
/*30314*/           OPC_EmitInteger, MVT::i1, 0, 
/*30317*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30320*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30323*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30340*/         0, // EndSwitchType
/*30341*/       /*Scope*/ 27|128,1/*155*/, /*->30498*/
/*30343*/         OPC_CheckChild2Type, MVT::v8f32,
/*30345*/         OPC_RecordChild3, // #2 = $rsrc
/*30346*/         OPC_CheckChild3Type, MVT::v8i32,
/*30348*/         OPC_RecordChild4, // #3 = $sampler
/*30349*/         OPC_RecordChild5, // #4 = $dmask
/*30350*/         OPC_RecordChild6, // #5 = $unorm
/*30351*/         OPC_RecordChild7, // #6 = $glc
/*30352*/         OPC_MoveChild, 8,
/*30354*/         OPC_RecordNode, // #7 = $slc
/*30355*/         OPC_MoveParent,
/*30356*/         OPC_MoveChild, 9,
/*30358*/         OPC_RecordNode, // #8 = $lwe
/*30359*/         OPC_MoveParent,
/*30360*/         OPC_MoveChild, 10,
/*30362*/         OPC_RecordNode, // #9 = $da
/*30363*/         OPC_MoveParent,
/*30364*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30409
/*30367*/           OPC_EmitMergeInputChains1_0,
/*30368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30380*/           OPC_EmitInteger, MVT::i1, 0, 
/*30383*/           OPC_EmitInteger, MVT::i1, 0, 
/*30386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30409*/         /*SwitchType*/ 42, MVT::v2f32,// ->30453
/*30411*/           OPC_EmitMergeInputChains1_0,
/*30412*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30415*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30418*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30421*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30424*/           OPC_EmitInteger, MVT::i1, 0, 
/*30427*/           OPC_EmitInteger, MVT::i1, 0, 
/*30430*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30433*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30436*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30453*/         /*SwitchType*/ 42, MVT::v4f32,// ->30497
/*30455*/           OPC_EmitMergeInputChains1_0,
/*30456*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30459*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30462*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30465*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30468*/           OPC_EmitInteger, MVT::i1, 0, 
/*30471*/           OPC_EmitInteger, MVT::i1, 0, 
/*30474*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30477*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30480*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30497*/         0, // EndSwitchType
/*30498*/       /*Scope*/ 27|128,1/*155*/, /*->30655*/
/*30500*/         OPC_CheckChild2Type, MVT::v16f32,
/*30502*/         OPC_RecordChild3, // #2 = $rsrc
/*30503*/         OPC_CheckChild3Type, MVT::v8i32,
/*30505*/         OPC_RecordChild4, // #3 = $sampler
/*30506*/         OPC_RecordChild5, // #4 = $dmask
/*30507*/         OPC_RecordChild6, // #5 = $unorm
/*30508*/         OPC_RecordChild7, // #6 = $glc
/*30509*/         OPC_MoveChild, 8,
/*30511*/         OPC_RecordNode, // #7 = $slc
/*30512*/         OPC_MoveParent,
/*30513*/         OPC_MoveChild, 9,
/*30515*/         OPC_RecordNode, // #8 = $lwe
/*30516*/         OPC_MoveParent,
/*30517*/         OPC_MoveChild, 10,
/*30519*/         OPC_RecordNode, // #9 = $da
/*30520*/         OPC_MoveParent,
/*30521*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30566
/*30524*/           OPC_EmitMergeInputChains1_0,
/*30525*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30528*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30531*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30534*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30537*/           OPC_EmitInteger, MVT::i1, 0, 
/*30540*/           OPC_EmitInteger, MVT::i1, 0, 
/*30543*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30546*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30549*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30566*/         /*SwitchType*/ 42, MVT::v2f32,// ->30610
/*30568*/           OPC_EmitMergeInputChains1_0,
/*30569*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30572*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30575*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30578*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30581*/           OPC_EmitInteger, MVT::i1, 0, 
/*30584*/           OPC_EmitInteger, MVT::i1, 0, 
/*30587*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30590*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30593*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30610*/         /*SwitchType*/ 42, MVT::v4f32,// ->30654
/*30612*/           OPC_EmitMergeInputChains1_0,
/*30613*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30616*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30619*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30622*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30625*/           OPC_EmitInteger, MVT::i1, 0, 
/*30628*/           OPC_EmitInteger, MVT::i1, 0, 
/*30631*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30634*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30637*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 425:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30654*/         0, // EndSwitchType
/*30655*/       0, /*End of Scope*/
/*30656*/     /*Scope*/ 23|128,6/*791*/, /*->31449*/
/*30658*/       OPC_CheckChild1Integer, 70|128,3/*454*/, 
/*30661*/       OPC_RecordChild2, // #1 = $addr
/*30662*/       OPC_Scope, 27|128,1/*155*/, /*->30820*/ // 5 children in Scope
/*30665*/         OPC_CheckChild2Type, MVT::f32,
/*30667*/         OPC_RecordChild3, // #2 = $rsrc
/*30668*/         OPC_CheckChild3Type, MVT::v8i32,
/*30670*/         OPC_RecordChild4, // #3 = $sampler
/*30671*/         OPC_RecordChild5, // #4 = $dmask
/*30672*/         OPC_RecordChild6, // #5 = $unorm
/*30673*/         OPC_RecordChild7, // #6 = $glc
/*30674*/         OPC_MoveChild, 8,
/*30676*/         OPC_RecordNode, // #7 = $slc
/*30677*/         OPC_MoveParent,
/*30678*/         OPC_MoveChild, 9,
/*30680*/         OPC_RecordNode, // #8 = $lwe
/*30681*/         OPC_MoveParent,
/*30682*/         OPC_MoveChild, 10,
/*30684*/         OPC_RecordNode, // #9 = $da
/*30685*/         OPC_MoveParent,
/*30686*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30731
/*30689*/           OPC_EmitMergeInputChains1_0,
/*30690*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30693*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30696*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30699*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30702*/           OPC_EmitInteger, MVT::i1, 0, 
/*30705*/           OPC_EmitInteger, MVT::i1, 0, 
/*30708*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30711*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30731*/         /*SwitchType*/ 42, MVT::v2f32,// ->30775
/*30733*/           OPC_EmitMergeInputChains1_0,
/*30734*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30737*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30740*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30743*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30746*/           OPC_EmitInteger, MVT::i1, 0, 
/*30749*/           OPC_EmitInteger, MVT::i1, 0, 
/*30752*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30755*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30758*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30775*/         /*SwitchType*/ 42, MVT::v4f32,// ->30819
/*30777*/           OPC_EmitMergeInputChains1_0,
/*30778*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30781*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30784*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30787*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30790*/           OPC_EmitInteger, MVT::i1, 0, 
/*30793*/           OPC_EmitInteger, MVT::i1, 0, 
/*30796*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30799*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30802*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30819*/         0, // EndSwitchType
/*30820*/       /*Scope*/ 27|128,1/*155*/, /*->30977*/
/*30822*/         OPC_CheckChild2Type, MVT::v2f32,
/*30824*/         OPC_RecordChild3, // #2 = $rsrc
/*30825*/         OPC_CheckChild3Type, MVT::v8i32,
/*30827*/         OPC_RecordChild4, // #3 = $sampler
/*30828*/         OPC_RecordChild5, // #4 = $dmask
/*30829*/         OPC_RecordChild6, // #5 = $unorm
/*30830*/         OPC_RecordChild7, // #6 = $glc
/*30831*/         OPC_MoveChild, 8,
/*30833*/         OPC_RecordNode, // #7 = $slc
/*30834*/         OPC_MoveParent,
/*30835*/         OPC_MoveChild, 9,
/*30837*/         OPC_RecordNode, // #8 = $lwe
/*30838*/         OPC_MoveParent,
/*30839*/         OPC_MoveChild, 10,
/*30841*/         OPC_RecordNode, // #9 = $da
/*30842*/         OPC_MoveParent,
/*30843*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->30888
/*30846*/           OPC_EmitMergeInputChains1_0,
/*30847*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30850*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30853*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30856*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30859*/           OPC_EmitInteger, MVT::i1, 0, 
/*30862*/           OPC_EmitInteger, MVT::i1, 0, 
/*30865*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30868*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30888*/         /*SwitchType*/ 42, MVT::v2f32,// ->30932
/*30890*/           OPC_EmitMergeInputChains1_0,
/*30891*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30894*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30897*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30900*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30903*/           OPC_EmitInteger, MVT::i1, 0, 
/*30906*/           OPC_EmitInteger, MVT::i1, 0, 
/*30909*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30912*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30932*/         /*SwitchType*/ 42, MVT::v4f32,// ->30976
/*30934*/           OPC_EmitMergeInputChains1_0,
/*30935*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*30938*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30941*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30944*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30947*/           OPC_EmitInteger, MVT::i1, 0, 
/*30950*/           OPC_EmitInteger, MVT::i1, 0, 
/*30953*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30956*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*30976*/         0, // EndSwitchType
/*30977*/       /*Scope*/ 27|128,1/*155*/, /*->31134*/
/*30979*/         OPC_CheckChild2Type, MVT::v4f32,
/*30981*/         OPC_RecordChild3, // #2 = $rsrc
/*30982*/         OPC_CheckChild3Type, MVT::v8i32,
/*30984*/         OPC_RecordChild4, // #3 = $sampler
/*30985*/         OPC_RecordChild5, // #4 = $dmask
/*30986*/         OPC_RecordChild6, // #5 = $unorm
/*30987*/         OPC_RecordChild7, // #6 = $glc
/*30988*/         OPC_MoveChild, 8,
/*30990*/         OPC_RecordNode, // #7 = $slc
/*30991*/         OPC_MoveParent,
/*30992*/         OPC_MoveChild, 9,
/*30994*/         OPC_RecordNode, // #8 = $lwe
/*30995*/         OPC_MoveParent,
/*30996*/         OPC_MoveChild, 10,
/*30998*/         OPC_RecordNode, // #9 = $da
/*30999*/         OPC_MoveParent,
/*31000*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31045
/*31003*/           OPC_EmitMergeInputChains1_0,
/*31004*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31007*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31010*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31013*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31016*/           OPC_EmitInteger, MVT::i1, 0, 
/*31019*/           OPC_EmitInteger, MVT::i1, 0, 
/*31022*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31025*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31028*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31045*/         /*SwitchType*/ 42, MVT::v2f32,// ->31089
/*31047*/           OPC_EmitMergeInputChains1_0,
/*31048*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31051*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31054*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31057*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31060*/           OPC_EmitInteger, MVT::i1, 0, 
/*31063*/           OPC_EmitInteger, MVT::i1, 0, 
/*31066*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31069*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31072*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31089*/         /*SwitchType*/ 42, MVT::v4f32,// ->31133
/*31091*/           OPC_EmitMergeInputChains1_0,
/*31092*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31095*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31098*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31101*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31104*/           OPC_EmitInteger, MVT::i1, 0, 
/*31107*/           OPC_EmitInteger, MVT::i1, 0, 
/*31110*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31113*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31116*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31133*/         0, // EndSwitchType
/*31134*/       /*Scope*/ 27|128,1/*155*/, /*->31291*/
/*31136*/         OPC_CheckChild2Type, MVT::v8f32,
/*31138*/         OPC_RecordChild3, // #2 = $rsrc
/*31139*/         OPC_CheckChild3Type, MVT::v8i32,
/*31141*/         OPC_RecordChild4, // #3 = $sampler
/*31142*/         OPC_RecordChild5, // #4 = $dmask
/*31143*/         OPC_RecordChild6, // #5 = $unorm
/*31144*/         OPC_RecordChild7, // #6 = $glc
/*31145*/         OPC_MoveChild, 8,
/*31147*/         OPC_RecordNode, // #7 = $slc
/*31148*/         OPC_MoveParent,
/*31149*/         OPC_MoveChild, 9,
/*31151*/         OPC_RecordNode, // #8 = $lwe
/*31152*/         OPC_MoveParent,
/*31153*/         OPC_MoveChild, 10,
/*31155*/         OPC_RecordNode, // #9 = $da
/*31156*/         OPC_MoveParent,
/*31157*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31202
/*31160*/           OPC_EmitMergeInputChains1_0,
/*31161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31173*/           OPC_EmitInteger, MVT::i1, 0, 
/*31176*/           OPC_EmitInteger, MVT::i1, 0, 
/*31179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31202*/         /*SwitchType*/ 42, MVT::v2f32,// ->31246
/*31204*/           OPC_EmitMergeInputChains1_0,
/*31205*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31208*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31211*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31214*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31217*/           OPC_EmitInteger, MVT::i1, 0, 
/*31220*/           OPC_EmitInteger, MVT::i1, 0, 
/*31223*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31226*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31229*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31246*/         /*SwitchType*/ 42, MVT::v4f32,// ->31290
/*31248*/           OPC_EmitMergeInputChains1_0,
/*31249*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31252*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31255*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31258*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31261*/           OPC_EmitInteger, MVT::i1, 0, 
/*31264*/           OPC_EmitInteger, MVT::i1, 0, 
/*31267*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31270*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31273*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31290*/         0, // EndSwitchType
/*31291*/       /*Scope*/ 27|128,1/*155*/, /*->31448*/
/*31293*/         OPC_CheckChild2Type, MVT::v16f32,
/*31295*/         OPC_RecordChild3, // #2 = $rsrc
/*31296*/         OPC_CheckChild3Type, MVT::v8i32,
/*31298*/         OPC_RecordChild4, // #3 = $sampler
/*31299*/         OPC_RecordChild5, // #4 = $dmask
/*31300*/         OPC_RecordChild6, // #5 = $unorm
/*31301*/         OPC_RecordChild7, // #6 = $glc
/*31302*/         OPC_MoveChild, 8,
/*31304*/         OPC_RecordNode, // #7 = $slc
/*31305*/         OPC_MoveParent,
/*31306*/         OPC_MoveChild, 9,
/*31308*/         OPC_RecordNode, // #8 = $lwe
/*31309*/         OPC_MoveParent,
/*31310*/         OPC_MoveChild, 10,
/*31312*/         OPC_RecordNode, // #9 = $da
/*31313*/         OPC_MoveParent,
/*31314*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31359
/*31317*/           OPC_EmitMergeInputChains1_0,
/*31318*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31321*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31324*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31327*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31330*/           OPC_EmitInteger, MVT::i1, 0, 
/*31333*/           OPC_EmitInteger, MVT::i1, 0, 
/*31336*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31339*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31342*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31359*/         /*SwitchType*/ 42, MVT::v2f32,// ->31403
/*31361*/           OPC_EmitMergeInputChains1_0,
/*31362*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31365*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31368*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31371*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31374*/           OPC_EmitInteger, MVT::i1, 0, 
/*31377*/           OPC_EmitInteger, MVT::i1, 0, 
/*31380*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31383*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31386*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31403*/         /*SwitchType*/ 42, MVT::v4f32,// ->31447
/*31405*/           OPC_EmitMergeInputChains1_0,
/*31406*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31409*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31412*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31415*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31418*/           OPC_EmitInteger, MVT::i1, 0, 
/*31421*/           OPC_EmitInteger, MVT::i1, 0, 
/*31424*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31427*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 454:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31447*/         0, // EndSwitchType
/*31448*/       0, /*End of Scope*/
/*31449*/     /*Scope*/ 23|128,6/*791*/, /*->32242*/
/*31451*/       OPC_CheckChild1Integer, 72|128,3/*456*/, 
/*31454*/       OPC_RecordChild2, // #1 = $addr
/*31455*/       OPC_Scope, 27|128,1/*155*/, /*->31613*/ // 5 children in Scope
/*31458*/         OPC_CheckChild2Type, MVT::f32,
/*31460*/         OPC_RecordChild3, // #2 = $rsrc
/*31461*/         OPC_CheckChild3Type, MVT::v8i32,
/*31463*/         OPC_RecordChild4, // #3 = $sampler
/*31464*/         OPC_RecordChild5, // #4 = $dmask
/*31465*/         OPC_RecordChild6, // #5 = $unorm
/*31466*/         OPC_RecordChild7, // #6 = $glc
/*31467*/         OPC_MoveChild, 8,
/*31469*/         OPC_RecordNode, // #7 = $slc
/*31470*/         OPC_MoveParent,
/*31471*/         OPC_MoveChild, 9,
/*31473*/         OPC_RecordNode, // #8 = $lwe
/*31474*/         OPC_MoveParent,
/*31475*/         OPC_MoveChild, 10,
/*31477*/         OPC_RecordNode, // #9 = $da
/*31478*/         OPC_MoveParent,
/*31479*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31524
/*31482*/           OPC_EmitMergeInputChains1_0,
/*31483*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31486*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31489*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31492*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31495*/           OPC_EmitInteger, MVT::i1, 0, 
/*31498*/           OPC_EmitInteger, MVT::i1, 0, 
/*31501*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31504*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31507*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31524*/         /*SwitchType*/ 42, MVT::v2f32,// ->31568
/*31526*/           OPC_EmitMergeInputChains1_0,
/*31527*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31530*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31533*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31536*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31539*/           OPC_EmitInteger, MVT::i1, 0, 
/*31542*/           OPC_EmitInteger, MVT::i1, 0, 
/*31545*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31548*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31551*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31568*/         /*SwitchType*/ 42, MVT::v4f32,// ->31612
/*31570*/           OPC_EmitMergeInputChains1_0,
/*31571*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31574*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31577*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31580*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31583*/           OPC_EmitInteger, MVT::i1, 0, 
/*31586*/           OPC_EmitInteger, MVT::i1, 0, 
/*31589*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31592*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31612*/         0, // EndSwitchType
/*31613*/       /*Scope*/ 27|128,1/*155*/, /*->31770*/
/*31615*/         OPC_CheckChild2Type, MVT::v2f32,
/*31617*/         OPC_RecordChild3, // #2 = $rsrc
/*31618*/         OPC_CheckChild3Type, MVT::v8i32,
/*31620*/         OPC_RecordChild4, // #3 = $sampler
/*31621*/         OPC_RecordChild5, // #4 = $dmask
/*31622*/         OPC_RecordChild6, // #5 = $unorm
/*31623*/         OPC_RecordChild7, // #6 = $glc
/*31624*/         OPC_MoveChild, 8,
/*31626*/         OPC_RecordNode, // #7 = $slc
/*31627*/         OPC_MoveParent,
/*31628*/         OPC_MoveChild, 9,
/*31630*/         OPC_RecordNode, // #8 = $lwe
/*31631*/         OPC_MoveParent,
/*31632*/         OPC_MoveChild, 10,
/*31634*/         OPC_RecordNode, // #9 = $da
/*31635*/         OPC_MoveParent,
/*31636*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31681
/*31639*/           OPC_EmitMergeInputChains1_0,
/*31640*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31643*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31646*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31649*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31652*/           OPC_EmitInteger, MVT::i1, 0, 
/*31655*/           OPC_EmitInteger, MVT::i1, 0, 
/*31658*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31661*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31664*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31681*/         /*SwitchType*/ 42, MVT::v2f32,// ->31725
/*31683*/           OPC_EmitMergeInputChains1_0,
/*31684*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31687*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31690*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31693*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31696*/           OPC_EmitInteger, MVT::i1, 0, 
/*31699*/           OPC_EmitInteger, MVT::i1, 0, 
/*31702*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31705*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31708*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31725*/         /*SwitchType*/ 42, MVT::v4f32,// ->31769
/*31727*/           OPC_EmitMergeInputChains1_0,
/*31728*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31731*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31734*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31737*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31740*/           OPC_EmitInteger, MVT::i1, 0, 
/*31743*/           OPC_EmitInteger, MVT::i1, 0, 
/*31746*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31749*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31769*/         0, // EndSwitchType
/*31770*/       /*Scope*/ 27|128,1/*155*/, /*->31927*/
/*31772*/         OPC_CheckChild2Type, MVT::v4f32,
/*31774*/         OPC_RecordChild3, // #2 = $rsrc
/*31775*/         OPC_CheckChild3Type, MVT::v8i32,
/*31777*/         OPC_RecordChild4, // #3 = $sampler
/*31778*/         OPC_RecordChild5, // #4 = $dmask
/*31779*/         OPC_RecordChild6, // #5 = $unorm
/*31780*/         OPC_RecordChild7, // #6 = $glc
/*31781*/         OPC_MoveChild, 8,
/*31783*/         OPC_RecordNode, // #7 = $slc
/*31784*/         OPC_MoveParent,
/*31785*/         OPC_MoveChild, 9,
/*31787*/         OPC_RecordNode, // #8 = $lwe
/*31788*/         OPC_MoveParent,
/*31789*/         OPC_MoveChild, 10,
/*31791*/         OPC_RecordNode, // #9 = $da
/*31792*/         OPC_MoveParent,
/*31793*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31838
/*31796*/           OPC_EmitMergeInputChains1_0,
/*31797*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31800*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31803*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31806*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31809*/           OPC_EmitInteger, MVT::i1, 0, 
/*31812*/           OPC_EmitInteger, MVT::i1, 0, 
/*31815*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31818*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31821*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31838*/         /*SwitchType*/ 42, MVT::v2f32,// ->31882
/*31840*/           OPC_EmitMergeInputChains1_0,
/*31841*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31844*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31847*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31850*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31853*/           OPC_EmitInteger, MVT::i1, 0, 
/*31856*/           OPC_EmitInteger, MVT::i1, 0, 
/*31859*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31862*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31865*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31882*/         /*SwitchType*/ 42, MVT::v4f32,// ->31926
/*31884*/           OPC_EmitMergeInputChains1_0,
/*31885*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31888*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31891*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31894*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31897*/           OPC_EmitInteger, MVT::i1, 0, 
/*31900*/           OPC_EmitInteger, MVT::i1, 0, 
/*31903*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31906*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31909*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31926*/         0, // EndSwitchType
/*31927*/       /*Scope*/ 27|128,1/*155*/, /*->32084*/
/*31929*/         OPC_CheckChild2Type, MVT::v8f32,
/*31931*/         OPC_RecordChild3, // #2 = $rsrc
/*31932*/         OPC_CheckChild3Type, MVT::v8i32,
/*31934*/         OPC_RecordChild4, // #3 = $sampler
/*31935*/         OPC_RecordChild5, // #4 = $dmask
/*31936*/         OPC_RecordChild6, // #5 = $unorm
/*31937*/         OPC_RecordChild7, // #6 = $glc
/*31938*/         OPC_MoveChild, 8,
/*31940*/         OPC_RecordNode, // #7 = $slc
/*31941*/         OPC_MoveParent,
/*31942*/         OPC_MoveChild, 9,
/*31944*/         OPC_RecordNode, // #8 = $lwe
/*31945*/         OPC_MoveParent,
/*31946*/         OPC_MoveChild, 10,
/*31948*/         OPC_RecordNode, // #9 = $da
/*31949*/         OPC_MoveParent,
/*31950*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->31995
/*31953*/           OPC_EmitMergeInputChains1_0,
/*31954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*31957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31966*/           OPC_EmitInteger, MVT::i1, 0, 
/*31969*/           OPC_EmitInteger, MVT::i1, 0, 
/*31972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*31995*/         /*SwitchType*/ 42, MVT::v2f32,// ->32039
/*31997*/           OPC_EmitMergeInputChains1_0,
/*31998*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32001*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32004*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32007*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32010*/           OPC_EmitInteger, MVT::i1, 0, 
/*32013*/           OPC_EmitInteger, MVT::i1, 0, 
/*32016*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32019*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32022*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32039*/         /*SwitchType*/ 42, MVT::v4f32,// ->32083
/*32041*/           OPC_EmitMergeInputChains1_0,
/*32042*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32045*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32048*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32051*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32054*/           OPC_EmitInteger, MVT::i1, 0, 
/*32057*/           OPC_EmitInteger, MVT::i1, 0, 
/*32060*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32063*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32083*/         0, // EndSwitchType
/*32084*/       /*Scope*/ 27|128,1/*155*/, /*->32241*/
/*32086*/         OPC_CheckChild2Type, MVT::v16f32,
/*32088*/         OPC_RecordChild3, // #2 = $rsrc
/*32089*/         OPC_CheckChild3Type, MVT::v8i32,
/*32091*/         OPC_RecordChild4, // #3 = $sampler
/*32092*/         OPC_RecordChild5, // #4 = $dmask
/*32093*/         OPC_RecordChild6, // #5 = $unorm
/*32094*/         OPC_RecordChild7, // #6 = $glc
/*32095*/         OPC_MoveChild, 8,
/*32097*/         OPC_RecordNode, // #7 = $slc
/*32098*/         OPC_MoveParent,
/*32099*/         OPC_MoveChild, 9,
/*32101*/         OPC_RecordNode, // #8 = $lwe
/*32102*/         OPC_MoveParent,
/*32103*/         OPC_MoveChild, 10,
/*32105*/         OPC_RecordNode, // #9 = $da
/*32106*/         OPC_MoveParent,
/*32107*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32152
/*32110*/           OPC_EmitMergeInputChains1_0,
/*32111*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32114*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32117*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32120*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32123*/           OPC_EmitInteger, MVT::i1, 0, 
/*32126*/           OPC_EmitInteger, MVT::i1, 0, 
/*32129*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32132*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32152*/         /*SwitchType*/ 42, MVT::v2f32,// ->32196
/*32154*/           OPC_EmitMergeInputChains1_0,
/*32155*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32158*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32161*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32164*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32167*/           OPC_EmitInteger, MVT::i1, 0, 
/*32170*/           OPC_EmitInteger, MVT::i1, 0, 
/*32173*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32176*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32196*/         /*SwitchType*/ 42, MVT::v4f32,// ->32240
/*32198*/           OPC_EmitMergeInputChains1_0,
/*32199*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32202*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32205*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32208*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32211*/           OPC_EmitInteger, MVT::i1, 0, 
/*32214*/           OPC_EmitInteger, MVT::i1, 0, 
/*32217*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32220*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32223*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 456:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32240*/         0, // EndSwitchType
/*32241*/       0, /*End of Scope*/
/*32242*/     /*Scope*/ 23|128,6/*791*/, /*->33035*/
/*32244*/       OPC_CheckChild1Integer, 73|128,3/*457*/, 
/*32247*/       OPC_RecordChild2, // #1 = $addr
/*32248*/       OPC_Scope, 27|128,1/*155*/, /*->32406*/ // 5 children in Scope
/*32251*/         OPC_CheckChild2Type, MVT::f32,
/*32253*/         OPC_RecordChild3, // #2 = $rsrc
/*32254*/         OPC_CheckChild3Type, MVT::v8i32,
/*32256*/         OPC_RecordChild4, // #3 = $sampler
/*32257*/         OPC_RecordChild5, // #4 = $dmask
/*32258*/         OPC_RecordChild6, // #5 = $unorm
/*32259*/         OPC_RecordChild7, // #6 = $glc
/*32260*/         OPC_MoveChild, 8,
/*32262*/         OPC_RecordNode, // #7 = $slc
/*32263*/         OPC_MoveParent,
/*32264*/         OPC_MoveChild, 9,
/*32266*/         OPC_RecordNode, // #8 = $lwe
/*32267*/         OPC_MoveParent,
/*32268*/         OPC_MoveChild, 10,
/*32270*/         OPC_RecordNode, // #9 = $da
/*32271*/         OPC_MoveParent,
/*32272*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32317
/*32275*/           OPC_EmitMergeInputChains1_0,
/*32276*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32279*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32282*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32285*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32288*/           OPC_EmitInteger, MVT::i1, 0, 
/*32291*/           OPC_EmitInteger, MVT::i1, 0, 
/*32294*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32297*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32317*/         /*SwitchType*/ 42, MVT::v2f32,// ->32361
/*32319*/           OPC_EmitMergeInputChains1_0,
/*32320*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32323*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32326*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32329*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32332*/           OPC_EmitInteger, MVT::i1, 0, 
/*32335*/           OPC_EmitInteger, MVT::i1, 0, 
/*32338*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32341*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32344*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32361*/         /*SwitchType*/ 42, MVT::v4f32,// ->32405
/*32363*/           OPC_EmitMergeInputChains1_0,
/*32364*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32367*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32370*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32373*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32376*/           OPC_EmitInteger, MVT::i1, 0, 
/*32379*/           OPC_EmitInteger, MVT::i1, 0, 
/*32382*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32385*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32405*/         0, // EndSwitchType
/*32406*/       /*Scope*/ 27|128,1/*155*/, /*->32563*/
/*32408*/         OPC_CheckChild2Type, MVT::v2f32,
/*32410*/         OPC_RecordChild3, // #2 = $rsrc
/*32411*/         OPC_CheckChild3Type, MVT::v8i32,
/*32413*/         OPC_RecordChild4, // #3 = $sampler
/*32414*/         OPC_RecordChild5, // #4 = $dmask
/*32415*/         OPC_RecordChild6, // #5 = $unorm
/*32416*/         OPC_RecordChild7, // #6 = $glc
/*32417*/         OPC_MoveChild, 8,
/*32419*/         OPC_RecordNode, // #7 = $slc
/*32420*/         OPC_MoveParent,
/*32421*/         OPC_MoveChild, 9,
/*32423*/         OPC_RecordNode, // #8 = $lwe
/*32424*/         OPC_MoveParent,
/*32425*/         OPC_MoveChild, 10,
/*32427*/         OPC_RecordNode, // #9 = $da
/*32428*/         OPC_MoveParent,
/*32429*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32474
/*32432*/           OPC_EmitMergeInputChains1_0,
/*32433*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32436*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32439*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32442*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32445*/           OPC_EmitInteger, MVT::i1, 0, 
/*32448*/           OPC_EmitInteger, MVT::i1, 0, 
/*32451*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32454*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32474*/         /*SwitchType*/ 42, MVT::v2f32,// ->32518
/*32476*/           OPC_EmitMergeInputChains1_0,
/*32477*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32480*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32483*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32486*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32489*/           OPC_EmitInteger, MVT::i1, 0, 
/*32492*/           OPC_EmitInteger, MVT::i1, 0, 
/*32495*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32498*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32501*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32518*/         /*SwitchType*/ 42, MVT::v4f32,// ->32562
/*32520*/           OPC_EmitMergeInputChains1_0,
/*32521*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32524*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32527*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32530*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32533*/           OPC_EmitInteger, MVT::i1, 0, 
/*32536*/           OPC_EmitInteger, MVT::i1, 0, 
/*32539*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32542*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32545*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32562*/         0, // EndSwitchType
/*32563*/       /*Scope*/ 27|128,1/*155*/, /*->32720*/
/*32565*/         OPC_CheckChild2Type, MVT::v4f32,
/*32567*/         OPC_RecordChild3, // #2 = $rsrc
/*32568*/         OPC_CheckChild3Type, MVT::v8i32,
/*32570*/         OPC_RecordChild4, // #3 = $sampler
/*32571*/         OPC_RecordChild5, // #4 = $dmask
/*32572*/         OPC_RecordChild6, // #5 = $unorm
/*32573*/         OPC_RecordChild7, // #6 = $glc
/*32574*/         OPC_MoveChild, 8,
/*32576*/         OPC_RecordNode, // #7 = $slc
/*32577*/         OPC_MoveParent,
/*32578*/         OPC_MoveChild, 9,
/*32580*/         OPC_RecordNode, // #8 = $lwe
/*32581*/         OPC_MoveParent,
/*32582*/         OPC_MoveChild, 10,
/*32584*/         OPC_RecordNode, // #9 = $da
/*32585*/         OPC_MoveParent,
/*32586*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32631
/*32589*/           OPC_EmitMergeInputChains1_0,
/*32590*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32593*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32596*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32599*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32602*/           OPC_EmitInteger, MVT::i1, 0, 
/*32605*/           OPC_EmitInteger, MVT::i1, 0, 
/*32608*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32611*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32614*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32631*/         /*SwitchType*/ 42, MVT::v2f32,// ->32675
/*32633*/           OPC_EmitMergeInputChains1_0,
/*32634*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32637*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32640*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32643*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32646*/           OPC_EmitInteger, MVT::i1, 0, 
/*32649*/           OPC_EmitInteger, MVT::i1, 0, 
/*32652*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32655*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32658*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32675*/         /*SwitchType*/ 42, MVT::v4f32,// ->32719
/*32677*/           OPC_EmitMergeInputChains1_0,
/*32678*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32681*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32684*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32687*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32690*/           OPC_EmitInteger, MVT::i1, 0, 
/*32693*/           OPC_EmitInteger, MVT::i1, 0, 
/*32696*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32699*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32702*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32719*/         0, // EndSwitchType
/*32720*/       /*Scope*/ 27|128,1/*155*/, /*->32877*/
/*32722*/         OPC_CheckChild2Type, MVT::v8f32,
/*32724*/         OPC_RecordChild3, // #2 = $rsrc
/*32725*/         OPC_CheckChild3Type, MVT::v8i32,
/*32727*/         OPC_RecordChild4, // #3 = $sampler
/*32728*/         OPC_RecordChild5, // #4 = $dmask
/*32729*/         OPC_RecordChild6, // #5 = $unorm
/*32730*/         OPC_RecordChild7, // #6 = $glc
/*32731*/         OPC_MoveChild, 8,
/*32733*/         OPC_RecordNode, // #7 = $slc
/*32734*/         OPC_MoveParent,
/*32735*/         OPC_MoveChild, 9,
/*32737*/         OPC_RecordNode, // #8 = $lwe
/*32738*/         OPC_MoveParent,
/*32739*/         OPC_MoveChild, 10,
/*32741*/         OPC_RecordNode, // #9 = $da
/*32742*/         OPC_MoveParent,
/*32743*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32788
/*32746*/           OPC_EmitMergeInputChains1_0,
/*32747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32759*/           OPC_EmitInteger, MVT::i1, 0, 
/*32762*/           OPC_EmitInteger, MVT::i1, 0, 
/*32765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32788*/         /*SwitchType*/ 42, MVT::v2f32,// ->32832
/*32790*/           OPC_EmitMergeInputChains1_0,
/*32791*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32800*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32803*/           OPC_EmitInteger, MVT::i1, 0, 
/*32806*/           OPC_EmitInteger, MVT::i1, 0, 
/*32809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32812*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32815*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32832*/         /*SwitchType*/ 42, MVT::v4f32,// ->32876
/*32834*/           OPC_EmitMergeInputChains1_0,
/*32835*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32838*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32841*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32844*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32847*/           OPC_EmitInteger, MVT::i1, 0, 
/*32850*/           OPC_EmitInteger, MVT::i1, 0, 
/*32853*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32856*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32859*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32876*/         0, // EndSwitchType
/*32877*/       /*Scope*/ 27|128,1/*155*/, /*->33034*/
/*32879*/         OPC_CheckChild2Type, MVT::v16f32,
/*32881*/         OPC_RecordChild3, // #2 = $rsrc
/*32882*/         OPC_CheckChild3Type, MVT::v8i32,
/*32884*/         OPC_RecordChild4, // #3 = $sampler
/*32885*/         OPC_RecordChild5, // #4 = $dmask
/*32886*/         OPC_RecordChild6, // #5 = $unorm
/*32887*/         OPC_RecordChild7, // #6 = $glc
/*32888*/         OPC_MoveChild, 8,
/*32890*/         OPC_RecordNode, // #7 = $slc
/*32891*/         OPC_MoveParent,
/*32892*/         OPC_MoveChild, 9,
/*32894*/         OPC_RecordNode, // #8 = $lwe
/*32895*/         OPC_MoveParent,
/*32896*/         OPC_MoveChild, 10,
/*32898*/         OPC_RecordNode, // #9 = $da
/*32899*/         OPC_MoveParent,
/*32900*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->32945
/*32903*/           OPC_EmitMergeInputChains1_0,
/*32904*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32907*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32910*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32913*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32916*/           OPC_EmitInteger, MVT::i1, 0, 
/*32919*/           OPC_EmitInteger, MVT::i1, 0, 
/*32922*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32925*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32928*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32945*/         /*SwitchType*/ 42, MVT::v2f32,// ->32989
/*32947*/           OPC_EmitMergeInputChains1_0,
/*32948*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32951*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32954*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32957*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32960*/           OPC_EmitInteger, MVT::i1, 0, 
/*32963*/           OPC_EmitInteger, MVT::i1, 0, 
/*32966*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32969*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*32989*/         /*SwitchType*/ 42, MVT::v4f32,// ->33033
/*32991*/           OPC_EmitMergeInputChains1_0,
/*32992*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*32995*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32998*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33001*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33004*/           OPC_EmitInteger, MVT::i1, 0, 
/*33007*/           OPC_EmitInteger, MVT::i1, 0, 
/*33010*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33013*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33016*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 457:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33033*/         0, // EndSwitchType
/*33034*/       0, /*End of Scope*/
/*33035*/     /*Scope*/ 23|128,6/*791*/, /*->33828*/
/*33037*/       OPC_CheckChild1Integer, 76|128,3/*460*/, 
/*33040*/       OPC_RecordChild2, // #1 = $addr
/*33041*/       OPC_Scope, 27|128,1/*155*/, /*->33199*/ // 5 children in Scope
/*33044*/         OPC_CheckChild2Type, MVT::f32,
/*33046*/         OPC_RecordChild3, // #2 = $rsrc
/*33047*/         OPC_CheckChild3Type, MVT::v8i32,
/*33049*/         OPC_RecordChild4, // #3 = $sampler
/*33050*/         OPC_RecordChild5, // #4 = $dmask
/*33051*/         OPC_RecordChild6, // #5 = $unorm
/*33052*/         OPC_RecordChild7, // #6 = $glc
/*33053*/         OPC_MoveChild, 8,
/*33055*/         OPC_RecordNode, // #7 = $slc
/*33056*/         OPC_MoveParent,
/*33057*/         OPC_MoveChild, 9,
/*33059*/         OPC_RecordNode, // #8 = $lwe
/*33060*/         OPC_MoveParent,
/*33061*/         OPC_MoveChild, 10,
/*33063*/         OPC_RecordNode, // #9 = $da
/*33064*/         OPC_MoveParent,
/*33065*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33110
/*33068*/           OPC_EmitMergeInputChains1_0,
/*33069*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33072*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33075*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33078*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33081*/           OPC_EmitInteger, MVT::i1, 0, 
/*33084*/           OPC_EmitInteger, MVT::i1, 0, 
/*33087*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33090*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33110*/         /*SwitchType*/ 42, MVT::v2f32,// ->33154
/*33112*/           OPC_EmitMergeInputChains1_0,
/*33113*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33116*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33119*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33122*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33125*/           OPC_EmitInteger, MVT::i1, 0, 
/*33128*/           OPC_EmitInteger, MVT::i1, 0, 
/*33131*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33134*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33137*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33154*/         /*SwitchType*/ 42, MVT::v4f32,// ->33198
/*33156*/           OPC_EmitMergeInputChains1_0,
/*33157*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33160*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33163*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33166*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33169*/           OPC_EmitInteger, MVT::i1, 0, 
/*33172*/           OPC_EmitInteger, MVT::i1, 0, 
/*33175*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33178*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33181*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33198*/         0, // EndSwitchType
/*33199*/       /*Scope*/ 27|128,1/*155*/, /*->33356*/
/*33201*/         OPC_CheckChild2Type, MVT::v2f32,
/*33203*/         OPC_RecordChild3, // #2 = $rsrc
/*33204*/         OPC_CheckChild3Type, MVT::v8i32,
/*33206*/         OPC_RecordChild4, // #3 = $sampler
/*33207*/         OPC_RecordChild5, // #4 = $dmask
/*33208*/         OPC_RecordChild6, // #5 = $unorm
/*33209*/         OPC_RecordChild7, // #6 = $glc
/*33210*/         OPC_MoveChild, 8,
/*33212*/         OPC_RecordNode, // #7 = $slc
/*33213*/         OPC_MoveParent,
/*33214*/         OPC_MoveChild, 9,
/*33216*/         OPC_RecordNode, // #8 = $lwe
/*33217*/         OPC_MoveParent,
/*33218*/         OPC_MoveChild, 10,
/*33220*/         OPC_RecordNode, // #9 = $da
/*33221*/         OPC_MoveParent,
/*33222*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33267
/*33225*/           OPC_EmitMergeInputChains1_0,
/*33226*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33229*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33232*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33235*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33238*/           OPC_EmitInteger, MVT::i1, 0, 
/*33241*/           OPC_EmitInteger, MVT::i1, 0, 
/*33244*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33247*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33250*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33267*/         /*SwitchType*/ 42, MVT::v2f32,// ->33311
/*33269*/           OPC_EmitMergeInputChains1_0,
/*33270*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33273*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33276*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33279*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33282*/           OPC_EmitInteger, MVT::i1, 0, 
/*33285*/           OPC_EmitInteger, MVT::i1, 0, 
/*33288*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33291*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33294*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33311*/         /*SwitchType*/ 42, MVT::v4f32,// ->33355
/*33313*/           OPC_EmitMergeInputChains1_0,
/*33314*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33317*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33320*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33323*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33326*/           OPC_EmitInteger, MVT::i1, 0, 
/*33329*/           OPC_EmitInteger, MVT::i1, 0, 
/*33332*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33335*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33338*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33355*/         0, // EndSwitchType
/*33356*/       /*Scope*/ 27|128,1/*155*/, /*->33513*/
/*33358*/         OPC_CheckChild2Type, MVT::v4f32,
/*33360*/         OPC_RecordChild3, // #2 = $rsrc
/*33361*/         OPC_CheckChild3Type, MVT::v8i32,
/*33363*/         OPC_RecordChild4, // #3 = $sampler
/*33364*/         OPC_RecordChild5, // #4 = $dmask
/*33365*/         OPC_RecordChild6, // #5 = $unorm
/*33366*/         OPC_RecordChild7, // #6 = $glc
/*33367*/         OPC_MoveChild, 8,
/*33369*/         OPC_RecordNode, // #7 = $slc
/*33370*/         OPC_MoveParent,
/*33371*/         OPC_MoveChild, 9,
/*33373*/         OPC_RecordNode, // #8 = $lwe
/*33374*/         OPC_MoveParent,
/*33375*/         OPC_MoveChild, 10,
/*33377*/         OPC_RecordNode, // #9 = $da
/*33378*/         OPC_MoveParent,
/*33379*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33424
/*33382*/           OPC_EmitMergeInputChains1_0,
/*33383*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33386*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33389*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33392*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33395*/           OPC_EmitInteger, MVT::i1, 0, 
/*33398*/           OPC_EmitInteger, MVT::i1, 0, 
/*33401*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33404*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33407*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33424*/         /*SwitchType*/ 42, MVT::v2f32,// ->33468
/*33426*/           OPC_EmitMergeInputChains1_0,
/*33427*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33430*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33433*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33436*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33439*/           OPC_EmitInteger, MVT::i1, 0, 
/*33442*/           OPC_EmitInteger, MVT::i1, 0, 
/*33445*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33448*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33451*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33468*/         /*SwitchType*/ 42, MVT::v4f32,// ->33512
/*33470*/           OPC_EmitMergeInputChains1_0,
/*33471*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33474*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33477*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33480*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33483*/           OPC_EmitInteger, MVT::i1, 0, 
/*33486*/           OPC_EmitInteger, MVT::i1, 0, 
/*33489*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33492*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33495*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33512*/         0, // EndSwitchType
/*33513*/       /*Scope*/ 27|128,1/*155*/, /*->33670*/
/*33515*/         OPC_CheckChild2Type, MVT::v8f32,
/*33517*/         OPC_RecordChild3, // #2 = $rsrc
/*33518*/         OPC_CheckChild3Type, MVT::v8i32,
/*33520*/         OPC_RecordChild4, // #3 = $sampler
/*33521*/         OPC_RecordChild5, // #4 = $dmask
/*33522*/         OPC_RecordChild6, // #5 = $unorm
/*33523*/         OPC_RecordChild7, // #6 = $glc
/*33524*/         OPC_MoveChild, 8,
/*33526*/         OPC_RecordNode, // #7 = $slc
/*33527*/         OPC_MoveParent,
/*33528*/         OPC_MoveChild, 9,
/*33530*/         OPC_RecordNode, // #8 = $lwe
/*33531*/         OPC_MoveParent,
/*33532*/         OPC_MoveChild, 10,
/*33534*/         OPC_RecordNode, // #9 = $da
/*33535*/         OPC_MoveParent,
/*33536*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33581
/*33539*/           OPC_EmitMergeInputChains1_0,
/*33540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33552*/           OPC_EmitInteger, MVT::i1, 0, 
/*33555*/           OPC_EmitInteger, MVT::i1, 0, 
/*33558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33581*/         /*SwitchType*/ 42, MVT::v2f32,// ->33625
/*33583*/           OPC_EmitMergeInputChains1_0,
/*33584*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33587*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33590*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33593*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33596*/           OPC_EmitInteger, MVT::i1, 0, 
/*33599*/           OPC_EmitInteger, MVT::i1, 0, 
/*33602*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33605*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33625*/         /*SwitchType*/ 42, MVT::v4f32,// ->33669
/*33627*/           OPC_EmitMergeInputChains1_0,
/*33628*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33631*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33634*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33637*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33640*/           OPC_EmitInteger, MVT::i1, 0, 
/*33643*/           OPC_EmitInteger, MVT::i1, 0, 
/*33646*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33649*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33652*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33669*/         0, // EndSwitchType
/*33670*/       /*Scope*/ 27|128,1/*155*/, /*->33827*/
/*33672*/         OPC_CheckChild2Type, MVT::v16f32,
/*33674*/         OPC_RecordChild3, // #2 = $rsrc
/*33675*/         OPC_CheckChild3Type, MVT::v8i32,
/*33677*/         OPC_RecordChild4, // #3 = $sampler
/*33678*/         OPC_RecordChild5, // #4 = $dmask
/*33679*/         OPC_RecordChild6, // #5 = $unorm
/*33680*/         OPC_RecordChild7, // #6 = $glc
/*33681*/         OPC_MoveChild, 8,
/*33683*/         OPC_RecordNode, // #7 = $slc
/*33684*/         OPC_MoveParent,
/*33685*/         OPC_MoveChild, 9,
/*33687*/         OPC_RecordNode, // #8 = $lwe
/*33688*/         OPC_MoveParent,
/*33689*/         OPC_MoveChild, 10,
/*33691*/         OPC_RecordNode, // #9 = $da
/*33692*/         OPC_MoveParent,
/*33693*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33738
/*33696*/           OPC_EmitMergeInputChains1_0,
/*33697*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33700*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33703*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33706*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33709*/           OPC_EmitInteger, MVT::i1, 0, 
/*33712*/           OPC_EmitInteger, MVT::i1, 0, 
/*33715*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33718*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33721*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33738*/         /*SwitchType*/ 42, MVT::v2f32,// ->33782
/*33740*/           OPC_EmitMergeInputChains1_0,
/*33741*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33744*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33747*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33750*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33753*/           OPC_EmitInteger, MVT::i1, 0, 
/*33756*/           OPC_EmitInteger, MVT::i1, 0, 
/*33759*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33762*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33765*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33782*/         /*SwitchType*/ 42, MVT::v4f32,// ->33826
/*33784*/           OPC_EmitMergeInputChains1_0,
/*33785*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33788*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33791*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33794*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33797*/           OPC_EmitInteger, MVT::i1, 0, 
/*33800*/           OPC_EmitInteger, MVT::i1, 0, 
/*33803*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33806*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 460:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33826*/         0, // EndSwitchType
/*33827*/       0, /*End of Scope*/
/*33828*/     /*Scope*/ 23|128,6/*791*/, /*->34621*/
/*33830*/       OPC_CheckChild1Integer, 42|128,3/*426*/, 
/*33833*/       OPC_RecordChild2, // #1 = $addr
/*33834*/       OPC_Scope, 27|128,1/*155*/, /*->33992*/ // 5 children in Scope
/*33837*/         OPC_CheckChild2Type, MVT::f32,
/*33839*/         OPC_RecordChild3, // #2 = $rsrc
/*33840*/         OPC_CheckChild3Type, MVT::v8i32,
/*33842*/         OPC_RecordChild4, // #3 = $sampler
/*33843*/         OPC_RecordChild5, // #4 = $dmask
/*33844*/         OPC_RecordChild6, // #5 = $unorm
/*33845*/         OPC_RecordChild7, // #6 = $glc
/*33846*/         OPC_MoveChild, 8,
/*33848*/         OPC_RecordNode, // #7 = $slc
/*33849*/         OPC_MoveParent,
/*33850*/         OPC_MoveChild, 9,
/*33852*/         OPC_RecordNode, // #8 = $lwe
/*33853*/         OPC_MoveParent,
/*33854*/         OPC_MoveChild, 10,
/*33856*/         OPC_RecordNode, // #9 = $da
/*33857*/         OPC_MoveParent,
/*33858*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->33903
/*33861*/           OPC_EmitMergeInputChains1_0,
/*33862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33874*/           OPC_EmitInteger, MVT::i1, 0, 
/*33877*/           OPC_EmitInteger, MVT::i1, 0, 
/*33880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33903*/         /*SwitchType*/ 42, MVT::v2f32,// ->33947
/*33905*/           OPC_EmitMergeInputChains1_0,
/*33906*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33909*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33912*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33915*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33918*/           OPC_EmitInteger, MVT::i1, 0, 
/*33921*/           OPC_EmitInteger, MVT::i1, 0, 
/*33924*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33927*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33930*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33947*/         /*SwitchType*/ 42, MVT::v4f32,// ->33991
/*33949*/           OPC_EmitMergeInputChains1_0,
/*33950*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*33953*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33956*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33959*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33962*/           OPC_EmitInteger, MVT::i1, 0, 
/*33965*/           OPC_EmitInteger, MVT::i1, 0, 
/*33968*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33971*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33974*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*33991*/         0, // EndSwitchType
/*33992*/       /*Scope*/ 27|128,1/*155*/, /*->34149*/
/*33994*/         OPC_CheckChild2Type, MVT::v2f32,
/*33996*/         OPC_RecordChild3, // #2 = $rsrc
/*33997*/         OPC_CheckChild3Type, MVT::v8i32,
/*33999*/         OPC_RecordChild4, // #3 = $sampler
/*34000*/         OPC_RecordChild5, // #4 = $dmask
/*34001*/         OPC_RecordChild6, // #5 = $unorm
/*34002*/         OPC_RecordChild7, // #6 = $glc
/*34003*/         OPC_MoveChild, 8,
/*34005*/         OPC_RecordNode, // #7 = $slc
/*34006*/         OPC_MoveParent,
/*34007*/         OPC_MoveChild, 9,
/*34009*/         OPC_RecordNode, // #8 = $lwe
/*34010*/         OPC_MoveParent,
/*34011*/         OPC_MoveChild, 10,
/*34013*/         OPC_RecordNode, // #9 = $da
/*34014*/         OPC_MoveParent,
/*34015*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34060
/*34018*/           OPC_EmitMergeInputChains1_0,
/*34019*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34028*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34031*/           OPC_EmitInteger, MVT::i1, 0, 
/*34034*/           OPC_EmitInteger, MVT::i1, 0, 
/*34037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34040*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34060*/         /*SwitchType*/ 42, MVT::v2f32,// ->34104
/*34062*/           OPC_EmitMergeInputChains1_0,
/*34063*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34066*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34069*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34072*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34075*/           OPC_EmitInteger, MVT::i1, 0, 
/*34078*/           OPC_EmitInteger, MVT::i1, 0, 
/*34081*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34084*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34087*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34104*/         /*SwitchType*/ 42, MVT::v4f32,// ->34148
/*34106*/           OPC_EmitMergeInputChains1_0,
/*34107*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34110*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34113*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34116*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34119*/           OPC_EmitInteger, MVT::i1, 0, 
/*34122*/           OPC_EmitInteger, MVT::i1, 0, 
/*34125*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34128*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34148*/         0, // EndSwitchType
/*34149*/       /*Scope*/ 27|128,1/*155*/, /*->34306*/
/*34151*/         OPC_CheckChild2Type, MVT::v4f32,
/*34153*/         OPC_RecordChild3, // #2 = $rsrc
/*34154*/         OPC_CheckChild3Type, MVT::v8i32,
/*34156*/         OPC_RecordChild4, // #3 = $sampler
/*34157*/         OPC_RecordChild5, // #4 = $dmask
/*34158*/         OPC_RecordChild6, // #5 = $unorm
/*34159*/         OPC_RecordChild7, // #6 = $glc
/*34160*/         OPC_MoveChild, 8,
/*34162*/         OPC_RecordNode, // #7 = $slc
/*34163*/         OPC_MoveParent,
/*34164*/         OPC_MoveChild, 9,
/*34166*/         OPC_RecordNode, // #8 = $lwe
/*34167*/         OPC_MoveParent,
/*34168*/         OPC_MoveChild, 10,
/*34170*/         OPC_RecordNode, // #9 = $da
/*34171*/         OPC_MoveParent,
/*34172*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34217
/*34175*/           OPC_EmitMergeInputChains1_0,
/*34176*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34179*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34182*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34185*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34188*/           OPC_EmitInteger, MVT::i1, 0, 
/*34191*/           OPC_EmitInteger, MVT::i1, 0, 
/*34194*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34197*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34217*/         /*SwitchType*/ 42, MVT::v2f32,// ->34261
/*34219*/           OPC_EmitMergeInputChains1_0,
/*34220*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34223*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34226*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34229*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34232*/           OPC_EmitInteger, MVT::i1, 0, 
/*34235*/           OPC_EmitInteger, MVT::i1, 0, 
/*34238*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34241*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34244*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34261*/         /*SwitchType*/ 42, MVT::v4f32,// ->34305
/*34263*/           OPC_EmitMergeInputChains1_0,
/*34264*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34267*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34270*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34273*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34276*/           OPC_EmitInteger, MVT::i1, 0, 
/*34279*/           OPC_EmitInteger, MVT::i1, 0, 
/*34282*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34285*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34288*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34305*/         0, // EndSwitchType
/*34306*/       /*Scope*/ 27|128,1/*155*/, /*->34463*/
/*34308*/         OPC_CheckChild2Type, MVT::v8f32,
/*34310*/         OPC_RecordChild3, // #2 = $rsrc
/*34311*/         OPC_CheckChild3Type, MVT::v8i32,
/*34313*/         OPC_RecordChild4, // #3 = $sampler
/*34314*/         OPC_RecordChild5, // #4 = $dmask
/*34315*/         OPC_RecordChild6, // #5 = $unorm
/*34316*/         OPC_RecordChild7, // #6 = $glc
/*34317*/         OPC_MoveChild, 8,
/*34319*/         OPC_RecordNode, // #7 = $slc
/*34320*/         OPC_MoveParent,
/*34321*/         OPC_MoveChild, 9,
/*34323*/         OPC_RecordNode, // #8 = $lwe
/*34324*/         OPC_MoveParent,
/*34325*/         OPC_MoveChild, 10,
/*34327*/         OPC_RecordNode, // #9 = $da
/*34328*/         OPC_MoveParent,
/*34329*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34374
/*34332*/           OPC_EmitMergeInputChains1_0,
/*34333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34345*/           OPC_EmitInteger, MVT::i1, 0, 
/*34348*/           OPC_EmitInteger, MVT::i1, 0, 
/*34351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34374*/         /*SwitchType*/ 42, MVT::v2f32,// ->34418
/*34376*/           OPC_EmitMergeInputChains1_0,
/*34377*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34380*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34383*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34386*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34389*/           OPC_EmitInteger, MVT::i1, 0, 
/*34392*/           OPC_EmitInteger, MVT::i1, 0, 
/*34395*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34398*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34401*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34418*/         /*SwitchType*/ 42, MVT::v4f32,// ->34462
/*34420*/           OPC_EmitMergeInputChains1_0,
/*34421*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34424*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34427*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34430*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34433*/           OPC_EmitInteger, MVT::i1, 0, 
/*34436*/           OPC_EmitInteger, MVT::i1, 0, 
/*34439*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34442*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34462*/         0, // EndSwitchType
/*34463*/       /*Scope*/ 27|128,1/*155*/, /*->34620*/
/*34465*/         OPC_CheckChild2Type, MVT::v16f32,
/*34467*/         OPC_RecordChild3, // #2 = $rsrc
/*34468*/         OPC_CheckChild3Type, MVT::v8i32,
/*34470*/         OPC_RecordChild4, // #3 = $sampler
/*34471*/         OPC_RecordChild5, // #4 = $dmask
/*34472*/         OPC_RecordChild6, // #5 = $unorm
/*34473*/         OPC_RecordChild7, // #6 = $glc
/*34474*/         OPC_MoveChild, 8,
/*34476*/         OPC_RecordNode, // #7 = $slc
/*34477*/         OPC_MoveParent,
/*34478*/         OPC_MoveChild, 9,
/*34480*/         OPC_RecordNode, // #8 = $lwe
/*34481*/         OPC_MoveParent,
/*34482*/         OPC_MoveChild, 10,
/*34484*/         OPC_RecordNode, // #9 = $da
/*34485*/         OPC_MoveParent,
/*34486*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34531
/*34489*/           OPC_EmitMergeInputChains1_0,
/*34490*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34493*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34496*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34499*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34502*/           OPC_EmitInteger, MVT::i1, 0, 
/*34505*/           OPC_EmitInteger, MVT::i1, 0, 
/*34508*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34511*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34514*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34531*/         /*SwitchType*/ 42, MVT::v2f32,// ->34575
/*34533*/           OPC_EmitMergeInputChains1_0,
/*34534*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34537*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34540*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34543*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34546*/           OPC_EmitInteger, MVT::i1, 0, 
/*34549*/           OPC_EmitInteger, MVT::i1, 0, 
/*34552*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34555*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34558*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34575*/         /*SwitchType*/ 42, MVT::v4f32,// ->34619
/*34577*/           OPC_EmitMergeInputChains1_0,
/*34578*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34581*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34584*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34587*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34590*/           OPC_EmitInteger, MVT::i1, 0, 
/*34593*/           OPC_EmitInteger, MVT::i1, 0, 
/*34596*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34599*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34602*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 426:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34619*/         0, // EndSwitchType
/*34620*/       0, /*End of Scope*/
/*34621*/     /*Scope*/ 23|128,6/*791*/, /*->35414*/
/*34623*/       OPC_CheckChild1Integer, 43|128,3/*427*/, 
/*34626*/       OPC_RecordChild2, // #1 = $addr
/*34627*/       OPC_Scope, 27|128,1/*155*/, /*->34785*/ // 5 children in Scope
/*34630*/         OPC_CheckChild2Type, MVT::f32,
/*34632*/         OPC_RecordChild3, // #2 = $rsrc
/*34633*/         OPC_CheckChild3Type, MVT::v8i32,
/*34635*/         OPC_RecordChild4, // #3 = $sampler
/*34636*/         OPC_RecordChild5, // #4 = $dmask
/*34637*/         OPC_RecordChild6, // #5 = $unorm
/*34638*/         OPC_RecordChild7, // #6 = $glc
/*34639*/         OPC_MoveChild, 8,
/*34641*/         OPC_RecordNode, // #7 = $slc
/*34642*/         OPC_MoveParent,
/*34643*/         OPC_MoveChild, 9,
/*34645*/         OPC_RecordNode, // #8 = $lwe
/*34646*/         OPC_MoveParent,
/*34647*/         OPC_MoveChild, 10,
/*34649*/         OPC_RecordNode, // #9 = $da
/*34650*/         OPC_MoveParent,
/*34651*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34696
/*34654*/           OPC_EmitMergeInputChains1_0,
/*34655*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34658*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34661*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34664*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34667*/           OPC_EmitInteger, MVT::i1, 0, 
/*34670*/           OPC_EmitInteger, MVT::i1, 0, 
/*34673*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34676*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34679*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34696*/         /*SwitchType*/ 42, MVT::v2f32,// ->34740
/*34698*/           OPC_EmitMergeInputChains1_0,
/*34699*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34702*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34705*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34708*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34711*/           OPC_EmitInteger, MVT::i1, 0, 
/*34714*/           OPC_EmitInteger, MVT::i1, 0, 
/*34717*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34720*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34723*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34740*/         /*SwitchType*/ 42, MVT::v4f32,// ->34784
/*34742*/           OPC_EmitMergeInputChains1_0,
/*34743*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34746*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34749*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34752*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34755*/           OPC_EmitInteger, MVT::i1, 0, 
/*34758*/           OPC_EmitInteger, MVT::i1, 0, 
/*34761*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34764*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34784*/         0, // EndSwitchType
/*34785*/       /*Scope*/ 27|128,1/*155*/, /*->34942*/
/*34787*/         OPC_CheckChild2Type, MVT::v2f32,
/*34789*/         OPC_RecordChild3, // #2 = $rsrc
/*34790*/         OPC_CheckChild3Type, MVT::v8i32,
/*34792*/         OPC_RecordChild4, // #3 = $sampler
/*34793*/         OPC_RecordChild5, // #4 = $dmask
/*34794*/         OPC_RecordChild6, // #5 = $unorm
/*34795*/         OPC_RecordChild7, // #6 = $glc
/*34796*/         OPC_MoveChild, 8,
/*34798*/         OPC_RecordNode, // #7 = $slc
/*34799*/         OPC_MoveParent,
/*34800*/         OPC_MoveChild, 9,
/*34802*/         OPC_RecordNode, // #8 = $lwe
/*34803*/         OPC_MoveParent,
/*34804*/         OPC_MoveChild, 10,
/*34806*/         OPC_RecordNode, // #9 = $da
/*34807*/         OPC_MoveParent,
/*34808*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->34853
/*34811*/           OPC_EmitMergeInputChains1_0,
/*34812*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34815*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34818*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34821*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34824*/           OPC_EmitInteger, MVT::i1, 0, 
/*34827*/           OPC_EmitInteger, MVT::i1, 0, 
/*34830*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34833*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34853*/         /*SwitchType*/ 42, MVT::v2f32,// ->34897
/*34855*/           OPC_EmitMergeInputChains1_0,
/*34856*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34859*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34862*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34865*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34868*/           OPC_EmitInteger, MVT::i1, 0, 
/*34871*/           OPC_EmitInteger, MVT::i1, 0, 
/*34874*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34877*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34880*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34897*/         /*SwitchType*/ 42, MVT::v4f32,// ->34941
/*34899*/           OPC_EmitMergeInputChains1_0,
/*34900*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34903*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34906*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34909*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34912*/           OPC_EmitInteger, MVT::i1, 0, 
/*34915*/           OPC_EmitInteger, MVT::i1, 0, 
/*34918*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34921*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34924*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*34941*/         0, // EndSwitchType
/*34942*/       /*Scope*/ 27|128,1/*155*/, /*->35099*/
/*34944*/         OPC_CheckChild2Type, MVT::v4f32,
/*34946*/         OPC_RecordChild3, // #2 = $rsrc
/*34947*/         OPC_CheckChild3Type, MVT::v8i32,
/*34949*/         OPC_RecordChild4, // #3 = $sampler
/*34950*/         OPC_RecordChild5, // #4 = $dmask
/*34951*/         OPC_RecordChild6, // #5 = $unorm
/*34952*/         OPC_RecordChild7, // #6 = $glc
/*34953*/         OPC_MoveChild, 8,
/*34955*/         OPC_RecordNode, // #7 = $slc
/*34956*/         OPC_MoveParent,
/*34957*/         OPC_MoveChild, 9,
/*34959*/         OPC_RecordNode, // #8 = $lwe
/*34960*/         OPC_MoveParent,
/*34961*/         OPC_MoveChild, 10,
/*34963*/         OPC_RecordNode, // #9 = $da
/*34964*/         OPC_MoveParent,
/*34965*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35010
/*34968*/           OPC_EmitMergeInputChains1_0,
/*34969*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*34972*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34975*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34978*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34981*/           OPC_EmitInteger, MVT::i1, 0, 
/*34984*/           OPC_EmitInteger, MVT::i1, 0, 
/*34987*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34990*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34993*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35010*/         /*SwitchType*/ 42, MVT::v2f32,// ->35054
/*35012*/           OPC_EmitMergeInputChains1_0,
/*35013*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35016*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35019*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35022*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35025*/           OPC_EmitInteger, MVT::i1, 0, 
/*35028*/           OPC_EmitInteger, MVT::i1, 0, 
/*35031*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35034*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35037*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35054*/         /*SwitchType*/ 42, MVT::v4f32,// ->35098
/*35056*/           OPC_EmitMergeInputChains1_0,
/*35057*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35060*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35063*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35066*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35069*/           OPC_EmitInteger, MVT::i1, 0, 
/*35072*/           OPC_EmitInteger, MVT::i1, 0, 
/*35075*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35078*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35081*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35098*/         0, // EndSwitchType
/*35099*/       /*Scope*/ 27|128,1/*155*/, /*->35256*/
/*35101*/         OPC_CheckChild2Type, MVT::v8f32,
/*35103*/         OPC_RecordChild3, // #2 = $rsrc
/*35104*/         OPC_CheckChild3Type, MVT::v8i32,
/*35106*/         OPC_RecordChild4, // #3 = $sampler
/*35107*/         OPC_RecordChild5, // #4 = $dmask
/*35108*/         OPC_RecordChild6, // #5 = $unorm
/*35109*/         OPC_RecordChild7, // #6 = $glc
/*35110*/         OPC_MoveChild, 8,
/*35112*/         OPC_RecordNode, // #7 = $slc
/*35113*/         OPC_MoveParent,
/*35114*/         OPC_MoveChild, 9,
/*35116*/         OPC_RecordNode, // #8 = $lwe
/*35117*/         OPC_MoveParent,
/*35118*/         OPC_MoveChild, 10,
/*35120*/         OPC_RecordNode, // #9 = $da
/*35121*/         OPC_MoveParent,
/*35122*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35167
/*35125*/           OPC_EmitMergeInputChains1_0,
/*35126*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35129*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35132*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35135*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35138*/           OPC_EmitInteger, MVT::i1, 0, 
/*35141*/           OPC_EmitInteger, MVT::i1, 0, 
/*35144*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35147*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35167*/         /*SwitchType*/ 42, MVT::v2f32,// ->35211
/*35169*/           OPC_EmitMergeInputChains1_0,
/*35170*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35173*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35176*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35179*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35182*/           OPC_EmitInteger, MVT::i1, 0, 
/*35185*/           OPC_EmitInteger, MVT::i1, 0, 
/*35188*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35191*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35194*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35211*/         /*SwitchType*/ 42, MVT::v4f32,// ->35255
/*35213*/           OPC_EmitMergeInputChains1_0,
/*35214*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35217*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35220*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35223*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35226*/           OPC_EmitInteger, MVT::i1, 0, 
/*35229*/           OPC_EmitInteger, MVT::i1, 0, 
/*35232*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35235*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35238*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35255*/         0, // EndSwitchType
/*35256*/       /*Scope*/ 27|128,1/*155*/, /*->35413*/
/*35258*/         OPC_CheckChild2Type, MVT::v16f32,
/*35260*/         OPC_RecordChild3, // #2 = $rsrc
/*35261*/         OPC_CheckChild3Type, MVT::v8i32,
/*35263*/         OPC_RecordChild4, // #3 = $sampler
/*35264*/         OPC_RecordChild5, // #4 = $dmask
/*35265*/         OPC_RecordChild6, // #5 = $unorm
/*35266*/         OPC_RecordChild7, // #6 = $glc
/*35267*/         OPC_MoveChild, 8,
/*35269*/         OPC_RecordNode, // #7 = $slc
/*35270*/         OPC_MoveParent,
/*35271*/         OPC_MoveChild, 9,
/*35273*/         OPC_RecordNode, // #8 = $lwe
/*35274*/         OPC_MoveParent,
/*35275*/         OPC_MoveChild, 10,
/*35277*/         OPC_RecordNode, // #9 = $da
/*35278*/         OPC_MoveParent,
/*35279*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35324
/*35282*/           OPC_EmitMergeInputChains1_0,
/*35283*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35286*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35289*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35292*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35295*/           OPC_EmitInteger, MVT::i1, 0, 
/*35298*/           OPC_EmitInteger, MVT::i1, 0, 
/*35301*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35304*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35307*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35324*/         /*SwitchType*/ 42, MVT::v2f32,// ->35368
/*35326*/           OPC_EmitMergeInputChains1_0,
/*35327*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35330*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35333*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35336*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35339*/           OPC_EmitInteger, MVT::i1, 0, 
/*35342*/           OPC_EmitInteger, MVT::i1, 0, 
/*35345*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35348*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35351*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35368*/         /*SwitchType*/ 42, MVT::v4f32,// ->35412
/*35370*/           OPC_EmitMergeInputChains1_0,
/*35371*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35374*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35377*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35380*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35383*/           OPC_EmitInteger, MVT::i1, 0, 
/*35386*/           OPC_EmitInteger, MVT::i1, 0, 
/*35389*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35392*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35395*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 427:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35412*/         0, // EndSwitchType
/*35413*/       0, /*End of Scope*/
/*35414*/     /*Scope*/ 23|128,6/*791*/, /*->36207*/
/*35416*/       OPC_CheckChild1Integer, 78|128,3/*462*/, 
/*35419*/       OPC_RecordChild2, // #1 = $addr
/*35420*/       OPC_Scope, 27|128,1/*155*/, /*->35578*/ // 5 children in Scope
/*35423*/         OPC_CheckChild2Type, MVT::f32,
/*35425*/         OPC_RecordChild3, // #2 = $rsrc
/*35426*/         OPC_CheckChild3Type, MVT::v8i32,
/*35428*/         OPC_RecordChild4, // #3 = $sampler
/*35429*/         OPC_RecordChild5, // #4 = $dmask
/*35430*/         OPC_RecordChild6, // #5 = $unorm
/*35431*/         OPC_RecordChild7, // #6 = $glc
/*35432*/         OPC_MoveChild, 8,
/*35434*/         OPC_RecordNode, // #7 = $slc
/*35435*/         OPC_MoveParent,
/*35436*/         OPC_MoveChild, 9,
/*35438*/         OPC_RecordNode, // #8 = $lwe
/*35439*/         OPC_MoveParent,
/*35440*/         OPC_MoveChild, 10,
/*35442*/         OPC_RecordNode, // #9 = $da
/*35443*/         OPC_MoveParent,
/*35444*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35489
/*35447*/           OPC_EmitMergeInputChains1_0,
/*35448*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35451*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35454*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35457*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35460*/           OPC_EmitInteger, MVT::i1, 0, 
/*35463*/           OPC_EmitInteger, MVT::i1, 0, 
/*35466*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35469*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35472*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35489*/         /*SwitchType*/ 42, MVT::v2f32,// ->35533
/*35491*/           OPC_EmitMergeInputChains1_0,
/*35492*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35495*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35498*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35501*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35504*/           OPC_EmitInteger, MVT::i1, 0, 
/*35507*/           OPC_EmitInteger, MVT::i1, 0, 
/*35510*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35513*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35533*/         /*SwitchType*/ 42, MVT::v4f32,// ->35577
/*35535*/           OPC_EmitMergeInputChains1_0,
/*35536*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35539*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35542*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35545*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35548*/           OPC_EmitInteger, MVT::i1, 0, 
/*35551*/           OPC_EmitInteger, MVT::i1, 0, 
/*35554*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35557*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35577*/         0, // EndSwitchType
/*35578*/       /*Scope*/ 27|128,1/*155*/, /*->35735*/
/*35580*/         OPC_CheckChild2Type, MVT::v2f32,
/*35582*/         OPC_RecordChild3, // #2 = $rsrc
/*35583*/         OPC_CheckChild3Type, MVT::v8i32,
/*35585*/         OPC_RecordChild4, // #3 = $sampler
/*35586*/         OPC_RecordChild5, // #4 = $dmask
/*35587*/         OPC_RecordChild6, // #5 = $unorm
/*35588*/         OPC_RecordChild7, // #6 = $glc
/*35589*/         OPC_MoveChild, 8,
/*35591*/         OPC_RecordNode, // #7 = $slc
/*35592*/         OPC_MoveParent,
/*35593*/         OPC_MoveChild, 9,
/*35595*/         OPC_RecordNode, // #8 = $lwe
/*35596*/         OPC_MoveParent,
/*35597*/         OPC_MoveChild, 10,
/*35599*/         OPC_RecordNode, // #9 = $da
/*35600*/         OPC_MoveParent,
/*35601*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35646
/*35604*/           OPC_EmitMergeInputChains1_0,
/*35605*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35608*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35611*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35614*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35617*/           OPC_EmitInteger, MVT::i1, 0, 
/*35620*/           OPC_EmitInteger, MVT::i1, 0, 
/*35623*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35626*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35629*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35646*/         /*SwitchType*/ 42, MVT::v2f32,// ->35690
/*35648*/           OPC_EmitMergeInputChains1_0,
/*35649*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35652*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35655*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35658*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35661*/           OPC_EmitInteger, MVT::i1, 0, 
/*35664*/           OPC_EmitInteger, MVT::i1, 0, 
/*35667*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35670*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35690*/         /*SwitchType*/ 42, MVT::v4f32,// ->35734
/*35692*/           OPC_EmitMergeInputChains1_0,
/*35693*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35696*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35699*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35702*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35705*/           OPC_EmitInteger, MVT::i1, 0, 
/*35708*/           OPC_EmitInteger, MVT::i1, 0, 
/*35711*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35714*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35734*/         0, // EndSwitchType
/*35735*/       /*Scope*/ 27|128,1/*155*/, /*->35892*/
/*35737*/         OPC_CheckChild2Type, MVT::v4f32,
/*35739*/         OPC_RecordChild3, // #2 = $rsrc
/*35740*/         OPC_CheckChild3Type, MVT::v8i32,
/*35742*/         OPC_RecordChild4, // #3 = $sampler
/*35743*/         OPC_RecordChild5, // #4 = $dmask
/*35744*/         OPC_RecordChild6, // #5 = $unorm
/*35745*/         OPC_RecordChild7, // #6 = $glc
/*35746*/         OPC_MoveChild, 8,
/*35748*/         OPC_RecordNode, // #7 = $slc
/*35749*/         OPC_MoveParent,
/*35750*/         OPC_MoveChild, 9,
/*35752*/         OPC_RecordNode, // #8 = $lwe
/*35753*/         OPC_MoveParent,
/*35754*/         OPC_MoveChild, 10,
/*35756*/         OPC_RecordNode, // #9 = $da
/*35757*/         OPC_MoveParent,
/*35758*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35803
/*35761*/           OPC_EmitMergeInputChains1_0,
/*35762*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35765*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35768*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35771*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35774*/           OPC_EmitInteger, MVT::i1, 0, 
/*35777*/           OPC_EmitInteger, MVT::i1, 0, 
/*35780*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35783*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35786*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35803*/         /*SwitchType*/ 42, MVT::v2f32,// ->35847
/*35805*/           OPC_EmitMergeInputChains1_0,
/*35806*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35809*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35812*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35815*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35818*/           OPC_EmitInteger, MVT::i1, 0, 
/*35821*/           OPC_EmitInteger, MVT::i1, 0, 
/*35824*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35827*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35830*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35847*/         /*SwitchType*/ 42, MVT::v4f32,// ->35891
/*35849*/           OPC_EmitMergeInputChains1_0,
/*35850*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35853*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35856*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35859*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35862*/           OPC_EmitInteger, MVT::i1, 0, 
/*35865*/           OPC_EmitInteger, MVT::i1, 0, 
/*35868*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35871*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35874*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35891*/         0, // EndSwitchType
/*35892*/       /*Scope*/ 27|128,1/*155*/, /*->36049*/
/*35894*/         OPC_CheckChild2Type, MVT::v8f32,
/*35896*/         OPC_RecordChild3, // #2 = $rsrc
/*35897*/         OPC_CheckChild3Type, MVT::v8i32,
/*35899*/         OPC_RecordChild4, // #3 = $sampler
/*35900*/         OPC_RecordChild5, // #4 = $dmask
/*35901*/         OPC_RecordChild6, // #5 = $unorm
/*35902*/         OPC_RecordChild7, // #6 = $glc
/*35903*/         OPC_MoveChild, 8,
/*35905*/         OPC_RecordNode, // #7 = $slc
/*35906*/         OPC_MoveParent,
/*35907*/         OPC_MoveChild, 9,
/*35909*/         OPC_RecordNode, // #8 = $lwe
/*35910*/         OPC_MoveParent,
/*35911*/         OPC_MoveChild, 10,
/*35913*/         OPC_RecordNode, // #9 = $da
/*35914*/         OPC_MoveParent,
/*35915*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->35960
/*35918*/           OPC_EmitMergeInputChains1_0,
/*35919*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35922*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35925*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35928*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35931*/           OPC_EmitInteger, MVT::i1, 0, 
/*35934*/           OPC_EmitInteger, MVT::i1, 0, 
/*35937*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35940*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35943*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*35960*/         /*SwitchType*/ 42, MVT::v2f32,// ->36004
/*35962*/           OPC_EmitMergeInputChains1_0,
/*35963*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*35966*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35969*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35972*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35975*/           OPC_EmitInteger, MVT::i1, 0, 
/*35978*/           OPC_EmitInteger, MVT::i1, 0, 
/*35981*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35984*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35987*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36004*/         /*SwitchType*/ 42, MVT::v4f32,// ->36048
/*36006*/           OPC_EmitMergeInputChains1_0,
/*36007*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36010*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36013*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36016*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36019*/           OPC_EmitInteger, MVT::i1, 0, 
/*36022*/           OPC_EmitInteger, MVT::i1, 0, 
/*36025*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36028*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36031*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36048*/         0, // EndSwitchType
/*36049*/       /*Scope*/ 27|128,1/*155*/, /*->36206*/
/*36051*/         OPC_CheckChild2Type, MVT::v16f32,
/*36053*/         OPC_RecordChild3, // #2 = $rsrc
/*36054*/         OPC_CheckChild3Type, MVT::v8i32,
/*36056*/         OPC_RecordChild4, // #3 = $sampler
/*36057*/         OPC_RecordChild5, // #4 = $dmask
/*36058*/         OPC_RecordChild6, // #5 = $unorm
/*36059*/         OPC_RecordChild7, // #6 = $glc
/*36060*/         OPC_MoveChild, 8,
/*36062*/         OPC_RecordNode, // #7 = $slc
/*36063*/         OPC_MoveParent,
/*36064*/         OPC_MoveChild, 9,
/*36066*/         OPC_RecordNode, // #8 = $lwe
/*36067*/         OPC_MoveParent,
/*36068*/         OPC_MoveChild, 10,
/*36070*/         OPC_RecordNode, // #9 = $da
/*36071*/         OPC_MoveParent,
/*36072*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36117
/*36075*/           OPC_EmitMergeInputChains1_0,
/*36076*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36079*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36082*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36085*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36088*/           OPC_EmitInteger, MVT::i1, 0, 
/*36091*/           OPC_EmitInteger, MVT::i1, 0, 
/*36094*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36097*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36100*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36117*/         /*SwitchType*/ 42, MVT::v2f32,// ->36161
/*36119*/           OPC_EmitMergeInputChains1_0,
/*36120*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36123*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36126*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36129*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36132*/           OPC_EmitInteger, MVT::i1, 0, 
/*36135*/           OPC_EmitInteger, MVT::i1, 0, 
/*36138*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36141*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36161*/         /*SwitchType*/ 42, MVT::v4f32,// ->36205
/*36163*/           OPC_EmitMergeInputChains1_0,
/*36164*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36167*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36170*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36173*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36176*/           OPC_EmitInteger, MVT::i1, 0, 
/*36179*/           OPC_EmitInteger, MVT::i1, 0, 
/*36182*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36185*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36188*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 462:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36205*/         0, // EndSwitchType
/*36206*/       0, /*End of Scope*/
/*36207*/     /*Scope*/ 23|128,6/*791*/, /*->37000*/
/*36209*/       OPC_CheckChild1Integer, 66|128,3/*450*/, 
/*36212*/       OPC_RecordChild2, // #1 = $addr
/*36213*/       OPC_Scope, 27|128,1/*155*/, /*->36371*/ // 5 children in Scope
/*36216*/         OPC_CheckChild2Type, MVT::f32,
/*36218*/         OPC_RecordChild3, // #2 = $rsrc
/*36219*/         OPC_CheckChild3Type, MVT::v8i32,
/*36221*/         OPC_RecordChild4, // #3 = $sampler
/*36222*/         OPC_RecordChild5, // #4 = $dmask
/*36223*/         OPC_RecordChild6, // #5 = $unorm
/*36224*/         OPC_RecordChild7, // #6 = $glc
/*36225*/         OPC_MoveChild, 8,
/*36227*/         OPC_RecordNode, // #7 = $slc
/*36228*/         OPC_MoveParent,
/*36229*/         OPC_MoveChild, 9,
/*36231*/         OPC_RecordNode, // #8 = $lwe
/*36232*/         OPC_MoveParent,
/*36233*/         OPC_MoveChild, 10,
/*36235*/         OPC_RecordNode, // #9 = $da
/*36236*/         OPC_MoveParent,
/*36237*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36282
/*36240*/           OPC_EmitMergeInputChains1_0,
/*36241*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36244*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36247*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36250*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36253*/           OPC_EmitInteger, MVT::i1, 0, 
/*36256*/           OPC_EmitInteger, MVT::i1, 0, 
/*36259*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36262*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36282*/         /*SwitchType*/ 42, MVT::v2f32,// ->36326
/*36284*/           OPC_EmitMergeInputChains1_0,
/*36285*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36288*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36291*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36294*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36297*/           OPC_EmitInteger, MVT::i1, 0, 
/*36300*/           OPC_EmitInteger, MVT::i1, 0, 
/*36303*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36306*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36309*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36326*/         /*SwitchType*/ 42, MVT::v4f32,// ->36370
/*36328*/           OPC_EmitMergeInputChains1_0,
/*36329*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36332*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36335*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36338*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36341*/           OPC_EmitInteger, MVT::i1, 0, 
/*36344*/           OPC_EmitInteger, MVT::i1, 0, 
/*36347*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36350*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36353*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36370*/         0, // EndSwitchType
/*36371*/       /*Scope*/ 27|128,1/*155*/, /*->36528*/
/*36373*/         OPC_CheckChild2Type, MVT::v2f32,
/*36375*/         OPC_RecordChild3, // #2 = $rsrc
/*36376*/         OPC_CheckChild3Type, MVT::v8i32,
/*36378*/         OPC_RecordChild4, // #3 = $sampler
/*36379*/         OPC_RecordChild5, // #4 = $dmask
/*36380*/         OPC_RecordChild6, // #5 = $unorm
/*36381*/         OPC_RecordChild7, // #6 = $glc
/*36382*/         OPC_MoveChild, 8,
/*36384*/         OPC_RecordNode, // #7 = $slc
/*36385*/         OPC_MoveParent,
/*36386*/         OPC_MoveChild, 9,
/*36388*/         OPC_RecordNode, // #8 = $lwe
/*36389*/         OPC_MoveParent,
/*36390*/         OPC_MoveChild, 10,
/*36392*/         OPC_RecordNode, // #9 = $da
/*36393*/         OPC_MoveParent,
/*36394*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36439
/*36397*/           OPC_EmitMergeInputChains1_0,
/*36398*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36401*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36404*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36407*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36410*/           OPC_EmitInteger, MVT::i1, 0, 
/*36413*/           OPC_EmitInteger, MVT::i1, 0, 
/*36416*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36419*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36422*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36439*/         /*SwitchType*/ 42, MVT::v2f32,// ->36483
/*36441*/           OPC_EmitMergeInputChains1_0,
/*36442*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36445*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36448*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36451*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36454*/           OPC_EmitInteger, MVT::i1, 0, 
/*36457*/           OPC_EmitInteger, MVT::i1, 0, 
/*36460*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36463*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36466*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36483*/         /*SwitchType*/ 42, MVT::v4f32,// ->36527
/*36485*/           OPC_EmitMergeInputChains1_0,
/*36486*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36489*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36492*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36495*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36498*/           OPC_EmitInteger, MVT::i1, 0, 
/*36501*/           OPC_EmitInteger, MVT::i1, 0, 
/*36504*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36507*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36510*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36527*/         0, // EndSwitchType
/*36528*/       /*Scope*/ 27|128,1/*155*/, /*->36685*/
/*36530*/         OPC_CheckChild2Type, MVT::v4f32,
/*36532*/         OPC_RecordChild3, // #2 = $rsrc
/*36533*/         OPC_CheckChild3Type, MVT::v8i32,
/*36535*/         OPC_RecordChild4, // #3 = $sampler
/*36536*/         OPC_RecordChild5, // #4 = $dmask
/*36537*/         OPC_RecordChild6, // #5 = $unorm
/*36538*/         OPC_RecordChild7, // #6 = $glc
/*36539*/         OPC_MoveChild, 8,
/*36541*/         OPC_RecordNode, // #7 = $slc
/*36542*/         OPC_MoveParent,
/*36543*/         OPC_MoveChild, 9,
/*36545*/         OPC_RecordNode, // #8 = $lwe
/*36546*/         OPC_MoveParent,
/*36547*/         OPC_MoveChild, 10,
/*36549*/         OPC_RecordNode, // #9 = $da
/*36550*/         OPC_MoveParent,
/*36551*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36596
/*36554*/           OPC_EmitMergeInputChains1_0,
/*36555*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36558*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36561*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36564*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36567*/           OPC_EmitInteger, MVT::i1, 0, 
/*36570*/           OPC_EmitInteger, MVT::i1, 0, 
/*36573*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36576*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36579*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36596*/         /*SwitchType*/ 42, MVT::v2f32,// ->36640
/*36598*/           OPC_EmitMergeInputChains1_0,
/*36599*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36602*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36605*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36608*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36611*/           OPC_EmitInteger, MVT::i1, 0, 
/*36614*/           OPC_EmitInteger, MVT::i1, 0, 
/*36617*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36620*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36623*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36640*/         /*SwitchType*/ 42, MVT::v4f32,// ->36684
/*36642*/           OPC_EmitMergeInputChains1_0,
/*36643*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36646*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36649*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36652*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36655*/           OPC_EmitInteger, MVT::i1, 0, 
/*36658*/           OPC_EmitInteger, MVT::i1, 0, 
/*36661*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36664*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36667*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36684*/         0, // EndSwitchType
/*36685*/       /*Scope*/ 27|128,1/*155*/, /*->36842*/
/*36687*/         OPC_CheckChild2Type, MVT::v8f32,
/*36689*/         OPC_RecordChild3, // #2 = $rsrc
/*36690*/         OPC_CheckChild3Type, MVT::v8i32,
/*36692*/         OPC_RecordChild4, // #3 = $sampler
/*36693*/         OPC_RecordChild5, // #4 = $dmask
/*36694*/         OPC_RecordChild6, // #5 = $unorm
/*36695*/         OPC_RecordChild7, // #6 = $glc
/*36696*/         OPC_MoveChild, 8,
/*36698*/         OPC_RecordNode, // #7 = $slc
/*36699*/         OPC_MoveParent,
/*36700*/         OPC_MoveChild, 9,
/*36702*/         OPC_RecordNode, // #8 = $lwe
/*36703*/         OPC_MoveParent,
/*36704*/         OPC_MoveChild, 10,
/*36706*/         OPC_RecordNode, // #9 = $da
/*36707*/         OPC_MoveParent,
/*36708*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36753
/*36711*/           OPC_EmitMergeInputChains1_0,
/*36712*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36715*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36718*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36721*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36724*/           OPC_EmitInteger, MVT::i1, 0, 
/*36727*/           OPC_EmitInteger, MVT::i1, 0, 
/*36730*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36733*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36736*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36753*/         /*SwitchType*/ 42, MVT::v2f32,// ->36797
/*36755*/           OPC_EmitMergeInputChains1_0,
/*36756*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36759*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36762*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36765*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36768*/           OPC_EmitInteger, MVT::i1, 0, 
/*36771*/           OPC_EmitInteger, MVT::i1, 0, 
/*36774*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36777*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36797*/         /*SwitchType*/ 42, MVT::v4f32,// ->36841
/*36799*/           OPC_EmitMergeInputChains1_0,
/*36800*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36803*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36806*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36809*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36812*/           OPC_EmitInteger, MVT::i1, 0, 
/*36815*/           OPC_EmitInteger, MVT::i1, 0, 
/*36818*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36821*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36841*/         0, // EndSwitchType
/*36842*/       /*Scope*/ 27|128,1/*155*/, /*->36999*/
/*36844*/         OPC_CheckChild2Type, MVT::v16f32,
/*36846*/         OPC_RecordChild3, // #2 = $rsrc
/*36847*/         OPC_CheckChild3Type, MVT::v8i32,
/*36849*/         OPC_RecordChild4, // #3 = $sampler
/*36850*/         OPC_RecordChild5, // #4 = $dmask
/*36851*/         OPC_RecordChild6, // #5 = $unorm
/*36852*/         OPC_RecordChild7, // #6 = $glc
/*36853*/         OPC_MoveChild, 8,
/*36855*/         OPC_RecordNode, // #7 = $slc
/*36856*/         OPC_MoveParent,
/*36857*/         OPC_MoveChild, 9,
/*36859*/         OPC_RecordNode, // #8 = $lwe
/*36860*/         OPC_MoveParent,
/*36861*/         OPC_MoveChild, 10,
/*36863*/         OPC_RecordNode, // #9 = $da
/*36864*/         OPC_MoveParent,
/*36865*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->36910
/*36868*/           OPC_EmitMergeInputChains1_0,
/*36869*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36872*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36875*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36878*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36881*/           OPC_EmitInteger, MVT::i1, 0, 
/*36884*/           OPC_EmitInteger, MVT::i1, 0, 
/*36887*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36890*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36893*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36910*/         /*SwitchType*/ 42, MVT::v2f32,// ->36954
/*36912*/           OPC_EmitMergeInputChains1_0,
/*36913*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36916*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36919*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36922*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36925*/           OPC_EmitInteger, MVT::i1, 0, 
/*36928*/           OPC_EmitInteger, MVT::i1, 0, 
/*36931*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36934*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36937*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36954*/         /*SwitchType*/ 42, MVT::v4f32,// ->36998
/*36956*/           OPC_EmitMergeInputChains1_0,
/*36957*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*36960*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36963*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36966*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36969*/           OPC_EmitInteger, MVT::i1, 0, 
/*36972*/           OPC_EmitInteger, MVT::i1, 0, 
/*36975*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36978*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36981*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 450:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*36998*/         0, // EndSwitchType
/*36999*/       0, /*End of Scope*/
/*37000*/     /*Scope*/ 23|128,6/*791*/, /*->37793*/
/*37002*/       OPC_CheckChild1Integer, 67|128,3/*451*/, 
/*37005*/       OPC_RecordChild2, // #1 = $addr
/*37006*/       OPC_Scope, 27|128,1/*155*/, /*->37164*/ // 5 children in Scope
/*37009*/         OPC_CheckChild2Type, MVT::f32,
/*37011*/         OPC_RecordChild3, // #2 = $rsrc
/*37012*/         OPC_CheckChild3Type, MVT::v8i32,
/*37014*/         OPC_RecordChild4, // #3 = $sampler
/*37015*/         OPC_RecordChild5, // #4 = $dmask
/*37016*/         OPC_RecordChild6, // #5 = $unorm
/*37017*/         OPC_RecordChild7, // #6 = $glc
/*37018*/         OPC_MoveChild, 8,
/*37020*/         OPC_RecordNode, // #7 = $slc
/*37021*/         OPC_MoveParent,
/*37022*/         OPC_MoveChild, 9,
/*37024*/         OPC_RecordNode, // #8 = $lwe
/*37025*/         OPC_MoveParent,
/*37026*/         OPC_MoveChild, 10,
/*37028*/         OPC_RecordNode, // #9 = $da
/*37029*/         OPC_MoveParent,
/*37030*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37075
/*37033*/           OPC_EmitMergeInputChains1_0,
/*37034*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37037*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37040*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37043*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37046*/           OPC_EmitInteger, MVT::i1, 0, 
/*37049*/           OPC_EmitInteger, MVT::i1, 0, 
/*37052*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37055*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37075*/         /*SwitchType*/ 42, MVT::v2f32,// ->37119
/*37077*/           OPC_EmitMergeInputChains1_0,
/*37078*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37081*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37084*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37087*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37090*/           OPC_EmitInteger, MVT::i1, 0, 
/*37093*/           OPC_EmitInteger, MVT::i1, 0, 
/*37096*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37099*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37119*/         /*SwitchType*/ 42, MVT::v4f32,// ->37163
/*37121*/           OPC_EmitMergeInputChains1_0,
/*37122*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37125*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37128*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37131*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37134*/           OPC_EmitInteger, MVT::i1, 0, 
/*37137*/           OPC_EmitInteger, MVT::i1, 0, 
/*37140*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37143*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37146*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37163*/         0, // EndSwitchType
/*37164*/       /*Scope*/ 27|128,1/*155*/, /*->37321*/
/*37166*/         OPC_CheckChild2Type, MVT::v2f32,
/*37168*/         OPC_RecordChild3, // #2 = $rsrc
/*37169*/         OPC_CheckChild3Type, MVT::v8i32,
/*37171*/         OPC_RecordChild4, // #3 = $sampler
/*37172*/         OPC_RecordChild5, // #4 = $dmask
/*37173*/         OPC_RecordChild6, // #5 = $unorm
/*37174*/         OPC_RecordChild7, // #6 = $glc
/*37175*/         OPC_MoveChild, 8,
/*37177*/         OPC_RecordNode, // #7 = $slc
/*37178*/         OPC_MoveParent,
/*37179*/         OPC_MoveChild, 9,
/*37181*/         OPC_RecordNode, // #8 = $lwe
/*37182*/         OPC_MoveParent,
/*37183*/         OPC_MoveChild, 10,
/*37185*/         OPC_RecordNode, // #9 = $da
/*37186*/         OPC_MoveParent,
/*37187*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37232
/*37190*/           OPC_EmitMergeInputChains1_0,
/*37191*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37194*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37197*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37200*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37203*/           OPC_EmitInteger, MVT::i1, 0, 
/*37206*/           OPC_EmitInteger, MVT::i1, 0, 
/*37209*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37212*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37215*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37232*/         /*SwitchType*/ 42, MVT::v2f32,// ->37276
/*37234*/           OPC_EmitMergeInputChains1_0,
/*37235*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37238*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37241*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37244*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37247*/           OPC_EmitInteger, MVT::i1, 0, 
/*37250*/           OPC_EmitInteger, MVT::i1, 0, 
/*37253*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37256*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37259*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37276*/         /*SwitchType*/ 42, MVT::v4f32,// ->37320
/*37278*/           OPC_EmitMergeInputChains1_0,
/*37279*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37282*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37285*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37288*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37291*/           OPC_EmitInteger, MVT::i1, 0, 
/*37294*/           OPC_EmitInteger, MVT::i1, 0, 
/*37297*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37300*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37303*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37320*/         0, // EndSwitchType
/*37321*/       /*Scope*/ 27|128,1/*155*/, /*->37478*/
/*37323*/         OPC_CheckChild2Type, MVT::v4f32,
/*37325*/         OPC_RecordChild3, // #2 = $rsrc
/*37326*/         OPC_CheckChild3Type, MVT::v8i32,
/*37328*/         OPC_RecordChild4, // #3 = $sampler
/*37329*/         OPC_RecordChild5, // #4 = $dmask
/*37330*/         OPC_RecordChild6, // #5 = $unorm
/*37331*/         OPC_RecordChild7, // #6 = $glc
/*37332*/         OPC_MoveChild, 8,
/*37334*/         OPC_RecordNode, // #7 = $slc
/*37335*/         OPC_MoveParent,
/*37336*/         OPC_MoveChild, 9,
/*37338*/         OPC_RecordNode, // #8 = $lwe
/*37339*/         OPC_MoveParent,
/*37340*/         OPC_MoveChild, 10,
/*37342*/         OPC_RecordNode, // #9 = $da
/*37343*/         OPC_MoveParent,
/*37344*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37389
/*37347*/           OPC_EmitMergeInputChains1_0,
/*37348*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37351*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37354*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37357*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37360*/           OPC_EmitInteger, MVT::i1, 0, 
/*37363*/           OPC_EmitInteger, MVT::i1, 0, 
/*37366*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37369*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37372*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37389*/         /*SwitchType*/ 42, MVT::v2f32,// ->37433
/*37391*/           OPC_EmitMergeInputChains1_0,
/*37392*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37395*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37398*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37401*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37404*/           OPC_EmitInteger, MVT::i1, 0, 
/*37407*/           OPC_EmitInteger, MVT::i1, 0, 
/*37410*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37413*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37416*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37433*/         /*SwitchType*/ 42, MVT::v4f32,// ->37477
/*37435*/           OPC_EmitMergeInputChains1_0,
/*37436*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37439*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37442*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37445*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37448*/           OPC_EmitInteger, MVT::i1, 0, 
/*37451*/           OPC_EmitInteger, MVT::i1, 0, 
/*37454*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37457*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37460*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37477*/         0, // EndSwitchType
/*37478*/       /*Scope*/ 27|128,1/*155*/, /*->37635*/
/*37480*/         OPC_CheckChild2Type, MVT::v8f32,
/*37482*/         OPC_RecordChild3, // #2 = $rsrc
/*37483*/         OPC_CheckChild3Type, MVT::v8i32,
/*37485*/         OPC_RecordChild4, // #3 = $sampler
/*37486*/         OPC_RecordChild5, // #4 = $dmask
/*37487*/         OPC_RecordChild6, // #5 = $unorm
/*37488*/         OPC_RecordChild7, // #6 = $glc
/*37489*/         OPC_MoveChild, 8,
/*37491*/         OPC_RecordNode, // #7 = $slc
/*37492*/         OPC_MoveParent,
/*37493*/         OPC_MoveChild, 9,
/*37495*/         OPC_RecordNode, // #8 = $lwe
/*37496*/         OPC_MoveParent,
/*37497*/         OPC_MoveChild, 10,
/*37499*/         OPC_RecordNode, // #9 = $da
/*37500*/         OPC_MoveParent,
/*37501*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37546
/*37504*/           OPC_EmitMergeInputChains1_0,
/*37505*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37508*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37511*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37514*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37517*/           OPC_EmitInteger, MVT::i1, 0, 
/*37520*/           OPC_EmitInteger, MVT::i1, 0, 
/*37523*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37526*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37546*/         /*SwitchType*/ 42, MVT::v2f32,// ->37590
/*37548*/           OPC_EmitMergeInputChains1_0,
/*37549*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37552*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37555*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37558*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37561*/           OPC_EmitInteger, MVT::i1, 0, 
/*37564*/           OPC_EmitInteger, MVT::i1, 0, 
/*37567*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37570*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37573*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37590*/         /*SwitchType*/ 42, MVT::v4f32,// ->37634
/*37592*/           OPC_EmitMergeInputChains1_0,
/*37593*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37596*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37599*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37602*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37605*/           OPC_EmitInteger, MVT::i1, 0, 
/*37608*/           OPC_EmitInteger, MVT::i1, 0, 
/*37611*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37614*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37617*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37634*/         0, // EndSwitchType
/*37635*/       /*Scope*/ 27|128,1/*155*/, /*->37792*/
/*37637*/         OPC_CheckChild2Type, MVT::v16f32,
/*37639*/         OPC_RecordChild3, // #2 = $rsrc
/*37640*/         OPC_CheckChild3Type, MVT::v8i32,
/*37642*/         OPC_RecordChild4, // #3 = $sampler
/*37643*/         OPC_RecordChild5, // #4 = $dmask
/*37644*/         OPC_RecordChild6, // #5 = $unorm
/*37645*/         OPC_RecordChild7, // #6 = $glc
/*37646*/         OPC_MoveChild, 8,
/*37648*/         OPC_RecordNode, // #7 = $slc
/*37649*/         OPC_MoveParent,
/*37650*/         OPC_MoveChild, 9,
/*37652*/         OPC_RecordNode, // #8 = $lwe
/*37653*/         OPC_MoveParent,
/*37654*/         OPC_MoveChild, 10,
/*37656*/         OPC_RecordNode, // #9 = $da
/*37657*/         OPC_MoveParent,
/*37658*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37703
/*37661*/           OPC_EmitMergeInputChains1_0,
/*37662*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37665*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37668*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37671*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37674*/           OPC_EmitInteger, MVT::i1, 0, 
/*37677*/           OPC_EmitInteger, MVT::i1, 0, 
/*37680*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37683*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37686*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37703*/         /*SwitchType*/ 42, MVT::v2f32,// ->37747
/*37705*/           OPC_EmitMergeInputChains1_0,
/*37706*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37709*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37712*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37715*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37718*/           OPC_EmitInteger, MVT::i1, 0, 
/*37721*/           OPC_EmitInteger, MVT::i1, 0, 
/*37724*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37727*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37730*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37747*/         /*SwitchType*/ 42, MVT::v4f32,// ->37791
/*37749*/           OPC_EmitMergeInputChains1_0,
/*37750*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37753*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37756*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37759*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37762*/           OPC_EmitInteger, MVT::i1, 0, 
/*37765*/           OPC_EmitInteger, MVT::i1, 0, 
/*37768*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37771*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 451:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37791*/         0, // EndSwitchType
/*37792*/       0, /*End of Scope*/
/*37793*/     /*Scope*/ 23|128,6/*791*/, /*->38586*/
/*37795*/       OPC_CheckChild1Integer, 46|128,3/*430*/, 
/*37798*/       OPC_RecordChild2, // #1 = $addr
/*37799*/       OPC_Scope, 27|128,1/*155*/, /*->37957*/ // 5 children in Scope
/*37802*/         OPC_CheckChild2Type, MVT::f32,
/*37804*/         OPC_RecordChild3, // #2 = $rsrc
/*37805*/         OPC_CheckChild3Type, MVT::v8i32,
/*37807*/         OPC_RecordChild4, // #3 = $sampler
/*37808*/         OPC_RecordChild5, // #4 = $dmask
/*37809*/         OPC_RecordChild6, // #5 = $unorm
/*37810*/         OPC_RecordChild7, // #6 = $glc
/*37811*/         OPC_MoveChild, 8,
/*37813*/         OPC_RecordNode, // #7 = $slc
/*37814*/         OPC_MoveParent,
/*37815*/         OPC_MoveChild, 9,
/*37817*/         OPC_RecordNode, // #8 = $lwe
/*37818*/         OPC_MoveParent,
/*37819*/         OPC_MoveChild, 10,
/*37821*/         OPC_RecordNode, // #9 = $da
/*37822*/         OPC_MoveParent,
/*37823*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->37868
/*37826*/           OPC_EmitMergeInputChains1_0,
/*37827*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37830*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37833*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37836*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37839*/           OPC_EmitInteger, MVT::i1, 0, 
/*37842*/           OPC_EmitInteger, MVT::i1, 0, 
/*37845*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37848*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37851*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37868*/         /*SwitchType*/ 42, MVT::v2f32,// ->37912
/*37870*/           OPC_EmitMergeInputChains1_0,
/*37871*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37874*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37877*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37880*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37883*/           OPC_EmitInteger, MVT::i1, 0, 
/*37886*/           OPC_EmitInteger, MVT::i1, 0, 
/*37889*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37892*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37895*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37912*/         /*SwitchType*/ 42, MVT::v4f32,// ->37956
/*37914*/           OPC_EmitMergeInputChains1_0,
/*37915*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37918*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37921*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37924*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37927*/           OPC_EmitInteger, MVT::i1, 0, 
/*37930*/           OPC_EmitInteger, MVT::i1, 0, 
/*37933*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37936*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37939*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*37956*/         0, // EndSwitchType
/*37957*/       /*Scope*/ 27|128,1/*155*/, /*->38114*/
/*37959*/         OPC_CheckChild2Type, MVT::v2f32,
/*37961*/         OPC_RecordChild3, // #2 = $rsrc
/*37962*/         OPC_CheckChild3Type, MVT::v8i32,
/*37964*/         OPC_RecordChild4, // #3 = $sampler
/*37965*/         OPC_RecordChild5, // #4 = $dmask
/*37966*/         OPC_RecordChild6, // #5 = $unorm
/*37967*/         OPC_RecordChild7, // #6 = $glc
/*37968*/         OPC_MoveChild, 8,
/*37970*/         OPC_RecordNode, // #7 = $slc
/*37971*/         OPC_MoveParent,
/*37972*/         OPC_MoveChild, 9,
/*37974*/         OPC_RecordNode, // #8 = $lwe
/*37975*/         OPC_MoveParent,
/*37976*/         OPC_MoveChild, 10,
/*37978*/         OPC_RecordNode, // #9 = $da
/*37979*/         OPC_MoveParent,
/*37980*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38025
/*37983*/           OPC_EmitMergeInputChains1_0,
/*37984*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*37987*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37990*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37993*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37996*/           OPC_EmitInteger, MVT::i1, 0, 
/*37999*/           OPC_EmitInteger, MVT::i1, 0, 
/*38002*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38005*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38008*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38025*/         /*SwitchType*/ 42, MVT::v2f32,// ->38069
/*38027*/           OPC_EmitMergeInputChains1_0,
/*38028*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38031*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38034*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38037*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38040*/           OPC_EmitInteger, MVT::i1, 0, 
/*38043*/           OPC_EmitInteger, MVT::i1, 0, 
/*38046*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38049*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38052*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38069*/         /*SwitchType*/ 42, MVT::v4f32,// ->38113
/*38071*/           OPC_EmitMergeInputChains1_0,
/*38072*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38075*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38078*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38081*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38084*/           OPC_EmitInteger, MVT::i1, 0, 
/*38087*/           OPC_EmitInteger, MVT::i1, 0, 
/*38090*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38093*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38096*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38113*/         0, // EndSwitchType
/*38114*/       /*Scope*/ 27|128,1/*155*/, /*->38271*/
/*38116*/         OPC_CheckChild2Type, MVT::v4f32,
/*38118*/         OPC_RecordChild3, // #2 = $rsrc
/*38119*/         OPC_CheckChild3Type, MVT::v8i32,
/*38121*/         OPC_RecordChild4, // #3 = $sampler
/*38122*/         OPC_RecordChild5, // #4 = $dmask
/*38123*/         OPC_RecordChild6, // #5 = $unorm
/*38124*/         OPC_RecordChild7, // #6 = $glc
/*38125*/         OPC_MoveChild, 8,
/*38127*/         OPC_RecordNode, // #7 = $slc
/*38128*/         OPC_MoveParent,
/*38129*/         OPC_MoveChild, 9,
/*38131*/         OPC_RecordNode, // #8 = $lwe
/*38132*/         OPC_MoveParent,
/*38133*/         OPC_MoveChild, 10,
/*38135*/         OPC_RecordNode, // #9 = $da
/*38136*/         OPC_MoveParent,
/*38137*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38182
/*38140*/           OPC_EmitMergeInputChains1_0,
/*38141*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38144*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38147*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38150*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38153*/           OPC_EmitInteger, MVT::i1, 0, 
/*38156*/           OPC_EmitInteger, MVT::i1, 0, 
/*38159*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38162*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38165*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38182*/         /*SwitchType*/ 42, MVT::v2f32,// ->38226
/*38184*/           OPC_EmitMergeInputChains1_0,
/*38185*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38188*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38191*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38194*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38197*/           OPC_EmitInteger, MVT::i1, 0, 
/*38200*/           OPC_EmitInteger, MVT::i1, 0, 
/*38203*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38206*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38209*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38226*/         /*SwitchType*/ 42, MVT::v4f32,// ->38270
/*38228*/           OPC_EmitMergeInputChains1_0,
/*38229*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38232*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38235*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38238*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38241*/           OPC_EmitInteger, MVT::i1, 0, 
/*38244*/           OPC_EmitInteger, MVT::i1, 0, 
/*38247*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38250*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38253*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38270*/         0, // EndSwitchType
/*38271*/       /*Scope*/ 27|128,1/*155*/, /*->38428*/
/*38273*/         OPC_CheckChild2Type, MVT::v8f32,
/*38275*/         OPC_RecordChild3, // #2 = $rsrc
/*38276*/         OPC_CheckChild3Type, MVT::v8i32,
/*38278*/         OPC_RecordChild4, // #3 = $sampler
/*38279*/         OPC_RecordChild5, // #4 = $dmask
/*38280*/         OPC_RecordChild6, // #5 = $unorm
/*38281*/         OPC_RecordChild7, // #6 = $glc
/*38282*/         OPC_MoveChild, 8,
/*38284*/         OPC_RecordNode, // #7 = $slc
/*38285*/         OPC_MoveParent,
/*38286*/         OPC_MoveChild, 9,
/*38288*/         OPC_RecordNode, // #8 = $lwe
/*38289*/         OPC_MoveParent,
/*38290*/         OPC_MoveChild, 10,
/*38292*/         OPC_RecordNode, // #9 = $da
/*38293*/         OPC_MoveParent,
/*38294*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38339
/*38297*/           OPC_EmitMergeInputChains1_0,
/*38298*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38301*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38304*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38307*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38310*/           OPC_EmitInteger, MVT::i1, 0, 
/*38313*/           OPC_EmitInteger, MVT::i1, 0, 
/*38316*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38319*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38322*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38339*/         /*SwitchType*/ 42, MVT::v2f32,// ->38383
/*38341*/           OPC_EmitMergeInputChains1_0,
/*38342*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38351*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38354*/           OPC_EmitInteger, MVT::i1, 0, 
/*38357*/           OPC_EmitInteger, MVT::i1, 0, 
/*38360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38363*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38366*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38383*/         /*SwitchType*/ 42, MVT::v4f32,// ->38427
/*38385*/           OPC_EmitMergeInputChains1_0,
/*38386*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38389*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38392*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38395*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38398*/           OPC_EmitInteger, MVT::i1, 0, 
/*38401*/           OPC_EmitInteger, MVT::i1, 0, 
/*38404*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38407*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38427*/         0, // EndSwitchType
/*38428*/       /*Scope*/ 27|128,1/*155*/, /*->38585*/
/*38430*/         OPC_CheckChild2Type, MVT::v16f32,
/*38432*/         OPC_RecordChild3, // #2 = $rsrc
/*38433*/         OPC_CheckChild3Type, MVT::v8i32,
/*38435*/         OPC_RecordChild4, // #3 = $sampler
/*38436*/         OPC_RecordChild5, // #4 = $dmask
/*38437*/         OPC_RecordChild6, // #5 = $unorm
/*38438*/         OPC_RecordChild7, // #6 = $glc
/*38439*/         OPC_MoveChild, 8,
/*38441*/         OPC_RecordNode, // #7 = $slc
/*38442*/         OPC_MoveParent,
/*38443*/         OPC_MoveChild, 9,
/*38445*/         OPC_RecordNode, // #8 = $lwe
/*38446*/         OPC_MoveParent,
/*38447*/         OPC_MoveChild, 10,
/*38449*/         OPC_RecordNode, // #9 = $da
/*38450*/         OPC_MoveParent,
/*38451*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38496
/*38454*/           OPC_EmitMergeInputChains1_0,
/*38455*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38458*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38461*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38464*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38467*/           OPC_EmitInteger, MVT::i1, 0, 
/*38470*/           OPC_EmitInteger, MVT::i1, 0, 
/*38473*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38476*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38479*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38496*/         /*SwitchType*/ 42, MVT::v2f32,// ->38540
/*38498*/           OPC_EmitMergeInputChains1_0,
/*38499*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38502*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38505*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38508*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38511*/           OPC_EmitInteger, MVT::i1, 0, 
/*38514*/           OPC_EmitInteger, MVT::i1, 0, 
/*38517*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38520*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38540*/         /*SwitchType*/ 42, MVT::v4f32,// ->38584
/*38542*/           OPC_EmitMergeInputChains1_0,
/*38543*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38546*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38549*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38552*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38555*/           OPC_EmitInteger, MVT::i1, 0, 
/*38558*/           OPC_EmitInteger, MVT::i1, 0, 
/*38561*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38564*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38567*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 430:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38584*/         0, // EndSwitchType
/*38585*/       0, /*End of Scope*/
/*38586*/     /*Scope*/ 23|128,6/*791*/, /*->39379*/
/*38588*/       OPC_CheckChild1Integer, 55|128,3/*439*/, 
/*38591*/       OPC_RecordChild2, // #1 = $addr
/*38592*/       OPC_Scope, 27|128,1/*155*/, /*->38750*/ // 5 children in Scope
/*38595*/         OPC_CheckChild2Type, MVT::f32,
/*38597*/         OPC_RecordChild3, // #2 = $rsrc
/*38598*/         OPC_CheckChild3Type, MVT::v8i32,
/*38600*/         OPC_RecordChild4, // #3 = $sampler
/*38601*/         OPC_RecordChild5, // #4 = $dmask
/*38602*/         OPC_RecordChild6, // #5 = $unorm
/*38603*/         OPC_RecordChild7, // #6 = $glc
/*38604*/         OPC_MoveChild, 8,
/*38606*/         OPC_RecordNode, // #7 = $slc
/*38607*/         OPC_MoveParent,
/*38608*/         OPC_MoveChild, 9,
/*38610*/         OPC_RecordNode, // #8 = $lwe
/*38611*/         OPC_MoveParent,
/*38612*/         OPC_MoveChild, 10,
/*38614*/         OPC_RecordNode, // #9 = $da
/*38615*/         OPC_MoveParent,
/*38616*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38661
/*38619*/           OPC_EmitMergeInputChains1_0,
/*38620*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38623*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38626*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38629*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38632*/           OPC_EmitInteger, MVT::i1, 0, 
/*38635*/           OPC_EmitInteger, MVT::i1, 0, 
/*38638*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38641*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38644*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38661*/         /*SwitchType*/ 42, MVT::v2f32,// ->38705
/*38663*/           OPC_EmitMergeInputChains1_0,
/*38664*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38667*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38670*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38673*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38676*/           OPC_EmitInteger, MVT::i1, 0, 
/*38679*/           OPC_EmitInteger, MVT::i1, 0, 
/*38682*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38685*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38688*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38705*/         /*SwitchType*/ 42, MVT::v4f32,// ->38749
/*38707*/           OPC_EmitMergeInputChains1_0,
/*38708*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38711*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38714*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38717*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38720*/           OPC_EmitInteger, MVT::i1, 0, 
/*38723*/           OPC_EmitInteger, MVT::i1, 0, 
/*38726*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38729*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38749*/         0, // EndSwitchType
/*38750*/       /*Scope*/ 27|128,1/*155*/, /*->38907*/
/*38752*/         OPC_CheckChild2Type, MVT::v2f32,
/*38754*/         OPC_RecordChild3, // #2 = $rsrc
/*38755*/         OPC_CheckChild3Type, MVT::v8i32,
/*38757*/         OPC_RecordChild4, // #3 = $sampler
/*38758*/         OPC_RecordChild5, // #4 = $dmask
/*38759*/         OPC_RecordChild6, // #5 = $unorm
/*38760*/         OPC_RecordChild7, // #6 = $glc
/*38761*/         OPC_MoveChild, 8,
/*38763*/         OPC_RecordNode, // #7 = $slc
/*38764*/         OPC_MoveParent,
/*38765*/         OPC_MoveChild, 9,
/*38767*/         OPC_RecordNode, // #8 = $lwe
/*38768*/         OPC_MoveParent,
/*38769*/         OPC_MoveChild, 10,
/*38771*/         OPC_RecordNode, // #9 = $da
/*38772*/         OPC_MoveParent,
/*38773*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38818
/*38776*/           OPC_EmitMergeInputChains1_0,
/*38777*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38780*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38783*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38786*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38789*/           OPC_EmitInteger, MVT::i1, 0, 
/*38792*/           OPC_EmitInteger, MVT::i1, 0, 
/*38795*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38798*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38801*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38818*/         /*SwitchType*/ 42, MVT::v2f32,// ->38862
/*38820*/           OPC_EmitMergeInputChains1_0,
/*38821*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38824*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38827*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38830*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38833*/           OPC_EmitInteger, MVT::i1, 0, 
/*38836*/           OPC_EmitInteger, MVT::i1, 0, 
/*38839*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38842*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38862*/         /*SwitchType*/ 42, MVT::v4f32,// ->38906
/*38864*/           OPC_EmitMergeInputChains1_0,
/*38865*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38868*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38871*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38874*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38877*/           OPC_EmitInteger, MVT::i1, 0, 
/*38880*/           OPC_EmitInteger, MVT::i1, 0, 
/*38883*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38886*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38906*/         0, // EndSwitchType
/*38907*/       /*Scope*/ 27|128,1/*155*/, /*->39064*/
/*38909*/         OPC_CheckChild2Type, MVT::v4f32,
/*38911*/         OPC_RecordChild3, // #2 = $rsrc
/*38912*/         OPC_CheckChild3Type, MVT::v8i32,
/*38914*/         OPC_RecordChild4, // #3 = $sampler
/*38915*/         OPC_RecordChild5, // #4 = $dmask
/*38916*/         OPC_RecordChild6, // #5 = $unorm
/*38917*/         OPC_RecordChild7, // #6 = $glc
/*38918*/         OPC_MoveChild, 8,
/*38920*/         OPC_RecordNode, // #7 = $slc
/*38921*/         OPC_MoveParent,
/*38922*/         OPC_MoveChild, 9,
/*38924*/         OPC_RecordNode, // #8 = $lwe
/*38925*/         OPC_MoveParent,
/*38926*/         OPC_MoveChild, 10,
/*38928*/         OPC_RecordNode, // #9 = $da
/*38929*/         OPC_MoveParent,
/*38930*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->38975
/*38933*/           OPC_EmitMergeInputChains1_0,
/*38934*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38937*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38940*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38943*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38946*/           OPC_EmitInteger, MVT::i1, 0, 
/*38949*/           OPC_EmitInteger, MVT::i1, 0, 
/*38952*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38955*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38958*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*38975*/         /*SwitchType*/ 42, MVT::v2f32,// ->39019
/*38977*/           OPC_EmitMergeInputChains1_0,
/*38978*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*38981*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38984*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38987*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38990*/           OPC_EmitInteger, MVT::i1, 0, 
/*38993*/           OPC_EmitInteger, MVT::i1, 0, 
/*38996*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38999*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39002*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39019*/         /*SwitchType*/ 42, MVT::v4f32,// ->39063
/*39021*/           OPC_EmitMergeInputChains1_0,
/*39022*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39025*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39028*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39031*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39034*/           OPC_EmitInteger, MVT::i1, 0, 
/*39037*/           OPC_EmitInteger, MVT::i1, 0, 
/*39040*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39043*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39046*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39063*/         0, // EndSwitchType
/*39064*/       /*Scope*/ 27|128,1/*155*/, /*->39221*/
/*39066*/         OPC_CheckChild2Type, MVT::v8f32,
/*39068*/         OPC_RecordChild3, // #2 = $rsrc
/*39069*/         OPC_CheckChild3Type, MVT::v8i32,
/*39071*/         OPC_RecordChild4, // #3 = $sampler
/*39072*/         OPC_RecordChild5, // #4 = $dmask
/*39073*/         OPC_RecordChild6, // #5 = $unorm
/*39074*/         OPC_RecordChild7, // #6 = $glc
/*39075*/         OPC_MoveChild, 8,
/*39077*/         OPC_RecordNode, // #7 = $slc
/*39078*/         OPC_MoveParent,
/*39079*/         OPC_MoveChild, 9,
/*39081*/         OPC_RecordNode, // #8 = $lwe
/*39082*/         OPC_MoveParent,
/*39083*/         OPC_MoveChild, 10,
/*39085*/         OPC_RecordNode, // #9 = $da
/*39086*/         OPC_MoveParent,
/*39087*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39132
/*39090*/           OPC_EmitMergeInputChains1_0,
/*39091*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39094*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39097*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39100*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39103*/           OPC_EmitInteger, MVT::i1, 0, 
/*39106*/           OPC_EmitInteger, MVT::i1, 0, 
/*39109*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39112*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39115*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39132*/         /*SwitchType*/ 42, MVT::v2f32,// ->39176
/*39134*/           OPC_EmitMergeInputChains1_0,
/*39135*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39138*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39141*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39144*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39147*/           OPC_EmitInteger, MVT::i1, 0, 
/*39150*/           OPC_EmitInteger, MVT::i1, 0, 
/*39153*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39156*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39176*/         /*SwitchType*/ 42, MVT::v4f32,// ->39220
/*39178*/           OPC_EmitMergeInputChains1_0,
/*39179*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39182*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39185*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39188*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39191*/           OPC_EmitInteger, MVT::i1, 0, 
/*39194*/           OPC_EmitInteger, MVT::i1, 0, 
/*39197*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39200*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39203*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39220*/         0, // EndSwitchType
/*39221*/       /*Scope*/ 27|128,1/*155*/, /*->39378*/
/*39223*/         OPC_CheckChild2Type, MVT::v16f32,
/*39225*/         OPC_RecordChild3, // #2 = $rsrc
/*39226*/         OPC_CheckChild3Type, MVT::v8i32,
/*39228*/         OPC_RecordChild4, // #3 = $sampler
/*39229*/         OPC_RecordChild5, // #4 = $dmask
/*39230*/         OPC_RecordChild6, // #5 = $unorm
/*39231*/         OPC_RecordChild7, // #6 = $glc
/*39232*/         OPC_MoveChild, 8,
/*39234*/         OPC_RecordNode, // #7 = $slc
/*39235*/         OPC_MoveParent,
/*39236*/         OPC_MoveChild, 9,
/*39238*/         OPC_RecordNode, // #8 = $lwe
/*39239*/         OPC_MoveParent,
/*39240*/         OPC_MoveChild, 10,
/*39242*/         OPC_RecordNode, // #9 = $da
/*39243*/         OPC_MoveParent,
/*39244*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39289
/*39247*/           OPC_EmitMergeInputChains1_0,
/*39248*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39251*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39254*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39257*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39260*/           OPC_EmitInteger, MVT::i1, 0, 
/*39263*/           OPC_EmitInteger, MVT::i1, 0, 
/*39266*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39269*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39272*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39289*/         /*SwitchType*/ 42, MVT::v2f32,// ->39333
/*39291*/           OPC_EmitMergeInputChains1_0,
/*39292*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39295*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39298*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39301*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39304*/           OPC_EmitInteger, MVT::i1, 0, 
/*39307*/           OPC_EmitInteger, MVT::i1, 0, 
/*39310*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39313*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39316*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39333*/         /*SwitchType*/ 42, MVT::v4f32,// ->39377
/*39335*/           OPC_EmitMergeInputChains1_0,
/*39336*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39339*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39342*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39345*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39348*/           OPC_EmitInteger, MVT::i1, 0, 
/*39351*/           OPC_EmitInteger, MVT::i1, 0, 
/*39354*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39357*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39360*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 439:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39377*/         0, // EndSwitchType
/*39378*/       0, /*End of Scope*/
/*39379*/     /*Scope*/ 23|128,6/*791*/, /*->40172*/
/*39381*/       OPC_CheckChild1Integer, 57|128,3/*441*/, 
/*39384*/       OPC_RecordChild2, // #1 = $addr
/*39385*/       OPC_Scope, 27|128,1/*155*/, /*->39543*/ // 5 children in Scope
/*39388*/         OPC_CheckChild2Type, MVT::f32,
/*39390*/         OPC_RecordChild3, // #2 = $rsrc
/*39391*/         OPC_CheckChild3Type, MVT::v8i32,
/*39393*/         OPC_RecordChild4, // #3 = $sampler
/*39394*/         OPC_RecordChild5, // #4 = $dmask
/*39395*/         OPC_RecordChild6, // #5 = $unorm
/*39396*/         OPC_RecordChild7, // #6 = $glc
/*39397*/         OPC_MoveChild, 8,
/*39399*/         OPC_RecordNode, // #7 = $slc
/*39400*/         OPC_MoveParent,
/*39401*/         OPC_MoveChild, 9,
/*39403*/         OPC_RecordNode, // #8 = $lwe
/*39404*/         OPC_MoveParent,
/*39405*/         OPC_MoveChild, 10,
/*39407*/         OPC_RecordNode, // #9 = $da
/*39408*/         OPC_MoveParent,
/*39409*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39454
/*39412*/           OPC_EmitMergeInputChains1_0,
/*39413*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39416*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39419*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39422*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39425*/           OPC_EmitInteger, MVT::i1, 0, 
/*39428*/           OPC_EmitInteger, MVT::i1, 0, 
/*39431*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39434*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39437*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39454*/         /*SwitchType*/ 42, MVT::v2f32,// ->39498
/*39456*/           OPC_EmitMergeInputChains1_0,
/*39457*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39460*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39463*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39466*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39469*/           OPC_EmitInteger, MVT::i1, 0, 
/*39472*/           OPC_EmitInteger, MVT::i1, 0, 
/*39475*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39478*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39481*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39498*/         /*SwitchType*/ 42, MVT::v4f32,// ->39542
/*39500*/           OPC_EmitMergeInputChains1_0,
/*39501*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39504*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39507*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39510*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39513*/           OPC_EmitInteger, MVT::i1, 0, 
/*39516*/           OPC_EmitInteger, MVT::i1, 0, 
/*39519*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39522*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39542*/         0, // EndSwitchType
/*39543*/       /*Scope*/ 27|128,1/*155*/, /*->39700*/
/*39545*/         OPC_CheckChild2Type, MVT::v2f32,
/*39547*/         OPC_RecordChild3, // #2 = $rsrc
/*39548*/         OPC_CheckChild3Type, MVT::v8i32,
/*39550*/         OPC_RecordChild4, // #3 = $sampler
/*39551*/         OPC_RecordChild5, // #4 = $dmask
/*39552*/         OPC_RecordChild6, // #5 = $unorm
/*39553*/         OPC_RecordChild7, // #6 = $glc
/*39554*/         OPC_MoveChild, 8,
/*39556*/         OPC_RecordNode, // #7 = $slc
/*39557*/         OPC_MoveParent,
/*39558*/         OPC_MoveChild, 9,
/*39560*/         OPC_RecordNode, // #8 = $lwe
/*39561*/         OPC_MoveParent,
/*39562*/         OPC_MoveChild, 10,
/*39564*/         OPC_RecordNode, // #9 = $da
/*39565*/         OPC_MoveParent,
/*39566*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39611
/*39569*/           OPC_EmitMergeInputChains1_0,
/*39570*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39573*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39576*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39579*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39582*/           OPC_EmitInteger, MVT::i1, 0, 
/*39585*/           OPC_EmitInteger, MVT::i1, 0, 
/*39588*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39591*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39594*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39611*/         /*SwitchType*/ 42, MVT::v2f32,// ->39655
/*39613*/           OPC_EmitMergeInputChains1_0,
/*39614*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39617*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39620*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39623*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39626*/           OPC_EmitInteger, MVT::i1, 0, 
/*39629*/           OPC_EmitInteger, MVT::i1, 0, 
/*39632*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39635*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39638*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39655*/         /*SwitchType*/ 42, MVT::v4f32,// ->39699
/*39657*/           OPC_EmitMergeInputChains1_0,
/*39658*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39661*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39664*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39667*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39670*/           OPC_EmitInteger, MVT::i1, 0, 
/*39673*/           OPC_EmitInteger, MVT::i1, 0, 
/*39676*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39679*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39682*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39699*/         0, // EndSwitchType
/*39700*/       /*Scope*/ 27|128,1/*155*/, /*->39857*/
/*39702*/         OPC_CheckChild2Type, MVT::v4f32,
/*39704*/         OPC_RecordChild3, // #2 = $rsrc
/*39705*/         OPC_CheckChild3Type, MVT::v8i32,
/*39707*/         OPC_RecordChild4, // #3 = $sampler
/*39708*/         OPC_RecordChild5, // #4 = $dmask
/*39709*/         OPC_RecordChild6, // #5 = $unorm
/*39710*/         OPC_RecordChild7, // #6 = $glc
/*39711*/         OPC_MoveChild, 8,
/*39713*/         OPC_RecordNode, // #7 = $slc
/*39714*/         OPC_MoveParent,
/*39715*/         OPC_MoveChild, 9,
/*39717*/         OPC_RecordNode, // #8 = $lwe
/*39718*/         OPC_MoveParent,
/*39719*/         OPC_MoveChild, 10,
/*39721*/         OPC_RecordNode, // #9 = $da
/*39722*/         OPC_MoveParent,
/*39723*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39768
/*39726*/           OPC_EmitMergeInputChains1_0,
/*39727*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39730*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39733*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39736*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39739*/           OPC_EmitInteger, MVT::i1, 0, 
/*39742*/           OPC_EmitInteger, MVT::i1, 0, 
/*39745*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39748*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39768*/         /*SwitchType*/ 42, MVT::v2f32,// ->39812
/*39770*/           OPC_EmitMergeInputChains1_0,
/*39771*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39774*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39777*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39780*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39783*/           OPC_EmitInteger, MVT::i1, 0, 
/*39786*/           OPC_EmitInteger, MVT::i1, 0, 
/*39789*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39792*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39795*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39812*/         /*SwitchType*/ 42, MVT::v4f32,// ->39856
/*39814*/           OPC_EmitMergeInputChains1_0,
/*39815*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39818*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39821*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39824*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39827*/           OPC_EmitInteger, MVT::i1, 0, 
/*39830*/           OPC_EmitInteger, MVT::i1, 0, 
/*39833*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39836*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39839*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39856*/         0, // EndSwitchType
/*39857*/       /*Scope*/ 27|128,1/*155*/, /*->40014*/
/*39859*/         OPC_CheckChild2Type, MVT::v8f32,
/*39861*/         OPC_RecordChild3, // #2 = $rsrc
/*39862*/         OPC_CheckChild3Type, MVT::v8i32,
/*39864*/         OPC_RecordChild4, // #3 = $sampler
/*39865*/         OPC_RecordChild5, // #4 = $dmask
/*39866*/         OPC_RecordChild6, // #5 = $unorm
/*39867*/         OPC_RecordChild7, // #6 = $glc
/*39868*/         OPC_MoveChild, 8,
/*39870*/         OPC_RecordNode, // #7 = $slc
/*39871*/         OPC_MoveParent,
/*39872*/         OPC_MoveChild, 9,
/*39874*/         OPC_RecordNode, // #8 = $lwe
/*39875*/         OPC_MoveParent,
/*39876*/         OPC_MoveChild, 10,
/*39878*/         OPC_RecordNode, // #9 = $da
/*39879*/         OPC_MoveParent,
/*39880*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->39925
/*39883*/           OPC_EmitMergeInputChains1_0,
/*39884*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39887*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39890*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39893*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39896*/           OPC_EmitInteger, MVT::i1, 0, 
/*39899*/           OPC_EmitInteger, MVT::i1, 0, 
/*39902*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39905*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39908*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39925*/         /*SwitchType*/ 42, MVT::v2f32,// ->39969
/*39927*/           OPC_EmitMergeInputChains1_0,
/*39928*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39931*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39934*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39937*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39940*/           OPC_EmitInteger, MVT::i1, 0, 
/*39943*/           OPC_EmitInteger, MVT::i1, 0, 
/*39946*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39949*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39952*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*39969*/         /*SwitchType*/ 42, MVT::v4f32,// ->40013
/*39971*/           OPC_EmitMergeInputChains1_0,
/*39972*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*39975*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39978*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39981*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39984*/           OPC_EmitInteger, MVT::i1, 0, 
/*39987*/           OPC_EmitInteger, MVT::i1, 0, 
/*39990*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39993*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39996*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40013*/         0, // EndSwitchType
/*40014*/       /*Scope*/ 27|128,1/*155*/, /*->40171*/
/*40016*/         OPC_CheckChild2Type, MVT::v16f32,
/*40018*/         OPC_RecordChild3, // #2 = $rsrc
/*40019*/         OPC_CheckChild3Type, MVT::v8i32,
/*40021*/         OPC_RecordChild4, // #3 = $sampler
/*40022*/         OPC_RecordChild5, // #4 = $dmask
/*40023*/         OPC_RecordChild6, // #5 = $unorm
/*40024*/         OPC_RecordChild7, // #6 = $glc
/*40025*/         OPC_MoveChild, 8,
/*40027*/         OPC_RecordNode, // #7 = $slc
/*40028*/         OPC_MoveParent,
/*40029*/         OPC_MoveChild, 9,
/*40031*/         OPC_RecordNode, // #8 = $lwe
/*40032*/         OPC_MoveParent,
/*40033*/         OPC_MoveChild, 10,
/*40035*/         OPC_RecordNode, // #9 = $da
/*40036*/         OPC_MoveParent,
/*40037*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40082
/*40040*/           OPC_EmitMergeInputChains1_0,
/*40041*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40044*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40047*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40050*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40053*/           OPC_EmitInteger, MVT::i1, 0, 
/*40056*/           OPC_EmitInteger, MVT::i1, 0, 
/*40059*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40062*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40065*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40082*/         /*SwitchType*/ 42, MVT::v2f32,// ->40126
/*40084*/           OPC_EmitMergeInputChains1_0,
/*40085*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40088*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40091*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40094*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40097*/           OPC_EmitInteger, MVT::i1, 0, 
/*40100*/           OPC_EmitInteger, MVT::i1, 0, 
/*40103*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40106*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40109*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40126*/         /*SwitchType*/ 42, MVT::v4f32,// ->40170
/*40128*/           OPC_EmitMergeInputChains1_0,
/*40129*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40132*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40135*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40138*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40141*/           OPC_EmitInteger, MVT::i1, 0, 
/*40144*/           OPC_EmitInteger, MVT::i1, 0, 
/*40147*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40150*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40153*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 441:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40170*/         0, // EndSwitchType
/*40171*/       0, /*End of Scope*/
/*40172*/     /*Scope*/ 23|128,6/*791*/, /*->40965*/
/*40174*/       OPC_CheckChild1Integer, 58|128,3/*442*/, 
/*40177*/       OPC_RecordChild2, // #1 = $addr
/*40178*/       OPC_Scope, 27|128,1/*155*/, /*->40336*/ // 5 children in Scope
/*40181*/         OPC_CheckChild2Type, MVT::f32,
/*40183*/         OPC_RecordChild3, // #2 = $rsrc
/*40184*/         OPC_CheckChild3Type, MVT::v8i32,
/*40186*/         OPC_RecordChild4, // #3 = $sampler
/*40187*/         OPC_RecordChild5, // #4 = $dmask
/*40188*/         OPC_RecordChild6, // #5 = $unorm
/*40189*/         OPC_RecordChild7, // #6 = $glc
/*40190*/         OPC_MoveChild, 8,
/*40192*/         OPC_RecordNode, // #7 = $slc
/*40193*/         OPC_MoveParent,
/*40194*/         OPC_MoveChild, 9,
/*40196*/         OPC_RecordNode, // #8 = $lwe
/*40197*/         OPC_MoveParent,
/*40198*/         OPC_MoveChild, 10,
/*40200*/         OPC_RecordNode, // #9 = $da
/*40201*/         OPC_MoveParent,
/*40202*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40247
/*40205*/           OPC_EmitMergeInputChains1_0,
/*40206*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40209*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40212*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40215*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40218*/           OPC_EmitInteger, MVT::i1, 0, 
/*40221*/           OPC_EmitInteger, MVT::i1, 0, 
/*40224*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40227*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40230*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40247*/         /*SwitchType*/ 42, MVT::v2f32,// ->40291
/*40249*/           OPC_EmitMergeInputChains1_0,
/*40250*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40253*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40256*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40259*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40262*/           OPC_EmitInteger, MVT::i1, 0, 
/*40265*/           OPC_EmitInteger, MVT::i1, 0, 
/*40268*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40271*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40274*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40291*/         /*SwitchType*/ 42, MVT::v4f32,// ->40335
/*40293*/           OPC_EmitMergeInputChains1_0,
/*40294*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40297*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40300*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40303*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40306*/           OPC_EmitInteger, MVT::i1, 0, 
/*40309*/           OPC_EmitInteger, MVT::i1, 0, 
/*40312*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40315*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40335*/         0, // EndSwitchType
/*40336*/       /*Scope*/ 27|128,1/*155*/, /*->40493*/
/*40338*/         OPC_CheckChild2Type, MVT::v2f32,
/*40340*/         OPC_RecordChild3, // #2 = $rsrc
/*40341*/         OPC_CheckChild3Type, MVT::v8i32,
/*40343*/         OPC_RecordChild4, // #3 = $sampler
/*40344*/         OPC_RecordChild5, // #4 = $dmask
/*40345*/         OPC_RecordChild6, // #5 = $unorm
/*40346*/         OPC_RecordChild7, // #6 = $glc
/*40347*/         OPC_MoveChild, 8,
/*40349*/         OPC_RecordNode, // #7 = $slc
/*40350*/         OPC_MoveParent,
/*40351*/         OPC_MoveChild, 9,
/*40353*/         OPC_RecordNode, // #8 = $lwe
/*40354*/         OPC_MoveParent,
/*40355*/         OPC_MoveChild, 10,
/*40357*/         OPC_RecordNode, // #9 = $da
/*40358*/         OPC_MoveParent,
/*40359*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40404
/*40362*/           OPC_EmitMergeInputChains1_0,
/*40363*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40366*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40369*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40372*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40375*/           OPC_EmitInteger, MVT::i1, 0, 
/*40378*/           OPC_EmitInteger, MVT::i1, 0, 
/*40381*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40384*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40387*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40404*/         /*SwitchType*/ 42, MVT::v2f32,// ->40448
/*40406*/           OPC_EmitMergeInputChains1_0,
/*40407*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40410*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40413*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40416*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40419*/           OPC_EmitInteger, MVT::i1, 0, 
/*40422*/           OPC_EmitInteger, MVT::i1, 0, 
/*40425*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40428*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40431*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40448*/         /*SwitchType*/ 42, MVT::v4f32,// ->40492
/*40450*/           OPC_EmitMergeInputChains1_0,
/*40451*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40454*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40457*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40460*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40463*/           OPC_EmitInteger, MVT::i1, 0, 
/*40466*/           OPC_EmitInteger, MVT::i1, 0, 
/*40469*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40472*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40475*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40492*/         0, // EndSwitchType
/*40493*/       /*Scope*/ 27|128,1/*155*/, /*->40650*/
/*40495*/         OPC_CheckChild2Type, MVT::v4f32,
/*40497*/         OPC_RecordChild3, // #2 = $rsrc
/*40498*/         OPC_CheckChild3Type, MVT::v8i32,
/*40500*/         OPC_RecordChild4, // #3 = $sampler
/*40501*/         OPC_RecordChild5, // #4 = $dmask
/*40502*/         OPC_RecordChild6, // #5 = $unorm
/*40503*/         OPC_RecordChild7, // #6 = $glc
/*40504*/         OPC_MoveChild, 8,
/*40506*/         OPC_RecordNode, // #7 = $slc
/*40507*/         OPC_MoveParent,
/*40508*/         OPC_MoveChild, 9,
/*40510*/         OPC_RecordNode, // #8 = $lwe
/*40511*/         OPC_MoveParent,
/*40512*/         OPC_MoveChild, 10,
/*40514*/         OPC_RecordNode, // #9 = $da
/*40515*/         OPC_MoveParent,
/*40516*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40561
/*40519*/           OPC_EmitMergeInputChains1_0,
/*40520*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40523*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40526*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40529*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40532*/           OPC_EmitInteger, MVT::i1, 0, 
/*40535*/           OPC_EmitInteger, MVT::i1, 0, 
/*40538*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40541*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40544*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40561*/         /*SwitchType*/ 42, MVT::v2f32,// ->40605
/*40563*/           OPC_EmitMergeInputChains1_0,
/*40564*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40567*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40570*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40573*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40576*/           OPC_EmitInteger, MVT::i1, 0, 
/*40579*/           OPC_EmitInteger, MVT::i1, 0, 
/*40582*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40585*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40588*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40605*/         /*SwitchType*/ 42, MVT::v4f32,// ->40649
/*40607*/           OPC_EmitMergeInputChains1_0,
/*40608*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40611*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40614*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40617*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40620*/           OPC_EmitInteger, MVT::i1, 0, 
/*40623*/           OPC_EmitInteger, MVT::i1, 0, 
/*40626*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40629*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40632*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40649*/         0, // EndSwitchType
/*40650*/       /*Scope*/ 27|128,1/*155*/, /*->40807*/
/*40652*/         OPC_CheckChild2Type, MVT::v8f32,
/*40654*/         OPC_RecordChild3, // #2 = $rsrc
/*40655*/         OPC_CheckChild3Type, MVT::v8i32,
/*40657*/         OPC_RecordChild4, // #3 = $sampler
/*40658*/         OPC_RecordChild5, // #4 = $dmask
/*40659*/         OPC_RecordChild6, // #5 = $unorm
/*40660*/         OPC_RecordChild7, // #6 = $glc
/*40661*/         OPC_MoveChild, 8,
/*40663*/         OPC_RecordNode, // #7 = $slc
/*40664*/         OPC_MoveParent,
/*40665*/         OPC_MoveChild, 9,
/*40667*/         OPC_RecordNode, // #8 = $lwe
/*40668*/         OPC_MoveParent,
/*40669*/         OPC_MoveChild, 10,
/*40671*/         OPC_RecordNode, // #9 = $da
/*40672*/         OPC_MoveParent,
/*40673*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40718
/*40676*/           OPC_EmitMergeInputChains1_0,
/*40677*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40680*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40683*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40686*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40689*/           OPC_EmitInteger, MVT::i1, 0, 
/*40692*/           OPC_EmitInteger, MVT::i1, 0, 
/*40695*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40698*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40701*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40718*/         /*SwitchType*/ 42, MVT::v2f32,// ->40762
/*40720*/           OPC_EmitMergeInputChains1_0,
/*40721*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40724*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40727*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40730*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40733*/           OPC_EmitInteger, MVT::i1, 0, 
/*40736*/           OPC_EmitInteger, MVT::i1, 0, 
/*40739*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40742*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40745*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40762*/         /*SwitchType*/ 42, MVT::v4f32,// ->40806
/*40764*/           OPC_EmitMergeInputChains1_0,
/*40765*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40768*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40771*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40774*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40777*/           OPC_EmitInteger, MVT::i1, 0, 
/*40780*/           OPC_EmitInteger, MVT::i1, 0, 
/*40783*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40786*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40789*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40806*/         0, // EndSwitchType
/*40807*/       /*Scope*/ 27|128,1/*155*/, /*->40964*/
/*40809*/         OPC_CheckChild2Type, MVT::v16f32,
/*40811*/         OPC_RecordChild3, // #2 = $rsrc
/*40812*/         OPC_CheckChild3Type, MVT::v8i32,
/*40814*/         OPC_RecordChild4, // #3 = $sampler
/*40815*/         OPC_RecordChild5, // #4 = $dmask
/*40816*/         OPC_RecordChild6, // #5 = $unorm
/*40817*/         OPC_RecordChild7, // #6 = $glc
/*40818*/         OPC_MoveChild, 8,
/*40820*/         OPC_RecordNode, // #7 = $slc
/*40821*/         OPC_MoveParent,
/*40822*/         OPC_MoveChild, 9,
/*40824*/         OPC_RecordNode, // #8 = $lwe
/*40825*/         OPC_MoveParent,
/*40826*/         OPC_MoveChild, 10,
/*40828*/         OPC_RecordNode, // #9 = $da
/*40829*/         OPC_MoveParent,
/*40830*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->40875
/*40833*/           OPC_EmitMergeInputChains1_0,
/*40834*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40837*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40840*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40843*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40846*/           OPC_EmitInteger, MVT::i1, 0, 
/*40849*/           OPC_EmitInteger, MVT::i1, 0, 
/*40852*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40855*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40875*/         /*SwitchType*/ 42, MVT::v2f32,// ->40919
/*40877*/           OPC_EmitMergeInputChains1_0,
/*40878*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40881*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40884*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40887*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40890*/           OPC_EmitInteger, MVT::i1, 0, 
/*40893*/           OPC_EmitInteger, MVT::i1, 0, 
/*40896*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40899*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40902*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40919*/         /*SwitchType*/ 42, MVT::v4f32,// ->40963
/*40921*/           OPC_EmitMergeInputChains1_0,
/*40922*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*40925*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40928*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40931*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40934*/           OPC_EmitInteger, MVT::i1, 0, 
/*40937*/           OPC_EmitInteger, MVT::i1, 0, 
/*40940*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40943*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40946*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 442:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*40963*/         0, // EndSwitchType
/*40964*/       0, /*End of Scope*/
/*40965*/     /*Scope*/ 23|128,6/*791*/, /*->41758*/
/*40967*/       OPC_CheckChild1Integer, 61|128,3/*445*/, 
/*40970*/       OPC_RecordChild2, // #1 = $addr
/*40971*/       OPC_Scope, 27|128,1/*155*/, /*->41129*/ // 5 children in Scope
/*40974*/         OPC_CheckChild2Type, MVT::f32,
/*40976*/         OPC_RecordChild3, // #2 = $rsrc
/*40977*/         OPC_CheckChild3Type, MVT::v8i32,
/*40979*/         OPC_RecordChild4, // #3 = $sampler
/*40980*/         OPC_RecordChild5, // #4 = $dmask
/*40981*/         OPC_RecordChild6, // #5 = $unorm
/*40982*/         OPC_RecordChild7, // #6 = $glc
/*40983*/         OPC_MoveChild, 8,
/*40985*/         OPC_RecordNode, // #7 = $slc
/*40986*/         OPC_MoveParent,
/*40987*/         OPC_MoveChild, 9,
/*40989*/         OPC_RecordNode, // #8 = $lwe
/*40990*/         OPC_MoveParent,
/*40991*/         OPC_MoveChild, 10,
/*40993*/         OPC_RecordNode, // #9 = $da
/*40994*/         OPC_MoveParent,
/*40995*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41040
/*40998*/           OPC_EmitMergeInputChains1_0,
/*40999*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41002*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41005*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41008*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41011*/           OPC_EmitInteger, MVT::i1, 0, 
/*41014*/           OPC_EmitInteger, MVT::i1, 0, 
/*41017*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41020*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41023*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41040*/         /*SwitchType*/ 42, MVT::v2f32,// ->41084
/*41042*/           OPC_EmitMergeInputChains1_0,
/*41043*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41046*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41049*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41052*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41055*/           OPC_EmitInteger, MVT::i1, 0, 
/*41058*/           OPC_EmitInteger, MVT::i1, 0, 
/*41061*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41064*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41084*/         /*SwitchType*/ 42, MVT::v4f32,// ->41128
/*41086*/           OPC_EmitMergeInputChains1_0,
/*41087*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41090*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41093*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41096*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41099*/           OPC_EmitInteger, MVT::i1, 0, 
/*41102*/           OPC_EmitInteger, MVT::i1, 0, 
/*41105*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41108*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41111*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41128*/         0, // EndSwitchType
/*41129*/       /*Scope*/ 27|128,1/*155*/, /*->41286*/
/*41131*/         OPC_CheckChild2Type, MVT::v2f32,
/*41133*/         OPC_RecordChild3, // #2 = $rsrc
/*41134*/         OPC_CheckChild3Type, MVT::v8i32,
/*41136*/         OPC_RecordChild4, // #3 = $sampler
/*41137*/         OPC_RecordChild5, // #4 = $dmask
/*41138*/         OPC_RecordChild6, // #5 = $unorm
/*41139*/         OPC_RecordChild7, // #6 = $glc
/*41140*/         OPC_MoveChild, 8,
/*41142*/         OPC_RecordNode, // #7 = $slc
/*41143*/         OPC_MoveParent,
/*41144*/         OPC_MoveChild, 9,
/*41146*/         OPC_RecordNode, // #8 = $lwe
/*41147*/         OPC_MoveParent,
/*41148*/         OPC_MoveChild, 10,
/*41150*/         OPC_RecordNode, // #9 = $da
/*41151*/         OPC_MoveParent,
/*41152*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41197
/*41155*/           OPC_EmitMergeInputChains1_0,
/*41156*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41159*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41162*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41165*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41168*/           OPC_EmitInteger, MVT::i1, 0, 
/*41171*/           OPC_EmitInteger, MVT::i1, 0, 
/*41174*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41177*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41197*/         /*SwitchType*/ 42, MVT::v2f32,// ->41241
/*41199*/           OPC_EmitMergeInputChains1_0,
/*41200*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41203*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41206*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41209*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41212*/           OPC_EmitInteger, MVT::i1, 0, 
/*41215*/           OPC_EmitInteger, MVT::i1, 0, 
/*41218*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41221*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41224*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41241*/         /*SwitchType*/ 42, MVT::v4f32,// ->41285
/*41243*/           OPC_EmitMergeInputChains1_0,
/*41244*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41247*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41250*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41253*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41256*/           OPC_EmitInteger, MVT::i1, 0, 
/*41259*/           OPC_EmitInteger, MVT::i1, 0, 
/*41262*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41265*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41268*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41285*/         0, // EndSwitchType
/*41286*/       /*Scope*/ 27|128,1/*155*/, /*->41443*/
/*41288*/         OPC_CheckChild2Type, MVT::v4f32,
/*41290*/         OPC_RecordChild3, // #2 = $rsrc
/*41291*/         OPC_CheckChild3Type, MVT::v8i32,
/*41293*/         OPC_RecordChild4, // #3 = $sampler
/*41294*/         OPC_RecordChild5, // #4 = $dmask
/*41295*/         OPC_RecordChild6, // #5 = $unorm
/*41296*/         OPC_RecordChild7, // #6 = $glc
/*41297*/         OPC_MoveChild, 8,
/*41299*/         OPC_RecordNode, // #7 = $slc
/*41300*/         OPC_MoveParent,
/*41301*/         OPC_MoveChild, 9,
/*41303*/         OPC_RecordNode, // #8 = $lwe
/*41304*/         OPC_MoveParent,
/*41305*/         OPC_MoveChild, 10,
/*41307*/         OPC_RecordNode, // #9 = $da
/*41308*/         OPC_MoveParent,
/*41309*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41354
/*41312*/           OPC_EmitMergeInputChains1_0,
/*41313*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41316*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41319*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41322*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41325*/           OPC_EmitInteger, MVT::i1, 0, 
/*41328*/           OPC_EmitInteger, MVT::i1, 0, 
/*41331*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41334*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41337*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41354*/         /*SwitchType*/ 42, MVT::v2f32,// ->41398
/*41356*/           OPC_EmitMergeInputChains1_0,
/*41357*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41360*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41363*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41366*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41369*/           OPC_EmitInteger, MVT::i1, 0, 
/*41372*/           OPC_EmitInteger, MVT::i1, 0, 
/*41375*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41378*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41381*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41398*/         /*SwitchType*/ 42, MVT::v4f32,// ->41442
/*41400*/           OPC_EmitMergeInputChains1_0,
/*41401*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41404*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41407*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41410*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41413*/           OPC_EmitInteger, MVT::i1, 0, 
/*41416*/           OPC_EmitInteger, MVT::i1, 0, 
/*41419*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41422*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41425*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41442*/         0, // EndSwitchType
/*41443*/       /*Scope*/ 27|128,1/*155*/, /*->41600*/
/*41445*/         OPC_CheckChild2Type, MVT::v8f32,
/*41447*/         OPC_RecordChild3, // #2 = $rsrc
/*41448*/         OPC_CheckChild3Type, MVT::v8i32,
/*41450*/         OPC_RecordChild4, // #3 = $sampler
/*41451*/         OPC_RecordChild5, // #4 = $dmask
/*41452*/         OPC_RecordChild6, // #5 = $unorm
/*41453*/         OPC_RecordChild7, // #6 = $glc
/*41454*/         OPC_MoveChild, 8,
/*41456*/         OPC_RecordNode, // #7 = $slc
/*41457*/         OPC_MoveParent,
/*41458*/         OPC_MoveChild, 9,
/*41460*/         OPC_RecordNode, // #8 = $lwe
/*41461*/         OPC_MoveParent,
/*41462*/         OPC_MoveChild, 10,
/*41464*/         OPC_RecordNode, // #9 = $da
/*41465*/         OPC_MoveParent,
/*41466*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41511
/*41469*/           OPC_EmitMergeInputChains1_0,
/*41470*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41473*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41476*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41479*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41482*/           OPC_EmitInteger, MVT::i1, 0, 
/*41485*/           OPC_EmitInteger, MVT::i1, 0, 
/*41488*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41491*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41494*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41511*/         /*SwitchType*/ 42, MVT::v2f32,// ->41555
/*41513*/           OPC_EmitMergeInputChains1_0,
/*41514*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41517*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41520*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41523*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41526*/           OPC_EmitInteger, MVT::i1, 0, 
/*41529*/           OPC_EmitInteger, MVT::i1, 0, 
/*41532*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41535*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41538*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41555*/         /*SwitchType*/ 42, MVT::v4f32,// ->41599
/*41557*/           OPC_EmitMergeInputChains1_0,
/*41558*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41561*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41564*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41567*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41570*/           OPC_EmitInteger, MVT::i1, 0, 
/*41573*/           OPC_EmitInteger, MVT::i1, 0, 
/*41576*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41579*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41582*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41599*/         0, // EndSwitchType
/*41600*/       /*Scope*/ 27|128,1/*155*/, /*->41757*/
/*41602*/         OPC_CheckChild2Type, MVT::v16f32,
/*41604*/         OPC_RecordChild3, // #2 = $rsrc
/*41605*/         OPC_CheckChild3Type, MVT::v8i32,
/*41607*/         OPC_RecordChild4, // #3 = $sampler
/*41608*/         OPC_RecordChild5, // #4 = $dmask
/*41609*/         OPC_RecordChild6, // #5 = $unorm
/*41610*/         OPC_RecordChild7, // #6 = $glc
/*41611*/         OPC_MoveChild, 8,
/*41613*/         OPC_RecordNode, // #7 = $slc
/*41614*/         OPC_MoveParent,
/*41615*/         OPC_MoveChild, 9,
/*41617*/         OPC_RecordNode, // #8 = $lwe
/*41618*/         OPC_MoveParent,
/*41619*/         OPC_MoveChild, 10,
/*41621*/         OPC_RecordNode, // #9 = $da
/*41622*/         OPC_MoveParent,
/*41623*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41668
/*41626*/           OPC_EmitMergeInputChains1_0,
/*41627*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41630*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41633*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41636*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41639*/           OPC_EmitInteger, MVT::i1, 0, 
/*41642*/           OPC_EmitInteger, MVT::i1, 0, 
/*41645*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41648*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41651*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41668*/         /*SwitchType*/ 42, MVT::v2f32,// ->41712
/*41670*/           OPC_EmitMergeInputChains1_0,
/*41671*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41674*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41677*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41680*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41683*/           OPC_EmitInteger, MVT::i1, 0, 
/*41686*/           OPC_EmitInteger, MVT::i1, 0, 
/*41689*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41692*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41695*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41712*/         /*SwitchType*/ 42, MVT::v4f32,// ->41756
/*41714*/           OPC_EmitMergeInputChains1_0,
/*41715*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41718*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41721*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41724*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41727*/           OPC_EmitInteger, MVT::i1, 0, 
/*41730*/           OPC_EmitInteger, MVT::i1, 0, 
/*41733*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41736*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41739*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 445:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41756*/         0, // EndSwitchType
/*41757*/       0, /*End of Scope*/
/*41758*/     /*Scope*/ 23|128,6/*791*/, /*->42551*/
/*41760*/       OPC_CheckChild1Integer, 47|128,3/*431*/, 
/*41763*/       OPC_RecordChild2, // #1 = $addr
/*41764*/       OPC_Scope, 27|128,1/*155*/, /*->41922*/ // 5 children in Scope
/*41767*/         OPC_CheckChild2Type, MVT::f32,
/*41769*/         OPC_RecordChild3, // #2 = $rsrc
/*41770*/         OPC_CheckChild3Type, MVT::v8i32,
/*41772*/         OPC_RecordChild4, // #3 = $sampler
/*41773*/         OPC_RecordChild5, // #4 = $dmask
/*41774*/         OPC_RecordChild6, // #5 = $unorm
/*41775*/         OPC_RecordChild7, // #6 = $glc
/*41776*/         OPC_MoveChild, 8,
/*41778*/         OPC_RecordNode, // #7 = $slc
/*41779*/         OPC_MoveParent,
/*41780*/         OPC_MoveChild, 9,
/*41782*/         OPC_RecordNode, // #8 = $lwe
/*41783*/         OPC_MoveParent,
/*41784*/         OPC_MoveChild, 10,
/*41786*/         OPC_RecordNode, // #9 = $da
/*41787*/         OPC_MoveParent,
/*41788*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41833
/*41791*/           OPC_EmitMergeInputChains1_0,
/*41792*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41795*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41798*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41801*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41804*/           OPC_EmitInteger, MVT::i1, 0, 
/*41807*/           OPC_EmitInteger, MVT::i1, 0, 
/*41810*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41813*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41833*/         /*SwitchType*/ 42, MVT::v2f32,// ->41877
/*41835*/           OPC_EmitMergeInputChains1_0,
/*41836*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41839*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41842*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41845*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41848*/           OPC_EmitInteger, MVT::i1, 0, 
/*41851*/           OPC_EmitInteger, MVT::i1, 0, 
/*41854*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41857*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41860*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41877*/         /*SwitchType*/ 42, MVT::v4f32,// ->41921
/*41879*/           OPC_EmitMergeInputChains1_0,
/*41880*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41883*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41886*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41889*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41892*/           OPC_EmitInteger, MVT::i1, 0, 
/*41895*/           OPC_EmitInteger, MVT::i1, 0, 
/*41898*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41901*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41904*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41921*/         0, // EndSwitchType
/*41922*/       /*Scope*/ 27|128,1/*155*/, /*->42079*/
/*41924*/         OPC_CheckChild2Type, MVT::v2f32,
/*41926*/         OPC_RecordChild3, // #2 = $rsrc
/*41927*/         OPC_CheckChild3Type, MVT::v8i32,
/*41929*/         OPC_RecordChild4, // #3 = $sampler
/*41930*/         OPC_RecordChild5, // #4 = $dmask
/*41931*/         OPC_RecordChild6, // #5 = $unorm
/*41932*/         OPC_RecordChild7, // #6 = $glc
/*41933*/         OPC_MoveChild, 8,
/*41935*/         OPC_RecordNode, // #7 = $slc
/*41936*/         OPC_MoveParent,
/*41937*/         OPC_MoveChild, 9,
/*41939*/         OPC_RecordNode, // #8 = $lwe
/*41940*/         OPC_MoveParent,
/*41941*/         OPC_MoveChild, 10,
/*41943*/         OPC_RecordNode, // #9 = $da
/*41944*/         OPC_MoveParent,
/*41945*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->41990
/*41948*/           OPC_EmitMergeInputChains1_0,
/*41949*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41952*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41955*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41958*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41961*/           OPC_EmitInteger, MVT::i1, 0, 
/*41964*/           OPC_EmitInteger, MVT::i1, 0, 
/*41967*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41970*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41973*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*41990*/         /*SwitchType*/ 42, MVT::v2f32,// ->42034
/*41992*/           OPC_EmitMergeInputChains1_0,
/*41993*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*41996*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41999*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42002*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42005*/           OPC_EmitInteger, MVT::i1, 0, 
/*42008*/           OPC_EmitInteger, MVT::i1, 0, 
/*42011*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42014*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42017*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42034*/         /*SwitchType*/ 42, MVT::v4f32,// ->42078
/*42036*/           OPC_EmitMergeInputChains1_0,
/*42037*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42040*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42043*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42046*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42049*/           OPC_EmitInteger, MVT::i1, 0, 
/*42052*/           OPC_EmitInteger, MVT::i1, 0, 
/*42055*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42058*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42061*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42078*/         0, // EndSwitchType
/*42079*/       /*Scope*/ 27|128,1/*155*/, /*->42236*/
/*42081*/         OPC_CheckChild2Type, MVT::v4f32,
/*42083*/         OPC_RecordChild3, // #2 = $rsrc
/*42084*/         OPC_CheckChild3Type, MVT::v8i32,
/*42086*/         OPC_RecordChild4, // #3 = $sampler
/*42087*/         OPC_RecordChild5, // #4 = $dmask
/*42088*/         OPC_RecordChild6, // #5 = $unorm
/*42089*/         OPC_RecordChild7, // #6 = $glc
/*42090*/         OPC_MoveChild, 8,
/*42092*/         OPC_RecordNode, // #7 = $slc
/*42093*/         OPC_MoveParent,
/*42094*/         OPC_MoveChild, 9,
/*42096*/         OPC_RecordNode, // #8 = $lwe
/*42097*/         OPC_MoveParent,
/*42098*/         OPC_MoveChild, 10,
/*42100*/         OPC_RecordNode, // #9 = $da
/*42101*/         OPC_MoveParent,
/*42102*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42147
/*42105*/           OPC_EmitMergeInputChains1_0,
/*42106*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42109*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42112*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42115*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42118*/           OPC_EmitInteger, MVT::i1, 0, 
/*42121*/           OPC_EmitInteger, MVT::i1, 0, 
/*42124*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42127*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42130*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42147*/         /*SwitchType*/ 42, MVT::v2f32,// ->42191
/*42149*/           OPC_EmitMergeInputChains1_0,
/*42150*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42153*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42156*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42159*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42162*/           OPC_EmitInteger, MVT::i1, 0, 
/*42165*/           OPC_EmitInteger, MVT::i1, 0, 
/*42168*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42171*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42174*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42191*/         /*SwitchType*/ 42, MVT::v4f32,// ->42235
/*42193*/           OPC_EmitMergeInputChains1_0,
/*42194*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42197*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42200*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42203*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42206*/           OPC_EmitInteger, MVT::i1, 0, 
/*42209*/           OPC_EmitInteger, MVT::i1, 0, 
/*42212*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42215*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42218*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42235*/         0, // EndSwitchType
/*42236*/       /*Scope*/ 27|128,1/*155*/, /*->42393*/
/*42238*/         OPC_CheckChild2Type, MVT::v8f32,
/*42240*/         OPC_RecordChild3, // #2 = $rsrc
/*42241*/         OPC_CheckChild3Type, MVT::v8i32,
/*42243*/         OPC_RecordChild4, // #3 = $sampler
/*42244*/         OPC_RecordChild5, // #4 = $dmask
/*42245*/         OPC_RecordChild6, // #5 = $unorm
/*42246*/         OPC_RecordChild7, // #6 = $glc
/*42247*/         OPC_MoveChild, 8,
/*42249*/         OPC_RecordNode, // #7 = $slc
/*42250*/         OPC_MoveParent,
/*42251*/         OPC_MoveChild, 9,
/*42253*/         OPC_RecordNode, // #8 = $lwe
/*42254*/         OPC_MoveParent,
/*42255*/         OPC_MoveChild, 10,
/*42257*/         OPC_RecordNode, // #9 = $da
/*42258*/         OPC_MoveParent,
/*42259*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42304
/*42262*/           OPC_EmitMergeInputChains1_0,
/*42263*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42266*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42269*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42272*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42275*/           OPC_EmitInteger, MVT::i1, 0, 
/*42278*/           OPC_EmitInteger, MVT::i1, 0, 
/*42281*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42284*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42287*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42304*/         /*SwitchType*/ 42, MVT::v2f32,// ->42348
/*42306*/           OPC_EmitMergeInputChains1_0,
/*42307*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42310*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42313*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42316*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42319*/           OPC_EmitInteger, MVT::i1, 0, 
/*42322*/           OPC_EmitInteger, MVT::i1, 0, 
/*42325*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42328*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42331*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42348*/         /*SwitchType*/ 42, MVT::v4f32,// ->42392
/*42350*/           OPC_EmitMergeInputChains1_0,
/*42351*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42354*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42357*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42360*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42363*/           OPC_EmitInteger, MVT::i1, 0, 
/*42366*/           OPC_EmitInteger, MVT::i1, 0, 
/*42369*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42372*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42375*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42392*/         0, // EndSwitchType
/*42393*/       /*Scope*/ 27|128,1/*155*/, /*->42550*/
/*42395*/         OPC_CheckChild2Type, MVT::v16f32,
/*42397*/         OPC_RecordChild3, // #2 = $rsrc
/*42398*/         OPC_CheckChild3Type, MVT::v8i32,
/*42400*/         OPC_RecordChild4, // #3 = $sampler
/*42401*/         OPC_RecordChild5, // #4 = $dmask
/*42402*/         OPC_RecordChild6, // #5 = $unorm
/*42403*/         OPC_RecordChild7, // #6 = $glc
/*42404*/         OPC_MoveChild, 8,
/*42406*/         OPC_RecordNode, // #7 = $slc
/*42407*/         OPC_MoveParent,
/*42408*/         OPC_MoveChild, 9,
/*42410*/         OPC_RecordNode, // #8 = $lwe
/*42411*/         OPC_MoveParent,
/*42412*/         OPC_MoveChild, 10,
/*42414*/         OPC_RecordNode, // #9 = $da
/*42415*/         OPC_MoveParent,
/*42416*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42461
/*42419*/           OPC_EmitMergeInputChains1_0,
/*42420*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42423*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42426*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42429*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42432*/           OPC_EmitInteger, MVT::i1, 0, 
/*42435*/           OPC_EmitInteger, MVT::i1, 0, 
/*42438*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42441*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42444*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42461*/         /*SwitchType*/ 42, MVT::v2f32,// ->42505
/*42463*/           OPC_EmitMergeInputChains1_0,
/*42464*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42467*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42470*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42473*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42476*/           OPC_EmitInteger, MVT::i1, 0, 
/*42479*/           OPC_EmitInteger, MVT::i1, 0, 
/*42482*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42485*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42505*/         /*SwitchType*/ 42, MVT::v4f32,// ->42549
/*42507*/           OPC_EmitMergeInputChains1_0,
/*42508*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42511*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42514*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42517*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42520*/           OPC_EmitInteger, MVT::i1, 0, 
/*42523*/           OPC_EmitInteger, MVT::i1, 0, 
/*42526*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42529*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42532*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 431:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42549*/         0, // EndSwitchType
/*42550*/       0, /*End of Scope*/
/*42551*/     /*Scope*/ 23|128,6/*791*/, /*->43344*/
/*42553*/       OPC_CheckChild1Integer, 48|128,3/*432*/, 
/*42556*/       OPC_RecordChild2, // #1 = $addr
/*42557*/       OPC_Scope, 27|128,1/*155*/, /*->42715*/ // 5 children in Scope
/*42560*/         OPC_CheckChild2Type, MVT::f32,
/*42562*/         OPC_RecordChild3, // #2 = $rsrc
/*42563*/         OPC_CheckChild3Type, MVT::v8i32,
/*42565*/         OPC_RecordChild4, // #3 = $sampler
/*42566*/         OPC_RecordChild5, // #4 = $dmask
/*42567*/         OPC_RecordChild6, // #5 = $unorm
/*42568*/         OPC_RecordChild7, // #6 = $glc
/*42569*/         OPC_MoveChild, 8,
/*42571*/         OPC_RecordNode, // #7 = $slc
/*42572*/         OPC_MoveParent,
/*42573*/         OPC_MoveChild, 9,
/*42575*/         OPC_RecordNode, // #8 = $lwe
/*42576*/         OPC_MoveParent,
/*42577*/         OPC_MoveChild, 10,
/*42579*/         OPC_RecordNode, // #9 = $da
/*42580*/         OPC_MoveParent,
/*42581*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42626
/*42584*/           OPC_EmitMergeInputChains1_0,
/*42585*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42588*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42591*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42594*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42597*/           OPC_EmitInteger, MVT::i1, 0, 
/*42600*/           OPC_EmitInteger, MVT::i1, 0, 
/*42603*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42606*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42626*/         /*SwitchType*/ 42, MVT::v2f32,// ->42670
/*42628*/           OPC_EmitMergeInputChains1_0,
/*42629*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42632*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42635*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42638*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42641*/           OPC_EmitInteger, MVT::i1, 0, 
/*42644*/           OPC_EmitInteger, MVT::i1, 0, 
/*42647*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42650*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42653*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42670*/         /*SwitchType*/ 42, MVT::v4f32,// ->42714
/*42672*/           OPC_EmitMergeInputChains1_0,
/*42673*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42676*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42679*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42682*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42685*/           OPC_EmitInteger, MVT::i1, 0, 
/*42688*/           OPC_EmitInteger, MVT::i1, 0, 
/*42691*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42694*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42697*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42714*/         0, // EndSwitchType
/*42715*/       /*Scope*/ 27|128,1/*155*/, /*->42872*/
/*42717*/         OPC_CheckChild2Type, MVT::v2f32,
/*42719*/         OPC_RecordChild3, // #2 = $rsrc
/*42720*/         OPC_CheckChild3Type, MVT::v8i32,
/*42722*/         OPC_RecordChild4, // #3 = $sampler
/*42723*/         OPC_RecordChild5, // #4 = $dmask
/*42724*/         OPC_RecordChild6, // #5 = $unorm
/*42725*/         OPC_RecordChild7, // #6 = $glc
/*42726*/         OPC_MoveChild, 8,
/*42728*/         OPC_RecordNode, // #7 = $slc
/*42729*/         OPC_MoveParent,
/*42730*/         OPC_MoveChild, 9,
/*42732*/         OPC_RecordNode, // #8 = $lwe
/*42733*/         OPC_MoveParent,
/*42734*/         OPC_MoveChild, 10,
/*42736*/         OPC_RecordNode, // #9 = $da
/*42737*/         OPC_MoveParent,
/*42738*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42783
/*42741*/           OPC_EmitMergeInputChains1_0,
/*42742*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42745*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42748*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42751*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42754*/           OPC_EmitInteger, MVT::i1, 0, 
/*42757*/           OPC_EmitInteger, MVT::i1, 0, 
/*42760*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42763*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42766*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42783*/         /*SwitchType*/ 42, MVT::v2f32,// ->42827
/*42785*/           OPC_EmitMergeInputChains1_0,
/*42786*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42789*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42792*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42795*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42798*/           OPC_EmitInteger, MVT::i1, 0, 
/*42801*/           OPC_EmitInteger, MVT::i1, 0, 
/*42804*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42807*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42810*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42827*/         /*SwitchType*/ 42, MVT::v4f32,// ->42871
/*42829*/           OPC_EmitMergeInputChains1_0,
/*42830*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42833*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42836*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42839*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42842*/           OPC_EmitInteger, MVT::i1, 0, 
/*42845*/           OPC_EmitInteger, MVT::i1, 0, 
/*42848*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42851*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42854*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42871*/         0, // EndSwitchType
/*42872*/       /*Scope*/ 27|128,1/*155*/, /*->43029*/
/*42874*/         OPC_CheckChild2Type, MVT::v4f32,
/*42876*/         OPC_RecordChild3, // #2 = $rsrc
/*42877*/         OPC_CheckChild3Type, MVT::v8i32,
/*42879*/         OPC_RecordChild4, // #3 = $sampler
/*42880*/         OPC_RecordChild5, // #4 = $dmask
/*42881*/         OPC_RecordChild6, // #5 = $unorm
/*42882*/         OPC_RecordChild7, // #6 = $glc
/*42883*/         OPC_MoveChild, 8,
/*42885*/         OPC_RecordNode, // #7 = $slc
/*42886*/         OPC_MoveParent,
/*42887*/         OPC_MoveChild, 9,
/*42889*/         OPC_RecordNode, // #8 = $lwe
/*42890*/         OPC_MoveParent,
/*42891*/         OPC_MoveChild, 10,
/*42893*/         OPC_RecordNode, // #9 = $da
/*42894*/         OPC_MoveParent,
/*42895*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->42940
/*42898*/           OPC_EmitMergeInputChains1_0,
/*42899*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42902*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42905*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42908*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42911*/           OPC_EmitInteger, MVT::i1, 0, 
/*42914*/           OPC_EmitInteger, MVT::i1, 0, 
/*42917*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42920*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42923*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42940*/         /*SwitchType*/ 42, MVT::v2f32,// ->42984
/*42942*/           OPC_EmitMergeInputChains1_0,
/*42943*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42946*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42949*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42952*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42955*/           OPC_EmitInteger, MVT::i1, 0, 
/*42958*/           OPC_EmitInteger, MVT::i1, 0, 
/*42961*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42964*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42967*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*42984*/         /*SwitchType*/ 42, MVT::v4f32,// ->43028
/*42986*/           OPC_EmitMergeInputChains1_0,
/*42987*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*42990*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42993*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42996*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42999*/           OPC_EmitInteger, MVT::i1, 0, 
/*43002*/           OPC_EmitInteger, MVT::i1, 0, 
/*43005*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43008*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43011*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43028*/         0, // EndSwitchType
/*43029*/       /*Scope*/ 27|128,1/*155*/, /*->43186*/
/*43031*/         OPC_CheckChild2Type, MVT::v8f32,
/*43033*/         OPC_RecordChild3, // #2 = $rsrc
/*43034*/         OPC_CheckChild3Type, MVT::v8i32,
/*43036*/         OPC_RecordChild4, // #3 = $sampler
/*43037*/         OPC_RecordChild5, // #4 = $dmask
/*43038*/         OPC_RecordChild6, // #5 = $unorm
/*43039*/         OPC_RecordChild7, // #6 = $glc
/*43040*/         OPC_MoveChild, 8,
/*43042*/         OPC_RecordNode, // #7 = $slc
/*43043*/         OPC_MoveParent,
/*43044*/         OPC_MoveChild, 9,
/*43046*/         OPC_RecordNode, // #8 = $lwe
/*43047*/         OPC_MoveParent,
/*43048*/         OPC_MoveChild, 10,
/*43050*/         OPC_RecordNode, // #9 = $da
/*43051*/         OPC_MoveParent,
/*43052*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43097
/*43055*/           OPC_EmitMergeInputChains1_0,
/*43056*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43059*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43062*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43065*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43068*/           OPC_EmitInteger, MVT::i1, 0, 
/*43071*/           OPC_EmitInteger, MVT::i1, 0, 
/*43074*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43077*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43080*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43097*/         /*SwitchType*/ 42, MVT::v2f32,// ->43141
/*43099*/           OPC_EmitMergeInputChains1_0,
/*43100*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43103*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43106*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43109*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43112*/           OPC_EmitInteger, MVT::i1, 0, 
/*43115*/           OPC_EmitInteger, MVT::i1, 0, 
/*43118*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43121*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43124*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43141*/         /*SwitchType*/ 42, MVT::v4f32,// ->43185
/*43143*/           OPC_EmitMergeInputChains1_0,
/*43144*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43147*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43150*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43153*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43156*/           OPC_EmitInteger, MVT::i1, 0, 
/*43159*/           OPC_EmitInteger, MVT::i1, 0, 
/*43162*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43165*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43168*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43185*/         0, // EndSwitchType
/*43186*/       /*Scope*/ 27|128,1/*155*/, /*->43343*/
/*43188*/         OPC_CheckChild2Type, MVT::v16f32,
/*43190*/         OPC_RecordChild3, // #2 = $rsrc
/*43191*/         OPC_CheckChild3Type, MVT::v8i32,
/*43193*/         OPC_RecordChild4, // #3 = $sampler
/*43194*/         OPC_RecordChild5, // #4 = $dmask
/*43195*/         OPC_RecordChild6, // #5 = $unorm
/*43196*/         OPC_RecordChild7, // #6 = $glc
/*43197*/         OPC_MoveChild, 8,
/*43199*/         OPC_RecordNode, // #7 = $slc
/*43200*/         OPC_MoveParent,
/*43201*/         OPC_MoveChild, 9,
/*43203*/         OPC_RecordNode, // #8 = $lwe
/*43204*/         OPC_MoveParent,
/*43205*/         OPC_MoveChild, 10,
/*43207*/         OPC_RecordNode, // #9 = $da
/*43208*/         OPC_MoveParent,
/*43209*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43254
/*43212*/           OPC_EmitMergeInputChains1_0,
/*43213*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43216*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43219*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43222*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43225*/           OPC_EmitInteger, MVT::i1, 0, 
/*43228*/           OPC_EmitInteger, MVT::i1, 0, 
/*43231*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43234*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43237*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43254*/         /*SwitchType*/ 42, MVT::v2f32,// ->43298
/*43256*/           OPC_EmitMergeInputChains1_0,
/*43257*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43260*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43263*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43266*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43269*/           OPC_EmitInteger, MVT::i1, 0, 
/*43272*/           OPC_EmitInteger, MVT::i1, 0, 
/*43275*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43278*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43298*/         /*SwitchType*/ 42, MVT::v4f32,// ->43342
/*43300*/           OPC_EmitMergeInputChains1_0,
/*43301*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43304*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43307*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43310*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43313*/           OPC_EmitInteger, MVT::i1, 0, 
/*43316*/           OPC_EmitInteger, MVT::i1, 0, 
/*43319*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43322*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43325*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 432:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43342*/         0, // EndSwitchType
/*43343*/       0, /*End of Scope*/
/*43344*/     /*Scope*/ 23|128,6/*791*/, /*->44137*/
/*43346*/       OPC_CheckChild1Integer, 63|128,3/*447*/, 
/*43349*/       OPC_RecordChild2, // #1 = $addr
/*43350*/       OPC_Scope, 27|128,1/*155*/, /*->43508*/ // 5 children in Scope
/*43353*/         OPC_CheckChild2Type, MVT::f32,
/*43355*/         OPC_RecordChild3, // #2 = $rsrc
/*43356*/         OPC_CheckChild3Type, MVT::v8i32,
/*43358*/         OPC_RecordChild4, // #3 = $sampler
/*43359*/         OPC_RecordChild5, // #4 = $dmask
/*43360*/         OPC_RecordChild6, // #5 = $unorm
/*43361*/         OPC_RecordChild7, // #6 = $glc
/*43362*/         OPC_MoveChild, 8,
/*43364*/         OPC_RecordNode, // #7 = $slc
/*43365*/         OPC_MoveParent,
/*43366*/         OPC_MoveChild, 9,
/*43368*/         OPC_RecordNode, // #8 = $lwe
/*43369*/         OPC_MoveParent,
/*43370*/         OPC_MoveChild, 10,
/*43372*/         OPC_RecordNode, // #9 = $da
/*43373*/         OPC_MoveParent,
/*43374*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43419
/*43377*/           OPC_EmitMergeInputChains1_0,
/*43378*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43381*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43384*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43387*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43390*/           OPC_EmitInteger, MVT::i1, 0, 
/*43393*/           OPC_EmitInteger, MVT::i1, 0, 
/*43396*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43399*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43402*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43419*/         /*SwitchType*/ 42, MVT::v2f32,// ->43463
/*43421*/           OPC_EmitMergeInputChains1_0,
/*43422*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43425*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43428*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43431*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43434*/           OPC_EmitInteger, MVT::i1, 0, 
/*43437*/           OPC_EmitInteger, MVT::i1, 0, 
/*43440*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43443*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43446*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43463*/         /*SwitchType*/ 42, MVT::v4f32,// ->43507
/*43465*/           OPC_EmitMergeInputChains1_0,
/*43466*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43469*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43472*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43475*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43478*/           OPC_EmitInteger, MVT::i1, 0, 
/*43481*/           OPC_EmitInteger, MVT::i1, 0, 
/*43484*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43487*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43507*/         0, // EndSwitchType
/*43508*/       /*Scope*/ 27|128,1/*155*/, /*->43665*/
/*43510*/         OPC_CheckChild2Type, MVT::v2f32,
/*43512*/         OPC_RecordChild3, // #2 = $rsrc
/*43513*/         OPC_CheckChild3Type, MVT::v8i32,
/*43515*/         OPC_RecordChild4, // #3 = $sampler
/*43516*/         OPC_RecordChild5, // #4 = $dmask
/*43517*/         OPC_RecordChild6, // #5 = $unorm
/*43518*/         OPC_RecordChild7, // #6 = $glc
/*43519*/         OPC_MoveChild, 8,
/*43521*/         OPC_RecordNode, // #7 = $slc
/*43522*/         OPC_MoveParent,
/*43523*/         OPC_MoveChild, 9,
/*43525*/         OPC_RecordNode, // #8 = $lwe
/*43526*/         OPC_MoveParent,
/*43527*/         OPC_MoveChild, 10,
/*43529*/         OPC_RecordNode, // #9 = $da
/*43530*/         OPC_MoveParent,
/*43531*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43576
/*43534*/           OPC_EmitMergeInputChains1_0,
/*43535*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43538*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43541*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43544*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43547*/           OPC_EmitInteger, MVT::i1, 0, 
/*43550*/           OPC_EmitInteger, MVT::i1, 0, 
/*43553*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43556*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43559*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43576*/         /*SwitchType*/ 42, MVT::v2f32,// ->43620
/*43578*/           OPC_EmitMergeInputChains1_0,
/*43579*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43582*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43585*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43588*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43591*/           OPC_EmitInteger, MVT::i1, 0, 
/*43594*/           OPC_EmitInteger, MVT::i1, 0, 
/*43597*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43600*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43603*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43620*/         /*SwitchType*/ 42, MVT::v4f32,// ->43664
/*43622*/           OPC_EmitMergeInputChains1_0,
/*43623*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43626*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43629*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43632*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43635*/           OPC_EmitInteger, MVT::i1, 0, 
/*43638*/           OPC_EmitInteger, MVT::i1, 0, 
/*43641*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43644*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43664*/         0, // EndSwitchType
/*43665*/       /*Scope*/ 27|128,1/*155*/, /*->43822*/
/*43667*/         OPC_CheckChild2Type, MVT::v4f32,
/*43669*/         OPC_RecordChild3, // #2 = $rsrc
/*43670*/         OPC_CheckChild3Type, MVT::v8i32,
/*43672*/         OPC_RecordChild4, // #3 = $sampler
/*43673*/         OPC_RecordChild5, // #4 = $dmask
/*43674*/         OPC_RecordChild6, // #5 = $unorm
/*43675*/         OPC_RecordChild7, // #6 = $glc
/*43676*/         OPC_MoveChild, 8,
/*43678*/         OPC_RecordNode, // #7 = $slc
/*43679*/         OPC_MoveParent,
/*43680*/         OPC_MoveChild, 9,
/*43682*/         OPC_RecordNode, // #8 = $lwe
/*43683*/         OPC_MoveParent,
/*43684*/         OPC_MoveChild, 10,
/*43686*/         OPC_RecordNode, // #9 = $da
/*43687*/         OPC_MoveParent,
/*43688*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43733
/*43691*/           OPC_EmitMergeInputChains1_0,
/*43692*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43695*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43698*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43701*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43704*/           OPC_EmitInteger, MVT::i1, 0, 
/*43707*/           OPC_EmitInteger, MVT::i1, 0, 
/*43710*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43713*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43716*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43733*/         /*SwitchType*/ 42, MVT::v2f32,// ->43777
/*43735*/           OPC_EmitMergeInputChains1_0,
/*43736*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43739*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43742*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43745*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43748*/           OPC_EmitInteger, MVT::i1, 0, 
/*43751*/           OPC_EmitInteger, MVT::i1, 0, 
/*43754*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43757*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43760*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43777*/         /*SwitchType*/ 42, MVT::v4f32,// ->43821
/*43779*/           OPC_EmitMergeInputChains1_0,
/*43780*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43783*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43786*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43789*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43792*/           OPC_EmitInteger, MVT::i1, 0, 
/*43795*/           OPC_EmitInteger, MVT::i1, 0, 
/*43798*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43801*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43804*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43821*/         0, // EndSwitchType
/*43822*/       /*Scope*/ 27|128,1/*155*/, /*->43979*/
/*43824*/         OPC_CheckChild2Type, MVT::v8f32,
/*43826*/         OPC_RecordChild3, // #2 = $rsrc
/*43827*/         OPC_CheckChild3Type, MVT::v8i32,
/*43829*/         OPC_RecordChild4, // #3 = $sampler
/*43830*/         OPC_RecordChild5, // #4 = $dmask
/*43831*/         OPC_RecordChild6, // #5 = $unorm
/*43832*/         OPC_RecordChild7, // #6 = $glc
/*43833*/         OPC_MoveChild, 8,
/*43835*/         OPC_RecordNode, // #7 = $slc
/*43836*/         OPC_MoveParent,
/*43837*/         OPC_MoveChild, 9,
/*43839*/         OPC_RecordNode, // #8 = $lwe
/*43840*/         OPC_MoveParent,
/*43841*/         OPC_MoveChild, 10,
/*43843*/         OPC_RecordNode, // #9 = $da
/*43844*/         OPC_MoveParent,
/*43845*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->43890
/*43848*/           OPC_EmitMergeInputChains1_0,
/*43849*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43852*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43855*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43858*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43861*/           OPC_EmitInteger, MVT::i1, 0, 
/*43864*/           OPC_EmitInteger, MVT::i1, 0, 
/*43867*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43870*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43873*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43890*/         /*SwitchType*/ 42, MVT::v2f32,// ->43934
/*43892*/           OPC_EmitMergeInputChains1_0,
/*43893*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43896*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43899*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43902*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43905*/           OPC_EmitInteger, MVT::i1, 0, 
/*43908*/           OPC_EmitInteger, MVT::i1, 0, 
/*43911*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43914*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43917*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43934*/         /*SwitchType*/ 42, MVT::v4f32,// ->43978
/*43936*/           OPC_EmitMergeInputChains1_0,
/*43937*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*43940*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*43943*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*43946*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*43949*/           OPC_EmitInteger, MVT::i1, 0, 
/*43952*/           OPC_EmitInteger, MVT::i1, 0, 
/*43955*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*43958*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*43961*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*43978*/         0, // EndSwitchType
/*43979*/       /*Scope*/ 27|128,1/*155*/, /*->44136*/
/*43981*/         OPC_CheckChild2Type, MVT::v16f32,
/*43983*/         OPC_RecordChild3, // #2 = $rsrc
/*43984*/         OPC_CheckChild3Type, MVT::v8i32,
/*43986*/         OPC_RecordChild4, // #3 = $sampler
/*43987*/         OPC_RecordChild5, // #4 = $dmask
/*43988*/         OPC_RecordChild6, // #5 = $unorm
/*43989*/         OPC_RecordChild7, // #6 = $glc
/*43990*/         OPC_MoveChild, 8,
/*43992*/         OPC_RecordNode, // #7 = $slc
/*43993*/         OPC_MoveParent,
/*43994*/         OPC_MoveChild, 9,
/*43996*/         OPC_RecordNode, // #8 = $lwe
/*43997*/         OPC_MoveParent,
/*43998*/         OPC_MoveChild, 10,
/*44000*/         OPC_RecordNode, // #9 = $da
/*44001*/         OPC_MoveParent,
/*44002*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44047
/*44005*/           OPC_EmitMergeInputChains1_0,
/*44006*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44009*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44012*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44015*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44018*/           OPC_EmitInteger, MVT::i1, 0, 
/*44021*/           OPC_EmitInteger, MVT::i1, 0, 
/*44024*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44027*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44030*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44047*/         /*SwitchType*/ 42, MVT::v2f32,// ->44091
/*44049*/           OPC_EmitMergeInputChains1_0,
/*44050*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44053*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44056*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44059*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44062*/           OPC_EmitInteger, MVT::i1, 0, 
/*44065*/           OPC_EmitInteger, MVT::i1, 0, 
/*44068*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44071*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44074*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44091*/         /*SwitchType*/ 42, MVT::v4f32,// ->44135
/*44093*/           OPC_EmitMergeInputChains1_0,
/*44094*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44097*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44100*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44103*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44106*/           OPC_EmitInteger, MVT::i1, 0, 
/*44109*/           OPC_EmitInteger, MVT::i1, 0, 
/*44112*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44115*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 447:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44135*/         0, // EndSwitchType
/*44136*/       0, /*End of Scope*/
/*44137*/     /*Scope*/ 23|128,6/*791*/, /*->44930*/
/*44139*/       OPC_CheckChild1Integer, 51|128,3/*435*/, 
/*44142*/       OPC_RecordChild2, // #1 = $addr
/*44143*/       OPC_Scope, 27|128,1/*155*/, /*->44301*/ // 5 children in Scope
/*44146*/         OPC_CheckChild2Type, MVT::f32,
/*44148*/         OPC_RecordChild3, // #2 = $rsrc
/*44149*/         OPC_CheckChild3Type, MVT::v8i32,
/*44151*/         OPC_RecordChild4, // #3 = $sampler
/*44152*/         OPC_RecordChild5, // #4 = $dmask
/*44153*/         OPC_RecordChild6, // #5 = $unorm
/*44154*/         OPC_RecordChild7, // #6 = $glc
/*44155*/         OPC_MoveChild, 8,
/*44157*/         OPC_RecordNode, // #7 = $slc
/*44158*/         OPC_MoveParent,
/*44159*/         OPC_MoveChild, 9,
/*44161*/         OPC_RecordNode, // #8 = $lwe
/*44162*/         OPC_MoveParent,
/*44163*/         OPC_MoveChild, 10,
/*44165*/         OPC_RecordNode, // #9 = $da
/*44166*/         OPC_MoveParent,
/*44167*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44212
/*44170*/           OPC_EmitMergeInputChains1_0,
/*44171*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44174*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44177*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44180*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44183*/           OPC_EmitInteger, MVT::i1, 0, 
/*44186*/           OPC_EmitInteger, MVT::i1, 0, 
/*44189*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44192*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44195*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44212*/         /*SwitchType*/ 42, MVT::v2f32,// ->44256
/*44214*/           OPC_EmitMergeInputChains1_0,
/*44215*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44218*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44221*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44224*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44227*/           OPC_EmitInteger, MVT::i1, 0, 
/*44230*/           OPC_EmitInteger, MVT::i1, 0, 
/*44233*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44236*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44239*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44256*/         /*SwitchType*/ 42, MVT::v4f32,// ->44300
/*44258*/           OPC_EmitMergeInputChains1_0,
/*44259*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44262*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44265*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44268*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44271*/           OPC_EmitInteger, MVT::i1, 0, 
/*44274*/           OPC_EmitInteger, MVT::i1, 0, 
/*44277*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44280*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44283*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44300*/         0, // EndSwitchType
/*44301*/       /*Scope*/ 27|128,1/*155*/, /*->44458*/
/*44303*/         OPC_CheckChild2Type, MVT::v2f32,
/*44305*/         OPC_RecordChild3, // #2 = $rsrc
/*44306*/         OPC_CheckChild3Type, MVT::v8i32,
/*44308*/         OPC_RecordChild4, // #3 = $sampler
/*44309*/         OPC_RecordChild5, // #4 = $dmask
/*44310*/         OPC_RecordChild6, // #5 = $unorm
/*44311*/         OPC_RecordChild7, // #6 = $glc
/*44312*/         OPC_MoveChild, 8,
/*44314*/         OPC_RecordNode, // #7 = $slc
/*44315*/         OPC_MoveParent,
/*44316*/         OPC_MoveChild, 9,
/*44318*/         OPC_RecordNode, // #8 = $lwe
/*44319*/         OPC_MoveParent,
/*44320*/         OPC_MoveChild, 10,
/*44322*/         OPC_RecordNode, // #9 = $da
/*44323*/         OPC_MoveParent,
/*44324*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44369
/*44327*/           OPC_EmitMergeInputChains1_0,
/*44328*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44331*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44334*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44337*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44340*/           OPC_EmitInteger, MVT::i1, 0, 
/*44343*/           OPC_EmitInteger, MVT::i1, 0, 
/*44346*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44349*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44352*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44369*/         /*SwitchType*/ 42, MVT::v2f32,// ->44413
/*44371*/           OPC_EmitMergeInputChains1_0,
/*44372*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44375*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44378*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44381*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44384*/           OPC_EmitInteger, MVT::i1, 0, 
/*44387*/           OPC_EmitInteger, MVT::i1, 0, 
/*44390*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44393*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44396*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44413*/         /*SwitchType*/ 42, MVT::v4f32,// ->44457
/*44415*/           OPC_EmitMergeInputChains1_0,
/*44416*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44419*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44422*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44425*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44428*/           OPC_EmitInteger, MVT::i1, 0, 
/*44431*/           OPC_EmitInteger, MVT::i1, 0, 
/*44434*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44437*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44440*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44457*/         0, // EndSwitchType
/*44458*/       /*Scope*/ 27|128,1/*155*/, /*->44615*/
/*44460*/         OPC_CheckChild2Type, MVT::v4f32,
/*44462*/         OPC_RecordChild3, // #2 = $rsrc
/*44463*/         OPC_CheckChild3Type, MVT::v8i32,
/*44465*/         OPC_RecordChild4, // #3 = $sampler
/*44466*/         OPC_RecordChild5, // #4 = $dmask
/*44467*/         OPC_RecordChild6, // #5 = $unorm
/*44468*/         OPC_RecordChild7, // #6 = $glc
/*44469*/         OPC_MoveChild, 8,
/*44471*/         OPC_RecordNode, // #7 = $slc
/*44472*/         OPC_MoveParent,
/*44473*/         OPC_MoveChild, 9,
/*44475*/         OPC_RecordNode, // #8 = $lwe
/*44476*/         OPC_MoveParent,
/*44477*/         OPC_MoveChild, 10,
/*44479*/         OPC_RecordNode, // #9 = $da
/*44480*/         OPC_MoveParent,
/*44481*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44526
/*44484*/           OPC_EmitMergeInputChains1_0,
/*44485*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44488*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44491*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44494*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44497*/           OPC_EmitInteger, MVT::i1, 0, 
/*44500*/           OPC_EmitInteger, MVT::i1, 0, 
/*44503*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44506*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44509*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44526*/         /*SwitchType*/ 42, MVT::v2f32,// ->44570
/*44528*/           OPC_EmitMergeInputChains1_0,
/*44529*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44532*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44535*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44538*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44541*/           OPC_EmitInteger, MVT::i1, 0, 
/*44544*/           OPC_EmitInteger, MVT::i1, 0, 
/*44547*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44550*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44553*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44570*/         /*SwitchType*/ 42, MVT::v4f32,// ->44614
/*44572*/           OPC_EmitMergeInputChains1_0,
/*44573*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44576*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44579*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44582*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44585*/           OPC_EmitInteger, MVT::i1, 0, 
/*44588*/           OPC_EmitInteger, MVT::i1, 0, 
/*44591*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44594*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44597*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44614*/         0, // EndSwitchType
/*44615*/       /*Scope*/ 27|128,1/*155*/, /*->44772*/
/*44617*/         OPC_CheckChild2Type, MVT::v8f32,
/*44619*/         OPC_RecordChild3, // #2 = $rsrc
/*44620*/         OPC_CheckChild3Type, MVT::v8i32,
/*44622*/         OPC_RecordChild4, // #3 = $sampler
/*44623*/         OPC_RecordChild5, // #4 = $dmask
/*44624*/         OPC_RecordChild6, // #5 = $unorm
/*44625*/         OPC_RecordChild7, // #6 = $glc
/*44626*/         OPC_MoveChild, 8,
/*44628*/         OPC_RecordNode, // #7 = $slc
/*44629*/         OPC_MoveParent,
/*44630*/         OPC_MoveChild, 9,
/*44632*/         OPC_RecordNode, // #8 = $lwe
/*44633*/         OPC_MoveParent,
/*44634*/         OPC_MoveChild, 10,
/*44636*/         OPC_RecordNode, // #9 = $da
/*44637*/         OPC_MoveParent,
/*44638*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44683
/*44641*/           OPC_EmitMergeInputChains1_0,
/*44642*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44645*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44648*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44651*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44654*/           OPC_EmitInteger, MVT::i1, 0, 
/*44657*/           OPC_EmitInteger, MVT::i1, 0, 
/*44660*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44663*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44666*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44683*/         /*SwitchType*/ 42, MVT::v2f32,// ->44727
/*44685*/           OPC_EmitMergeInputChains1_0,
/*44686*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44689*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44692*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44695*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44698*/           OPC_EmitInteger, MVT::i1, 0, 
/*44701*/           OPC_EmitInteger, MVT::i1, 0, 
/*44704*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44707*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44710*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44727*/         /*SwitchType*/ 42, MVT::v4f32,// ->44771
/*44729*/           OPC_EmitMergeInputChains1_0,
/*44730*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44733*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44736*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44739*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44742*/           OPC_EmitInteger, MVT::i1, 0, 
/*44745*/           OPC_EmitInteger, MVT::i1, 0, 
/*44748*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44751*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44754*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44771*/         0, // EndSwitchType
/*44772*/       /*Scope*/ 27|128,1/*155*/, /*->44929*/
/*44774*/         OPC_CheckChild2Type, MVT::v16f32,
/*44776*/         OPC_RecordChild3, // #2 = $rsrc
/*44777*/         OPC_CheckChild3Type, MVT::v8i32,
/*44779*/         OPC_RecordChild4, // #3 = $sampler
/*44780*/         OPC_RecordChild5, // #4 = $dmask
/*44781*/         OPC_RecordChild6, // #5 = $unorm
/*44782*/         OPC_RecordChild7, // #6 = $glc
/*44783*/         OPC_MoveChild, 8,
/*44785*/         OPC_RecordNode, // #7 = $slc
/*44786*/         OPC_MoveParent,
/*44787*/         OPC_MoveChild, 9,
/*44789*/         OPC_RecordNode, // #8 = $lwe
/*44790*/         OPC_MoveParent,
/*44791*/         OPC_MoveChild, 10,
/*44793*/         OPC_RecordNode, // #9 = $da
/*44794*/         OPC_MoveParent,
/*44795*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->44840
/*44798*/           OPC_EmitMergeInputChains1_0,
/*44799*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44802*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44805*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44808*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44811*/           OPC_EmitInteger, MVT::i1, 0, 
/*44814*/           OPC_EmitInteger, MVT::i1, 0, 
/*44817*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44820*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44823*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44840*/         /*SwitchType*/ 42, MVT::v2f32,// ->44884
/*44842*/           OPC_EmitMergeInputChains1_0,
/*44843*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44846*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44849*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44852*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44855*/           OPC_EmitInteger, MVT::i1, 0, 
/*44858*/           OPC_EmitInteger, MVT::i1, 0, 
/*44861*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44864*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44867*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44884*/         /*SwitchType*/ 42, MVT::v4f32,// ->44928
/*44886*/           OPC_EmitMergeInputChains1_0,
/*44887*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44890*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44893*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44896*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44899*/           OPC_EmitInteger, MVT::i1, 0, 
/*44902*/           OPC_EmitInteger, MVT::i1, 0, 
/*44905*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44908*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44911*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 435:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*44928*/         0, // EndSwitchType
/*44929*/       0, /*End of Scope*/
/*44930*/     /*Scope*/ 23|128,6/*791*/, /*->45723*/
/*44932*/       OPC_CheckChild1Integer, 52|128,3/*436*/, 
/*44935*/       OPC_RecordChild2, // #1 = $addr
/*44936*/       OPC_Scope, 27|128,1/*155*/, /*->45094*/ // 5 children in Scope
/*44939*/         OPC_CheckChild2Type, MVT::f32,
/*44941*/         OPC_RecordChild3, // #2 = $rsrc
/*44942*/         OPC_CheckChild3Type, MVT::v8i32,
/*44944*/         OPC_RecordChild4, // #3 = $sampler
/*44945*/         OPC_RecordChild5, // #4 = $dmask
/*44946*/         OPC_RecordChild6, // #5 = $unorm
/*44947*/         OPC_RecordChild7, // #6 = $glc
/*44948*/         OPC_MoveChild, 8,
/*44950*/         OPC_RecordNode, // #7 = $slc
/*44951*/         OPC_MoveParent,
/*44952*/         OPC_MoveChild, 9,
/*44954*/         OPC_RecordNode, // #8 = $lwe
/*44955*/         OPC_MoveParent,
/*44956*/         OPC_MoveChild, 10,
/*44958*/         OPC_RecordNode, // #9 = $da
/*44959*/         OPC_MoveParent,
/*44960*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45005
/*44963*/           OPC_EmitMergeInputChains1_0,
/*44964*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*44967*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*44970*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*44973*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*44976*/           OPC_EmitInteger, MVT::i1, 0, 
/*44979*/           OPC_EmitInteger, MVT::i1, 0, 
/*44982*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*44985*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*44988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45005*/         /*SwitchType*/ 42, MVT::v2f32,// ->45049
/*45007*/           OPC_EmitMergeInputChains1_0,
/*45008*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45011*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45014*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45017*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45020*/           OPC_EmitInteger, MVT::i1, 0, 
/*45023*/           OPC_EmitInteger, MVT::i1, 0, 
/*45026*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45029*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45032*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45049*/         /*SwitchType*/ 42, MVT::v4f32,// ->45093
/*45051*/           OPC_EmitMergeInputChains1_0,
/*45052*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45055*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45058*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45061*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45064*/           OPC_EmitInteger, MVT::i1, 0, 
/*45067*/           OPC_EmitInteger, MVT::i1, 0, 
/*45070*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45073*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45093*/         0, // EndSwitchType
/*45094*/       /*Scope*/ 27|128,1/*155*/, /*->45251*/
/*45096*/         OPC_CheckChild2Type, MVT::v2f32,
/*45098*/         OPC_RecordChild3, // #2 = $rsrc
/*45099*/         OPC_CheckChild3Type, MVT::v8i32,
/*45101*/         OPC_RecordChild4, // #3 = $sampler
/*45102*/         OPC_RecordChild5, // #4 = $dmask
/*45103*/         OPC_RecordChild6, // #5 = $unorm
/*45104*/         OPC_RecordChild7, // #6 = $glc
/*45105*/         OPC_MoveChild, 8,
/*45107*/         OPC_RecordNode, // #7 = $slc
/*45108*/         OPC_MoveParent,
/*45109*/         OPC_MoveChild, 9,
/*45111*/         OPC_RecordNode, // #8 = $lwe
/*45112*/         OPC_MoveParent,
/*45113*/         OPC_MoveChild, 10,
/*45115*/         OPC_RecordNode, // #9 = $da
/*45116*/         OPC_MoveParent,
/*45117*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45162
/*45120*/           OPC_EmitMergeInputChains1_0,
/*45121*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45124*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45127*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45130*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45133*/           OPC_EmitInteger, MVT::i1, 0, 
/*45136*/           OPC_EmitInteger, MVT::i1, 0, 
/*45139*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45142*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45145*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45162*/         /*SwitchType*/ 42, MVT::v2f32,// ->45206
/*45164*/           OPC_EmitMergeInputChains1_0,
/*45165*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45168*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45171*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45174*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45177*/           OPC_EmitInteger, MVT::i1, 0, 
/*45180*/           OPC_EmitInteger, MVT::i1, 0, 
/*45183*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45186*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45189*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45206*/         /*SwitchType*/ 42, MVT::v4f32,// ->45250
/*45208*/           OPC_EmitMergeInputChains1_0,
/*45209*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45212*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45215*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45218*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45221*/           OPC_EmitInteger, MVT::i1, 0, 
/*45224*/           OPC_EmitInteger, MVT::i1, 0, 
/*45227*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45230*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45233*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45250*/         0, // EndSwitchType
/*45251*/       /*Scope*/ 27|128,1/*155*/, /*->45408*/
/*45253*/         OPC_CheckChild2Type, MVT::v4f32,
/*45255*/         OPC_RecordChild3, // #2 = $rsrc
/*45256*/         OPC_CheckChild3Type, MVT::v8i32,
/*45258*/         OPC_RecordChild4, // #3 = $sampler
/*45259*/         OPC_RecordChild5, // #4 = $dmask
/*45260*/         OPC_RecordChild6, // #5 = $unorm
/*45261*/         OPC_RecordChild7, // #6 = $glc
/*45262*/         OPC_MoveChild, 8,
/*45264*/         OPC_RecordNode, // #7 = $slc
/*45265*/         OPC_MoveParent,
/*45266*/         OPC_MoveChild, 9,
/*45268*/         OPC_RecordNode, // #8 = $lwe
/*45269*/         OPC_MoveParent,
/*45270*/         OPC_MoveChild, 10,
/*45272*/         OPC_RecordNode, // #9 = $da
/*45273*/         OPC_MoveParent,
/*45274*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45319
/*45277*/           OPC_EmitMergeInputChains1_0,
/*45278*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45281*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45284*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45287*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45290*/           OPC_EmitInteger, MVT::i1, 0, 
/*45293*/           OPC_EmitInteger, MVT::i1, 0, 
/*45296*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45299*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45302*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45319*/         /*SwitchType*/ 42, MVT::v2f32,// ->45363
/*45321*/           OPC_EmitMergeInputChains1_0,
/*45322*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45325*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45328*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45331*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45334*/           OPC_EmitInteger, MVT::i1, 0, 
/*45337*/           OPC_EmitInteger, MVT::i1, 0, 
/*45340*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45343*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45346*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45363*/         /*SwitchType*/ 42, MVT::v4f32,// ->45407
/*45365*/           OPC_EmitMergeInputChains1_0,
/*45366*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45369*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45372*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45375*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45378*/           OPC_EmitInteger, MVT::i1, 0, 
/*45381*/           OPC_EmitInteger, MVT::i1, 0, 
/*45384*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45387*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45390*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45407*/         0, // EndSwitchType
/*45408*/       /*Scope*/ 27|128,1/*155*/, /*->45565*/
/*45410*/         OPC_CheckChild2Type, MVT::v8f32,
/*45412*/         OPC_RecordChild3, // #2 = $rsrc
/*45413*/         OPC_CheckChild3Type, MVT::v8i32,
/*45415*/         OPC_RecordChild4, // #3 = $sampler
/*45416*/         OPC_RecordChild5, // #4 = $dmask
/*45417*/         OPC_RecordChild6, // #5 = $unorm
/*45418*/         OPC_RecordChild7, // #6 = $glc
/*45419*/         OPC_MoveChild, 8,
/*45421*/         OPC_RecordNode, // #7 = $slc
/*45422*/         OPC_MoveParent,
/*45423*/         OPC_MoveChild, 9,
/*45425*/         OPC_RecordNode, // #8 = $lwe
/*45426*/         OPC_MoveParent,
/*45427*/         OPC_MoveChild, 10,
/*45429*/         OPC_RecordNode, // #9 = $da
/*45430*/         OPC_MoveParent,
/*45431*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45476
/*45434*/           OPC_EmitMergeInputChains1_0,
/*45435*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45438*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45441*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45444*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45447*/           OPC_EmitInteger, MVT::i1, 0, 
/*45450*/           OPC_EmitInteger, MVT::i1, 0, 
/*45453*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45456*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45459*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45476*/         /*SwitchType*/ 42, MVT::v2f32,// ->45520
/*45478*/           OPC_EmitMergeInputChains1_0,
/*45479*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45482*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45485*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45488*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45491*/           OPC_EmitInteger, MVT::i1, 0, 
/*45494*/           OPC_EmitInteger, MVT::i1, 0, 
/*45497*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45500*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45503*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45520*/         /*SwitchType*/ 42, MVT::v4f32,// ->45564
/*45522*/           OPC_EmitMergeInputChains1_0,
/*45523*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45526*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45529*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45532*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45535*/           OPC_EmitInteger, MVT::i1, 0, 
/*45538*/           OPC_EmitInteger, MVT::i1, 0, 
/*45541*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45544*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45547*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45564*/         0, // EndSwitchType
/*45565*/       /*Scope*/ 27|128,1/*155*/, /*->45722*/
/*45567*/         OPC_CheckChild2Type, MVT::v16f32,
/*45569*/         OPC_RecordChild3, // #2 = $rsrc
/*45570*/         OPC_CheckChild3Type, MVT::v8i32,
/*45572*/         OPC_RecordChild4, // #3 = $sampler
/*45573*/         OPC_RecordChild5, // #4 = $dmask
/*45574*/         OPC_RecordChild6, // #5 = $unorm
/*45575*/         OPC_RecordChild7, // #6 = $glc
/*45576*/         OPC_MoveChild, 8,
/*45578*/         OPC_RecordNode, // #7 = $slc
/*45579*/         OPC_MoveParent,
/*45580*/         OPC_MoveChild, 9,
/*45582*/         OPC_RecordNode, // #8 = $lwe
/*45583*/         OPC_MoveParent,
/*45584*/         OPC_MoveChild, 10,
/*45586*/         OPC_RecordNode, // #9 = $da
/*45587*/         OPC_MoveParent,
/*45588*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45633
/*45591*/           OPC_EmitMergeInputChains1_0,
/*45592*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45595*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45598*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45601*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45604*/           OPC_EmitInteger, MVT::i1, 0, 
/*45607*/           OPC_EmitInteger, MVT::i1, 0, 
/*45610*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45613*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45616*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45633*/         /*SwitchType*/ 42, MVT::v2f32,// ->45677
/*45635*/           OPC_EmitMergeInputChains1_0,
/*45636*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45639*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45642*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45645*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45648*/           OPC_EmitInteger, MVT::i1, 0, 
/*45651*/           OPC_EmitInteger, MVT::i1, 0, 
/*45654*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45657*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45677*/         /*SwitchType*/ 42, MVT::v4f32,// ->45721
/*45679*/           OPC_EmitMergeInputChains1_0,
/*45680*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45683*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45686*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45689*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45692*/           OPC_EmitInteger, MVT::i1, 0, 
/*45695*/           OPC_EmitInteger, MVT::i1, 0, 
/*45698*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45701*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45704*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 436:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45721*/         0, // EndSwitchType
/*45722*/       0, /*End of Scope*/
/*45723*/     /*Scope*/ 23|128,6/*791*/, /*->46516*/
/*45725*/       OPC_CheckChild1Integer, 80|128,3/*464*/, 
/*45728*/       OPC_RecordChild2, // #1 = $addr
/*45729*/       OPC_Scope, 27|128,1/*155*/, /*->45887*/ // 5 children in Scope
/*45732*/         OPC_CheckChild2Type, MVT::f32,
/*45734*/         OPC_RecordChild3, // #2 = $rsrc
/*45735*/         OPC_CheckChild3Type, MVT::v8i32,
/*45737*/         OPC_RecordChild4, // #3 = $sampler
/*45738*/         OPC_RecordChild5, // #4 = $dmask
/*45739*/         OPC_RecordChild6, // #5 = $unorm
/*45740*/         OPC_RecordChild7, // #6 = $glc
/*45741*/         OPC_MoveChild, 8,
/*45743*/         OPC_RecordNode, // #7 = $slc
/*45744*/         OPC_MoveParent,
/*45745*/         OPC_MoveChild, 9,
/*45747*/         OPC_RecordNode, // #8 = $lwe
/*45748*/         OPC_MoveParent,
/*45749*/         OPC_MoveChild, 10,
/*45751*/         OPC_RecordNode, // #9 = $da
/*45752*/         OPC_MoveParent,
/*45753*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45798
/*45756*/           OPC_EmitMergeInputChains1_0,
/*45757*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45760*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45763*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45766*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45769*/           OPC_EmitInteger, MVT::i1, 0, 
/*45772*/           OPC_EmitInteger, MVT::i1, 0, 
/*45775*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45778*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45781*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45798*/         /*SwitchType*/ 42, MVT::v2f32,// ->45842
/*45800*/           OPC_EmitMergeInputChains1_0,
/*45801*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45804*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45807*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45810*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45813*/           OPC_EmitInteger, MVT::i1, 0, 
/*45816*/           OPC_EmitInteger, MVT::i1, 0, 
/*45819*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45822*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45825*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45842*/         /*SwitchType*/ 42, MVT::v4f32,// ->45886
/*45844*/           OPC_EmitMergeInputChains1_0,
/*45845*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45848*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45851*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45854*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45857*/           OPC_EmitInteger, MVT::i1, 0, 
/*45860*/           OPC_EmitInteger, MVT::i1, 0, 
/*45863*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45866*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45869*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45886*/         0, // EndSwitchType
/*45887*/       /*Scope*/ 27|128,1/*155*/, /*->46044*/
/*45889*/         OPC_CheckChild2Type, MVT::v2f32,
/*45891*/         OPC_RecordChild3, // #2 = $rsrc
/*45892*/         OPC_CheckChild3Type, MVT::v8i32,
/*45894*/         OPC_RecordChild4, // #3 = $sampler
/*45895*/         OPC_RecordChild5, // #4 = $dmask
/*45896*/         OPC_RecordChild6, // #5 = $unorm
/*45897*/         OPC_RecordChild7, // #6 = $glc
/*45898*/         OPC_MoveChild, 8,
/*45900*/         OPC_RecordNode, // #7 = $slc
/*45901*/         OPC_MoveParent,
/*45902*/         OPC_MoveChild, 9,
/*45904*/         OPC_RecordNode, // #8 = $lwe
/*45905*/         OPC_MoveParent,
/*45906*/         OPC_MoveChild, 10,
/*45908*/         OPC_RecordNode, // #9 = $da
/*45909*/         OPC_MoveParent,
/*45910*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->45955
/*45913*/           OPC_EmitMergeInputChains1_0,
/*45914*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45917*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45920*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45923*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45926*/           OPC_EmitInteger, MVT::i1, 0, 
/*45929*/           OPC_EmitInteger, MVT::i1, 0, 
/*45932*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45935*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45938*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45955*/         /*SwitchType*/ 42, MVT::v2f32,// ->45999
/*45957*/           OPC_EmitMergeInputChains1_0,
/*45958*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*45961*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*45964*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*45967*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*45970*/           OPC_EmitInteger, MVT::i1, 0, 
/*45973*/           OPC_EmitInteger, MVT::i1, 0, 
/*45976*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*45979*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*45982*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*45999*/         /*SwitchType*/ 42, MVT::v4f32,// ->46043
/*46001*/           OPC_EmitMergeInputChains1_0,
/*46002*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46005*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46008*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46011*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46014*/           OPC_EmitInteger, MVT::i1, 0, 
/*46017*/           OPC_EmitInteger, MVT::i1, 0, 
/*46020*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46023*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46026*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46043*/         0, // EndSwitchType
/*46044*/       /*Scope*/ 27|128,1/*155*/, /*->46201*/
/*46046*/         OPC_CheckChild2Type, MVT::v4f32,
/*46048*/         OPC_RecordChild3, // #2 = $rsrc
/*46049*/         OPC_CheckChild3Type, MVT::v8i32,
/*46051*/         OPC_RecordChild4, // #3 = $sampler
/*46052*/         OPC_RecordChild5, // #4 = $dmask
/*46053*/         OPC_RecordChild6, // #5 = $unorm
/*46054*/         OPC_RecordChild7, // #6 = $glc
/*46055*/         OPC_MoveChild, 8,
/*46057*/         OPC_RecordNode, // #7 = $slc
/*46058*/         OPC_MoveParent,
/*46059*/         OPC_MoveChild, 9,
/*46061*/         OPC_RecordNode, // #8 = $lwe
/*46062*/         OPC_MoveParent,
/*46063*/         OPC_MoveChild, 10,
/*46065*/         OPC_RecordNode, // #9 = $da
/*46066*/         OPC_MoveParent,
/*46067*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46112
/*46070*/           OPC_EmitMergeInputChains1_0,
/*46071*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46074*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46077*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46080*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46083*/           OPC_EmitInteger, MVT::i1, 0, 
/*46086*/           OPC_EmitInteger, MVT::i1, 0, 
/*46089*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46092*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46095*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46112*/         /*SwitchType*/ 42, MVT::v2f32,// ->46156
/*46114*/           OPC_EmitMergeInputChains1_0,
/*46115*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46118*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46121*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46124*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46127*/           OPC_EmitInteger, MVT::i1, 0, 
/*46130*/           OPC_EmitInteger, MVT::i1, 0, 
/*46133*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46136*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46139*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46156*/         /*SwitchType*/ 42, MVT::v4f32,// ->46200
/*46158*/           OPC_EmitMergeInputChains1_0,
/*46159*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46162*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46165*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46168*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46171*/           OPC_EmitInteger, MVT::i1, 0, 
/*46174*/           OPC_EmitInteger, MVT::i1, 0, 
/*46177*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46180*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46200*/         0, // EndSwitchType
/*46201*/       /*Scope*/ 27|128,1/*155*/, /*->46358*/
/*46203*/         OPC_CheckChild2Type, MVT::v8f32,
/*46205*/         OPC_RecordChild3, // #2 = $rsrc
/*46206*/         OPC_CheckChild3Type, MVT::v8i32,
/*46208*/         OPC_RecordChild4, // #3 = $sampler
/*46209*/         OPC_RecordChild5, // #4 = $dmask
/*46210*/         OPC_RecordChild6, // #5 = $unorm
/*46211*/         OPC_RecordChild7, // #6 = $glc
/*46212*/         OPC_MoveChild, 8,
/*46214*/         OPC_RecordNode, // #7 = $slc
/*46215*/         OPC_MoveParent,
/*46216*/         OPC_MoveChild, 9,
/*46218*/         OPC_RecordNode, // #8 = $lwe
/*46219*/         OPC_MoveParent,
/*46220*/         OPC_MoveChild, 10,
/*46222*/         OPC_RecordNode, // #9 = $da
/*46223*/         OPC_MoveParent,
/*46224*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46269
/*46227*/           OPC_EmitMergeInputChains1_0,
/*46228*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46231*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46234*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46237*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46240*/           OPC_EmitInteger, MVT::i1, 0, 
/*46243*/           OPC_EmitInteger, MVT::i1, 0, 
/*46246*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46249*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46252*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46269*/         /*SwitchType*/ 42, MVT::v2f32,// ->46313
/*46271*/           OPC_EmitMergeInputChains1_0,
/*46272*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46275*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46278*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46281*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46284*/           OPC_EmitInteger, MVT::i1, 0, 
/*46287*/           OPC_EmitInteger, MVT::i1, 0, 
/*46290*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46293*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46296*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46313*/         /*SwitchType*/ 42, MVT::v4f32,// ->46357
/*46315*/           OPC_EmitMergeInputChains1_0,
/*46316*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46319*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46322*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46325*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46328*/           OPC_EmitInteger, MVT::i1, 0, 
/*46331*/           OPC_EmitInteger, MVT::i1, 0, 
/*46334*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46337*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46340*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46357*/         0, // EndSwitchType
/*46358*/       /*Scope*/ 27|128,1/*155*/, /*->46515*/
/*46360*/         OPC_CheckChild2Type, MVT::v16f32,
/*46362*/         OPC_RecordChild3, // #2 = $rsrc
/*46363*/         OPC_CheckChild3Type, MVT::v8i32,
/*46365*/         OPC_RecordChild4, // #3 = $sampler
/*46366*/         OPC_RecordChild5, // #4 = $dmask
/*46367*/         OPC_RecordChild6, // #5 = $unorm
/*46368*/         OPC_RecordChild7, // #6 = $glc
/*46369*/         OPC_MoveChild, 8,
/*46371*/         OPC_RecordNode, // #7 = $slc
/*46372*/         OPC_MoveParent,
/*46373*/         OPC_MoveChild, 9,
/*46375*/         OPC_RecordNode, // #8 = $lwe
/*46376*/         OPC_MoveParent,
/*46377*/         OPC_MoveChild, 10,
/*46379*/         OPC_RecordNode, // #9 = $da
/*46380*/         OPC_MoveParent,
/*46381*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46426
/*46384*/           OPC_EmitMergeInputChains1_0,
/*46385*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46388*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46391*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46394*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46397*/           OPC_EmitInteger, MVT::i1, 0, 
/*46400*/           OPC_EmitInteger, MVT::i1, 0, 
/*46403*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46406*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46409*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46426*/         /*SwitchType*/ 42, MVT::v2f32,// ->46470
/*46428*/           OPC_EmitMergeInputChains1_0,
/*46429*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46432*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46435*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46438*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46441*/           OPC_EmitInteger, MVT::i1, 0, 
/*46444*/           OPC_EmitInteger, MVT::i1, 0, 
/*46447*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46450*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46453*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46470*/         /*SwitchType*/ 42, MVT::v4f32,// ->46514
/*46472*/           OPC_EmitMergeInputChains1_0,
/*46473*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46476*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46479*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46482*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46485*/           OPC_EmitInteger, MVT::i1, 0, 
/*46488*/           OPC_EmitInteger, MVT::i1, 0, 
/*46491*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46494*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46497*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 464:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46514*/         0, // EndSwitchType
/*46515*/       0, /*End of Scope*/
/*46516*/     /*Scope*/ 23|128,6/*791*/, /*->47309*/
/*46518*/       OPC_CheckChild1Integer, 71|128,3/*455*/, 
/*46521*/       OPC_RecordChild2, // #1 = $addr
/*46522*/       OPC_Scope, 27|128,1/*155*/, /*->46680*/ // 5 children in Scope
/*46525*/         OPC_CheckChild2Type, MVT::f32,
/*46527*/         OPC_RecordChild3, // #2 = $rsrc
/*46528*/         OPC_CheckChild3Type, MVT::v8i32,
/*46530*/         OPC_RecordChild4, // #3 = $sampler
/*46531*/         OPC_RecordChild5, // #4 = $dmask
/*46532*/         OPC_RecordChild6, // #5 = $unorm
/*46533*/         OPC_RecordChild7, // #6 = $glc
/*46534*/         OPC_MoveChild, 8,
/*46536*/         OPC_RecordNode, // #7 = $slc
/*46537*/         OPC_MoveParent,
/*46538*/         OPC_MoveChild, 9,
/*46540*/         OPC_RecordNode, // #8 = $lwe
/*46541*/         OPC_MoveParent,
/*46542*/         OPC_MoveChild, 10,
/*46544*/         OPC_RecordNode, // #9 = $da
/*46545*/         OPC_MoveParent,
/*46546*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46591
/*46549*/           OPC_EmitMergeInputChains1_0,
/*46550*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46553*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46556*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46559*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46562*/           OPC_EmitInteger, MVT::i1, 0, 
/*46565*/           OPC_EmitInteger, MVT::i1, 0, 
/*46568*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46571*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46574*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46591*/         /*SwitchType*/ 42, MVT::v2f32,// ->46635
/*46593*/           OPC_EmitMergeInputChains1_0,
/*46594*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46597*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46600*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46603*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46606*/           OPC_EmitInteger, MVT::i1, 0, 
/*46609*/           OPC_EmitInteger, MVT::i1, 0, 
/*46612*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46615*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46635*/         /*SwitchType*/ 42, MVT::v4f32,// ->46679
/*46637*/           OPC_EmitMergeInputChains1_0,
/*46638*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46641*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46644*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46647*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46650*/           OPC_EmitInteger, MVT::i1, 0, 
/*46653*/           OPC_EmitInteger, MVT::i1, 0, 
/*46656*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46659*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46662*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46679*/         0, // EndSwitchType
/*46680*/       /*Scope*/ 27|128,1/*155*/, /*->46837*/
/*46682*/         OPC_CheckChild2Type, MVT::v2f32,
/*46684*/         OPC_RecordChild3, // #2 = $rsrc
/*46685*/         OPC_CheckChild3Type, MVT::v8i32,
/*46687*/         OPC_RecordChild4, // #3 = $sampler
/*46688*/         OPC_RecordChild5, // #4 = $dmask
/*46689*/         OPC_RecordChild6, // #5 = $unorm
/*46690*/         OPC_RecordChild7, // #6 = $glc
/*46691*/         OPC_MoveChild, 8,
/*46693*/         OPC_RecordNode, // #7 = $slc
/*46694*/         OPC_MoveParent,
/*46695*/         OPC_MoveChild, 9,
/*46697*/         OPC_RecordNode, // #8 = $lwe
/*46698*/         OPC_MoveParent,
/*46699*/         OPC_MoveChild, 10,
/*46701*/         OPC_RecordNode, // #9 = $da
/*46702*/         OPC_MoveParent,
/*46703*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46748
/*46706*/           OPC_EmitMergeInputChains1_0,
/*46707*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46710*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46713*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46716*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46719*/           OPC_EmitInteger, MVT::i1, 0, 
/*46722*/           OPC_EmitInteger, MVT::i1, 0, 
/*46725*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46728*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46731*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46748*/         /*SwitchType*/ 42, MVT::v2f32,// ->46792
/*46750*/           OPC_EmitMergeInputChains1_0,
/*46751*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46754*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46757*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46760*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46763*/           OPC_EmitInteger, MVT::i1, 0, 
/*46766*/           OPC_EmitInteger, MVT::i1, 0, 
/*46769*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46772*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46775*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46792*/         /*SwitchType*/ 42, MVT::v4f32,// ->46836
/*46794*/           OPC_EmitMergeInputChains1_0,
/*46795*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46798*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46801*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46804*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46807*/           OPC_EmitInteger, MVT::i1, 0, 
/*46810*/           OPC_EmitInteger, MVT::i1, 0, 
/*46813*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46816*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46836*/         0, // EndSwitchType
/*46837*/       /*Scope*/ 27|128,1/*155*/, /*->46994*/
/*46839*/         OPC_CheckChild2Type, MVT::v4f32,
/*46841*/         OPC_RecordChild3, // #2 = $rsrc
/*46842*/         OPC_CheckChild3Type, MVT::v8i32,
/*46844*/         OPC_RecordChild4, // #3 = $sampler
/*46845*/         OPC_RecordChild5, // #4 = $dmask
/*46846*/         OPC_RecordChild6, // #5 = $unorm
/*46847*/         OPC_RecordChild7, // #6 = $glc
/*46848*/         OPC_MoveChild, 8,
/*46850*/         OPC_RecordNode, // #7 = $slc
/*46851*/         OPC_MoveParent,
/*46852*/         OPC_MoveChild, 9,
/*46854*/         OPC_RecordNode, // #8 = $lwe
/*46855*/         OPC_MoveParent,
/*46856*/         OPC_MoveChild, 10,
/*46858*/         OPC_RecordNode, // #9 = $da
/*46859*/         OPC_MoveParent,
/*46860*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->46905
/*46863*/           OPC_EmitMergeInputChains1_0,
/*46864*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46867*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46870*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46873*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46876*/           OPC_EmitInteger, MVT::i1, 0, 
/*46879*/           OPC_EmitInteger, MVT::i1, 0, 
/*46882*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46885*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46888*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46905*/         /*SwitchType*/ 42, MVT::v2f32,// ->46949
/*46907*/           OPC_EmitMergeInputChains1_0,
/*46908*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46911*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46914*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46917*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46920*/           OPC_EmitInteger, MVT::i1, 0, 
/*46923*/           OPC_EmitInteger, MVT::i1, 0, 
/*46926*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46929*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46932*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46949*/         /*SwitchType*/ 42, MVT::v4f32,// ->46993
/*46951*/           OPC_EmitMergeInputChains1_0,
/*46952*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*46955*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*46958*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*46961*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*46964*/           OPC_EmitInteger, MVT::i1, 0, 
/*46967*/           OPC_EmitInteger, MVT::i1, 0, 
/*46970*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*46973*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*46976*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*46993*/         0, // EndSwitchType
/*46994*/       /*Scope*/ 27|128,1/*155*/, /*->47151*/
/*46996*/         OPC_CheckChild2Type, MVT::v8f32,
/*46998*/         OPC_RecordChild3, // #2 = $rsrc
/*46999*/         OPC_CheckChild3Type, MVT::v8i32,
/*47001*/         OPC_RecordChild4, // #3 = $sampler
/*47002*/         OPC_RecordChild5, // #4 = $dmask
/*47003*/         OPC_RecordChild6, // #5 = $unorm
/*47004*/         OPC_RecordChild7, // #6 = $glc
/*47005*/         OPC_MoveChild, 8,
/*47007*/         OPC_RecordNode, // #7 = $slc
/*47008*/         OPC_MoveParent,
/*47009*/         OPC_MoveChild, 9,
/*47011*/         OPC_RecordNode, // #8 = $lwe
/*47012*/         OPC_MoveParent,
/*47013*/         OPC_MoveChild, 10,
/*47015*/         OPC_RecordNode, // #9 = $da
/*47016*/         OPC_MoveParent,
/*47017*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47062
/*47020*/           OPC_EmitMergeInputChains1_0,
/*47021*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47024*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47027*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47030*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47033*/           OPC_EmitInteger, MVT::i1, 0, 
/*47036*/           OPC_EmitInteger, MVT::i1, 0, 
/*47039*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47042*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47045*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47062*/         /*SwitchType*/ 42, MVT::v2f32,// ->47106
/*47064*/           OPC_EmitMergeInputChains1_0,
/*47065*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47068*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47071*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47074*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47077*/           OPC_EmitInteger, MVT::i1, 0, 
/*47080*/           OPC_EmitInteger, MVT::i1, 0, 
/*47083*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47086*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47106*/         /*SwitchType*/ 42, MVT::v4f32,// ->47150
/*47108*/           OPC_EmitMergeInputChains1_0,
/*47109*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47112*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47115*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47118*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47121*/           OPC_EmitInteger, MVT::i1, 0, 
/*47124*/           OPC_EmitInteger, MVT::i1, 0, 
/*47127*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47130*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47133*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47150*/         0, // EndSwitchType
/*47151*/       /*Scope*/ 27|128,1/*155*/, /*->47308*/
/*47153*/         OPC_CheckChild2Type, MVT::v16f32,
/*47155*/         OPC_RecordChild3, // #2 = $rsrc
/*47156*/         OPC_CheckChild3Type, MVT::v8i32,
/*47158*/         OPC_RecordChild4, // #3 = $sampler
/*47159*/         OPC_RecordChild5, // #4 = $dmask
/*47160*/         OPC_RecordChild6, // #5 = $unorm
/*47161*/         OPC_RecordChild7, // #6 = $glc
/*47162*/         OPC_MoveChild, 8,
/*47164*/         OPC_RecordNode, // #7 = $slc
/*47165*/         OPC_MoveParent,
/*47166*/         OPC_MoveChild, 9,
/*47168*/         OPC_RecordNode, // #8 = $lwe
/*47169*/         OPC_MoveParent,
/*47170*/         OPC_MoveChild, 10,
/*47172*/         OPC_RecordNode, // #9 = $da
/*47173*/         OPC_MoveParent,
/*47174*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47219
/*47177*/           OPC_EmitMergeInputChains1_0,
/*47178*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47181*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47184*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47187*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47190*/           OPC_EmitInteger, MVT::i1, 0, 
/*47193*/           OPC_EmitInteger, MVT::i1, 0, 
/*47196*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47199*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47219*/         /*SwitchType*/ 42, MVT::v2f32,// ->47263
/*47221*/           OPC_EmitMergeInputChains1_0,
/*47222*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47225*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47228*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47231*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47234*/           OPC_EmitInteger, MVT::i1, 0, 
/*47237*/           OPC_EmitInteger, MVT::i1, 0, 
/*47240*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47243*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47246*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47263*/         /*SwitchType*/ 42, MVT::v4f32,// ->47307
/*47265*/           OPC_EmitMergeInputChains1_0,
/*47266*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47269*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47272*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47275*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47278*/           OPC_EmitInteger, MVT::i1, 0, 
/*47281*/           OPC_EmitInteger, MVT::i1, 0, 
/*47284*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47287*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47290*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 455:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47307*/         0, // EndSwitchType
/*47308*/       0, /*End of Scope*/
/*47309*/     /*Scope*/ 23|128,6/*791*/, /*->48102*/
/*47311*/       OPC_CheckChild1Integer, 75|128,3/*459*/, 
/*47314*/       OPC_RecordChild2, // #1 = $addr
/*47315*/       OPC_Scope, 27|128,1/*155*/, /*->47473*/ // 5 children in Scope
/*47318*/         OPC_CheckChild2Type, MVT::f32,
/*47320*/         OPC_RecordChild3, // #2 = $rsrc
/*47321*/         OPC_CheckChild3Type, MVT::v8i32,
/*47323*/         OPC_RecordChild4, // #3 = $sampler
/*47324*/         OPC_RecordChild5, // #4 = $dmask
/*47325*/         OPC_RecordChild6, // #5 = $unorm
/*47326*/         OPC_RecordChild7, // #6 = $glc
/*47327*/         OPC_MoveChild, 8,
/*47329*/         OPC_RecordNode, // #7 = $slc
/*47330*/         OPC_MoveParent,
/*47331*/         OPC_MoveChild, 9,
/*47333*/         OPC_RecordNode, // #8 = $lwe
/*47334*/         OPC_MoveParent,
/*47335*/         OPC_MoveChild, 10,
/*47337*/         OPC_RecordNode, // #9 = $da
/*47338*/         OPC_MoveParent,
/*47339*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47384
/*47342*/           OPC_EmitMergeInputChains1_0,
/*47343*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47346*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47349*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47352*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47355*/           OPC_EmitInteger, MVT::i1, 0, 
/*47358*/           OPC_EmitInteger, MVT::i1, 0, 
/*47361*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47364*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47367*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47384*/         /*SwitchType*/ 42, MVT::v2f32,// ->47428
/*47386*/           OPC_EmitMergeInputChains1_0,
/*47387*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47390*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47393*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47396*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47399*/           OPC_EmitInteger, MVT::i1, 0, 
/*47402*/           OPC_EmitInteger, MVT::i1, 0, 
/*47405*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47408*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47411*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47428*/         /*SwitchType*/ 42, MVT::v4f32,// ->47472
/*47430*/           OPC_EmitMergeInputChains1_0,
/*47431*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47434*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47437*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47440*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47443*/           OPC_EmitInteger, MVT::i1, 0, 
/*47446*/           OPC_EmitInteger, MVT::i1, 0, 
/*47449*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47452*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47472*/         0, // EndSwitchType
/*47473*/       /*Scope*/ 27|128,1/*155*/, /*->47630*/
/*47475*/         OPC_CheckChild2Type, MVT::v2f32,
/*47477*/         OPC_RecordChild3, // #2 = $rsrc
/*47478*/         OPC_CheckChild3Type, MVT::v8i32,
/*47480*/         OPC_RecordChild4, // #3 = $sampler
/*47481*/         OPC_RecordChild5, // #4 = $dmask
/*47482*/         OPC_RecordChild6, // #5 = $unorm
/*47483*/         OPC_RecordChild7, // #6 = $glc
/*47484*/         OPC_MoveChild, 8,
/*47486*/         OPC_RecordNode, // #7 = $slc
/*47487*/         OPC_MoveParent,
/*47488*/         OPC_MoveChild, 9,
/*47490*/         OPC_RecordNode, // #8 = $lwe
/*47491*/         OPC_MoveParent,
/*47492*/         OPC_MoveChild, 10,
/*47494*/         OPC_RecordNode, // #9 = $da
/*47495*/         OPC_MoveParent,
/*47496*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47541
/*47499*/           OPC_EmitMergeInputChains1_0,
/*47500*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47503*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47506*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47509*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47512*/           OPC_EmitInteger, MVT::i1, 0, 
/*47515*/           OPC_EmitInteger, MVT::i1, 0, 
/*47518*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47521*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47524*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47541*/         /*SwitchType*/ 42, MVT::v2f32,// ->47585
/*47543*/           OPC_EmitMergeInputChains1_0,
/*47544*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47547*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47550*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47553*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47556*/           OPC_EmitInteger, MVT::i1, 0, 
/*47559*/           OPC_EmitInteger, MVT::i1, 0, 
/*47562*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47565*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47568*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47585*/         /*SwitchType*/ 42, MVT::v4f32,// ->47629
/*47587*/           OPC_EmitMergeInputChains1_0,
/*47588*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47591*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47594*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47597*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47600*/           OPC_EmitInteger, MVT::i1, 0, 
/*47603*/           OPC_EmitInteger, MVT::i1, 0, 
/*47606*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47609*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47612*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47629*/         0, // EndSwitchType
/*47630*/       /*Scope*/ 27|128,1/*155*/, /*->47787*/
/*47632*/         OPC_CheckChild2Type, MVT::v4f32,
/*47634*/         OPC_RecordChild3, // #2 = $rsrc
/*47635*/         OPC_CheckChild3Type, MVT::v8i32,
/*47637*/         OPC_RecordChild4, // #3 = $sampler
/*47638*/         OPC_RecordChild5, // #4 = $dmask
/*47639*/         OPC_RecordChild6, // #5 = $unorm
/*47640*/         OPC_RecordChild7, // #6 = $glc
/*47641*/         OPC_MoveChild, 8,
/*47643*/         OPC_RecordNode, // #7 = $slc
/*47644*/         OPC_MoveParent,
/*47645*/         OPC_MoveChild, 9,
/*47647*/         OPC_RecordNode, // #8 = $lwe
/*47648*/         OPC_MoveParent,
/*47649*/         OPC_MoveChild, 10,
/*47651*/         OPC_RecordNode, // #9 = $da
/*47652*/         OPC_MoveParent,
/*47653*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47698
/*47656*/           OPC_EmitMergeInputChains1_0,
/*47657*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47660*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47663*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47666*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47669*/           OPC_EmitInteger, MVT::i1, 0, 
/*47672*/           OPC_EmitInteger, MVT::i1, 0, 
/*47675*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47678*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47681*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47698*/         /*SwitchType*/ 42, MVT::v2f32,// ->47742
/*47700*/           OPC_EmitMergeInputChains1_0,
/*47701*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47704*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47707*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47710*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47713*/           OPC_EmitInteger, MVT::i1, 0, 
/*47716*/           OPC_EmitInteger, MVT::i1, 0, 
/*47719*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47722*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47725*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47742*/         /*SwitchType*/ 42, MVT::v4f32,// ->47786
/*47744*/           OPC_EmitMergeInputChains1_0,
/*47745*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47748*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47751*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47754*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47757*/           OPC_EmitInteger, MVT::i1, 0, 
/*47760*/           OPC_EmitInteger, MVT::i1, 0, 
/*47763*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47766*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47769*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47786*/         0, // EndSwitchType
/*47787*/       /*Scope*/ 27|128,1/*155*/, /*->47944*/
/*47789*/         OPC_CheckChild2Type, MVT::v8f32,
/*47791*/         OPC_RecordChild3, // #2 = $rsrc
/*47792*/         OPC_CheckChild3Type, MVT::v8i32,
/*47794*/         OPC_RecordChild4, // #3 = $sampler
/*47795*/         OPC_RecordChild5, // #4 = $dmask
/*47796*/         OPC_RecordChild6, // #5 = $unorm
/*47797*/         OPC_RecordChild7, // #6 = $glc
/*47798*/         OPC_MoveChild, 8,
/*47800*/         OPC_RecordNode, // #7 = $slc
/*47801*/         OPC_MoveParent,
/*47802*/         OPC_MoveChild, 9,
/*47804*/         OPC_RecordNode, // #8 = $lwe
/*47805*/         OPC_MoveParent,
/*47806*/         OPC_MoveChild, 10,
/*47808*/         OPC_RecordNode, // #9 = $da
/*47809*/         OPC_MoveParent,
/*47810*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->47855
/*47813*/           OPC_EmitMergeInputChains1_0,
/*47814*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47817*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47820*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47823*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47826*/           OPC_EmitInteger, MVT::i1, 0, 
/*47829*/           OPC_EmitInteger, MVT::i1, 0, 
/*47832*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47835*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47838*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47855*/         /*SwitchType*/ 42, MVT::v2f32,// ->47899
/*47857*/           OPC_EmitMergeInputChains1_0,
/*47858*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47861*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47864*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47867*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47870*/           OPC_EmitInteger, MVT::i1, 0, 
/*47873*/           OPC_EmitInteger, MVT::i1, 0, 
/*47876*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47879*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47882*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47899*/         /*SwitchType*/ 42, MVT::v4f32,// ->47943
/*47901*/           OPC_EmitMergeInputChains1_0,
/*47902*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47905*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47908*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47911*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47914*/           OPC_EmitInteger, MVT::i1, 0, 
/*47917*/           OPC_EmitInteger, MVT::i1, 0, 
/*47920*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47923*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47926*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*47943*/         0, // EndSwitchType
/*47944*/       /*Scope*/ 27|128,1/*155*/, /*->48101*/
/*47946*/         OPC_CheckChild2Type, MVT::v16f32,
/*47948*/         OPC_RecordChild3, // #2 = $rsrc
/*47949*/         OPC_CheckChild3Type, MVT::v8i32,
/*47951*/         OPC_RecordChild4, // #3 = $sampler
/*47952*/         OPC_RecordChild5, // #4 = $dmask
/*47953*/         OPC_RecordChild6, // #5 = $unorm
/*47954*/         OPC_RecordChild7, // #6 = $glc
/*47955*/         OPC_MoveChild, 8,
/*47957*/         OPC_RecordNode, // #7 = $slc
/*47958*/         OPC_MoveParent,
/*47959*/         OPC_MoveChild, 9,
/*47961*/         OPC_RecordNode, // #8 = $lwe
/*47962*/         OPC_MoveParent,
/*47963*/         OPC_MoveChild, 10,
/*47965*/         OPC_RecordNode, // #9 = $da
/*47966*/         OPC_MoveParent,
/*47967*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48012
/*47970*/           OPC_EmitMergeInputChains1_0,
/*47971*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*47974*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*47977*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*47980*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*47983*/           OPC_EmitInteger, MVT::i1, 0, 
/*47986*/           OPC_EmitInteger, MVT::i1, 0, 
/*47989*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*47992*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*47995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48012*/         /*SwitchType*/ 42, MVT::v2f32,// ->48056
/*48014*/           OPC_EmitMergeInputChains1_0,
/*48015*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48018*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48021*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48024*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48027*/           OPC_EmitInteger, MVT::i1, 0, 
/*48030*/           OPC_EmitInteger, MVT::i1, 0, 
/*48033*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48036*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48039*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48056*/         /*SwitchType*/ 42, MVT::v4f32,// ->48100
/*48058*/           OPC_EmitMergeInputChains1_0,
/*48059*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48062*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48065*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48068*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48071*/           OPC_EmitInteger, MVT::i1, 0, 
/*48074*/           OPC_EmitInteger, MVT::i1, 0, 
/*48077*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48080*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48083*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 459:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48100*/         0, // EndSwitchType
/*48101*/       0, /*End of Scope*/
/*48102*/     /*Scope*/ 23|128,6/*791*/, /*->48895*/
/*48104*/       OPC_CheckChild1Integer, 74|128,3/*458*/, 
/*48107*/       OPC_RecordChild2, // #1 = $addr
/*48108*/       OPC_Scope, 27|128,1/*155*/, /*->48266*/ // 5 children in Scope
/*48111*/         OPC_CheckChild2Type, MVT::f32,
/*48113*/         OPC_RecordChild3, // #2 = $rsrc
/*48114*/         OPC_CheckChild3Type, MVT::v8i32,
/*48116*/         OPC_RecordChild4, // #3 = $sampler
/*48117*/         OPC_RecordChild5, // #4 = $dmask
/*48118*/         OPC_RecordChild6, // #5 = $unorm
/*48119*/         OPC_RecordChild7, // #6 = $glc
/*48120*/         OPC_MoveChild, 8,
/*48122*/         OPC_RecordNode, // #7 = $slc
/*48123*/         OPC_MoveParent,
/*48124*/         OPC_MoveChild, 9,
/*48126*/         OPC_RecordNode, // #8 = $lwe
/*48127*/         OPC_MoveParent,
/*48128*/         OPC_MoveChild, 10,
/*48130*/         OPC_RecordNode, // #9 = $da
/*48131*/         OPC_MoveParent,
/*48132*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48177
/*48135*/           OPC_EmitMergeInputChains1_0,
/*48136*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48139*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48142*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48145*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48148*/           OPC_EmitInteger, MVT::i1, 0, 
/*48151*/           OPC_EmitInteger, MVT::i1, 0, 
/*48154*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48157*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48160*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48177*/         /*SwitchType*/ 42, MVT::v2f32,// ->48221
/*48179*/           OPC_EmitMergeInputChains1_0,
/*48180*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48183*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48186*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48189*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48192*/           OPC_EmitInteger, MVT::i1, 0, 
/*48195*/           OPC_EmitInteger, MVT::i1, 0, 
/*48198*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48201*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48204*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48221*/         /*SwitchType*/ 42, MVT::v4f32,// ->48265
/*48223*/           OPC_EmitMergeInputChains1_0,
/*48224*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48227*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48230*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48233*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48236*/           OPC_EmitInteger, MVT::i1, 0, 
/*48239*/           OPC_EmitInteger, MVT::i1, 0, 
/*48242*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48245*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48248*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48265*/         0, // EndSwitchType
/*48266*/       /*Scope*/ 27|128,1/*155*/, /*->48423*/
/*48268*/         OPC_CheckChild2Type, MVT::v2f32,
/*48270*/         OPC_RecordChild3, // #2 = $rsrc
/*48271*/         OPC_CheckChild3Type, MVT::v8i32,
/*48273*/         OPC_RecordChild4, // #3 = $sampler
/*48274*/         OPC_RecordChild5, // #4 = $dmask
/*48275*/         OPC_RecordChild6, // #5 = $unorm
/*48276*/         OPC_RecordChild7, // #6 = $glc
/*48277*/         OPC_MoveChild, 8,
/*48279*/         OPC_RecordNode, // #7 = $slc
/*48280*/         OPC_MoveParent,
/*48281*/         OPC_MoveChild, 9,
/*48283*/         OPC_RecordNode, // #8 = $lwe
/*48284*/         OPC_MoveParent,
/*48285*/         OPC_MoveChild, 10,
/*48287*/         OPC_RecordNode, // #9 = $da
/*48288*/         OPC_MoveParent,
/*48289*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48334
/*48292*/           OPC_EmitMergeInputChains1_0,
/*48293*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48296*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48299*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48302*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48305*/           OPC_EmitInteger, MVT::i1, 0, 
/*48308*/           OPC_EmitInteger, MVT::i1, 0, 
/*48311*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48314*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48317*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48334*/         /*SwitchType*/ 42, MVT::v2f32,// ->48378
/*48336*/           OPC_EmitMergeInputChains1_0,
/*48337*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48340*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48343*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48346*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48349*/           OPC_EmitInteger, MVT::i1, 0, 
/*48352*/           OPC_EmitInteger, MVT::i1, 0, 
/*48355*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48358*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48361*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48378*/         /*SwitchType*/ 42, MVT::v4f32,// ->48422
/*48380*/           OPC_EmitMergeInputChains1_0,
/*48381*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48384*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48387*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48390*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48393*/           OPC_EmitInteger, MVT::i1, 0, 
/*48396*/           OPC_EmitInteger, MVT::i1, 0, 
/*48399*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48402*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48405*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48422*/         0, // EndSwitchType
/*48423*/       /*Scope*/ 27|128,1/*155*/, /*->48580*/
/*48425*/         OPC_CheckChild2Type, MVT::v4f32,
/*48427*/         OPC_RecordChild3, // #2 = $rsrc
/*48428*/         OPC_CheckChild3Type, MVT::v8i32,
/*48430*/         OPC_RecordChild4, // #3 = $sampler
/*48431*/         OPC_RecordChild5, // #4 = $dmask
/*48432*/         OPC_RecordChild6, // #5 = $unorm
/*48433*/         OPC_RecordChild7, // #6 = $glc
/*48434*/         OPC_MoveChild, 8,
/*48436*/         OPC_RecordNode, // #7 = $slc
/*48437*/         OPC_MoveParent,
/*48438*/         OPC_MoveChild, 9,
/*48440*/         OPC_RecordNode, // #8 = $lwe
/*48441*/         OPC_MoveParent,
/*48442*/         OPC_MoveChild, 10,
/*48444*/         OPC_RecordNode, // #9 = $da
/*48445*/         OPC_MoveParent,
/*48446*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48491
/*48449*/           OPC_EmitMergeInputChains1_0,
/*48450*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48453*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48456*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48459*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48462*/           OPC_EmitInteger, MVT::i1, 0, 
/*48465*/           OPC_EmitInteger, MVT::i1, 0, 
/*48468*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48471*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48474*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48491*/         /*SwitchType*/ 42, MVT::v2f32,// ->48535
/*48493*/           OPC_EmitMergeInputChains1_0,
/*48494*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48497*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48500*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48503*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48506*/           OPC_EmitInteger, MVT::i1, 0, 
/*48509*/           OPC_EmitInteger, MVT::i1, 0, 
/*48512*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48515*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48518*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48535*/         /*SwitchType*/ 42, MVT::v4f32,// ->48579
/*48537*/           OPC_EmitMergeInputChains1_0,
/*48538*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48541*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48544*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48547*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48550*/           OPC_EmitInteger, MVT::i1, 0, 
/*48553*/           OPC_EmitInteger, MVT::i1, 0, 
/*48556*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48559*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48562*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48579*/         0, // EndSwitchType
/*48580*/       /*Scope*/ 27|128,1/*155*/, /*->48737*/
/*48582*/         OPC_CheckChild2Type, MVT::v8f32,
/*48584*/         OPC_RecordChild3, // #2 = $rsrc
/*48585*/         OPC_CheckChild3Type, MVT::v8i32,
/*48587*/         OPC_RecordChild4, // #3 = $sampler
/*48588*/         OPC_RecordChild5, // #4 = $dmask
/*48589*/         OPC_RecordChild6, // #5 = $unorm
/*48590*/         OPC_RecordChild7, // #6 = $glc
/*48591*/         OPC_MoveChild, 8,
/*48593*/         OPC_RecordNode, // #7 = $slc
/*48594*/         OPC_MoveParent,
/*48595*/         OPC_MoveChild, 9,
/*48597*/         OPC_RecordNode, // #8 = $lwe
/*48598*/         OPC_MoveParent,
/*48599*/         OPC_MoveChild, 10,
/*48601*/         OPC_RecordNode, // #9 = $da
/*48602*/         OPC_MoveParent,
/*48603*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48648
/*48606*/           OPC_EmitMergeInputChains1_0,
/*48607*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48610*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48613*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48616*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48619*/           OPC_EmitInteger, MVT::i1, 0, 
/*48622*/           OPC_EmitInteger, MVT::i1, 0, 
/*48625*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48628*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48648*/         /*SwitchType*/ 42, MVT::v2f32,// ->48692
/*48650*/           OPC_EmitMergeInputChains1_0,
/*48651*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48654*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48657*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48660*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48663*/           OPC_EmitInteger, MVT::i1, 0, 
/*48666*/           OPC_EmitInteger, MVT::i1, 0, 
/*48669*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48672*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48675*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48692*/         /*SwitchType*/ 42, MVT::v4f32,// ->48736
/*48694*/           OPC_EmitMergeInputChains1_0,
/*48695*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48698*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48701*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48704*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48707*/           OPC_EmitInteger, MVT::i1, 0, 
/*48710*/           OPC_EmitInteger, MVT::i1, 0, 
/*48713*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48716*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48719*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48736*/         0, // EndSwitchType
/*48737*/       /*Scope*/ 27|128,1/*155*/, /*->48894*/
/*48739*/         OPC_CheckChild2Type, MVT::v16f32,
/*48741*/         OPC_RecordChild3, // #2 = $rsrc
/*48742*/         OPC_CheckChild3Type, MVT::v8i32,
/*48744*/         OPC_RecordChild4, // #3 = $sampler
/*48745*/         OPC_RecordChild5, // #4 = $dmask
/*48746*/         OPC_RecordChild6, // #5 = $unorm
/*48747*/         OPC_RecordChild7, // #6 = $glc
/*48748*/         OPC_MoveChild, 8,
/*48750*/         OPC_RecordNode, // #7 = $slc
/*48751*/         OPC_MoveParent,
/*48752*/         OPC_MoveChild, 9,
/*48754*/         OPC_RecordNode, // #8 = $lwe
/*48755*/         OPC_MoveParent,
/*48756*/         OPC_MoveChild, 10,
/*48758*/         OPC_RecordNode, // #9 = $da
/*48759*/         OPC_MoveParent,
/*48760*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48805
/*48763*/           OPC_EmitMergeInputChains1_0,
/*48764*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48767*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48770*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48773*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48776*/           OPC_EmitInteger, MVT::i1, 0, 
/*48779*/           OPC_EmitInteger, MVT::i1, 0, 
/*48782*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48785*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48805*/         /*SwitchType*/ 42, MVT::v2f32,// ->48849
/*48807*/           OPC_EmitMergeInputChains1_0,
/*48808*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48811*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48814*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48817*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48820*/           OPC_EmitInteger, MVT::i1, 0, 
/*48823*/           OPC_EmitInteger, MVT::i1, 0, 
/*48826*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48829*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48849*/         /*SwitchType*/ 42, MVT::v4f32,// ->48893
/*48851*/           OPC_EmitMergeInputChains1_0,
/*48852*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48855*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48858*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48861*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48864*/           OPC_EmitInteger, MVT::i1, 0, 
/*48867*/           OPC_EmitInteger, MVT::i1, 0, 
/*48870*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48873*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48876*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 458:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48893*/         0, // EndSwitchType
/*48894*/       0, /*End of Scope*/
/*48895*/     /*Scope*/ 23|128,6/*791*/, /*->49688*/
/*48897*/       OPC_CheckChild1Integer, 77|128,3/*461*/, 
/*48900*/       OPC_RecordChild2, // #1 = $addr
/*48901*/       OPC_Scope, 27|128,1/*155*/, /*->49059*/ // 5 children in Scope
/*48904*/         OPC_CheckChild2Type, MVT::f32,
/*48906*/         OPC_RecordChild3, // #2 = $rsrc
/*48907*/         OPC_CheckChild3Type, MVT::v8i32,
/*48909*/         OPC_RecordChild4, // #3 = $sampler
/*48910*/         OPC_RecordChild5, // #4 = $dmask
/*48911*/         OPC_RecordChild6, // #5 = $unorm
/*48912*/         OPC_RecordChild7, // #6 = $glc
/*48913*/         OPC_MoveChild, 8,
/*48915*/         OPC_RecordNode, // #7 = $slc
/*48916*/         OPC_MoveParent,
/*48917*/         OPC_MoveChild, 9,
/*48919*/         OPC_RecordNode, // #8 = $lwe
/*48920*/         OPC_MoveParent,
/*48921*/         OPC_MoveChild, 10,
/*48923*/         OPC_RecordNode, // #9 = $da
/*48924*/         OPC_MoveParent,
/*48925*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->48970
/*48928*/           OPC_EmitMergeInputChains1_0,
/*48929*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48932*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48935*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48938*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48941*/           OPC_EmitInteger, MVT::i1, 0, 
/*48944*/           OPC_EmitInteger, MVT::i1, 0, 
/*48947*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48950*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48953*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*48970*/         /*SwitchType*/ 42, MVT::v2f32,// ->49014
/*48972*/           OPC_EmitMergeInputChains1_0,
/*48973*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*48976*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*48979*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*48982*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*48985*/           OPC_EmitInteger, MVT::i1, 0, 
/*48988*/           OPC_EmitInteger, MVT::i1, 0, 
/*48991*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*48994*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*48997*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49014*/         /*SwitchType*/ 42, MVT::v4f32,// ->49058
/*49016*/           OPC_EmitMergeInputChains1_0,
/*49017*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49020*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49023*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49026*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49029*/           OPC_EmitInteger, MVT::i1, 0, 
/*49032*/           OPC_EmitInteger, MVT::i1, 0, 
/*49035*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49038*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49041*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49058*/         0, // EndSwitchType
/*49059*/       /*Scope*/ 27|128,1/*155*/, /*->49216*/
/*49061*/         OPC_CheckChild2Type, MVT::v2f32,
/*49063*/         OPC_RecordChild3, // #2 = $rsrc
/*49064*/         OPC_CheckChild3Type, MVT::v8i32,
/*49066*/         OPC_RecordChild4, // #3 = $sampler
/*49067*/         OPC_RecordChild5, // #4 = $dmask
/*49068*/         OPC_RecordChild6, // #5 = $unorm
/*49069*/         OPC_RecordChild7, // #6 = $glc
/*49070*/         OPC_MoveChild, 8,
/*49072*/         OPC_RecordNode, // #7 = $slc
/*49073*/         OPC_MoveParent,
/*49074*/         OPC_MoveChild, 9,
/*49076*/         OPC_RecordNode, // #8 = $lwe
/*49077*/         OPC_MoveParent,
/*49078*/         OPC_MoveChild, 10,
/*49080*/         OPC_RecordNode, // #9 = $da
/*49081*/         OPC_MoveParent,
/*49082*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49127
/*49085*/           OPC_EmitMergeInputChains1_0,
/*49086*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49089*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49092*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49095*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49098*/           OPC_EmitInteger, MVT::i1, 0, 
/*49101*/           OPC_EmitInteger, MVT::i1, 0, 
/*49104*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49107*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49110*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49127*/         /*SwitchType*/ 42, MVT::v2f32,// ->49171
/*49129*/           OPC_EmitMergeInputChains1_0,
/*49130*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49133*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49136*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49139*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49142*/           OPC_EmitInteger, MVT::i1, 0, 
/*49145*/           OPC_EmitInteger, MVT::i1, 0, 
/*49148*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49151*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49171*/         /*SwitchType*/ 42, MVT::v4f32,// ->49215
/*49173*/           OPC_EmitMergeInputChains1_0,
/*49174*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49177*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49180*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49183*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49186*/           OPC_EmitInteger, MVT::i1, 0, 
/*49189*/           OPC_EmitInteger, MVT::i1, 0, 
/*49192*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49195*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49198*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49215*/         0, // EndSwitchType
/*49216*/       /*Scope*/ 27|128,1/*155*/, /*->49373*/
/*49218*/         OPC_CheckChild2Type, MVT::v4f32,
/*49220*/         OPC_RecordChild3, // #2 = $rsrc
/*49221*/         OPC_CheckChild3Type, MVT::v8i32,
/*49223*/         OPC_RecordChild4, // #3 = $sampler
/*49224*/         OPC_RecordChild5, // #4 = $dmask
/*49225*/         OPC_RecordChild6, // #5 = $unorm
/*49226*/         OPC_RecordChild7, // #6 = $glc
/*49227*/         OPC_MoveChild, 8,
/*49229*/         OPC_RecordNode, // #7 = $slc
/*49230*/         OPC_MoveParent,
/*49231*/         OPC_MoveChild, 9,
/*49233*/         OPC_RecordNode, // #8 = $lwe
/*49234*/         OPC_MoveParent,
/*49235*/         OPC_MoveChild, 10,
/*49237*/         OPC_RecordNode, // #9 = $da
/*49238*/         OPC_MoveParent,
/*49239*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49284
/*49242*/           OPC_EmitMergeInputChains1_0,
/*49243*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49246*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49249*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49252*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49255*/           OPC_EmitInteger, MVT::i1, 0, 
/*49258*/           OPC_EmitInteger, MVT::i1, 0, 
/*49261*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49264*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49267*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49284*/         /*SwitchType*/ 42, MVT::v2f32,// ->49328
/*49286*/           OPC_EmitMergeInputChains1_0,
/*49287*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49290*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49293*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49296*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49299*/           OPC_EmitInteger, MVT::i1, 0, 
/*49302*/           OPC_EmitInteger, MVT::i1, 0, 
/*49305*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49308*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49311*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49328*/         /*SwitchType*/ 42, MVT::v4f32,// ->49372
/*49330*/           OPC_EmitMergeInputChains1_0,
/*49331*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49334*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49337*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49340*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49343*/           OPC_EmitInteger, MVT::i1, 0, 
/*49346*/           OPC_EmitInteger, MVT::i1, 0, 
/*49349*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49352*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49355*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49372*/         0, // EndSwitchType
/*49373*/       /*Scope*/ 27|128,1/*155*/, /*->49530*/
/*49375*/         OPC_CheckChild2Type, MVT::v8f32,
/*49377*/         OPC_RecordChild3, // #2 = $rsrc
/*49378*/         OPC_CheckChild3Type, MVT::v8i32,
/*49380*/         OPC_RecordChild4, // #3 = $sampler
/*49381*/         OPC_RecordChild5, // #4 = $dmask
/*49382*/         OPC_RecordChild6, // #5 = $unorm
/*49383*/         OPC_RecordChild7, // #6 = $glc
/*49384*/         OPC_MoveChild, 8,
/*49386*/         OPC_RecordNode, // #7 = $slc
/*49387*/         OPC_MoveParent,
/*49388*/         OPC_MoveChild, 9,
/*49390*/         OPC_RecordNode, // #8 = $lwe
/*49391*/         OPC_MoveParent,
/*49392*/         OPC_MoveChild, 10,
/*49394*/         OPC_RecordNode, // #9 = $da
/*49395*/         OPC_MoveParent,
/*49396*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49441
/*49399*/           OPC_EmitMergeInputChains1_0,
/*49400*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49403*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49406*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49409*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49412*/           OPC_EmitInteger, MVT::i1, 0, 
/*49415*/           OPC_EmitInteger, MVT::i1, 0, 
/*49418*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49421*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49424*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49441*/         /*SwitchType*/ 42, MVT::v2f32,// ->49485
/*49443*/           OPC_EmitMergeInputChains1_0,
/*49444*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49447*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49450*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49453*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49456*/           OPC_EmitInteger, MVT::i1, 0, 
/*49459*/           OPC_EmitInteger, MVT::i1, 0, 
/*49462*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49465*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49468*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49485*/         /*SwitchType*/ 42, MVT::v4f32,// ->49529
/*49487*/           OPC_EmitMergeInputChains1_0,
/*49488*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49491*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49494*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49497*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49500*/           OPC_EmitInteger, MVT::i1, 0, 
/*49503*/           OPC_EmitInteger, MVT::i1, 0, 
/*49506*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49509*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49512*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49529*/         0, // EndSwitchType
/*49530*/       /*Scope*/ 27|128,1/*155*/, /*->49687*/
/*49532*/         OPC_CheckChild2Type, MVT::v16f32,
/*49534*/         OPC_RecordChild3, // #2 = $rsrc
/*49535*/         OPC_CheckChild3Type, MVT::v8i32,
/*49537*/         OPC_RecordChild4, // #3 = $sampler
/*49538*/         OPC_RecordChild5, // #4 = $dmask
/*49539*/         OPC_RecordChild6, // #5 = $unorm
/*49540*/         OPC_RecordChild7, // #6 = $glc
/*49541*/         OPC_MoveChild, 8,
/*49543*/         OPC_RecordNode, // #7 = $slc
/*49544*/         OPC_MoveParent,
/*49545*/         OPC_MoveChild, 9,
/*49547*/         OPC_RecordNode, // #8 = $lwe
/*49548*/         OPC_MoveParent,
/*49549*/         OPC_MoveChild, 10,
/*49551*/         OPC_RecordNode, // #9 = $da
/*49552*/         OPC_MoveParent,
/*49553*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49598
/*49556*/           OPC_EmitMergeInputChains1_0,
/*49557*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49560*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49563*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49566*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49569*/           OPC_EmitInteger, MVT::i1, 0, 
/*49572*/           OPC_EmitInteger, MVT::i1, 0, 
/*49575*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49578*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49581*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49598*/         /*SwitchType*/ 42, MVT::v2f32,// ->49642
/*49600*/           OPC_EmitMergeInputChains1_0,
/*49601*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49604*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49607*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49610*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49613*/           OPC_EmitInteger, MVT::i1, 0, 
/*49616*/           OPC_EmitInteger, MVT::i1, 0, 
/*49619*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49622*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49625*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49642*/         /*SwitchType*/ 42, MVT::v4f32,// ->49686
/*49644*/           OPC_EmitMergeInputChains1_0,
/*49645*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49648*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49651*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49654*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49657*/           OPC_EmitInteger, MVT::i1, 0, 
/*49660*/           OPC_EmitInteger, MVT::i1, 0, 
/*49663*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49666*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49669*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 461:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49686*/         0, // EndSwitchType
/*49687*/       0, /*End of Scope*/
/*49688*/     /*Scope*/ 23|128,6/*791*/, /*->50481*/
/*49690*/       OPC_CheckChild1Integer, 45|128,3/*429*/, 
/*49693*/       OPC_RecordChild2, // #1 = $addr
/*49694*/       OPC_Scope, 27|128,1/*155*/, /*->49852*/ // 5 children in Scope
/*49697*/         OPC_CheckChild2Type, MVT::f32,
/*49699*/         OPC_RecordChild3, // #2 = $rsrc
/*49700*/         OPC_CheckChild3Type, MVT::v8i32,
/*49702*/         OPC_RecordChild4, // #3 = $sampler
/*49703*/         OPC_RecordChild5, // #4 = $dmask
/*49704*/         OPC_RecordChild6, // #5 = $unorm
/*49705*/         OPC_RecordChild7, // #6 = $glc
/*49706*/         OPC_MoveChild, 8,
/*49708*/         OPC_RecordNode, // #7 = $slc
/*49709*/         OPC_MoveParent,
/*49710*/         OPC_MoveChild, 9,
/*49712*/         OPC_RecordNode, // #8 = $lwe
/*49713*/         OPC_MoveParent,
/*49714*/         OPC_MoveChild, 10,
/*49716*/         OPC_RecordNode, // #9 = $da
/*49717*/         OPC_MoveParent,
/*49718*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49763
/*49721*/           OPC_EmitMergeInputChains1_0,
/*49722*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49725*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49728*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49731*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49734*/           OPC_EmitInteger, MVT::i1, 0, 
/*49737*/           OPC_EmitInteger, MVT::i1, 0, 
/*49740*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49743*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49746*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49763*/         /*SwitchType*/ 42, MVT::v2f32,// ->49807
/*49765*/           OPC_EmitMergeInputChains1_0,
/*49766*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49769*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49772*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49775*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49778*/           OPC_EmitInteger, MVT::i1, 0, 
/*49781*/           OPC_EmitInteger, MVT::i1, 0, 
/*49784*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49787*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49807*/         /*SwitchType*/ 42, MVT::v4f32,// ->49851
/*49809*/           OPC_EmitMergeInputChains1_0,
/*49810*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49813*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49816*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49819*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49822*/           OPC_EmitInteger, MVT::i1, 0, 
/*49825*/           OPC_EmitInteger, MVT::i1, 0, 
/*49828*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49831*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49834*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49851*/         0, // EndSwitchType
/*49852*/       /*Scope*/ 27|128,1/*155*/, /*->50009*/
/*49854*/         OPC_CheckChild2Type, MVT::v2f32,
/*49856*/         OPC_RecordChild3, // #2 = $rsrc
/*49857*/         OPC_CheckChild3Type, MVT::v8i32,
/*49859*/         OPC_RecordChild4, // #3 = $sampler
/*49860*/         OPC_RecordChild5, // #4 = $dmask
/*49861*/         OPC_RecordChild6, // #5 = $unorm
/*49862*/         OPC_RecordChild7, // #6 = $glc
/*49863*/         OPC_MoveChild, 8,
/*49865*/         OPC_RecordNode, // #7 = $slc
/*49866*/         OPC_MoveParent,
/*49867*/         OPC_MoveChild, 9,
/*49869*/         OPC_RecordNode, // #8 = $lwe
/*49870*/         OPC_MoveParent,
/*49871*/         OPC_MoveChild, 10,
/*49873*/         OPC_RecordNode, // #9 = $da
/*49874*/         OPC_MoveParent,
/*49875*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->49920
/*49878*/           OPC_EmitMergeInputChains1_0,
/*49879*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49882*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49885*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49888*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49891*/           OPC_EmitInteger, MVT::i1, 0, 
/*49894*/           OPC_EmitInteger, MVT::i1, 0, 
/*49897*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49900*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49903*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49920*/         /*SwitchType*/ 42, MVT::v2f32,// ->49964
/*49922*/           OPC_EmitMergeInputChains1_0,
/*49923*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49926*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49929*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49932*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49935*/           OPC_EmitInteger, MVT::i1, 0, 
/*49938*/           OPC_EmitInteger, MVT::i1, 0, 
/*49941*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49944*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49947*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*49964*/         /*SwitchType*/ 42, MVT::v4f32,// ->50008
/*49966*/           OPC_EmitMergeInputChains1_0,
/*49967*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*49970*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*49973*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*49976*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*49979*/           OPC_EmitInteger, MVT::i1, 0, 
/*49982*/           OPC_EmitInteger, MVT::i1, 0, 
/*49985*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*49988*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*49991*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50008*/         0, // EndSwitchType
/*50009*/       /*Scope*/ 27|128,1/*155*/, /*->50166*/
/*50011*/         OPC_CheckChild2Type, MVT::v4f32,
/*50013*/         OPC_RecordChild3, // #2 = $rsrc
/*50014*/         OPC_CheckChild3Type, MVT::v8i32,
/*50016*/         OPC_RecordChild4, // #3 = $sampler
/*50017*/         OPC_RecordChild5, // #4 = $dmask
/*50018*/         OPC_RecordChild6, // #5 = $unorm
/*50019*/         OPC_RecordChild7, // #6 = $glc
/*50020*/         OPC_MoveChild, 8,
/*50022*/         OPC_RecordNode, // #7 = $slc
/*50023*/         OPC_MoveParent,
/*50024*/         OPC_MoveChild, 9,
/*50026*/         OPC_RecordNode, // #8 = $lwe
/*50027*/         OPC_MoveParent,
/*50028*/         OPC_MoveChild, 10,
/*50030*/         OPC_RecordNode, // #9 = $da
/*50031*/         OPC_MoveParent,
/*50032*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50077
/*50035*/           OPC_EmitMergeInputChains1_0,
/*50036*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50039*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50042*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50045*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50048*/           OPC_EmitInteger, MVT::i1, 0, 
/*50051*/           OPC_EmitInteger, MVT::i1, 0, 
/*50054*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50057*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50060*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50077*/         /*SwitchType*/ 42, MVT::v2f32,// ->50121
/*50079*/           OPC_EmitMergeInputChains1_0,
/*50080*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50083*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50086*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50089*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50092*/           OPC_EmitInteger, MVT::i1, 0, 
/*50095*/           OPC_EmitInteger, MVT::i1, 0, 
/*50098*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50101*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50104*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50121*/         /*SwitchType*/ 42, MVT::v4f32,// ->50165
/*50123*/           OPC_EmitMergeInputChains1_0,
/*50124*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50127*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50130*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50133*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50136*/           OPC_EmitInteger, MVT::i1, 0, 
/*50139*/           OPC_EmitInteger, MVT::i1, 0, 
/*50142*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50145*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50165*/         0, // EndSwitchType
/*50166*/       /*Scope*/ 27|128,1/*155*/, /*->50323*/
/*50168*/         OPC_CheckChild2Type, MVT::v8f32,
/*50170*/         OPC_RecordChild3, // #2 = $rsrc
/*50171*/         OPC_CheckChild3Type, MVT::v8i32,
/*50173*/         OPC_RecordChild4, // #3 = $sampler
/*50174*/         OPC_RecordChild5, // #4 = $dmask
/*50175*/         OPC_RecordChild6, // #5 = $unorm
/*50176*/         OPC_RecordChild7, // #6 = $glc
/*50177*/         OPC_MoveChild, 8,
/*50179*/         OPC_RecordNode, // #7 = $slc
/*50180*/         OPC_MoveParent,
/*50181*/         OPC_MoveChild, 9,
/*50183*/         OPC_RecordNode, // #8 = $lwe
/*50184*/         OPC_MoveParent,
/*50185*/         OPC_MoveChild, 10,
/*50187*/         OPC_RecordNode, // #9 = $da
/*50188*/         OPC_MoveParent,
/*50189*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50234
/*50192*/           OPC_EmitMergeInputChains1_0,
/*50193*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50196*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50199*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50202*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50205*/           OPC_EmitInteger, MVT::i1, 0, 
/*50208*/           OPC_EmitInteger, MVT::i1, 0, 
/*50211*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50214*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50217*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50234*/         /*SwitchType*/ 42, MVT::v2f32,// ->50278
/*50236*/           OPC_EmitMergeInputChains1_0,
/*50237*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50240*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50243*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50246*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50249*/           OPC_EmitInteger, MVT::i1, 0, 
/*50252*/           OPC_EmitInteger, MVT::i1, 0, 
/*50255*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50258*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50261*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50278*/         /*SwitchType*/ 42, MVT::v4f32,// ->50322
/*50280*/           OPC_EmitMergeInputChains1_0,
/*50281*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50284*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50287*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50290*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50293*/           OPC_EmitInteger, MVT::i1, 0, 
/*50296*/           OPC_EmitInteger, MVT::i1, 0, 
/*50299*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50302*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50305*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50322*/         0, // EndSwitchType
/*50323*/       /*Scope*/ 27|128,1/*155*/, /*->50480*/
/*50325*/         OPC_CheckChild2Type, MVT::v16f32,
/*50327*/         OPC_RecordChild3, // #2 = $rsrc
/*50328*/         OPC_CheckChild3Type, MVT::v8i32,
/*50330*/         OPC_RecordChild4, // #3 = $sampler
/*50331*/         OPC_RecordChild5, // #4 = $dmask
/*50332*/         OPC_RecordChild6, // #5 = $unorm
/*50333*/         OPC_RecordChild7, // #6 = $glc
/*50334*/         OPC_MoveChild, 8,
/*50336*/         OPC_RecordNode, // #7 = $slc
/*50337*/         OPC_MoveParent,
/*50338*/         OPC_MoveChild, 9,
/*50340*/         OPC_RecordNode, // #8 = $lwe
/*50341*/         OPC_MoveParent,
/*50342*/         OPC_MoveChild, 10,
/*50344*/         OPC_RecordNode, // #9 = $da
/*50345*/         OPC_MoveParent,
/*50346*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50391
/*50349*/           OPC_EmitMergeInputChains1_0,
/*50350*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50353*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50356*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50359*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50362*/           OPC_EmitInteger, MVT::i1, 0, 
/*50365*/           OPC_EmitInteger, MVT::i1, 0, 
/*50368*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50371*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50374*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50391*/         /*SwitchType*/ 42, MVT::v2f32,// ->50435
/*50393*/           OPC_EmitMergeInputChains1_0,
/*50394*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50397*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50400*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50403*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50406*/           OPC_EmitInteger, MVT::i1, 0, 
/*50409*/           OPC_EmitInteger, MVT::i1, 0, 
/*50412*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50415*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50435*/         /*SwitchType*/ 42, MVT::v4f32,// ->50479
/*50437*/           OPC_EmitMergeInputChains1_0,
/*50438*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50441*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50444*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50447*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50450*/           OPC_EmitInteger, MVT::i1, 0, 
/*50453*/           OPC_EmitInteger, MVT::i1, 0, 
/*50456*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50459*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50462*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 429:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50479*/         0, // EndSwitchType
/*50480*/       0, /*End of Scope*/
/*50481*/     /*Scope*/ 23|128,6/*791*/, /*->51274*/
/*50483*/       OPC_CheckChild1Integer, 44|128,3/*428*/, 
/*50486*/       OPC_RecordChild2, // #1 = $addr
/*50487*/       OPC_Scope, 27|128,1/*155*/, /*->50645*/ // 5 children in Scope
/*50490*/         OPC_CheckChild2Type, MVT::f32,
/*50492*/         OPC_RecordChild3, // #2 = $rsrc
/*50493*/         OPC_CheckChild3Type, MVT::v8i32,
/*50495*/         OPC_RecordChild4, // #3 = $sampler
/*50496*/         OPC_RecordChild5, // #4 = $dmask
/*50497*/         OPC_RecordChild6, // #5 = $unorm
/*50498*/         OPC_RecordChild7, // #6 = $glc
/*50499*/         OPC_MoveChild, 8,
/*50501*/         OPC_RecordNode, // #7 = $slc
/*50502*/         OPC_MoveParent,
/*50503*/         OPC_MoveChild, 9,
/*50505*/         OPC_RecordNode, // #8 = $lwe
/*50506*/         OPC_MoveParent,
/*50507*/         OPC_MoveChild, 10,
/*50509*/         OPC_RecordNode, // #9 = $da
/*50510*/         OPC_MoveParent,
/*50511*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50556
/*50514*/           OPC_EmitMergeInputChains1_0,
/*50515*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50518*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50521*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50524*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50527*/           OPC_EmitInteger, MVT::i1, 0, 
/*50530*/           OPC_EmitInteger, MVT::i1, 0, 
/*50533*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50536*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50556*/         /*SwitchType*/ 42, MVT::v2f32,// ->50600
/*50558*/           OPC_EmitMergeInputChains1_0,
/*50559*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50562*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50565*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50568*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50571*/           OPC_EmitInteger, MVT::i1, 0, 
/*50574*/           OPC_EmitInteger, MVT::i1, 0, 
/*50577*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50580*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50583*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50600*/         /*SwitchType*/ 42, MVT::v4f32,// ->50644
/*50602*/           OPC_EmitMergeInputChains1_0,
/*50603*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50606*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50609*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50612*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50615*/           OPC_EmitInteger, MVT::i1, 0, 
/*50618*/           OPC_EmitInteger, MVT::i1, 0, 
/*50621*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50624*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50644*/         0, // EndSwitchType
/*50645*/       /*Scope*/ 27|128,1/*155*/, /*->50802*/
/*50647*/         OPC_CheckChild2Type, MVT::v2f32,
/*50649*/         OPC_RecordChild3, // #2 = $rsrc
/*50650*/         OPC_CheckChild3Type, MVT::v8i32,
/*50652*/         OPC_RecordChild4, // #3 = $sampler
/*50653*/         OPC_RecordChild5, // #4 = $dmask
/*50654*/         OPC_RecordChild6, // #5 = $unorm
/*50655*/         OPC_RecordChild7, // #6 = $glc
/*50656*/         OPC_MoveChild, 8,
/*50658*/         OPC_RecordNode, // #7 = $slc
/*50659*/         OPC_MoveParent,
/*50660*/         OPC_MoveChild, 9,
/*50662*/         OPC_RecordNode, // #8 = $lwe
/*50663*/         OPC_MoveParent,
/*50664*/         OPC_MoveChild, 10,
/*50666*/         OPC_RecordNode, // #9 = $da
/*50667*/         OPC_MoveParent,
/*50668*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50713
/*50671*/           OPC_EmitMergeInputChains1_0,
/*50672*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50675*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50678*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50681*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50684*/           OPC_EmitInteger, MVT::i1, 0, 
/*50687*/           OPC_EmitInteger, MVT::i1, 0, 
/*50690*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50693*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50696*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50713*/         /*SwitchType*/ 42, MVT::v2f32,// ->50757
/*50715*/           OPC_EmitMergeInputChains1_0,
/*50716*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50719*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50722*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50725*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50728*/           OPC_EmitInteger, MVT::i1, 0, 
/*50731*/           OPC_EmitInteger, MVT::i1, 0, 
/*50734*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50737*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50740*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50757*/         /*SwitchType*/ 42, MVT::v4f32,// ->50801
/*50759*/           OPC_EmitMergeInputChains1_0,
/*50760*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50763*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50766*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50769*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50772*/           OPC_EmitInteger, MVT::i1, 0, 
/*50775*/           OPC_EmitInteger, MVT::i1, 0, 
/*50778*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50781*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50784*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50801*/         0, // EndSwitchType
/*50802*/       /*Scope*/ 27|128,1/*155*/, /*->50959*/
/*50804*/         OPC_CheckChild2Type, MVT::v4f32,
/*50806*/         OPC_RecordChild3, // #2 = $rsrc
/*50807*/         OPC_CheckChild3Type, MVT::v8i32,
/*50809*/         OPC_RecordChild4, // #3 = $sampler
/*50810*/         OPC_RecordChild5, // #4 = $dmask
/*50811*/         OPC_RecordChild6, // #5 = $unorm
/*50812*/         OPC_RecordChild7, // #6 = $glc
/*50813*/         OPC_MoveChild, 8,
/*50815*/         OPC_RecordNode, // #7 = $slc
/*50816*/         OPC_MoveParent,
/*50817*/         OPC_MoveChild, 9,
/*50819*/         OPC_RecordNode, // #8 = $lwe
/*50820*/         OPC_MoveParent,
/*50821*/         OPC_MoveChild, 10,
/*50823*/         OPC_RecordNode, // #9 = $da
/*50824*/         OPC_MoveParent,
/*50825*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->50870
/*50828*/           OPC_EmitMergeInputChains1_0,
/*50829*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50832*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50835*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50838*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50841*/           OPC_EmitInteger, MVT::i1, 0, 
/*50844*/           OPC_EmitInteger, MVT::i1, 0, 
/*50847*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50850*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50853*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50870*/         /*SwitchType*/ 42, MVT::v2f32,// ->50914
/*50872*/           OPC_EmitMergeInputChains1_0,
/*50873*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50876*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50879*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50882*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50885*/           OPC_EmitInteger, MVT::i1, 0, 
/*50888*/           OPC_EmitInteger, MVT::i1, 0, 
/*50891*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50894*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50897*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50914*/         /*SwitchType*/ 42, MVT::v4f32,// ->50958
/*50916*/           OPC_EmitMergeInputChains1_0,
/*50917*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50920*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50923*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50926*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50929*/           OPC_EmitInteger, MVT::i1, 0, 
/*50932*/           OPC_EmitInteger, MVT::i1, 0, 
/*50935*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*50938*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*50941*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*50958*/         0, // EndSwitchType
/*50959*/       /*Scope*/ 27|128,1/*155*/, /*->51116*/
/*50961*/         OPC_CheckChild2Type, MVT::v8f32,
/*50963*/         OPC_RecordChild3, // #2 = $rsrc
/*50964*/         OPC_CheckChild3Type, MVT::v8i32,
/*50966*/         OPC_RecordChild4, // #3 = $sampler
/*50967*/         OPC_RecordChild5, // #4 = $dmask
/*50968*/         OPC_RecordChild6, // #5 = $unorm
/*50969*/         OPC_RecordChild7, // #6 = $glc
/*50970*/         OPC_MoveChild, 8,
/*50972*/         OPC_RecordNode, // #7 = $slc
/*50973*/         OPC_MoveParent,
/*50974*/         OPC_MoveChild, 9,
/*50976*/         OPC_RecordNode, // #8 = $lwe
/*50977*/         OPC_MoveParent,
/*50978*/         OPC_MoveChild, 10,
/*50980*/         OPC_RecordNode, // #9 = $da
/*50981*/         OPC_MoveParent,
/*50982*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51027
/*50985*/           OPC_EmitMergeInputChains1_0,
/*50986*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*50989*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*50992*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*50995*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*50998*/           OPC_EmitInteger, MVT::i1, 0, 
/*51001*/           OPC_EmitInteger, MVT::i1, 0, 
/*51004*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51007*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51010*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51027*/         /*SwitchType*/ 42, MVT::v2f32,// ->51071
/*51029*/           OPC_EmitMergeInputChains1_0,
/*51030*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51033*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51039*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51042*/           OPC_EmitInteger, MVT::i1, 0, 
/*51045*/           OPC_EmitInteger, MVT::i1, 0, 
/*51048*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51051*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51054*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51071*/         /*SwitchType*/ 42, MVT::v4f32,// ->51115
/*51073*/           OPC_EmitMergeInputChains1_0,
/*51074*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51077*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51080*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51083*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51086*/           OPC_EmitInteger, MVT::i1, 0, 
/*51089*/           OPC_EmitInteger, MVT::i1, 0, 
/*51092*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51095*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51115*/         0, // EndSwitchType
/*51116*/       /*Scope*/ 27|128,1/*155*/, /*->51273*/
/*51118*/         OPC_CheckChild2Type, MVT::v16f32,
/*51120*/         OPC_RecordChild3, // #2 = $rsrc
/*51121*/         OPC_CheckChild3Type, MVT::v8i32,
/*51123*/         OPC_RecordChild4, // #3 = $sampler
/*51124*/         OPC_RecordChild5, // #4 = $dmask
/*51125*/         OPC_RecordChild6, // #5 = $unorm
/*51126*/         OPC_RecordChild7, // #6 = $glc
/*51127*/         OPC_MoveChild, 8,
/*51129*/         OPC_RecordNode, // #7 = $slc
/*51130*/         OPC_MoveParent,
/*51131*/         OPC_MoveChild, 9,
/*51133*/         OPC_RecordNode, // #8 = $lwe
/*51134*/         OPC_MoveParent,
/*51135*/         OPC_MoveChild, 10,
/*51137*/         OPC_RecordNode, // #9 = $da
/*51138*/         OPC_MoveParent,
/*51139*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51184
/*51142*/           OPC_EmitMergeInputChains1_0,
/*51143*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51146*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51149*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51152*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51155*/           OPC_EmitInteger, MVT::i1, 0, 
/*51158*/           OPC_EmitInteger, MVT::i1, 0, 
/*51161*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51164*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51184*/         /*SwitchType*/ 42, MVT::v2f32,// ->51228
/*51186*/           OPC_EmitMergeInputChains1_0,
/*51187*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51190*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51193*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51196*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51199*/           OPC_EmitInteger, MVT::i1, 0, 
/*51202*/           OPC_EmitInteger, MVT::i1, 0, 
/*51205*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51208*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51228*/         /*SwitchType*/ 42, MVT::v4f32,// ->51272
/*51230*/           OPC_EmitMergeInputChains1_0,
/*51231*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51234*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51237*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51240*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51243*/           OPC_EmitInteger, MVT::i1, 0, 
/*51246*/           OPC_EmitInteger, MVT::i1, 0, 
/*51249*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51252*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51255*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 428:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51272*/         0, // EndSwitchType
/*51273*/       0, /*End of Scope*/
/*51274*/     /*Scope*/ 23|128,6/*791*/, /*->52067*/
/*51276*/       OPC_CheckChild1Integer, 79|128,3/*463*/, 
/*51279*/       OPC_RecordChild2, // #1 = $addr
/*51280*/       OPC_Scope, 27|128,1/*155*/, /*->51438*/ // 5 children in Scope
/*51283*/         OPC_CheckChild2Type, MVT::f32,
/*51285*/         OPC_RecordChild3, // #2 = $rsrc
/*51286*/         OPC_CheckChild3Type, MVT::v8i32,
/*51288*/         OPC_RecordChild4, // #3 = $sampler
/*51289*/         OPC_RecordChild5, // #4 = $dmask
/*51290*/         OPC_RecordChild6, // #5 = $unorm
/*51291*/         OPC_RecordChild7, // #6 = $glc
/*51292*/         OPC_MoveChild, 8,
/*51294*/         OPC_RecordNode, // #7 = $slc
/*51295*/         OPC_MoveParent,
/*51296*/         OPC_MoveChild, 9,
/*51298*/         OPC_RecordNode, // #8 = $lwe
/*51299*/         OPC_MoveParent,
/*51300*/         OPC_MoveChild, 10,
/*51302*/         OPC_RecordNode, // #9 = $da
/*51303*/         OPC_MoveParent,
/*51304*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51349
/*51307*/           OPC_EmitMergeInputChains1_0,
/*51308*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51311*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51314*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51317*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51320*/           OPC_EmitInteger, MVT::i1, 0, 
/*51323*/           OPC_EmitInteger, MVT::i1, 0, 
/*51326*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51329*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51332*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51349*/         /*SwitchType*/ 42, MVT::v2f32,// ->51393
/*51351*/           OPC_EmitMergeInputChains1_0,
/*51352*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51355*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51358*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51361*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51364*/           OPC_EmitInteger, MVT::i1, 0, 
/*51367*/           OPC_EmitInteger, MVT::i1, 0, 
/*51370*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51373*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51376*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51393*/         /*SwitchType*/ 42, MVT::v4f32,// ->51437
/*51395*/           OPC_EmitMergeInputChains1_0,
/*51396*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51399*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51402*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51405*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51408*/           OPC_EmitInteger, MVT::i1, 0, 
/*51411*/           OPC_EmitInteger, MVT::i1, 0, 
/*51414*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51417*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51420*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51437*/         0, // EndSwitchType
/*51438*/       /*Scope*/ 27|128,1/*155*/, /*->51595*/
/*51440*/         OPC_CheckChild2Type, MVT::v2f32,
/*51442*/         OPC_RecordChild3, // #2 = $rsrc
/*51443*/         OPC_CheckChild3Type, MVT::v8i32,
/*51445*/         OPC_RecordChild4, // #3 = $sampler
/*51446*/         OPC_RecordChild5, // #4 = $dmask
/*51447*/         OPC_RecordChild6, // #5 = $unorm
/*51448*/         OPC_RecordChild7, // #6 = $glc
/*51449*/         OPC_MoveChild, 8,
/*51451*/         OPC_RecordNode, // #7 = $slc
/*51452*/         OPC_MoveParent,
/*51453*/         OPC_MoveChild, 9,
/*51455*/         OPC_RecordNode, // #8 = $lwe
/*51456*/         OPC_MoveParent,
/*51457*/         OPC_MoveChild, 10,
/*51459*/         OPC_RecordNode, // #9 = $da
/*51460*/         OPC_MoveParent,
/*51461*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51506
/*51464*/           OPC_EmitMergeInputChains1_0,
/*51465*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51468*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51471*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51474*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51477*/           OPC_EmitInteger, MVT::i1, 0, 
/*51480*/           OPC_EmitInteger, MVT::i1, 0, 
/*51483*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51486*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51489*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51506*/         /*SwitchType*/ 42, MVT::v2f32,// ->51550
/*51508*/           OPC_EmitMergeInputChains1_0,
/*51509*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51512*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51515*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51518*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51521*/           OPC_EmitInteger, MVT::i1, 0, 
/*51524*/           OPC_EmitInteger, MVT::i1, 0, 
/*51527*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51530*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51533*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51550*/         /*SwitchType*/ 42, MVT::v4f32,// ->51594
/*51552*/           OPC_EmitMergeInputChains1_0,
/*51553*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51556*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51559*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51562*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51565*/           OPC_EmitInteger, MVT::i1, 0, 
/*51568*/           OPC_EmitInteger, MVT::i1, 0, 
/*51571*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51574*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51577*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51594*/         0, // EndSwitchType
/*51595*/       /*Scope*/ 27|128,1/*155*/, /*->51752*/
/*51597*/         OPC_CheckChild2Type, MVT::v4f32,
/*51599*/         OPC_RecordChild3, // #2 = $rsrc
/*51600*/         OPC_CheckChild3Type, MVT::v8i32,
/*51602*/         OPC_RecordChild4, // #3 = $sampler
/*51603*/         OPC_RecordChild5, // #4 = $dmask
/*51604*/         OPC_RecordChild6, // #5 = $unorm
/*51605*/         OPC_RecordChild7, // #6 = $glc
/*51606*/         OPC_MoveChild, 8,
/*51608*/         OPC_RecordNode, // #7 = $slc
/*51609*/         OPC_MoveParent,
/*51610*/         OPC_MoveChild, 9,
/*51612*/         OPC_RecordNode, // #8 = $lwe
/*51613*/         OPC_MoveParent,
/*51614*/         OPC_MoveChild, 10,
/*51616*/         OPC_RecordNode, // #9 = $da
/*51617*/         OPC_MoveParent,
/*51618*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51663
/*51621*/           OPC_EmitMergeInputChains1_0,
/*51622*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51625*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51628*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51631*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51634*/           OPC_EmitInteger, MVT::i1, 0, 
/*51637*/           OPC_EmitInteger, MVT::i1, 0, 
/*51640*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51643*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51646*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51663*/         /*SwitchType*/ 42, MVT::v2f32,// ->51707
/*51665*/           OPC_EmitMergeInputChains1_0,
/*51666*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51669*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51672*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51675*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51678*/           OPC_EmitInteger, MVT::i1, 0, 
/*51681*/           OPC_EmitInteger, MVT::i1, 0, 
/*51684*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51687*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51690*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51707*/         /*SwitchType*/ 42, MVT::v4f32,// ->51751
/*51709*/           OPC_EmitMergeInputChains1_0,
/*51710*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51713*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51716*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51719*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51722*/           OPC_EmitInteger, MVT::i1, 0, 
/*51725*/           OPC_EmitInteger, MVT::i1, 0, 
/*51728*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51731*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51734*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51751*/         0, // EndSwitchType
/*51752*/       /*Scope*/ 27|128,1/*155*/, /*->51909*/
/*51754*/         OPC_CheckChild2Type, MVT::v8f32,
/*51756*/         OPC_RecordChild3, // #2 = $rsrc
/*51757*/         OPC_CheckChild3Type, MVT::v8i32,
/*51759*/         OPC_RecordChild4, // #3 = $sampler
/*51760*/         OPC_RecordChild5, // #4 = $dmask
/*51761*/         OPC_RecordChild6, // #5 = $unorm
/*51762*/         OPC_RecordChild7, // #6 = $glc
/*51763*/         OPC_MoveChild, 8,
/*51765*/         OPC_RecordNode, // #7 = $slc
/*51766*/         OPC_MoveParent,
/*51767*/         OPC_MoveChild, 9,
/*51769*/         OPC_RecordNode, // #8 = $lwe
/*51770*/         OPC_MoveParent,
/*51771*/         OPC_MoveChild, 10,
/*51773*/         OPC_RecordNode, // #9 = $da
/*51774*/         OPC_MoveParent,
/*51775*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51820
/*51778*/           OPC_EmitMergeInputChains1_0,
/*51779*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51782*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51785*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51788*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51791*/           OPC_EmitInteger, MVT::i1, 0, 
/*51794*/           OPC_EmitInteger, MVT::i1, 0, 
/*51797*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51800*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51803*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51820*/         /*SwitchType*/ 42, MVT::v2f32,// ->51864
/*51822*/           OPC_EmitMergeInputChains1_0,
/*51823*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51826*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51829*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51832*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51835*/           OPC_EmitInteger, MVT::i1, 0, 
/*51838*/           OPC_EmitInteger, MVT::i1, 0, 
/*51841*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51844*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51847*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51864*/         /*SwitchType*/ 42, MVT::v4f32,// ->51908
/*51866*/           OPC_EmitMergeInputChains1_0,
/*51867*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51870*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51873*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51876*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51879*/           OPC_EmitInteger, MVT::i1, 0, 
/*51882*/           OPC_EmitInteger, MVT::i1, 0, 
/*51885*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51888*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51891*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51908*/         0, // EndSwitchType
/*51909*/       /*Scope*/ 27|128,1/*155*/, /*->52066*/
/*51911*/         OPC_CheckChild2Type, MVT::v16f32,
/*51913*/         OPC_RecordChild3, // #2 = $rsrc
/*51914*/         OPC_CheckChild3Type, MVT::v8i32,
/*51916*/         OPC_RecordChild4, // #3 = $sampler
/*51917*/         OPC_RecordChild5, // #4 = $dmask
/*51918*/         OPC_RecordChild6, // #5 = $unorm
/*51919*/         OPC_RecordChild7, // #6 = $glc
/*51920*/         OPC_MoveChild, 8,
/*51922*/         OPC_RecordNode, // #7 = $slc
/*51923*/         OPC_MoveParent,
/*51924*/         OPC_MoveChild, 9,
/*51926*/         OPC_RecordNode, // #8 = $lwe
/*51927*/         OPC_MoveParent,
/*51928*/         OPC_MoveChild, 10,
/*51930*/         OPC_RecordNode, // #9 = $da
/*51931*/         OPC_MoveParent,
/*51932*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->51977
/*51935*/           OPC_EmitMergeInputChains1_0,
/*51936*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51939*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51942*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51945*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51948*/           OPC_EmitInteger, MVT::i1, 0, 
/*51951*/           OPC_EmitInteger, MVT::i1, 0, 
/*51954*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*51957*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*51960*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*51977*/         /*SwitchType*/ 42, MVT::v2f32,// ->52021
/*51979*/           OPC_EmitMergeInputChains1_0,
/*51980*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*51983*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*51986*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*51989*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*51992*/           OPC_EmitInteger, MVT::i1, 0, 
/*51995*/           OPC_EmitInteger, MVT::i1, 0, 
/*51998*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52001*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52021*/         /*SwitchType*/ 42, MVT::v4f32,// ->52065
/*52023*/           OPC_EmitMergeInputChains1_0,
/*52024*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52027*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52030*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52033*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52036*/           OPC_EmitInteger, MVT::i1, 0, 
/*52039*/           OPC_EmitInteger, MVT::i1, 0, 
/*52042*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52045*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52048*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 463:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52065*/         0, // EndSwitchType
/*52066*/       0, /*End of Scope*/
/*52067*/     /*Scope*/ 23|128,6/*791*/, /*->52860*/
/*52069*/       OPC_CheckChild1Integer, 69|128,3/*453*/, 
/*52072*/       OPC_RecordChild2, // #1 = $addr
/*52073*/       OPC_Scope, 27|128,1/*155*/, /*->52231*/ // 5 children in Scope
/*52076*/         OPC_CheckChild2Type, MVT::f32,
/*52078*/         OPC_RecordChild3, // #2 = $rsrc
/*52079*/         OPC_CheckChild3Type, MVT::v8i32,
/*52081*/         OPC_RecordChild4, // #3 = $sampler
/*52082*/         OPC_RecordChild5, // #4 = $dmask
/*52083*/         OPC_RecordChild6, // #5 = $unorm
/*52084*/         OPC_RecordChild7, // #6 = $glc
/*52085*/         OPC_MoveChild, 8,
/*52087*/         OPC_RecordNode, // #7 = $slc
/*52088*/         OPC_MoveParent,
/*52089*/         OPC_MoveChild, 9,
/*52091*/         OPC_RecordNode, // #8 = $lwe
/*52092*/         OPC_MoveParent,
/*52093*/         OPC_MoveChild, 10,
/*52095*/         OPC_RecordNode, // #9 = $da
/*52096*/         OPC_MoveParent,
/*52097*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52142
/*52100*/           OPC_EmitMergeInputChains1_0,
/*52101*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52104*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52107*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52110*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52113*/           OPC_EmitInteger, MVT::i1, 0, 
/*52116*/           OPC_EmitInteger, MVT::i1, 0, 
/*52119*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52122*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52125*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52142*/         /*SwitchType*/ 42, MVT::v2f32,// ->52186
/*52144*/           OPC_EmitMergeInputChains1_0,
/*52145*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52148*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52151*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52154*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52157*/           OPC_EmitInteger, MVT::i1, 0, 
/*52160*/           OPC_EmitInteger, MVT::i1, 0, 
/*52163*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52166*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52169*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52186*/         /*SwitchType*/ 42, MVT::v4f32,// ->52230
/*52188*/           OPC_EmitMergeInputChains1_0,
/*52189*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52192*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52195*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52198*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52201*/           OPC_EmitInteger, MVT::i1, 0, 
/*52204*/           OPC_EmitInteger, MVT::i1, 0, 
/*52207*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52210*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52213*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52230*/         0, // EndSwitchType
/*52231*/       /*Scope*/ 27|128,1/*155*/, /*->52388*/
/*52233*/         OPC_CheckChild2Type, MVT::v2f32,
/*52235*/         OPC_RecordChild3, // #2 = $rsrc
/*52236*/         OPC_CheckChild3Type, MVT::v8i32,
/*52238*/         OPC_RecordChild4, // #3 = $sampler
/*52239*/         OPC_RecordChild5, // #4 = $dmask
/*52240*/         OPC_RecordChild6, // #5 = $unorm
/*52241*/         OPC_RecordChild7, // #6 = $glc
/*52242*/         OPC_MoveChild, 8,
/*52244*/         OPC_RecordNode, // #7 = $slc
/*52245*/         OPC_MoveParent,
/*52246*/         OPC_MoveChild, 9,
/*52248*/         OPC_RecordNode, // #8 = $lwe
/*52249*/         OPC_MoveParent,
/*52250*/         OPC_MoveChild, 10,
/*52252*/         OPC_RecordNode, // #9 = $da
/*52253*/         OPC_MoveParent,
/*52254*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52299
/*52257*/           OPC_EmitMergeInputChains1_0,
/*52258*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52261*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52264*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52267*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52270*/           OPC_EmitInteger, MVT::i1, 0, 
/*52273*/           OPC_EmitInteger, MVT::i1, 0, 
/*52276*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52279*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52282*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52299*/         /*SwitchType*/ 42, MVT::v2f32,// ->52343
/*52301*/           OPC_EmitMergeInputChains1_0,
/*52302*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52305*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52308*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52311*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52314*/           OPC_EmitInteger, MVT::i1, 0, 
/*52317*/           OPC_EmitInteger, MVT::i1, 0, 
/*52320*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52323*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52326*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52343*/         /*SwitchType*/ 42, MVT::v4f32,// ->52387
/*52345*/           OPC_EmitMergeInputChains1_0,
/*52346*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52349*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52352*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52355*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52358*/           OPC_EmitInteger, MVT::i1, 0, 
/*52361*/           OPC_EmitInteger, MVT::i1, 0, 
/*52364*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52367*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52370*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52387*/         0, // EndSwitchType
/*52388*/       /*Scope*/ 27|128,1/*155*/, /*->52545*/
/*52390*/         OPC_CheckChild2Type, MVT::v4f32,
/*52392*/         OPC_RecordChild3, // #2 = $rsrc
/*52393*/         OPC_CheckChild3Type, MVT::v8i32,
/*52395*/         OPC_RecordChild4, // #3 = $sampler
/*52396*/         OPC_RecordChild5, // #4 = $dmask
/*52397*/         OPC_RecordChild6, // #5 = $unorm
/*52398*/         OPC_RecordChild7, // #6 = $glc
/*52399*/         OPC_MoveChild, 8,
/*52401*/         OPC_RecordNode, // #7 = $slc
/*52402*/         OPC_MoveParent,
/*52403*/         OPC_MoveChild, 9,
/*52405*/         OPC_RecordNode, // #8 = $lwe
/*52406*/         OPC_MoveParent,
/*52407*/         OPC_MoveChild, 10,
/*52409*/         OPC_RecordNode, // #9 = $da
/*52410*/         OPC_MoveParent,
/*52411*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52456
/*52414*/           OPC_EmitMergeInputChains1_0,
/*52415*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52418*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52421*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52424*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52427*/           OPC_EmitInteger, MVT::i1, 0, 
/*52430*/           OPC_EmitInteger, MVT::i1, 0, 
/*52433*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52436*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52439*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52456*/         /*SwitchType*/ 42, MVT::v2f32,// ->52500
/*52458*/           OPC_EmitMergeInputChains1_0,
/*52459*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52462*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52465*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52468*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52471*/           OPC_EmitInteger, MVT::i1, 0, 
/*52474*/           OPC_EmitInteger, MVT::i1, 0, 
/*52477*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52480*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52483*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52500*/         /*SwitchType*/ 42, MVT::v4f32,// ->52544
/*52502*/           OPC_EmitMergeInputChains1_0,
/*52503*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52506*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52509*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52512*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52515*/           OPC_EmitInteger, MVT::i1, 0, 
/*52518*/           OPC_EmitInteger, MVT::i1, 0, 
/*52521*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52524*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52527*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52544*/         0, // EndSwitchType
/*52545*/       /*Scope*/ 27|128,1/*155*/, /*->52702*/
/*52547*/         OPC_CheckChild2Type, MVT::v8f32,
/*52549*/         OPC_RecordChild3, // #2 = $rsrc
/*52550*/         OPC_CheckChild3Type, MVT::v8i32,
/*52552*/         OPC_RecordChild4, // #3 = $sampler
/*52553*/         OPC_RecordChild5, // #4 = $dmask
/*52554*/         OPC_RecordChild6, // #5 = $unorm
/*52555*/         OPC_RecordChild7, // #6 = $glc
/*52556*/         OPC_MoveChild, 8,
/*52558*/         OPC_RecordNode, // #7 = $slc
/*52559*/         OPC_MoveParent,
/*52560*/         OPC_MoveChild, 9,
/*52562*/         OPC_RecordNode, // #8 = $lwe
/*52563*/         OPC_MoveParent,
/*52564*/         OPC_MoveChild, 10,
/*52566*/         OPC_RecordNode, // #9 = $da
/*52567*/         OPC_MoveParent,
/*52568*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52613
/*52571*/           OPC_EmitMergeInputChains1_0,
/*52572*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52575*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52578*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52581*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52584*/           OPC_EmitInteger, MVT::i1, 0, 
/*52587*/           OPC_EmitInteger, MVT::i1, 0, 
/*52590*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52593*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52596*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52613*/         /*SwitchType*/ 42, MVT::v2f32,// ->52657
/*52615*/           OPC_EmitMergeInputChains1_0,
/*52616*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52619*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52622*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52625*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52628*/           OPC_EmitInteger, MVT::i1, 0, 
/*52631*/           OPC_EmitInteger, MVT::i1, 0, 
/*52634*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52637*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52640*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52657*/         /*SwitchType*/ 42, MVT::v4f32,// ->52701
/*52659*/           OPC_EmitMergeInputChains1_0,
/*52660*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52663*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52666*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52669*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52672*/           OPC_EmitInteger, MVT::i1, 0, 
/*52675*/           OPC_EmitInteger, MVT::i1, 0, 
/*52678*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52681*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52684*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52701*/         0, // EndSwitchType
/*52702*/       /*Scope*/ 27|128,1/*155*/, /*->52859*/
/*52704*/         OPC_CheckChild2Type, MVT::v16f32,
/*52706*/         OPC_RecordChild3, // #2 = $rsrc
/*52707*/         OPC_CheckChild3Type, MVT::v8i32,
/*52709*/         OPC_RecordChild4, // #3 = $sampler
/*52710*/         OPC_RecordChild5, // #4 = $dmask
/*52711*/         OPC_RecordChild6, // #5 = $unorm
/*52712*/         OPC_RecordChild7, // #6 = $glc
/*52713*/         OPC_MoveChild, 8,
/*52715*/         OPC_RecordNode, // #7 = $slc
/*52716*/         OPC_MoveParent,
/*52717*/         OPC_MoveChild, 9,
/*52719*/         OPC_RecordNode, // #8 = $lwe
/*52720*/         OPC_MoveParent,
/*52721*/         OPC_MoveChild, 10,
/*52723*/         OPC_RecordNode, // #9 = $da
/*52724*/         OPC_MoveParent,
/*52725*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52770
/*52728*/           OPC_EmitMergeInputChains1_0,
/*52729*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52732*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52735*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52738*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52741*/           OPC_EmitInteger, MVT::i1, 0, 
/*52744*/           OPC_EmitInteger, MVT::i1, 0, 
/*52747*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52750*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52753*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52770*/         /*SwitchType*/ 42, MVT::v2f32,// ->52814
/*52772*/           OPC_EmitMergeInputChains1_0,
/*52773*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52776*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52779*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52782*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52785*/           OPC_EmitInteger, MVT::i1, 0, 
/*52788*/           OPC_EmitInteger, MVT::i1, 0, 
/*52791*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52794*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52797*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52814*/         /*SwitchType*/ 42, MVT::v4f32,// ->52858
/*52816*/           OPC_EmitMergeInputChains1_0,
/*52817*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52820*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52823*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52826*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52829*/           OPC_EmitInteger, MVT::i1, 0, 
/*52832*/           OPC_EmitInteger, MVT::i1, 0, 
/*52835*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52838*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52841*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 453:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52858*/         0, // EndSwitchType
/*52859*/       0, /*End of Scope*/
/*52860*/     /*Scope*/ 23|128,6/*791*/, /*->53653*/
/*52862*/       OPC_CheckChild1Integer, 68|128,3/*452*/, 
/*52865*/       OPC_RecordChild2, // #1 = $addr
/*52866*/       OPC_Scope, 27|128,1/*155*/, /*->53024*/ // 5 children in Scope
/*52869*/         OPC_CheckChild2Type, MVT::f32,
/*52871*/         OPC_RecordChild3, // #2 = $rsrc
/*52872*/         OPC_CheckChild3Type, MVT::v8i32,
/*52874*/         OPC_RecordChild4, // #3 = $sampler
/*52875*/         OPC_RecordChild5, // #4 = $dmask
/*52876*/         OPC_RecordChild6, // #5 = $unorm
/*52877*/         OPC_RecordChild7, // #6 = $glc
/*52878*/         OPC_MoveChild, 8,
/*52880*/         OPC_RecordNode, // #7 = $slc
/*52881*/         OPC_MoveParent,
/*52882*/         OPC_MoveChild, 9,
/*52884*/         OPC_RecordNode, // #8 = $lwe
/*52885*/         OPC_MoveParent,
/*52886*/         OPC_MoveChild, 10,
/*52888*/         OPC_RecordNode, // #9 = $da
/*52889*/         OPC_MoveParent,
/*52890*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->52935
/*52893*/           OPC_EmitMergeInputChains1_0,
/*52894*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52897*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52900*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52903*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52906*/           OPC_EmitInteger, MVT::i1, 0, 
/*52909*/           OPC_EmitInteger, MVT::i1, 0, 
/*52912*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52915*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52918*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52935*/         /*SwitchType*/ 42, MVT::v2f32,// ->52979
/*52937*/           OPC_EmitMergeInputChains1_0,
/*52938*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52941*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52944*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52947*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52950*/           OPC_EmitInteger, MVT::i1, 0, 
/*52953*/           OPC_EmitInteger, MVT::i1, 0, 
/*52956*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*52959*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*52962*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*52979*/         /*SwitchType*/ 42, MVT::v4f32,// ->53023
/*52981*/           OPC_EmitMergeInputChains1_0,
/*52982*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*52985*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*52988*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*52991*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*52994*/           OPC_EmitInteger, MVT::i1, 0, 
/*52997*/           OPC_EmitInteger, MVT::i1, 0, 
/*53000*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53003*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53006*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53023*/         0, // EndSwitchType
/*53024*/       /*Scope*/ 27|128,1/*155*/, /*->53181*/
/*53026*/         OPC_CheckChild2Type, MVT::v2f32,
/*53028*/         OPC_RecordChild3, // #2 = $rsrc
/*53029*/         OPC_CheckChild3Type, MVT::v8i32,
/*53031*/         OPC_RecordChild4, // #3 = $sampler
/*53032*/         OPC_RecordChild5, // #4 = $dmask
/*53033*/         OPC_RecordChild6, // #5 = $unorm
/*53034*/         OPC_RecordChild7, // #6 = $glc
/*53035*/         OPC_MoveChild, 8,
/*53037*/         OPC_RecordNode, // #7 = $slc
/*53038*/         OPC_MoveParent,
/*53039*/         OPC_MoveChild, 9,
/*53041*/         OPC_RecordNode, // #8 = $lwe
/*53042*/         OPC_MoveParent,
/*53043*/         OPC_MoveChild, 10,
/*53045*/         OPC_RecordNode, // #9 = $da
/*53046*/         OPC_MoveParent,
/*53047*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53092
/*53050*/           OPC_EmitMergeInputChains1_0,
/*53051*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53054*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53057*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53060*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53063*/           OPC_EmitInteger, MVT::i1, 0, 
/*53066*/           OPC_EmitInteger, MVT::i1, 0, 
/*53069*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53072*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53075*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53092*/         /*SwitchType*/ 42, MVT::v2f32,// ->53136
/*53094*/           OPC_EmitMergeInputChains1_0,
/*53095*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53098*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53104*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53107*/           OPC_EmitInteger, MVT::i1, 0, 
/*53110*/           OPC_EmitInteger, MVT::i1, 0, 
/*53113*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53116*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53119*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53136*/         /*SwitchType*/ 42, MVT::v4f32,// ->53180
/*53138*/           OPC_EmitMergeInputChains1_0,
/*53139*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53142*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53145*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53148*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53151*/           OPC_EmitInteger, MVT::i1, 0, 
/*53154*/           OPC_EmitInteger, MVT::i1, 0, 
/*53157*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53160*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53163*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53180*/         0, // EndSwitchType
/*53181*/       /*Scope*/ 27|128,1/*155*/, /*->53338*/
/*53183*/         OPC_CheckChild2Type, MVT::v4f32,
/*53185*/         OPC_RecordChild3, // #2 = $rsrc
/*53186*/         OPC_CheckChild3Type, MVT::v8i32,
/*53188*/         OPC_RecordChild4, // #3 = $sampler
/*53189*/         OPC_RecordChild5, // #4 = $dmask
/*53190*/         OPC_RecordChild6, // #5 = $unorm
/*53191*/         OPC_RecordChild7, // #6 = $glc
/*53192*/         OPC_MoveChild, 8,
/*53194*/         OPC_RecordNode, // #7 = $slc
/*53195*/         OPC_MoveParent,
/*53196*/         OPC_MoveChild, 9,
/*53198*/         OPC_RecordNode, // #8 = $lwe
/*53199*/         OPC_MoveParent,
/*53200*/         OPC_MoveChild, 10,
/*53202*/         OPC_RecordNode, // #9 = $da
/*53203*/         OPC_MoveParent,
/*53204*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53249
/*53207*/           OPC_EmitMergeInputChains1_0,
/*53208*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53211*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53214*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53217*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53220*/           OPC_EmitInteger, MVT::i1, 0, 
/*53223*/           OPC_EmitInteger, MVT::i1, 0, 
/*53226*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53229*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53232*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53249*/         /*SwitchType*/ 42, MVT::v2f32,// ->53293
/*53251*/           OPC_EmitMergeInputChains1_0,
/*53252*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53255*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53258*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53261*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53264*/           OPC_EmitInteger, MVT::i1, 0, 
/*53267*/           OPC_EmitInteger, MVT::i1, 0, 
/*53270*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53273*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53276*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53293*/         /*SwitchType*/ 42, MVT::v4f32,// ->53337
/*53295*/           OPC_EmitMergeInputChains1_0,
/*53296*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53299*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53302*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53305*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53308*/           OPC_EmitInteger, MVT::i1, 0, 
/*53311*/           OPC_EmitInteger, MVT::i1, 0, 
/*53314*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53317*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53320*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53337*/         0, // EndSwitchType
/*53338*/       /*Scope*/ 27|128,1/*155*/, /*->53495*/
/*53340*/         OPC_CheckChild2Type, MVT::v8f32,
/*53342*/         OPC_RecordChild3, // #2 = $rsrc
/*53343*/         OPC_CheckChild3Type, MVT::v8i32,
/*53345*/         OPC_RecordChild4, // #3 = $sampler
/*53346*/         OPC_RecordChild5, // #4 = $dmask
/*53347*/         OPC_RecordChild6, // #5 = $unorm
/*53348*/         OPC_RecordChild7, // #6 = $glc
/*53349*/         OPC_MoveChild, 8,
/*53351*/         OPC_RecordNode, // #7 = $slc
/*53352*/         OPC_MoveParent,
/*53353*/         OPC_MoveChild, 9,
/*53355*/         OPC_RecordNode, // #8 = $lwe
/*53356*/         OPC_MoveParent,
/*53357*/         OPC_MoveChild, 10,
/*53359*/         OPC_RecordNode, // #9 = $da
/*53360*/         OPC_MoveParent,
/*53361*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53406
/*53364*/           OPC_EmitMergeInputChains1_0,
/*53365*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53368*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53371*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53374*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53377*/           OPC_EmitInteger, MVT::i1, 0, 
/*53380*/           OPC_EmitInteger, MVT::i1, 0, 
/*53383*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53386*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53406*/         /*SwitchType*/ 42, MVT::v2f32,// ->53450
/*53408*/           OPC_EmitMergeInputChains1_0,
/*53409*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53412*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53415*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53418*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53421*/           OPC_EmitInteger, MVT::i1, 0, 
/*53424*/           OPC_EmitInteger, MVT::i1, 0, 
/*53427*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53430*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53450*/         /*SwitchType*/ 42, MVT::v4f32,// ->53494
/*53452*/           OPC_EmitMergeInputChains1_0,
/*53453*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53456*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53459*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53462*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53465*/           OPC_EmitInteger, MVT::i1, 0, 
/*53468*/           OPC_EmitInteger, MVT::i1, 0, 
/*53471*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53474*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53477*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53494*/         0, // EndSwitchType
/*53495*/       /*Scope*/ 27|128,1/*155*/, /*->53652*/
/*53497*/         OPC_CheckChild2Type, MVT::v16f32,
/*53499*/         OPC_RecordChild3, // #2 = $rsrc
/*53500*/         OPC_CheckChild3Type, MVT::v8i32,
/*53502*/         OPC_RecordChild4, // #3 = $sampler
/*53503*/         OPC_RecordChild5, // #4 = $dmask
/*53504*/         OPC_RecordChild6, // #5 = $unorm
/*53505*/         OPC_RecordChild7, // #6 = $glc
/*53506*/         OPC_MoveChild, 8,
/*53508*/         OPC_RecordNode, // #7 = $slc
/*53509*/         OPC_MoveParent,
/*53510*/         OPC_MoveChild, 9,
/*53512*/         OPC_RecordNode, // #8 = $lwe
/*53513*/         OPC_MoveParent,
/*53514*/         OPC_MoveChild, 10,
/*53516*/         OPC_RecordNode, // #9 = $da
/*53517*/         OPC_MoveParent,
/*53518*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53563
/*53521*/           OPC_EmitMergeInputChains1_0,
/*53522*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53525*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53528*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53531*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53534*/           OPC_EmitInteger, MVT::i1, 0, 
/*53537*/           OPC_EmitInteger, MVT::i1, 0, 
/*53540*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53543*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 452:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53563*/         /*SwitchType*/ 42, MVT::v2f32,// ->53607
/*53565*/           OPC_EmitMergeInputChains1_0,
/*53566*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53569*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53572*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53575*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53578*/           OPC_EmitInteger, MVT::i1, 0, 
/*53581*/           OPC_EmitInteger, MVT::i1, 0, 
/*53584*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53587*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53590*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 452:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53607*/         /*SwitchType*/ 42, MVT::v4f32,// ->53651
/*53609*/           OPC_EmitMergeInputChains1_0,
/*53610*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53613*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53616*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53619*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53622*/           OPC_EmitInteger, MVT::i1, 0, 
/*53625*/           OPC_EmitInteger, MVT::i1, 0, 
/*53628*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53631*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53634*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 452:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53651*/         0, // EndSwitchType
/*53652*/       0, /*End of Scope*/
/*53653*/     /*Scope*/ 23|128,6/*791*/, /*->54446*/
/*53655*/       OPC_CheckChild1Integer, 65|128,3/*449*/, 
/*53658*/       OPC_RecordChild2, // #1 = $addr
/*53659*/       OPC_Scope, 27|128,1/*155*/, /*->53817*/ // 5 children in Scope
/*53662*/         OPC_CheckChild2Type, MVT::f32,
/*53664*/         OPC_RecordChild3, // #2 = $rsrc
/*53665*/         OPC_CheckChild3Type, MVT::v8i32,
/*53667*/         OPC_RecordChild4, // #3 = $sampler
/*53668*/         OPC_RecordChild5, // #4 = $dmask
/*53669*/         OPC_RecordChild6, // #5 = $unorm
/*53670*/         OPC_RecordChild7, // #6 = $glc
/*53671*/         OPC_MoveChild, 8,
/*53673*/         OPC_RecordNode, // #7 = $slc
/*53674*/         OPC_MoveParent,
/*53675*/         OPC_MoveChild, 9,
/*53677*/         OPC_RecordNode, // #8 = $lwe
/*53678*/         OPC_MoveParent,
/*53679*/         OPC_MoveChild, 10,
/*53681*/         OPC_RecordNode, // #9 = $da
/*53682*/         OPC_MoveParent,
/*53683*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53728
/*53686*/           OPC_EmitMergeInputChains1_0,
/*53687*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53690*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53693*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53696*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53699*/           OPC_EmitInteger, MVT::i1, 0, 
/*53702*/           OPC_EmitInteger, MVT::i1, 0, 
/*53705*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53708*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53711*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53728*/         /*SwitchType*/ 42, MVT::v2f32,// ->53772
/*53730*/           OPC_EmitMergeInputChains1_0,
/*53731*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53734*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53737*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53740*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53743*/           OPC_EmitInteger, MVT::i1, 0, 
/*53746*/           OPC_EmitInteger, MVT::i1, 0, 
/*53749*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53752*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53755*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53772*/         /*SwitchType*/ 42, MVT::v4f32,// ->53816
/*53774*/           OPC_EmitMergeInputChains1_0,
/*53775*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53778*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53781*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53784*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53787*/           OPC_EmitInteger, MVT::i1, 0, 
/*53790*/           OPC_EmitInteger, MVT::i1, 0, 
/*53793*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53796*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53799*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53816*/         0, // EndSwitchType
/*53817*/       /*Scope*/ 27|128,1/*155*/, /*->53974*/
/*53819*/         OPC_CheckChild2Type, MVT::v2f32,
/*53821*/         OPC_RecordChild3, // #2 = $rsrc
/*53822*/         OPC_CheckChild3Type, MVT::v8i32,
/*53824*/         OPC_RecordChild4, // #3 = $sampler
/*53825*/         OPC_RecordChild5, // #4 = $dmask
/*53826*/         OPC_RecordChild6, // #5 = $unorm
/*53827*/         OPC_RecordChild7, // #6 = $glc
/*53828*/         OPC_MoveChild, 8,
/*53830*/         OPC_RecordNode, // #7 = $slc
/*53831*/         OPC_MoveParent,
/*53832*/         OPC_MoveChild, 9,
/*53834*/         OPC_RecordNode, // #8 = $lwe
/*53835*/         OPC_MoveParent,
/*53836*/         OPC_MoveChild, 10,
/*53838*/         OPC_RecordNode, // #9 = $da
/*53839*/         OPC_MoveParent,
/*53840*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->53885
/*53843*/           OPC_EmitMergeInputChains1_0,
/*53844*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53847*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53850*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53853*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53856*/           OPC_EmitInteger, MVT::i1, 0, 
/*53859*/           OPC_EmitInteger, MVT::i1, 0, 
/*53862*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53865*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53885*/         /*SwitchType*/ 42, MVT::v2f32,// ->53929
/*53887*/           OPC_EmitMergeInputChains1_0,
/*53888*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53891*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53894*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53897*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53900*/           OPC_EmitInteger, MVT::i1, 0, 
/*53903*/           OPC_EmitInteger, MVT::i1, 0, 
/*53906*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53909*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53912*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53929*/         /*SwitchType*/ 42, MVT::v4f32,// ->53973
/*53931*/           OPC_EmitMergeInputChains1_0,
/*53932*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*53935*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*53938*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*53941*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*53944*/           OPC_EmitInteger, MVT::i1, 0, 
/*53947*/           OPC_EmitInteger, MVT::i1, 0, 
/*53950*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*53953*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*53956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*53973*/         0, // EndSwitchType
/*53974*/       /*Scope*/ 27|128,1/*155*/, /*->54131*/
/*53976*/         OPC_CheckChild2Type, MVT::v4f32,
/*53978*/         OPC_RecordChild3, // #2 = $rsrc
/*53979*/         OPC_CheckChild3Type, MVT::v8i32,
/*53981*/         OPC_RecordChild4, // #3 = $sampler
/*53982*/         OPC_RecordChild5, // #4 = $dmask
/*53983*/         OPC_RecordChild6, // #5 = $unorm
/*53984*/         OPC_RecordChild7, // #6 = $glc
/*53985*/         OPC_MoveChild, 8,
/*53987*/         OPC_RecordNode, // #7 = $slc
/*53988*/         OPC_MoveParent,
/*53989*/         OPC_MoveChild, 9,
/*53991*/         OPC_RecordNode, // #8 = $lwe
/*53992*/         OPC_MoveParent,
/*53993*/         OPC_MoveChild, 10,
/*53995*/         OPC_RecordNode, // #9 = $da
/*53996*/         OPC_MoveParent,
/*53997*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54042
/*54000*/           OPC_EmitMergeInputChains1_0,
/*54001*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54004*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54007*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54010*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54013*/           OPC_EmitInteger, MVT::i1, 0, 
/*54016*/           OPC_EmitInteger, MVT::i1, 0, 
/*54019*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54022*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54025*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54042*/         /*SwitchType*/ 42, MVT::v2f32,// ->54086
/*54044*/           OPC_EmitMergeInputChains1_0,
/*54045*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54048*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54051*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54054*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54057*/           OPC_EmitInteger, MVT::i1, 0, 
/*54060*/           OPC_EmitInteger, MVT::i1, 0, 
/*54063*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54066*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54069*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54086*/         /*SwitchType*/ 42, MVT::v4f32,// ->54130
/*54088*/           OPC_EmitMergeInputChains1_0,
/*54089*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54092*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54095*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54098*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54101*/           OPC_EmitInteger, MVT::i1, 0, 
/*54104*/           OPC_EmitInteger, MVT::i1, 0, 
/*54107*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54110*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54113*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54130*/         0, // EndSwitchType
/*54131*/       /*Scope*/ 27|128,1/*155*/, /*->54288*/
/*54133*/         OPC_CheckChild2Type, MVT::v8f32,
/*54135*/         OPC_RecordChild3, // #2 = $rsrc
/*54136*/         OPC_CheckChild3Type, MVT::v8i32,
/*54138*/         OPC_RecordChild4, // #3 = $sampler
/*54139*/         OPC_RecordChild5, // #4 = $dmask
/*54140*/         OPC_RecordChild6, // #5 = $unorm
/*54141*/         OPC_RecordChild7, // #6 = $glc
/*54142*/         OPC_MoveChild, 8,
/*54144*/         OPC_RecordNode, // #7 = $slc
/*54145*/         OPC_MoveParent,
/*54146*/         OPC_MoveChild, 9,
/*54148*/         OPC_RecordNode, // #8 = $lwe
/*54149*/         OPC_MoveParent,
/*54150*/         OPC_MoveChild, 10,
/*54152*/         OPC_RecordNode, // #9 = $da
/*54153*/         OPC_MoveParent,
/*54154*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54199
/*54157*/           OPC_EmitMergeInputChains1_0,
/*54158*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54161*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54164*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54167*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54170*/           OPC_EmitInteger, MVT::i1, 0, 
/*54173*/           OPC_EmitInteger, MVT::i1, 0, 
/*54176*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54179*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54182*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54199*/         /*SwitchType*/ 42, MVT::v2f32,// ->54243
/*54201*/           OPC_EmitMergeInputChains1_0,
/*54202*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54205*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54208*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54211*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54214*/           OPC_EmitInteger, MVT::i1, 0, 
/*54217*/           OPC_EmitInteger, MVT::i1, 0, 
/*54220*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54223*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54226*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54243*/         /*SwitchType*/ 42, MVT::v4f32,// ->54287
/*54245*/           OPC_EmitMergeInputChains1_0,
/*54246*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54249*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54252*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54255*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54258*/           OPC_EmitInteger, MVT::i1, 0, 
/*54261*/           OPC_EmitInteger, MVT::i1, 0, 
/*54264*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54267*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54270*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54287*/         0, // EndSwitchType
/*54288*/       /*Scope*/ 27|128,1/*155*/, /*->54445*/
/*54290*/         OPC_CheckChild2Type, MVT::v16f32,
/*54292*/         OPC_RecordChild3, // #2 = $rsrc
/*54293*/         OPC_CheckChild3Type, MVT::v8i32,
/*54295*/         OPC_RecordChild4, // #3 = $sampler
/*54296*/         OPC_RecordChild5, // #4 = $dmask
/*54297*/         OPC_RecordChild6, // #5 = $unorm
/*54298*/         OPC_RecordChild7, // #6 = $glc
/*54299*/         OPC_MoveChild, 8,
/*54301*/         OPC_RecordNode, // #7 = $slc
/*54302*/         OPC_MoveParent,
/*54303*/         OPC_MoveChild, 9,
/*54305*/         OPC_RecordNode, // #8 = $lwe
/*54306*/         OPC_MoveParent,
/*54307*/         OPC_MoveChild, 10,
/*54309*/         OPC_RecordNode, // #9 = $da
/*54310*/         OPC_MoveParent,
/*54311*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54356
/*54314*/           OPC_EmitMergeInputChains1_0,
/*54315*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54318*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54321*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54324*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54327*/           OPC_EmitInteger, MVT::i1, 0, 
/*54330*/           OPC_EmitInteger, MVT::i1, 0, 
/*54333*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54336*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54339*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54356*/         /*SwitchType*/ 42, MVT::v2f32,// ->54400
/*54358*/           OPC_EmitMergeInputChains1_0,
/*54359*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54362*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54365*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54368*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54371*/           OPC_EmitInteger, MVT::i1, 0, 
/*54374*/           OPC_EmitInteger, MVT::i1, 0, 
/*54377*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54380*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54383*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54400*/         /*SwitchType*/ 42, MVT::v4f32,// ->54444
/*54402*/           OPC_EmitMergeInputChains1_0,
/*54403*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54406*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54409*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54412*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54415*/           OPC_EmitInteger, MVT::i1, 0, 
/*54418*/           OPC_EmitInteger, MVT::i1, 0, 
/*54421*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54424*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54427*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 449:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54444*/         0, // EndSwitchType
/*54445*/       0, /*End of Scope*/
/*54446*/     /*Scope*/ 23|128,6/*791*/, /*->55239*/
/*54448*/       OPC_CheckChild1Integer, 56|128,3/*440*/, 
/*54451*/       OPC_RecordChild2, // #1 = $addr
/*54452*/       OPC_Scope, 27|128,1/*155*/, /*->54610*/ // 5 children in Scope
/*54455*/         OPC_CheckChild2Type, MVT::f32,
/*54457*/         OPC_RecordChild3, // #2 = $rsrc
/*54458*/         OPC_CheckChild3Type, MVT::v8i32,
/*54460*/         OPC_RecordChild4, // #3 = $sampler
/*54461*/         OPC_RecordChild5, // #4 = $dmask
/*54462*/         OPC_RecordChild6, // #5 = $unorm
/*54463*/         OPC_RecordChild7, // #6 = $glc
/*54464*/         OPC_MoveChild, 8,
/*54466*/         OPC_RecordNode, // #7 = $slc
/*54467*/         OPC_MoveParent,
/*54468*/         OPC_MoveChild, 9,
/*54470*/         OPC_RecordNode, // #8 = $lwe
/*54471*/         OPC_MoveParent,
/*54472*/         OPC_MoveChild, 10,
/*54474*/         OPC_RecordNode, // #9 = $da
/*54475*/         OPC_MoveParent,
/*54476*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54521
/*54479*/           OPC_EmitMergeInputChains1_0,
/*54480*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54483*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54486*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54489*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54492*/           OPC_EmitInteger, MVT::i1, 0, 
/*54495*/           OPC_EmitInteger, MVT::i1, 0, 
/*54498*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54501*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54504*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54521*/         /*SwitchType*/ 42, MVT::v2f32,// ->54565
/*54523*/           OPC_EmitMergeInputChains1_0,
/*54524*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54527*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54530*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54533*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54536*/           OPC_EmitInteger, MVT::i1, 0, 
/*54539*/           OPC_EmitInteger, MVT::i1, 0, 
/*54542*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54545*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54548*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54565*/         /*SwitchType*/ 42, MVT::v4f32,// ->54609
/*54567*/           OPC_EmitMergeInputChains1_0,
/*54568*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54571*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54574*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54577*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54580*/           OPC_EmitInteger, MVT::i1, 0, 
/*54583*/           OPC_EmitInteger, MVT::i1, 0, 
/*54586*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54589*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54592*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54609*/         0, // EndSwitchType
/*54610*/       /*Scope*/ 27|128,1/*155*/, /*->54767*/
/*54612*/         OPC_CheckChild2Type, MVT::v2f32,
/*54614*/         OPC_RecordChild3, // #2 = $rsrc
/*54615*/         OPC_CheckChild3Type, MVT::v8i32,
/*54617*/         OPC_RecordChild4, // #3 = $sampler
/*54618*/         OPC_RecordChild5, // #4 = $dmask
/*54619*/         OPC_RecordChild6, // #5 = $unorm
/*54620*/         OPC_RecordChild7, // #6 = $glc
/*54621*/         OPC_MoveChild, 8,
/*54623*/         OPC_RecordNode, // #7 = $slc
/*54624*/         OPC_MoveParent,
/*54625*/         OPC_MoveChild, 9,
/*54627*/         OPC_RecordNode, // #8 = $lwe
/*54628*/         OPC_MoveParent,
/*54629*/         OPC_MoveChild, 10,
/*54631*/         OPC_RecordNode, // #9 = $da
/*54632*/         OPC_MoveParent,
/*54633*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54678
/*54636*/           OPC_EmitMergeInputChains1_0,
/*54637*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54640*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54643*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54646*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54649*/           OPC_EmitInteger, MVT::i1, 0, 
/*54652*/           OPC_EmitInteger, MVT::i1, 0, 
/*54655*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54658*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54661*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54678*/         /*SwitchType*/ 42, MVT::v2f32,// ->54722
/*54680*/           OPC_EmitMergeInputChains1_0,
/*54681*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54684*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54687*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54690*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54693*/           OPC_EmitInteger, MVT::i1, 0, 
/*54696*/           OPC_EmitInteger, MVT::i1, 0, 
/*54699*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54702*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54705*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54722*/         /*SwitchType*/ 42, MVT::v4f32,// ->54766
/*54724*/           OPC_EmitMergeInputChains1_0,
/*54725*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54728*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54731*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54734*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54737*/           OPC_EmitInteger, MVT::i1, 0, 
/*54740*/           OPC_EmitInteger, MVT::i1, 0, 
/*54743*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54746*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54749*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54766*/         0, // EndSwitchType
/*54767*/       /*Scope*/ 27|128,1/*155*/, /*->54924*/
/*54769*/         OPC_CheckChild2Type, MVT::v4f32,
/*54771*/         OPC_RecordChild3, // #2 = $rsrc
/*54772*/         OPC_CheckChild3Type, MVT::v8i32,
/*54774*/         OPC_RecordChild4, // #3 = $sampler
/*54775*/         OPC_RecordChild5, // #4 = $dmask
/*54776*/         OPC_RecordChild6, // #5 = $unorm
/*54777*/         OPC_RecordChild7, // #6 = $glc
/*54778*/         OPC_MoveChild, 8,
/*54780*/         OPC_RecordNode, // #7 = $slc
/*54781*/         OPC_MoveParent,
/*54782*/         OPC_MoveChild, 9,
/*54784*/         OPC_RecordNode, // #8 = $lwe
/*54785*/         OPC_MoveParent,
/*54786*/         OPC_MoveChild, 10,
/*54788*/         OPC_RecordNode, // #9 = $da
/*54789*/         OPC_MoveParent,
/*54790*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54835
/*54793*/           OPC_EmitMergeInputChains1_0,
/*54794*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54797*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54800*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54803*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54806*/           OPC_EmitInteger, MVT::i1, 0, 
/*54809*/           OPC_EmitInteger, MVT::i1, 0, 
/*54812*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54815*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54818*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54835*/         /*SwitchType*/ 42, MVT::v2f32,// ->54879
/*54837*/           OPC_EmitMergeInputChains1_0,
/*54838*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54841*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54844*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54847*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54850*/           OPC_EmitInteger, MVT::i1, 0, 
/*54853*/           OPC_EmitInteger, MVT::i1, 0, 
/*54856*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54859*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54862*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54879*/         /*SwitchType*/ 42, MVT::v4f32,// ->54923
/*54881*/           OPC_EmitMergeInputChains1_0,
/*54882*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54885*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54888*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54891*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54894*/           OPC_EmitInteger, MVT::i1, 0, 
/*54897*/           OPC_EmitInteger, MVT::i1, 0, 
/*54900*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54903*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54906*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54923*/         0, // EndSwitchType
/*54924*/       /*Scope*/ 27|128,1/*155*/, /*->55081*/
/*54926*/         OPC_CheckChild2Type, MVT::v8f32,
/*54928*/         OPC_RecordChild3, // #2 = $rsrc
/*54929*/         OPC_CheckChild3Type, MVT::v8i32,
/*54931*/         OPC_RecordChild4, // #3 = $sampler
/*54932*/         OPC_RecordChild5, // #4 = $dmask
/*54933*/         OPC_RecordChild6, // #5 = $unorm
/*54934*/         OPC_RecordChild7, // #6 = $glc
/*54935*/         OPC_MoveChild, 8,
/*54937*/         OPC_RecordNode, // #7 = $slc
/*54938*/         OPC_MoveParent,
/*54939*/         OPC_MoveChild, 9,
/*54941*/         OPC_RecordNode, // #8 = $lwe
/*54942*/         OPC_MoveParent,
/*54943*/         OPC_MoveChild, 10,
/*54945*/         OPC_RecordNode, // #9 = $da
/*54946*/         OPC_MoveParent,
/*54947*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->54992
/*54950*/           OPC_EmitMergeInputChains1_0,
/*54951*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54954*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*54957*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*54960*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*54963*/           OPC_EmitInteger, MVT::i1, 0, 
/*54966*/           OPC_EmitInteger, MVT::i1, 0, 
/*54969*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*54972*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*54975*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*54992*/         /*SwitchType*/ 42, MVT::v2f32,// ->55036
/*54994*/           OPC_EmitMergeInputChains1_0,
/*54995*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*54998*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55001*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55004*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55007*/           OPC_EmitInteger, MVT::i1, 0, 
/*55010*/           OPC_EmitInteger, MVT::i1, 0, 
/*55013*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55016*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55019*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55036*/         /*SwitchType*/ 42, MVT::v4f32,// ->55080
/*55038*/           OPC_EmitMergeInputChains1_0,
/*55039*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55042*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55045*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55048*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55051*/           OPC_EmitInteger, MVT::i1, 0, 
/*55054*/           OPC_EmitInteger, MVT::i1, 0, 
/*55057*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55060*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55063*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55080*/         0, // EndSwitchType
/*55081*/       /*Scope*/ 27|128,1/*155*/, /*->55238*/
/*55083*/         OPC_CheckChild2Type, MVT::v16f32,
/*55085*/         OPC_RecordChild3, // #2 = $rsrc
/*55086*/         OPC_CheckChild3Type, MVT::v8i32,
/*55088*/         OPC_RecordChild4, // #3 = $sampler
/*55089*/         OPC_RecordChild5, // #4 = $dmask
/*55090*/         OPC_RecordChild6, // #5 = $unorm
/*55091*/         OPC_RecordChild7, // #6 = $glc
/*55092*/         OPC_MoveChild, 8,
/*55094*/         OPC_RecordNode, // #7 = $slc
/*55095*/         OPC_MoveParent,
/*55096*/         OPC_MoveChild, 9,
/*55098*/         OPC_RecordNode, // #8 = $lwe
/*55099*/         OPC_MoveParent,
/*55100*/         OPC_MoveChild, 10,
/*55102*/         OPC_RecordNode, // #9 = $da
/*55103*/         OPC_MoveParent,
/*55104*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55149
/*55107*/           OPC_EmitMergeInputChains1_0,
/*55108*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55111*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55114*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55117*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55120*/           OPC_EmitInteger, MVT::i1, 0, 
/*55123*/           OPC_EmitInteger, MVT::i1, 0, 
/*55126*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55129*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55149*/         /*SwitchType*/ 42, MVT::v2f32,// ->55193
/*55151*/           OPC_EmitMergeInputChains1_0,
/*55152*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55155*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55158*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55161*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55164*/           OPC_EmitInteger, MVT::i1, 0, 
/*55167*/           OPC_EmitInteger, MVT::i1, 0, 
/*55170*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55173*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55176*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55193*/         /*SwitchType*/ 42, MVT::v4f32,// ->55237
/*55195*/           OPC_EmitMergeInputChains1_0,
/*55196*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55199*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55202*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55205*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55208*/           OPC_EmitInteger, MVT::i1, 0, 
/*55211*/           OPC_EmitInteger, MVT::i1, 0, 
/*55214*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55217*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55220*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 440:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55237*/         0, // EndSwitchType
/*55238*/       0, /*End of Scope*/
/*55239*/     /*Scope*/ 23|128,6/*791*/, /*->56032*/
/*55241*/       OPC_CheckChild1Integer, 60|128,3/*444*/, 
/*55244*/       OPC_RecordChild2, // #1 = $addr
/*55245*/       OPC_Scope, 27|128,1/*155*/, /*->55403*/ // 5 children in Scope
/*55248*/         OPC_CheckChild2Type, MVT::f32,
/*55250*/         OPC_RecordChild3, // #2 = $rsrc
/*55251*/         OPC_CheckChild3Type, MVT::v8i32,
/*55253*/         OPC_RecordChild4, // #3 = $sampler
/*55254*/         OPC_RecordChild5, // #4 = $dmask
/*55255*/         OPC_RecordChild6, // #5 = $unorm
/*55256*/         OPC_RecordChild7, // #6 = $glc
/*55257*/         OPC_MoveChild, 8,
/*55259*/         OPC_RecordNode, // #7 = $slc
/*55260*/         OPC_MoveParent,
/*55261*/         OPC_MoveChild, 9,
/*55263*/         OPC_RecordNode, // #8 = $lwe
/*55264*/         OPC_MoveParent,
/*55265*/         OPC_MoveChild, 10,
/*55267*/         OPC_RecordNode, // #9 = $da
/*55268*/         OPC_MoveParent,
/*55269*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55314
/*55272*/           OPC_EmitMergeInputChains1_0,
/*55273*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55276*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55279*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55282*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55285*/           OPC_EmitInteger, MVT::i1, 0, 
/*55288*/           OPC_EmitInteger, MVT::i1, 0, 
/*55291*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55294*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55297*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55314*/         /*SwitchType*/ 42, MVT::v2f32,// ->55358
/*55316*/           OPC_EmitMergeInputChains1_0,
/*55317*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55320*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55323*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55326*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55329*/           OPC_EmitInteger, MVT::i1, 0, 
/*55332*/           OPC_EmitInteger, MVT::i1, 0, 
/*55335*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55338*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55341*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55358*/         /*SwitchType*/ 42, MVT::v4f32,// ->55402
/*55360*/           OPC_EmitMergeInputChains1_0,
/*55361*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55364*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55367*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55370*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55373*/           OPC_EmitInteger, MVT::i1, 0, 
/*55376*/           OPC_EmitInteger, MVT::i1, 0, 
/*55379*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55382*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55385*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55402*/         0, // EndSwitchType
/*55403*/       /*Scope*/ 27|128,1/*155*/, /*->55560*/
/*55405*/         OPC_CheckChild2Type, MVT::v2f32,
/*55407*/         OPC_RecordChild3, // #2 = $rsrc
/*55408*/         OPC_CheckChild3Type, MVT::v8i32,
/*55410*/         OPC_RecordChild4, // #3 = $sampler
/*55411*/         OPC_RecordChild5, // #4 = $dmask
/*55412*/         OPC_RecordChild6, // #5 = $unorm
/*55413*/         OPC_RecordChild7, // #6 = $glc
/*55414*/         OPC_MoveChild, 8,
/*55416*/         OPC_RecordNode, // #7 = $slc
/*55417*/         OPC_MoveParent,
/*55418*/         OPC_MoveChild, 9,
/*55420*/         OPC_RecordNode, // #8 = $lwe
/*55421*/         OPC_MoveParent,
/*55422*/         OPC_MoveChild, 10,
/*55424*/         OPC_RecordNode, // #9 = $da
/*55425*/         OPC_MoveParent,
/*55426*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55471
/*55429*/           OPC_EmitMergeInputChains1_0,
/*55430*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55433*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55436*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55439*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55442*/           OPC_EmitInteger, MVT::i1, 0, 
/*55445*/           OPC_EmitInteger, MVT::i1, 0, 
/*55448*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55451*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55454*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55471*/         /*SwitchType*/ 42, MVT::v2f32,// ->55515
/*55473*/           OPC_EmitMergeInputChains1_0,
/*55474*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55477*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55480*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55483*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55486*/           OPC_EmitInteger, MVT::i1, 0, 
/*55489*/           OPC_EmitInteger, MVT::i1, 0, 
/*55492*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55495*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55498*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55515*/         /*SwitchType*/ 42, MVT::v4f32,// ->55559
/*55517*/           OPC_EmitMergeInputChains1_0,
/*55518*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55521*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55524*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55527*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55530*/           OPC_EmitInteger, MVT::i1, 0, 
/*55533*/           OPC_EmitInteger, MVT::i1, 0, 
/*55536*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55539*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55542*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55559*/         0, // EndSwitchType
/*55560*/       /*Scope*/ 27|128,1/*155*/, /*->55717*/
/*55562*/         OPC_CheckChild2Type, MVT::v4f32,
/*55564*/         OPC_RecordChild3, // #2 = $rsrc
/*55565*/         OPC_CheckChild3Type, MVT::v8i32,
/*55567*/         OPC_RecordChild4, // #3 = $sampler
/*55568*/         OPC_RecordChild5, // #4 = $dmask
/*55569*/         OPC_RecordChild6, // #5 = $unorm
/*55570*/         OPC_RecordChild7, // #6 = $glc
/*55571*/         OPC_MoveChild, 8,
/*55573*/         OPC_RecordNode, // #7 = $slc
/*55574*/         OPC_MoveParent,
/*55575*/         OPC_MoveChild, 9,
/*55577*/         OPC_RecordNode, // #8 = $lwe
/*55578*/         OPC_MoveParent,
/*55579*/         OPC_MoveChild, 10,
/*55581*/         OPC_RecordNode, // #9 = $da
/*55582*/         OPC_MoveParent,
/*55583*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55628
/*55586*/           OPC_EmitMergeInputChains1_0,
/*55587*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55590*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55593*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55596*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55599*/           OPC_EmitInteger, MVT::i1, 0, 
/*55602*/           OPC_EmitInteger, MVT::i1, 0, 
/*55605*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55608*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55611*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55628*/         /*SwitchType*/ 42, MVT::v2f32,// ->55672
/*55630*/           OPC_EmitMergeInputChains1_0,
/*55631*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55634*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55637*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55640*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55643*/           OPC_EmitInteger, MVT::i1, 0, 
/*55646*/           OPC_EmitInteger, MVT::i1, 0, 
/*55649*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55652*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55655*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55672*/         /*SwitchType*/ 42, MVT::v4f32,// ->55716
/*55674*/           OPC_EmitMergeInputChains1_0,
/*55675*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55678*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55681*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55684*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55687*/           OPC_EmitInteger, MVT::i1, 0, 
/*55690*/           OPC_EmitInteger, MVT::i1, 0, 
/*55693*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55696*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55699*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55716*/         0, // EndSwitchType
/*55717*/       /*Scope*/ 27|128,1/*155*/, /*->55874*/
/*55719*/         OPC_CheckChild2Type, MVT::v8f32,
/*55721*/         OPC_RecordChild3, // #2 = $rsrc
/*55722*/         OPC_CheckChild3Type, MVT::v8i32,
/*55724*/         OPC_RecordChild4, // #3 = $sampler
/*55725*/         OPC_RecordChild5, // #4 = $dmask
/*55726*/         OPC_RecordChild6, // #5 = $unorm
/*55727*/         OPC_RecordChild7, // #6 = $glc
/*55728*/         OPC_MoveChild, 8,
/*55730*/         OPC_RecordNode, // #7 = $slc
/*55731*/         OPC_MoveParent,
/*55732*/         OPC_MoveChild, 9,
/*55734*/         OPC_RecordNode, // #8 = $lwe
/*55735*/         OPC_MoveParent,
/*55736*/         OPC_MoveChild, 10,
/*55738*/         OPC_RecordNode, // #9 = $da
/*55739*/         OPC_MoveParent,
/*55740*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55785
/*55743*/           OPC_EmitMergeInputChains1_0,
/*55744*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55747*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55750*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55753*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55756*/           OPC_EmitInteger, MVT::i1, 0, 
/*55759*/           OPC_EmitInteger, MVT::i1, 0, 
/*55762*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55765*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55768*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55785*/         /*SwitchType*/ 42, MVT::v2f32,// ->55829
/*55787*/           OPC_EmitMergeInputChains1_0,
/*55788*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55791*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55794*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55797*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55800*/           OPC_EmitInteger, MVT::i1, 0, 
/*55803*/           OPC_EmitInteger, MVT::i1, 0, 
/*55806*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55809*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55812*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55829*/         /*SwitchType*/ 42, MVT::v4f32,// ->55873
/*55831*/           OPC_EmitMergeInputChains1_0,
/*55832*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55835*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55838*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55841*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55844*/           OPC_EmitInteger, MVT::i1, 0, 
/*55847*/           OPC_EmitInteger, MVT::i1, 0, 
/*55850*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55853*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55856*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55873*/         0, // EndSwitchType
/*55874*/       /*Scope*/ 27|128,1/*155*/, /*->56031*/
/*55876*/         OPC_CheckChild2Type, MVT::v16f32,
/*55878*/         OPC_RecordChild3, // #2 = $rsrc
/*55879*/         OPC_CheckChild3Type, MVT::v8i32,
/*55881*/         OPC_RecordChild4, // #3 = $sampler
/*55882*/         OPC_RecordChild5, // #4 = $dmask
/*55883*/         OPC_RecordChild6, // #5 = $unorm
/*55884*/         OPC_RecordChild7, // #6 = $glc
/*55885*/         OPC_MoveChild, 8,
/*55887*/         OPC_RecordNode, // #7 = $slc
/*55888*/         OPC_MoveParent,
/*55889*/         OPC_MoveChild, 9,
/*55891*/         OPC_RecordNode, // #8 = $lwe
/*55892*/         OPC_MoveParent,
/*55893*/         OPC_MoveChild, 10,
/*55895*/         OPC_RecordNode, // #9 = $da
/*55896*/         OPC_MoveParent,
/*55897*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->55942
/*55900*/           OPC_EmitMergeInputChains1_0,
/*55901*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55904*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55907*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55910*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55913*/           OPC_EmitInteger, MVT::i1, 0, 
/*55916*/           OPC_EmitInteger, MVT::i1, 0, 
/*55919*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55922*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55925*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55942*/         /*SwitchType*/ 42, MVT::v2f32,// ->55986
/*55944*/           OPC_EmitMergeInputChains1_0,
/*55945*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55948*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55951*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55954*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*55957*/           OPC_EmitInteger, MVT::i1, 0, 
/*55960*/           OPC_EmitInteger, MVT::i1, 0, 
/*55963*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*55966*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*55969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*55986*/         /*SwitchType*/ 42, MVT::v4f32,// ->56030
/*55988*/           OPC_EmitMergeInputChains1_0,
/*55989*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*55992*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*55995*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*55998*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56001*/           OPC_EmitInteger, MVT::i1, 0, 
/*56004*/           OPC_EmitInteger, MVT::i1, 0, 
/*56007*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56010*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56013*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 444:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56030*/         0, // EndSwitchType
/*56031*/       0, /*End of Scope*/
/*56032*/     /*Scope*/ 23|128,6/*791*/, /*->56825*/
/*56034*/       OPC_CheckChild1Integer, 59|128,3/*443*/, 
/*56037*/       OPC_RecordChild2, // #1 = $addr
/*56038*/       OPC_Scope, 27|128,1/*155*/, /*->56196*/ // 5 children in Scope
/*56041*/         OPC_CheckChild2Type, MVT::f32,
/*56043*/         OPC_RecordChild3, // #2 = $rsrc
/*56044*/         OPC_CheckChild3Type, MVT::v8i32,
/*56046*/         OPC_RecordChild4, // #3 = $sampler
/*56047*/         OPC_RecordChild5, // #4 = $dmask
/*56048*/         OPC_RecordChild6, // #5 = $unorm
/*56049*/         OPC_RecordChild7, // #6 = $glc
/*56050*/         OPC_MoveChild, 8,
/*56052*/         OPC_RecordNode, // #7 = $slc
/*56053*/         OPC_MoveParent,
/*56054*/         OPC_MoveChild, 9,
/*56056*/         OPC_RecordNode, // #8 = $lwe
/*56057*/         OPC_MoveParent,
/*56058*/         OPC_MoveChild, 10,
/*56060*/         OPC_RecordNode, // #9 = $da
/*56061*/         OPC_MoveParent,
/*56062*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56107
/*56065*/           OPC_EmitMergeInputChains1_0,
/*56066*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56069*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56072*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56075*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56078*/           OPC_EmitInteger, MVT::i1, 0, 
/*56081*/           OPC_EmitInteger, MVT::i1, 0, 
/*56084*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56087*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56090*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56107*/         /*SwitchType*/ 42, MVT::v2f32,// ->56151
/*56109*/           OPC_EmitMergeInputChains1_0,
/*56110*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56113*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56116*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56119*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56122*/           OPC_EmitInteger, MVT::i1, 0, 
/*56125*/           OPC_EmitInteger, MVT::i1, 0, 
/*56128*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56131*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56134*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56151*/         /*SwitchType*/ 42, MVT::v4f32,// ->56195
/*56153*/           OPC_EmitMergeInputChains1_0,
/*56154*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56157*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56160*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56163*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56166*/           OPC_EmitInteger, MVT::i1, 0, 
/*56169*/           OPC_EmitInteger, MVT::i1, 0, 
/*56172*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56175*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56178*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56195*/         0, // EndSwitchType
/*56196*/       /*Scope*/ 27|128,1/*155*/, /*->56353*/
/*56198*/         OPC_CheckChild2Type, MVT::v2f32,
/*56200*/         OPC_RecordChild3, // #2 = $rsrc
/*56201*/         OPC_CheckChild3Type, MVT::v8i32,
/*56203*/         OPC_RecordChild4, // #3 = $sampler
/*56204*/         OPC_RecordChild5, // #4 = $dmask
/*56205*/         OPC_RecordChild6, // #5 = $unorm
/*56206*/         OPC_RecordChild7, // #6 = $glc
/*56207*/         OPC_MoveChild, 8,
/*56209*/         OPC_RecordNode, // #7 = $slc
/*56210*/         OPC_MoveParent,
/*56211*/         OPC_MoveChild, 9,
/*56213*/         OPC_RecordNode, // #8 = $lwe
/*56214*/         OPC_MoveParent,
/*56215*/         OPC_MoveChild, 10,
/*56217*/         OPC_RecordNode, // #9 = $da
/*56218*/         OPC_MoveParent,
/*56219*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56264
/*56222*/           OPC_EmitMergeInputChains1_0,
/*56223*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56226*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56229*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56232*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56235*/           OPC_EmitInteger, MVT::i1, 0, 
/*56238*/           OPC_EmitInteger, MVT::i1, 0, 
/*56241*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56244*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56247*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56264*/         /*SwitchType*/ 42, MVT::v2f32,// ->56308
/*56266*/           OPC_EmitMergeInputChains1_0,
/*56267*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56270*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56273*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56276*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56279*/           OPC_EmitInteger, MVT::i1, 0, 
/*56282*/           OPC_EmitInteger, MVT::i1, 0, 
/*56285*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56288*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56291*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56308*/         /*SwitchType*/ 42, MVT::v4f32,// ->56352
/*56310*/           OPC_EmitMergeInputChains1_0,
/*56311*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56314*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56317*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56320*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56323*/           OPC_EmitInteger, MVT::i1, 0, 
/*56326*/           OPC_EmitInteger, MVT::i1, 0, 
/*56329*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56332*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56335*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56352*/         0, // EndSwitchType
/*56353*/       /*Scope*/ 27|128,1/*155*/, /*->56510*/
/*56355*/         OPC_CheckChild2Type, MVT::v4f32,
/*56357*/         OPC_RecordChild3, // #2 = $rsrc
/*56358*/         OPC_CheckChild3Type, MVT::v8i32,
/*56360*/         OPC_RecordChild4, // #3 = $sampler
/*56361*/         OPC_RecordChild5, // #4 = $dmask
/*56362*/         OPC_RecordChild6, // #5 = $unorm
/*56363*/         OPC_RecordChild7, // #6 = $glc
/*56364*/         OPC_MoveChild, 8,
/*56366*/         OPC_RecordNode, // #7 = $slc
/*56367*/         OPC_MoveParent,
/*56368*/         OPC_MoveChild, 9,
/*56370*/         OPC_RecordNode, // #8 = $lwe
/*56371*/         OPC_MoveParent,
/*56372*/         OPC_MoveChild, 10,
/*56374*/         OPC_RecordNode, // #9 = $da
/*56375*/         OPC_MoveParent,
/*56376*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56421
/*56379*/           OPC_EmitMergeInputChains1_0,
/*56380*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56383*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56386*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56389*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56392*/           OPC_EmitInteger, MVT::i1, 0, 
/*56395*/           OPC_EmitInteger, MVT::i1, 0, 
/*56398*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56401*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56404*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56421*/         /*SwitchType*/ 42, MVT::v2f32,// ->56465
/*56423*/           OPC_EmitMergeInputChains1_0,
/*56424*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56427*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56430*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56433*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56436*/           OPC_EmitInteger, MVT::i1, 0, 
/*56439*/           OPC_EmitInteger, MVT::i1, 0, 
/*56442*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56445*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56448*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56465*/         /*SwitchType*/ 42, MVT::v4f32,// ->56509
/*56467*/           OPC_EmitMergeInputChains1_0,
/*56468*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56471*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56474*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56477*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56480*/           OPC_EmitInteger, MVT::i1, 0, 
/*56483*/           OPC_EmitInteger, MVT::i1, 0, 
/*56486*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56489*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56492*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56509*/         0, // EndSwitchType
/*56510*/       /*Scope*/ 27|128,1/*155*/, /*->56667*/
/*56512*/         OPC_CheckChild2Type, MVT::v8f32,
/*56514*/         OPC_RecordChild3, // #2 = $rsrc
/*56515*/         OPC_CheckChild3Type, MVT::v8i32,
/*56517*/         OPC_RecordChild4, // #3 = $sampler
/*56518*/         OPC_RecordChild5, // #4 = $dmask
/*56519*/         OPC_RecordChild6, // #5 = $unorm
/*56520*/         OPC_RecordChild7, // #6 = $glc
/*56521*/         OPC_MoveChild, 8,
/*56523*/         OPC_RecordNode, // #7 = $slc
/*56524*/         OPC_MoveParent,
/*56525*/         OPC_MoveChild, 9,
/*56527*/         OPC_RecordNode, // #8 = $lwe
/*56528*/         OPC_MoveParent,
/*56529*/         OPC_MoveChild, 10,
/*56531*/         OPC_RecordNode, // #9 = $da
/*56532*/         OPC_MoveParent,
/*56533*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56578
/*56536*/           OPC_EmitMergeInputChains1_0,
/*56537*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56540*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56543*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56546*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56549*/           OPC_EmitInteger, MVT::i1, 0, 
/*56552*/           OPC_EmitInteger, MVT::i1, 0, 
/*56555*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56558*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56578*/         /*SwitchType*/ 42, MVT::v2f32,// ->56622
/*56580*/           OPC_EmitMergeInputChains1_0,
/*56581*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56584*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56587*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56590*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56593*/           OPC_EmitInteger, MVT::i1, 0, 
/*56596*/           OPC_EmitInteger, MVT::i1, 0, 
/*56599*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56602*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56605*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56622*/         /*SwitchType*/ 42, MVT::v4f32,// ->56666
/*56624*/           OPC_EmitMergeInputChains1_0,
/*56625*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56628*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56631*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56634*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56637*/           OPC_EmitInteger, MVT::i1, 0, 
/*56640*/           OPC_EmitInteger, MVT::i1, 0, 
/*56643*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56646*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56649*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56666*/         0, // EndSwitchType
/*56667*/       /*Scope*/ 27|128,1/*155*/, /*->56824*/
/*56669*/         OPC_CheckChild2Type, MVT::v16f32,
/*56671*/         OPC_RecordChild3, // #2 = $rsrc
/*56672*/         OPC_CheckChild3Type, MVT::v8i32,
/*56674*/         OPC_RecordChild4, // #3 = $sampler
/*56675*/         OPC_RecordChild5, // #4 = $dmask
/*56676*/         OPC_RecordChild6, // #5 = $unorm
/*56677*/         OPC_RecordChild7, // #6 = $glc
/*56678*/         OPC_MoveChild, 8,
/*56680*/         OPC_RecordNode, // #7 = $slc
/*56681*/         OPC_MoveParent,
/*56682*/         OPC_MoveChild, 9,
/*56684*/         OPC_RecordNode, // #8 = $lwe
/*56685*/         OPC_MoveParent,
/*56686*/         OPC_MoveChild, 10,
/*56688*/         OPC_RecordNode, // #9 = $da
/*56689*/         OPC_MoveParent,
/*56690*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56735
/*56693*/           OPC_EmitMergeInputChains1_0,
/*56694*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56697*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56700*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56703*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56706*/           OPC_EmitInteger, MVT::i1, 0, 
/*56709*/           OPC_EmitInteger, MVT::i1, 0, 
/*56712*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56715*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56718*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56735*/         /*SwitchType*/ 42, MVT::v2f32,// ->56779
/*56737*/           OPC_EmitMergeInputChains1_0,
/*56738*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56741*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56744*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56747*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56750*/           OPC_EmitInteger, MVT::i1, 0, 
/*56753*/           OPC_EmitInteger, MVT::i1, 0, 
/*56756*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56759*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56762*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56779*/         /*SwitchType*/ 42, MVT::v4f32,// ->56823
/*56781*/           OPC_EmitMergeInputChains1_0,
/*56782*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56785*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56788*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56791*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56794*/           OPC_EmitInteger, MVT::i1, 0, 
/*56797*/           OPC_EmitInteger, MVT::i1, 0, 
/*56800*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56803*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 443:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56823*/         0, // EndSwitchType
/*56824*/       0, /*End of Scope*/
/*56825*/     /*Scope*/ 23|128,6/*791*/, /*->57618*/
/*56827*/       OPC_CheckChild1Integer, 62|128,3/*446*/, 
/*56830*/       OPC_RecordChild2, // #1 = $addr
/*56831*/       OPC_Scope, 27|128,1/*155*/, /*->56989*/ // 5 children in Scope
/*56834*/         OPC_CheckChild2Type, MVT::f32,
/*56836*/         OPC_RecordChild3, // #2 = $rsrc
/*56837*/         OPC_CheckChild3Type, MVT::v8i32,
/*56839*/         OPC_RecordChild4, // #3 = $sampler
/*56840*/         OPC_RecordChild5, // #4 = $dmask
/*56841*/         OPC_RecordChild6, // #5 = $unorm
/*56842*/         OPC_RecordChild7, // #6 = $glc
/*56843*/         OPC_MoveChild, 8,
/*56845*/         OPC_RecordNode, // #7 = $slc
/*56846*/         OPC_MoveParent,
/*56847*/         OPC_MoveChild, 9,
/*56849*/         OPC_RecordNode, // #8 = $lwe
/*56850*/         OPC_MoveParent,
/*56851*/         OPC_MoveChild, 10,
/*56853*/         OPC_RecordNode, // #9 = $da
/*56854*/         OPC_MoveParent,
/*56855*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->56900
/*56858*/           OPC_EmitMergeInputChains1_0,
/*56859*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56862*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56865*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56868*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56871*/           OPC_EmitInteger, MVT::i1, 0, 
/*56874*/           OPC_EmitInteger, MVT::i1, 0, 
/*56877*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56880*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56883*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56900*/         /*SwitchType*/ 42, MVT::v2f32,// ->56944
/*56902*/           OPC_EmitMergeInputChains1_0,
/*56903*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56906*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56909*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56912*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56915*/           OPC_EmitInteger, MVT::i1, 0, 
/*56918*/           OPC_EmitInteger, MVT::i1, 0, 
/*56921*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56924*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56927*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56944*/         /*SwitchType*/ 42, MVT::v4f32,// ->56988
/*56946*/           OPC_EmitMergeInputChains1_0,
/*56947*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*56950*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*56953*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*56956*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*56959*/           OPC_EmitInteger, MVT::i1, 0, 
/*56962*/           OPC_EmitInteger, MVT::i1, 0, 
/*56965*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*56968*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*56971*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*56988*/         0, // EndSwitchType
/*56989*/       /*Scope*/ 27|128,1/*155*/, /*->57146*/
/*56991*/         OPC_CheckChild2Type, MVT::v2f32,
/*56993*/         OPC_RecordChild3, // #2 = $rsrc
/*56994*/         OPC_CheckChild3Type, MVT::v8i32,
/*56996*/         OPC_RecordChild4, // #3 = $sampler
/*56997*/         OPC_RecordChild5, // #4 = $dmask
/*56998*/         OPC_RecordChild6, // #5 = $unorm
/*56999*/         OPC_RecordChild7, // #6 = $glc
/*57000*/         OPC_MoveChild, 8,
/*57002*/         OPC_RecordNode, // #7 = $slc
/*57003*/         OPC_MoveParent,
/*57004*/         OPC_MoveChild, 9,
/*57006*/         OPC_RecordNode, // #8 = $lwe
/*57007*/         OPC_MoveParent,
/*57008*/         OPC_MoveChild, 10,
/*57010*/         OPC_RecordNode, // #9 = $da
/*57011*/         OPC_MoveParent,
/*57012*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57057
/*57015*/           OPC_EmitMergeInputChains1_0,
/*57016*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57019*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57022*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57025*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57028*/           OPC_EmitInteger, MVT::i1, 0, 
/*57031*/           OPC_EmitInteger, MVT::i1, 0, 
/*57034*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57037*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57057*/         /*SwitchType*/ 42, MVT::v2f32,// ->57101
/*57059*/           OPC_EmitMergeInputChains1_0,
/*57060*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57063*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57066*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57069*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57072*/           OPC_EmitInteger, MVT::i1, 0, 
/*57075*/           OPC_EmitInteger, MVT::i1, 0, 
/*57078*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57081*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57084*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57101*/         /*SwitchType*/ 42, MVT::v4f32,// ->57145
/*57103*/           OPC_EmitMergeInputChains1_0,
/*57104*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57107*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57110*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57113*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57116*/           OPC_EmitInteger, MVT::i1, 0, 
/*57119*/           OPC_EmitInteger, MVT::i1, 0, 
/*57122*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57125*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57128*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57145*/         0, // EndSwitchType
/*57146*/       /*Scope*/ 27|128,1/*155*/, /*->57303*/
/*57148*/         OPC_CheckChild2Type, MVT::v4f32,
/*57150*/         OPC_RecordChild3, // #2 = $rsrc
/*57151*/         OPC_CheckChild3Type, MVT::v8i32,
/*57153*/         OPC_RecordChild4, // #3 = $sampler
/*57154*/         OPC_RecordChild5, // #4 = $dmask
/*57155*/         OPC_RecordChild6, // #5 = $unorm
/*57156*/         OPC_RecordChild7, // #6 = $glc
/*57157*/         OPC_MoveChild, 8,
/*57159*/         OPC_RecordNode, // #7 = $slc
/*57160*/         OPC_MoveParent,
/*57161*/         OPC_MoveChild, 9,
/*57163*/         OPC_RecordNode, // #8 = $lwe
/*57164*/         OPC_MoveParent,
/*57165*/         OPC_MoveChild, 10,
/*57167*/         OPC_RecordNode, // #9 = $da
/*57168*/         OPC_MoveParent,
/*57169*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57214
/*57172*/           OPC_EmitMergeInputChains1_0,
/*57173*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57176*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57179*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57182*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57185*/           OPC_EmitInteger, MVT::i1, 0, 
/*57188*/           OPC_EmitInteger, MVT::i1, 0, 
/*57191*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57194*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57197*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57214*/         /*SwitchType*/ 42, MVT::v2f32,// ->57258
/*57216*/           OPC_EmitMergeInputChains1_0,
/*57217*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57220*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57223*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57226*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57229*/           OPC_EmitInteger, MVT::i1, 0, 
/*57232*/           OPC_EmitInteger, MVT::i1, 0, 
/*57235*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57238*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57241*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57258*/         /*SwitchType*/ 42, MVT::v4f32,// ->57302
/*57260*/           OPC_EmitMergeInputChains1_0,
/*57261*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57264*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57267*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57270*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57273*/           OPC_EmitInteger, MVT::i1, 0, 
/*57276*/           OPC_EmitInteger, MVT::i1, 0, 
/*57279*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57282*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57285*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57302*/         0, // EndSwitchType
/*57303*/       /*Scope*/ 27|128,1/*155*/, /*->57460*/
/*57305*/         OPC_CheckChild2Type, MVT::v8f32,
/*57307*/         OPC_RecordChild3, // #2 = $rsrc
/*57308*/         OPC_CheckChild3Type, MVT::v8i32,
/*57310*/         OPC_RecordChild4, // #3 = $sampler
/*57311*/         OPC_RecordChild5, // #4 = $dmask
/*57312*/         OPC_RecordChild6, // #5 = $unorm
/*57313*/         OPC_RecordChild7, // #6 = $glc
/*57314*/         OPC_MoveChild, 8,
/*57316*/         OPC_RecordNode, // #7 = $slc
/*57317*/         OPC_MoveParent,
/*57318*/         OPC_MoveChild, 9,
/*57320*/         OPC_RecordNode, // #8 = $lwe
/*57321*/         OPC_MoveParent,
/*57322*/         OPC_MoveChild, 10,
/*57324*/         OPC_RecordNode, // #9 = $da
/*57325*/         OPC_MoveParent,
/*57326*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57371
/*57329*/           OPC_EmitMergeInputChains1_0,
/*57330*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57333*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57336*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57339*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57342*/           OPC_EmitInteger, MVT::i1, 0, 
/*57345*/           OPC_EmitInteger, MVT::i1, 0, 
/*57348*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57351*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57354*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57371*/         /*SwitchType*/ 42, MVT::v2f32,// ->57415
/*57373*/           OPC_EmitMergeInputChains1_0,
/*57374*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57377*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57380*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57383*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57386*/           OPC_EmitInteger, MVT::i1, 0, 
/*57389*/           OPC_EmitInteger, MVT::i1, 0, 
/*57392*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57395*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57398*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57415*/         /*SwitchType*/ 42, MVT::v4f32,// ->57459
/*57417*/           OPC_EmitMergeInputChains1_0,
/*57418*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57421*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57424*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57427*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57430*/           OPC_EmitInteger, MVT::i1, 0, 
/*57433*/           OPC_EmitInteger, MVT::i1, 0, 
/*57436*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57439*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57442*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57459*/         0, // EndSwitchType
/*57460*/       /*Scope*/ 27|128,1/*155*/, /*->57617*/
/*57462*/         OPC_CheckChild2Type, MVT::v16f32,
/*57464*/         OPC_RecordChild3, // #2 = $rsrc
/*57465*/         OPC_CheckChild3Type, MVT::v8i32,
/*57467*/         OPC_RecordChild4, // #3 = $sampler
/*57468*/         OPC_RecordChild5, // #4 = $dmask
/*57469*/         OPC_RecordChild6, // #5 = $unorm
/*57470*/         OPC_RecordChild7, // #6 = $glc
/*57471*/         OPC_MoveChild, 8,
/*57473*/         OPC_RecordNode, // #7 = $slc
/*57474*/         OPC_MoveParent,
/*57475*/         OPC_MoveChild, 9,
/*57477*/         OPC_RecordNode, // #8 = $lwe
/*57478*/         OPC_MoveParent,
/*57479*/         OPC_MoveChild, 10,
/*57481*/         OPC_RecordNode, // #9 = $da
/*57482*/         OPC_MoveParent,
/*57483*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57528
/*57486*/           OPC_EmitMergeInputChains1_0,
/*57487*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57490*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57493*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57496*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57499*/           OPC_EmitInteger, MVT::i1, 0, 
/*57502*/           OPC_EmitInteger, MVT::i1, 0, 
/*57505*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57508*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57511*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57528*/         /*SwitchType*/ 42, MVT::v2f32,// ->57572
/*57530*/           OPC_EmitMergeInputChains1_0,
/*57531*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57534*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57537*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57540*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57543*/           OPC_EmitInteger, MVT::i1, 0, 
/*57546*/           OPC_EmitInteger, MVT::i1, 0, 
/*57549*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57552*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57555*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57572*/         /*SwitchType*/ 42, MVT::v4f32,// ->57616
/*57574*/           OPC_EmitMergeInputChains1_0,
/*57575*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57578*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57581*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57584*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57587*/           OPC_EmitInteger, MVT::i1, 0, 
/*57590*/           OPC_EmitInteger, MVT::i1, 0, 
/*57593*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57596*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57599*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 446:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57616*/         0, // EndSwitchType
/*57617*/       0, /*End of Scope*/
/*57618*/     /*Scope*/ 23|128,6/*791*/, /*->58411*/
/*57620*/       OPC_CheckChild1Integer, 50|128,3/*434*/, 
/*57623*/       OPC_RecordChild2, // #1 = $addr
/*57624*/       OPC_Scope, 27|128,1/*155*/, /*->57782*/ // 5 children in Scope
/*57627*/         OPC_CheckChild2Type, MVT::f32,
/*57629*/         OPC_RecordChild3, // #2 = $rsrc
/*57630*/         OPC_CheckChild3Type, MVT::v8i32,
/*57632*/         OPC_RecordChild4, // #3 = $sampler
/*57633*/         OPC_RecordChild5, // #4 = $dmask
/*57634*/         OPC_RecordChild6, // #5 = $unorm
/*57635*/         OPC_RecordChild7, // #6 = $glc
/*57636*/         OPC_MoveChild, 8,
/*57638*/         OPC_RecordNode, // #7 = $slc
/*57639*/         OPC_MoveParent,
/*57640*/         OPC_MoveChild, 9,
/*57642*/         OPC_RecordNode, // #8 = $lwe
/*57643*/         OPC_MoveParent,
/*57644*/         OPC_MoveChild, 10,
/*57646*/         OPC_RecordNode, // #9 = $da
/*57647*/         OPC_MoveParent,
/*57648*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57693
/*57651*/           OPC_EmitMergeInputChains1_0,
/*57652*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57655*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57658*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57661*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57664*/           OPC_EmitInteger, MVT::i1, 0, 
/*57667*/           OPC_EmitInteger, MVT::i1, 0, 
/*57670*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57673*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57676*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57693*/         /*SwitchType*/ 42, MVT::v2f32,// ->57737
/*57695*/           OPC_EmitMergeInputChains1_0,
/*57696*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57699*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57702*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57705*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57708*/           OPC_EmitInteger, MVT::i1, 0, 
/*57711*/           OPC_EmitInteger, MVT::i1, 0, 
/*57714*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57717*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57720*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57737*/         /*SwitchType*/ 42, MVT::v4f32,// ->57781
/*57739*/           OPC_EmitMergeInputChains1_0,
/*57740*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57743*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57746*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57749*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57752*/           OPC_EmitInteger, MVT::i1, 0, 
/*57755*/           OPC_EmitInteger, MVT::i1, 0, 
/*57758*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57761*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57781*/         0, // EndSwitchType
/*57782*/       /*Scope*/ 27|128,1/*155*/, /*->57939*/
/*57784*/         OPC_CheckChild2Type, MVT::v2f32,
/*57786*/         OPC_RecordChild3, // #2 = $rsrc
/*57787*/         OPC_CheckChild3Type, MVT::v8i32,
/*57789*/         OPC_RecordChild4, // #3 = $sampler
/*57790*/         OPC_RecordChild5, // #4 = $dmask
/*57791*/         OPC_RecordChild6, // #5 = $unorm
/*57792*/         OPC_RecordChild7, // #6 = $glc
/*57793*/         OPC_MoveChild, 8,
/*57795*/         OPC_RecordNode, // #7 = $slc
/*57796*/         OPC_MoveParent,
/*57797*/         OPC_MoveChild, 9,
/*57799*/         OPC_RecordNode, // #8 = $lwe
/*57800*/         OPC_MoveParent,
/*57801*/         OPC_MoveChild, 10,
/*57803*/         OPC_RecordNode, // #9 = $da
/*57804*/         OPC_MoveParent,
/*57805*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->57850
/*57808*/           OPC_EmitMergeInputChains1_0,
/*57809*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57812*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57815*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57818*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57821*/           OPC_EmitInteger, MVT::i1, 0, 
/*57824*/           OPC_EmitInteger, MVT::i1, 0, 
/*57827*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57830*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57833*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57850*/         /*SwitchType*/ 42, MVT::v2f32,// ->57894
/*57852*/           OPC_EmitMergeInputChains1_0,
/*57853*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57856*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57859*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57862*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57865*/           OPC_EmitInteger, MVT::i1, 0, 
/*57868*/           OPC_EmitInteger, MVT::i1, 0, 
/*57871*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57874*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57877*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57894*/         /*SwitchType*/ 42, MVT::v4f32,// ->57938
/*57896*/           OPC_EmitMergeInputChains1_0,
/*57897*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57900*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57903*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57906*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57909*/           OPC_EmitInteger, MVT::i1, 0, 
/*57912*/           OPC_EmitInteger, MVT::i1, 0, 
/*57915*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57918*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57921*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*57938*/         0, // EndSwitchType
/*57939*/       /*Scope*/ 27|128,1/*155*/, /*->58096*/
/*57941*/         OPC_CheckChild2Type, MVT::v4f32,
/*57943*/         OPC_RecordChild3, // #2 = $rsrc
/*57944*/         OPC_CheckChild3Type, MVT::v8i32,
/*57946*/         OPC_RecordChild4, // #3 = $sampler
/*57947*/         OPC_RecordChild5, // #4 = $dmask
/*57948*/         OPC_RecordChild6, // #5 = $unorm
/*57949*/         OPC_RecordChild7, // #6 = $glc
/*57950*/         OPC_MoveChild, 8,
/*57952*/         OPC_RecordNode, // #7 = $slc
/*57953*/         OPC_MoveParent,
/*57954*/         OPC_MoveChild, 9,
/*57956*/         OPC_RecordNode, // #8 = $lwe
/*57957*/         OPC_MoveParent,
/*57958*/         OPC_MoveChild, 10,
/*57960*/         OPC_RecordNode, // #9 = $da
/*57961*/         OPC_MoveParent,
/*57962*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58007
/*57965*/           OPC_EmitMergeInputChains1_0,
/*57966*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*57969*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*57972*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*57975*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*57978*/           OPC_EmitInteger, MVT::i1, 0, 
/*57981*/           OPC_EmitInteger, MVT::i1, 0, 
/*57984*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*57987*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*57990*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58007*/         /*SwitchType*/ 42, MVT::v2f32,// ->58051
/*58009*/           OPC_EmitMergeInputChains1_0,
/*58010*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58013*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58016*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58019*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58022*/           OPC_EmitInteger, MVT::i1, 0, 
/*58025*/           OPC_EmitInteger, MVT::i1, 0, 
/*58028*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58031*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58034*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58051*/         /*SwitchType*/ 42, MVT::v4f32,// ->58095
/*58053*/           OPC_EmitMergeInputChains1_0,
/*58054*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58057*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58060*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58063*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58066*/           OPC_EmitInteger, MVT::i1, 0, 
/*58069*/           OPC_EmitInteger, MVT::i1, 0, 
/*58072*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58075*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58078*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58095*/         0, // EndSwitchType
/*58096*/       /*Scope*/ 27|128,1/*155*/, /*->58253*/
/*58098*/         OPC_CheckChild2Type, MVT::v8f32,
/*58100*/         OPC_RecordChild3, // #2 = $rsrc
/*58101*/         OPC_CheckChild3Type, MVT::v8i32,
/*58103*/         OPC_RecordChild4, // #3 = $sampler
/*58104*/         OPC_RecordChild5, // #4 = $dmask
/*58105*/         OPC_RecordChild6, // #5 = $unorm
/*58106*/         OPC_RecordChild7, // #6 = $glc
/*58107*/         OPC_MoveChild, 8,
/*58109*/         OPC_RecordNode, // #7 = $slc
/*58110*/         OPC_MoveParent,
/*58111*/         OPC_MoveChild, 9,
/*58113*/         OPC_RecordNode, // #8 = $lwe
/*58114*/         OPC_MoveParent,
/*58115*/         OPC_MoveChild, 10,
/*58117*/         OPC_RecordNode, // #9 = $da
/*58118*/         OPC_MoveParent,
/*58119*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58164
/*58122*/           OPC_EmitMergeInputChains1_0,
/*58123*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58126*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58129*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58132*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58135*/           OPC_EmitInteger, MVT::i1, 0, 
/*58138*/           OPC_EmitInteger, MVT::i1, 0, 
/*58141*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58144*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58147*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58164*/         /*SwitchType*/ 42, MVT::v2f32,// ->58208
/*58166*/           OPC_EmitMergeInputChains1_0,
/*58167*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58170*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58173*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58176*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58179*/           OPC_EmitInteger, MVT::i1, 0, 
/*58182*/           OPC_EmitInteger, MVT::i1, 0, 
/*58185*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58188*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58191*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58208*/         /*SwitchType*/ 42, MVT::v4f32,// ->58252
/*58210*/           OPC_EmitMergeInputChains1_0,
/*58211*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58214*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58217*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58220*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58223*/           OPC_EmitInteger, MVT::i1, 0, 
/*58226*/           OPC_EmitInteger, MVT::i1, 0, 
/*58229*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58232*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58235*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58252*/         0, // EndSwitchType
/*58253*/       /*Scope*/ 27|128,1/*155*/, /*->58410*/
/*58255*/         OPC_CheckChild2Type, MVT::v16f32,
/*58257*/         OPC_RecordChild3, // #2 = $rsrc
/*58258*/         OPC_CheckChild3Type, MVT::v8i32,
/*58260*/         OPC_RecordChild4, // #3 = $sampler
/*58261*/         OPC_RecordChild5, // #4 = $dmask
/*58262*/         OPC_RecordChild6, // #5 = $unorm
/*58263*/         OPC_RecordChild7, // #6 = $glc
/*58264*/         OPC_MoveChild, 8,
/*58266*/         OPC_RecordNode, // #7 = $slc
/*58267*/         OPC_MoveParent,
/*58268*/         OPC_MoveChild, 9,
/*58270*/         OPC_RecordNode, // #8 = $lwe
/*58271*/         OPC_MoveParent,
/*58272*/         OPC_MoveChild, 10,
/*58274*/         OPC_RecordNode, // #9 = $da
/*58275*/         OPC_MoveParent,
/*58276*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58321
/*58279*/           OPC_EmitMergeInputChains1_0,
/*58280*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58283*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58286*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58289*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58292*/           OPC_EmitInteger, MVT::i1, 0, 
/*58295*/           OPC_EmitInteger, MVT::i1, 0, 
/*58298*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58301*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58304*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58321*/         /*SwitchType*/ 42, MVT::v2f32,// ->58365
/*58323*/           OPC_EmitMergeInputChains1_0,
/*58324*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58327*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58330*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58333*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58336*/           OPC_EmitInteger, MVT::i1, 0, 
/*58339*/           OPC_EmitInteger, MVT::i1, 0, 
/*58342*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58345*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58348*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58365*/         /*SwitchType*/ 42, MVT::v4f32,// ->58409
/*58367*/           OPC_EmitMergeInputChains1_0,
/*58368*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58371*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58374*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58377*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58380*/           OPC_EmitInteger, MVT::i1, 0, 
/*58383*/           OPC_EmitInteger, MVT::i1, 0, 
/*58386*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58389*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58392*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 434:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58409*/         0, // EndSwitchType
/*58410*/       0, /*End of Scope*/
/*58411*/     /*Scope*/ 23|128,6/*791*/, /*->59204*/
/*58413*/       OPC_CheckChild1Integer, 49|128,3/*433*/, 
/*58416*/       OPC_RecordChild2, // #1 = $addr
/*58417*/       OPC_Scope, 27|128,1/*155*/, /*->58575*/ // 5 children in Scope
/*58420*/         OPC_CheckChild2Type, MVT::f32,
/*58422*/         OPC_RecordChild3, // #2 = $rsrc
/*58423*/         OPC_CheckChild3Type, MVT::v8i32,
/*58425*/         OPC_RecordChild4, // #3 = $sampler
/*58426*/         OPC_RecordChild5, // #4 = $dmask
/*58427*/         OPC_RecordChild6, // #5 = $unorm
/*58428*/         OPC_RecordChild7, // #6 = $glc
/*58429*/         OPC_MoveChild, 8,
/*58431*/         OPC_RecordNode, // #7 = $slc
/*58432*/         OPC_MoveParent,
/*58433*/         OPC_MoveChild, 9,
/*58435*/         OPC_RecordNode, // #8 = $lwe
/*58436*/         OPC_MoveParent,
/*58437*/         OPC_MoveChild, 10,
/*58439*/         OPC_RecordNode, // #9 = $da
/*58440*/         OPC_MoveParent,
/*58441*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58486
/*58444*/           OPC_EmitMergeInputChains1_0,
/*58445*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58448*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58451*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58454*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58457*/           OPC_EmitInteger, MVT::i1, 0, 
/*58460*/           OPC_EmitInteger, MVT::i1, 0, 
/*58463*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58466*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58469*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58486*/         /*SwitchType*/ 42, MVT::v2f32,// ->58530
/*58488*/           OPC_EmitMergeInputChains1_0,
/*58489*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58492*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58495*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58498*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58501*/           OPC_EmitInteger, MVT::i1, 0, 
/*58504*/           OPC_EmitInteger, MVT::i1, 0, 
/*58507*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58510*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58513*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58530*/         /*SwitchType*/ 42, MVT::v4f32,// ->58574
/*58532*/           OPC_EmitMergeInputChains1_0,
/*58533*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58536*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58539*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58542*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58545*/           OPC_EmitInteger, MVT::i1, 0, 
/*58548*/           OPC_EmitInteger, MVT::i1, 0, 
/*58551*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58554*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58557*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58574*/         0, // EndSwitchType
/*58575*/       /*Scope*/ 27|128,1/*155*/, /*->58732*/
/*58577*/         OPC_CheckChild2Type, MVT::v2f32,
/*58579*/         OPC_RecordChild3, // #2 = $rsrc
/*58580*/         OPC_CheckChild3Type, MVT::v8i32,
/*58582*/         OPC_RecordChild4, // #3 = $sampler
/*58583*/         OPC_RecordChild5, // #4 = $dmask
/*58584*/         OPC_RecordChild6, // #5 = $unorm
/*58585*/         OPC_RecordChild7, // #6 = $glc
/*58586*/         OPC_MoveChild, 8,
/*58588*/         OPC_RecordNode, // #7 = $slc
/*58589*/         OPC_MoveParent,
/*58590*/         OPC_MoveChild, 9,
/*58592*/         OPC_RecordNode, // #8 = $lwe
/*58593*/         OPC_MoveParent,
/*58594*/         OPC_MoveChild, 10,
/*58596*/         OPC_RecordNode, // #9 = $da
/*58597*/         OPC_MoveParent,
/*58598*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58643
/*58601*/           OPC_EmitMergeInputChains1_0,
/*58602*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58605*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58608*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58611*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58614*/           OPC_EmitInteger, MVT::i1, 0, 
/*58617*/           OPC_EmitInteger, MVT::i1, 0, 
/*58620*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58623*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58626*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58643*/         /*SwitchType*/ 42, MVT::v2f32,// ->58687
/*58645*/           OPC_EmitMergeInputChains1_0,
/*58646*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58649*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58652*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58655*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58658*/           OPC_EmitInteger, MVT::i1, 0, 
/*58661*/           OPC_EmitInteger, MVT::i1, 0, 
/*58664*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58667*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58670*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58687*/         /*SwitchType*/ 42, MVT::v4f32,// ->58731
/*58689*/           OPC_EmitMergeInputChains1_0,
/*58690*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58693*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58696*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58699*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58702*/           OPC_EmitInteger, MVT::i1, 0, 
/*58705*/           OPC_EmitInteger, MVT::i1, 0, 
/*58708*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58711*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58714*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58731*/         0, // EndSwitchType
/*58732*/       /*Scope*/ 27|128,1/*155*/, /*->58889*/
/*58734*/         OPC_CheckChild2Type, MVT::v4f32,
/*58736*/         OPC_RecordChild3, // #2 = $rsrc
/*58737*/         OPC_CheckChild3Type, MVT::v8i32,
/*58739*/         OPC_RecordChild4, // #3 = $sampler
/*58740*/         OPC_RecordChild5, // #4 = $dmask
/*58741*/         OPC_RecordChild6, // #5 = $unorm
/*58742*/         OPC_RecordChild7, // #6 = $glc
/*58743*/         OPC_MoveChild, 8,
/*58745*/         OPC_RecordNode, // #7 = $slc
/*58746*/         OPC_MoveParent,
/*58747*/         OPC_MoveChild, 9,
/*58749*/         OPC_RecordNode, // #8 = $lwe
/*58750*/         OPC_MoveParent,
/*58751*/         OPC_MoveChild, 10,
/*58753*/         OPC_RecordNode, // #9 = $da
/*58754*/         OPC_MoveParent,
/*58755*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58800
/*58758*/           OPC_EmitMergeInputChains1_0,
/*58759*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58762*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58765*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58768*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58771*/           OPC_EmitInteger, MVT::i1, 0, 
/*58774*/           OPC_EmitInteger, MVT::i1, 0, 
/*58777*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58780*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58783*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58800*/         /*SwitchType*/ 42, MVT::v2f32,// ->58844
/*58802*/           OPC_EmitMergeInputChains1_0,
/*58803*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58806*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58809*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58812*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58815*/           OPC_EmitInteger, MVT::i1, 0, 
/*58818*/           OPC_EmitInteger, MVT::i1, 0, 
/*58821*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58824*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58827*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58844*/         /*SwitchType*/ 42, MVT::v4f32,// ->58888
/*58846*/           OPC_EmitMergeInputChains1_0,
/*58847*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58850*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58853*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58856*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58859*/           OPC_EmitInteger, MVT::i1, 0, 
/*58862*/           OPC_EmitInteger, MVT::i1, 0, 
/*58865*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58868*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58888*/         0, // EndSwitchType
/*58889*/       /*Scope*/ 27|128,1/*155*/, /*->59046*/
/*58891*/         OPC_CheckChild2Type, MVT::v8f32,
/*58893*/         OPC_RecordChild3, // #2 = $rsrc
/*58894*/         OPC_CheckChild3Type, MVT::v8i32,
/*58896*/         OPC_RecordChild4, // #3 = $sampler
/*58897*/         OPC_RecordChild5, // #4 = $dmask
/*58898*/         OPC_RecordChild6, // #5 = $unorm
/*58899*/         OPC_RecordChild7, // #6 = $glc
/*58900*/         OPC_MoveChild, 8,
/*58902*/         OPC_RecordNode, // #7 = $slc
/*58903*/         OPC_MoveParent,
/*58904*/         OPC_MoveChild, 9,
/*58906*/         OPC_RecordNode, // #8 = $lwe
/*58907*/         OPC_MoveParent,
/*58908*/         OPC_MoveChild, 10,
/*58910*/         OPC_RecordNode, // #9 = $da
/*58911*/         OPC_MoveParent,
/*58912*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->58957
/*58915*/           OPC_EmitMergeInputChains1_0,
/*58916*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58919*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58922*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58925*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58928*/           OPC_EmitInteger, MVT::i1, 0, 
/*58931*/           OPC_EmitInteger, MVT::i1, 0, 
/*58934*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58937*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58940*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*58957*/         /*SwitchType*/ 42, MVT::v2f32,// ->59001
/*58959*/           OPC_EmitMergeInputChains1_0,
/*58960*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*58963*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*58966*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*58969*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*58972*/           OPC_EmitInteger, MVT::i1, 0, 
/*58975*/           OPC_EmitInteger, MVT::i1, 0, 
/*58978*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*58981*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*58984*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59001*/         /*SwitchType*/ 42, MVT::v4f32,// ->59045
/*59003*/           OPC_EmitMergeInputChains1_0,
/*59004*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59007*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59010*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59013*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59016*/           OPC_EmitInteger, MVT::i1, 0, 
/*59019*/           OPC_EmitInteger, MVT::i1, 0, 
/*59022*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59025*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59028*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59045*/         0, // EndSwitchType
/*59046*/       /*Scope*/ 27|128,1/*155*/, /*->59203*/
/*59048*/         OPC_CheckChild2Type, MVT::v16f32,
/*59050*/         OPC_RecordChild3, // #2 = $rsrc
/*59051*/         OPC_CheckChild3Type, MVT::v8i32,
/*59053*/         OPC_RecordChild4, // #3 = $sampler
/*59054*/         OPC_RecordChild5, // #4 = $dmask
/*59055*/         OPC_RecordChild6, // #5 = $unorm
/*59056*/         OPC_RecordChild7, // #6 = $glc
/*59057*/         OPC_MoveChild, 8,
/*59059*/         OPC_RecordNode, // #7 = $slc
/*59060*/         OPC_MoveParent,
/*59061*/         OPC_MoveChild, 9,
/*59063*/         OPC_RecordNode, // #8 = $lwe
/*59064*/         OPC_MoveParent,
/*59065*/         OPC_MoveChild, 10,
/*59067*/         OPC_RecordNode, // #9 = $da
/*59068*/         OPC_MoveParent,
/*59069*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59114
/*59072*/           OPC_EmitMergeInputChains1_0,
/*59073*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59076*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59079*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59082*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59085*/           OPC_EmitInteger, MVT::i1, 0, 
/*59088*/           OPC_EmitInteger, MVT::i1, 0, 
/*59091*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59094*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59097*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59114*/         /*SwitchType*/ 42, MVT::v2f32,// ->59158
/*59116*/           OPC_EmitMergeInputChains1_0,
/*59117*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59120*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59123*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59126*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59129*/           OPC_EmitInteger, MVT::i1, 0, 
/*59132*/           OPC_EmitInteger, MVT::i1, 0, 
/*59135*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59138*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59158*/         /*SwitchType*/ 42, MVT::v4f32,// ->59202
/*59160*/           OPC_EmitMergeInputChains1_0,
/*59161*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59164*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59167*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59170*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59173*/           OPC_EmitInteger, MVT::i1, 0, 
/*59176*/           OPC_EmitInteger, MVT::i1, 0, 
/*59179*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59182*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59185*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 433:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59202*/         0, // EndSwitchType
/*59203*/       0, /*End of Scope*/
/*59204*/     /*Scope*/ 23|128,6/*791*/, /*->59997*/
/*59206*/       OPC_CheckChild1Integer, 64|128,3/*448*/, 
/*59209*/       OPC_RecordChild2, // #1 = $addr
/*59210*/       OPC_Scope, 27|128,1/*155*/, /*->59368*/ // 5 children in Scope
/*59213*/         OPC_CheckChild2Type, MVT::f32,
/*59215*/         OPC_RecordChild3, // #2 = $rsrc
/*59216*/         OPC_CheckChild3Type, MVT::v8i32,
/*59218*/         OPC_RecordChild4, // #3 = $sampler
/*59219*/         OPC_RecordChild5, // #4 = $dmask
/*59220*/         OPC_RecordChild6, // #5 = $unorm
/*59221*/         OPC_RecordChild7, // #6 = $glc
/*59222*/         OPC_MoveChild, 8,
/*59224*/         OPC_RecordNode, // #7 = $slc
/*59225*/         OPC_MoveParent,
/*59226*/         OPC_MoveChild, 9,
/*59228*/         OPC_RecordNode, // #8 = $lwe
/*59229*/         OPC_MoveParent,
/*59230*/         OPC_MoveChild, 10,
/*59232*/         OPC_RecordNode, // #9 = $da
/*59233*/         OPC_MoveParent,
/*59234*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59279
/*59237*/           OPC_EmitMergeInputChains1_0,
/*59238*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59241*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59244*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59247*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59250*/           OPC_EmitInteger, MVT::i1, 0, 
/*59253*/           OPC_EmitInteger, MVT::i1, 0, 
/*59256*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59259*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59262*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59279*/         /*SwitchType*/ 42, MVT::v2f32,// ->59323
/*59281*/           OPC_EmitMergeInputChains1_0,
/*59282*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59285*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59288*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59291*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59294*/           OPC_EmitInteger, MVT::i1, 0, 
/*59297*/           OPC_EmitInteger, MVT::i1, 0, 
/*59300*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59303*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59306*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59323*/         /*SwitchType*/ 42, MVT::v4f32,// ->59367
/*59325*/           OPC_EmitMergeInputChains1_0,
/*59326*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59329*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59332*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59335*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59338*/           OPC_EmitInteger, MVT::i1, 0, 
/*59341*/           OPC_EmitInteger, MVT::i1, 0, 
/*59344*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59347*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59350*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59367*/         0, // EndSwitchType
/*59368*/       /*Scope*/ 27|128,1/*155*/, /*->59525*/
/*59370*/         OPC_CheckChild2Type, MVT::v2f32,
/*59372*/         OPC_RecordChild3, // #2 = $rsrc
/*59373*/         OPC_CheckChild3Type, MVT::v8i32,
/*59375*/         OPC_RecordChild4, // #3 = $sampler
/*59376*/         OPC_RecordChild5, // #4 = $dmask
/*59377*/         OPC_RecordChild6, // #5 = $unorm
/*59378*/         OPC_RecordChild7, // #6 = $glc
/*59379*/         OPC_MoveChild, 8,
/*59381*/         OPC_RecordNode, // #7 = $slc
/*59382*/         OPC_MoveParent,
/*59383*/         OPC_MoveChild, 9,
/*59385*/         OPC_RecordNode, // #8 = $lwe
/*59386*/         OPC_MoveParent,
/*59387*/         OPC_MoveChild, 10,
/*59389*/         OPC_RecordNode, // #9 = $da
/*59390*/         OPC_MoveParent,
/*59391*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59436
/*59394*/           OPC_EmitMergeInputChains1_0,
/*59395*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59398*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59401*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59404*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59407*/           OPC_EmitInteger, MVT::i1, 0, 
/*59410*/           OPC_EmitInteger, MVT::i1, 0, 
/*59413*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59416*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59419*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59436*/         /*SwitchType*/ 42, MVT::v2f32,// ->59480
/*59438*/           OPC_EmitMergeInputChains1_0,
/*59439*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59442*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59445*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59448*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59451*/           OPC_EmitInteger, MVT::i1, 0, 
/*59454*/           OPC_EmitInteger, MVT::i1, 0, 
/*59457*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59460*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59463*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59480*/         /*SwitchType*/ 42, MVT::v4f32,// ->59524
/*59482*/           OPC_EmitMergeInputChains1_0,
/*59483*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59486*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59489*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59492*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59495*/           OPC_EmitInteger, MVT::i1, 0, 
/*59498*/           OPC_EmitInteger, MVT::i1, 0, 
/*59501*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59504*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59507*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59524*/         0, // EndSwitchType
/*59525*/       /*Scope*/ 27|128,1/*155*/, /*->59682*/
/*59527*/         OPC_CheckChild2Type, MVT::v4f32,
/*59529*/         OPC_RecordChild3, // #2 = $rsrc
/*59530*/         OPC_CheckChild3Type, MVT::v8i32,
/*59532*/         OPC_RecordChild4, // #3 = $sampler
/*59533*/         OPC_RecordChild5, // #4 = $dmask
/*59534*/         OPC_RecordChild6, // #5 = $unorm
/*59535*/         OPC_RecordChild7, // #6 = $glc
/*59536*/         OPC_MoveChild, 8,
/*59538*/         OPC_RecordNode, // #7 = $slc
/*59539*/         OPC_MoveParent,
/*59540*/         OPC_MoveChild, 9,
/*59542*/         OPC_RecordNode, // #8 = $lwe
/*59543*/         OPC_MoveParent,
/*59544*/         OPC_MoveChild, 10,
/*59546*/         OPC_RecordNode, // #9 = $da
/*59547*/         OPC_MoveParent,
/*59548*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59593
/*59551*/           OPC_EmitMergeInputChains1_0,
/*59552*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59555*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59558*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59561*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59564*/           OPC_EmitInteger, MVT::i1, 0, 
/*59567*/           OPC_EmitInteger, MVT::i1, 0, 
/*59570*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59573*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59576*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59593*/         /*SwitchType*/ 42, MVT::v2f32,// ->59637
/*59595*/           OPC_EmitMergeInputChains1_0,
/*59596*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59599*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59602*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59605*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59608*/           OPC_EmitInteger, MVT::i1, 0, 
/*59611*/           OPC_EmitInteger, MVT::i1, 0, 
/*59614*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59617*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59620*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59637*/         /*SwitchType*/ 42, MVT::v4f32,// ->59681
/*59639*/           OPC_EmitMergeInputChains1_0,
/*59640*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59643*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59646*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59649*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59652*/           OPC_EmitInteger, MVT::i1, 0, 
/*59655*/           OPC_EmitInteger, MVT::i1, 0, 
/*59658*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59661*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59664*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59681*/         0, // EndSwitchType
/*59682*/       /*Scope*/ 27|128,1/*155*/, /*->59839*/
/*59684*/         OPC_CheckChild2Type, MVT::v8f32,
/*59686*/         OPC_RecordChild3, // #2 = $rsrc
/*59687*/         OPC_CheckChild3Type, MVT::v8i32,
/*59689*/         OPC_RecordChild4, // #3 = $sampler
/*59690*/         OPC_RecordChild5, // #4 = $dmask
/*59691*/         OPC_RecordChild6, // #5 = $unorm
/*59692*/         OPC_RecordChild7, // #6 = $glc
/*59693*/         OPC_MoveChild, 8,
/*59695*/         OPC_RecordNode, // #7 = $slc
/*59696*/         OPC_MoveParent,
/*59697*/         OPC_MoveChild, 9,
/*59699*/         OPC_RecordNode, // #8 = $lwe
/*59700*/         OPC_MoveParent,
/*59701*/         OPC_MoveChild, 10,
/*59703*/         OPC_RecordNode, // #9 = $da
/*59704*/         OPC_MoveParent,
/*59705*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59750
/*59708*/           OPC_EmitMergeInputChains1_0,
/*59709*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59712*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59715*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59718*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59721*/           OPC_EmitInteger, MVT::i1, 0, 
/*59724*/           OPC_EmitInteger, MVT::i1, 0, 
/*59727*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59730*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59733*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59750*/         /*SwitchType*/ 42, MVT::v2f32,// ->59794
/*59752*/           OPC_EmitMergeInputChains1_0,
/*59753*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59756*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59759*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59762*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59765*/           OPC_EmitInteger, MVT::i1, 0, 
/*59768*/           OPC_EmitInteger, MVT::i1, 0, 
/*59771*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59774*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59777*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59794*/         /*SwitchType*/ 42, MVT::v4f32,// ->59838
/*59796*/           OPC_EmitMergeInputChains1_0,
/*59797*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59800*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59803*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59806*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59809*/           OPC_EmitInteger, MVT::i1, 0, 
/*59812*/           OPC_EmitInteger, MVT::i1, 0, 
/*59815*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59818*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59821*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59838*/         0, // EndSwitchType
/*59839*/       /*Scope*/ 27|128,1/*155*/, /*->59996*/
/*59841*/         OPC_CheckChild2Type, MVT::v16f32,
/*59843*/         OPC_RecordChild3, // #2 = $rsrc
/*59844*/         OPC_CheckChild3Type, MVT::v8i32,
/*59846*/         OPC_RecordChild4, // #3 = $sampler
/*59847*/         OPC_RecordChild5, // #4 = $dmask
/*59848*/         OPC_RecordChild6, // #5 = $unorm
/*59849*/         OPC_RecordChild7, // #6 = $glc
/*59850*/         OPC_MoveChild, 8,
/*59852*/         OPC_RecordNode, // #7 = $slc
/*59853*/         OPC_MoveParent,
/*59854*/         OPC_MoveChild, 9,
/*59856*/         OPC_RecordNode, // #8 = $lwe
/*59857*/         OPC_MoveParent,
/*59858*/         OPC_MoveChild, 10,
/*59860*/         OPC_RecordNode, // #9 = $da
/*59861*/         OPC_MoveParent,
/*59862*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->59907
/*59865*/           OPC_EmitMergeInputChains1_0,
/*59866*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59869*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59872*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59875*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59878*/           OPC_EmitInteger, MVT::i1, 0, 
/*59881*/           OPC_EmitInteger, MVT::i1, 0, 
/*59884*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59887*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59890*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59907*/         /*SwitchType*/ 42, MVT::v2f32,// ->59951
/*59909*/           OPC_EmitMergeInputChains1_0,
/*59910*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59913*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59916*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59919*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59922*/           OPC_EmitInteger, MVT::i1, 0, 
/*59925*/           OPC_EmitInteger, MVT::i1, 0, 
/*59928*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59931*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59934*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59951*/         /*SwitchType*/ 42, MVT::v4f32,// ->59995
/*59953*/           OPC_EmitMergeInputChains1_0,
/*59954*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*59957*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*59960*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*59963*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*59966*/           OPC_EmitInteger, MVT::i1, 0, 
/*59969*/           OPC_EmitInteger, MVT::i1, 0, 
/*59972*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*59975*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*59978*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 448:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*59995*/         0, // EndSwitchType
/*59996*/       0, /*End of Scope*/
/*59997*/     /*Scope*/ 23|128,6/*791*/, /*->60790*/
/*59999*/       OPC_CheckChild1Integer, 54|128,3/*438*/, 
/*60002*/       OPC_RecordChild2, // #1 = $addr
/*60003*/       OPC_Scope, 27|128,1/*155*/, /*->60161*/ // 5 children in Scope
/*60006*/         OPC_CheckChild2Type, MVT::f32,
/*60008*/         OPC_RecordChild3, // #2 = $rsrc
/*60009*/         OPC_CheckChild3Type, MVT::v8i32,
/*60011*/         OPC_RecordChild4, // #3 = $sampler
/*60012*/         OPC_RecordChild5, // #4 = $dmask
/*60013*/         OPC_RecordChild6, // #5 = $unorm
/*60014*/         OPC_RecordChild7, // #6 = $glc
/*60015*/         OPC_MoveChild, 8,
/*60017*/         OPC_RecordNode, // #7 = $slc
/*60018*/         OPC_MoveParent,
/*60019*/         OPC_MoveChild, 9,
/*60021*/         OPC_RecordNode, // #8 = $lwe
/*60022*/         OPC_MoveParent,
/*60023*/         OPC_MoveChild, 10,
/*60025*/         OPC_RecordNode, // #9 = $da
/*60026*/         OPC_MoveParent,
/*60027*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60072
/*60030*/           OPC_EmitMergeInputChains1_0,
/*60031*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60034*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60037*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60040*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60043*/           OPC_EmitInteger, MVT::i1, 0, 
/*60046*/           OPC_EmitInteger, MVT::i1, 0, 
/*60049*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60052*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60055*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60072*/         /*SwitchType*/ 42, MVT::v2f32,// ->60116
/*60074*/           OPC_EmitMergeInputChains1_0,
/*60075*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60078*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60081*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60084*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60087*/           OPC_EmitInteger, MVT::i1, 0, 
/*60090*/           OPC_EmitInteger, MVT::i1, 0, 
/*60093*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60096*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60099*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60116*/         /*SwitchType*/ 42, MVT::v4f32,// ->60160
/*60118*/           OPC_EmitMergeInputChains1_0,
/*60119*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60122*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60125*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60128*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60131*/           OPC_EmitInteger, MVT::i1, 0, 
/*60134*/           OPC_EmitInteger, MVT::i1, 0, 
/*60137*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60140*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60143*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60160*/         0, // EndSwitchType
/*60161*/       /*Scope*/ 27|128,1/*155*/, /*->60318*/
/*60163*/         OPC_CheckChild2Type, MVT::v2f32,
/*60165*/         OPC_RecordChild3, // #2 = $rsrc
/*60166*/         OPC_CheckChild3Type, MVT::v8i32,
/*60168*/         OPC_RecordChild4, // #3 = $sampler
/*60169*/         OPC_RecordChild5, // #4 = $dmask
/*60170*/         OPC_RecordChild6, // #5 = $unorm
/*60171*/         OPC_RecordChild7, // #6 = $glc
/*60172*/         OPC_MoveChild, 8,
/*60174*/         OPC_RecordNode, // #7 = $slc
/*60175*/         OPC_MoveParent,
/*60176*/         OPC_MoveChild, 9,
/*60178*/         OPC_RecordNode, // #8 = $lwe
/*60179*/         OPC_MoveParent,
/*60180*/         OPC_MoveChild, 10,
/*60182*/         OPC_RecordNode, // #9 = $da
/*60183*/         OPC_MoveParent,
/*60184*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60229
/*60187*/           OPC_EmitMergeInputChains1_0,
/*60188*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60191*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60194*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60197*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60200*/           OPC_EmitInteger, MVT::i1, 0, 
/*60203*/           OPC_EmitInteger, MVT::i1, 0, 
/*60206*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60209*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60212*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60229*/         /*SwitchType*/ 42, MVT::v2f32,// ->60273
/*60231*/           OPC_EmitMergeInputChains1_0,
/*60232*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60235*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60238*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60241*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60244*/           OPC_EmitInteger, MVT::i1, 0, 
/*60247*/           OPC_EmitInteger, MVT::i1, 0, 
/*60250*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60253*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60256*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60273*/         /*SwitchType*/ 42, MVT::v4f32,// ->60317
/*60275*/           OPC_EmitMergeInputChains1_0,
/*60276*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60279*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60282*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60285*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60288*/           OPC_EmitInteger, MVT::i1, 0, 
/*60291*/           OPC_EmitInteger, MVT::i1, 0, 
/*60294*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60297*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60300*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60317*/         0, // EndSwitchType
/*60318*/       /*Scope*/ 27|128,1/*155*/, /*->60475*/
/*60320*/         OPC_CheckChild2Type, MVT::v4f32,
/*60322*/         OPC_RecordChild3, // #2 = $rsrc
/*60323*/         OPC_CheckChild3Type, MVT::v8i32,
/*60325*/         OPC_RecordChild4, // #3 = $sampler
/*60326*/         OPC_RecordChild5, // #4 = $dmask
/*60327*/         OPC_RecordChild6, // #5 = $unorm
/*60328*/         OPC_RecordChild7, // #6 = $glc
/*60329*/         OPC_MoveChild, 8,
/*60331*/         OPC_RecordNode, // #7 = $slc
/*60332*/         OPC_MoveParent,
/*60333*/         OPC_MoveChild, 9,
/*60335*/         OPC_RecordNode, // #8 = $lwe
/*60336*/         OPC_MoveParent,
/*60337*/         OPC_MoveChild, 10,
/*60339*/         OPC_RecordNode, // #9 = $da
/*60340*/         OPC_MoveParent,
/*60341*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60386
/*60344*/           OPC_EmitMergeInputChains1_0,
/*60345*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60348*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60351*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60354*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60357*/           OPC_EmitInteger, MVT::i1, 0, 
/*60360*/           OPC_EmitInteger, MVT::i1, 0, 
/*60363*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60366*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60369*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60386*/         /*SwitchType*/ 42, MVT::v2f32,// ->60430
/*60388*/           OPC_EmitMergeInputChains1_0,
/*60389*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60392*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60395*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60398*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60401*/           OPC_EmitInteger, MVT::i1, 0, 
/*60404*/           OPC_EmitInteger, MVT::i1, 0, 
/*60407*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60410*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60413*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60430*/         /*SwitchType*/ 42, MVT::v4f32,// ->60474
/*60432*/           OPC_EmitMergeInputChains1_0,
/*60433*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60436*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60439*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60442*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60445*/           OPC_EmitInteger, MVT::i1, 0, 
/*60448*/           OPC_EmitInteger, MVT::i1, 0, 
/*60451*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60454*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60457*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60474*/         0, // EndSwitchType
/*60475*/       /*Scope*/ 27|128,1/*155*/, /*->60632*/
/*60477*/         OPC_CheckChild2Type, MVT::v8f32,
/*60479*/         OPC_RecordChild3, // #2 = $rsrc
/*60480*/         OPC_CheckChild3Type, MVT::v8i32,
/*60482*/         OPC_RecordChild4, // #3 = $sampler
/*60483*/         OPC_RecordChild5, // #4 = $dmask
/*60484*/         OPC_RecordChild6, // #5 = $unorm
/*60485*/         OPC_RecordChild7, // #6 = $glc
/*60486*/         OPC_MoveChild, 8,
/*60488*/         OPC_RecordNode, // #7 = $slc
/*60489*/         OPC_MoveParent,
/*60490*/         OPC_MoveChild, 9,
/*60492*/         OPC_RecordNode, // #8 = $lwe
/*60493*/         OPC_MoveParent,
/*60494*/         OPC_MoveChild, 10,
/*60496*/         OPC_RecordNode, // #9 = $da
/*60497*/         OPC_MoveParent,
/*60498*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60543
/*60501*/           OPC_EmitMergeInputChains1_0,
/*60502*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60505*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60508*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60511*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60514*/           OPC_EmitInteger, MVT::i1, 0, 
/*60517*/           OPC_EmitInteger, MVT::i1, 0, 
/*60520*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60523*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60526*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60543*/         /*SwitchType*/ 42, MVT::v2f32,// ->60587
/*60545*/           OPC_EmitMergeInputChains1_0,
/*60546*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60549*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60552*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60555*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60558*/           OPC_EmitInteger, MVT::i1, 0, 
/*60561*/           OPC_EmitInteger, MVT::i1, 0, 
/*60564*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60567*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60570*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60587*/         /*SwitchType*/ 42, MVT::v4f32,// ->60631
/*60589*/           OPC_EmitMergeInputChains1_0,
/*60590*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60593*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60596*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60599*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60602*/           OPC_EmitInteger, MVT::i1, 0, 
/*60605*/           OPC_EmitInteger, MVT::i1, 0, 
/*60608*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60611*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60614*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60631*/         0, // EndSwitchType
/*60632*/       /*Scope*/ 27|128,1/*155*/, /*->60789*/
/*60634*/         OPC_CheckChild2Type, MVT::v16f32,
/*60636*/         OPC_RecordChild3, // #2 = $rsrc
/*60637*/         OPC_CheckChild3Type, MVT::v8i32,
/*60639*/         OPC_RecordChild4, // #3 = $sampler
/*60640*/         OPC_RecordChild5, // #4 = $dmask
/*60641*/         OPC_RecordChild6, // #5 = $unorm
/*60642*/         OPC_RecordChild7, // #6 = $glc
/*60643*/         OPC_MoveChild, 8,
/*60645*/         OPC_RecordNode, // #7 = $slc
/*60646*/         OPC_MoveParent,
/*60647*/         OPC_MoveChild, 9,
/*60649*/         OPC_RecordNode, // #8 = $lwe
/*60650*/         OPC_MoveParent,
/*60651*/         OPC_MoveChild, 10,
/*60653*/         OPC_RecordNode, // #9 = $da
/*60654*/         OPC_MoveParent,
/*60655*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60700
/*60658*/           OPC_EmitMergeInputChains1_0,
/*60659*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60662*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60665*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60668*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60671*/           OPC_EmitInteger, MVT::i1, 0, 
/*60674*/           OPC_EmitInteger, MVT::i1, 0, 
/*60677*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60680*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60700*/         /*SwitchType*/ 42, MVT::v2f32,// ->60744
/*60702*/           OPC_EmitMergeInputChains1_0,
/*60703*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60706*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60709*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60712*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60715*/           OPC_EmitInteger, MVT::i1, 0, 
/*60718*/           OPC_EmitInteger, MVT::i1, 0, 
/*60721*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60724*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60727*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60744*/         /*SwitchType*/ 42, MVT::v4f32,// ->60788
/*60746*/           OPC_EmitMergeInputChains1_0,
/*60747*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60750*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60753*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60756*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60759*/           OPC_EmitInteger, MVT::i1, 0, 
/*60762*/           OPC_EmitInteger, MVT::i1, 0, 
/*60765*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60768*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60771*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 438:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60788*/         0, // EndSwitchType
/*60789*/       0, /*End of Scope*/
/*60790*/     /*Scope*/ 23|128,6/*791*/, /*->61583*/
/*60792*/       OPC_CheckChild1Integer, 53|128,3/*437*/, 
/*60795*/       OPC_RecordChild2, // #1 = $addr
/*60796*/       OPC_Scope, 27|128,1/*155*/, /*->60954*/ // 5 children in Scope
/*60799*/         OPC_CheckChild2Type, MVT::f32,
/*60801*/         OPC_RecordChild3, // #2 = $rsrc
/*60802*/         OPC_CheckChild3Type, MVT::v8i32,
/*60804*/         OPC_RecordChild4, // #3 = $sampler
/*60805*/         OPC_RecordChild5, // #4 = $dmask
/*60806*/         OPC_RecordChild6, // #5 = $unorm
/*60807*/         OPC_RecordChild7, // #6 = $glc
/*60808*/         OPC_MoveChild, 8,
/*60810*/         OPC_RecordNode, // #7 = $slc
/*60811*/         OPC_MoveParent,
/*60812*/         OPC_MoveChild, 9,
/*60814*/         OPC_RecordNode, // #8 = $lwe
/*60815*/         OPC_MoveParent,
/*60816*/         OPC_MoveChild, 10,
/*60818*/         OPC_RecordNode, // #9 = $da
/*60819*/         OPC_MoveParent,
/*60820*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->60865
/*60823*/           OPC_EmitMergeInputChains1_0,
/*60824*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60827*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60830*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60833*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60836*/           OPC_EmitInteger, MVT::i1, 0, 
/*60839*/           OPC_EmitInteger, MVT::i1, 0, 
/*60842*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60845*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60848*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60865*/         /*SwitchType*/ 42, MVT::v2f32,// ->60909
/*60867*/           OPC_EmitMergeInputChains1_0,
/*60868*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60871*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60874*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60877*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60880*/           OPC_EmitInteger, MVT::i1, 0, 
/*60883*/           OPC_EmitInteger, MVT::i1, 0, 
/*60886*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60889*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60892*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60909*/         /*SwitchType*/ 42, MVT::v4f32,// ->60953
/*60911*/           OPC_EmitMergeInputChains1_0,
/*60912*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60915*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60918*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60921*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60924*/           OPC_EmitInteger, MVT::i1, 0, 
/*60927*/           OPC_EmitInteger, MVT::i1, 0, 
/*60930*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*60933*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*60936*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*60953*/         0, // EndSwitchType
/*60954*/       /*Scope*/ 27|128,1/*155*/, /*->61111*/
/*60956*/         OPC_CheckChild2Type, MVT::v2f32,
/*60958*/         OPC_RecordChild3, // #2 = $rsrc
/*60959*/         OPC_CheckChild3Type, MVT::v8i32,
/*60961*/         OPC_RecordChild4, // #3 = $sampler
/*60962*/         OPC_RecordChild5, // #4 = $dmask
/*60963*/         OPC_RecordChild6, // #5 = $unorm
/*60964*/         OPC_RecordChild7, // #6 = $glc
/*60965*/         OPC_MoveChild, 8,
/*60967*/         OPC_RecordNode, // #7 = $slc
/*60968*/         OPC_MoveParent,
/*60969*/         OPC_MoveChild, 9,
/*60971*/         OPC_RecordNode, // #8 = $lwe
/*60972*/         OPC_MoveParent,
/*60973*/         OPC_MoveChild, 10,
/*60975*/         OPC_RecordNode, // #9 = $da
/*60976*/         OPC_MoveParent,
/*60977*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61022
/*60980*/           OPC_EmitMergeInputChains1_0,
/*60981*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*60984*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*60987*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*60990*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*60993*/           OPC_EmitInteger, MVT::i1, 0, 
/*60996*/           OPC_EmitInteger, MVT::i1, 0, 
/*60999*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61002*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61005*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61022*/         /*SwitchType*/ 42, MVT::v2f32,// ->61066
/*61024*/           OPC_EmitMergeInputChains1_0,
/*61025*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61028*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61031*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61034*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61037*/           OPC_EmitInteger, MVT::i1, 0, 
/*61040*/           OPC_EmitInteger, MVT::i1, 0, 
/*61043*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61046*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61049*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61066*/         /*SwitchType*/ 42, MVT::v4f32,// ->61110
/*61068*/           OPC_EmitMergeInputChains1_0,
/*61069*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61072*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61075*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61078*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61081*/           OPC_EmitInteger, MVT::i1, 0, 
/*61084*/           OPC_EmitInteger, MVT::i1, 0, 
/*61087*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61090*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61093*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61110*/         0, // EndSwitchType
/*61111*/       /*Scope*/ 27|128,1/*155*/, /*->61268*/
/*61113*/         OPC_CheckChild2Type, MVT::v4f32,
/*61115*/         OPC_RecordChild3, // #2 = $rsrc
/*61116*/         OPC_CheckChild3Type, MVT::v8i32,
/*61118*/         OPC_RecordChild4, // #3 = $sampler
/*61119*/         OPC_RecordChild5, // #4 = $dmask
/*61120*/         OPC_RecordChild6, // #5 = $unorm
/*61121*/         OPC_RecordChild7, // #6 = $glc
/*61122*/         OPC_MoveChild, 8,
/*61124*/         OPC_RecordNode, // #7 = $slc
/*61125*/         OPC_MoveParent,
/*61126*/         OPC_MoveChild, 9,
/*61128*/         OPC_RecordNode, // #8 = $lwe
/*61129*/         OPC_MoveParent,
/*61130*/         OPC_MoveChild, 10,
/*61132*/         OPC_RecordNode, // #9 = $da
/*61133*/         OPC_MoveParent,
/*61134*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61179
/*61137*/           OPC_EmitMergeInputChains1_0,
/*61138*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61141*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61144*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61147*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61150*/           OPC_EmitInteger, MVT::i1, 0, 
/*61153*/           OPC_EmitInteger, MVT::i1, 0, 
/*61156*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61159*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61162*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61179*/         /*SwitchType*/ 42, MVT::v2f32,// ->61223
/*61181*/           OPC_EmitMergeInputChains1_0,
/*61182*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61185*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61188*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61191*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61194*/           OPC_EmitInteger, MVT::i1, 0, 
/*61197*/           OPC_EmitInteger, MVT::i1, 0, 
/*61200*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61203*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61206*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61223*/         /*SwitchType*/ 42, MVT::v4f32,// ->61267
/*61225*/           OPC_EmitMergeInputChains1_0,
/*61226*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61229*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61232*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61235*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61238*/           OPC_EmitInteger, MVT::i1, 0, 
/*61241*/           OPC_EmitInteger, MVT::i1, 0, 
/*61244*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61247*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61250*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61267*/         0, // EndSwitchType
/*61268*/       /*Scope*/ 27|128,1/*155*/, /*->61425*/
/*61270*/         OPC_CheckChild2Type, MVT::v8f32,
/*61272*/         OPC_RecordChild3, // #2 = $rsrc
/*61273*/         OPC_CheckChild3Type, MVT::v8i32,
/*61275*/         OPC_RecordChild4, // #3 = $sampler
/*61276*/         OPC_RecordChild5, // #4 = $dmask
/*61277*/         OPC_RecordChild6, // #5 = $unorm
/*61278*/         OPC_RecordChild7, // #6 = $glc
/*61279*/         OPC_MoveChild, 8,
/*61281*/         OPC_RecordNode, // #7 = $slc
/*61282*/         OPC_MoveParent,
/*61283*/         OPC_MoveChild, 9,
/*61285*/         OPC_RecordNode, // #8 = $lwe
/*61286*/         OPC_MoveParent,
/*61287*/         OPC_MoveChild, 10,
/*61289*/         OPC_RecordNode, // #9 = $da
/*61290*/         OPC_MoveParent,
/*61291*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61336
/*61294*/           OPC_EmitMergeInputChains1_0,
/*61295*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61298*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61301*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61304*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61307*/           OPC_EmitInteger, MVT::i1, 0, 
/*61310*/           OPC_EmitInteger, MVT::i1, 0, 
/*61313*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61316*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61319*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61336*/         /*SwitchType*/ 42, MVT::v2f32,// ->61380
/*61338*/           OPC_EmitMergeInputChains1_0,
/*61339*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61342*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61345*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61348*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61351*/           OPC_EmitInteger, MVT::i1, 0, 
/*61354*/           OPC_EmitInteger, MVT::i1, 0, 
/*61357*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61360*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61363*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61380*/         /*SwitchType*/ 42, MVT::v4f32,// ->61424
/*61382*/           OPC_EmitMergeInputChains1_0,
/*61383*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61386*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61389*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61392*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61395*/           OPC_EmitInteger, MVT::i1, 0, 
/*61398*/           OPC_EmitInteger, MVT::i1, 0, 
/*61401*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61404*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61407*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61424*/         0, // EndSwitchType
/*61425*/       /*Scope*/ 27|128,1/*155*/, /*->61582*/
/*61427*/         OPC_CheckChild2Type, MVT::v16f32,
/*61429*/         OPC_RecordChild3, // #2 = $rsrc
/*61430*/         OPC_CheckChild3Type, MVT::v8i32,
/*61432*/         OPC_RecordChild4, // #3 = $sampler
/*61433*/         OPC_RecordChild5, // #4 = $dmask
/*61434*/         OPC_RecordChild6, // #5 = $unorm
/*61435*/         OPC_RecordChild7, // #6 = $glc
/*61436*/         OPC_MoveChild, 8,
/*61438*/         OPC_RecordNode, // #7 = $slc
/*61439*/         OPC_MoveParent,
/*61440*/         OPC_MoveChild, 9,
/*61442*/         OPC_RecordNode, // #8 = $lwe
/*61443*/         OPC_MoveParent,
/*61444*/         OPC_MoveChild, 10,
/*61446*/         OPC_RecordNode, // #9 = $da
/*61447*/         OPC_MoveParent,
/*61448*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61493
/*61451*/           OPC_EmitMergeInputChains1_0,
/*61452*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61455*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61458*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61461*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61464*/           OPC_EmitInteger, MVT::i1, 0, 
/*61467*/           OPC_EmitInteger, MVT::i1, 0, 
/*61470*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61473*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61476*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61493*/         /*SwitchType*/ 42, MVT::v2f32,// ->61537
/*61495*/           OPC_EmitMergeInputChains1_0,
/*61496*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61499*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61502*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61505*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61508*/           OPC_EmitInteger, MVT::i1, 0, 
/*61511*/           OPC_EmitInteger, MVT::i1, 0, 
/*61514*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61517*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61520*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61537*/         /*SwitchType*/ 42, MVT::v4f32,// ->61581
/*61539*/           OPC_EmitMergeInputChains1_0,
/*61540*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61543*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61546*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61549*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61552*/           OPC_EmitInteger, MVT::i1, 0, 
/*61555*/           OPC_EmitInteger, MVT::i1, 0, 
/*61558*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61561*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61564*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 437:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61581*/         0, // EndSwitchType
/*61582*/       0, /*End of Scope*/
/*61583*/     /*Scope*/ 23|128,6/*791*/, /*->62376*/
/*61585*/       OPC_CheckChild1Integer, 37|128,3/*421*/, 
/*61588*/       OPC_RecordChild2, // #1 = $addr
/*61589*/       OPC_Scope, 27|128,1/*155*/, /*->61747*/ // 5 children in Scope
/*61592*/         OPC_CheckChild2Type, MVT::f32,
/*61594*/         OPC_RecordChild3, // #2 = $rsrc
/*61595*/         OPC_CheckChild3Type, MVT::v8i32,
/*61597*/         OPC_RecordChild4, // #3 = $sampler
/*61598*/         OPC_RecordChild5, // #4 = $dmask
/*61599*/         OPC_RecordChild6, // #5 = $unorm
/*61600*/         OPC_RecordChild7, // #6 = $glc
/*61601*/         OPC_MoveChild, 8,
/*61603*/         OPC_RecordNode, // #7 = $slc
/*61604*/         OPC_MoveParent,
/*61605*/         OPC_MoveChild, 9,
/*61607*/         OPC_RecordNode, // #8 = $lwe
/*61608*/         OPC_MoveParent,
/*61609*/         OPC_MoveChild, 10,
/*61611*/         OPC_RecordNode, // #9 = $da
/*61612*/         OPC_MoveParent,
/*61613*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61658
/*61616*/           OPC_EmitMergeInputChains1_0,
/*61617*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61620*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61623*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61626*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61629*/           OPC_EmitInteger, MVT::i1, 0, 
/*61632*/           OPC_EmitInteger, MVT::i1, 0, 
/*61635*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61638*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61641*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V1), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V1:f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61658*/         /*SwitchType*/ 42, MVT::v2f32,// ->61702
/*61660*/           OPC_EmitMergeInputChains1_0,
/*61661*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61664*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61667*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61670*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61673*/           OPC_EmitInteger, MVT::i1, 0, 
/*61676*/           OPC_EmitInteger, MVT::i1, 0, 
/*61679*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61682*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61685*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V1), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V1:v2f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61702*/         /*SwitchType*/ 42, MVT::v4f32,// ->61746
/*61704*/           OPC_EmitMergeInputChains1_0,
/*61705*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61708*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61711*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61714*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61717*/           OPC_EmitInteger, MVT::i1, 0, 
/*61720*/           OPC_EmitInteger, MVT::i1, 0, 
/*61723*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61726*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61729*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, f32:f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 ?:f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61746*/         0, // EndSwitchType
/*61747*/       /*Scope*/ 27|128,1/*155*/, /*->61904*/
/*61749*/         OPC_CheckChild2Type, MVT::v2f32,
/*61751*/         OPC_RecordChild3, // #2 = $rsrc
/*61752*/         OPC_CheckChild3Type, MVT::v8i32,
/*61754*/         OPC_RecordChild4, // #3 = $sampler
/*61755*/         OPC_RecordChild5, // #4 = $dmask
/*61756*/         OPC_RecordChild6, // #5 = $unorm
/*61757*/         OPC_RecordChild7, // #6 = $glc
/*61758*/         OPC_MoveChild, 8,
/*61760*/         OPC_RecordNode, // #7 = $slc
/*61761*/         OPC_MoveParent,
/*61762*/         OPC_MoveChild, 9,
/*61764*/         OPC_RecordNode, // #8 = $lwe
/*61765*/         OPC_MoveParent,
/*61766*/         OPC_MoveChild, 10,
/*61768*/         OPC_RecordNode, // #9 = $da
/*61769*/         OPC_MoveParent,
/*61770*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61815
/*61773*/           OPC_EmitMergeInputChains1_0,
/*61774*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61777*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61780*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61783*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61786*/           OPC_EmitInteger, MVT::i1, 0, 
/*61789*/           OPC_EmitInteger, MVT::i1, 0, 
/*61792*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61795*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61798*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V2), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V2:f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61815*/         /*SwitchType*/ 42, MVT::v2f32,// ->61859
/*61817*/           OPC_EmitMergeInputChains1_0,
/*61818*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61821*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61824*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61827*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61830*/           OPC_EmitInteger, MVT::i1, 0, 
/*61833*/           OPC_EmitInteger, MVT::i1, 0, 
/*61836*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61839*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61842*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V2), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V2:v2f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61859*/         /*SwitchType*/ 42, MVT::v4f32,// ->61903
/*61861*/           OPC_EmitMergeInputChains1_0,
/*61862*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61865*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61868*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61871*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61874*/           OPC_EmitInteger, MVT::i1, 0, 
/*61877*/           OPC_EmitInteger, MVT::i1, 0, 
/*61880*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61883*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61886*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v2f32:v2f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 ?:v2f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61903*/         0, // EndSwitchType
/*61904*/       /*Scope*/ 27|128,1/*155*/, /*->62061*/
/*61906*/         OPC_CheckChild2Type, MVT::v4f32,
/*61908*/         OPC_RecordChild3, // #2 = $rsrc
/*61909*/         OPC_CheckChild3Type, MVT::v8i32,
/*61911*/         OPC_RecordChild4, // #3 = $sampler
/*61912*/         OPC_RecordChild5, // #4 = $dmask
/*61913*/         OPC_RecordChild6, // #5 = $unorm
/*61914*/         OPC_RecordChild7, // #6 = $glc
/*61915*/         OPC_MoveChild, 8,
/*61917*/         OPC_RecordNode, // #7 = $slc
/*61918*/         OPC_MoveParent,
/*61919*/         OPC_MoveChild, 9,
/*61921*/         OPC_RecordNode, // #8 = $lwe
/*61922*/         OPC_MoveParent,
/*61923*/         OPC_MoveChild, 10,
/*61925*/         OPC_RecordNode, // #9 = $da
/*61926*/         OPC_MoveParent,
/*61927*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->61972
/*61930*/           OPC_EmitMergeInputChains1_0,
/*61931*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61934*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61937*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61940*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61943*/           OPC_EmitInteger, MVT::i1, 0, 
/*61946*/           OPC_EmitInteger, MVT::i1, 0, 
/*61949*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61952*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61955*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V4), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V4:f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*61972*/         /*SwitchType*/ 42, MVT::v2f32,// ->62016
/*61974*/           OPC_EmitMergeInputChains1_0,
/*61975*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*61978*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*61981*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*61984*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*61987*/           OPC_EmitInteger, MVT::i1, 0, 
/*61990*/           OPC_EmitInteger, MVT::i1, 0, 
/*61993*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*61996*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*61999*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V4), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V4:v2f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62016*/         /*SwitchType*/ 42, MVT::v4f32,// ->62060
/*62018*/           OPC_EmitMergeInputChains1_0,
/*62019*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62022*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62025*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62028*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62031*/           OPC_EmitInteger, MVT::i1, 0, 
/*62034*/           OPC_EmitInteger, MVT::i1, 0, 
/*62037*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62040*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62043*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v4f32:v4f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 ?:v4f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62060*/         0, // EndSwitchType
/*62061*/       /*Scope*/ 27|128,1/*155*/, /*->62218*/
/*62063*/         OPC_CheckChild2Type, MVT::v8f32,
/*62065*/         OPC_RecordChild3, // #2 = $rsrc
/*62066*/         OPC_CheckChild3Type, MVT::v8i32,
/*62068*/         OPC_RecordChild4, // #3 = $sampler
/*62069*/         OPC_RecordChild5, // #4 = $dmask
/*62070*/         OPC_RecordChild6, // #5 = $unorm
/*62071*/         OPC_RecordChild7, // #6 = $glc
/*62072*/         OPC_MoveChild, 8,
/*62074*/         OPC_RecordNode, // #7 = $slc
/*62075*/         OPC_MoveParent,
/*62076*/         OPC_MoveChild, 9,
/*62078*/         OPC_RecordNode, // #8 = $lwe
/*62079*/         OPC_MoveParent,
/*62080*/         OPC_MoveChild, 10,
/*62082*/         OPC_RecordNode, // #9 = $da
/*62083*/         OPC_MoveParent,
/*62084*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62129
/*62087*/           OPC_EmitMergeInputChains1_0,
/*62088*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62091*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62094*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62097*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62100*/           OPC_EmitInteger, MVT::i1, 0, 
/*62103*/           OPC_EmitInteger, MVT::i1, 0, 
/*62106*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62109*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V8), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V8:f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62129*/         /*SwitchType*/ 42, MVT::v2f32,// ->62173
/*62131*/           OPC_EmitMergeInputChains1_0,
/*62132*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62135*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62138*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62141*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62144*/           OPC_EmitInteger, MVT::i1, 0, 
/*62147*/           OPC_EmitInteger, MVT::i1, 0, 
/*62150*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62153*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62156*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V8), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V8:v2f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62173*/         /*SwitchType*/ 42, MVT::v4f32,// ->62217
/*62175*/           OPC_EmitMergeInputChains1_0,
/*62176*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62179*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62182*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62185*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62188*/           OPC_EmitInteger, MVT::i1, 0, 
/*62191*/           OPC_EmitInteger, MVT::i1, 0, 
/*62194*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62197*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V8), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v8f32:v8f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V8:v4f32 ?:v8f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62217*/         0, // EndSwitchType
/*62218*/       /*Scope*/ 27|128,1/*155*/, /*->62375*/
/*62220*/         OPC_CheckChild2Type, MVT::v16f32,
/*62222*/         OPC_RecordChild3, // #2 = $rsrc
/*62223*/         OPC_CheckChild3Type, MVT::v8i32,
/*62225*/         OPC_RecordChild4, // #3 = $sampler
/*62226*/         OPC_RecordChild5, // #4 = $dmask
/*62227*/         OPC_RecordChild6, // #5 = $unorm
/*62228*/         OPC_RecordChild7, // #6 = $glc
/*62229*/         OPC_MoveChild, 8,
/*62231*/         OPC_RecordNode, // #7 = $slc
/*62232*/         OPC_MoveParent,
/*62233*/         OPC_MoveChild, 9,
/*62235*/         OPC_RecordNode, // #8 = $lwe
/*62236*/         OPC_MoveParent,
/*62237*/         OPC_MoveChild, 10,
/*62239*/         OPC_RecordNode, // #9 = $da
/*62240*/         OPC_MoveParent,
/*62241*/         OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->62286
/*62244*/           OPC_EmitMergeInputChains1_0,
/*62245*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62248*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62251*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62254*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62257*/           OPC_EmitInteger, MVT::i1, 0, 
/*62260*/           OPC_EmitInteger, MVT::i1, 0, 
/*62263*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62266*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62269*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V1_V16), 0|OPFL_Chain,
                        MVT::f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V1_V16:f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62286*/         /*SwitchType*/ 42, MVT::v2f32,// ->62330
/*62288*/           OPC_EmitMergeInputChains1_0,
/*62289*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62292*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62295*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62298*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62301*/           OPC_EmitInteger, MVT::i1, 0, 
/*62304*/           OPC_EmitInteger, MVT::i1, 0, 
/*62307*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62310*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62313*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V2_V16), 0|OPFL_Chain,
                        MVT::v2f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v2f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V2_V16:v2f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62330*/         /*SwitchType*/ 42, MVT::v4f32,// ->62374
/*62332*/           OPC_EmitMergeInputChains1_0,
/*62333*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*62336*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62339*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62342*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*62345*/           OPC_EmitInteger, MVT::i1, 0, 
/*62348*/           OPC_EmitInteger, MVT::i1, 0, 
/*62351*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62354*/           OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62357*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V16), 0|OPFL_Chain,
                        MVT::v4f32, 11/*#Ops*/, 1, 2, 3, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (intrinsic_w_chain:v4f32 421:iPTR, v16f32:v16f32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i1:i1:$unorm, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_GET_LOD_V4_V16:v4f32 ?:v16f32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, (as_i32imm:i16 ?:i32:$dmask), (as_i1imm:i1 ?:i1:$unorm), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*62374*/         0, // EndSwitchType
/*62375*/       0, /*End of Scope*/
/*62376*/     0, /*End of Scope*/
/*62377*/   /*SwitchOpcode*/ 60|128,3/*444*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->62825
/*62381*/     OPC_RecordMemRef,
/*62382*/     OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*62383*/     OPC_RecordChild1, // #1 = $rsrc
/*62384*/     OPC_RecordChild2, // #2 = $vdata
/*62385*/     OPC_Scope, 108, /*->62495*/ // 3 children in Scope
/*62387*/       OPC_CheckChild2Type, MVT::i32,
/*62389*/       OPC_CheckChild3Integer, 1, 
/*62391*/       OPC_RecordChild4, // #3 = $vaddr
/*62392*/       OPC_RecordChild5, // #4 = $soffset
/*62393*/       OPC_RecordChild6, // #5 = $inst_offset
/*62394*/       OPC_MoveChild6,
/*62395*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62398*/       OPC_MoveParent,
/*62399*/       OPC_RecordChild7, // #6 = $dfmt
/*62400*/       OPC_MoveChild7,
/*62401*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62404*/       OPC_MoveParent,
/*62405*/       OPC_MoveChild, 8,
/*62407*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62410*/       OPC_RecordNode, // #7 = $nfmt
/*62411*/       OPC_MoveParent,
/*62412*/       OPC_MoveChild, 9,
/*62414*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62417*/       OPC_RecordNode, // #8 = $offen
/*62418*/       OPC_MoveParent,
/*62419*/       OPC_MoveChild, 10,
/*62421*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62424*/       OPC_RecordNode, // #9 = $idxen
/*62425*/       OPC_MoveParent,
/*62426*/       OPC_MoveChild, 11,
/*62428*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62431*/       OPC_RecordNode, // #10 = $glc
/*62432*/       OPC_MoveParent,
/*62433*/       OPC_MoveChild, 12,
/*62435*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62438*/       OPC_RecordNode, // #11 = $slc
/*62439*/       OPC_MoveParent,
/*62440*/       OPC_MoveChild, 13,
/*62442*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62445*/       OPC_RecordNode, // #12 = $tfe
/*62446*/       OPC_MoveParent,
/*62447*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62449*/       OPC_EmitMergeInputChains1_0,
/*62450*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62453*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62456*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62459*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62462*/       OPC_EmitInteger, MVT::i1, 0, 
/*62465*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62468*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62471*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62474*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62477*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62495*/     /*Scope*/ 108, /*->62604*/
/*62496*/       OPC_CheckChild2Type, MVT::v2i32,
/*62498*/       OPC_CheckChild3Integer, 2, 
/*62500*/       OPC_RecordChild4, // #3 = $vaddr
/*62501*/       OPC_RecordChild5, // #4 = $soffset
/*62502*/       OPC_RecordChild6, // #5 = $inst_offset
/*62503*/       OPC_MoveChild6,
/*62504*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62507*/       OPC_MoveParent,
/*62508*/       OPC_RecordChild7, // #6 = $dfmt
/*62509*/       OPC_MoveChild7,
/*62510*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62513*/       OPC_MoveParent,
/*62514*/       OPC_MoveChild, 8,
/*62516*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62519*/       OPC_RecordNode, // #7 = $nfmt
/*62520*/       OPC_MoveParent,
/*62521*/       OPC_MoveChild, 9,
/*62523*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62526*/       OPC_RecordNode, // #8 = $offen
/*62527*/       OPC_MoveParent,
/*62528*/       OPC_MoveChild, 10,
/*62530*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62533*/       OPC_RecordNode, // #9 = $idxen
/*62534*/       OPC_MoveParent,
/*62535*/       OPC_MoveChild, 11,
/*62537*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62540*/       OPC_RecordNode, // #10 = $glc
/*62541*/       OPC_MoveParent,
/*62542*/       OPC_MoveChild, 12,
/*62544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62547*/       OPC_RecordNode, // #11 = $slc
/*62548*/       OPC_MoveParent,
/*62549*/       OPC_MoveChild, 13,
/*62551*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62554*/       OPC_RecordNode, // #12 = $tfe
/*62555*/       OPC_MoveParent,
/*62556*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62558*/       OPC_EmitMergeInputChains1_0,
/*62559*/       OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62562*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62565*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62568*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62571*/       OPC_EmitInteger, MVT::i1, 0, 
/*62574*/       OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62577*/       OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62580*/       OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62583*/       OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62586*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62604*/     /*Scope*/ 90|128,1/*218*/, /*->62824*/
/*62606*/       OPC_CheckChild2Type, MVT::v4i32,
/*62608*/       OPC_Scope, 106, /*->62716*/ // 2 children in Scope
/*62610*/         OPC_CheckChild3Integer, 3, 
/*62612*/         OPC_RecordChild4, // #3 = $vaddr
/*62613*/         OPC_RecordChild5, // #4 = $soffset
/*62614*/         OPC_RecordChild6, // #5 = $inst_offset
/*62615*/         OPC_MoveChild6,
/*62616*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62619*/         OPC_MoveParent,
/*62620*/         OPC_RecordChild7, // #6 = $dfmt
/*62621*/         OPC_MoveChild7,
/*62622*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62625*/         OPC_MoveParent,
/*62626*/         OPC_MoveChild, 8,
/*62628*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62631*/         OPC_RecordNode, // #7 = $nfmt
/*62632*/         OPC_MoveParent,
/*62633*/         OPC_MoveChild, 9,
/*62635*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62638*/         OPC_RecordNode, // #8 = $offen
/*62639*/         OPC_MoveParent,
/*62640*/         OPC_MoveChild, 10,
/*62642*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62645*/         OPC_RecordNode, // #9 = $idxen
/*62646*/         OPC_MoveParent,
/*62647*/         OPC_MoveChild, 11,
/*62649*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62652*/         OPC_RecordNode, // #10 = $glc
/*62653*/         OPC_MoveParent,
/*62654*/         OPC_MoveChild, 12,
/*62656*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62659*/         OPC_RecordNode, // #11 = $slc
/*62660*/         OPC_MoveParent,
/*62661*/         OPC_MoveChild, 13,
/*62663*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62666*/         OPC_RecordNode, // #12 = $tfe
/*62667*/         OPC_MoveParent,
/*62668*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62670*/         OPC_EmitMergeInputChains1_0,
/*62671*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62674*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62677*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62680*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62683*/         OPC_EmitInteger, MVT::i1, 0, 
/*62686*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62689*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62692*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62695*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62698*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62716*/       /*Scope*/ 106, /*->62823*/
/*62717*/         OPC_CheckChild3Integer, 4, 
/*62719*/         OPC_RecordChild4, // #3 = $vaddr
/*62720*/         OPC_RecordChild5, // #4 = $soffset
/*62721*/         OPC_RecordChild6, // #5 = $inst_offset
/*62722*/         OPC_MoveChild6,
/*62723*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62726*/         OPC_MoveParent,
/*62727*/         OPC_RecordChild7, // #6 = $dfmt
/*62728*/         OPC_MoveChild7,
/*62729*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62732*/         OPC_MoveParent,
/*62733*/         OPC_MoveChild, 8,
/*62735*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62738*/         OPC_RecordNode, // #7 = $nfmt
/*62739*/         OPC_MoveParent,
/*62740*/         OPC_MoveChild, 9,
/*62742*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62745*/         OPC_RecordNode, // #8 = $offen
/*62746*/         OPC_MoveParent,
/*62747*/         OPC_MoveChild, 10,
/*62749*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62752*/         OPC_RecordNode, // #9 = $idxen
/*62753*/         OPC_MoveParent,
/*62754*/         OPC_MoveChild, 11,
/*62756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62759*/         OPC_RecordNode, // #10 = $glc
/*62760*/         OPC_MoveParent,
/*62761*/         OPC_MoveChild, 12,
/*62763*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62766*/         OPC_RecordNode, // #11 = $slc
/*62767*/         OPC_MoveParent,
/*62768*/         OPC_MoveChild, 13,
/*62770*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62773*/         OPC_RecordNode, // #12 = $tfe
/*62774*/         OPC_MoveParent,
/*62775*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62777*/         OPC_EmitMergeInputChains1_0,
/*62778*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*62781*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*62784*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*62787*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*62790*/         OPC_EmitInteger, MVT::i1, 0, 
/*62793*/         OPC_EmitNodeXForm, 3, 6, // as_i8imm
/*62796*/         OPC_EmitNodeXForm, 3, 7, // as_i8imm
/*62799*/         OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*62802*/         OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*62805*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*62823*/       0, /*End of Scope*/
/*62824*/     0, /*End of Scope*/
/*62825*/   /*SwitchOpcode*/ 16|128,24/*3088*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->65917
/*62829*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*62830*/     OPC_Scope, 49|128,4/*561*/, /*->63394*/ // 24 children in Scope
/*62833*/       OPC_CheckChild1Integer, 92|128,2/*348*/, 
/*62836*/       OPC_RecordChild2, // #1 = $vdata
/*62837*/       OPC_Scope, 55|128,1/*183*/, /*->63023*/ // 3 children in Scope
/*62840*/         OPC_CheckChild2Type, MVT::f32,
/*62842*/         OPC_RecordChild3, // #2 = $rsrc
/*62843*/         OPC_Scope, 78, /*->62923*/ // 2 children in Scope
/*62845*/           OPC_CheckChild4Integer, 0, 
/*62847*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*62848*/           OPC_RecordChild6, // #4 = $glc
/*62849*/           OPC_MoveChild6,
/*62850*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62853*/           OPC_MoveParent,
/*62854*/           OPC_RecordChild7, // #5 = $slc
/*62855*/           OPC_MoveChild7,
/*62856*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62859*/           OPC_MoveParent,
/*62860*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62862*/           OPC_Scope, 29, /*->62893*/ // 2 children in Scope
/*62864*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*62867*/             OPC_EmitMergeInputChains1_0,
/*62868*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*62871*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*62874*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62877*/             OPC_EmitInteger, MVT::i1, 0, 
/*62880*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 348:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*62893*/           /*Scope*/ 28, /*->62922*/
/*62894*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*62897*/             OPC_EmitMergeInputChains1_0,
/*62898*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*62901*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*62904*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62907*/             OPC_EmitInteger, MVT::i1, 0, 
/*62910*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 348:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_X_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*62922*/           0, /*End of Scope*/
/*62923*/         /*Scope*/ 98, /*->63022*/
/*62924*/           OPC_RecordChild4, // #3 = $vindex
/*62925*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*62926*/           OPC_RecordChild6, // #5 = $glc
/*62927*/           OPC_MoveChild6,
/*62928*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62931*/           OPC_MoveParent,
/*62932*/           OPC_RecordChild7, // #6 = $slc
/*62933*/           OPC_MoveChild7,
/*62934*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62937*/           OPC_MoveParent,
/*62938*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*62940*/           OPC_Scope, 49, /*->62991*/ // 2 children in Scope
/*62942*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*62945*/             OPC_EmitMergeInputChains1_0,
/*62946*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*62949*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62952*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62955*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*62966*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*62969*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*62972*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*62975*/             OPC_EmitInteger, MVT::i1, 0, 
/*62978*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 348:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_X_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*62991*/           /*Scope*/ 29, /*->63021*/
/*62992*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*62995*/             OPC_EmitMergeInputChains1_0,
/*62996*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*62999*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63002*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63005*/             OPC_EmitInteger, MVT::i1, 0, 
/*63008*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 348:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_X_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63021*/           0, /*End of Scope*/
/*63022*/         0, /*End of Scope*/
/*63023*/       /*Scope*/ 55|128,1/*183*/, /*->63208*/
/*63025*/         OPC_CheckChild2Type, MVT::v2f32,
/*63027*/         OPC_RecordChild3, // #2 = $rsrc
/*63028*/         OPC_Scope, 78, /*->63108*/ // 2 children in Scope
/*63030*/           OPC_CheckChild4Integer, 0, 
/*63032*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63033*/           OPC_RecordChild6, // #4 = $glc
/*63034*/           OPC_MoveChild6,
/*63035*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63038*/           OPC_MoveParent,
/*63039*/           OPC_RecordChild7, // #5 = $slc
/*63040*/           OPC_MoveChild7,
/*63041*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63044*/           OPC_MoveParent,
/*63045*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63047*/           OPC_Scope, 29, /*->63078*/ // 2 children in Scope
/*63049*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63052*/             OPC_EmitMergeInputChains1_0,
/*63053*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63056*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63059*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63062*/             OPC_EmitInteger, MVT::i1, 0, 
/*63065*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 348:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63078*/           /*Scope*/ 28, /*->63107*/
/*63079*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63082*/             OPC_EmitMergeInputChains1_0,
/*63083*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63086*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63089*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63092*/             OPC_EmitInteger, MVT::i1, 0, 
/*63095*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 348:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XY_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63107*/           0, /*End of Scope*/
/*63108*/         /*Scope*/ 98, /*->63207*/
/*63109*/           OPC_RecordChild4, // #3 = $vindex
/*63110*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63111*/           OPC_RecordChild6, // #5 = $glc
/*63112*/           OPC_MoveChild6,
/*63113*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63116*/           OPC_MoveParent,
/*63117*/           OPC_RecordChild7, // #6 = $slc
/*63118*/           OPC_MoveChild7,
/*63119*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63122*/           OPC_MoveParent,
/*63123*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63125*/           OPC_Scope, 49, /*->63176*/ // 2 children in Scope
/*63127*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63130*/             OPC_EmitMergeInputChains1_0,
/*63131*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63134*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63137*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63140*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63151*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63154*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63157*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63160*/             OPC_EmitInteger, MVT::i1, 0, 
/*63163*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 348:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XY_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63176*/           /*Scope*/ 29, /*->63206*/
/*63177*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63180*/             OPC_EmitMergeInputChains1_0,
/*63181*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63184*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63187*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63190*/             OPC_EmitInteger, MVT::i1, 0, 
/*63193*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 348:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XY_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63206*/           0, /*End of Scope*/
/*63207*/         0, /*End of Scope*/
/*63208*/       /*Scope*/ 55|128,1/*183*/, /*->63393*/
/*63210*/         OPC_CheckChild2Type, MVT::v4f32,
/*63212*/         OPC_RecordChild3, // #2 = $rsrc
/*63213*/         OPC_Scope, 78, /*->63293*/ // 2 children in Scope
/*63215*/           OPC_CheckChild4Integer, 0, 
/*63217*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63218*/           OPC_RecordChild6, // #4 = $glc
/*63219*/           OPC_MoveChild6,
/*63220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63223*/           OPC_MoveParent,
/*63224*/           OPC_RecordChild7, // #5 = $slc
/*63225*/           OPC_MoveChild7,
/*63226*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63229*/           OPC_MoveParent,
/*63230*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63232*/           OPC_Scope, 29, /*->63263*/ // 2 children in Scope
/*63234*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63237*/             OPC_EmitMergeInputChains1_0,
/*63238*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63241*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63244*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63247*/             OPC_EmitInteger, MVT::i1, 0, 
/*63250*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 348:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63263*/           /*Scope*/ 28, /*->63292*/
/*63264*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63267*/             OPC_EmitMergeInputChains1_0,
/*63268*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63271*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63274*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63277*/             OPC_EmitInteger, MVT::i1, 0, 
/*63280*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 348:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63292*/           0, /*End of Scope*/
/*63293*/         /*Scope*/ 98, /*->63392*/
/*63294*/           OPC_RecordChild4, // #3 = $vindex
/*63295*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63296*/           OPC_RecordChild6, // #5 = $glc
/*63297*/           OPC_MoveChild6,
/*63298*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63301*/           OPC_MoveParent,
/*63302*/           OPC_RecordChild7, // #6 = $slc
/*63303*/           OPC_MoveChild7,
/*63304*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63307*/           OPC_MoveParent,
/*63308*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63310*/           OPC_Scope, 49, /*->63361*/ // 2 children in Scope
/*63312*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63315*/             OPC_EmitMergeInputChains1_0,
/*63316*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63319*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63322*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63325*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63336*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63339*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63342*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63345*/             OPC_EmitInteger, MVT::i1, 0, 
/*63348*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 348:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63361*/           /*Scope*/ 29, /*->63391*/
/*63362*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63365*/             OPC_EmitMergeInputChains1_0,
/*63366*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63369*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63372*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63375*/             OPC_EmitInteger, MVT::i1, 0, 
/*63378*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 348:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_FORMAT_XYZW_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63391*/           0, /*End of Scope*/
/*63392*/         0, /*End of Scope*/
/*63393*/       0, /*End of Scope*/
/*63394*/     /*Scope*/ 49|128,4/*561*/, /*->63957*/
/*63396*/       OPC_CheckChild1Integer, 91|128,2/*347*/, 
/*63399*/       OPC_RecordChild2, // #1 = $vdata
/*63400*/       OPC_Scope, 55|128,1/*183*/, /*->63586*/ // 3 children in Scope
/*63403*/         OPC_CheckChild2Type, MVT::f32,
/*63405*/         OPC_RecordChild3, // #2 = $rsrc
/*63406*/         OPC_Scope, 78, /*->63486*/ // 2 children in Scope
/*63408*/           OPC_CheckChild4Integer, 0, 
/*63410*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63411*/           OPC_RecordChild6, // #4 = $glc
/*63412*/           OPC_MoveChild6,
/*63413*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63416*/           OPC_MoveParent,
/*63417*/           OPC_RecordChild7, // #5 = $slc
/*63418*/           OPC_MoveChild7,
/*63419*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63422*/           OPC_MoveParent,
/*63423*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63425*/           OPC_Scope, 29, /*->63456*/ // 2 children in Scope
/*63427*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63430*/             OPC_EmitMergeInputChains1_0,
/*63431*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63434*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63437*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63440*/             OPC_EmitInteger, MVT::i1, 0, 
/*63443*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORD_OFFEN_exact ?:f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63456*/           /*Scope*/ 28, /*->63485*/
/*63457*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63460*/             OPC_EmitMergeInputChains1_0,
/*63461*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63464*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63467*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63470*/             OPC_EmitInteger, MVT::i1, 0, 
/*63473*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 347:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORD_OFFSET_exact ?:f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63485*/           0, /*End of Scope*/
/*63486*/         /*Scope*/ 98, /*->63585*/
/*63487*/           OPC_RecordChild4, // #3 = $vindex
/*63488*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63489*/           OPC_RecordChild6, // #5 = $glc
/*63490*/           OPC_MoveChild6,
/*63491*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63494*/           OPC_MoveParent,
/*63495*/           OPC_RecordChild7, // #6 = $slc
/*63496*/           OPC_MoveChild7,
/*63497*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63500*/           OPC_MoveParent,
/*63501*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63503*/           OPC_Scope, 49, /*->63554*/ // 2 children in Scope
/*63505*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63508*/             OPC_EmitMergeInputChains1_0,
/*63509*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63512*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63515*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63518*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63529*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63532*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63535*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63538*/             OPC_EmitInteger, MVT::i1, 0, 
/*63541*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 347:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORD_BOTHEN_exact ?:f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63554*/           /*Scope*/ 29, /*->63584*/
/*63555*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63558*/             OPC_EmitMergeInputChains1_0,
/*63559*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63562*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63565*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63568*/             OPC_EmitInteger, MVT::i1, 0, 
/*63571*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, f32:f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORD_IDXEN_exact ?:f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63584*/           0, /*End of Scope*/
/*63585*/         0, /*End of Scope*/
/*63586*/       /*Scope*/ 55|128,1/*183*/, /*->63771*/
/*63588*/         OPC_CheckChild2Type, MVT::v2f32,
/*63590*/         OPC_RecordChild3, // #2 = $rsrc
/*63591*/         OPC_Scope, 78, /*->63671*/ // 2 children in Scope
/*63593*/           OPC_CheckChild4Integer, 0, 
/*63595*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63596*/           OPC_RecordChild6, // #4 = $glc
/*63597*/           OPC_MoveChild6,
/*63598*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63601*/           OPC_MoveParent,
/*63602*/           OPC_RecordChild7, // #5 = $slc
/*63603*/           OPC_MoveChild7,
/*63604*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63607*/           OPC_MoveParent,
/*63608*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63610*/           OPC_Scope, 29, /*->63641*/ // 2 children in Scope
/*63612*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63615*/             OPC_EmitMergeInputChains1_0,
/*63616*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63619*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63622*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63625*/             OPC_EmitInteger, MVT::i1, 0, 
/*63628*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX2_OFFEN_exact ?:v2f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63641*/           /*Scope*/ 28, /*->63670*/
/*63642*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63645*/             OPC_EmitMergeInputChains1_0,
/*63646*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63649*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63652*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63655*/             OPC_EmitInteger, MVT::i1, 0, 
/*63658*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 347:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET_exact ?:v2f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63670*/           0, /*End of Scope*/
/*63671*/         /*Scope*/ 98, /*->63770*/
/*63672*/           OPC_RecordChild4, // #3 = $vindex
/*63673*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63674*/           OPC_RecordChild6, // #5 = $glc
/*63675*/           OPC_MoveChild6,
/*63676*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63679*/           OPC_MoveParent,
/*63680*/           OPC_RecordChild7, // #6 = $slc
/*63681*/           OPC_MoveChild7,
/*63682*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63685*/           OPC_MoveParent,
/*63686*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63688*/           OPC_Scope, 49, /*->63739*/ // 2 children in Scope
/*63690*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63693*/             OPC_EmitMergeInputChains1_0,
/*63694*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63697*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63700*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63703*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63714*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63717*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63720*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63723*/             OPC_EmitInteger, MVT::i1, 0, 
/*63726*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 347:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX2_BOTHEN_exact ?:v2f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63739*/           /*Scope*/ 29, /*->63769*/
/*63740*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63743*/             OPC_EmitMergeInputChains1_0,
/*63744*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63747*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63750*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63753*/             OPC_EmitInteger, MVT::i1, 0, 
/*63756*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, v2f32:v2f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX2_IDXEN_exact ?:v2f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63769*/           0, /*End of Scope*/
/*63770*/         0, /*End of Scope*/
/*63771*/       /*Scope*/ 55|128,1/*183*/, /*->63956*/
/*63773*/         OPC_CheckChild2Type, MVT::v4f32,
/*63775*/         OPC_RecordChild3, // #2 = $rsrc
/*63776*/         OPC_Scope, 78, /*->63856*/ // 2 children in Scope
/*63778*/           OPC_CheckChild4Integer, 0, 
/*63780*/           OPC_RecordChild5, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63781*/           OPC_RecordChild6, // #4 = $glc
/*63782*/           OPC_MoveChild6,
/*63783*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63786*/           OPC_MoveParent,
/*63787*/           OPC_RecordChild7, // #5 = $slc
/*63788*/           OPC_MoveChild7,
/*63789*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63792*/           OPC_MoveParent,
/*63793*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63795*/           OPC_Scope, 29, /*->63826*/ // 2 children in Scope
/*63797*/             OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*63800*/             OPC_EmitMergeInputChains1_0,
/*63801*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63804*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63807*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63810*/             OPC_EmitInteger, MVT::i1, 0, 
/*63813*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 8, 2, 6, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 31
                      // Dst: (BUFFER_STORE_DWORDX4_OFFEN_exact ?:v4f32:$vdata, ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63826*/           /*Scope*/ 28, /*->63855*/
/*63827*/             OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*63830*/             OPC_EmitMergeInputChains1_0,
/*63831*/             OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*63834*/             OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*63837*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63840*/             OPC_EmitInteger, MVT::i1, 0, 
/*63843*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_exact), 0|OPFL_Chain,
                          7/*#Ops*/, 1, 2, 6, 8, 9, 10, 11, 
                      // Src: (intrinsic_void 347:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET_exact ?:v4f32:$vdata, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63855*/           0, /*End of Scope*/
/*63856*/         /*Scope*/ 98, /*->63955*/
/*63857*/           OPC_RecordChild4, // #3 = $vindex
/*63858*/           OPC_RecordChild5, // #4 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*63859*/           OPC_RecordChild6, // #5 = $glc
/*63860*/           OPC_MoveChild6,
/*63861*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63864*/           OPC_MoveParent,
/*63865*/           OPC_RecordChild7, // #6 = $slc
/*63866*/           OPC_MoveChild7,
/*63867*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63870*/           OPC_MoveParent,
/*63871*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*63873*/           OPC_Scope, 49, /*->63924*/ // 2 children in Scope
/*63875*/             OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectMUBUFIntrinsicVOffset:$ #7 #8 #9
/*63878*/             OPC_EmitMergeInputChains1_0,
/*63879*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*63882*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*63885*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63888*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 10, 3, 11, 9, 12,  // Results = #13
/*63899*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63902*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63905*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63908*/             OPC_EmitInteger, MVT::i1, 0, 
/*63911*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 13, 2, 7, 14, 15, 16, 17, 
                      // Src: (intrinsic_void 347:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                      // Dst: (BUFFER_STORE_DWORDX4_BOTHEN_exact ?:v4f32:$vdata, (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63924*/           /*Scope*/ 29, /*->63954*/
/*63925*/             OPC_CheckComplexPat, /*CP*/11, /*#*/4, // SelectMUBUFIntrinsicOffset:$ #7 #8
/*63928*/             OPC_EmitMergeInputChains1_0,
/*63929*/             OPC_EmitNodeXForm, 0, 8, // as_i16imm
/*63932*/             OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*63935*/             OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*63938*/             OPC_EmitInteger, MVT::i1, 0, 
/*63941*/             OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_exact), 0|OPFL_Chain,
                          8/*#Ops*/, 1, 3, 2, 7, 9, 10, 11, 12, 
                      // Src: (intrinsic_void 347:iPTR, v4f32:v4f32:$vdata, v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                      // Dst: (BUFFER_STORE_DWORDX4_IDXEN_exact ?:v4f32:$vdata, ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*63954*/           0, /*End of Scope*/
/*63955*/         0, /*End of Scope*/
/*63956*/       0, /*End of Scope*/
/*63957*/     /*Scope*/ 64|128,2/*320*/, /*->64279*/
/*63959*/       OPC_CheckChild1Integer, 56|128,47/*6072*/, 
/*63962*/       OPC_RecordChild2, // #1 = $src
/*63963*/       OPC_RecordChild3, // #2 = $arraybase
/*63964*/       OPC_MoveChild3,
/*63965*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63968*/       OPC_MoveParent,
/*63969*/       OPC_Scope, 76, /*->64047*/ // 4 children in Scope
/*63971*/         OPC_CheckChild4Integer, 0, 
/*63973*/         OPC_RecordChild5, // #3 = $mask
/*63974*/         OPC_MoveChild5,
/*63975*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63978*/         OPC_MoveParent,
/*63979*/         OPC_Scope, 32, /*->64013*/ // 2 children in Scope
/*63981*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*63983*/           OPC_EmitMergeInputChains1_0,
/*63984*/           OPC_EmitInteger, MVT::i32, 0, 
/*63987*/           OPC_EmitConvertToTarget, 2,
/*63989*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*63993*/           OPC_EmitConvertToTarget, 3,
/*63995*/           OPC_EmitInteger, MVT::i32, 32, 
/*63998*/           OPC_EmitInteger, MVT::i32, 0, 
/*64001*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6072:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*64013*/         /*Scope*/ 32, /*->64046*/
/*64014*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64016*/           OPC_EmitMergeInputChains1_0,
/*64017*/           OPC_EmitInteger, MVT::i32, 0, 
/*64020*/           OPC_EmitConvertToTarget, 2,
/*64022*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64026*/           OPC_EmitConvertToTarget, 3,
/*64028*/           OPC_EmitInteger, MVT::i32, 64, 
/*64031*/           OPC_EmitInteger, MVT::i32, 0, 
/*64034*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6072:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*64046*/         0, /*End of Scope*/
/*64047*/       /*Scope*/ 76, /*->64124*/
/*64048*/         OPC_CheckChild4Integer, 1, 
/*64050*/         OPC_RecordChild5, // #3 = $mask
/*64051*/         OPC_MoveChild5,
/*64052*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64055*/         OPC_MoveParent,
/*64056*/         OPC_Scope, 32, /*->64090*/ // 2 children in Scope
/*64058*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64060*/           OPC_EmitMergeInputChains1_0,
/*64061*/           OPC_EmitInteger, MVT::i32, 0, 
/*64064*/           OPC_EmitConvertToTarget, 2,
/*64066*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64070*/           OPC_EmitConvertToTarget, 3,
/*64072*/           OPC_EmitInteger, MVT::i32, 33, 
/*64075*/           OPC_EmitInteger, MVT::i32, 0, 
/*64078*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6072:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*64090*/         /*Scope*/ 32, /*->64123*/
/*64091*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64093*/           OPC_EmitMergeInputChains1_0,
/*64094*/           OPC_EmitInteger, MVT::i32, 0, 
/*64097*/           OPC_EmitConvertToTarget, 2,
/*64099*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64103*/           OPC_EmitConvertToTarget, 3,
/*64105*/           OPC_EmitInteger, MVT::i32, 65, 
/*64108*/           OPC_EmitInteger, MVT::i32, 0, 
/*64111*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6072:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*64123*/         0, /*End of Scope*/
/*64124*/       /*Scope*/ 76, /*->64201*/
/*64125*/         OPC_CheckChild4Integer, 2, 
/*64127*/         OPC_RecordChild5, // #3 = $mask
/*64128*/         OPC_MoveChild5,
/*64129*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64132*/         OPC_MoveParent,
/*64133*/         OPC_Scope, 32, /*->64167*/ // 2 children in Scope
/*64135*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64137*/           OPC_EmitMergeInputChains1_0,
/*64138*/           OPC_EmitInteger, MVT::i32, 0, 
/*64141*/           OPC_EmitConvertToTarget, 2,
/*64143*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64147*/           OPC_EmitConvertToTarget, 3,
/*64149*/           OPC_EmitInteger, MVT::i32, 34, 
/*64152*/           OPC_EmitInteger, MVT::i32, 0, 
/*64155*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6072:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*64167*/         /*Scope*/ 32, /*->64200*/
/*64168*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64170*/           OPC_EmitMergeInputChains1_0,
/*64171*/           OPC_EmitInteger, MVT::i32, 0, 
/*64174*/           OPC_EmitConvertToTarget, 2,
/*64176*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64180*/           OPC_EmitConvertToTarget, 3,
/*64182*/           OPC_EmitInteger, MVT::i32, 66, 
/*64185*/           OPC_EmitInteger, MVT::i32, 0, 
/*64188*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6072:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*64200*/         0, /*End of Scope*/
/*64201*/       /*Scope*/ 76, /*->64278*/
/*64202*/         OPC_CheckChild4Integer, 3, 
/*64204*/         OPC_RecordChild5, // #3 = $mask
/*64205*/         OPC_MoveChild5,
/*64206*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64209*/         OPC_MoveParent,
/*64210*/         OPC_Scope, 32, /*->64244*/ // 2 children in Scope
/*64212*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*64214*/           OPC_EmitMergeInputChains1_0,
/*64215*/           OPC_EmitInteger, MVT::i32, 0, 
/*64218*/           OPC_EmitConvertToTarget, 2,
/*64220*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64224*/           OPC_EmitConvertToTarget, 3,
/*64226*/           OPC_EmitInteger, MVT::i32, 35, 
/*64229*/           OPC_EmitInteger, MVT::i32, 0, 
/*64232*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6072:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*64244*/         /*Scope*/ 32, /*->64277*/
/*64245*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64247*/           OPC_EmitMergeInputChains1_0,
/*64248*/           OPC_EmitInteger, MVT::i32, 0, 
/*64251*/           OPC_EmitConvertToTarget, 2,
/*64253*/           OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*64257*/           OPC_EmitConvertToTarget, 3,
/*64259*/           OPC_EmitInteger, MVT::i32, 67, 
/*64262*/           OPC_EmitInteger, MVT::i32, 0, 
/*64265*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6072:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*64277*/         0, /*End of Scope*/
/*64278*/       0, /*End of Scope*/
/*64279*/     /*Scope*/ 22, /*->64302*/
/*64280*/       OPC_CheckChild1Integer, 121|128,3/*505*/, 
/*64283*/       OPC_RecordChild2, // #1 = $simm16
/*64284*/       OPC_MoveChild2,
/*64285*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64288*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64290*/       OPC_MoveParent,
/*64291*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64293*/       OPC_EmitMergeInputChains1_0,
/*64294*/       OPC_EmitConvertToTarget, 1,
/*64296*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SLEEP), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 505:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_SLEEP (imm:i32):$simm16)
/*64302*/     /*Scope*/ 22, /*->64325*/
/*64303*/       OPC_CheckChild1Integer, 116|128,3/*500*/, 
/*64306*/       OPC_RecordChild2, // #1 = $simm16
/*64307*/       OPC_MoveChild2,
/*64308*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64311*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64313*/       OPC_MoveParent,
/*64314*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64316*/       OPC_EmitMergeInputChains1_0,
/*64317*/       OPC_EmitConvertToTarget, 1,
/*64319*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_INCPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 500:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_INCPERFLEVEL (imm:i32):$simm16)
/*64325*/     /*Scope*/ 22, /*->64348*/
/*64326*/       OPC_CheckChild1Integer, 114|128,3/*498*/, 
/*64329*/       OPC_RecordChild2, // #1 = $simm16
/*64330*/       OPC_MoveChild2,
/*64331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64334*/       OPC_CheckPredicate, 29, // Predicate_SIMM16bit
/*64336*/       OPC_MoveParent,
/*64337*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64339*/       OPC_EmitMergeInputChains1_0,
/*64340*/       OPC_EmitConvertToTarget, 1,
/*64342*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DECPERFLEVEL), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 498:iPTR, (imm:i32)<<P:Predicate_SIMM16bit>>:$simm16) - Complexity = 12
                // Dst: (S_DECPERFLEVEL (imm:i32):$simm16)
/*64348*/     /*Scope*/ 49, /*->64398*/
/*64349*/       OPC_CheckChild1Integer, 50|128,33/*4274*/, 
/*64352*/       OPC_RecordChild2, // #1 = $rw_gpr
/*64353*/       OPC_RecordChild3, // #2 = $index_gpr
/*64354*/       OPC_RecordChild4, // #3 = $rat_id
/*64355*/       OPC_MoveChild4,
/*64356*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64359*/       OPC_MoveParent,
/*64360*/       OPC_Scope, 17, /*->64379*/ // 2 children in Scope
/*64362*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*64364*/         OPC_EmitMergeInputChains1_0,
/*64365*/         OPC_EmitConvertToTarget, 3,
/*64367*/         OPC_EmitInteger, MVT::i32, 0, 
/*64370*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4274:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64379*/       /*Scope*/ 17, /*->64397*/
/*64380*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*64382*/         OPC_EmitMergeInputChains1_0,
/*64383*/         OPC_EmitConvertToTarget, 3,
/*64385*/         OPC_EmitInteger, MVT::i32, 0, 
/*64388*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 4274:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*64397*/       0, /*End of Scope*/
/*64398*/     /*Scope*/ 11, /*->64410*/
/*64399*/       OPC_CheckChild1Integer, 48|128,33/*4272*/, 
/*64402*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64404*/       OPC_EmitMergeInputChains1_0,
/*64405*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 4272:iPTR) - Complexity = 8
                // Dst: (GROUP_BARRIER)
/*64410*/     /*Scope*/ 11, /*->64422*/
/*64411*/       OPC_CheckChild1Integer, 109|128,3/*493*/, 
/*64414*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64416*/       OPC_EmitMergeInputChains1_0,
/*64417*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 493:iPTR) - Complexity = 8
                // Dst: (S_BARRIER)
/*64422*/     /*Scope*/ 16, /*->64439*/
/*64423*/       OPC_CheckChild1Integer, 122|128,3/*506*/, 
/*64426*/       OPC_RecordChild2, // #1 = $simm16
/*64427*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64429*/       OPC_EmitMergeInputChains1_0,
/*64430*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*64433*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_WAITCNT), 0|OPFL_Chain,
                    1/*#Ops*/, 2, 
                // Src: (intrinsic_void 506:iPTR, i32:i32:$simm16) - Complexity = 8
                // Dst: (S_WAITCNT (as_i16imm:i32 ?:i32:$simm16))
/*64439*/     /*Scope*/ 11, /*->64451*/
/*64440*/       OPC_CheckChild1Integer, 110|128,3/*494*/, 
/*64443*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64445*/       OPC_EmitMergeInputChains1_0,
/*64446*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 494:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV)
/*64451*/     /*Scope*/ 11, /*->64463*/
/*64452*/       OPC_CheckChild1Integer, 111|128,3/*495*/, 
/*64455*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*64457*/       OPC_EmitMergeInputChains1_0,
/*64458*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 495:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOL)
/*64463*/     /*Scope*/ 11, /*->64475*/
/*64464*/       OPC_CheckChild1Integer, 112|128,3/*496*/, 
/*64467*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64469*/       OPC_EmitMergeInputChains1_0,
/*64470*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 496:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*64475*/     /*Scope*/ 11, /*->64487*/
/*64476*/       OPC_CheckChild1Integer, 113|128,3/*497*/, 
/*64479*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*64481*/       OPC_EmitMergeInputChains1_0,
/*64482*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 497:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*64487*/     /*Scope*/ 11, /*->64499*/
/*64488*/       OPC_CheckChild1Integer, 94|128,2/*350*/, 
/*64491*/       OPC_CheckPatternPredicate, 14, // (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*64493*/       OPC_EmitMergeInputChains1_0,
/*64494*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 350:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*64499*/     /*Scope*/ 11, /*->64511*/
/*64500*/       OPC_CheckChild1Integer, 93|128,2/*349*/, 
/*64503*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64505*/       OPC_EmitMergeInputChains1_0,
/*64506*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 349:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*64511*/     /*Scope*/ 11, /*->64523*/
/*64512*/       OPC_CheckChild1Integer, 95|128,2/*351*/, 
/*64515*/       OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*64517*/       OPC_EmitMergeInputChains1_0,
/*64518*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 351:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*64523*/     /*Scope*/ 11, /*->64535*/
/*64524*/       OPC_CheckChild1Integer, 4|128,4/*516*/, 
/*64527*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64529*/       OPC_EmitMergeInputChains1_0,
/*64530*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::WAVE_BARRIER), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 516:iPTR) - Complexity = 8
                // Dst: (WAVE_BARRIER)
/*64535*/     /*Scope*/ 13, /*->64549*/
/*64536*/       OPC_CheckChild1Integer, 114|128,2/*370*/, 
/*64539*/       OPC_RecordChild2, // #1 = $saved
/*64540*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64542*/       OPC_EmitMergeInputChains1_0,
/*64543*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (intrinsic_void 370:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*64549*/     /*Scope*/ 11, /*->64561*/
/*64550*/       OPC_CheckChild1Integer, 3|128,4/*515*/, 
/*64553*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64555*/       OPC_EmitMergeInputChains1_0,
/*64556*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_MASKED_UNREACHABLE), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (intrinsic_void 515:iPTR) - Complexity = 8
                // Dst: (SI_MASKED_UNREACHABLE)
/*64561*/     /*Scope*/ 8|128,1/*136*/, /*->64699*/
/*64563*/       OPC_CheckChild1Integer, 49|128,47/*6065*/, 
/*64566*/       OPC_Scope, 16, /*->64584*/ // 2 children in Scope
/*64568*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*64570*/         OPC_EmitMergeInputChains1_0,
/*64571*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*64578*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 6065:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*64584*/       /*Scope*/ 113, /*->64698*/
/*64585*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*64587*/         OPC_EmitMergeInputChains1_0,
/*64588*/         OPC_EmitInteger, MVT::i32, 0, 
/*64591*/         OPC_EmitInteger, MVT::i32, 0, 
/*64594*/         OPC_EmitInteger, MVT::i32, 1, 
/*64597*/         OPC_EmitInteger, MVT::i32, 0, 
/*64600*/         OPC_EmitInteger, MVT::i32, 0, 
/*64603*/         OPC_EmitInteger, MVT::i32, 0, 
/*64606*/         OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*64609*/         OPC_EmitInteger, MVT::i32, 0, 
/*64612*/         OPC_EmitInteger, MVT::i32, 0, 
/*64615*/         OPC_EmitInteger, MVT::i32, 0, 
/*64618*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64630*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*64633*/         OPC_EmitInteger, MVT::i32, 0, 
/*64636*/         OPC_EmitInteger, MVT::i32, 0, 
/*64639*/         OPC_EmitInteger, MVT::i32, 0, 
/*64642*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*64654*/         OPC_EmitInteger, MVT::i32, 1, 
/*64657*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*64660*/         OPC_EmitInteger, MVT::i32, 0, 
/*64663*/         OPC_EmitInteger, MVT::i32, 0, 
/*64666*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*64692*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 6065:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*64698*/       0, /*End of Scope*/
/*64699*/     /*Scope*/ 37|128,4/*549*/, /*->65250*/
/*64701*/       OPC_CheckChild1Integer, 81|128,3/*465*/, 
/*64704*/       OPC_RecordChild2, // #1 = $data
/*64705*/       OPC_Scope, 51|128,1/*179*/, /*->64887*/ // 3 children in Scope
/*64708*/         OPC_CheckChild2Type, MVT::f32,
/*64710*/         OPC_RecordChild3, // #2 = $addr
/*64711*/         OPC_Scope, 57, /*->64770*/ // 3 children in Scope
/*64713*/           OPC_CheckChild3Type, MVT::i32,
/*64715*/           OPC_RecordChild4, // #3 = $rsrc
/*64716*/           OPC_CheckChild4Type, MVT::v8i32,
/*64718*/           OPC_RecordChild5, // #4 = $dmask
/*64719*/           OPC_RecordChild6, // #5 = $glc
/*64720*/           OPC_RecordChild7, // #6 = $slc
/*64721*/           OPC_MoveChild, 8,
/*64723*/           OPC_RecordNode, // #7 = $lwe
/*64724*/           OPC_MoveParent,
/*64725*/           OPC_MoveChild, 9,
/*64727*/           OPC_RecordNode, // #8 = $da
/*64728*/           OPC_MoveParent,
/*64729*/           OPC_EmitMergeInputChains1_0,
/*64730*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64733*/           OPC_EmitInteger, MVT::i1, 1, 
/*64736*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64739*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64742*/           OPC_EmitInteger, MVT::i1, 0, 
/*64745*/           OPC_EmitInteger, MVT::i1, 0, 
/*64748*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64751*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64754*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 465:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64770*/         /*Scope*/ 57, /*->64828*/
/*64771*/           OPC_CheckChild3Type, MVT::v2i32,
/*64773*/           OPC_RecordChild4, // #3 = $rsrc
/*64774*/           OPC_CheckChild4Type, MVT::v8i32,
/*64776*/           OPC_RecordChild5, // #4 = $dmask
/*64777*/           OPC_RecordChild6, // #5 = $glc
/*64778*/           OPC_RecordChild7, // #6 = $slc
/*64779*/           OPC_MoveChild, 8,
/*64781*/           OPC_RecordNode, // #7 = $lwe
/*64782*/           OPC_MoveParent,
/*64783*/           OPC_MoveChild, 9,
/*64785*/           OPC_RecordNode, // #8 = $da
/*64786*/           OPC_MoveParent,
/*64787*/           OPC_EmitMergeInputChains1_0,
/*64788*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64791*/           OPC_EmitInteger, MVT::i1, 1, 
/*64794*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64797*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64800*/           OPC_EmitInteger, MVT::i1, 0, 
/*64803*/           OPC_EmitInteger, MVT::i1, 0, 
/*64806*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64809*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64812*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 465:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64828*/         /*Scope*/ 57, /*->64886*/
/*64829*/           OPC_CheckChild3Type, MVT::v4i32,
/*64831*/           OPC_RecordChild4, // #3 = $rsrc
/*64832*/           OPC_CheckChild4Type, MVT::v8i32,
/*64834*/           OPC_RecordChild5, // #4 = $dmask
/*64835*/           OPC_RecordChild6, // #5 = $glc
/*64836*/           OPC_RecordChild7, // #6 = $slc
/*64837*/           OPC_MoveChild, 8,
/*64839*/           OPC_RecordNode, // #7 = $lwe
/*64840*/           OPC_MoveParent,
/*64841*/           OPC_MoveChild, 9,
/*64843*/           OPC_RecordNode, // #8 = $da
/*64844*/           OPC_MoveParent,
/*64845*/           OPC_EmitMergeInputChains1_0,
/*64846*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64849*/           OPC_EmitInteger, MVT::i1, 1, 
/*64852*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64855*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64858*/           OPC_EmitInteger, MVT::i1, 0, 
/*64861*/           OPC_EmitInteger, MVT::i1, 0, 
/*64864*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64867*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64870*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 465:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64886*/         0, /*End of Scope*/
/*64887*/       /*Scope*/ 51|128,1/*179*/, /*->65068*/
/*64889*/         OPC_CheckChild2Type, MVT::v2f32,
/*64891*/         OPC_RecordChild3, // #2 = $addr
/*64892*/         OPC_Scope, 57, /*->64951*/ // 3 children in Scope
/*64894*/           OPC_CheckChild3Type, MVT::i32,
/*64896*/           OPC_RecordChild4, // #3 = $rsrc
/*64897*/           OPC_CheckChild4Type, MVT::v8i32,
/*64899*/           OPC_RecordChild5, // #4 = $dmask
/*64900*/           OPC_RecordChild6, // #5 = $glc
/*64901*/           OPC_RecordChild7, // #6 = $slc
/*64902*/           OPC_MoveChild, 8,
/*64904*/           OPC_RecordNode, // #7 = $lwe
/*64905*/           OPC_MoveParent,
/*64906*/           OPC_MoveChild, 9,
/*64908*/           OPC_RecordNode, // #8 = $da
/*64909*/           OPC_MoveParent,
/*64910*/           OPC_EmitMergeInputChains1_0,
/*64911*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64914*/           OPC_EmitInteger, MVT::i1, 1, 
/*64917*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64920*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64923*/           OPC_EmitInteger, MVT::i1, 0, 
/*64926*/           OPC_EmitInteger, MVT::i1, 0, 
/*64929*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64932*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64935*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 465:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*64951*/         /*Scope*/ 57, /*->65009*/
/*64952*/           OPC_CheckChild3Type, MVT::v2i32,
/*64954*/           OPC_RecordChild4, // #3 = $rsrc
/*64955*/           OPC_CheckChild4Type, MVT::v8i32,
/*64957*/           OPC_RecordChild5, // #4 = $dmask
/*64958*/           OPC_RecordChild6, // #5 = $glc
/*64959*/           OPC_RecordChild7, // #6 = $slc
/*64960*/           OPC_MoveChild, 8,
/*64962*/           OPC_RecordNode, // #7 = $lwe
/*64963*/           OPC_MoveParent,
/*64964*/           OPC_MoveChild, 9,
/*64966*/           OPC_RecordNode, // #8 = $da
/*64967*/           OPC_MoveParent,
/*64968*/           OPC_EmitMergeInputChains1_0,
/*64969*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*64972*/           OPC_EmitInteger, MVT::i1, 1, 
/*64975*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*64978*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*64981*/           OPC_EmitInteger, MVT::i1, 0, 
/*64984*/           OPC_EmitInteger, MVT::i1, 0, 
/*64987*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*64990*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*64993*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 465:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65009*/         /*Scope*/ 57, /*->65067*/
/*65010*/           OPC_CheckChild3Type, MVT::v4i32,
/*65012*/           OPC_RecordChild4, // #3 = $rsrc
/*65013*/           OPC_CheckChild4Type, MVT::v8i32,
/*65015*/           OPC_RecordChild5, // #4 = $dmask
/*65016*/           OPC_RecordChild6, // #5 = $glc
/*65017*/           OPC_RecordChild7, // #6 = $slc
/*65018*/           OPC_MoveChild, 8,
/*65020*/           OPC_RecordNode, // #7 = $lwe
/*65021*/           OPC_MoveParent,
/*65022*/           OPC_MoveChild, 9,
/*65024*/           OPC_RecordNode, // #8 = $da
/*65025*/           OPC_MoveParent,
/*65026*/           OPC_EmitMergeInputChains1_0,
/*65027*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65030*/           OPC_EmitInteger, MVT::i1, 1, 
/*65033*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65036*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65039*/           OPC_EmitInteger, MVT::i1, 0, 
/*65042*/           OPC_EmitInteger, MVT::i1, 0, 
/*65045*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65048*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65051*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 465:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65067*/         0, /*End of Scope*/
/*65068*/       /*Scope*/ 51|128,1/*179*/, /*->65249*/
/*65070*/         OPC_CheckChild2Type, MVT::v4f32,
/*65072*/         OPC_RecordChild3, // #2 = $addr
/*65073*/         OPC_Scope, 57, /*->65132*/ // 3 children in Scope
/*65075*/           OPC_CheckChild3Type, MVT::i32,
/*65077*/           OPC_RecordChild4, // #3 = $rsrc
/*65078*/           OPC_CheckChild4Type, MVT::v8i32,
/*65080*/           OPC_RecordChild5, // #4 = $dmask
/*65081*/           OPC_RecordChild6, // #5 = $glc
/*65082*/           OPC_RecordChild7, // #6 = $slc
/*65083*/           OPC_MoveChild, 8,
/*65085*/           OPC_RecordNode, // #7 = $lwe
/*65086*/           OPC_MoveParent,
/*65087*/           OPC_MoveChild, 9,
/*65089*/           OPC_RecordNode, // #8 = $da
/*65090*/           OPC_MoveParent,
/*65091*/           OPC_EmitMergeInputChains1_0,
/*65092*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65095*/           OPC_EmitInteger, MVT::i1, 1, 
/*65098*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65101*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65104*/           OPC_EmitInteger, MVT::i1, 0, 
/*65107*/           OPC_EmitInteger, MVT::i1, 0, 
/*65110*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65113*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65116*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 465:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65132*/         /*Scope*/ 57, /*->65190*/
/*65133*/           OPC_CheckChild3Type, MVT::v2i32,
/*65135*/           OPC_RecordChild4, // #3 = $rsrc
/*65136*/           OPC_CheckChild4Type, MVT::v8i32,
/*65138*/           OPC_RecordChild5, // #4 = $dmask
/*65139*/           OPC_RecordChild6, // #5 = $glc
/*65140*/           OPC_RecordChild7, // #6 = $slc
/*65141*/           OPC_MoveChild, 8,
/*65143*/           OPC_RecordNode, // #7 = $lwe
/*65144*/           OPC_MoveParent,
/*65145*/           OPC_MoveChild, 9,
/*65147*/           OPC_RecordNode, // #8 = $da
/*65148*/           OPC_MoveParent,
/*65149*/           OPC_EmitMergeInputChains1_0,
/*65150*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65153*/           OPC_EmitInteger, MVT::i1, 1, 
/*65156*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65159*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65162*/           OPC_EmitInteger, MVT::i1, 0, 
/*65165*/           OPC_EmitInteger, MVT::i1, 0, 
/*65168*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65171*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65174*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 465:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65190*/         /*Scope*/ 57, /*->65248*/
/*65191*/           OPC_CheckChild3Type, MVT::v4i32,
/*65193*/           OPC_RecordChild4, // #3 = $rsrc
/*65194*/           OPC_CheckChild4Type, MVT::v8i32,
/*65196*/           OPC_RecordChild5, // #4 = $dmask
/*65197*/           OPC_RecordChild6, // #5 = $glc
/*65198*/           OPC_RecordChild7, // #6 = $slc
/*65199*/           OPC_MoveChild, 8,
/*65201*/           OPC_RecordNode, // #7 = $lwe
/*65202*/           OPC_MoveParent,
/*65203*/           OPC_MoveChild, 9,
/*65205*/           OPC_RecordNode, // #8 = $da
/*65206*/           OPC_MoveParent,
/*65207*/           OPC_EmitMergeInputChains1_0,
/*65208*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65211*/           OPC_EmitInteger, MVT::i1, 1, 
/*65214*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65217*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65220*/           OPC_EmitInteger, MVT::i1, 0, 
/*65223*/           OPC_EmitInteger, MVT::i1, 0, 
/*65226*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65229*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65232*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 465:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65248*/         0, /*End of Scope*/
/*65249*/       0, /*End of Scope*/
/*65250*/     /*Scope*/ 37|128,4/*549*/, /*->65801*/
/*65252*/       OPC_CheckChild1Integer, 82|128,3/*466*/, 
/*65255*/       OPC_RecordChild2, // #1 = $data
/*65256*/       OPC_Scope, 51|128,1/*179*/, /*->65438*/ // 3 children in Scope
/*65259*/         OPC_CheckChild2Type, MVT::f32,
/*65261*/         OPC_RecordChild3, // #2 = $addr
/*65262*/         OPC_Scope, 57, /*->65321*/ // 3 children in Scope
/*65264*/           OPC_CheckChild3Type, MVT::i32,
/*65266*/           OPC_RecordChild4, // #3 = $rsrc
/*65267*/           OPC_CheckChild4Type, MVT::v8i32,
/*65269*/           OPC_RecordChild5, // #4 = $dmask
/*65270*/           OPC_RecordChild6, // #5 = $glc
/*65271*/           OPC_RecordChild7, // #6 = $slc
/*65272*/           OPC_MoveChild, 8,
/*65274*/           OPC_RecordNode, // #7 = $lwe
/*65275*/           OPC_MoveParent,
/*65276*/           OPC_MoveChild, 9,
/*65278*/           OPC_RecordNode, // #8 = $da
/*65279*/           OPC_MoveParent,
/*65280*/           OPC_EmitMergeInputChains1_0,
/*65281*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65284*/           OPC_EmitInteger, MVT::i1, 1, 
/*65287*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65290*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65293*/           OPC_EmitInteger, MVT::i1, 0, 
/*65296*/           OPC_EmitInteger, MVT::i1, 0, 
/*65299*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65302*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65305*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 466:iPTR, f32:f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V1 ?:f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65321*/         /*Scope*/ 57, /*->65379*/
/*65322*/           OPC_CheckChild3Type, MVT::v2i32,
/*65324*/           OPC_RecordChild4, // #3 = $rsrc
/*65325*/           OPC_CheckChild4Type, MVT::v8i32,
/*65327*/           OPC_RecordChild5, // #4 = $dmask
/*65328*/           OPC_RecordChild6, // #5 = $glc
/*65329*/           OPC_RecordChild7, // #6 = $slc
/*65330*/           OPC_MoveChild, 8,
/*65332*/           OPC_RecordNode, // #7 = $lwe
/*65333*/           OPC_MoveParent,
/*65334*/           OPC_MoveChild, 9,
/*65336*/           OPC_RecordNode, // #8 = $da
/*65337*/           OPC_MoveParent,
/*65338*/           OPC_EmitMergeInputChains1_0,
/*65339*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65342*/           OPC_EmitInteger, MVT::i1, 1, 
/*65345*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65348*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65351*/           OPC_EmitInteger, MVT::i1, 0, 
/*65354*/           OPC_EmitInteger, MVT::i1, 0, 
/*65357*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65360*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65363*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 466:iPTR, f32:f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V2 ?:f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65379*/         /*Scope*/ 57, /*->65437*/
/*65380*/           OPC_CheckChild3Type, MVT::v4i32,
/*65382*/           OPC_RecordChild4, // #3 = $rsrc
/*65383*/           OPC_CheckChild4Type, MVT::v8i32,
/*65385*/           OPC_RecordChild5, // #4 = $dmask
/*65386*/           OPC_RecordChild6, // #5 = $glc
/*65387*/           OPC_RecordChild7, // #6 = $slc
/*65388*/           OPC_MoveChild, 8,
/*65390*/           OPC_RecordNode, // #7 = $lwe
/*65391*/           OPC_MoveParent,
/*65392*/           OPC_MoveChild, 9,
/*65394*/           OPC_RecordNode, // #8 = $da
/*65395*/           OPC_MoveParent,
/*65396*/           OPC_EmitMergeInputChains1_0,
/*65397*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65400*/           OPC_EmitInteger, MVT::i1, 1, 
/*65403*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65406*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65409*/           OPC_EmitInteger, MVT::i1, 0, 
/*65412*/           OPC_EmitInteger, MVT::i1, 0, 
/*65415*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65418*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65421*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V1_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 466:iPTR, f32:f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V1_V4 ?:f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65437*/         0, /*End of Scope*/
/*65438*/       /*Scope*/ 51|128,1/*179*/, /*->65619*/
/*65440*/         OPC_CheckChild2Type, MVT::v2f32,
/*65442*/         OPC_RecordChild3, // #2 = $addr
/*65443*/         OPC_Scope, 57, /*->65502*/ // 3 children in Scope
/*65445*/           OPC_CheckChild3Type, MVT::i32,
/*65447*/           OPC_RecordChild4, // #3 = $rsrc
/*65448*/           OPC_CheckChild4Type, MVT::v8i32,
/*65450*/           OPC_RecordChild5, // #4 = $dmask
/*65451*/           OPC_RecordChild6, // #5 = $glc
/*65452*/           OPC_RecordChild7, // #6 = $slc
/*65453*/           OPC_MoveChild, 8,
/*65455*/           OPC_RecordNode, // #7 = $lwe
/*65456*/           OPC_MoveParent,
/*65457*/           OPC_MoveChild, 9,
/*65459*/           OPC_RecordNode, // #8 = $da
/*65460*/           OPC_MoveParent,
/*65461*/           OPC_EmitMergeInputChains1_0,
/*65462*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65465*/           OPC_EmitInteger, MVT::i1, 1, 
/*65468*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65471*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65474*/           OPC_EmitInteger, MVT::i1, 0, 
/*65477*/           OPC_EmitInteger, MVT::i1, 0, 
/*65480*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65483*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65486*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 466:iPTR, v2f32:v2f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V1 ?:v2f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65502*/         /*Scope*/ 57, /*->65560*/
/*65503*/           OPC_CheckChild3Type, MVT::v2i32,
/*65505*/           OPC_RecordChild4, // #3 = $rsrc
/*65506*/           OPC_CheckChild4Type, MVT::v8i32,
/*65508*/           OPC_RecordChild5, // #4 = $dmask
/*65509*/           OPC_RecordChild6, // #5 = $glc
/*65510*/           OPC_RecordChild7, // #6 = $slc
/*65511*/           OPC_MoveChild, 8,
/*65513*/           OPC_RecordNode, // #7 = $lwe
/*65514*/           OPC_MoveParent,
/*65515*/           OPC_MoveChild, 9,
/*65517*/           OPC_RecordNode, // #8 = $da
/*65518*/           OPC_MoveParent,
/*65519*/           OPC_EmitMergeInputChains1_0,
/*65520*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65523*/           OPC_EmitInteger, MVT::i1, 1, 
/*65526*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65529*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65532*/           OPC_EmitInteger, MVT::i1, 0, 
/*65535*/           OPC_EmitInteger, MVT::i1, 0, 
/*65538*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65541*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65544*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 466:iPTR, v2f32:v2f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V2 ?:v2f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65560*/         /*Scope*/ 57, /*->65618*/
/*65561*/           OPC_CheckChild3Type, MVT::v4i32,
/*65563*/           OPC_RecordChild4, // #3 = $rsrc
/*65564*/           OPC_CheckChild4Type, MVT::v8i32,
/*65566*/           OPC_RecordChild5, // #4 = $dmask
/*65567*/           OPC_RecordChild6, // #5 = $glc
/*65568*/           OPC_RecordChild7, // #6 = $slc
/*65569*/           OPC_MoveChild, 8,
/*65571*/           OPC_RecordNode, // #7 = $lwe
/*65572*/           OPC_MoveParent,
/*65573*/           OPC_MoveChild, 9,
/*65575*/           OPC_RecordNode, // #8 = $da
/*65576*/           OPC_MoveParent,
/*65577*/           OPC_EmitMergeInputChains1_0,
/*65578*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65581*/           OPC_EmitInteger, MVT::i1, 1, 
/*65584*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65587*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65590*/           OPC_EmitInteger, MVT::i1, 0, 
/*65593*/           OPC_EmitInteger, MVT::i1, 0, 
/*65596*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65599*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65602*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V2_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 466:iPTR, v2f32:v2f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V2_V4 ?:v2f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65618*/         0, /*End of Scope*/
/*65619*/       /*Scope*/ 51|128,1/*179*/, /*->65800*/
/*65621*/         OPC_CheckChild2Type, MVT::v4f32,
/*65623*/         OPC_RecordChild3, // #2 = $addr
/*65624*/         OPC_Scope, 57, /*->65683*/ // 3 children in Scope
/*65626*/           OPC_CheckChild3Type, MVT::i32,
/*65628*/           OPC_RecordChild4, // #3 = $rsrc
/*65629*/           OPC_CheckChild4Type, MVT::v8i32,
/*65631*/           OPC_RecordChild5, // #4 = $dmask
/*65632*/           OPC_RecordChild6, // #5 = $glc
/*65633*/           OPC_RecordChild7, // #6 = $slc
/*65634*/           OPC_MoveChild, 8,
/*65636*/           OPC_RecordNode, // #7 = $lwe
/*65637*/           OPC_MoveParent,
/*65638*/           OPC_MoveChild, 9,
/*65640*/           OPC_RecordNode, // #8 = $da
/*65641*/           OPC_MoveParent,
/*65642*/           OPC_EmitMergeInputChains1_0,
/*65643*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65646*/           OPC_EmitInteger, MVT::i1, 1, 
/*65649*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65652*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65655*/           OPC_EmitInteger, MVT::i1, 0, 
/*65658*/           OPC_EmitInteger, MVT::i1, 0, 
/*65661*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65664*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65667*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V1), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 466:iPTR, v4f32:v4f32:$data, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V1 ?:v4f32:$data, ?:i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65683*/         /*Scope*/ 57, /*->65741*/
/*65684*/           OPC_CheckChild3Type, MVT::v2i32,
/*65686*/           OPC_RecordChild4, // #3 = $rsrc
/*65687*/           OPC_CheckChild4Type, MVT::v8i32,
/*65689*/           OPC_RecordChild5, // #4 = $dmask
/*65690*/           OPC_RecordChild6, // #5 = $glc
/*65691*/           OPC_RecordChild7, // #6 = $slc
/*65692*/           OPC_MoveChild, 8,
/*65694*/           OPC_RecordNode, // #7 = $lwe
/*65695*/           OPC_MoveParent,
/*65696*/           OPC_MoveChild, 9,
/*65698*/           OPC_RecordNode, // #8 = $da
/*65699*/           OPC_MoveParent,
/*65700*/           OPC_EmitMergeInputChains1_0,
/*65701*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65704*/           OPC_EmitInteger, MVT::i1, 1, 
/*65707*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65710*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65713*/           OPC_EmitInteger, MVT::i1, 0, 
/*65716*/           OPC_EmitInteger, MVT::i1, 0, 
/*65719*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65722*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65725*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V2), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 466:iPTR, v4f32:v4f32:$data, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V2 ?:v4f32:$data, ?:v2i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65741*/         /*Scope*/ 57, /*->65799*/
/*65742*/           OPC_CheckChild3Type, MVT::v4i32,
/*65744*/           OPC_RecordChild4, // #3 = $rsrc
/*65745*/           OPC_CheckChild4Type, MVT::v8i32,
/*65747*/           OPC_RecordChild5, // #4 = $dmask
/*65748*/           OPC_RecordChild6, // #5 = $glc
/*65749*/           OPC_RecordChild7, // #6 = $slc
/*65750*/           OPC_MoveChild, 8,
/*65752*/           OPC_RecordNode, // #7 = $lwe
/*65753*/           OPC_MoveParent,
/*65754*/           OPC_MoveChild, 9,
/*65756*/           OPC_RecordNode, // #8 = $da
/*65757*/           OPC_MoveParent,
/*65758*/           OPC_EmitMergeInputChains1_0,
/*65759*/           OPC_EmitNodeXForm, 2, 4, // as_i32imm
/*65762*/           OPC_EmitInteger, MVT::i1, 1, 
/*65765*/           OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*65768*/           OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*65771*/           OPC_EmitInteger, MVT::i1, 0, 
/*65774*/           OPC_EmitInteger, MVT::i1, 0, 
/*65777*/           OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*65780*/           OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*65783*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::IMAGE_STORE_MIP_V4_V4), 0|OPFL_Chain,
                        11/*#Ops*/, 1, 2, 3, 9, 10, 11, 12, 13, 14, 15, 16, 
                    // Src: (intrinsic_void 466:iPTR, v4f32:v4f32:$data, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i1:i1:$glc, i1:i1:$slc, i1:i1:$lwe, i1:i1:$da) - Complexity = 8
                    // Dst: (IMAGE_STORE_MIP_V4_V4 ?:v4f32:$data, ?:v4i32:$addr, ?:v8i32:$rsrc, (as_i32imm:i16 ?:i32:$dmask), 1:i1, (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1, 0:i1, (as_i1imm:i1 ?:i1:$lwe), (as_i1imm:i1 ?:i1:$da))
/*65799*/         0, /*End of Scope*/
/*65800*/       0, /*End of Scope*/
/*65801*/     /*Scope*/ 114, /*->65916*/
/*65802*/       OPC_CheckChild1Integer, 48|128,47/*6064*/, 
/*65805*/       OPC_RecordChild2, // #1 = $src0
/*65806*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*65808*/       OPC_EmitMergeInputChains1_0,
/*65809*/       OPC_EmitInteger, MVT::i32, 0, 
/*65812*/       OPC_EmitInteger, MVT::i32, 0, 
/*65815*/       OPC_EmitInteger, MVT::i32, 1, 
/*65818*/       OPC_EmitInteger, MVT::i32, 0, 
/*65821*/       OPC_EmitInteger, MVT::i32, 0, 
/*65824*/       OPC_EmitInteger, MVT::i32, 0, 
/*65827*/       OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*65830*/       OPC_EmitInteger, MVT::i32, 0, 
/*65833*/       OPC_EmitInteger, MVT::i32, 0, 
/*65836*/       OPC_EmitInteger, MVT::i32, 0, 
/*65839*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65851*/       OPC_EmitInteger, MVT::i32, 0, 
/*65854*/       OPC_EmitInteger, MVT::i32, 0, 
/*65857*/       OPC_EmitInteger, MVT::i32, 0, 
/*65860*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*65872*/       OPC_EmitInteger, MVT::i32, 1, 
/*65875*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*65878*/       OPC_EmitInteger, MVT::i32, 0, 
/*65881*/       OPC_EmitInteger, MVT::i32, 0, 
/*65884*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*65910*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                    1/*#Ops*/, 21, 
                // Src: (intrinsic_void 6064:iPTR, f32:f32:$src0) - Complexity = 8
                // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*65916*/     0, /*End of Scope*/
/*65917*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->66104
/*65921*/     OPC_RecordMemRef,
/*65922*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*65923*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*65924*/     OPC_Scope, 122, /*->66048*/ // 2 children in Scope
/*65926*/       OPC_CheckPredicate, 5, // Predicate_mubuf_load_atomic
/*65928*/       OPC_SwitchType /*2 cases */, 57, MVT::i32,// ->65988
/*65931*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*65933*/         OPC_Scope, 23, /*->65958*/ // 2 children in Scope
/*65935*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*65938*/           OPC_EmitMergeInputChains1_0,
/*65939*/           OPC_EmitInteger, MVT::i1, 1, 
/*65942*/           OPC_EmitInteger, MVT::i1, 0, 
/*65945*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*65958*/         /*Scope*/ 28, /*->65987*/
/*65959*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*65962*/           OPC_EmitMergeInputChains1_0,
/*65963*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*65966*/           OPC_EmitInteger, MVT::i1, 1, 
/*65969*/           OPC_EmitInteger, MVT::i1, 0, 
/*65972*/           OPC_EmitInteger, MVT::i1, 0, 
/*65975*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i32 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*65987*/         0, /*End of Scope*/
/*65988*/       /*SwitchType*/ 57, MVT::i64,// ->66047
/*65990*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*65992*/         OPC_Scope, 23, /*->66017*/ // 2 children in Scope
/*65994*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*65997*/           OPC_EmitMergeInputChains1_0,
/*65998*/           OPC_EmitInteger, MVT::i1, 1, 
/*66001*/           OPC_EmitInteger, MVT::i1, 0, 
/*66004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 7/*#Ops*/, 3, 2, 4, 5, 9, 6, 10, 
                    // Src: (atomic_load:i64 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc))<<P:Predicate_mubuf_load_atomic>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:i64 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66017*/         /*Scope*/ 28, /*->66046*/
/*66018*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4
/*66021*/           OPC_EmitMergeInputChains1_0,
/*66022*/           OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*66025*/           OPC_EmitInteger, MVT::i1, 1, 
/*66028*/           OPC_EmitInteger, MVT::i1, 0, 
/*66031*/           OPC_EmitInteger, MVT::i1, 0, 
/*66034*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 6/*#Ops*/, 2, 3, 5, 6, 7, 8, 
                    // Src: (atomic_load:i64 (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset))<<P:Predicate_mubuf_load_atomic>> - Complexity = 16
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:i64 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66046*/         0, /*End of Scope*/
/*66047*/       0, // EndSwitchType
/*66048*/     /*Scope*/ 54, /*->66103*/
/*66049*/       OPC_CheckChild1Type, MVT::i64,
/*66051*/       OPC_CheckPredicate, 17, // Predicate_atomic_flat_load
/*66053*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->66078
/*66056*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66058*/         OPC_EmitMergeInputChains1_0,
/*66059*/         OPC_EmitInteger, MVT::i1, 1, 
/*66062*/         OPC_EmitInteger, MVT::i1, 0, 
/*66065*/         OPC_EmitInteger, MVT::i1, 0, 
/*66068*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i32 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*66078*/       /*SwitchType*/ 22, MVT::i64,// ->66102
/*66080*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66082*/         OPC_EmitMergeInputChains1_0,
/*66083*/         OPC_EmitInteger, MVT::i1, 1, 
/*66086*/         OPC_EmitInteger, MVT::i1, 0, 
/*66089*/         OPC_EmitInteger, MVT::i1, 0, 
/*66092*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load:i64 i64:i64:$addr)<<P:Predicate_atomic_flat_load>> - Complexity = 4
                  // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$addr, 1:i1, 0:i1, 0:i1)
/*66102*/       0, // EndSwitchType
/*66103*/     0, /*End of Scope*/
/*66104*/   /*SwitchOpcode*/ 65|128,1/*193*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->66301
/*66108*/     OPC_RecordMemRef,
/*66109*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*66110*/     OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:slc
/*66111*/     OPC_Scope, 127, /*->66240*/ // 2 children in Scope
/*66113*/       OPC_RecordChild2, // #2 = $val
/*66114*/       OPC_Scope, 61, /*->66177*/ // 2 children in Scope
/*66116*/         OPC_CheckChild2Type, MVT::i32,
/*66118*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66120*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66122*/         OPC_Scope, 23, /*->66147*/ // 2 children in Scope
/*66124*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66127*/           OPC_EmitMergeInputChains1_0,
/*66128*/           OPC_EmitInteger, MVT::i1, 1, 
/*66131*/           OPC_EmitInteger, MVT::i1, 0, 
/*66134*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 ?:i32:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66147*/         /*Scope*/ 28, /*->66176*/
/*66148*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66151*/           OPC_EmitMergeInputChains1_0,
/*66152*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66155*/           OPC_EmitInteger, MVT::i1, 1, 
/*66158*/           OPC_EmitInteger, MVT::i1, 0, 
/*66161*/           OPC_EmitInteger, MVT::i1, 0, 
/*66164*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i32:i32:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORD_OFFSET ?:i32:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66176*/         0, /*End of Scope*/
/*66177*/       /*Scope*/ 61, /*->66239*/
/*66178*/         OPC_CheckChild2Type, MVT::i64,
/*66180*/         OPC_CheckPredicate, 25, // Predicate_global_store_atomic
/*66182*/         OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*66184*/         OPC_Scope, 23, /*->66209*/ // 2 children in Scope
/*66186*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*66189*/           OPC_EmitMergeInputChains1_0,
/*66190*/           OPC_EmitInteger, MVT::i1, 1, 
/*66193*/           OPC_EmitInteger, MVT::i1, 0, 
/*66196*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        8/*#Ops*/, 2, 4, 3, 5, 6, 10, 7, 11, 
                    // Src: (atomic_store (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORDX2_ADDR64 ?:i64:$val, ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 1:i1, ?:i1:$slc, 0:i1)
/*66209*/         /*Scope*/ 28, /*->66238*/
/*66210*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5
/*66213*/           OPC_EmitMergeInputChains1_0,
/*66214*/           OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*66217*/           OPC_EmitInteger, MVT::i1, 1, 
/*66220*/           OPC_EmitInteger, MVT::i1, 0, 
/*66223*/           OPC_EmitInteger, MVT::i1, 0, 
/*66226*/           OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        7/*#Ops*/, 2, 3, 4, 6, 7, 8, 9, 
                    // Src: (atomic_store (MUBUFOffsetNoGLC:iPTR v4i32:v4i32:$rsrc, i32:i32:$soffset, i16:i16:$offset), i64:i64:$val)<<P:Predicate_global_store_atomic>> - Complexity = 16
                    // Dst: (BUFFER_STORE_DWORDX2_OFFSET ?:i64:$val, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), 1:i1, 0:i1, 0:i1)
/*66238*/         0, /*End of Scope*/
/*66239*/       0, /*End of Scope*/
/*66240*/     /*Scope*/ 59, /*->66300*/
/*66241*/       OPC_CheckChild1Type, MVT::i64,
/*66243*/       OPC_RecordChild2, // #2 = $data
/*66244*/       OPC_Scope, 26, /*->66272*/ // 2 children in Scope
/*66246*/         OPC_CheckChild2Type, MVT::i32,
/*66248*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66250*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66252*/         OPC_EmitMergeInputChains1_0,
/*66253*/         OPC_EmitInteger, MVT::i1, 1, 
/*66256*/         OPC_EmitInteger, MVT::i1, 0, 
/*66259*/         OPC_EmitInteger, MVT::i1, 0, 
/*66262*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORD ?:i64:$addr, ?:i32:$data, 1:i1, 0:i1, 0:i1)
/*66272*/       /*Scope*/ 26, /*->66299*/
/*66273*/         OPC_CheckChild2Type, MVT::i64,
/*66275*/         OPC_CheckPredicate, 28, // Predicate_atomic_flat_store
/*66277*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*66279*/         OPC_EmitMergeInputChains1_0,
/*66280*/         OPC_EmitInteger, MVT::i1, 1, 
/*66283*/         OPC_EmitInteger, MVT::i1, 0, 
/*66286*/         OPC_EmitInteger, MVT::i1, 0, 
/*66289*/         OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (atomic_store i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$addr, ?:i64:$data, 1:i1, 0:i1, 0:i1)
/*66299*/       0, /*End of Scope*/
/*66300*/     0, /*End of Scope*/
/*66301*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRL),// ->66756
/*66305*/     OPC_Scope, 22|128,1/*150*/, /*->66458*/ // 2 children in Scope
/*66308*/       OPC_MoveChild0,
/*66309*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*66312*/       OPC_RecordChild0, // #0 = $src
/*66313*/       OPC_MoveChild1,
/*66314*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66317*/       OPC_CheckChild0Integer, 32, 
/*66319*/       OPC_RecordChild1, // #1 = $width
/*66320*/       OPC_CheckType, MVT::i32,
/*66322*/       OPC_MoveParent,
/*66323*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*66325*/       OPC_MoveParent,
/*66326*/       OPC_MoveChild1,
/*66327*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66330*/       OPC_CheckChild0Integer, 32, 
/*66332*/       OPC_CheckChild1Same, 1,
/*66334*/       OPC_CheckType, MVT::i32,
/*66336*/       OPC_MoveParent,
/*66337*/       OPC_CheckType, MVT::i32,
/*66339*/       OPC_Scope, 101, /*->66442*/ // 2 children in Scope
/*66341*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66343*/         OPC_EmitInteger, MVT::i32, 0, 
/*66346*/         OPC_EmitInteger, MVT::i32, 0, 
/*66349*/         OPC_EmitInteger, MVT::i32, 0, 
/*66352*/         OPC_EmitInteger, MVT::i32, 0, 
/*66355*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66367*/         OPC_EmitInteger, MVT::i32, 0, 
/*66370*/         OPC_EmitInteger, MVT::i32, 0, 
/*66373*/         OPC_EmitInteger, MVT::i32, 0, 
/*66376*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66388*/         OPC_EmitInteger, MVT::i32, 0, 
/*66391*/         OPC_EmitInteger, MVT::i32, 0, 
/*66394*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66406*/         OPC_EmitInteger, MVT::i32, 1, 
/*66409*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66412*/         OPC_EmitInteger, MVT::i32, 0, 
/*66415*/         OPC_EmitInteger, MVT::i32, 0, 
/*66418*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66442*/       /*Scope*/ 14, /*->66457*/
/*66443*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66445*/         OPC_EmitInteger, MVT::i32, 0, 
/*66448*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (srl:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66457*/       0, /*End of Scope*/
/*66458*/     /*Scope*/ 39|128,2/*295*/, /*->66755*/
/*66460*/       OPC_RecordChild0, // #0 = $src0
/*66461*/       OPC_RecordChild1, // #1 = $src1
/*66462*/       OPC_Scope, 108|128,1/*236*/, /*->66701*/ // 3 children in Scope
/*66465*/         OPC_CheckChild1Type, MVT::i32,
/*66467*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->66687
/*66471*/           OPC_Scope, 11, /*->66484*/ // 3 children in Scope
/*66473*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66475*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*66484*/           /*Scope*/ 100, /*->66585*/
/*66485*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*66487*/             OPC_EmitInteger, MVT::i32, 0, 
/*66490*/             OPC_EmitInteger, MVT::i32, 0, 
/*66493*/             OPC_EmitInteger, MVT::i32, 1, 
/*66496*/             OPC_EmitInteger, MVT::i32, 0, 
/*66499*/             OPC_EmitInteger, MVT::i32, 0, 
/*66502*/             OPC_EmitInteger, MVT::i32, 0, 
/*66505*/             OPC_EmitInteger, MVT::i32, 0, 
/*66508*/             OPC_EmitInteger, MVT::i32, 0, 
/*66511*/             OPC_EmitInteger, MVT::i32, 0, 
/*66514*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66526*/             OPC_EmitInteger, MVT::i32, 0, 
/*66529*/             OPC_EmitInteger, MVT::i32, 0, 
/*66532*/             OPC_EmitInteger, MVT::i32, 0, 
/*66535*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66547*/             OPC_EmitInteger, MVT::i32, 1, 
/*66550*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66553*/             OPC_EmitInteger, MVT::i32, 0, 
/*66556*/             OPC_EmitInteger, MVT::i32, 0, 
/*66559*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*66585*/           /*Scope*/ 100, /*->66686*/
/*66586*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66588*/             OPC_EmitInteger, MVT::i32, 0, 
/*66591*/             OPC_EmitInteger, MVT::i32, 0, 
/*66594*/             OPC_EmitInteger, MVT::i32, 1, 
/*66597*/             OPC_EmitInteger, MVT::i32, 0, 
/*66600*/             OPC_EmitInteger, MVT::i32, 0, 
/*66603*/             OPC_EmitInteger, MVT::i32, 0, 
/*66606*/             OPC_EmitInteger, MVT::i32, 0, 
/*66609*/             OPC_EmitInteger, MVT::i32, 0, 
/*66612*/             OPC_EmitInteger, MVT::i32, 0, 
/*66615*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66627*/             OPC_EmitInteger, MVT::i32, 0, 
/*66630*/             OPC_EmitInteger, MVT::i32, 0, 
/*66633*/             OPC_EmitInteger, MVT::i32, 0, 
/*66636*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66648*/             OPC_EmitInteger, MVT::i32, 1, 
/*66651*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66654*/             OPC_EmitInteger, MVT::i32, 0, 
/*66657*/             OPC_EmitInteger, MVT::i32, 0, 
/*66660*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*66686*/           0, /*End of Scope*/
/*66687*/         /*SwitchType*/ 11, MVT::i64,// ->66700
/*66689*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66691*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHR_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*66700*/         0, // EndSwitchType
/*66701*/       /*Scope*/ 14, /*->66716*/
/*66702*/         OPC_CheckChild1Type, MVT::i16,
/*66704*/         OPC_CheckType, MVT::i16,
/*66706*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*66708*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (srl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*66716*/       /*Scope*/ 37, /*->66754*/
/*66717*/         OPC_CheckChild1Type, MVT::v2i16,
/*66719*/         OPC_CheckType, MVT::v2i16,
/*66721*/         OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*66724*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*66727*/         OPC_EmitInteger, MVT::i32, 0, 
/*66730*/         OPC_EmitInteger, MVT::i32, 0, 
/*66733*/         OPC_EmitInteger, MVT::i32, 0, 
/*66736*/         OPC_EmitInteger, MVT::i32, 0, 
/*66739*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHRREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (srl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHRREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*66754*/       0, /*End of Scope*/
/*66755*/     0, /*End of Scope*/
/*66756*/   /*SwitchOpcode*/ 67|128,3/*451*/, TARGET_VAL(ISD::SRA),// ->67211
/*66760*/     OPC_Scope, 22|128,1/*150*/, /*->66913*/ // 2 children in Scope
/*66763*/       OPC_MoveChild0,
/*66764*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*66767*/       OPC_RecordChild0, // #0 = $src
/*66768*/       OPC_MoveChild1,
/*66769*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66772*/       OPC_CheckChild0Integer, 32, 
/*66774*/       OPC_RecordChild1, // #1 = $width
/*66775*/       OPC_CheckType, MVT::i32,
/*66777*/       OPC_MoveParent,
/*66778*/       OPC_CheckPredicate, 30, // Predicate_shl_oneuse
/*66780*/       OPC_MoveParent,
/*66781*/       OPC_MoveChild1,
/*66782*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*66785*/       OPC_CheckChild0Integer, 32, 
/*66787*/       OPC_CheckChild1Same, 1,
/*66789*/       OPC_CheckType, MVT::i32,
/*66791*/       OPC_MoveParent,
/*66792*/       OPC_CheckType, MVT::i32,
/*66794*/       OPC_Scope, 101, /*->66897*/ // 2 children in Scope
/*66796*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66798*/         OPC_EmitInteger, MVT::i32, 0, 
/*66801*/         OPC_EmitInteger, MVT::i32, 0, 
/*66804*/         OPC_EmitInteger, MVT::i32, 0, 
/*66807*/         OPC_EmitInteger, MVT::i32, 0, 
/*66810*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66822*/         OPC_EmitInteger, MVT::i32, 0, 
/*66825*/         OPC_EmitInteger, MVT::i32, 0, 
/*66828*/         OPC_EmitInteger, MVT::i32, 0, 
/*66831*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66843*/         OPC_EmitInteger, MVT::i32, 0, 
/*66846*/         OPC_EmitInteger, MVT::i32, 0, 
/*66849*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66861*/         OPC_EmitInteger, MVT::i32, 1, 
/*66864*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*66867*/         OPC_EmitInteger, MVT::i32, 0, 
/*66870*/         OPC_EmitInteger, MVT::i32, 0, 
/*66873*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (BFE_INT_eg:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66897*/       /*Scope*/ 14, /*->66912*/
/*66898*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66900*/         OPC_EmitInteger, MVT::i32, 0, 
/*66903*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                  // Src: (sra:i32 (shl:i32 i32:i32:$src, (sub:i32 32:i32, i32:i32:$width))<<P:Predicate_shl_oneuse>>, (sub:i32 32:i32, i32:i32:$width)) - Complexity = 23
                  // Dst: (V_BFE_I32:i32 ?:i32:$src, 0:i32, ?:i32:$width)
/*66912*/       0, /*End of Scope*/
/*66913*/     /*Scope*/ 39|128,2/*295*/, /*->67210*/
/*66915*/       OPC_RecordChild0, // #0 = $src0
/*66916*/       OPC_RecordChild1, // #1 = $src1
/*66917*/       OPC_Scope, 108|128,1/*236*/, /*->67156*/ // 3 children in Scope
/*66920*/         OPC_CheckChild1Type, MVT::i32,
/*66922*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->67142
/*66926*/           OPC_Scope, 11, /*->66939*/ // 3 children in Scope
/*66928*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*66930*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_ASHR_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*66939*/           /*Scope*/ 100, /*->67040*/
/*66940*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*66942*/             OPC_EmitInteger, MVT::i32, 0, 
/*66945*/             OPC_EmitInteger, MVT::i32, 0, 
/*66948*/             OPC_EmitInteger, MVT::i32, 1, 
/*66951*/             OPC_EmitInteger, MVT::i32, 0, 
/*66954*/             OPC_EmitInteger, MVT::i32, 0, 
/*66957*/             OPC_EmitInteger, MVT::i32, 0, 
/*66960*/             OPC_EmitInteger, MVT::i32, 0, 
/*66963*/             OPC_EmitInteger, MVT::i32, 0, 
/*66966*/             OPC_EmitInteger, MVT::i32, 0, 
/*66969*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*66981*/             OPC_EmitInteger, MVT::i32, 0, 
/*66984*/             OPC_EmitInteger, MVT::i32, 0, 
/*66987*/             OPC_EmitInteger, MVT::i32, 0, 
/*66990*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67002*/             OPC_EmitInteger, MVT::i32, 1, 
/*67005*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67008*/             OPC_EmitInteger, MVT::i32, 0, 
/*67011*/             OPC_EmitInteger, MVT::i32, 0, 
/*67014*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*67040*/           /*Scope*/ 100, /*->67141*/
/*67041*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67043*/             OPC_EmitInteger, MVT::i32, 0, 
/*67046*/             OPC_EmitInteger, MVT::i32, 0, 
/*67049*/             OPC_EmitInteger, MVT::i32, 1, 
/*67052*/             OPC_EmitInteger, MVT::i32, 0, 
/*67055*/             OPC_EmitInteger, MVT::i32, 0, 
/*67058*/             OPC_EmitInteger, MVT::i32, 0, 
/*67061*/             OPC_EmitInteger, MVT::i32, 0, 
/*67064*/             OPC_EmitInteger, MVT::i32, 0, 
/*67067*/             OPC_EmitInteger, MVT::i32, 0, 
/*67070*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67082*/             OPC_EmitInteger, MVT::i32, 0, 
/*67085*/             OPC_EmitInteger, MVT::i32, 0, 
/*67088*/             OPC_EmitInteger, MVT::i32, 0, 
/*67091*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67103*/             OPC_EmitInteger, MVT::i32, 1, 
/*67106*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67109*/             OPC_EmitInteger, MVT::i32, 0, 
/*67112*/             OPC_EmitInteger, MVT::i32, 0, 
/*67115*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*67141*/           0, /*End of Scope*/
/*67142*/         /*SwitchType*/ 11, MVT::i64,// ->67155
/*67144*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67146*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_ASHR_I64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*67155*/         0, // EndSwitchType
/*67156*/       /*Scope*/ 14, /*->67171*/
/*67157*/         OPC_CheckChild1Type, MVT::i16,
/*67159*/         OPC_CheckType, MVT::i16,
/*67161*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*67163*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (sra:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*67171*/       /*Scope*/ 37, /*->67209*/
/*67172*/         OPC_CheckChild1Type, MVT::v2i16,
/*67174*/         OPC_CheckType, MVT::v2i16,
/*67176*/         OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*67179*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*67182*/         OPC_EmitInteger, MVT::i32, 0, 
/*67185*/         OPC_EmitInteger, MVT::i32, 0, 
/*67188*/         OPC_EmitInteger, MVT::i32, 0, 
/*67191*/         OPC_EmitInteger, MVT::i32, 0, 
/*67194*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ASHRREV_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (sra:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_ASHRREV_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*67209*/       0, /*End of Scope*/
/*67210*/     0, /*End of Scope*/
/*67211*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->67571
/*67215*/     OPC_RecordMemRef,
/*67216*/     OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*67217*/     OPC_Scope, 0|128,1/*128*/, /*->67348*/ // 3 children in Scope
/*67220*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67221*/       OPC_RecordChild2, // #2 = $vdata_in
/*67222*/       OPC_Scope, 82, /*->67306*/ // 2 children in Scope
/*67224*/         OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*67226*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67266
/*67229*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67231*/           OPC_Scope, 16, /*->67249*/ // 2 children in Scope
/*67233*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67236*/             OPC_EmitMergeInputChains1_0,
/*67237*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67249*/           /*Scope*/ 15, /*->67265*/
/*67250*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67253*/             OPC_EmitMergeInputChains1_0,
/*67254*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67265*/           0, /*End of Scope*/
/*67266*/         /*SwitchType*/ 37, MVT::i64,// ->67305
/*67268*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67270*/           OPC_Scope, 16, /*->67288*/ // 2 children in Scope
/*67272*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67275*/             OPC_EmitMergeInputChains1_0,
/*67276*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_swap:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67288*/           /*Scope*/ 15, /*->67304*/
/*67289*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67292*/             OPC_EmitMergeInputChains1_0,
/*67293*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_swap:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SWAP_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67304*/           0, /*End of Scope*/
/*67305*/         0, // EndSwitchType
/*67306*/       /*Scope*/ 40, /*->67347*/
/*67307*/         OPC_CheckPredicate, 32, // Predicate_atomic_swap_flat
/*67309*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67328
/*67312*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67314*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67317*/           OPC_EmitMergeInputChains1_0,
/*67318*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67328*/         /*SwitchType*/ 16, MVT::i64,// ->67346
/*67330*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67332*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67335*/           OPC_EmitMergeInputChains1_0,
/*67336*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_swap_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67346*/         0, // EndSwitchType
/*67347*/       0, /*End of Scope*/
/*67348*/     /*Scope*/ 55, /*->67404*/
/*67349*/       OPC_CaptureGlueInput,
/*67350*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67351*/       OPC_RecordChild2, // #2 = $value
/*67352*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_swap_local
/*67354*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67379
/*67357*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67359*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67362*/         OPC_EmitMergeInputChains1_0,
/*67363*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67366*/         OPC_EmitInteger, MVT::i1, 0, 
/*67369*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67379*/       /*SwitchType*/ 22, MVT::i64,// ->67403
/*67381*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67383*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67386*/         OPC_EmitMergeInputChains1_0,
/*67387*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67390*/         OPC_EmitInteger, MVT::i1, 0, 
/*67393*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67403*/       0, // EndSwitchType
/*67404*/     /*Scope*/ 36|128,1/*164*/, /*->67570*/
/*67406*/       OPC_RecordChild1, // #1 = $addr
/*67407*/       OPC_Scope, 49, /*->67458*/ // 2 children in Scope
/*67409*/         OPC_CheckChild1Type, MVT::i64,
/*67411*/         OPC_RecordChild2, // #2 = $data
/*67412*/         OPC_CheckPredicate, 31, // Predicate_atomic_swap_global
/*67414*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->67436
/*67417*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67419*/           OPC_EmitMergeInputChains1_0,
/*67420*/           OPC_EmitInteger, MVT::i1, 0, 
/*67423*/           OPC_EmitInteger, MVT::i1, 0, 
/*67426*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*67436*/         /*SwitchType*/ 19, MVT::i64,// ->67457
/*67438*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67440*/           OPC_EmitMergeInputChains1_0,
/*67441*/           OPC_EmitInteger, MVT::i1, 0, 
/*67444*/           OPC_EmitInteger, MVT::i1, 0, 
/*67447*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_swap:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SWAP_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*67457*/         0, // EndSwitchType
/*67458*/       /*Scope*/ 110, /*->67569*/
/*67459*/         OPC_CheckChild1Type, MVT::i32,
/*67461*/         OPC_RecordChild2, // #2 = $data
/*67462*/         OPC_CheckType, MVT::i32,
/*67464*/         OPC_Scope, 42, /*->67508*/ // 2 children in Scope
/*67466*/           OPC_CheckPredicate, 33, // Predicate_atomic_swap_global_noret
/*67468*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67470*/           OPC_EmitMergeInputChains1_0,
/*67471*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*67477*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67480*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*67489*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*67497*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67500*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_swap:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_swap_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*67508*/         /*Scope*/ 59, /*->67568*/
/*67509*/           OPC_CheckPredicate, 18, // Predicate_atomic_swap_local
/*67511*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67513*/           OPC_EmitMergeInputChains1_0,
/*67514*/           OPC_EmitInteger, MVT::i32, 0, 
/*67517*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67529*/           OPC_EmitInteger, MVT::i32, 0, 
/*67532*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67544*/           OPC_EmitInteger, MVT::i32, 1, 
/*67547*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*67550*/           OPC_EmitInteger, MVT::i32, 0, 
/*67553*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                    // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*67568*/         0, /*End of Scope*/
/*67569*/       0, /*End of Scope*/
/*67570*/     0, /*End of Scope*/
/*67571*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->68072
/*67575*/     OPC_RecordMemRef,
/*67576*/     OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*67577*/     OPC_Scope, 0|128,1/*128*/, /*->67708*/ // 3 children in Scope
/*67580*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*67581*/       OPC_RecordChild2, // #2 = $vdata_in
/*67582*/       OPC_Scope, 82, /*->67666*/ // 2 children in Scope
/*67584*/         OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*67586*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->67626
/*67589*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67591*/           OPC_Scope, 16, /*->67609*/ // 2 children in Scope
/*67593*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67596*/             OPC_EmitMergeInputChains1_0,
/*67597*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67609*/           /*Scope*/ 15, /*->67625*/
/*67610*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67613*/             OPC_EmitMergeInputChains1_0,
/*67614*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67625*/           0, /*End of Scope*/
/*67626*/         /*SwitchType*/ 37, MVT::i64,// ->67665
/*67628*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67630*/           OPC_Scope, 16, /*->67648*/ // 2 children in Scope
/*67632*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*67635*/             OPC_EmitMergeInputChains1_0,
/*67636*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_add:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67648*/           /*Scope*/ 15, /*->67664*/
/*67649*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*67652*/             OPC_EmitMergeInputChains1_0,
/*67653*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_add:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_ADD_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*67664*/           0, /*End of Scope*/
/*67665*/         0, // EndSwitchType
/*67666*/       /*Scope*/ 40, /*->67707*/
/*67667*/         OPC_CheckPredicate, 32, // Predicate_atomic_add_flat
/*67669*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->67688
/*67672*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67674*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67677*/           OPC_EmitMergeInputChains1_0,
/*67678*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67688*/         /*SwitchType*/ 16, MVT::i64,// ->67706
/*67690*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*67692*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*67695*/           OPC_EmitMergeInputChains1_0,
/*67696*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_add:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_add_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*67706*/         0, // EndSwitchType
/*67707*/       0, /*End of Scope*/
/*67708*/     /*Scope*/ 55, /*->67764*/
/*67709*/       OPC_CaptureGlueInput,
/*67710*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*67711*/       OPC_RecordChild2, // #2 = $value
/*67712*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_add_local
/*67714*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->67739
/*67717*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67719*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67722*/         OPC_EmitMergeInputChains1_0,
/*67723*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67726*/         OPC_EmitInteger, MVT::i1, 0, 
/*67729*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67739*/       /*SwitchType*/ 22, MVT::i64,// ->67763
/*67741*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*67743*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*67746*/         OPC_EmitMergeInputChains1_0,
/*67747*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*67750*/         OPC_EmitInteger, MVT::i1, 0, 
/*67753*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                  // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*67763*/       0, // EndSwitchType
/*67764*/     /*Scope*/ 49|128,2/*305*/, /*->68071*/
/*67766*/       OPC_RecordChild1, // #1 = $ptr
/*67767*/       OPC_Scope, 122|128,1/*250*/, /*->68020*/ // 2 children in Scope
/*67770*/         OPC_CheckChild1Type, MVT::i32,
/*67772*/         OPC_CheckType, MVT::i32,
/*67774*/         OPC_Scope, 63, /*->67839*/ // 3 children in Scope
/*67776*/           OPC_CheckChild2Integer, 1, 
/*67778*/           OPC_CheckPredicate, 33, // Predicate_atomic_add_global_noret
/*67780*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67782*/           OPC_EmitMergeInputChains1_0,
/*67783*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*67789*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67801*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*67808*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67811*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*67820*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*67828*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67831*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*67839*/         /*Scope*/ 72, /*->67912*/
/*67840*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67851*/           OPC_CheckPredicate, 33, // Predicate_atomic_add_global_noret
/*67853*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67855*/           OPC_EmitMergeInputChains1_0,
/*67856*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*67862*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67874*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*67881*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67884*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*67893*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*67901*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67904*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_add:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_add_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*67912*/         /*Scope*/ 106, /*->68019*/
/*67913*/           OPC_RecordChild2, // #2 = $data
/*67914*/           OPC_Scope, 42, /*->67958*/ // 2 children in Scope
/*67916*/             OPC_CheckPredicate, 33, // Predicate_atomic_add_global_noret
/*67918*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67920*/             OPC_EmitMergeInputChains1_0,
/*67921*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*67927*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*67930*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*67939*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_ADD_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*67947*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*67950*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (atomic_load_add:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_add_global_noret>> - Complexity = 4
                      // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_ADD_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*67958*/           /*Scope*/ 59, /*->68018*/
/*67959*/             OPC_CheckPredicate, 18, // Predicate_atomic_load_add_local
/*67961*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*67963*/             OPC_EmitMergeInputChains1_0,
/*67964*/             OPC_EmitInteger, MVT::i32, 0, 
/*67967*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67979*/             OPC_EmitInteger, MVT::i32, 0, 
/*67982*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*67994*/             OPC_EmitInteger, MVT::i32, 1, 
/*67997*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68000*/             OPC_EmitInteger, MVT::i32, 0, 
/*68003*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                      // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68018*/           0, /*End of Scope*/
/*68019*/         0, /*End of Scope*/
/*68020*/       /*Scope*/ 49, /*->68070*/
/*68021*/         OPC_CheckChild1Type, MVT::i64,
/*68023*/         OPC_RecordChild2, // #2 = $data
/*68024*/         OPC_CheckPredicate, 31, // Predicate_atomic_add_global
/*68026*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68048
/*68029*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68031*/           OPC_EmitMergeInputChains1_0,
/*68032*/           OPC_EmitInteger, MVT::i1, 0, 
/*68035*/           OPC_EmitInteger, MVT::i1, 0, 
/*68038*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68048*/         /*SwitchType*/ 19, MVT::i64,// ->68069
/*68050*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68052*/           OPC_EmitMergeInputChains1_0,
/*68053*/           OPC_EmitInteger, MVT::i1, 0, 
/*68056*/           OPC_EmitInteger, MVT::i1, 0, 
/*68059*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_add:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_ADD_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68069*/         0, // EndSwitchType
/*68070*/       0, /*End of Scope*/
/*68071*/     0, /*End of Scope*/
/*68072*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->68573
/*68076*/     OPC_RecordMemRef,
/*68077*/     OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*68078*/     OPC_Scope, 0|128,1/*128*/, /*->68209*/ // 3 children in Scope
/*68081*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68082*/       OPC_RecordChild2, // #2 = $vdata_in
/*68083*/       OPC_Scope, 82, /*->68167*/ // 2 children in Scope
/*68085*/         OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*68087*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68127
/*68090*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68092*/           OPC_Scope, 16, /*->68110*/ // 2 children in Scope
/*68094*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68097*/             OPC_EmitMergeInputChains1_0,
/*68098*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68110*/           /*Scope*/ 15, /*->68126*/
/*68111*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68114*/             OPC_EmitMergeInputChains1_0,
/*68115*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68126*/           0, /*End of Scope*/
/*68127*/         /*SwitchType*/ 37, MVT::i64,// ->68166
/*68129*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68131*/           OPC_Scope, 16, /*->68149*/ // 2 children in Scope
/*68133*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68136*/             OPC_EmitMergeInputChains1_0,
/*68137*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_sub:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68149*/           /*Scope*/ 15, /*->68165*/
/*68150*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68153*/             OPC_EmitMergeInputChains1_0,
/*68154*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_sub:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SUB_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68165*/           0, /*End of Scope*/
/*68166*/         0, // EndSwitchType
/*68167*/       /*Scope*/ 40, /*->68208*/
/*68168*/         OPC_CheckPredicate, 32, // Predicate_atomic_sub_flat
/*68170*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68189
/*68173*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68175*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68178*/           OPC_EmitMergeInputChains1_0,
/*68179*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68189*/         /*SwitchType*/ 16, MVT::i64,// ->68207
/*68191*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68193*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68196*/           OPC_EmitMergeInputChains1_0,
/*68197*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_sub:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_sub_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68207*/         0, // EndSwitchType
/*68208*/       0, /*End of Scope*/
/*68209*/     /*Scope*/ 55, /*->68265*/
/*68210*/       OPC_CaptureGlueInput,
/*68211*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68212*/       OPC_RecordChild2, // #2 = $value
/*68213*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_sub_local
/*68215*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68240
/*68218*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68220*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68223*/         OPC_EmitMergeInputChains1_0,
/*68224*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68227*/         OPC_EmitInteger, MVT::i1, 0, 
/*68230*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68240*/       /*SwitchType*/ 22, MVT::i64,// ->68264
/*68242*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68244*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68247*/         OPC_EmitMergeInputChains1_0,
/*68248*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68251*/         OPC_EmitInteger, MVT::i1, 0, 
/*68254*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                  // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68264*/       0, // EndSwitchType
/*68265*/     /*Scope*/ 49|128,2/*305*/, /*->68572*/
/*68267*/       OPC_RecordChild1, // #1 = $ptr
/*68268*/       OPC_Scope, 122|128,1/*250*/, /*->68521*/ // 2 children in Scope
/*68271*/         OPC_CheckChild1Type, MVT::i32,
/*68273*/         OPC_CheckType, MVT::i32,
/*68275*/         OPC_Scope, 72, /*->68349*/ // 3 children in Scope
/*68277*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68288*/           OPC_CheckPredicate, 33, // Predicate_atomic_sub_global_noret
/*68290*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68292*/           OPC_EmitMergeInputChains1_0,
/*68293*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*68299*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68311*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*68318*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68321*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*68330*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_INC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*68338*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68341*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, -1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_INC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*68349*/         /*Scope*/ 63, /*->68413*/
/*68350*/           OPC_CheckChild2Integer, 1, 
/*68352*/           OPC_CheckPredicate, 33, // Predicate_atomic_sub_global_noret
/*68354*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68356*/           OPC_EmitMergeInputChains1_0,
/*68357*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #2
/*68363*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68375*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*68382*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68385*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 2, 4, 5,  // Results = #6
/*68394*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_DEC_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 6, 1,  // Results = #7
/*68402*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68405*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 7, 8, 
                    // Src: (atomic_load_sub:i32 i32:i32:$ptr, 1:i32)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 9
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_DEC_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (MOV_IMM_I32:i32 -1:i32), sub0:i32), ?:i32:$ptr), sub1:i32)
/*68413*/         /*Scope*/ 106, /*->68520*/
/*68414*/           OPC_RecordChild2, // #2 = $data
/*68415*/           OPC_Scope, 42, /*->68459*/ // 2 children in Scope
/*68417*/             OPC_CheckPredicate, 33, // Predicate_atomic_sub_global_noret
/*68419*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68421*/             OPC_EmitMergeInputChains1_0,
/*68422*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*68428*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68431*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*68440*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_SUB_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*68448*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68451*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (atomic_load_sub:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_sub_global_noret>> - Complexity = 4
                      // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_SUB_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*68459*/           /*Scope*/ 59, /*->68519*/
/*68460*/             OPC_CheckPredicate, 18, // Predicate_atomic_load_sub_local
/*68462*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68464*/             OPC_EmitMergeInputChains1_0,
/*68465*/             OPC_EmitInteger, MVT::i32, 0, 
/*68468*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68480*/             OPC_EmitInteger, MVT::i32, 0, 
/*68483*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68495*/             OPC_EmitInteger, MVT::i32, 1, 
/*68498*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68501*/             OPC_EmitInteger, MVT::i32, 0, 
/*68504*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                      // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                      // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68519*/           0, /*End of Scope*/
/*68520*/         0, /*End of Scope*/
/*68521*/       /*Scope*/ 49, /*->68571*/
/*68522*/         OPC_CheckChild1Type, MVT::i64,
/*68524*/         OPC_RecordChild2, // #2 = $data
/*68525*/         OPC_CheckPredicate, 31, // Predicate_atomic_sub_global
/*68527*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68549
/*68530*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68532*/           OPC_EmitMergeInputChains1_0,
/*68533*/           OPC_EmitInteger, MVT::i1, 0, 
/*68536*/           OPC_EmitInteger, MVT::i1, 0, 
/*68539*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68549*/         /*SwitchType*/ 19, MVT::i64,// ->68570
/*68551*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68553*/           OPC_EmitMergeInputChains1_0,
/*68554*/           OPC_EmitInteger, MVT::i1, 0, 
/*68557*/           OPC_EmitInteger, MVT::i1, 0, 
/*68560*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_sub:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SUB_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68570*/         0, // EndSwitchType
/*68571*/       0, /*End of Scope*/
/*68572*/     0, /*End of Scope*/
/*68573*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->68933
/*68577*/     OPC_RecordMemRef,
/*68578*/     OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*68579*/     OPC_Scope, 0|128,1/*128*/, /*->68710*/ // 3 children in Scope
/*68582*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68583*/       OPC_RecordChild2, // #2 = $vdata_in
/*68584*/       OPC_Scope, 82, /*->68668*/ // 2 children in Scope
/*68586*/         OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*68588*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68628
/*68591*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68593*/           OPC_Scope, 16, /*->68611*/ // 2 children in Scope
/*68595*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68598*/             OPC_EmitMergeInputChains1_0,
/*68599*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68611*/           /*Scope*/ 15, /*->68627*/
/*68612*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68615*/             OPC_EmitMergeInputChains1_0,
/*68616*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68627*/           0, /*End of Scope*/
/*68628*/         /*SwitchType*/ 37, MVT::i64,// ->68667
/*68630*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68632*/           OPC_Scope, 16, /*->68650*/ // 2 children in Scope
/*68634*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68637*/             OPC_EmitMergeInputChains1_0,
/*68638*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_min:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68650*/           /*Scope*/ 15, /*->68666*/
/*68651*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68654*/             OPC_EmitMergeInputChains1_0,
/*68655*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_min:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68666*/           0, /*End of Scope*/
/*68667*/         0, // EndSwitchType
/*68668*/       /*Scope*/ 40, /*->68709*/
/*68669*/         OPC_CheckPredicate, 32, // Predicate_atomic_min_flat
/*68671*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->68690
/*68674*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68676*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68679*/           OPC_EmitMergeInputChains1_0,
/*68680*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68690*/         /*SwitchType*/ 16, MVT::i64,// ->68708
/*68692*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68694*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*68697*/           OPC_EmitMergeInputChains1_0,
/*68698*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_min:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_min_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*68708*/         0, // EndSwitchType
/*68709*/       0, /*End of Scope*/
/*68710*/     /*Scope*/ 55, /*->68766*/
/*68711*/       OPC_CaptureGlueInput,
/*68712*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*68713*/       OPC_RecordChild2, // #2 = $value
/*68714*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_min_local
/*68716*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->68741
/*68719*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68721*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68724*/         OPC_EmitMergeInputChains1_0,
/*68725*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68728*/         OPC_EmitInteger, MVT::i1, 0, 
/*68731*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68741*/       /*SwitchType*/ 22, MVT::i64,// ->68765
/*68743*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68745*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*68748*/         OPC_EmitMergeInputChains1_0,
/*68749*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*68752*/         OPC_EmitInteger, MVT::i1, 0, 
/*68755*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*68765*/       0, // EndSwitchType
/*68766*/     /*Scope*/ 36|128,1/*164*/, /*->68932*/
/*68768*/       OPC_RecordChild1, // #1 = $addr
/*68769*/       OPC_Scope, 49, /*->68820*/ // 2 children in Scope
/*68771*/         OPC_CheckChild1Type, MVT::i64,
/*68773*/         OPC_RecordChild2, // #2 = $data
/*68774*/         OPC_CheckPredicate, 31, // Predicate_atomic_min_global
/*68776*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->68798
/*68779*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68781*/           OPC_EmitMergeInputChains1_0,
/*68782*/           OPC_EmitInteger, MVT::i1, 0, 
/*68785*/           OPC_EmitInteger, MVT::i1, 0, 
/*68788*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*68798*/         /*SwitchType*/ 19, MVT::i64,// ->68819
/*68800*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*68802*/           OPC_EmitMergeInputChains1_0,
/*68803*/           OPC_EmitInteger, MVT::i1, 0, 
/*68806*/           OPC_EmitInteger, MVT::i1, 0, 
/*68809*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_min:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*68819*/         0, // EndSwitchType
/*68820*/       /*Scope*/ 110, /*->68931*/
/*68821*/         OPC_CheckChild1Type, MVT::i32,
/*68823*/         OPC_RecordChild2, // #2 = $data
/*68824*/         OPC_CheckType, MVT::i32,
/*68826*/         OPC_Scope, 42, /*->68870*/ // 2 children in Scope
/*68828*/           OPC_CheckPredicate, 33, // Predicate_atomic_min_global_noret
/*68830*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68832*/           OPC_EmitMergeInputChains1_0,
/*68833*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*68839*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*68842*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*68851*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*68859*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*68862*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_min:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_min_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*68870*/         /*Scope*/ 59, /*->68930*/
/*68871*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_min_local
/*68873*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*68875*/           OPC_EmitMergeInputChains1_0,
/*68876*/           OPC_EmitInteger, MVT::i32, 0, 
/*68879*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68891*/           OPC_EmitInteger, MVT::i32, 0, 
/*68894*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*68906*/           OPC_EmitInteger, MVT::i32, 1, 
/*68909*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*68912*/           OPC_EmitInteger, MVT::i32, 0, 
/*68915*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                    // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*68930*/         0, /*End of Scope*/
/*68931*/       0, /*End of Scope*/
/*68932*/     0, /*End of Scope*/
/*68933*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->69293
/*68937*/     OPC_RecordMemRef,
/*68938*/     OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*68939*/     OPC_Scope, 0|128,1/*128*/, /*->69070*/ // 3 children in Scope
/*68942*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*68943*/       OPC_RecordChild2, // #2 = $vdata_in
/*68944*/       OPC_Scope, 82, /*->69028*/ // 2 children in Scope
/*68946*/         OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*68948*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->68988
/*68951*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68953*/           OPC_Scope, 16, /*->68971*/ // 2 children in Scope
/*68955*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68958*/             OPC_EmitMergeInputChains1_0,
/*68959*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68971*/           /*Scope*/ 15, /*->68987*/
/*68972*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*68975*/             OPC_EmitMergeInputChains1_0,
/*68976*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*68987*/           0, /*End of Scope*/
/*68988*/         /*SwitchType*/ 37, MVT::i64,// ->69027
/*68990*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*68992*/           OPC_Scope, 16, /*->69010*/ // 2 children in Scope
/*68994*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*68997*/             OPC_EmitMergeInputChains1_0,
/*68998*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umin:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69010*/           /*Scope*/ 15, /*->69026*/
/*69011*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69014*/             OPC_EmitMergeInputChains1_0,
/*69015*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umin:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMIN_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69026*/           0, /*End of Scope*/
/*69027*/         0, // EndSwitchType
/*69028*/       /*Scope*/ 40, /*->69069*/
/*69029*/         OPC_CheckPredicate, 32, // Predicate_atomic_umin_flat
/*69031*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69050
/*69034*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69036*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69039*/           OPC_EmitMergeInputChains1_0,
/*69040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69050*/         /*SwitchType*/ 16, MVT::i64,// ->69068
/*69052*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69054*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69057*/           OPC_EmitMergeInputChains1_0,
/*69058*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umin:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_umin_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69068*/         0, // EndSwitchType
/*69069*/       0, /*End of Scope*/
/*69070*/     /*Scope*/ 55, /*->69126*/
/*69071*/       OPC_CaptureGlueInput,
/*69072*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69073*/       OPC_RecordChild2, // #2 = $value
/*69074*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umin_local
/*69076*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69101
/*69079*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69081*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69084*/         OPC_EmitMergeInputChains1_0,
/*69085*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69088*/         OPC_EmitInteger, MVT::i1, 0, 
/*69091*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69101*/       /*SwitchType*/ 22, MVT::i64,// ->69125
/*69103*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69105*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69108*/         OPC_EmitMergeInputChains1_0,
/*69109*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69112*/         OPC_EmitInteger, MVT::i1, 0, 
/*69115*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69125*/       0, // EndSwitchType
/*69126*/     /*Scope*/ 36|128,1/*164*/, /*->69292*/
/*69128*/       OPC_RecordChild1, // #1 = $addr
/*69129*/       OPC_Scope, 49, /*->69180*/ // 2 children in Scope
/*69131*/         OPC_CheckChild1Type, MVT::i64,
/*69133*/         OPC_RecordChild2, // #2 = $data
/*69134*/         OPC_CheckPredicate, 31, // Predicate_atomic_umin_global
/*69136*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69158
/*69139*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69141*/           OPC_EmitMergeInputChains1_0,
/*69142*/           OPC_EmitInteger, MVT::i1, 0, 
/*69145*/           OPC_EmitInteger, MVT::i1, 0, 
/*69148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69158*/         /*SwitchType*/ 19, MVT::i64,// ->69179
/*69160*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69162*/           OPC_EmitMergeInputChains1_0,
/*69163*/           OPC_EmitInteger, MVT::i1, 0, 
/*69166*/           OPC_EmitInteger, MVT::i1, 0, 
/*69169*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umin:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMIN_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69179*/         0, // EndSwitchType
/*69180*/       /*Scope*/ 110, /*->69291*/
/*69181*/         OPC_CheckChild1Type, MVT::i32,
/*69183*/         OPC_RecordChild2, // #2 = $data
/*69184*/         OPC_CheckType, MVT::i32,
/*69186*/         OPC_Scope, 42, /*->69230*/ // 2 children in Scope
/*69188*/           OPC_CheckPredicate, 33, // Predicate_atomic_umin_global_noret
/*69190*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69192*/           OPC_EmitMergeInputChains1_0,
/*69193*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*69199*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69202*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*69211*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MIN_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*69219*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69222*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umin:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umin_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MIN_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*69230*/         /*Scope*/ 59, /*->69290*/
/*69231*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_umin_local
/*69233*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69235*/           OPC_EmitMergeInputChains1_0,
/*69236*/           OPC_EmitInteger, MVT::i32, 0, 
/*69239*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69251*/           OPC_EmitInteger, MVT::i32, 0, 
/*69254*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69266*/           OPC_EmitInteger, MVT::i32, 1, 
/*69269*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69272*/           OPC_EmitInteger, MVT::i32, 0, 
/*69275*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                    // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69290*/         0, /*End of Scope*/
/*69291*/       0, /*End of Scope*/
/*69292*/     0, /*End of Scope*/
/*69293*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->69653
/*69297*/     OPC_RecordMemRef,
/*69298*/     OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*69299*/     OPC_Scope, 0|128,1/*128*/, /*->69430*/ // 3 children in Scope
/*69302*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69303*/       OPC_RecordChild2, // #2 = $vdata_in
/*69304*/       OPC_Scope, 82, /*->69388*/ // 2 children in Scope
/*69306*/         OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*69308*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69348
/*69311*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69313*/           OPC_Scope, 16, /*->69331*/ // 2 children in Scope
/*69315*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69318*/             OPC_EmitMergeInputChains1_0,
/*69319*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69331*/           /*Scope*/ 15, /*->69347*/
/*69332*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69335*/             OPC_EmitMergeInputChains1_0,
/*69336*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69347*/           0, /*End of Scope*/
/*69348*/         /*SwitchType*/ 37, MVT::i64,// ->69387
/*69350*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69352*/           OPC_Scope, 16, /*->69370*/ // 2 children in Scope
/*69354*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69357*/             OPC_EmitMergeInputChains1_0,
/*69358*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_max:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69370*/           /*Scope*/ 15, /*->69386*/
/*69371*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69374*/             OPC_EmitMergeInputChains1_0,
/*69375*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_max:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_SMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69386*/           0, /*End of Scope*/
/*69387*/         0, // EndSwitchType
/*69388*/       /*Scope*/ 40, /*->69429*/
/*69389*/         OPC_CheckPredicate, 32, // Predicate_atomic_max_flat
/*69391*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69410
/*69394*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69396*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69399*/           OPC_EmitMergeInputChains1_0,
/*69400*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69410*/         /*SwitchType*/ 16, MVT::i64,// ->69428
/*69412*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69414*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69417*/           OPC_EmitMergeInputChains1_0,
/*69418*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_max:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_max_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69428*/         0, // EndSwitchType
/*69429*/       0, /*End of Scope*/
/*69430*/     /*Scope*/ 55, /*->69486*/
/*69431*/       OPC_CaptureGlueInput,
/*69432*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69433*/       OPC_RecordChild2, // #2 = $value
/*69434*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_max_local
/*69436*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69461
/*69439*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69441*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69444*/         OPC_EmitMergeInputChains1_0,
/*69445*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69448*/         OPC_EmitInteger, MVT::i1, 0, 
/*69451*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69461*/       /*SwitchType*/ 22, MVT::i64,// ->69485
/*69463*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69465*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69468*/         OPC_EmitMergeInputChains1_0,
/*69469*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69472*/         OPC_EmitInteger, MVT::i1, 0, 
/*69475*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69485*/       0, // EndSwitchType
/*69486*/     /*Scope*/ 36|128,1/*164*/, /*->69652*/
/*69488*/       OPC_RecordChild1, // #1 = $addr
/*69489*/       OPC_Scope, 49, /*->69540*/ // 2 children in Scope
/*69491*/         OPC_CheckChild1Type, MVT::i64,
/*69493*/         OPC_RecordChild2, // #2 = $data
/*69494*/         OPC_CheckPredicate, 31, // Predicate_atomic_max_global
/*69496*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69518
/*69499*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69501*/           OPC_EmitMergeInputChains1_0,
/*69502*/           OPC_EmitInteger, MVT::i1, 0, 
/*69505*/           OPC_EmitInteger, MVT::i1, 0, 
/*69508*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69518*/         /*SwitchType*/ 19, MVT::i64,// ->69539
/*69520*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69522*/           OPC_EmitMergeInputChains1_0,
/*69523*/           OPC_EmitInteger, MVT::i1, 0, 
/*69526*/           OPC_EmitInteger, MVT::i1, 0, 
/*69529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_max:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_SMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69539*/         0, // EndSwitchType
/*69540*/       /*Scope*/ 110, /*->69651*/
/*69541*/         OPC_CheckChild1Type, MVT::i32,
/*69543*/         OPC_RecordChild2, // #2 = $data
/*69544*/         OPC_CheckType, MVT::i32,
/*69546*/         OPC_Scope, 42, /*->69590*/ // 2 children in Scope
/*69548*/           OPC_CheckPredicate, 33, // Predicate_atomic_max_global_noret
/*69550*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69552*/           OPC_EmitMergeInputChains1_0,
/*69553*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*69559*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69562*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*69571*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*69579*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69582*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_max:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_max_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*69590*/         /*Scope*/ 59, /*->69650*/
/*69591*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_max_local
/*69593*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69595*/           OPC_EmitMergeInputChains1_0,
/*69596*/           OPC_EmitInteger, MVT::i32, 0, 
/*69599*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69611*/           OPC_EmitInteger, MVT::i32, 0, 
/*69614*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69626*/           OPC_EmitInteger, MVT::i32, 1, 
/*69629*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69632*/           OPC_EmitInteger, MVT::i32, 0, 
/*69635*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                    // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*69650*/         0, /*End of Scope*/
/*69651*/       0, /*End of Scope*/
/*69652*/     0, /*End of Scope*/
/*69653*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->70013
/*69657*/     OPC_RecordMemRef,
/*69658*/     OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*69659*/     OPC_Scope, 0|128,1/*128*/, /*->69790*/ // 3 children in Scope
/*69662*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*69663*/       OPC_RecordChild2, // #2 = $vdata_in
/*69664*/       OPC_Scope, 82, /*->69748*/ // 2 children in Scope
/*69666*/         OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*69668*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->69708
/*69671*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69673*/           OPC_Scope, 16, /*->69691*/ // 2 children in Scope
/*69675*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69678*/             OPC_EmitMergeInputChains1_0,
/*69679*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69691*/           /*Scope*/ 15, /*->69707*/
/*69692*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69695*/             OPC_EmitMergeInputChains1_0,
/*69696*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69707*/           0, /*End of Scope*/
/*69708*/         /*SwitchType*/ 37, MVT::i64,// ->69747
/*69710*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69712*/           OPC_Scope, 16, /*->69730*/ // 2 children in Scope
/*69714*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*69717*/             OPC_EmitMergeInputChains1_0,
/*69718*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_umax:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69730*/           /*Scope*/ 15, /*->69746*/
/*69731*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*69734*/             OPC_EmitMergeInputChains1_0,
/*69735*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_umax:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_UMAX_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*69746*/           0, /*End of Scope*/
/*69747*/         0, // EndSwitchType
/*69748*/       /*Scope*/ 40, /*->69789*/
/*69749*/         OPC_CheckPredicate, 32, // Predicate_atomic_umax_flat
/*69751*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->69770
/*69754*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69756*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69759*/           OPC_EmitMergeInputChains1_0,
/*69760*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69770*/         /*SwitchType*/ 16, MVT::i64,// ->69788
/*69772*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69774*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*69777*/           OPC_EmitMergeInputChains1_0,
/*69778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_umax:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_umax_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*69788*/         0, // EndSwitchType
/*69789*/       0, /*End of Scope*/
/*69790*/     /*Scope*/ 55, /*->69846*/
/*69791*/       OPC_CaptureGlueInput,
/*69792*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*69793*/       OPC_RecordChild2, // #2 = $value
/*69794*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_umax_local
/*69796*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->69821
/*69799*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69801*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69804*/         OPC_EmitMergeInputChains1_0,
/*69805*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69808*/         OPC_EmitInteger, MVT::i1, 0, 
/*69811*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69821*/       /*SwitchType*/ 22, MVT::i64,// ->69845
/*69823*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*69825*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*69828*/         OPC_EmitMergeInputChains1_0,
/*69829*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*69832*/         OPC_EmitInteger, MVT::i1, 0, 
/*69835*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*69845*/       0, // EndSwitchType
/*69846*/     /*Scope*/ 36|128,1/*164*/, /*->70012*/
/*69848*/       OPC_RecordChild1, // #1 = $addr
/*69849*/       OPC_Scope, 49, /*->69900*/ // 2 children in Scope
/*69851*/         OPC_CheckChild1Type, MVT::i64,
/*69853*/         OPC_RecordChild2, // #2 = $data
/*69854*/         OPC_CheckPredicate, 31, // Predicate_atomic_umax_global
/*69856*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->69878
/*69859*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69861*/           OPC_EmitMergeInputChains1_0,
/*69862*/           OPC_EmitInteger, MVT::i1, 0, 
/*69865*/           OPC_EmitInteger, MVT::i1, 0, 
/*69868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*69878*/         /*SwitchType*/ 19, MVT::i64,// ->69899
/*69880*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*69882*/           OPC_EmitMergeInputChains1_0,
/*69883*/           OPC_EmitInteger, MVT::i1, 0, 
/*69886*/           OPC_EmitInteger, MVT::i1, 0, 
/*69889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_umax:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_UMAX_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*69899*/         0, // EndSwitchType
/*69900*/       /*Scope*/ 110, /*->70011*/
/*69901*/         OPC_CheckChild1Type, MVT::i32,
/*69903*/         OPC_RecordChild2, // #2 = $data
/*69904*/         OPC_CheckType, MVT::i32,
/*69906*/         OPC_Scope, 42, /*->69950*/ // 2 children in Scope
/*69908*/           OPC_CheckPredicate, 33, // Predicate_atomic_umax_global_noret
/*69910*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69912*/           OPC_EmitMergeInputChains1_0,
/*69913*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*69919*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*69922*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*69931*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_MAX_UINT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*69939*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*69942*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_umax:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_umax_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_MAX_UINT_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*69950*/         /*Scope*/ 59, /*->70010*/
/*69951*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_umax_local
/*69953*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*69955*/           OPC_EmitMergeInputChains1_0,
/*69956*/           OPC_EmitInteger, MVT::i32, 0, 
/*69959*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69971*/           OPC_EmitInteger, MVT::i32, 0, 
/*69974*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*69986*/           OPC_EmitInteger, MVT::i32, 1, 
/*69989*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*69992*/           OPC_EmitInteger, MVT::i32, 0, 
/*69995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                    // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70010*/         0, /*End of Scope*/
/*70011*/       0, /*End of Scope*/
/*70012*/     0, /*End of Scope*/
/*70013*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->70373
/*70017*/     OPC_RecordMemRef,
/*70018*/     OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*70019*/     OPC_Scope, 0|128,1/*128*/, /*->70150*/ // 3 children in Scope
/*70022*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70023*/       OPC_RecordChild2, // #2 = $vdata_in
/*70024*/       OPC_Scope, 82, /*->70108*/ // 2 children in Scope
/*70026*/         OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*70028*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70068
/*70031*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70033*/           OPC_Scope, 16, /*->70051*/ // 2 children in Scope
/*70035*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70038*/             OPC_EmitMergeInputChains1_0,
/*70039*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70051*/           /*Scope*/ 15, /*->70067*/
/*70052*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70055*/             OPC_EmitMergeInputChains1_0,
/*70056*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70067*/           0, /*End of Scope*/
/*70068*/         /*SwitchType*/ 37, MVT::i64,// ->70107
/*70070*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70072*/           OPC_Scope, 16, /*->70090*/ // 2 children in Scope
/*70074*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70077*/             OPC_EmitMergeInputChains1_0,
/*70078*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_and:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70090*/           /*Scope*/ 15, /*->70106*/
/*70091*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70094*/             OPC_EmitMergeInputChains1_0,
/*70095*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_and:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_AND_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70106*/           0, /*End of Scope*/
/*70107*/         0, // EndSwitchType
/*70108*/       /*Scope*/ 40, /*->70149*/
/*70109*/         OPC_CheckPredicate, 32, // Predicate_atomic_and_flat
/*70111*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70130
/*70114*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70116*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70119*/           OPC_EmitMergeInputChains1_0,
/*70120*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70130*/         /*SwitchType*/ 16, MVT::i64,// ->70148
/*70132*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70134*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70137*/           OPC_EmitMergeInputChains1_0,
/*70138*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_and:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_and_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70148*/         0, // EndSwitchType
/*70149*/       0, /*End of Scope*/
/*70150*/     /*Scope*/ 55, /*->70206*/
/*70151*/       OPC_CaptureGlueInput,
/*70152*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70153*/       OPC_RecordChild2, // #2 = $value
/*70154*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_and_local
/*70156*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70181
/*70159*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70161*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70164*/         OPC_EmitMergeInputChains1_0,
/*70165*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70168*/         OPC_EmitInteger, MVT::i1, 0, 
/*70171*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70181*/       /*SwitchType*/ 22, MVT::i64,// ->70205
/*70183*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70185*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70188*/         OPC_EmitMergeInputChains1_0,
/*70189*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70192*/         OPC_EmitInteger, MVT::i1, 0, 
/*70195*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70205*/       0, // EndSwitchType
/*70206*/     /*Scope*/ 36|128,1/*164*/, /*->70372*/
/*70208*/       OPC_RecordChild1, // #1 = $addr
/*70209*/       OPC_Scope, 49, /*->70260*/ // 2 children in Scope
/*70211*/         OPC_CheckChild1Type, MVT::i64,
/*70213*/         OPC_RecordChild2, // #2 = $data
/*70214*/         OPC_CheckPredicate, 31, // Predicate_atomic_and_global
/*70216*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->70238
/*70219*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70221*/           OPC_EmitMergeInputChains1_0,
/*70222*/           OPC_EmitInteger, MVT::i1, 0, 
/*70225*/           OPC_EmitInteger, MVT::i1, 0, 
/*70228*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*70238*/         /*SwitchType*/ 19, MVT::i64,// ->70259
/*70240*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70242*/           OPC_EmitMergeInputChains1_0,
/*70243*/           OPC_EmitInteger, MVT::i1, 0, 
/*70246*/           OPC_EmitInteger, MVT::i1, 0, 
/*70249*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_and:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_AND_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*70259*/         0, // EndSwitchType
/*70260*/       /*Scope*/ 110, /*->70371*/
/*70261*/         OPC_CheckChild1Type, MVT::i32,
/*70263*/         OPC_RecordChild2, // #2 = $data
/*70264*/         OPC_CheckType, MVT::i32,
/*70266*/         OPC_Scope, 42, /*->70310*/ // 2 children in Scope
/*70268*/           OPC_CheckPredicate, 33, // Predicate_atomic_and_global_noret
/*70270*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70272*/           OPC_EmitMergeInputChains1_0,
/*70273*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*70279*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70282*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*70291*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_AND_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*70299*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70302*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_and:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_and_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_AND_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*70310*/         /*Scope*/ 59, /*->70370*/
/*70311*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_and_local
/*70313*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70315*/           OPC_EmitMergeInputChains1_0,
/*70316*/           OPC_EmitInteger, MVT::i32, 0, 
/*70319*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70331*/           OPC_EmitInteger, MVT::i32, 0, 
/*70334*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70346*/           OPC_EmitInteger, MVT::i32, 1, 
/*70349*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70352*/           OPC_EmitInteger, MVT::i32, 0, 
/*70355*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                    // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70370*/         0, /*End of Scope*/
/*70371*/       0, /*End of Scope*/
/*70372*/     0, /*End of Scope*/
/*70373*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->70733
/*70377*/     OPC_RecordMemRef,
/*70378*/     OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*70379*/     OPC_Scope, 0|128,1/*128*/, /*->70510*/ // 3 children in Scope
/*70382*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70383*/       OPC_RecordChild2, // #2 = $vdata_in
/*70384*/       OPC_Scope, 82, /*->70468*/ // 2 children in Scope
/*70386*/         OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*70388*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70428
/*70391*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70393*/           OPC_Scope, 16, /*->70411*/ // 2 children in Scope
/*70395*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70398*/             OPC_EmitMergeInputChains1_0,
/*70399*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70411*/           /*Scope*/ 15, /*->70427*/
/*70412*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70415*/             OPC_EmitMergeInputChains1_0,
/*70416*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70427*/           0, /*End of Scope*/
/*70428*/         /*SwitchType*/ 37, MVT::i64,// ->70467
/*70430*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70432*/           OPC_Scope, 16, /*->70450*/ // 2 children in Scope
/*70434*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70437*/             OPC_EmitMergeInputChains1_0,
/*70438*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_or:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70450*/           /*Scope*/ 15, /*->70466*/
/*70451*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70454*/             OPC_EmitMergeInputChains1_0,
/*70455*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_or:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_OR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70466*/           0, /*End of Scope*/
/*70467*/         0, // EndSwitchType
/*70468*/       /*Scope*/ 40, /*->70509*/
/*70469*/         OPC_CheckPredicate, 32, // Predicate_atomic_or_flat
/*70471*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70490
/*70474*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70476*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70479*/           OPC_EmitMergeInputChains1_0,
/*70480*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70490*/         /*SwitchType*/ 16, MVT::i64,// ->70508
/*70492*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70494*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70497*/           OPC_EmitMergeInputChains1_0,
/*70498*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_or:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_or_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70508*/         0, // EndSwitchType
/*70509*/       0, /*End of Scope*/
/*70510*/     /*Scope*/ 55, /*->70566*/
/*70511*/       OPC_CaptureGlueInput,
/*70512*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70513*/       OPC_RecordChild2, // #2 = $value
/*70514*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_or_local
/*70516*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70541
/*70519*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70521*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70524*/         OPC_EmitMergeInputChains1_0,
/*70525*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70528*/         OPC_EmitInteger, MVT::i1, 0, 
/*70531*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70541*/       /*SwitchType*/ 22, MVT::i64,// ->70565
/*70543*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70545*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70548*/         OPC_EmitMergeInputChains1_0,
/*70549*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70552*/         OPC_EmitInteger, MVT::i1, 0, 
/*70555*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70565*/       0, // EndSwitchType
/*70566*/     /*Scope*/ 36|128,1/*164*/, /*->70732*/
/*70568*/       OPC_RecordChild1, // #1 = $addr
/*70569*/       OPC_Scope, 49, /*->70620*/ // 2 children in Scope
/*70571*/         OPC_CheckChild1Type, MVT::i64,
/*70573*/         OPC_RecordChild2, // #2 = $data
/*70574*/         OPC_CheckPredicate, 31, // Predicate_atomic_or_global
/*70576*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->70598
/*70579*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70581*/           OPC_EmitMergeInputChains1_0,
/*70582*/           OPC_EmitInteger, MVT::i1, 0, 
/*70585*/           OPC_EmitInteger, MVT::i1, 0, 
/*70588*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*70598*/         /*SwitchType*/ 19, MVT::i64,// ->70619
/*70600*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70602*/           OPC_EmitMergeInputChains1_0,
/*70603*/           OPC_EmitInteger, MVT::i1, 0, 
/*70606*/           OPC_EmitInteger, MVT::i1, 0, 
/*70609*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_or:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_OR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*70619*/         0, // EndSwitchType
/*70620*/       /*Scope*/ 110, /*->70731*/
/*70621*/         OPC_CheckChild1Type, MVT::i32,
/*70623*/         OPC_RecordChild2, // #2 = $data
/*70624*/         OPC_CheckType, MVT::i32,
/*70626*/         OPC_Scope, 42, /*->70670*/ // 2 children in Scope
/*70628*/           OPC_CheckPredicate, 33, // Predicate_atomic_or_global_noret
/*70630*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70632*/           OPC_EmitMergeInputChains1_0,
/*70633*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*70639*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*70642*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*70651*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_OR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*70659*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*70662*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_or:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_or_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_OR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*70670*/         /*Scope*/ 59, /*->70730*/
/*70671*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_or_local
/*70673*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70675*/           OPC_EmitMergeInputChains1_0,
/*70676*/           OPC_EmitInteger, MVT::i32, 0, 
/*70679*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70691*/           OPC_EmitInteger, MVT::i32, 0, 
/*70694*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*70706*/           OPC_EmitInteger, MVT::i32, 1, 
/*70709*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*70712*/           OPC_EmitInteger, MVT::i32, 0, 
/*70715*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                    // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*70730*/         0, /*End of Scope*/
/*70731*/       0, /*End of Scope*/
/*70732*/     0, /*End of Scope*/
/*70733*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->71093
/*70737*/     OPC_RecordMemRef,
/*70738*/     OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*70739*/     OPC_Scope, 0|128,1/*128*/, /*->70870*/ // 3 children in Scope
/*70742*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*70743*/       OPC_RecordChild2, // #2 = $vdata_in
/*70744*/       OPC_Scope, 82, /*->70828*/ // 2 children in Scope
/*70746*/         OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*70748*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->70788
/*70751*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70753*/           OPC_Scope, 16, /*->70771*/ // 2 children in Scope
/*70755*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70758*/             OPC_EmitMergeInputChains1_0,
/*70759*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70771*/           /*Scope*/ 15, /*->70787*/
/*70772*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70775*/             OPC_EmitMergeInputChains1_0,
/*70776*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70787*/           0, /*End of Scope*/
/*70788*/         /*SwitchType*/ 37, MVT::i64,// ->70827
/*70790*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70792*/           OPC_Scope, 16, /*->70810*/ // 2 children in Scope
/*70794*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*70797*/             OPC_EmitMergeInputChains1_0,
/*70798*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (atomic_load_xor:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70810*/           /*Scope*/ 15, /*->70826*/
/*70811*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*70814*/             OPC_EmitMergeInputChains1_0,
/*70815*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (atomic_load_xor:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_XOR_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*70826*/           0, /*End of Scope*/
/*70827*/         0, // EndSwitchType
/*70828*/       /*Scope*/ 40, /*->70869*/
/*70829*/         OPC_CheckPredicate, 32, // Predicate_atomic_xor_flat
/*70831*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->70850
/*70834*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70836*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70839*/           OPC_EmitMergeInputChains1_0,
/*70840*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70850*/         /*SwitchType*/ 16, MVT::i64,// ->70868
/*70852*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70854*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*70857*/           OPC_EmitMergeInputChains1_0,
/*70858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (atomic_load_xor:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_xor_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*70868*/         0, // EndSwitchType
/*70869*/       0, /*End of Scope*/
/*70870*/     /*Scope*/ 55, /*->70926*/
/*70871*/       OPC_CaptureGlueInput,
/*70872*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*70873*/       OPC_RecordChild2, // #2 = $value
/*70874*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_load_xor_local
/*70876*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->70901
/*70879*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70881*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70884*/         OPC_EmitMergeInputChains1_0,
/*70885*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70888*/         OPC_EmitInteger, MVT::i1, 0, 
/*70891*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70901*/       /*SwitchType*/ 22, MVT::i64,// ->70925
/*70903*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*70905*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*70908*/         OPC_EmitMergeInputChains1_0,
/*70909*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*70912*/         OPC_EmitInteger, MVT::i1, 0, 
/*70915*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*70925*/       0, // EndSwitchType
/*70926*/     /*Scope*/ 36|128,1/*164*/, /*->71092*/
/*70928*/       OPC_RecordChild1, // #1 = $addr
/*70929*/       OPC_Scope, 49, /*->70980*/ // 2 children in Scope
/*70931*/         OPC_CheckChild1Type, MVT::i64,
/*70933*/         OPC_RecordChild2, // #2 = $data
/*70934*/         OPC_CheckPredicate, 31, // Predicate_atomic_xor_global
/*70936*/         OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->70958
/*70939*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70941*/           OPC_EmitMergeInputChains1_0,
/*70942*/           OPC_EmitInteger, MVT::i1, 0, 
/*70945*/           OPC_EmitInteger, MVT::i1, 0, 
/*70948*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*70958*/         /*SwitchType*/ 19, MVT::i64,// ->70979
/*70960*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*70962*/           OPC_EmitMergeInputChains1_0,
/*70963*/           OPC_EmitInteger, MVT::i1, 0, 
/*70966*/           OPC_EmitInteger, MVT::i1, 0, 
/*70969*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (atomic_load_xor:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                    // Dst: (FLAT_ATOMIC_XOR_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*70979*/         0, // EndSwitchType
/*70980*/       /*Scope*/ 110, /*->71091*/
/*70981*/         OPC_CheckChild1Type, MVT::i32,
/*70983*/         OPC_RecordChild2, // #2 = $data
/*70984*/         OPC_CheckType, MVT::i32,
/*70986*/         OPC_Scope, 42, /*->71030*/ // 2 children in Scope
/*70988*/           OPC_CheckPredicate, 33, // Predicate_atomic_xor_global_noret
/*70990*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*70992*/           OPC_EmitMergeInputChains1_0,
/*70993*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v4i32, 0/*#Ops*/,  // Results = #3
/*70999*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*71002*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 3, 2, 4,  // Results = #5
/*71011*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_XOR_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i32, 2/*#Ops*/, 5, 1,  // Results = #6
/*71019*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*71022*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                        MVT::i32, 2/*#Ops*/, 6, 7, 
                    // Src: (atomic_load_xor:i32 i32:i32:$ptr, i32:i32:$data)<<P:Predicate_atomic_xor_global_noret>> - Complexity = 4
                    // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_XOR_NORET:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*71030*/         /*Scope*/ 59, /*->71090*/
/*71031*/           OPC_CheckPredicate, 18, // Predicate_atomic_load_xor_local
/*71033*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*71035*/           OPC_EmitMergeInputChains1_0,
/*71036*/           OPC_EmitInteger, MVT::i32, 0, 
/*71039*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71051*/           OPC_EmitInteger, MVT::i32, 0, 
/*71054*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*71066*/           OPC_EmitInteger, MVT::i32, 1, 
/*71069*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*71072*/           OPC_EmitInteger, MVT::i32, 0, 
/*71075*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                    // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                    // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*71090*/         0, /*End of Scope*/
/*71091*/       0, /*End of Scope*/
/*71092*/     0, /*End of Scope*/
/*71093*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_INC),// ->71338
/*71097*/     OPC_RecordMemRef,
/*71098*/     OPC_RecordNode, // #0 = 'SIatomic_inc' chained node
/*71099*/     OPC_Scope, 0|128,1/*128*/, /*->71230*/ // 3 children in Scope
/*71102*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*71103*/       OPC_RecordChild2, // #2 = $vdata_in
/*71104*/       OPC_Scope, 82, /*->71188*/ // 2 children in Scope
/*71106*/         OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*71108*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->71148
/*71111*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71113*/           OPC_Scope, 16, /*->71131*/ // 2 children in Scope
/*71115*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71118*/             OPC_EmitMergeInputChains1_0,
/*71119*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71131*/           /*Scope*/ 15, /*->71147*/
/*71132*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71135*/             OPC_EmitMergeInputChains1_0,
/*71136*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71147*/           0, /*End of Scope*/
/*71148*/         /*SwitchType*/ 37, MVT::i64,// ->71187
/*71150*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71152*/           OPC_Scope, 16, /*->71170*/ // 2 children in Scope
/*71154*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71157*/             OPC_EmitMergeInputChains1_0,
/*71158*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_inc:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71170*/           /*Scope*/ 15, /*->71186*/
/*71171*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71174*/             OPC_EmitMergeInputChains1_0,
/*71175*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_INC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_inc:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_inc_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_INC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71186*/           0, /*End of Scope*/
/*71187*/         0, // EndSwitchType
/*71188*/       /*Scope*/ 40, /*->71229*/
/*71189*/         OPC_CheckPredicate, 32, // Predicate_atomic_inc_flat
/*71191*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71210
/*71194*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71196*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*71199*/           OPC_EmitMergeInputChains1_0,
/*71200*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*71210*/         /*SwitchType*/ 16, MVT::i64,// ->71228
/*71212*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71214*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*71217*/           OPC_EmitMergeInputChains1_0,
/*71218*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_inc:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_inc_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*71228*/         0, // EndSwitchType
/*71229*/       0, /*End of Scope*/
/*71230*/     /*Scope*/ 55, /*->71286*/
/*71231*/       OPC_CaptureGlueInput,
/*71232*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*71233*/       OPC_RecordChild2, // #2 = $value
/*71234*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_inc_local
/*71236*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->71261
/*71239*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71241*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71244*/         OPC_EmitMergeInputChains1_0,
/*71245*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71248*/         OPC_EmitInteger, MVT::i1, 0, 
/*71251*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71261*/       /*SwitchType*/ 22, MVT::i64,// ->71285
/*71263*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71265*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71268*/         OPC_EmitMergeInputChains1_0,
/*71269*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71272*/         OPC_EmitInteger, MVT::i1, 0, 
/*71275*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_inc_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_inc_local>> - Complexity = 13
                  // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71285*/       0, // EndSwitchType
/*71286*/     /*Scope*/ 50, /*->71337*/
/*71287*/       OPC_RecordChild1, // #1 = $addr
/*71288*/       OPC_CheckChild1Type, MVT::i64,
/*71290*/       OPC_RecordChild2, // #2 = $data
/*71291*/       OPC_CheckPredicate, 31, // Predicate_atomic_inc_global
/*71293*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->71315
/*71296*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71298*/         OPC_EmitMergeInputChains1_0,
/*71299*/         OPC_EmitInteger, MVT::i1, 0, 
/*71302*/         OPC_EmitInteger, MVT::i1, 0, 
/*71305*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*71315*/       /*SwitchType*/ 19, MVT::i64,// ->71336
/*71317*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71319*/         OPC_EmitMergeInputChains1_0,
/*71320*/         OPC_EmitInteger, MVT::i1, 0, 
/*71323*/         OPC_EmitInteger, MVT::i1, 0, 
/*71326*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_INC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_inc:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_inc_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_INC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*71336*/       0, // EndSwitchType
/*71337*/     0, /*End of Scope*/
/*71338*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(AMDGPUISD::ATOMIC_DEC),// ->71583
/*71342*/     OPC_RecordMemRef,
/*71343*/     OPC_RecordNode, // #0 = 'SIatomic_dec' chained node
/*71344*/     OPC_Scope, 0|128,1/*128*/, /*->71475*/ // 3 children in Scope
/*71347*/       OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*71348*/       OPC_RecordChild2, // #2 = $vdata_in
/*71349*/       OPC_Scope, 82, /*->71433*/ // 2 children in Scope
/*71351*/         OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*71353*/         OPC_SwitchType /*2 cases */, 37, MVT::i32,// ->71393
/*71356*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71358*/           OPC_Scope, 16, /*->71376*/ // 2 children in Scope
/*71360*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71363*/             OPC_EmitMergeInputChains1_0,
/*71364*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71376*/           /*Scope*/ 15, /*->71392*/
/*71377*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71380*/             OPC_EmitMergeInputChains1_0,
/*71381*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71392*/           0, /*End of Scope*/
/*71393*/         /*SwitchType*/ 37, MVT::i64,// ->71432
/*71395*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71397*/           OPC_Scope, 16, /*->71415*/ // 2 children in Scope
/*71399*/             OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*71402*/             OPC_EmitMergeInputChains1_0,
/*71403*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                      // Src: (SIatomic_dec:i64 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 22
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_ADDR64:i64 i64:i64:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71415*/           /*Scope*/ 15, /*->71431*/
/*71416*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*71419*/             OPC_EmitMergeInputChains1_0,
/*71420*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_DEC_X2_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i64, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (SIatomic_dec:i64 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i64:i64:$vdata_in)<<P:Predicate_atomic_dec_global>> - Complexity = 19
                      // Dst: (BUFFER_ATOMIC_DEC_X2_RTN_OFFSET:i64 i64:i64:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*71431*/           0, /*End of Scope*/
/*71432*/         0, // EndSwitchType
/*71433*/       /*Scope*/ 40, /*->71474*/
/*71434*/         OPC_CheckPredicate, 32, // Predicate_atomic_dec_flat
/*71436*/         OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->71455
/*71439*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71441*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*71444*/           OPC_EmitMergeInputChains1_0,
/*71445*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i32:i32:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_RTN:i32 i64:i64:$vaddr, i32:i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*71455*/         /*SwitchType*/ 16, MVT::i64,// ->71473
/*71457*/           OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71459*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*71462*/           OPC_EmitMergeInputChains1_0,
/*71463*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                    // Src: (SIatomic_dec:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), i64:i64:$vdata)<<P:Predicate_atomic_dec_flat>> - Complexity = 16
                    // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 i64:i64:$vaddr, i64:i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*71473*/         0, // EndSwitchType
/*71474*/       0, /*End of Scope*/
/*71475*/     /*Scope*/ 55, /*->71531*/
/*71476*/       OPC_CaptureGlueInput,
/*71477*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*71478*/       OPC_RecordChild2, // #2 = $value
/*71479*/       OPC_CheckPredicate, 18, // Predicate_si_atomic_dec_local
/*71481*/       OPC_SwitchType /*2 cases */, 22, MVT::i32,// ->71506
/*71484*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71486*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71489*/         OPC_EmitMergeInputChains1_0,
/*71490*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71493*/         OPC_EmitInteger, MVT::i1, 0, 
/*71496*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71506*/       /*SwitchType*/ 22, MVT::i64,// ->71530
/*71508*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71510*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*71513*/         OPC_EmitMergeInputChains1_0,
/*71514*/         OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*71517*/         OPC_EmitInteger, MVT::i1, 0, 
/*71520*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_dec_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_dec_local>> - Complexity = 13
                  // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*71530*/       0, // EndSwitchType
/*71531*/     /*Scope*/ 50, /*->71582*/
/*71532*/       OPC_RecordChild1, // #1 = $addr
/*71533*/       OPC_CheckChild1Type, MVT::i64,
/*71535*/       OPC_RecordChild2, // #2 = $data
/*71536*/       OPC_CheckPredicate, 31, // Predicate_atomic_dec_global
/*71538*/       OPC_SwitchType /*2 cases */, 19, MVT::i32,// ->71560
/*71541*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71543*/         OPC_EmitMergeInputChains1_0,
/*71544*/         OPC_EmitInteger, MVT::i1, 0, 
/*71547*/         OPC_EmitInteger, MVT::i1, 0, 
/*71550*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*71560*/       /*SwitchType*/ 19, MVT::i64,// ->71581
/*71562*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*71564*/         OPC_EmitMergeInputChains1_0,
/*71565*/         OPC_EmitInteger, MVT::i1, 0, 
/*71568*/         OPC_EmitInteger, MVT::i1, 0, 
/*71571*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_DEC_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (SIatomic_dec:i64 i64:i64:$addr, i64:i64:$data)<<P:Predicate_atomic_dec_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_DEC_X2_RTN:i64 ?:i64:$addr, ?:i64:$data, 0:i1, 0:i1)
/*71581*/       0, // EndSwitchType
/*71582*/     0, /*End of Scope*/
/*71583*/   /*SwitchOpcode*/ 23|128,8/*1047*/, TARGET_VAL(AMDGPUISD::SETCC),// ->72634
/*71587*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*71588*/     OPC_Scope, 113|128,2/*369*/, /*->71960*/ // 4 children in Scope
/*71591*/       OPC_CheckChild0Type, MVT::f32,
/*71593*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*71594*/       OPC_MoveChild2,
/*71595*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*71598*/       OPC_Scope, 29, /*->71629*/ // 12 children in Scope
/*71600*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*71602*/         OPC_MoveParent,
/*71603*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71605*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71608*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71611*/         OPC_EmitInteger, MVT::i1, 0, 
/*71614*/         OPC_EmitInteger, MVT::i32, 0, 
/*71617*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71629*/       /*Scope*/ 29, /*->71659*/
/*71630*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*71632*/         OPC_MoveParent,
/*71633*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71635*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71638*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71641*/         OPC_EmitInteger, MVT::i1, 0, 
/*71644*/         OPC_EmitInteger, MVT::i32, 0, 
/*71647*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71659*/       /*Scope*/ 29, /*->71689*/
/*71660*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*71662*/         OPC_MoveParent,
/*71663*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71665*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71668*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71671*/         OPC_EmitInteger, MVT::i1, 0, 
/*71674*/         OPC_EmitInteger, MVT::i32, 0, 
/*71677*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71689*/       /*Scope*/ 29, /*->71719*/
/*71690*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*71692*/         OPC_MoveParent,
/*71693*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71695*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71698*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71701*/         OPC_EmitInteger, MVT::i1, 0, 
/*71704*/         OPC_EmitInteger, MVT::i32, 0, 
/*71707*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71719*/       /*Scope*/ 29, /*->71749*/
/*71720*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*71722*/         OPC_MoveParent,
/*71723*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71725*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71728*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71731*/         OPC_EmitInteger, MVT::i1, 0, 
/*71734*/         OPC_EmitInteger, MVT::i32, 0, 
/*71737*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71749*/       /*Scope*/ 29, /*->71779*/
/*71750*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*71752*/         OPC_MoveParent,
/*71753*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71755*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71758*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71761*/         OPC_EmitInteger, MVT::i1, 0, 
/*71764*/         OPC_EmitInteger, MVT::i32, 0, 
/*71767*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71779*/       /*Scope*/ 29, /*->71809*/
/*71780*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*71782*/         OPC_MoveParent,
/*71783*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71785*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71788*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71791*/         OPC_EmitInteger, MVT::i1, 0, 
/*71794*/         OPC_EmitInteger, MVT::i32, 0, 
/*71797*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71809*/       /*Scope*/ 29, /*->71839*/
/*71810*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*71812*/         OPC_MoveParent,
/*71813*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71815*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71818*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71821*/         OPC_EmitInteger, MVT::i1, 0, 
/*71824*/         OPC_EmitInteger, MVT::i32, 0, 
/*71827*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71839*/       /*Scope*/ 29, /*->71869*/
/*71840*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*71842*/         OPC_MoveParent,
/*71843*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71845*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71848*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71851*/         OPC_EmitInteger, MVT::i1, 0, 
/*71854*/         OPC_EmitInteger, MVT::i32, 0, 
/*71857*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71869*/       /*Scope*/ 29, /*->71899*/
/*71870*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*71872*/         OPC_MoveParent,
/*71873*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71875*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71878*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71881*/         OPC_EmitInteger, MVT::i1, 0, 
/*71884*/         OPC_EmitInteger, MVT::i32, 0, 
/*71887*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71899*/       /*Scope*/ 29, /*->71929*/
/*71900*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*71902*/         OPC_MoveParent,
/*71903*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71905*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71908*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71911*/         OPC_EmitInteger, MVT::i1, 0, 
/*71914*/         OPC_EmitInteger, MVT::i32, 0, 
/*71917*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71929*/       /*Scope*/ 29, /*->71959*/
/*71930*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*71932*/         OPC_MoveParent,
/*71933*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71935*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71938*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71941*/         OPC_EmitInteger, MVT::i1, 0, 
/*71944*/         OPC_EmitInteger, MVT::i32, 0, 
/*71947*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F32_e64:i64 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, 0:i1, 0:i32)
/*71959*/       0, /*End of Scope*/
/*71960*/     /*Scope*/ 113|128,2/*369*/, /*->72331*/
/*71962*/       OPC_CheckChild0Type, MVT::f64,
/*71964*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*71965*/       OPC_MoveChild2,
/*71966*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*71969*/       OPC_Scope, 29, /*->72000*/ // 12 children in Scope
/*71971*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*71973*/         OPC_MoveParent,
/*71974*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*71976*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*71979*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*71982*/         OPC_EmitInteger, MVT::i1, 0, 
/*71985*/         OPC_EmitInteger, MVT::i32, 0, 
/*71988*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 21
                  // Dst: (V_CMP_EQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72000*/       /*Scope*/ 29, /*->72030*/
/*72001*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*72003*/         OPC_MoveParent,
/*72004*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72006*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72009*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72012*/         OPC_EmitInteger, MVT::i1, 0, 
/*72015*/         OPC_EmitInteger, MVT::i32, 0, 
/*72018*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72030*/       /*Scope*/ 29, /*->72060*/
/*72031*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*72033*/         OPC_MoveParent,
/*72034*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72036*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72039*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72042*/         OPC_EmitInteger, MVT::i1, 0, 
/*72045*/         OPC_EmitInteger, MVT::i32, 0, 
/*72048*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 21
                  // Dst: (V_CMP_GT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72060*/       /*Scope*/ 29, /*->72090*/
/*72061*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*72063*/         OPC_MoveParent,
/*72064*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72066*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72069*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72072*/         OPC_EmitInteger, MVT::i1, 0, 
/*72075*/         OPC_EmitInteger, MVT::i32, 0, 
/*72078*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 21
                  // Dst: (V_CMP_GE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72090*/       /*Scope*/ 29, /*->72120*/
/*72091*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*72093*/         OPC_MoveParent,
/*72094*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72096*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72099*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72102*/         OPC_EmitInteger, MVT::i1, 0, 
/*72105*/         OPC_EmitInteger, MVT::i32, 0, 
/*72108*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = 21
                  // Dst: (V_CMP_LT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72120*/       /*Scope*/ 29, /*->72150*/
/*72121*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*72123*/         OPC_MoveParent,
/*72124*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72126*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72129*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72132*/         OPC_EmitInteger, MVT::i1, 0, 
/*72135*/         OPC_EmitInteger, MVT::i32, 0, 
/*72138*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = 21
                  // Dst: (V_CMP_LE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72150*/       /*Scope*/ 29, /*->72180*/
/*72151*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*72153*/         OPC_MoveParent,
/*72154*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72156*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72159*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72162*/         OPC_EmitInteger, MVT::i1, 0, 
/*72165*/         OPC_EmitInteger, MVT::i32, 0, 
/*72168*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = 21
                  // Dst: (V_CMP_NLG_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72180*/       /*Scope*/ 29, /*->72210*/
/*72181*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*72183*/         OPC_MoveParent,
/*72184*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72186*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72189*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72192*/         OPC_EmitInteger, MVT::i1, 0, 
/*72195*/         OPC_EmitInteger, MVT::i32, 0, 
/*72198*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = 21
                  // Dst: (V_CMP_NEQ_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72210*/       /*Scope*/ 29, /*->72240*/
/*72211*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72213*/         OPC_MoveParent,
/*72214*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72216*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72219*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72222*/         OPC_EmitInteger, MVT::i1, 0, 
/*72225*/         OPC_EmitInteger, MVT::i32, 0, 
/*72228*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 21
                  // Dst: (V_CMP_NLE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72240*/       /*Scope*/ 29, /*->72270*/
/*72241*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72243*/         OPC_MoveParent,
/*72244*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72246*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72249*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72252*/         OPC_EmitInteger, MVT::i1, 0, 
/*72255*/         OPC_EmitInteger, MVT::i32, 0, 
/*72258*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 21
                  // Dst: (V_CMP_NLT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72270*/       /*Scope*/ 29, /*->72300*/
/*72271*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72273*/         OPC_MoveParent,
/*72274*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72276*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72279*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72282*/         OPC_EmitInteger, MVT::i1, 0, 
/*72285*/         OPC_EmitInteger, MVT::i32, 0, 
/*72288*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 21
                  // Dst: (V_CMP_NGE_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72300*/       /*Scope*/ 29, /*->72330*/
/*72301*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72303*/         OPC_MoveParent,
/*72304*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72306*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*72309*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #4 #5
/*72312*/         OPC_EmitInteger, MVT::i1, 0, 
/*72315*/         OPC_EmitInteger, MVT::i32, 0, 
/*72318*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i64, 6/*#Ops*/, 3, 2, 5, 4, 6, 7, 
                  // Src: (AMDGPUsetcc:i64 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 21
                  // Dst: (V_CMP_NGT_F64_e64:i64 ?:i32:$src0_modifiers, ?:f64:$src0, ?:i32:$src1_modifiers, ?:f64:$src1, 0:i1, 0:i32)
/*72330*/       0, /*End of Scope*/
/*72331*/     /*Scope*/ 21|128,1/*149*/, /*->72482*/
/*72333*/       OPC_CheckChild0Type, MVT::i32,
/*72335*/       OPC_RecordChild1, // #1 = $src1
/*72336*/       OPC_MoveChild2,
/*72337*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*72340*/       OPC_Scope, 13, /*->72355*/ // 10 children in Scope
/*72342*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*72344*/         OPC_MoveParent,
/*72345*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72347*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72355*/       /*Scope*/ 13, /*->72369*/
/*72356*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*72358*/         OPC_MoveParent,
/*72359*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72361*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72369*/       /*Scope*/ 13, /*->72383*/
/*72370*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72372*/         OPC_MoveParent,
/*72373*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72375*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72383*/       /*Scope*/ 13, /*->72397*/
/*72384*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72386*/         OPC_MoveParent,
/*72387*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72389*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72397*/       /*Scope*/ 13, /*->72411*/
/*72398*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72400*/         OPC_MoveParent,
/*72401*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72403*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72411*/       /*Scope*/ 13, /*->72425*/
/*72412*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72414*/         OPC_MoveParent,
/*72415*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72417*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72425*/       /*Scope*/ 13, /*->72439*/
/*72426*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*72428*/         OPC_MoveParent,
/*72429*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72431*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72439*/       /*Scope*/ 13, /*->72453*/
/*72440*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*72442*/         OPC_MoveParent,
/*72443*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72445*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72453*/       /*Scope*/ 13, /*->72467*/
/*72454*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*72456*/         OPC_MoveParent,
/*72457*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72459*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72467*/       /*Scope*/ 13, /*->72481*/
/*72468*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*72470*/         OPC_MoveParent,
/*72471*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72473*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I32_e64:i64 ?:i32:$src0, ?:i32:$src1)
/*72481*/       0, /*End of Scope*/
/*72482*/     /*Scope*/ 21|128,1/*149*/, /*->72633*/
/*72484*/       OPC_CheckChild0Type, MVT::i64,
/*72486*/       OPC_RecordChild1, // #1 = $src1
/*72487*/       OPC_MoveChild2,
/*72488*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*72491*/       OPC_Scope, 13, /*->72506*/ // 10 children in Scope
/*72493*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*72495*/         OPC_MoveParent,
/*72496*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72498*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 3
                  // Dst: (V_CMP_EQ_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72506*/       /*Scope*/ 13, /*->72520*/
/*72507*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*72509*/         OPC_MoveParent,
/*72510*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72512*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = 3
                  // Dst: (V_CMP_NE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72520*/       /*Scope*/ 13, /*->72534*/
/*72521*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*72523*/         OPC_MoveParent,
/*72524*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72526*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72534*/       /*Scope*/ 13, /*->72548*/
/*72535*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*72537*/         OPC_MoveParent,
/*72538*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72540*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72548*/       /*Scope*/ 13, /*->72562*/
/*72549*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*72551*/         OPC_MoveParent,
/*72552*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72554*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72562*/       /*Scope*/ 13, /*->72576*/
/*72563*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*72565*/         OPC_MoveParent,
/*72566*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72568*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_U64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72576*/       /*Scope*/ 13, /*->72590*/
/*72577*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*72579*/         OPC_MoveParent,
/*72580*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72582*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 3
                  // Dst: (V_CMP_GT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72590*/       /*Scope*/ 13, /*->72604*/
/*72591*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*72593*/         OPC_MoveParent,
/*72594*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72596*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 3
                  // Dst: (V_CMP_GE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72604*/       /*Scope*/ 13, /*->72618*/
/*72605*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*72607*/         OPC_MoveParent,
/*72608*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72610*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = 3
                  // Dst: (V_CMP_LT_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72618*/       /*Scope*/ 13, /*->72632*/
/*72619*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*72621*/         OPC_MoveParent,
/*72622*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72624*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (AMDGPUsetcc:i64 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = 3
                  // Dst: (V_CMP_LE_I64_e64:i64 ?:i64:$src0, ?:i64:$src1)
/*72632*/       0, /*End of Scope*/
/*72633*/     0, /*End of Scope*/
/*72634*/   /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::R600_EXPORT),// ->72763
/*72637*/     OPC_RecordNode, // #0 = 'R600_EXPORT' chained node
/*72638*/     OPC_RecordChild1, // #1 = $src
/*72639*/     OPC_CheckChild1Type, MVT::v4f32,
/*72641*/     OPC_RecordChild2, // #2 = $base
/*72642*/     OPC_MoveChild2,
/*72643*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72646*/     OPC_CheckType, MVT::i32,
/*72648*/     OPC_MoveParent,
/*72649*/     OPC_RecordChild3, // #3 = $type
/*72650*/     OPC_MoveChild3,
/*72651*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72654*/     OPC_CheckType, MVT::i32,
/*72656*/     OPC_MoveParent,
/*72657*/     OPC_RecordChild4, // #4 = $swz_x
/*72658*/     OPC_MoveChild4,
/*72659*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72662*/     OPC_CheckType, MVT::i32,
/*72664*/     OPC_MoveParent,
/*72665*/     OPC_RecordChild5, // #5 = $swz_y
/*72666*/     OPC_MoveChild5,
/*72667*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72670*/     OPC_CheckType, MVT::i32,
/*72672*/     OPC_MoveParent,
/*72673*/     OPC_RecordChild6, // #6 = $swz_z
/*72674*/     OPC_MoveChild6,
/*72675*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72678*/     OPC_CheckType, MVT::i32,
/*72680*/     OPC_MoveParent,
/*72681*/     OPC_RecordChild7, // #7 = $swz_w
/*72682*/     OPC_MoveChild7,
/*72683*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72686*/     OPC_CheckType, MVT::i32,
/*72688*/     OPC_MoveParent,
/*72689*/     OPC_Scope, 35, /*->72726*/ // 2 children in Scope
/*72691*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*72693*/       OPC_EmitMergeInputChains1_0,
/*72694*/       OPC_EmitConvertToTarget, 3,
/*72696*/       OPC_EmitConvertToTarget, 2,
/*72698*/       OPC_EmitConvertToTarget, 4,
/*72700*/       OPC_EmitConvertToTarget, 5,
/*72702*/       OPC_EmitConvertToTarget, 6,
/*72704*/       OPC_EmitConvertToTarget, 7,
/*72706*/       OPC_EmitInteger, MVT::i32, 39, 
/*72709*/       OPC_EmitInteger, MVT::i32, 0, 
/*72712*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*72726*/     /*Scope*/ 35, /*->72762*/
/*72727*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*72729*/       OPC_EmitMergeInputChains1_0,
/*72730*/       OPC_EmitConvertToTarget, 3,
/*72732*/       OPC_EmitConvertToTarget, 2,
/*72734*/       OPC_EmitConvertToTarget, 4,
/*72736*/       OPC_EmitConvertToTarget, 5,
/*72738*/       OPC_EmitConvertToTarget, 6,
/*72740*/       OPC_EmitConvertToTarget, 7,
/*72742*/       OPC_EmitInteger, MVT::i32, 83, 
/*72745*/       OPC_EmitInteger, MVT::i32, 0, 
/*72748*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (R600_EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*72762*/     0, /*End of Scope*/
/*72763*/   /*SwitchOpcode*/ 62|128,5/*702*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->73469
/*72767*/     OPC_Scope, 57, /*->72826*/ // 30 children in Scope
/*72769*/       OPC_CheckChild0Integer, 95|128,3/*479*/, 
/*72772*/       OPC_RecordChild1, // #0 = $src
/*72773*/       OPC_CheckChild1Type, MVT::i32,
/*72775*/       OPC_RecordChild2, // #1 = $dpp_ctrl
/*72776*/       OPC_MoveChild2,
/*72777*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72780*/       OPC_MoveParent,
/*72781*/       OPC_RecordChild3, // #2 = $row_mask
/*72782*/       OPC_MoveChild3,
/*72783*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72786*/       OPC_MoveParent,
/*72787*/       OPC_RecordChild4, // #3 = $bank_mask
/*72788*/       OPC_MoveChild4,
/*72789*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72792*/       OPC_MoveParent,
/*72793*/       OPC_RecordChild5, // #4 = $bound_ctrl
/*72794*/       OPC_MoveChild5,
/*72795*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72798*/       OPC_MoveParent,
/*72799*/       OPC_CheckType, MVT::i32,
/*72801*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72803*/       OPC_EmitNodeXForm, 2, 1, // as_i32imm
/*72806*/       OPC_EmitNodeXForm, 2, 2, // as_i32imm
/*72809*/       OPC_EmitNodeXForm, 2, 3, // as_i32imm
/*72812*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*72815*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_dpp), 0,
                    MVT::i32, 5/*#Ops*/, 0, 5, 6, 7, 8, 
                // Src: (intrinsic_wo_chain:i32 479:iPTR, i32:i32:$src, (imm:i32):$dpp_ctrl, (imm:i32):$row_mask, (imm:i32):$bank_mask, (imm:i1):$bound_ctrl) - Complexity = 20
                // Dst: (V_MOV_B32_dpp:i32 ?:i32:$src, (as_i32imm:i32 ?:i32:$dpp_ctrl), (as_i32imm:i32 ?:i32:$row_mask), (as_i32imm:i32 ?:i32:$bank_mask), (as_i1imm:i1 ?:i1:$bound_ctrl))
/*72826*/     /*Scope*/ 19, /*->72846*/
/*72827*/       OPC_CheckChild0Integer, 110|128,2/*366*/, 
/*72830*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*72831*/       OPC_RecordChild2, // #1 = $data0
/*72832*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72834*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*72837*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_PERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 366:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_PERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*72846*/     /*Scope*/ 19, /*->72866*/
/*72847*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*72850*/       OPC_RecordChild1, // #0 = $DS1Addr1Offset:addr:offset
/*72851*/       OPC_RecordChild2, // #1 = $data0
/*72852*/       OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*72854*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectDS1Addr1Offset:$ #2 #3
/*72857*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_BPERMUTE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 3, 
                // Src: (intrinsic_wo_chain:i32 365:iPTR, (DS1Addr1Offset:i32 i32:i32:$addr, i16:i16:$offset), i32:i32:$data0) - Complexity = 17
                // Dst: (DS_BPERMUTE_B32:i32 i32:i32:$addr, i32:i32:$data0, i16:i16:$offset)
/*72866*/     /*Scope*/ 27, /*->72894*/
/*72867*/       OPC_CheckChild0Integer, 111|128,2/*367*/, 
/*72870*/       OPC_RecordChild1, // #0 = $src
/*72871*/       OPC_RecordChild2, // #1 = $offset16
/*72872*/       OPC_MoveChild2,
/*72873*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72876*/       OPC_MoveParent,
/*72877*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72879*/       OPC_EmitNodeXForm, 0, 1, // as_i16imm
/*72882*/       OPC_EmitInteger, MVT::i1, 0, 
/*72885*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_SWIZZLE_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 367:iPTR, i32:i32:$src, (imm:i32):$offset16) - Complexity = 11
                // Dst: (DS_SWIZZLE_B32:i32 ?:i32:$src, (as_i16imm:i16 ?:i32:$offset16), 0:i1)
/*72894*/     /*Scope*/ 13, /*->72908*/
/*72895*/       OPC_CheckChild0Integer, 104|128,3/*488*/, 
/*72898*/       OPC_RecordChild1, // #0 = $src0
/*72899*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72901*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READFIRSTLANE_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 488:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (V_READFIRSTLANE_B32:i32 i32:i32:$src0)
/*72908*/     /*Scope*/ 13, /*->72922*/
/*72909*/       OPC_CheckChild0Integer, 105|128,3/*489*/, 
/*72912*/       OPC_RecordChild1, // #0 = $src0
/*72913*/       OPC_RecordChild2, // #1 = $src1
/*72914*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_READLANE_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 489:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = 8
                // Dst: (V_READLANE_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*72922*/     /*Scope*/ 14, /*->72937*/
/*72923*/       OPC_CheckChild0Integer, 77|128,2/*333*/, 
/*72926*/       OPC_RecordChild1, // #0 = $src
/*72927*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72929*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_BREAK), 0,
                    MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i64 333:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64:i1 i64:i64:$src)
/*72937*/     /*Scope*/ 16, /*->72954*/
/*72938*/       OPC_CheckChild0Integer, 127|128,2/*383*/, 
/*72941*/       OPC_RecordChild1, // #0 = $vcc
/*72942*/       OPC_RecordChild2, // #1 = $src
/*72943*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72945*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 383:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64:i1 i1:i1:$vcc, i64:i64:$src)
/*72954*/     /*Scope*/ 16, /*->72971*/
/*72955*/       OPC_CheckChild0Integer, 113|128,2/*369*/, 
/*72958*/       OPC_RecordChild1, // #0 = $src0
/*72959*/       OPC_RecordChild2, // #1 = $src1
/*72960*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72962*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i64 369:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*72971*/     /*Scope*/ 11, /*->72983*/
/*72972*/       OPC_CheckChild0Integer, 99|128,3/*483*/, 
/*72975*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72977*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_PS_LIVE), 0,
                    MVT::i1, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i1 483:iPTR) - Complexity = 8
                // Dst: (SI_PS_LIVE:i1)
/*72983*/     /*Scope*/ 11, /*->72995*/
/*72984*/       OPC_CheckChild0Integer, 124|128,2/*380*/, 
/*72987*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*72989*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::GET_GROUPSTATICSIZE), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (intrinsic_wo_chain:i32 380:iPTR) - Complexity = 8
                // Dst: (GET_GROUPSTATICSIZE:i32)
/*72995*/     /*Scope*/ 29, /*->73025*/
/*72996*/       OPC_CheckChild0Integer, 102|128,2/*358*/, 
/*72999*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73000*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73001*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73002*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73005*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73008*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73011*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PK_U8_F32), 0,
                    MVT::i32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:i32 358:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:i32 i32:i32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CVT_PK_U8_F32:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i32:i32:$src2_modifiers, i32:i32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73025*/     /*Scope*/ 59, /*->73085*/
/*73026*/       OPC_CheckChild0Integer, 122|128,2/*378*/, 
/*73029*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73030*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->73067
/*73033*/         OPC_Scope, 15, /*->73050*/ // 2 children in Scope
/*73035*/           OPC_CheckChild1Type, MVT::f64,
/*73037*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 378:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73050*/         /*Scope*/ 15, /*->73066*/
/*73051*/           OPC_CheckChild1Type, MVT::f32,
/*73053*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73056*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:i32 378:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                    // Dst: (V_FREXP_EXP_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73066*/         0, /*End of Scope*/
/*73067*/       /*SwitchType*/ 15, MVT::i16,// ->73084
/*73069*/         OPC_CheckChild1Type, MVT::f16,
/*73071*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73074*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_EXP_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:i16 378:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_EXP_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73084*/       0, // EndSwitchType
/*73085*/     /*Scope*/ 13, /*->73099*/
/*73086*/       OPC_CheckChild0Integer, 94|128,3/*478*/, 
/*73089*/       OPC_RecordChild1, // #0 = $src0
/*73090*/       OPC_RecordChild2, // #1 = $src1
/*73091*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 478:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_LO_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*73099*/     /*Scope*/ 13, /*->73113*/
/*73100*/       OPC_CheckChild0Integer, 93|128,3/*477*/, 
/*73103*/       OPC_RecordChild1, // #0 = $src0
/*73104*/       OPC_RecordChild2, // #1 = $src1
/*73105*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 477:iPTR, i32:i32:$src0, i32:i32:$src1) - Complexity = -992
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*73113*/     /*Scope*/ 15, /*->73129*/
/*73114*/       OPC_CheckChild0Integer, 90|128,3/*474*/, 
/*73117*/       OPC_RecordChild1, // #0 = $src0
/*73118*/       OPC_RecordChild2, // #1 = $src1
/*73119*/       OPC_RecordChild3, // #2 = $src2
/*73120*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LERP_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 474:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_LERP_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73129*/     /*Scope*/ 15, /*->73145*/
/*73130*/       OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*73133*/       OPC_RecordChild1, // #0 = $src0
/*73134*/       OPC_RecordChild2, // #1 = $src1
/*73135*/       OPC_RecordChild3, // #2 = $src2
/*73136*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 509:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73145*/     /*Scope*/ 15, /*->73161*/
/*73146*/       OPC_CheckChild0Integer, 123|128,3/*507*/, 
/*73149*/       OPC_RecordChild1, // #0 = $src0
/*73150*/       OPC_RecordChild2, // #1 = $src1
/*73151*/       OPC_RecordChild3, // #2 = $src2
/*73152*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_HI_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 507:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_HI_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73161*/     /*Scope*/ 15, /*->73177*/
/*73162*/       OPC_CheckChild0Integer, 124|128,3/*508*/, 
/*73165*/       OPC_RecordChild1, // #0 = $src0
/*73166*/       OPC_RecordChild2, // #1 = $src1
/*73167*/       OPC_RecordChild3, // #2 = $src2
/*73168*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 508:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_SAD_U16:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73177*/     /*Scope*/ 15, /*->73193*/
/*73178*/       OPC_CheckChild0Integer, 98|128,3/*482*/, 
/*73181*/       OPC_RecordChild1, // #0 = $src0
/*73182*/       OPC_RecordChild2, // #1 = $src1
/*73183*/       OPC_RecordChild3, // #2 = $src2
/*73184*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MSAD_U8), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i32 482:iPTR, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -992
                // Dst: (V_MSAD_U8:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*73193*/     /*Scope*/ 15, /*->73209*/
/*73194*/       OPC_CheckChild0Integer, 96|128,3/*480*/, 
/*73197*/       OPC_RecordChild1, // #0 = $src0
/*73198*/       OPC_RecordChild2, // #1 = $src1
/*73199*/       OPC_RecordChild3, // #2 = $src2
/*73200*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 480:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_MQSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*73209*/     /*Scope*/ 15, /*->73225*/
/*73210*/       OPC_CheckChild0Integer, 100|128,3/*484*/, 
/*73213*/       OPC_RecordChild1, // #0 = $src0
/*73214*/       OPC_RecordChild2, // #1 = $src1
/*73215*/       OPC_RecordChild3, // #2 = $src2
/*73216*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_QSAD_PK_U16_U8), 0,
                    MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:i64 484:iPTR, i64:i64:$src0, i32:i32:$src1, i64:i64:$src2) - Complexity = -992
                // Dst: (V_QSAD_PK_U16_U8:i64 i64:i64:$src0, i32:i32:$src1, i64:i64:$src2)
/*73225*/     /*Scope*/ 29, /*->73255*/
/*73226*/       OPC_CheckChild0Integer, 98|128,2/*354*/, 
/*73229*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73230*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73231*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73232*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73235*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73238*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73241*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 354:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEID_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73255*/     /*Scope*/ 29, /*->73285*/
/*73256*/       OPC_CheckChild0Integer, 100|128,2/*356*/, 
/*73259*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73260*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73261*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73262*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73265*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73268*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73271*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 356:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBESC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73285*/     /*Scope*/ 29, /*->73315*/
/*73286*/       OPC_CheckChild0Integer, 101|128,2/*357*/, 
/*73289*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73290*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73291*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73292*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73295*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73298*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73301*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 357:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBETC_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73315*/     /*Scope*/ 29, /*->73345*/
/*73316*/       OPC_CheckChild0Integer, 99|128,2/*355*/, 
/*73319*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73320*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*73321*/       OPC_RecordChild3, // #2 = $VOP3Mods:src2:src2_modifiers
/*73322*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*73325*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*73328*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*73331*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (intrinsic_wo_chain:f32 355:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -959
                // Dst: (V_CUBEMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*73345*/     /*Scope*/ 57, /*->73403*/
/*73346*/       OPC_CheckChild0Integer, 123|128,2/*379*/, 
/*73349*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73350*/       OPC_SwitchType /*3 cases */, 15, MVT::f64,// ->73368
/*73353*/         OPC_CheckChild1Type, MVT::f64,
/*73355*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73358*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f64 379:iPTR, (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73368*/       /*SwitchType*/ 15, MVT::f32,// ->73385
/*73370*/         OPC_CheckChild1Type, MVT::f32,
/*73372*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73375*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f32 379:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73385*/       /*SwitchType*/ 15, MVT::f16,// ->73402
/*73387*/         OPC_CheckChild1Type, MVT::f16,
/*73389*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73392*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FREXP_MANT_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:f16 379:iPTR, (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                  // Dst: (V_FREXP_MANT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73402*/       0, // EndSwitchType
/*73403*/     /*Scope*/ 21, /*->73425*/
/*73404*/       OPC_CheckChild0Integer, 91|128,3/*475*/, 
/*73407*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73408*/       OPC_CheckChild1Type, MVT::f32,
/*73410*/       OPC_CheckType, MVT::f32,
/*73412*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73415*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_CLAMP_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (intrinsic_wo_chain:f32 475:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -977
                // Dst: (V_LOG_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*73425*/     /*Scope*/ 15, /*->73441*/
/*73426*/       OPC_CheckChild0Integer, 97|128,3/*481*/, 
/*73429*/       OPC_RecordChild1, // #0 = $src0
/*73430*/       OPC_RecordChild2, // #1 = $src1
/*73431*/       OPC_RecordChild3, // #2 = $src2
/*73432*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MQSAD_U32_U8), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 481:iPTR, i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2) - Complexity = -992
                // Dst: (V_MQSAD_U32_U8:v4i32 i64:i64:$src0, i32:i32:$src1, v4i32:v4i32:$src2)
/*73441*/     /*Scope*/ 26, /*->73468*/
/*73442*/       OPC_CheckChild0Integer, 47|128,33/*4271*/, 
/*73445*/       OPC_RecordChild1, // #0 = $src0
/*73446*/       OPC_Scope, 9, /*->73457*/ // 2 children in Scope
/*73448*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*73450*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4271:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*73457*/       /*Scope*/ 9, /*->73467*/
/*73458*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73460*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 4271:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*73467*/       0, /*End of Scope*/
/*73468*/     0, /*End of Scope*/
/*73469*/   /*SwitchOpcode*/ 85|128,2/*341*/, TARGET_VAL(ISD::SHL),// ->73814
/*73473*/     OPC_Scope, 41, /*->73516*/ // 2 children in Scope
/*73475*/       OPC_MoveChild0,
/*73476*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*73479*/       OPC_MoveChild0,
/*73480*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*73483*/       OPC_CheckChild0Integer, 1, 
/*73485*/       OPC_RecordChild1, // #0 = $a
/*73486*/       OPC_CheckChild1Type, MVT::i32,
/*73488*/       OPC_MoveParent,
/*73489*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73500*/       OPC_MoveParent,
/*73501*/       OPC_RecordChild1, // #1 = $b
/*73502*/       OPC_CheckChild1Type, MVT::i32,
/*73504*/       OPC_CheckType, MVT::i32,
/*73506*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73508*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*73516*/     /*Scope*/ 39|128,2/*295*/, /*->73813*/
/*73518*/       OPC_RecordChild0, // #0 = $src0
/*73519*/       OPC_RecordChild1, // #1 = $src1
/*73520*/       OPC_Scope, 108|128,1/*236*/, /*->73759*/ // 3 children in Scope
/*73523*/         OPC_CheckChild1Type, MVT::i32,
/*73525*/         OPC_SwitchType /*2 cases */, 88|128,1/*216*/, MVT::i32,// ->73745
/*73529*/           OPC_Scope, 11, /*->73542*/ // 3 children in Scope
/*73531*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73533*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                      // Dst: (S_LSHL_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*73542*/           /*Scope*/ 100, /*->73643*/
/*73543*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*73545*/             OPC_EmitInteger, MVT::i32, 0, 
/*73548*/             OPC_EmitInteger, MVT::i32, 0, 
/*73551*/             OPC_EmitInteger, MVT::i32, 1, 
/*73554*/             OPC_EmitInteger, MVT::i32, 0, 
/*73557*/             OPC_EmitInteger, MVT::i32, 0, 
/*73560*/             OPC_EmitInteger, MVT::i32, 0, 
/*73563*/             OPC_EmitInteger, MVT::i32, 0, 
/*73566*/             OPC_EmitInteger, MVT::i32, 0, 
/*73569*/             OPC_EmitInteger, MVT::i32, 0, 
/*73572*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73584*/             OPC_EmitInteger, MVT::i32, 0, 
/*73587*/             OPC_EmitInteger, MVT::i32, 0, 
/*73590*/             OPC_EmitInteger, MVT::i32, 0, 
/*73593*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73605*/             OPC_EmitInteger, MVT::i32, 1, 
/*73608*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*73611*/             OPC_EmitInteger, MVT::i32, 0, 
/*73614*/             OPC_EmitInteger, MVT::i32, 0, 
/*73617*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*73643*/           /*Scope*/ 100, /*->73744*/
/*73644*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73646*/             OPC_EmitInteger, MVT::i32, 0, 
/*73649*/             OPC_EmitInteger, MVT::i32, 0, 
/*73652*/             OPC_EmitInteger, MVT::i32, 1, 
/*73655*/             OPC_EmitInteger, MVT::i32, 0, 
/*73658*/             OPC_EmitInteger, MVT::i32, 0, 
/*73661*/             OPC_EmitInteger, MVT::i32, 0, 
/*73664*/             OPC_EmitInteger, MVT::i32, 0, 
/*73667*/             OPC_EmitInteger, MVT::i32, 0, 
/*73670*/             OPC_EmitInteger, MVT::i32, 0, 
/*73673*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73685*/             OPC_EmitInteger, MVT::i32, 0, 
/*73688*/             OPC_EmitInteger, MVT::i32, 0, 
/*73691*/             OPC_EmitInteger, MVT::i32, 0, 
/*73694*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73706*/             OPC_EmitInteger, MVT::i32, 1, 
/*73709*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*73712*/             OPC_EmitInteger, MVT::i32, 0, 
/*73715*/             OPC_EmitInteger, MVT::i32, 0, 
/*73718*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*73744*/           0, /*End of Scope*/
/*73745*/         /*SwitchType*/ 11, MVT::i64,// ->73758
/*73747*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73749*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B64:i64:i1 i64:i64:$src0, i32:i32:$src1)
/*73758*/         0, // EndSwitchType
/*73759*/       /*Scope*/ 14, /*->73774*/
/*73760*/         OPC_CheckChild1Type, MVT::i16,
/*73762*/         OPC_CheckType, MVT::i16,
/*73764*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*73766*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 1, 0, 
                  // Src: (shl:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0)
/*73774*/       /*Scope*/ 37, /*->73812*/
/*73775*/         OPC_CheckChild1Type, MVT::v2i16,
/*73777*/         OPC_CheckType, MVT::v2i16,
/*73779*/         OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*73782*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*73785*/         OPC_EmitInteger, MVT::i32, 0, 
/*73788*/         OPC_EmitInteger, MVT::i32, 0, 
/*73791*/         OPC_EmitInteger, MVT::i32, 0, 
/*73794*/         OPC_EmitInteger, MVT::i32, 0, 
/*73797*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_LSHLREV_B16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (shl:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_LSHLREV_B16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*73812*/       0, /*End of Scope*/
/*73813*/     0, /*End of Scope*/
/*73814*/   /*SwitchOpcode*/ 103, TARGET_VAL(AMDGPUISD::FP_TO_FP16),// ->73920
/*73817*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*73818*/     OPC_CheckChild0Type, MVT::f32,
/*73820*/     OPC_SwitchType /*2 cases */, 85, MVT::i32,// ->73908
/*73823*/       OPC_Scope, 15, /*->73840*/ // 2 children in Scope
/*73825*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*73827*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*73830*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = 18
                  // Dst: (V_CVT_F16_F32_e64:i32 ?:i32:$src0_modifiers, f32:f32:$src0, ?:i1:$clamp, ?:i32:$omod)
/*73840*/       /*Scope*/ 66, /*->73907*/
/*73841*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73843*/         OPC_EmitInteger, MVT::i32, 1, 
/*73846*/         OPC_EmitInteger, MVT::i32, 0, 
/*73849*/         OPC_EmitInteger, MVT::i32, 0, 
/*73852*/         OPC_EmitInteger, MVT::i32, 0, 
/*73855*/         OPC_EmitInteger, MVT::i32, 0, 
/*73858*/         OPC_EmitInteger, MVT::i32, 0, 
/*73861*/         OPC_EmitInteger, MVT::i32, 0, 
/*73864*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73876*/         OPC_EmitInteger, MVT::i32, 1, 
/*73879*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*73882*/         OPC_EmitInteger, MVT::i32, 0, 
/*73885*/         OPC_EmitInteger, MVT::i32, 0, 
/*73888*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT32_TO_FLT16), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfp_to_f16:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT32_TO_FLT16:i32 R600_Reg32:f32:$src0)
/*73907*/       0, /*End of Scope*/
/*73908*/     /*SwitchType*/ 9, MVT::i16,// ->73919
/*73910*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*73912*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0, 
                // Src: (AMDGPUfp_to_f16:i16 f32:f32:$src) - Complexity = 3
                // Dst: (V_CVT_F16_F32_e32:i16 ?:f32:$src)
/*73919*/     0, // EndSwitchType
/*73920*/   /*SwitchOpcode*/ 112|128,39/*5104*/, TARGET_VAL(ISD::OR),// ->79028
/*73924*/     OPC_Scope, 75|128,38/*4939*/, /*->78866*/ // 2 children in Scope
/*73927*/       OPC_MoveChild0,
/*73928*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*73931*/       OPC_Scope, 57|128,2/*313*/, /*->74247*/ // 8 children in Scope
/*73934*/         OPC_RecordChild0, // #0 = $y
/*73935*/         OPC_Scope, 119|128,1/*247*/, /*->74185*/ // 2 children in Scope
/*73938*/           OPC_RecordChild1, // #1 = $x
/*73939*/           OPC_MoveParent,
/*73940*/           OPC_MoveChild1,
/*73941*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*73944*/           OPC_Scope, 7|128,1/*135*/, /*->74082*/ // 4 children in Scope
/*73947*/             OPC_RecordChild0, // #2 = $z
/*73948*/             OPC_MoveChild1,
/*73949*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*73952*/             OPC_CheckChild0Same, 1,
/*73954*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73965*/             OPC_MoveParent,
/*73966*/             OPC_MoveParent,
/*73967*/             OPC_CheckType, MVT::i32,
/*73969*/             OPC_Scope, 98, /*->74069*/ // 2 children in Scope
/*73971*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*73973*/               OPC_EmitInteger, MVT::i32, 0, 
/*73976*/               OPC_EmitInteger, MVT::i32, 0, 
/*73979*/               OPC_EmitInteger, MVT::i32, 0, 
/*73982*/               OPC_EmitInteger, MVT::i32, 0, 
/*73985*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*73997*/               OPC_EmitInteger, MVT::i32, 0, 
/*74000*/               OPC_EmitInteger, MVT::i32, 0, 
/*74003*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74015*/               OPC_EmitInteger, MVT::i32, 0, 
/*74018*/               OPC_EmitInteger, MVT::i32, 0, 
/*74021*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74033*/               OPC_EmitInteger, MVT::i32, 1, 
/*74036*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74039*/               OPC_EmitInteger, MVT::i32, 0, 
/*74042*/               OPC_EmitInteger, MVT::i32, 0, 
/*74045*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74069*/             /*Scope*/ 11, /*->74081*/
/*74070*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74072*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74081*/             0, /*End of Scope*/
/*74082*/           /*Scope*/ 33, /*->74116*/
/*74083*/             OPC_MoveChild0,
/*74084*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74087*/             OPC_CheckChild0Same, 1,
/*74089*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74100*/             OPC_MoveParent,
/*74101*/             OPC_RecordChild1, // #2 = $z
/*74102*/             OPC_MoveParent,
/*74103*/             OPC_CheckType, MVT::i32,
/*74105*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74107*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74116*/           /*Scope*/ 33, /*->74150*/
/*74117*/             OPC_RecordChild0, // #2 = $z
/*74118*/             OPC_MoveChild1,
/*74119*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74122*/             OPC_CheckChild0Same, 0,
/*74124*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74135*/             OPC_MoveParent,
/*74136*/             OPC_MoveParent,
/*74137*/             OPC_CheckType, MVT::i32,
/*74139*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74141*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74150*/           /*Scope*/ 33, /*->74184*/
/*74151*/             OPC_MoveChild0,
/*74152*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74155*/             OPC_CheckChild0Same, 0,
/*74157*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74168*/             OPC_MoveParent,
/*74169*/             OPC_RecordChild1, // #2 = $z
/*74170*/             OPC_MoveParent,
/*74171*/             OPC_CheckType, MVT::i32,
/*74173*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74175*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74184*/           0, /*End of Scope*/
/*74185*/         /*Scope*/ 60, /*->74246*/
/*74186*/           OPC_MoveChild1,
/*74187*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74190*/           OPC_RecordChild0, // #1 = $x
/*74191*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74202*/           OPC_MoveParent,
/*74203*/           OPC_MoveParent,
/*74204*/           OPC_MoveChild1,
/*74205*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74208*/           OPC_Scope, 17, /*->74227*/ // 2 children in Scope
/*74210*/             OPC_RecordChild0, // #2 = $y
/*74211*/             OPC_CheckChild1Same, 1,
/*74213*/             OPC_MoveParent,
/*74214*/             OPC_CheckType, MVT::i32,
/*74216*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74218*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74227*/           /*Scope*/ 17, /*->74245*/
/*74228*/             OPC_CheckChild0Same, 1,
/*74230*/             OPC_RecordChild1, // #2 = $y
/*74231*/             OPC_MoveParent,
/*74232*/             OPC_CheckType, MVT::i32,
/*74234*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74236*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74245*/           0, /*End of Scope*/
/*74246*/         0, /*End of Scope*/
/*74247*/       /*Scope*/ 61, /*->74309*/
/*74248*/         OPC_MoveChild0,
/*74249*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74252*/         OPC_RecordChild0, // #0 = $x
/*74253*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74264*/         OPC_MoveParent,
/*74265*/         OPC_RecordChild1, // #1 = $z
/*74266*/         OPC_MoveParent,
/*74267*/         OPC_MoveChild1,
/*74268*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74271*/         OPC_Scope, 17, /*->74290*/ // 2 children in Scope
/*74273*/           OPC_RecordChild0, // #2 = $y
/*74274*/           OPC_CheckChild1Same, 0,
/*74276*/           OPC_MoveParent,
/*74277*/           OPC_CheckType, MVT::i32,
/*74279*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74290*/         /*Scope*/ 17, /*->74308*/
/*74291*/           OPC_CheckChild0Same, 0,
/*74293*/           OPC_RecordChild1, // #2 = $y
/*74294*/           OPC_MoveParent,
/*74295*/           OPC_CheckType, MVT::i32,
/*74297*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*74299*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74308*/         0, /*End of Scope*/
/*74309*/       /*Scope*/ 100|128,4/*612*/, /*->74923*/
/*74311*/         OPC_RecordChild0, // #0 = $y
/*74312*/         OPC_Scope, 115|128,2/*371*/, /*->74686*/ // 2 children in Scope
/*74315*/           OPC_RecordChild1, // #1 = $x
/*74316*/           OPC_MoveParent,
/*74317*/           OPC_MoveChild1,
/*74318*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74321*/           OPC_Scope, 120, /*->74443*/ // 3 children in Scope
/*74323*/             OPC_MoveChild0,
/*74324*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74327*/             OPC_CheckChild0Same, 1,
/*74329*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74340*/             OPC_MoveParent,
/*74341*/             OPC_RecordChild1, // #2 = $z
/*74342*/             OPC_MoveParent,
/*74343*/             OPC_CheckType, MVT::i32,
/*74345*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74347*/             OPC_EmitInteger, MVT::i32, 0, 
/*74350*/             OPC_EmitInteger, MVT::i32, 0, 
/*74353*/             OPC_EmitInteger, MVT::i32, 0, 
/*74356*/             OPC_EmitInteger, MVT::i32, 0, 
/*74359*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74371*/             OPC_EmitInteger, MVT::i32, 0, 
/*74374*/             OPC_EmitInteger, MVT::i32, 0, 
/*74377*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74389*/             OPC_EmitInteger, MVT::i32, 0, 
/*74392*/             OPC_EmitInteger, MVT::i32, 0, 
/*74395*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74407*/             OPC_EmitInteger, MVT::i32, 1, 
/*74410*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74413*/             OPC_EmitInteger, MVT::i32, 0, 
/*74416*/             OPC_EmitInteger, MVT::i32, 0, 
/*74419*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74443*/           /*Scope*/ 120, /*->74564*/
/*74444*/             OPC_RecordChild0, // #2 = $z
/*74445*/             OPC_MoveChild1,
/*74446*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74449*/             OPC_CheckChild0Same, 0,
/*74451*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74462*/             OPC_MoveParent,
/*74463*/             OPC_MoveParent,
/*74464*/             OPC_CheckType, MVT::i32,
/*74466*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74468*/             OPC_EmitInteger, MVT::i32, 0, 
/*74471*/             OPC_EmitInteger, MVT::i32, 0, 
/*74474*/             OPC_EmitInteger, MVT::i32, 0, 
/*74477*/             OPC_EmitInteger, MVT::i32, 0, 
/*74480*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74492*/             OPC_EmitInteger, MVT::i32, 0, 
/*74495*/             OPC_EmitInteger, MVT::i32, 0, 
/*74498*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74510*/             OPC_EmitInteger, MVT::i32, 0, 
/*74513*/             OPC_EmitInteger, MVT::i32, 0, 
/*74516*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74528*/             OPC_EmitInteger, MVT::i32, 1, 
/*74531*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74534*/             OPC_EmitInteger, MVT::i32, 0, 
/*74537*/             OPC_EmitInteger, MVT::i32, 0, 
/*74540*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74564*/           /*Scope*/ 120, /*->74685*/
/*74565*/             OPC_MoveChild0,
/*74566*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74569*/             OPC_CheckChild0Same, 0,
/*74571*/             OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74582*/             OPC_MoveParent,
/*74583*/             OPC_RecordChild1, // #2 = $z
/*74584*/             OPC_MoveParent,
/*74585*/             OPC_CheckType, MVT::i32,
/*74587*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74589*/             OPC_EmitInteger, MVT::i32, 0, 
/*74592*/             OPC_EmitInteger, MVT::i32, 0, 
/*74595*/             OPC_EmitInteger, MVT::i32, 0, 
/*74598*/             OPC_EmitInteger, MVT::i32, 0, 
/*74601*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74613*/             OPC_EmitInteger, MVT::i32, 0, 
/*74616*/             OPC_EmitInteger, MVT::i32, 0, 
/*74619*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74631*/             OPC_EmitInteger, MVT::i32, 0, 
/*74634*/             OPC_EmitInteger, MVT::i32, 0, 
/*74637*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74649*/             OPC_EmitInteger, MVT::i32, 1, 
/*74652*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74655*/             OPC_EmitInteger, MVT::i32, 0, 
/*74658*/             OPC_EmitInteger, MVT::i32, 0, 
/*74661*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74685*/           0, /*End of Scope*/
/*74686*/         /*Scope*/ 106|128,1/*234*/, /*->74922*/
/*74688*/           OPC_MoveChild1,
/*74689*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74692*/           OPC_RecordChild0, // #1 = $x
/*74693*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74704*/           OPC_MoveParent,
/*74705*/           OPC_MoveParent,
/*74706*/           OPC_MoveChild1,
/*74707*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74710*/           OPC_Scope, 104, /*->74816*/ // 2 children in Scope
/*74712*/             OPC_RecordChild0, // #2 = $y
/*74713*/             OPC_CheckChild1Same, 1,
/*74715*/             OPC_MoveParent,
/*74716*/             OPC_CheckType, MVT::i32,
/*74718*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74720*/             OPC_EmitInteger, MVT::i32, 0, 
/*74723*/             OPC_EmitInteger, MVT::i32, 0, 
/*74726*/             OPC_EmitInteger, MVT::i32, 0, 
/*74729*/             OPC_EmitInteger, MVT::i32, 0, 
/*74732*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74744*/             OPC_EmitInteger, MVT::i32, 0, 
/*74747*/             OPC_EmitInteger, MVT::i32, 0, 
/*74750*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74762*/             OPC_EmitInteger, MVT::i32, 0, 
/*74765*/             OPC_EmitInteger, MVT::i32, 0, 
/*74768*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74780*/             OPC_EmitInteger, MVT::i32, 1, 
/*74783*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74786*/             OPC_EmitInteger, MVT::i32, 0, 
/*74789*/             OPC_EmitInteger, MVT::i32, 0, 
/*74792*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74816*/           /*Scope*/ 104, /*->74921*/
/*74817*/             OPC_CheckChild0Same, 1,
/*74819*/             OPC_RecordChild1, // #2 = $y
/*74820*/             OPC_MoveParent,
/*74821*/             OPC_CheckType, MVT::i32,
/*74823*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74825*/             OPC_EmitInteger, MVT::i32, 0, 
/*74828*/             OPC_EmitInteger, MVT::i32, 0, 
/*74831*/             OPC_EmitInteger, MVT::i32, 0, 
/*74834*/             OPC_EmitInteger, MVT::i32, 0, 
/*74837*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74849*/             OPC_EmitInteger, MVT::i32, 0, 
/*74852*/             OPC_EmitInteger, MVT::i32, 0, 
/*74855*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74867*/             OPC_EmitInteger, MVT::i32, 0, 
/*74870*/             OPC_EmitInteger, MVT::i32, 0, 
/*74873*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74885*/             OPC_EmitInteger, MVT::i32, 1, 
/*74888*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*74891*/             OPC_EmitInteger, MVT::i32, 0, 
/*74894*/             OPC_EmitInteger, MVT::i32, 0, 
/*74897*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*74921*/           0, /*End of Scope*/
/*74922*/         0, /*End of Scope*/
/*74923*/       /*Scope*/ 107|128,1/*235*/, /*->75160*/
/*74925*/         OPC_MoveChild0,
/*74926*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*74929*/         OPC_RecordChild0, // #0 = $x
/*74930*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74941*/         OPC_MoveParent,
/*74942*/         OPC_RecordChild1, // #1 = $z
/*74943*/         OPC_MoveParent,
/*74944*/         OPC_MoveChild1,
/*74945*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*74948*/         OPC_Scope, 104, /*->75054*/ // 2 children in Scope
/*74950*/           OPC_RecordChild0, // #2 = $y
/*74951*/           OPC_CheckChild1Same, 0,
/*74953*/           OPC_MoveParent,
/*74954*/           OPC_CheckType, MVT::i32,
/*74956*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*74958*/           OPC_EmitInteger, MVT::i32, 0, 
/*74961*/           OPC_EmitInteger, MVT::i32, 0, 
/*74964*/           OPC_EmitInteger, MVT::i32, 0, 
/*74967*/           OPC_EmitInteger, MVT::i32, 0, 
/*74970*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*74982*/           OPC_EmitInteger, MVT::i32, 0, 
/*74985*/           OPC_EmitInteger, MVT::i32, 0, 
/*74988*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75000*/           OPC_EmitInteger, MVT::i32, 0, 
/*75003*/           OPC_EmitInteger, MVT::i32, 0, 
/*75006*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75018*/           OPC_EmitInteger, MVT::i32, 1, 
/*75021*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75024*/           OPC_EmitInteger, MVT::i32, 0, 
/*75027*/           OPC_EmitInteger, MVT::i32, 0, 
/*75030*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*75054*/         /*Scope*/ 104, /*->75159*/
/*75055*/           OPC_CheckChild0Same, 0,
/*75057*/           OPC_RecordChild1, // #2 = $y
/*75058*/           OPC_MoveParent,
/*75059*/           OPC_CheckType, MVT::i32,
/*75061*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75063*/           OPC_EmitInteger, MVT::i32, 0, 
/*75066*/           OPC_EmitInteger, MVT::i32, 0, 
/*75069*/           OPC_EmitInteger, MVT::i32, 0, 
/*75072*/           OPC_EmitInteger, MVT::i32, 0, 
/*75075*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75087*/           OPC_EmitInteger, MVT::i32, 0, 
/*75090*/           OPC_EmitInteger, MVT::i32, 0, 
/*75093*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75105*/           OPC_EmitInteger, MVT::i32, 0, 
/*75108*/           OPC_EmitInteger, MVT::i32, 0, 
/*75111*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75123*/           OPC_EmitInteger, MVT::i32, 1, 
/*75126*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75129*/           OPC_EmitInteger, MVT::i32, 0, 
/*75132*/           OPC_EmitInteger, MVT::i32, 0, 
/*75135*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*75159*/         0, /*End of Scope*/
/*75160*/       /*Scope*/ 79|128,4/*591*/, /*->75753*/
/*75162*/         OPC_RecordChild0, // #0 = $x
/*75163*/         OPC_Scope, 85|128,3/*469*/, /*->75635*/ // 2 children in Scope
/*75166*/           OPC_RecordChild1, // #1 = $z
/*75167*/           OPC_MoveParent,
/*75168*/           OPC_MoveChild1,
/*75169*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*75172*/           OPC_Scope, 9|128,2/*265*/, /*->75440*/ // 4 children in Scope
/*75175*/             OPC_RecordChild0, // #2 = $y
/*75176*/             OPC_MoveChild1,
/*75177*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75180*/             OPC_Scope, 100|128,1/*228*/, /*->75411*/ // 2 children in Scope
/*75183*/               OPC_CheckChild0Same, 0,
/*75185*/               OPC_CheckChild1Same, 1,
/*75187*/               OPC_MoveParent,
/*75188*/               OPC_MoveParent,
/*75189*/               OPC_CheckType, MVT::i32,
/*75191*/               OPC_Scope, 68|128,1/*196*/, /*->75390*/ // 2 children in Scope
/*75194*/                 OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75196*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75199*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75202*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75205*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75208*/                 OPC_EmitInteger, MVT::i32, 1, 
/*75211*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75214*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75217*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75220*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75223*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75226*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75229*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75241*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75244*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75247*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75250*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75262*/                 OPC_EmitInteger, MVT::i32, 1, 
/*75265*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75268*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75271*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75274*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*75300*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75303*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75306*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75318*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75321*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75324*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75336*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75339*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75342*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75354*/                 OPC_EmitInteger, MVT::i32, 1, 
/*75357*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75360*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75363*/                 OPC_EmitInteger, MVT::i32, 0, 
/*75366*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75390*/               /*Scope*/ 19, /*->75410*/
/*75391*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75393*/                 OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75401*/                 OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75410*/               0, /*End of Scope*/
/*75411*/             /*Scope*/ 27, /*->75439*/
/*75412*/               OPC_CheckChild0Same, 1,
/*75414*/               OPC_CheckChild1Same, 0,
/*75416*/               OPC_MoveParent,
/*75417*/               OPC_MoveParent,
/*75418*/               OPC_CheckType, MVT::i32,
/*75420*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75422*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75430*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75439*/             0, /*End of Scope*/
/*75440*/           /*Scope*/ 64, /*->75505*/
/*75441*/             OPC_MoveChild0,
/*75442*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75445*/             OPC_Scope, 28, /*->75475*/ // 2 children in Scope
/*75447*/               OPC_CheckChild0Same, 0,
/*75449*/               OPC_CheckChild1Same, 1,
/*75451*/               OPC_MoveParent,
/*75452*/               OPC_RecordChild1, // #2 = $y
/*75453*/               OPC_MoveParent,
/*75454*/               OPC_CheckType, MVT::i32,
/*75456*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75458*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75466*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75475*/             /*Scope*/ 28, /*->75504*/
/*75476*/               OPC_CheckChild0Same, 1,
/*75478*/               OPC_CheckChild1Same, 0,
/*75480*/               OPC_MoveParent,
/*75481*/               OPC_RecordChild1, // #2 = $y
/*75482*/               OPC_MoveParent,
/*75483*/               OPC_CheckType, MVT::i32,
/*75485*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75487*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75495*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75504*/             0, /*End of Scope*/
/*75505*/           /*Scope*/ 63, /*->75569*/
/*75506*/             OPC_RecordChild0, // #2 = $y
/*75507*/             OPC_MoveChild1,
/*75508*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75511*/             OPC_Scope, 27, /*->75540*/ // 2 children in Scope
/*75513*/               OPC_CheckChild0Same, 1,
/*75515*/               OPC_CheckChild1Same, 0,
/*75517*/               OPC_MoveParent,
/*75518*/               OPC_MoveParent,
/*75519*/               OPC_CheckType, MVT::i32,
/*75521*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75523*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75531*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75540*/             /*Scope*/ 27, /*->75568*/
/*75541*/               OPC_CheckChild0Same, 0,
/*75543*/               OPC_CheckChild1Same, 1,
/*75545*/               OPC_MoveParent,
/*75546*/               OPC_MoveParent,
/*75547*/               OPC_CheckType, MVT::i32,
/*75549*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75551*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75559*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75568*/             0, /*End of Scope*/
/*75569*/           /*Scope*/ 64, /*->75634*/
/*75570*/             OPC_MoveChild0,
/*75571*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75574*/             OPC_Scope, 28, /*->75604*/ // 2 children in Scope
/*75576*/               OPC_CheckChild0Same, 1,
/*75578*/               OPC_CheckChild1Same, 0,
/*75580*/               OPC_MoveParent,
/*75581*/               OPC_RecordChild1, // #2 = $y
/*75582*/               OPC_MoveParent,
/*75583*/               OPC_CheckType, MVT::i32,
/*75585*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75587*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75595*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75604*/             /*Scope*/ 28, /*->75633*/
/*75605*/               OPC_CheckChild0Same, 0,
/*75607*/               OPC_CheckChild1Same, 1,
/*75609*/               OPC_MoveParent,
/*75610*/               OPC_RecordChild1, // #2 = $y
/*75611*/               OPC_MoveParent,
/*75612*/               OPC_CheckType, MVT::i32,
/*75614*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75616*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75624*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75633*/             0, /*End of Scope*/
/*75634*/           0, /*End of Scope*/
/*75635*/         /*Scope*/ 116, /*->75752*/
/*75636*/           OPC_MoveChild1,
/*75637*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75640*/           OPC_RecordChild0, // #1 = $x
/*75641*/           OPC_RecordChild1, // #2 = $z
/*75642*/           OPC_MoveParent,
/*75643*/           OPC_MoveParent,
/*75644*/           OPC_MoveChild1,
/*75645*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*75648*/           OPC_Scope, 26, /*->75676*/ // 3 children in Scope
/*75650*/             OPC_CheckChild0Same, 1,
/*75652*/             OPC_CheckChild1Same, 2,
/*75654*/             OPC_MoveParent,
/*75655*/             OPC_CheckType, MVT::i32,
/*75657*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75659*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*75667*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75676*/           /*Scope*/ 47, /*->75724*/
/*75677*/             OPC_CheckChild0Same, 2,
/*75679*/             OPC_CheckChild1Same, 1,
/*75681*/             OPC_MoveParent,
/*75682*/             OPC_CheckType, MVT::i32,
/*75684*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75686*/             OPC_Scope, 17, /*->75705*/ // 2 children in Scope
/*75688*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*75696*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75705*/             /*Scope*/ 17, /*->75723*/
/*75706*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*75714*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75723*/             0, /*End of Scope*/
/*75724*/           /*Scope*/ 26, /*->75751*/
/*75725*/             OPC_CheckChild0Same, 1,
/*75727*/             OPC_CheckChild1Same, 2,
/*75729*/             OPC_MoveParent,
/*75730*/             OPC_CheckType, MVT::i32,
/*75732*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75734*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 2, 0,  // Results = #3
/*75742*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75751*/           0, /*End of Scope*/
/*75752*/         0, /*End of Scope*/
/*75753*/       /*Scope*/ 117, /*->75871*/
/*75754*/         OPC_MoveChild0,
/*75755*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75758*/         OPC_RecordChild0, // #0 = $x
/*75759*/         OPC_RecordChild1, // #1 = $z
/*75760*/         OPC_MoveParent,
/*75761*/         OPC_RecordChild1, // #2 = $y
/*75762*/         OPC_MoveParent,
/*75763*/         OPC_MoveChild1,
/*75764*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*75767*/         OPC_Scope, 26, /*->75795*/ // 3 children in Scope
/*75769*/           OPC_CheckChild0Same, 0,
/*75771*/           OPC_CheckChild1Same, 1,
/*75773*/           OPC_MoveParent,
/*75774*/           OPC_CheckType, MVT::i32,
/*75776*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75778*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75786*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75795*/         /*Scope*/ 47, /*->75843*/
/*75796*/           OPC_CheckChild0Same, 1,
/*75798*/           OPC_CheckChild1Same, 0,
/*75800*/           OPC_MoveParent,
/*75801*/           OPC_CheckType, MVT::i32,
/*75803*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75805*/           OPC_Scope, 17, /*->75824*/ // 2 children in Scope
/*75807*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 0, 2,  // Results = #3
/*75815*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75824*/           /*Scope*/ 17, /*->75842*/
/*75825*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75833*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75842*/           0, /*End of Scope*/
/*75843*/         /*Scope*/ 26, /*->75870*/
/*75844*/           OPC_CheckChild0Same, 0,
/*75846*/           OPC_CheckChild1Same, 1,
/*75848*/           OPC_MoveParent,
/*75849*/           OPC_CheckType, MVT::i32,
/*75851*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*75853*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*75861*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i16 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*75870*/         0, /*End of Scope*/
/*75871*/       /*Scope*/ 64|128,17/*2240*/, /*->78113*/
/*75873*/         OPC_RecordChild0, // #0 = $x
/*75874*/         OPC_Scope, 76|128,11/*1484*/, /*->77361*/ // 2 children in Scope
/*75877*/           OPC_RecordChild1, // #1 = $z
/*75878*/           OPC_MoveParent,
/*75879*/           OPC_MoveChild1,
/*75880*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*75883*/           OPC_Scope, 81|128,1/*209*/, /*->76095*/ // 4 children in Scope
/*75886*/             OPC_RecordChild0, // #2 = $y
/*75887*/             OPC_MoveChild1,
/*75888*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*75891*/             OPC_CheckChild0Same, 1,
/*75893*/             OPC_CheckChild1Same, 0,
/*75895*/             OPC_MoveParent,
/*75896*/             OPC_MoveParent,
/*75897*/             OPC_CheckType, MVT::i32,
/*75899*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*75901*/             OPC_EmitInteger, MVT::i32, 0, 
/*75904*/             OPC_EmitInteger, MVT::i32, 0, 
/*75907*/             OPC_EmitInteger, MVT::i32, 0, 
/*75910*/             OPC_EmitInteger, MVT::i32, 0, 
/*75913*/             OPC_EmitInteger, MVT::i32, 1, 
/*75916*/             OPC_EmitInteger, MVT::i32, 0, 
/*75919*/             OPC_EmitInteger, MVT::i32, 0, 
/*75922*/             OPC_EmitInteger, MVT::i32, 0, 
/*75925*/             OPC_EmitInteger, MVT::i32, 0, 
/*75928*/             OPC_EmitInteger, MVT::i32, 0, 
/*75931*/             OPC_EmitInteger, MVT::i32, 0, 
/*75934*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75946*/             OPC_EmitInteger, MVT::i32, 0, 
/*75949*/             OPC_EmitInteger, MVT::i32, 0, 
/*75952*/             OPC_EmitInteger, MVT::i32, 0, 
/*75955*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*75967*/             OPC_EmitInteger, MVT::i32, 1, 
/*75970*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*75973*/             OPC_EmitInteger, MVT::i32, 0, 
/*75976*/             OPC_EmitInteger, MVT::i32, 0, 
/*75979*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*76005*/             OPC_EmitInteger, MVT::i32, 0, 
/*76008*/             OPC_EmitInteger, MVT::i32, 0, 
/*76011*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76023*/             OPC_EmitInteger, MVT::i32, 0, 
/*76026*/             OPC_EmitInteger, MVT::i32, 0, 
/*76029*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76041*/             OPC_EmitInteger, MVT::i32, 0, 
/*76044*/             OPC_EmitInteger, MVT::i32, 0, 
/*76047*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76059*/             OPC_EmitInteger, MVT::i32, 1, 
/*76062*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76065*/             OPC_EmitInteger, MVT::i32, 0, 
/*76068*/             OPC_EmitInteger, MVT::i32, 0, 
/*76071*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76095*/           /*Scope*/ 36|128,3/*420*/, /*->76517*/
/*76097*/             OPC_MoveChild0,
/*76098*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*76101*/             OPC_Scope, 77|128,1/*205*/, /*->76309*/ // 2 children in Scope
/*76104*/               OPC_CheckChild0Same, 0,
/*76106*/               OPC_CheckChild1Same, 1,
/*76108*/               OPC_MoveParent,
/*76109*/               OPC_RecordChild1, // #2 = $y
/*76110*/               OPC_MoveParent,
/*76111*/               OPC_CheckType, MVT::i32,
/*76113*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76115*/               OPC_EmitInteger, MVT::i32, 0, 
/*76118*/               OPC_EmitInteger, MVT::i32, 0, 
/*76121*/               OPC_EmitInteger, MVT::i32, 0, 
/*76124*/               OPC_EmitInteger, MVT::i32, 0, 
/*76127*/               OPC_EmitInteger, MVT::i32, 1, 
/*76130*/               OPC_EmitInteger, MVT::i32, 0, 
/*76133*/               OPC_EmitInteger, MVT::i32, 0, 
/*76136*/               OPC_EmitInteger, MVT::i32, 0, 
/*76139*/               OPC_EmitInteger, MVT::i32, 0, 
/*76142*/               OPC_EmitInteger, MVT::i32, 0, 
/*76145*/               OPC_EmitInteger, MVT::i32, 0, 
/*76148*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76160*/               OPC_EmitInteger, MVT::i32, 0, 
/*76163*/               OPC_EmitInteger, MVT::i32, 0, 
/*76166*/               OPC_EmitInteger, MVT::i32, 0, 
/*76169*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76181*/               OPC_EmitInteger, MVT::i32, 1, 
/*76184*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76187*/               OPC_EmitInteger, MVT::i32, 0, 
/*76190*/               OPC_EmitInteger, MVT::i32, 0, 
/*76193*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*76219*/               OPC_EmitInteger, MVT::i32, 0, 
/*76222*/               OPC_EmitInteger, MVT::i32, 0, 
/*76225*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76237*/               OPC_EmitInteger, MVT::i32, 0, 
/*76240*/               OPC_EmitInteger, MVT::i32, 0, 
/*76243*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76255*/               OPC_EmitInteger, MVT::i32, 0, 
/*76258*/               OPC_EmitInteger, MVT::i32, 0, 
/*76261*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76273*/               OPC_EmitInteger, MVT::i32, 1, 
/*76276*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76279*/               OPC_EmitInteger, MVT::i32, 0, 
/*76282*/               OPC_EmitInteger, MVT::i32, 0, 
/*76285*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76309*/             /*Scope*/ 77|128,1/*205*/, /*->76516*/
/*76311*/               OPC_CheckChild0Same, 1,
/*76313*/               OPC_CheckChild1Same, 0,
/*76315*/               OPC_MoveParent,
/*76316*/               OPC_RecordChild1, // #2 = $y
/*76317*/               OPC_MoveParent,
/*76318*/               OPC_CheckType, MVT::i32,
/*76320*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76322*/               OPC_EmitInteger, MVT::i32, 0, 
/*76325*/               OPC_EmitInteger, MVT::i32, 0, 
/*76328*/               OPC_EmitInteger, MVT::i32, 0, 
/*76331*/               OPC_EmitInteger, MVT::i32, 0, 
/*76334*/               OPC_EmitInteger, MVT::i32, 1, 
/*76337*/               OPC_EmitInteger, MVT::i32, 0, 
/*76340*/               OPC_EmitInteger, MVT::i32, 0, 
/*76343*/               OPC_EmitInteger, MVT::i32, 0, 
/*76346*/               OPC_EmitInteger, MVT::i32, 0, 
/*76349*/               OPC_EmitInteger, MVT::i32, 0, 
/*76352*/               OPC_EmitInteger, MVT::i32, 0, 
/*76355*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76367*/               OPC_EmitInteger, MVT::i32, 0, 
/*76370*/               OPC_EmitInteger, MVT::i32, 0, 
/*76373*/               OPC_EmitInteger, MVT::i32, 0, 
/*76376*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76388*/               OPC_EmitInteger, MVT::i32, 1, 
/*76391*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76394*/               OPC_EmitInteger, MVT::i32, 0, 
/*76397*/               OPC_EmitInteger, MVT::i32, 0, 
/*76400*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*76426*/               OPC_EmitInteger, MVT::i32, 0, 
/*76429*/               OPC_EmitInteger, MVT::i32, 0, 
/*76432*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76444*/               OPC_EmitInteger, MVT::i32, 0, 
/*76447*/               OPC_EmitInteger, MVT::i32, 0, 
/*76450*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76462*/               OPC_EmitInteger, MVT::i32, 0, 
/*76465*/               OPC_EmitInteger, MVT::i32, 0, 
/*76468*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76480*/               OPC_EmitInteger, MVT::i32, 1, 
/*76483*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76486*/               OPC_EmitInteger, MVT::i32, 0, 
/*76489*/               OPC_EmitInteger, MVT::i32, 0, 
/*76492*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76516*/             0, /*End of Scope*/
/*76517*/           /*Scope*/ 35|128,3/*419*/, /*->76938*/
/*76519*/             OPC_RecordChild0, // #2 = $y
/*76520*/             OPC_MoveChild1,
/*76521*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*76524*/             OPC_Scope, 76|128,1/*204*/, /*->76731*/ // 2 children in Scope
/*76527*/               OPC_CheckChild0Same, 1,
/*76529*/               OPC_CheckChild1Same, 0,
/*76531*/               OPC_MoveParent,
/*76532*/               OPC_MoveParent,
/*76533*/               OPC_CheckType, MVT::i32,
/*76535*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76537*/               OPC_EmitInteger, MVT::i32, 0, 
/*76540*/               OPC_EmitInteger, MVT::i32, 0, 
/*76543*/               OPC_EmitInteger, MVT::i32, 0, 
/*76546*/               OPC_EmitInteger, MVT::i32, 0, 
/*76549*/               OPC_EmitInteger, MVT::i32, 1, 
/*76552*/               OPC_EmitInteger, MVT::i32, 0, 
/*76555*/               OPC_EmitInteger, MVT::i32, 0, 
/*76558*/               OPC_EmitInteger, MVT::i32, 0, 
/*76561*/               OPC_EmitInteger, MVT::i32, 0, 
/*76564*/               OPC_EmitInteger, MVT::i32, 0, 
/*76567*/               OPC_EmitInteger, MVT::i32, 0, 
/*76570*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76582*/               OPC_EmitInteger, MVT::i32, 0, 
/*76585*/               OPC_EmitInteger, MVT::i32, 0, 
/*76588*/               OPC_EmitInteger, MVT::i32, 0, 
/*76591*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76603*/               OPC_EmitInteger, MVT::i32, 1, 
/*76606*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76609*/               OPC_EmitInteger, MVT::i32, 0, 
/*76612*/               OPC_EmitInteger, MVT::i32, 0, 
/*76615*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*76641*/               OPC_EmitInteger, MVT::i32, 0, 
/*76644*/               OPC_EmitInteger, MVT::i32, 0, 
/*76647*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76659*/               OPC_EmitInteger, MVT::i32, 0, 
/*76662*/               OPC_EmitInteger, MVT::i32, 0, 
/*76665*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76677*/               OPC_EmitInteger, MVT::i32, 0, 
/*76680*/               OPC_EmitInteger, MVT::i32, 0, 
/*76683*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76695*/               OPC_EmitInteger, MVT::i32, 1, 
/*76698*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76701*/               OPC_EmitInteger, MVT::i32, 0, 
/*76704*/               OPC_EmitInteger, MVT::i32, 0, 
/*76707*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76731*/             /*Scope*/ 76|128,1/*204*/, /*->76937*/
/*76733*/               OPC_CheckChild0Same, 0,
/*76735*/               OPC_CheckChild1Same, 1,
/*76737*/               OPC_MoveParent,
/*76738*/               OPC_MoveParent,
/*76739*/               OPC_CheckType, MVT::i32,
/*76741*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76743*/               OPC_EmitInteger, MVT::i32, 0, 
/*76746*/               OPC_EmitInteger, MVT::i32, 0, 
/*76749*/               OPC_EmitInteger, MVT::i32, 0, 
/*76752*/               OPC_EmitInteger, MVT::i32, 0, 
/*76755*/               OPC_EmitInteger, MVT::i32, 1, 
/*76758*/               OPC_EmitInteger, MVT::i32, 0, 
/*76761*/               OPC_EmitInteger, MVT::i32, 0, 
/*76764*/               OPC_EmitInteger, MVT::i32, 0, 
/*76767*/               OPC_EmitInteger, MVT::i32, 0, 
/*76770*/               OPC_EmitInteger, MVT::i32, 0, 
/*76773*/               OPC_EmitInteger, MVT::i32, 0, 
/*76776*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76788*/               OPC_EmitInteger, MVT::i32, 0, 
/*76791*/               OPC_EmitInteger, MVT::i32, 0, 
/*76794*/               OPC_EmitInteger, MVT::i32, 0, 
/*76797*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76809*/               OPC_EmitInteger, MVT::i32, 1, 
/*76812*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76815*/               OPC_EmitInteger, MVT::i32, 0, 
/*76818*/               OPC_EmitInteger, MVT::i32, 0, 
/*76821*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*76847*/               OPC_EmitInteger, MVT::i32, 0, 
/*76850*/               OPC_EmitInteger, MVT::i32, 0, 
/*76853*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76865*/               OPC_EmitInteger, MVT::i32, 0, 
/*76868*/               OPC_EmitInteger, MVT::i32, 0, 
/*76871*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76883*/               OPC_EmitInteger, MVT::i32, 0, 
/*76886*/               OPC_EmitInteger, MVT::i32, 0, 
/*76889*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*76901*/               OPC_EmitInteger, MVT::i32, 1, 
/*76904*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*76907*/               OPC_EmitInteger, MVT::i32, 0, 
/*76910*/               OPC_EmitInteger, MVT::i32, 0, 
/*76913*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*76937*/             0, /*End of Scope*/
/*76938*/           /*Scope*/ 36|128,3/*420*/, /*->77360*/
/*76940*/             OPC_MoveChild0,
/*76941*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*76944*/             OPC_Scope, 77|128,1/*205*/, /*->77152*/ // 2 children in Scope
/*76947*/               OPC_CheckChild0Same, 1,
/*76949*/               OPC_CheckChild1Same, 0,
/*76951*/               OPC_MoveParent,
/*76952*/               OPC_RecordChild1, // #2 = $y
/*76953*/               OPC_MoveParent,
/*76954*/               OPC_CheckType, MVT::i32,
/*76956*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*76958*/               OPC_EmitInteger, MVT::i32, 0, 
/*76961*/               OPC_EmitInteger, MVT::i32, 0, 
/*76964*/               OPC_EmitInteger, MVT::i32, 0, 
/*76967*/               OPC_EmitInteger, MVT::i32, 0, 
/*76970*/               OPC_EmitInteger, MVT::i32, 1, 
/*76973*/               OPC_EmitInteger, MVT::i32, 0, 
/*76976*/               OPC_EmitInteger, MVT::i32, 0, 
/*76979*/               OPC_EmitInteger, MVT::i32, 0, 
/*76982*/               OPC_EmitInteger, MVT::i32, 0, 
/*76985*/               OPC_EmitInteger, MVT::i32, 0, 
/*76988*/               OPC_EmitInteger, MVT::i32, 0, 
/*76991*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77003*/               OPC_EmitInteger, MVT::i32, 0, 
/*77006*/               OPC_EmitInteger, MVT::i32, 0, 
/*77009*/               OPC_EmitInteger, MVT::i32, 0, 
/*77012*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77024*/               OPC_EmitInteger, MVT::i32, 1, 
/*77027*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77030*/               OPC_EmitInteger, MVT::i32, 0, 
/*77033*/               OPC_EmitInteger, MVT::i32, 0, 
/*77036*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*77062*/               OPC_EmitInteger, MVT::i32, 0, 
/*77065*/               OPC_EmitInteger, MVT::i32, 0, 
/*77068*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77080*/               OPC_EmitInteger, MVT::i32, 0, 
/*77083*/               OPC_EmitInteger, MVT::i32, 0, 
/*77086*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77098*/               OPC_EmitInteger, MVT::i32, 0, 
/*77101*/               OPC_EmitInteger, MVT::i32, 0, 
/*77104*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77116*/               OPC_EmitInteger, MVT::i32, 1, 
/*77119*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77122*/               OPC_EmitInteger, MVT::i32, 0, 
/*77125*/               OPC_EmitInteger, MVT::i32, 0, 
/*77128*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77152*/             /*Scope*/ 77|128,1/*205*/, /*->77359*/
/*77154*/               OPC_CheckChild0Same, 0,
/*77156*/               OPC_CheckChild1Same, 1,
/*77158*/               OPC_MoveParent,
/*77159*/               OPC_RecordChild1, // #2 = $y
/*77160*/               OPC_MoveParent,
/*77161*/               OPC_CheckType, MVT::i32,
/*77163*/               OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77165*/               OPC_EmitInteger, MVT::i32, 0, 
/*77168*/               OPC_EmitInteger, MVT::i32, 0, 
/*77171*/               OPC_EmitInteger, MVT::i32, 0, 
/*77174*/               OPC_EmitInteger, MVT::i32, 0, 
/*77177*/               OPC_EmitInteger, MVT::i32, 1, 
/*77180*/               OPC_EmitInteger, MVT::i32, 0, 
/*77183*/               OPC_EmitInteger, MVT::i32, 0, 
/*77186*/               OPC_EmitInteger, MVT::i32, 0, 
/*77189*/               OPC_EmitInteger, MVT::i32, 0, 
/*77192*/               OPC_EmitInteger, MVT::i32, 0, 
/*77195*/               OPC_EmitInteger, MVT::i32, 0, 
/*77198*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77210*/               OPC_EmitInteger, MVT::i32, 0, 
/*77213*/               OPC_EmitInteger, MVT::i32, 0, 
/*77216*/               OPC_EmitInteger, MVT::i32, 0, 
/*77219*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77231*/               OPC_EmitInteger, MVT::i32, 1, 
/*77234*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77237*/               OPC_EmitInteger, MVT::i32, 0, 
/*77240*/               OPC_EmitInteger, MVT::i32, 0, 
/*77243*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*77269*/               OPC_EmitInteger, MVT::i32, 0, 
/*77272*/               OPC_EmitInteger, MVT::i32, 0, 
/*77275*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77287*/               OPC_EmitInteger, MVT::i32, 0, 
/*77290*/               OPC_EmitInteger, MVT::i32, 0, 
/*77293*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77305*/               OPC_EmitInteger, MVT::i32, 0, 
/*77308*/               OPC_EmitInteger, MVT::i32, 0, 
/*77311*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77323*/               OPC_EmitInteger, MVT::i32, 1, 
/*77326*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77329*/               OPC_EmitInteger, MVT::i32, 0, 
/*77332*/               OPC_EmitInteger, MVT::i32, 0, 
/*77335*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77359*/             0, /*End of Scope*/
/*77360*/           0, /*End of Scope*/
/*77361*/         /*Scope*/ 109|128,5/*749*/, /*->78112*/
/*77363*/           OPC_MoveChild1,
/*77364*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*77367*/           OPC_RecordChild0, // #1 = $x
/*77368*/           OPC_RecordChild1, // #2 = $z
/*77369*/           OPC_MoveParent,
/*77370*/           OPC_MoveParent,
/*77371*/           OPC_MoveChild1,
/*77372*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*77375*/           OPC_Scope, 75|128,1/*203*/, /*->77581*/ // 3 children in Scope
/*77378*/             OPC_CheckChild0Same, 1,
/*77380*/             OPC_CheckChild1Same, 2,
/*77382*/             OPC_MoveParent,
/*77383*/             OPC_CheckType, MVT::i32,
/*77385*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77387*/             OPC_EmitInteger, MVT::i32, 0, 
/*77390*/             OPC_EmitInteger, MVT::i32, 0, 
/*77393*/             OPC_EmitInteger, MVT::i32, 0, 
/*77396*/             OPC_EmitInteger, MVT::i32, 0, 
/*77399*/             OPC_EmitInteger, MVT::i32, 1, 
/*77402*/             OPC_EmitInteger, MVT::i32, 0, 
/*77405*/             OPC_EmitInteger, MVT::i32, 0, 
/*77408*/             OPC_EmitInteger, MVT::i32, 0, 
/*77411*/             OPC_EmitInteger, MVT::i32, 0, 
/*77414*/             OPC_EmitInteger, MVT::i32, 0, 
/*77417*/             OPC_EmitInteger, MVT::i32, 0, 
/*77420*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77432*/             OPC_EmitInteger, MVT::i32, 0, 
/*77435*/             OPC_EmitInteger, MVT::i32, 0, 
/*77438*/             OPC_EmitInteger, MVT::i32, 0, 
/*77441*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77453*/             OPC_EmitInteger, MVT::i32, 1, 
/*77456*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77459*/             OPC_EmitInteger, MVT::i32, 0, 
/*77462*/             OPC_EmitInteger, MVT::i32, 0, 
/*77465*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*77491*/             OPC_EmitInteger, MVT::i32, 0, 
/*77494*/             OPC_EmitInteger, MVT::i32, 0, 
/*77497*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77509*/             OPC_EmitInteger, MVT::i32, 0, 
/*77512*/             OPC_EmitInteger, MVT::i32, 0, 
/*77515*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77527*/             OPC_EmitInteger, MVT::i32, 0, 
/*77530*/             OPC_EmitInteger, MVT::i32, 0, 
/*77533*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77545*/             OPC_EmitInteger, MVT::i32, 1, 
/*77548*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77551*/             OPC_EmitInteger, MVT::i32, 0, 
/*77554*/             OPC_EmitInteger, MVT::i32, 0, 
/*77557*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77581*/           /*Scope*/ 67|128,2/*323*/, /*->77906*/
/*77583*/             OPC_CheckChild0Same, 2,
/*77585*/             OPC_CheckChild1Same, 1,
/*77587*/             OPC_MoveParent,
/*77588*/             OPC_CheckType, MVT::i32,
/*77590*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77592*/             OPC_EmitInteger, MVT::i32, 0, 
/*77595*/             OPC_EmitInteger, MVT::i32, 0, 
/*77598*/             OPC_EmitInteger, MVT::i32, 0, 
/*77601*/             OPC_EmitInteger, MVT::i32, 0, 
/*77604*/             OPC_EmitInteger, MVT::i32, 1, 
/*77607*/             OPC_EmitInteger, MVT::i32, 0, 
/*77610*/             OPC_EmitInteger, MVT::i32, 0, 
/*77613*/             OPC_EmitInteger, MVT::i32, 0, 
/*77616*/             OPC_EmitInteger, MVT::i32, 0, 
/*77619*/             OPC_EmitInteger, MVT::i32, 0, 
/*77622*/             OPC_EmitInteger, MVT::i32, 0, 
/*77625*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77637*/             OPC_EmitInteger, MVT::i32, 0, 
/*77640*/             OPC_EmitInteger, MVT::i32, 0, 
/*77643*/             OPC_EmitInteger, MVT::i32, 0, 
/*77646*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77658*/             OPC_EmitInteger, MVT::i32, 1, 
/*77661*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77664*/             OPC_EmitInteger, MVT::i32, 0, 
/*77667*/             OPC_EmitInteger, MVT::i32, 0, 
/*77670*/             OPC_Scope, 116, /*->77788*/ // 2 children in Scope
/*77672*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*77698*/               OPC_EmitInteger, MVT::i32, 0, 
/*77701*/               OPC_EmitInteger, MVT::i32, 0, 
/*77704*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77716*/               OPC_EmitInteger, MVT::i32, 0, 
/*77719*/               OPC_EmitInteger, MVT::i32, 0, 
/*77722*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77734*/               OPC_EmitInteger, MVT::i32, 0, 
/*77737*/               OPC_EmitInteger, MVT::i32, 0, 
/*77740*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77752*/               OPC_EmitInteger, MVT::i32, 1, 
/*77755*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77758*/               OPC_EmitInteger, MVT::i32, 0, 
/*77761*/               OPC_EmitInteger, MVT::i32, 0, 
/*77764*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77788*/             /*Scope*/ 116, /*->77905*/
/*77789*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*77815*/               OPC_EmitInteger, MVT::i32, 0, 
/*77818*/               OPC_EmitInteger, MVT::i32, 0, 
/*77821*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77833*/               OPC_EmitInteger, MVT::i32, 0, 
/*77836*/               OPC_EmitInteger, MVT::i32, 0, 
/*77839*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77851*/               OPC_EmitInteger, MVT::i32, 0, 
/*77854*/               OPC_EmitInteger, MVT::i32, 0, 
/*77857*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77869*/               OPC_EmitInteger, MVT::i32, 1, 
/*77872*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77875*/               OPC_EmitInteger, MVT::i32, 0, 
/*77878*/               OPC_EmitInteger, MVT::i32, 0, 
/*77881*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*77905*/             0, /*End of Scope*/
/*77906*/           /*Scope*/ 75|128,1/*203*/, /*->78111*/
/*77908*/             OPC_CheckChild0Same, 1,
/*77910*/             OPC_CheckChild1Same, 2,
/*77912*/             OPC_MoveParent,
/*77913*/             OPC_CheckType, MVT::i32,
/*77915*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*77917*/             OPC_EmitInteger, MVT::i32, 0, 
/*77920*/             OPC_EmitInteger, MVT::i32, 0, 
/*77923*/             OPC_EmitInteger, MVT::i32, 0, 
/*77926*/             OPC_EmitInteger, MVT::i32, 0, 
/*77929*/             OPC_EmitInteger, MVT::i32, 1, 
/*77932*/             OPC_EmitInteger, MVT::i32, 0, 
/*77935*/             OPC_EmitInteger, MVT::i32, 0, 
/*77938*/             OPC_EmitInteger, MVT::i32, 0, 
/*77941*/             OPC_EmitInteger, MVT::i32, 0, 
/*77944*/             OPC_EmitInteger, MVT::i32, 0, 
/*77947*/             OPC_EmitInteger, MVT::i32, 0, 
/*77950*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77962*/             OPC_EmitInteger, MVT::i32, 0, 
/*77965*/             OPC_EmitInteger, MVT::i32, 0, 
/*77968*/             OPC_EmitInteger, MVT::i32, 0, 
/*77971*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*77983*/             OPC_EmitInteger, MVT::i32, 1, 
/*77986*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*77989*/             OPC_EmitInteger, MVT::i32, 0, 
/*77992*/             OPC_EmitInteger, MVT::i32, 0, 
/*77995*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78021*/             OPC_EmitInteger, MVT::i32, 0, 
/*78024*/             OPC_EmitInteger, MVT::i32, 0, 
/*78027*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78039*/             OPC_EmitInteger, MVT::i32, 0, 
/*78042*/             OPC_EmitInteger, MVT::i32, 0, 
/*78045*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78057*/             OPC_EmitInteger, MVT::i32, 0, 
/*78060*/             OPC_EmitInteger, MVT::i32, 0, 
/*78063*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78075*/             OPC_EmitInteger, MVT::i32, 1, 
/*78078*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78081*/             OPC_EmitInteger, MVT::i32, 0, 
/*78084*/             OPC_EmitInteger, MVT::i32, 0, 
/*78087*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78111*/           0, /*End of Scope*/
/*78112*/         0, /*End of Scope*/
/*78113*/       /*Scope*/ 110|128,5/*750*/, /*->78865*/
/*78115*/         OPC_MoveChild0,
/*78116*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*78119*/         OPC_RecordChild0, // #0 = $x
/*78120*/         OPC_RecordChild1, // #1 = $z
/*78121*/         OPC_MoveParent,
/*78122*/         OPC_RecordChild1, // #2 = $y
/*78123*/         OPC_MoveParent,
/*78124*/         OPC_MoveChild1,
/*78125*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*78128*/         OPC_Scope, 75|128,1/*203*/, /*->78334*/ // 3 children in Scope
/*78131*/           OPC_CheckChild0Same, 0,
/*78133*/           OPC_CheckChild1Same, 1,
/*78135*/           OPC_MoveParent,
/*78136*/           OPC_CheckType, MVT::i32,
/*78138*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78140*/           OPC_EmitInteger, MVT::i32, 0, 
/*78143*/           OPC_EmitInteger, MVT::i32, 0, 
/*78146*/           OPC_EmitInteger, MVT::i32, 0, 
/*78149*/           OPC_EmitInteger, MVT::i32, 0, 
/*78152*/           OPC_EmitInteger, MVT::i32, 1, 
/*78155*/           OPC_EmitInteger, MVT::i32, 0, 
/*78158*/           OPC_EmitInteger, MVT::i32, 0, 
/*78161*/           OPC_EmitInteger, MVT::i32, 0, 
/*78164*/           OPC_EmitInteger, MVT::i32, 0, 
/*78167*/           OPC_EmitInteger, MVT::i32, 0, 
/*78170*/           OPC_EmitInteger, MVT::i32, 0, 
/*78173*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78185*/           OPC_EmitInteger, MVT::i32, 0, 
/*78188*/           OPC_EmitInteger, MVT::i32, 0, 
/*78191*/           OPC_EmitInteger, MVT::i32, 0, 
/*78194*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78206*/           OPC_EmitInteger, MVT::i32, 1, 
/*78209*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78212*/           OPC_EmitInteger, MVT::i32, 0, 
/*78215*/           OPC_EmitInteger, MVT::i32, 0, 
/*78218*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78244*/           OPC_EmitInteger, MVT::i32, 0, 
/*78247*/           OPC_EmitInteger, MVT::i32, 0, 
/*78250*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78262*/           OPC_EmitInteger, MVT::i32, 0, 
/*78265*/           OPC_EmitInteger, MVT::i32, 0, 
/*78268*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78280*/           OPC_EmitInteger, MVT::i32, 0, 
/*78283*/           OPC_EmitInteger, MVT::i32, 0, 
/*78286*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78298*/           OPC_EmitInteger, MVT::i32, 1, 
/*78301*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78304*/           OPC_EmitInteger, MVT::i32, 0, 
/*78307*/           OPC_EmitInteger, MVT::i32, 0, 
/*78310*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78334*/         /*Scope*/ 67|128,2/*323*/, /*->78659*/
/*78336*/           OPC_CheckChild0Same, 1,
/*78338*/           OPC_CheckChild1Same, 0,
/*78340*/           OPC_MoveParent,
/*78341*/           OPC_CheckType, MVT::i32,
/*78343*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78345*/           OPC_EmitInteger, MVT::i32, 0, 
/*78348*/           OPC_EmitInteger, MVT::i32, 0, 
/*78351*/           OPC_EmitInteger, MVT::i32, 0, 
/*78354*/           OPC_EmitInteger, MVT::i32, 0, 
/*78357*/           OPC_EmitInteger, MVT::i32, 1, 
/*78360*/           OPC_EmitInteger, MVT::i32, 0, 
/*78363*/           OPC_EmitInteger, MVT::i32, 0, 
/*78366*/           OPC_EmitInteger, MVT::i32, 0, 
/*78369*/           OPC_EmitInteger, MVT::i32, 0, 
/*78372*/           OPC_EmitInteger, MVT::i32, 0, 
/*78375*/           OPC_EmitInteger, MVT::i32, 0, 
/*78378*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78390*/           OPC_EmitInteger, MVT::i32, 0, 
/*78393*/           OPC_EmitInteger, MVT::i32, 0, 
/*78396*/           OPC_EmitInteger, MVT::i32, 0, 
/*78399*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78411*/           OPC_EmitInteger, MVT::i32, 1, 
/*78414*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78417*/           OPC_EmitInteger, MVT::i32, 0, 
/*78420*/           OPC_EmitInteger, MVT::i32, 0, 
/*78423*/           OPC_Scope, 116, /*->78541*/ // 2 children in Scope
/*78425*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78451*/             OPC_EmitInteger, MVT::i32, 0, 
/*78454*/             OPC_EmitInteger, MVT::i32, 0, 
/*78457*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78469*/             OPC_EmitInteger, MVT::i32, 0, 
/*78472*/             OPC_EmitInteger, MVT::i32, 0, 
/*78475*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78487*/             OPC_EmitInteger, MVT::i32, 0, 
/*78490*/             OPC_EmitInteger, MVT::i32, 0, 
/*78493*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78505*/             OPC_EmitInteger, MVT::i32, 1, 
/*78508*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78511*/             OPC_EmitInteger, MVT::i32, 0, 
/*78514*/             OPC_EmitInteger, MVT::i32, 0, 
/*78517*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78541*/           /*Scope*/ 116, /*->78658*/
/*78542*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78568*/             OPC_EmitInteger, MVT::i32, 0, 
/*78571*/             OPC_EmitInteger, MVT::i32, 0, 
/*78574*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78586*/             OPC_EmitInteger, MVT::i32, 0, 
/*78589*/             OPC_EmitInteger, MVT::i32, 0, 
/*78592*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78604*/             OPC_EmitInteger, MVT::i32, 0, 
/*78607*/             OPC_EmitInteger, MVT::i32, 0, 
/*78610*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78622*/             OPC_EmitInteger, MVT::i32, 1, 
/*78625*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78628*/             OPC_EmitInteger, MVT::i32, 0, 
/*78631*/             OPC_EmitInteger, MVT::i32, 0, 
/*78634*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78658*/           0, /*End of Scope*/
/*78659*/         /*Scope*/ 75|128,1/*203*/, /*->78864*/
/*78661*/           OPC_CheckChild0Same, 0,
/*78663*/           OPC_CheckChild1Same, 1,
/*78665*/           OPC_MoveParent,
/*78666*/           OPC_CheckType, MVT::i32,
/*78668*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*78670*/           OPC_EmitInteger, MVT::i32, 0, 
/*78673*/           OPC_EmitInteger, MVT::i32, 0, 
/*78676*/           OPC_EmitInteger, MVT::i32, 0, 
/*78679*/           OPC_EmitInteger, MVT::i32, 0, 
/*78682*/           OPC_EmitInteger, MVT::i32, 1, 
/*78685*/           OPC_EmitInteger, MVT::i32, 0, 
/*78688*/           OPC_EmitInteger, MVT::i32, 0, 
/*78691*/           OPC_EmitInteger, MVT::i32, 0, 
/*78694*/           OPC_EmitInteger, MVT::i32, 0, 
/*78697*/           OPC_EmitInteger, MVT::i32, 0, 
/*78700*/           OPC_EmitInteger, MVT::i32, 0, 
/*78703*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78715*/           OPC_EmitInteger, MVT::i32, 0, 
/*78718*/           OPC_EmitInteger, MVT::i32, 0, 
/*78721*/           OPC_EmitInteger, MVT::i32, 0, 
/*78724*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78736*/           OPC_EmitInteger, MVT::i32, 1, 
/*78739*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78742*/           OPC_EmitInteger, MVT::i32, 0, 
/*78745*/           OPC_EmitInteger, MVT::i32, 0, 
/*78748*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*78774*/           OPC_EmitInteger, MVT::i32, 0, 
/*78777*/           OPC_EmitInteger, MVT::i32, 0, 
/*78780*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78792*/           OPC_EmitInteger, MVT::i32, 0, 
/*78795*/           OPC_EmitInteger, MVT::i32, 0, 
/*78798*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78810*/           OPC_EmitInteger, MVT::i32, 0, 
/*78813*/           OPC_EmitInteger, MVT::i32, 0, 
/*78816*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78828*/           OPC_EmitInteger, MVT::i32, 1, 
/*78831*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78834*/           OPC_EmitInteger, MVT::i32, 0, 
/*78837*/           OPC_EmitInteger, MVT::i32, 0, 
/*78840*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*78864*/         0, /*End of Scope*/
/*78865*/       0, /*End of Scope*/
/*78866*/     /*Scope*/ 31|128,1/*159*/, /*->79027*/
/*78868*/       OPC_RecordChild0, // #0 = $src0
/*78869*/       OPC_RecordChild1, // #1 = $src1
/*78870*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->78988
/*78873*/         OPC_Scope, 100, /*->78975*/ // 2 children in Scope
/*78875*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*78877*/           OPC_EmitInteger, MVT::i32, 0, 
/*78880*/           OPC_EmitInteger, MVT::i32, 0, 
/*78883*/           OPC_EmitInteger, MVT::i32, 1, 
/*78886*/           OPC_EmitInteger, MVT::i32, 0, 
/*78889*/           OPC_EmitInteger, MVT::i32, 0, 
/*78892*/           OPC_EmitInteger, MVT::i32, 0, 
/*78895*/           OPC_EmitInteger, MVT::i32, 0, 
/*78898*/           OPC_EmitInteger, MVT::i32, 0, 
/*78901*/           OPC_EmitInteger, MVT::i32, 0, 
/*78904*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78916*/           OPC_EmitInteger, MVT::i32, 0, 
/*78919*/           OPC_EmitInteger, MVT::i32, 0, 
/*78922*/           OPC_EmitInteger, MVT::i32, 0, 
/*78925*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*78937*/           OPC_EmitInteger, MVT::i32, 1, 
/*78940*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*78943*/           OPC_EmitInteger, MVT::i32, 0, 
/*78946*/           OPC_EmitInteger, MVT::i32, 0, 
/*78949*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::OR_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*78975*/         /*Scope*/ 11, /*->78987*/
/*78976*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*78978*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*78987*/         0, /*End of Scope*/
/*78988*/       /*SwitchType*/ 10, MVT::i16,// ->79000
/*78990*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*78992*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_OR_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_OR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*79000*/       /*SwitchType*/ 11, MVT::i64,// ->79013
/*79002*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79004*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*79013*/       /*SwitchType*/ 11, MVT::i1,// ->79026
/*79015*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79017*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*79026*/       0, // EndSwitchType
/*79027*/     0, /*End of Scope*/
/*79028*/   /*SwitchOpcode*/ 109, TARGET_VAL(AMDGPUISD::ATOMIC_CMP_SWAP),// ->79140
/*79031*/     OPC_RecordMemRef,
/*79032*/     OPC_RecordNode, // #0 = 'AMDGPUatomic_cmp_swap' chained node
/*79033*/     OPC_RecordChild1, // #1 = $FLATAtomic:vaddr:slc:tfe
/*79034*/     OPC_Scope, 47, /*->79083*/ // 2 children in Scope
/*79036*/       OPC_RecordChild2, // #2 = $vdata
/*79037*/       OPC_SwitchType /*2 cases */, 20, MVT::i32,// ->79060
/*79040*/         OPC_CheckChild2Type, MVT::v2i32,
/*79042*/         OPC_CheckPredicate, 32, // Predicate_atomic_cmp_swap_flat
/*79044*/         OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*79046*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*79049*/         OPC_EmitMergeInputChains1_0,
/*79050*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), v2i32:v2i32:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 i64:i64:$vaddr, v2i32:v2i32:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*79060*/       /*SwitchType*/ 20, MVT::i64,// ->79082
/*79062*/         OPC_CheckChild2Type, MVT::v2i64,
/*79064*/         OPC_CheckPredicate, 32, // Predicate_atomic_cmp_swap_flat
/*79066*/         OPC_CheckPatternPredicate, 13, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*79068*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectFlat:$ #3 #4 #5
/*79071*/         OPC_EmitMergeInputChains1_0,
/*79072*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 3, 2, 4, 5, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 (FLATAtomic:iPTR i64:i64:$vaddr, i1:i1:$slc, i1:i1:$tfe), v2i64:v2i64:$vdata)<<P:Predicate_atomic_cmp_swap_flat>> - Complexity = 16
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 i64:i64:$vaddr, v2i64:v2i64:$vdata, i1:i1:$slc, i1:i1:$tfe)
/*79082*/       0, // EndSwitchType
/*79083*/     /*Scope*/ 55, /*->79139*/
/*79084*/       OPC_CheckChild1Type, MVT::i64,
/*79086*/       OPC_RecordChild2, // #2 = $data
/*79087*/       OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->79113
/*79090*/         OPC_CheckChild2Type, MVT::v2i32,
/*79092*/         OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*79094*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*79096*/         OPC_EmitMergeInputChains1_0,
/*79097*/         OPC_EmitInteger, MVT::i1, 0, 
/*79100*/         OPC_EmitInteger, MVT::i1, 0, 
/*79103*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i32 i64:i64:$addr, v2i32:v2i32:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_RTN:i32 ?:i64:$addr, ?:v2i32:$data, 0:i1, 0:i1)
/*79113*/       /*SwitchType*/ 23, MVT::i64,// ->79138
/*79115*/         OPC_CheckChild2Type, MVT::v2i64,
/*79117*/         OPC_CheckPredicate, 31, // Predicate_AMDGPUatomic_cmp_swap_global
/*79119*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*79121*/         OPC_EmitMergeInputChains1_0,
/*79122*/         OPC_EmitInteger, MVT::i1, 0, 
/*79125*/         OPC_EmitInteger, MVT::i1, 0, 
/*79128*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (AMDGPUatomic_cmp_swap:i64 i64:i64:$addr, v2i64:v2i64:$data)<<P:Predicate_AMDGPUatomic_cmp_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_CMPSWAP_X2_RTN:i64 ?:i64:$addr, ?:v2i64:$data, 0:i1, 0:i1)
/*79138*/       0, // EndSwitchType
/*79139*/     0, /*End of Scope*/
/*79140*/   /*SwitchOpcode*/ 52|128,9/*1204*/, TARGET_VAL(ISD::ADD),// ->80348
/*79144*/     OPC_Scope, 54, /*->79200*/ // 6 children in Scope
/*79146*/       OPC_MoveChild0,
/*79147*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*79150*/       OPC_MoveChild0,
/*79151*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*79154*/       OPC_RecordChild0, // #0 = $src0
/*79155*/       OPC_CheckChild0Type, MVT::i32,
/*79157*/       OPC_RecordChild1, // #1 = $src1
/*79158*/       OPC_MoveChild2,
/*79159*/       OPC_CheckCondCode, ISD::SETUGT,
/*79161*/       OPC_MoveParent,
/*79162*/       OPC_CheckType, MVT::i1,
/*79164*/       OPC_MoveParent,
/*79165*/       OPC_MoveChild1,
/*79166*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79169*/       OPC_CheckChild0Same, 0,
/*79171*/       OPC_CheckChild1Same, 1,
/*79173*/       OPC_MoveParent,
/*79174*/       OPC_MoveChild2,
/*79175*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79178*/       OPC_CheckChild0Same, 1,
/*79180*/       OPC_CheckChild1Same, 0,
/*79182*/       OPC_MoveParent,
/*79183*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*79185*/       OPC_MoveParent,
/*79186*/       OPC_RecordChild1, // #2 = $src2
/*79187*/       OPC_CheckType, MVT::i32,
/*79189*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79191*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (add:i32 (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>, i32:i32:$src2) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79200*/     /*Scope*/ 54, /*->79255*/
/*79201*/       OPC_RecordChild0, // #0 = $src2
/*79202*/       OPC_MoveChild1,
/*79203*/       OPC_CheckOpcode, TARGET_VAL(ISD::SELECT),
/*79206*/       OPC_MoveChild0,
/*79207*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*79210*/       OPC_RecordChild0, // #1 = $src0
/*79211*/       OPC_CheckChild0Type, MVT::i32,
/*79213*/       OPC_RecordChild1, // #2 = $src1
/*79214*/       OPC_MoveChild2,
/*79215*/       OPC_CheckCondCode, ISD::SETUGT,
/*79217*/       OPC_MoveParent,
/*79218*/       OPC_CheckType, MVT::i1,
/*79220*/       OPC_MoveParent,
/*79221*/       OPC_MoveChild1,
/*79222*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79225*/       OPC_CheckChild0Same, 1,
/*79227*/       OPC_CheckChild1Same, 2,
/*79229*/       OPC_MoveParent,
/*79230*/       OPC_MoveChild2,
/*79231*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79234*/       OPC_CheckChild0Same, 2,
/*79236*/       OPC_CheckChild1Same, 1,
/*79238*/       OPC_MoveParent,
/*79239*/       OPC_CheckPredicate, 30, // Predicate_select_oneuse
/*79241*/       OPC_MoveParent,
/*79242*/       OPC_CheckType, MVT::i32,
/*79244*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79246*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (add:i32 i32:i32:$src2, (select:i32 (setcc:i1 i32:i32:$src0, i32:i32:$src1, SETUGT:Other), (sub:i32 i32:i32:$src0, i32:i32:$src1), (sub:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_select_oneuse>>) - Complexity = 16
                // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79255*/     /*Scope*/ 15|128,1/*143*/, /*->79400*/
/*79257*/       OPC_MoveChild0,
/*79258*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::SHL),// ->79301
/*79262*/         OPC_CheckChild0Integer, 1, 
/*79264*/         OPC_RecordChild1, // #0 = $a
/*79265*/         OPC_CheckChild1Type, MVT::i32,
/*79267*/         OPC_MoveParent,
/*79268*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79279*/         OPC_CheckType, MVT::i32,
/*79281*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79283*/         OPC_EmitInteger, MVT::i32, 0, 
/*79286*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*79293*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i16 0:i32))
/*79301*/       /*SwitchOpcode*/ 95, TARGET_VAL(ISD::SUB),// ->79399
/*79304*/         OPC_MoveChild0,
/*79305*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*79308*/         OPC_RecordChild0, // #0 = $src0
/*79309*/         OPC_RecordChild1, // #1 = $src1
/*79310*/         OPC_MoveParent,
/*79311*/         OPC_MoveChild1,
/*79312*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*79315*/         OPC_Scope, 22, /*->79339*/ // 3 children in Scope
/*79317*/           OPC_CheckChild0Same, 0,
/*79319*/           OPC_CheckChild1Same, 1,
/*79321*/           OPC_MoveParent,
/*79322*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79324*/           OPC_MoveParent,
/*79325*/           OPC_RecordChild1, // #2 = $src2
/*79326*/           OPC_CheckType, MVT::i32,
/*79328*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79330*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79339*/         /*Scope*/ 35, /*->79375*/
/*79340*/           OPC_CheckChild0Same, 1,
/*79342*/           OPC_CheckChild1Same, 0,
/*79344*/           OPC_MoveParent,
/*79345*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79347*/           OPC_MoveParent,
/*79348*/           OPC_RecordChild1, // #2 = $src2
/*79349*/           OPC_CheckType, MVT::i32,
/*79351*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79353*/           OPC_Scope, 9, /*->79364*/ // 2 children in Scope
/*79355*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79364*/           /*Scope*/ 9, /*->79374*/
/*79365*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79374*/           0, /*End of Scope*/
/*79375*/         /*Scope*/ 22, /*->79398*/
/*79376*/           OPC_CheckChild0Same, 0,
/*79378*/           OPC_CheckChild1Same, 1,
/*79380*/           OPC_MoveParent,
/*79381*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79383*/           OPC_MoveParent,
/*79384*/           OPC_RecordChild1, // #2 = $src2
/*79385*/           OPC_CheckType, MVT::i32,
/*79387*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79389*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (add:i32 (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>, i32:i32:$src2) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79398*/         0, /*End of Scope*/
/*79399*/       0, // EndSwitchOpcode
/*79400*/     /*Scope*/ 23|128,1/*151*/, /*->79553*/
/*79402*/       OPC_RecordChild0, // #0 = $src2
/*79403*/       OPC_Scope, 96, /*->79501*/ // 2 children in Scope
/*79405*/         OPC_MoveChild1,
/*79406*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*79409*/         OPC_MoveChild0,
/*79410*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*79413*/         OPC_RecordChild0, // #1 = $src0
/*79414*/         OPC_RecordChild1, // #2 = $src1
/*79415*/         OPC_MoveParent,
/*79416*/         OPC_MoveChild1,
/*79417*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*79420*/         OPC_Scope, 21, /*->79443*/ // 3 children in Scope
/*79422*/           OPC_CheckChild0Same, 1,
/*79424*/           OPC_CheckChild1Same, 2,
/*79426*/           OPC_MoveParent,
/*79427*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79429*/           OPC_MoveParent,
/*79430*/           OPC_CheckType, MVT::i32,
/*79432*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79434*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79443*/         /*Scope*/ 34, /*->79478*/
/*79444*/           OPC_CheckChild0Same, 2,
/*79446*/           OPC_CheckChild1Same, 1,
/*79448*/           OPC_MoveParent,
/*79449*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79451*/           OPC_MoveParent,
/*79452*/           OPC_CheckType, MVT::i32,
/*79454*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79456*/           OPC_Scope, 9, /*->79467*/ // 2 children in Scope
/*79458*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79467*/           /*Scope*/ 9, /*->79477*/
/*79468*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src0, i32:i32:$src1))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                      // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79477*/           0, /*End of Scope*/
/*79478*/         /*Scope*/ 21, /*->79500*/
/*79479*/           OPC_CheckChild0Same, 1,
/*79481*/           OPC_CheckChild1Same, 2,
/*79483*/           OPC_MoveParent,
/*79484*/           OPC_CheckPredicate, 30, // Predicate_sub_oneuse
/*79486*/           OPC_MoveParent,
/*79487*/           OPC_CheckType, MVT::i32,
/*79489*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79491*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SAD_U32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (add:i32 i32:i32:$src2, (sub:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0), (umin:i32 i32:i32:$src1, i32:i32:$src0))<<P:Predicate_sub_oneuse>>) - Complexity = 13
                    // Dst: (V_SAD_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79500*/         0, /*End of Scope*/
/*79501*/       /*Scope*/ 50, /*->79552*/
/*79502*/         OPC_RecordChild1, // #1 = $src1
/*79503*/         OPC_MoveChild1,
/*79504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79507*/         OPC_Scope, 20, /*->79529*/ // 2 children in Scope
/*79509*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst16
/*79511*/           OPC_MoveParent,
/*79512*/           OPC_CheckType, MVT::i16,
/*79514*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*79516*/           OPC_EmitConvertToTarget, 1,
/*79518*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*79521*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i16 i16:i16:$src0, (imm:i16)<<P:Predicate_NegSubInlineConst16>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i16)<<P:Predicate_NegSubInlineConst16>>:$src1))
/*79529*/         /*Scope*/ 21, /*->79551*/
/*79530*/           OPC_CheckPredicate, 52, // Predicate_NegSubInlineConst32
/*79532*/           OPC_MoveParent,
/*79533*/           OPC_CheckType, MVT::i32,
/*79535*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79537*/           OPC_EmitConvertToTarget, 1,
/*79539*/           OPC_EmitNodeXForm, 4, 2, // NegateImm
/*79542*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 3, 
                    // Src: (add:i32 i32:i32:$src0, (imm:i32)<<P:Predicate_NegSubInlineConst32>><<X:NegateImm>>:$src1) - Complexity = 7
                    // Dst: (S_SUB_I32:i32:i1 ?:i32:$src0, (NegateImm:{i16:i32:f16:f32:v2i16:v2f16} (imm:i32)<<P:Predicate_NegSubInlineConst32>>:$src1))
/*79551*/         0, /*End of Scope*/
/*79552*/       0, /*End of Scope*/
/*79553*/     /*Scope*/ 42|128,2/*298*/, /*->79853*/
/*79555*/       OPC_MoveChild0,
/*79556*/       OPC_SwitchOpcode /*4 cases */, 119, TARGET_VAL(AMDGPUISD::MUL_U24),// ->79679
/*79560*/         OPC_RecordChild0, // #0 = $src0
/*79561*/         OPC_RecordChild1, // #1 = $src1
/*79562*/         OPC_MoveParent,
/*79563*/         OPC_RecordChild1, // #2 = $src2
/*79564*/         OPC_CheckType, MVT::i32,
/*79566*/         OPC_Scope, 98, /*->79666*/ // 2 children in Scope
/*79568*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*79570*/           OPC_EmitInteger, MVT::i32, 0, 
/*79573*/           OPC_EmitInteger, MVT::i32, 0, 
/*79576*/           OPC_EmitInteger, MVT::i32, 0, 
/*79579*/           OPC_EmitInteger, MVT::i32, 0, 
/*79582*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79594*/           OPC_EmitInteger, MVT::i32, 0, 
/*79597*/           OPC_EmitInteger, MVT::i32, 0, 
/*79600*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79612*/           OPC_EmitInteger, MVT::i32, 0, 
/*79615*/           OPC_EmitInteger, MVT::i32, 0, 
/*79618*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79630*/           OPC_EmitInteger, MVT::i32, 1, 
/*79633*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79636*/           OPC_EmitInteger, MVT::i32, 0, 
/*79639*/           OPC_EmitInteger, MVT::i32, 0, 
/*79642*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79666*/         /*Scope*/ 11, /*->79678*/
/*79667*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79669*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79678*/         0, /*End of Scope*/
/*79679*/       /*SwitchOpcode*/ 119, TARGET_VAL(AMDGPUISD::MUL_I24),// ->79801
/*79682*/         OPC_RecordChild0, // #0 = $src0
/*79683*/         OPC_RecordChild1, // #1 = $src1
/*79684*/         OPC_MoveParent,
/*79685*/         OPC_RecordChild1, // #2 = $src2
/*79686*/         OPC_CheckType, MVT::i32,
/*79688*/         OPC_Scope, 98, /*->79788*/ // 2 children in Scope
/*79690*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*79692*/           OPC_EmitInteger, MVT::i32, 0, 
/*79695*/           OPC_EmitInteger, MVT::i32, 0, 
/*79698*/           OPC_EmitInteger, MVT::i32, 0, 
/*79701*/           OPC_EmitInteger, MVT::i32, 0, 
/*79704*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79716*/           OPC_EmitInteger, MVT::i32, 0, 
/*79719*/           OPC_EmitInteger, MVT::i32, 0, 
/*79722*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79734*/           OPC_EmitInteger, MVT::i32, 0, 
/*79737*/           OPC_EmitInteger, MVT::i32, 0, 
/*79740*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79752*/           OPC_EmitInteger, MVT::i32, 1, 
/*79755*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79758*/           OPC_EmitInteger, MVT::i32, 0, 
/*79761*/           OPC_EmitInteger, MVT::i32, 0, 
/*79764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79788*/         /*Scope*/ 11, /*->79800*/
/*79789*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79791*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79800*/         0, /*End of Scope*/
/*79801*/       /*SwitchOpcode*/ 30, TARGET_VAL(ISD::MUL),// ->79834
/*79804*/         OPC_RecordChild0, // #0 = $src0
/*79805*/         OPC_RecordChild1, // #1 = $src1
/*79806*/         OPC_MoveParent,
/*79807*/         OPC_RecordChild1, // #2 = $src2
/*79808*/         OPC_CheckType, MVT::i16,
/*79810*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*79812*/         OPC_Scope, 9, /*->79823*/ // 2 children in Scope
/*79814*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*79823*/         /*Scope*/ 9, /*->79833*/
/*79824*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2) - Complexity = 6
                    // Dst: (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*79833*/         0, /*End of Scope*/
/*79834*/       /*SwitchOpcode*/ 15, TARGET_VAL(ISD::CTPOP),// ->79852
/*79837*/         OPC_RecordChild0, // #0 = $popcnt
/*79838*/         OPC_MoveParent,
/*79839*/         OPC_RecordChild1, // #1 = $val
/*79840*/         OPC_CheckType, MVT::i32,
/*79842*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79844*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*79852*/       0, // EndSwitchOpcode
/*79853*/     /*Scope*/ 108|128,3/*492*/, /*->80347*/
/*79855*/       OPC_RecordChild0, // #0 = $src2
/*79856*/       OPC_Scope, 25|128,2/*281*/, /*->80140*/ // 2 children in Scope
/*79859*/         OPC_MoveChild1,
/*79860*/         OPC_SwitchOpcode /*4 cases */, 16, TARGET_VAL(ISD::MUL),// ->79880
/*79864*/           OPC_RecordChild0, // #1 = $src0
/*79865*/           OPC_RecordChild1, // #2 = $src1
/*79866*/           OPC_MoveParent,
/*79867*/           OPC_CheckType, MVT::i16,
/*79869*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*79871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*79880*/         /*SwitchOpcode*/ 14, TARGET_VAL(ISD::CTPOP),// ->79897
/*79883*/           OPC_RecordChild0, // #1 = $popcnt
/*79884*/           OPC_MoveParent,
/*79885*/           OPC_CheckType, MVT::i32,
/*79887*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79889*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*79897*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_I24),// ->80018
/*79900*/           OPC_RecordChild0, // #1 = $src0
/*79901*/           OPC_RecordChild1, // #2 = $src1
/*79902*/           OPC_MoveParent,
/*79903*/           OPC_CheckType, MVT::i32,
/*79905*/           OPC_Scope, 11, /*->79918*/ // 2 children in Scope
/*79907*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*79909*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*79918*/           /*Scope*/ 98, /*->80017*/
/*79919*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*79921*/             OPC_EmitInteger, MVT::i32, 0, 
/*79924*/             OPC_EmitInteger, MVT::i32, 0, 
/*79927*/             OPC_EmitInteger, MVT::i32, 0, 
/*79930*/             OPC_EmitInteger, MVT::i32, 0, 
/*79933*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79945*/             OPC_EmitInteger, MVT::i32, 0, 
/*79948*/             OPC_EmitInteger, MVT::i32, 0, 
/*79951*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79963*/             OPC_EmitInteger, MVT::i32, 0, 
/*79966*/             OPC_EmitInteger, MVT::i32, 0, 
/*79969*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*79981*/             OPC_EmitInteger, MVT::i32, 1, 
/*79984*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*79987*/             OPC_EmitInteger, MVT::i32, 0, 
/*79990*/             OPC_EmitInteger, MVT::i32, 0, 
/*79993*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80017*/           0, /*End of Scope*/
/*80018*/         /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MUL_U24),// ->80139
/*80021*/           OPC_RecordChild0, // #1 = $src0
/*80022*/           OPC_RecordChild1, // #2 = $src1
/*80023*/           OPC_MoveParent,
/*80024*/           OPC_CheckType, MVT::i32,
/*80026*/           OPC_Scope, 11, /*->80039*/ // 2 children in Scope
/*80028*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80030*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80039*/           /*Scope*/ 98, /*->80138*/
/*80040*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*80042*/             OPC_EmitInteger, MVT::i32, 0, 
/*80045*/             OPC_EmitInteger, MVT::i32, 0, 
/*80048*/             OPC_EmitInteger, MVT::i32, 0, 
/*80051*/             OPC_EmitInteger, MVT::i32, 0, 
/*80054*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80066*/             OPC_EmitInteger, MVT::i32, 0, 
/*80069*/             OPC_EmitInteger, MVT::i32, 0, 
/*80072*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80084*/             OPC_EmitInteger, MVT::i32, 0, 
/*80087*/             OPC_EmitInteger, MVT::i32, 0, 
/*80090*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80102*/             OPC_EmitInteger, MVT::i32, 1, 
/*80105*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80108*/             OPC_EmitInteger, MVT::i32, 0, 
/*80111*/             OPC_EmitInteger, MVT::i32, 0, 
/*80114*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80138*/           0, /*End of Scope*/
/*80139*/         0, // EndSwitchOpcode
/*80140*/       /*Scope*/ 76|128,1/*204*/, /*->80346*/
/*80142*/         OPC_RecordChild1, // #1 = $src1
/*80143*/         OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->80261
/*80146*/           OPC_Scope, 100, /*->80248*/ // 2 children in Scope
/*80148*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*80150*/             OPC_EmitInteger, MVT::i32, 0, 
/*80153*/             OPC_EmitInteger, MVT::i32, 0, 
/*80156*/             OPC_EmitInteger, MVT::i32, 1, 
/*80159*/             OPC_EmitInteger, MVT::i32, 0, 
/*80162*/             OPC_EmitInteger, MVT::i32, 0, 
/*80165*/             OPC_EmitInteger, MVT::i32, 0, 
/*80168*/             OPC_EmitInteger, MVT::i32, 0, 
/*80171*/             OPC_EmitInteger, MVT::i32, 0, 
/*80174*/             OPC_EmitInteger, MVT::i32, 0, 
/*80177*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80189*/             OPC_EmitInteger, MVT::i32, 0, 
/*80192*/             OPC_EmitInteger, MVT::i32, 0, 
/*80195*/             OPC_EmitInteger, MVT::i32, 0, 
/*80198*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*80210*/             OPC_EmitInteger, MVT::i32, 1, 
/*80213*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*80216*/             OPC_EmitInteger, MVT::i32, 0, 
/*80219*/             OPC_EmitInteger, MVT::i32, 0, 
/*80222*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*80248*/           /*Scope*/ 11, /*->80260*/
/*80249*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80251*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (add:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                      // Dst: (S_ADD_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*80260*/           0, /*End of Scope*/
/*80261*/         /*SwitchType*/ 10, MVT::i16,// ->80273
/*80263*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*80265*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*80273*/         /*SwitchType*/ 70, MVT::v2i16,// ->80345
/*80275*/           OPC_Scope, 33, /*->80310*/ // 2 children in Scope
/*80277*/             OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*80280*/             OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*80283*/             OPC_EmitInteger, MVT::i32, 0, 
/*80286*/             OPC_EmitInteger, MVT::i32, 0, 
/*80289*/             OPC_EmitInteger, MVT::i32, 0, 
/*80292*/             OPC_EmitInteger, MVT::i32, 0, 
/*80295*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*80310*/           /*Scope*/ 33, /*->80344*/
/*80311*/             OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*80314*/             OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*80317*/             OPC_EmitInteger, MVT::i32, 0, 
/*80320*/             OPC_EmitInteger, MVT::i32, 0, 
/*80323*/             OPC_EmitInteger, MVT::i32, 0, 
/*80326*/             OPC_EmitInteger, MVT::i32, 0, 
/*80329*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_U16), 0,
                          MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                      // Src: (add:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                      // Dst: (V_PK_ADD_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*80344*/           0, /*End of Scope*/
/*80345*/         0, // EndSwitchType
/*80346*/       0, /*End of Scope*/
/*80347*/     0, /*End of Scope*/
/*80348*/   /*SwitchOpcode*/ 27, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->80378
/*80351*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*80352*/     OPC_RecordChild1, // #1 = $addr
/*80353*/     OPC_RecordChild2, // #2 = $chan
/*80354*/     OPC_MoveChild2,
/*80355*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80358*/     OPC_CheckType, MVT::i32,
/*80360*/     OPC_MoveParent,
/*80361*/     OPC_CheckType, MVT::i32,
/*80363*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*80365*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*80368*/     OPC_EmitMergeInputChains1_0,
/*80369*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*80378*/   /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->80409
/*80381*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*80382*/     OPC_RecordChild1, // #1 = $val
/*80383*/     OPC_CheckChild1Type, MVT::i32,
/*80385*/     OPC_RecordChild2, // #2 = $addr
/*80386*/     OPC_RecordChild3, // #3 = $chan
/*80387*/     OPC_MoveChild3,
/*80388*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80391*/     OPC_CheckType, MVT::i32,
/*80393*/     OPC_MoveParent,
/*80394*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*80396*/     OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*80399*/     OPC_EmitMergeInputChains1_0,
/*80400*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*80409*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT),// ->80510
/*80412*/     OPC_RecordNode, // #0 = 'AMDGPUexport' chained node
/*80413*/     OPC_RecordChild1, // #1 = $tgt
/*80414*/     OPC_MoveChild1,
/*80415*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80418*/     OPC_CheckType, MVT::i8,
/*80420*/     OPC_MoveParent,
/*80421*/     OPC_RecordChild2, // #2 = $en
/*80422*/     OPC_MoveChild2,
/*80423*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80426*/     OPC_CheckType, MVT::i8,
/*80428*/     OPC_MoveParent,
/*80429*/     OPC_RecordChild3, // #3 = $src0
/*80430*/     OPC_Scope, 38, /*->80470*/ // 2 children in Scope
/*80432*/       OPC_CheckChild3Type, MVT::f32,
/*80434*/       OPC_RecordChild4, // #4 = $src1
/*80435*/       OPC_RecordChild5, // #5 = $src2
/*80436*/       OPC_RecordChild6, // #6 = $src3
/*80437*/       OPC_RecordChild7, // #7 = $compr
/*80438*/       OPC_MoveChild7,
/*80439*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80442*/       OPC_CheckType, MVT::i1,
/*80444*/       OPC_MoveParent,
/*80445*/       OPC_MoveChild, 8,
/*80447*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80450*/       OPC_RecordNode, // #8 = $vm
/*80451*/       OPC_CheckType, MVT::i1,
/*80453*/       OPC_MoveParent,
/*80454*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80456*/       OPC_EmitMergeInputChains1_0,
/*80457*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*80470*/     /*Scope*/ 38, /*->80509*/
/*80471*/       OPC_CheckChild3Type, MVT::i32,
/*80473*/       OPC_RecordChild4, // #4 = $src1
/*80474*/       OPC_RecordChild5, // #5 = $src2
/*80475*/       OPC_RecordChild6, // #6 = $src3
/*80476*/       OPC_RecordChild7, // #7 = $compr
/*80477*/       OPC_MoveChild7,
/*80478*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80481*/       OPC_CheckType, MVT::i1,
/*80483*/       OPC_MoveParent,
/*80484*/       OPC_MoveChild, 8,
/*80486*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80489*/       OPC_RecordNode, // #8 = $vm
/*80490*/       OPC_CheckType, MVT::i1,
/*80492*/       OPC_MoveParent,
/*80493*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80495*/       OPC_EmitMergeInputChains1_0,
/*80496*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*80509*/     0, /*End of Scope*/
/*80510*/   /*SwitchOpcode*/ 98, TARGET_VAL(AMDGPUISD::EXPORT_DONE),// ->80611
/*80513*/     OPC_RecordNode, // #0 = 'AMDGPUexport_done' chained node
/*80514*/     OPC_RecordChild1, // #1 = $tgt
/*80515*/     OPC_MoveChild1,
/*80516*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80519*/     OPC_CheckType, MVT::i8,
/*80521*/     OPC_MoveParent,
/*80522*/     OPC_RecordChild2, // #2 = $en
/*80523*/     OPC_MoveChild2,
/*80524*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80527*/     OPC_CheckType, MVT::i8,
/*80529*/     OPC_MoveParent,
/*80530*/     OPC_RecordChild3, // #3 = $src0
/*80531*/     OPC_Scope, 38, /*->80571*/ // 2 children in Scope
/*80533*/       OPC_CheckChild3Type, MVT::f32,
/*80535*/       OPC_RecordChild4, // #4 = $src1
/*80536*/       OPC_RecordChild5, // #5 = $src2
/*80537*/       OPC_RecordChild6, // #6 = $src3
/*80538*/       OPC_RecordChild7, // #7 = $compr
/*80539*/       OPC_MoveChild7,
/*80540*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80543*/       OPC_CheckType, MVT::i1,
/*80545*/       OPC_MoveParent,
/*80546*/       OPC_MoveChild, 8,
/*80548*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80551*/       OPC_RecordNode, // #8 = $vm
/*80552*/       OPC_CheckType, MVT::i1,
/*80554*/       OPC_MoveParent,
/*80555*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80557*/       OPC_EmitMergeInputChains1_0,
/*80558*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE (timm:i8):$tgt, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3, (timm:i1):$vm, (timm:i1):$compr, (timm:i8):$en)
/*80571*/     /*Scope*/ 38, /*->80610*/
/*80572*/       OPC_CheckChild3Type, MVT::i32,
/*80574*/       OPC_RecordChild4, // #4 = $src1
/*80575*/       OPC_RecordChild5, // #5 = $src2
/*80576*/       OPC_RecordChild6, // #6 = $src3
/*80577*/       OPC_RecordChild7, // #7 = $compr
/*80578*/       OPC_MoveChild7,
/*80579*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80582*/       OPC_CheckType, MVT::i1,
/*80584*/       OPC_MoveParent,
/*80585*/       OPC_MoveChild, 8,
/*80587*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80590*/       OPC_RecordNode, // #8 = $vm
/*80591*/       OPC_CheckType, MVT::i1,
/*80593*/       OPC_MoveParent,
/*80594*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80596*/       OPC_EmitMergeInputChains1_0,
/*80597*/       OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::EXP_DONE), 0|OPFL_Chain,
                    8/*#Ops*/, 1, 3, 4, 5, 6, 8, 7, 2, 
                // Src: (AMDGPUexport_done (timm:i8):$tgt, (timm:i8):$en, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, (timm:i1):$compr, (timm:i1):$vm) - Complexity = 15
                // Dst: (EXP_DONE i8:i8:$tgt, i32:i32:$src0, i32:i32:$src1, i32:i32:$src2, i32:i32:$src3, i1:i1:$vm, i1:i1:$compr, i8:i8:$en)
/*80610*/     0, /*End of Scope*/
/*80611*/   /*SwitchOpcode*/ 91|128,8/*1115*/, TARGET_VAL(ISD::SMAX),// ->81730
/*80615*/     OPC_Scope, 90|128,6/*858*/, /*->81476*/ // 4 children in Scope
/*80618*/       OPC_MoveChild0,
/*80619*/       OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*80622*/       OPC_Scope, 124|128,1/*252*/, /*->80877*/ // 5 children in Scope
/*80625*/         OPC_RecordChild0, // #0 = $src0
/*80626*/         OPC_RecordChild1, // #1 = $src1
/*80627*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80629*/         OPC_MoveParent,
/*80630*/         OPC_MoveChild1,
/*80631*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*80634*/         OPC_Scope, 71, /*->80707*/ // 4 children in Scope
/*80636*/           OPC_MoveChild0,
/*80637*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*80640*/           OPC_Scope, 39, /*->80681*/ // 2 children in Scope
/*80642*/             OPC_CheckChild0Same, 0,
/*80644*/             OPC_CheckChild1Same, 1,
/*80646*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80648*/             OPC_MoveParent,
/*80649*/             OPC_RecordChild1, // #2 = $src2
/*80650*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80652*/             OPC_MoveParent,
/*80653*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->80667
/*80656*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80658*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80667*/             /*SwitchType*/ 11, MVT::i16,// ->80680
/*80669*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*80671*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*80680*/             0, // EndSwitchType
/*80681*/           /*Scope*/ 24, /*->80706*/
/*80682*/             OPC_CheckChild0Same, 1,
/*80684*/             OPC_CheckChild1Same, 0,
/*80686*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80688*/             OPC_MoveParent,
/*80689*/             OPC_RecordChild1, // #2 = $src2
/*80690*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80692*/             OPC_MoveParent,
/*80693*/             OPC_CheckType, MVT::i32,
/*80695*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80697*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80706*/           0, /*End of Scope*/
/*80707*/         /*Scope*/ 55, /*->80763*/
/*80708*/           OPC_RecordChild0, // #2 = $src2
/*80709*/           OPC_MoveChild1,
/*80710*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*80713*/           OPC_Scope, 23, /*->80738*/ // 2 children in Scope
/*80715*/             OPC_CheckChild0Same, 0,
/*80717*/             OPC_CheckChild1Same, 1,
/*80719*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80721*/             OPC_MoveParent,
/*80722*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80724*/             OPC_MoveParent,
/*80725*/             OPC_CheckType, MVT::i32,
/*80727*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80729*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80738*/           /*Scope*/ 23, /*->80762*/
/*80739*/             OPC_CheckChild0Same, 1,
/*80741*/             OPC_CheckChild1Same, 0,
/*80743*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80745*/             OPC_MoveParent,
/*80746*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80748*/             OPC_MoveParent,
/*80749*/             OPC_CheckType, MVT::i32,
/*80751*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80753*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80762*/           0, /*End of Scope*/
/*80763*/         /*Scope*/ 56, /*->80820*/
/*80764*/           OPC_MoveChild0,
/*80765*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*80768*/           OPC_Scope, 24, /*->80794*/ // 2 children in Scope
/*80770*/             OPC_CheckChild0Same, 1,
/*80772*/             OPC_CheckChild1Same, 0,
/*80774*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80776*/             OPC_MoveParent,
/*80777*/             OPC_RecordChild1, // #2 = $src2
/*80778*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80780*/             OPC_MoveParent,
/*80781*/             OPC_CheckType, MVT::i32,
/*80783*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80785*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80794*/           /*Scope*/ 24, /*->80819*/
/*80795*/             OPC_CheckChild0Same, 0,
/*80797*/             OPC_CheckChild1Same, 1,
/*80799*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80801*/             OPC_MoveParent,
/*80802*/             OPC_RecordChild1, // #2 = $src2
/*80803*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80805*/             OPC_MoveParent,
/*80806*/             OPC_CheckType, MVT::i32,
/*80808*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80810*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80819*/           0, /*End of Scope*/
/*80820*/         /*Scope*/ 55, /*->80876*/
/*80821*/           OPC_RecordChild0, // #2 = $src2
/*80822*/           OPC_MoveChild1,
/*80823*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*80826*/           OPC_Scope, 23, /*->80851*/ // 2 children in Scope
/*80828*/             OPC_CheckChild0Same, 1,
/*80830*/             OPC_CheckChild1Same, 0,
/*80832*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80834*/             OPC_MoveParent,
/*80835*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80837*/             OPC_MoveParent,
/*80838*/             OPC_CheckType, MVT::i32,
/*80840*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80842*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80851*/           /*Scope*/ 23, /*->80875*/
/*80852*/             OPC_CheckChild0Same, 0,
/*80854*/             OPC_CheckChild1Same, 1,
/*80856*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80858*/             OPC_MoveParent,
/*80859*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80861*/             OPC_MoveParent,
/*80862*/             OPC_CheckType, MVT::i32,
/*80864*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80866*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80875*/           0, /*End of Scope*/
/*80876*/         0, /*End of Scope*/
/*80877*/       /*Scope*/ 95, /*->80973*/
/*80878*/         OPC_MoveChild0,
/*80879*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*80882*/         OPC_RecordChild0, // #0 = $src0
/*80883*/         OPC_RecordChild1, // #1 = $src1
/*80884*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80886*/         OPC_MoveParent,
/*80887*/         OPC_RecordChild1, // #2 = $src2
/*80888*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80890*/         OPC_MoveParent,
/*80891*/         OPC_MoveChild1,
/*80892*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*80895*/         OPC_Scope, 20, /*->80917*/ // 3 children in Scope
/*80897*/           OPC_CheckChild0Same, 0,
/*80899*/           OPC_CheckChild1Same, 1,
/*80901*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80903*/           OPC_MoveParent,
/*80904*/           OPC_CheckType, MVT::i32,
/*80906*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80908*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80917*/         /*Scope*/ 33, /*->80951*/
/*80918*/           OPC_CheckChild0Same, 1,
/*80920*/           OPC_CheckChild1Same, 0,
/*80922*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80924*/           OPC_MoveParent,
/*80925*/           OPC_CheckType, MVT::i32,
/*80927*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80929*/           OPC_Scope, 9, /*->80940*/ // 2 children in Scope
/*80931*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80940*/           /*Scope*/ 9, /*->80950*/
/*80941*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80950*/           0, /*End of Scope*/
/*80951*/         /*Scope*/ 20, /*->80972*/
/*80952*/           OPC_CheckChild0Same, 0,
/*80954*/           OPC_CheckChild1Same, 1,
/*80956*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80958*/           OPC_MoveParent,
/*80959*/           OPC_CheckType, MVT::i32,
/*80961*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*80963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i32 (smin:i32 (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>, i32:i32:$src2)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*80972*/         0, /*End of Scope*/
/*80973*/       /*Scope*/ 52|128,2/*308*/, /*->81283*/
/*80975*/         OPC_RecordChild0, // #0 = $src2
/*80976*/         OPC_Scope, 94, /*->81072*/ // 2 children in Scope
/*80978*/           OPC_MoveChild1,
/*80979*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*80982*/           OPC_RecordChild0, // #1 = $src0
/*80983*/           OPC_RecordChild1, // #2 = $src1
/*80984*/           OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*80986*/           OPC_MoveParent,
/*80987*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*80989*/           OPC_MoveParent,
/*80990*/           OPC_MoveChild1,
/*80991*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*80994*/           OPC_Scope, 20, /*->81016*/ // 3 children in Scope
/*80996*/             OPC_CheckChild0Same, 1,
/*80998*/             OPC_CheckChild1Same, 2,
/*81000*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81002*/             OPC_MoveParent,
/*81003*/             OPC_CheckType, MVT::i32,
/*81005*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81007*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81016*/           /*Scope*/ 33, /*->81050*/
/*81017*/             OPC_CheckChild0Same, 2,
/*81019*/             OPC_CheckChild1Same, 1,
/*81021*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81023*/             OPC_MoveParent,
/*81024*/             OPC_CheckType, MVT::i32,
/*81026*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81028*/             OPC_Scope, 9, /*->81039*/ // 2 children in Scope
/*81030*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81039*/             /*Scope*/ 9, /*->81049*/
/*81040*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81049*/             0, /*End of Scope*/
/*81050*/           /*Scope*/ 20, /*->81071*/
/*81051*/             OPC_CheckChild0Same, 1,
/*81053*/             OPC_CheckChild1Same, 2,
/*81055*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81057*/             OPC_MoveParent,
/*81058*/             OPC_CheckType, MVT::i32,
/*81060*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81062*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i32 (smin:i32 i32:i32:$src2, (smax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81071*/           0, /*End of Scope*/
/*81072*/         /*Scope*/ 80|128,1/*208*/, /*->81282*/
/*81074*/           OPC_RecordChild1, // #1 = $src1
/*81075*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81077*/           OPC_MoveParent,
/*81078*/           OPC_MoveChild1,
/*81079*/           OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*81082*/           OPC_Scope, 28, /*->81112*/ // 4 children in Scope
/*81084*/             OPC_MoveChild0,
/*81085*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81088*/             OPC_CheckChild0Same, 1,
/*81090*/             OPC_CheckChild1Same, 0,
/*81092*/             OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81094*/             OPC_MoveParent,
/*81095*/             OPC_RecordChild1, // #2 = $src2
/*81096*/             OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81098*/             OPC_MoveParent,
/*81099*/             OPC_CheckType, MVT::i16,
/*81101*/             OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81103*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81112*/           /*Scope*/ 55, /*->81168*/
/*81113*/             OPC_RecordChild0, // #2 = $src2
/*81114*/             OPC_MoveChild1,
/*81115*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81118*/             OPC_Scope, 23, /*->81143*/ // 2 children in Scope
/*81120*/               OPC_CheckChild0Same, 0,
/*81122*/               OPC_CheckChild1Same, 1,
/*81124*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81126*/               OPC_MoveParent,
/*81127*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81129*/               OPC_MoveParent,
/*81130*/               OPC_CheckType, MVT::i16,
/*81132*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81134*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81143*/             /*Scope*/ 23, /*->81167*/
/*81144*/               OPC_CheckChild0Same, 1,
/*81146*/               OPC_CheckChild1Same, 0,
/*81148*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81150*/               OPC_MoveParent,
/*81151*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81153*/               OPC_MoveParent,
/*81154*/               OPC_CheckType, MVT::i16,
/*81156*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81158*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81167*/             0, /*End of Scope*/
/*81168*/           /*Scope*/ 56, /*->81225*/
/*81169*/             OPC_MoveChild0,
/*81170*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81173*/             OPC_Scope, 24, /*->81199*/ // 2 children in Scope
/*81175*/               OPC_CheckChild0Same, 1,
/*81177*/               OPC_CheckChild1Same, 0,
/*81179*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81181*/               OPC_MoveParent,
/*81182*/               OPC_RecordChild1, // #2 = $src2
/*81183*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81185*/               OPC_MoveParent,
/*81186*/               OPC_CheckType, MVT::i16,
/*81188*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81190*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81199*/             /*Scope*/ 24, /*->81224*/
/*81200*/               OPC_CheckChild0Same, 0,
/*81202*/               OPC_CheckChild1Same, 1,
/*81204*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81206*/               OPC_MoveParent,
/*81207*/               OPC_RecordChild1, // #2 = $src2
/*81208*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81210*/               OPC_MoveParent,
/*81211*/               OPC_CheckType, MVT::i16,
/*81213*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81215*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81224*/             0, /*End of Scope*/
/*81225*/           /*Scope*/ 55, /*->81281*/
/*81226*/             OPC_RecordChild0, // #2 = $src2
/*81227*/             OPC_MoveChild1,
/*81228*/             OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81231*/             OPC_Scope, 23, /*->81256*/ // 2 children in Scope
/*81233*/               OPC_CheckChild0Same, 1,
/*81235*/               OPC_CheckChild1Same, 0,
/*81237*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81239*/               OPC_MoveParent,
/*81240*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81242*/               OPC_MoveParent,
/*81243*/               OPC_CheckType, MVT::i16,
/*81245*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81247*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81256*/             /*Scope*/ 23, /*->81280*/
/*81257*/               OPC_CheckChild0Same, 0,
/*81259*/               OPC_CheckChild1Same, 1,
/*81261*/               OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81263*/               OPC_MoveParent,
/*81264*/               OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81266*/               OPC_MoveParent,
/*81267*/               OPC_CheckType, MVT::i16,
/*81269*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81271*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (smax:i16 (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81280*/             0, /*End of Scope*/
/*81281*/           0, /*End of Scope*/
/*81282*/         0, /*End of Scope*/
/*81283*/       /*Scope*/ 95, /*->81379*/
/*81284*/         OPC_MoveChild0,
/*81285*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81288*/         OPC_RecordChild0, // #0 = $src0
/*81289*/         OPC_RecordChild1, // #1 = $src1
/*81290*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81292*/         OPC_MoveParent,
/*81293*/         OPC_RecordChild1, // #2 = $src2
/*81294*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81296*/         OPC_MoveParent,
/*81297*/         OPC_MoveChild1,
/*81298*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*81301*/         OPC_Scope, 20, /*->81323*/ // 3 children in Scope
/*81303*/           OPC_CheckChild0Same, 0,
/*81305*/           OPC_CheckChild1Same, 1,
/*81307*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81309*/           OPC_MoveParent,
/*81310*/           OPC_CheckType, MVT::i16,
/*81312*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81314*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81323*/         /*Scope*/ 33, /*->81357*/
/*81324*/           OPC_CheckChild0Same, 1,
/*81326*/           OPC_CheckChild1Same, 0,
/*81328*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81330*/           OPC_MoveParent,
/*81331*/           OPC_CheckType, MVT::i16,
/*81333*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81335*/           OPC_Scope, 9, /*->81346*/ // 2 children in Scope
/*81337*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81346*/           /*Scope*/ 9, /*->81356*/
/*81347*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81356*/           0, /*End of Scope*/
/*81357*/         /*Scope*/ 20, /*->81378*/
/*81358*/           OPC_CheckChild0Same, 0,
/*81360*/           OPC_CheckChild1Same, 1,
/*81362*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81364*/           OPC_MoveParent,
/*81365*/           OPC_CheckType, MVT::i16,
/*81367*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81369*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (smax:i16 (smin:i16 (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>, i16:i16:$src2)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81378*/         0, /*End of Scope*/
/*81379*/       /*Scope*/ 95, /*->81475*/
/*81380*/         OPC_RecordChild0, // #0 = $src2
/*81381*/         OPC_MoveChild1,
/*81382*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMAX),
/*81385*/         OPC_RecordChild0, // #1 = $src0
/*81386*/         OPC_RecordChild1, // #2 = $src1
/*81387*/         OPC_CheckPredicate, 30, // Predicate_smax_oneuse
/*81389*/         OPC_MoveParent,
/*81390*/         OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81392*/         OPC_MoveParent,
/*81393*/         OPC_MoveChild1,
/*81394*/         OPC_CheckOpcode, TARGET_VAL(ISD::SMIN),
/*81397*/         OPC_Scope, 20, /*->81419*/ // 3 children in Scope
/*81399*/           OPC_CheckChild0Same, 1,
/*81401*/           OPC_CheckChild1Same, 2,
/*81403*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81405*/           OPC_MoveParent,
/*81406*/           OPC_CheckType, MVT::i16,
/*81408*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81410*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81419*/         /*Scope*/ 33, /*->81453*/
/*81420*/           OPC_CheckChild0Same, 2,
/*81422*/           OPC_CheckChild1Same, 1,
/*81424*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81426*/           OPC_MoveParent,
/*81427*/           OPC_CheckType, MVT::i16,
/*81429*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81431*/           OPC_Scope, 9, /*->81442*/ // 2 children in Scope
/*81433*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81442*/           /*Scope*/ 9, /*->81452*/
/*81443*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                          MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81452*/           0, /*End of Scope*/
/*81453*/         /*Scope*/ 20, /*->81474*/
/*81454*/           OPC_CheckChild0Same, 1,
/*81456*/           OPC_CheckChild1Same, 2,
/*81458*/           OPC_CheckPredicate, 30, // Predicate_smin_oneuse
/*81460*/           OPC_MoveParent,
/*81461*/           OPC_CheckType, MVT::i16,
/*81463*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81465*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                        MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (smax:i16 (smin:i16 i16:i16:$src2, (smax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smax_oneuse>>)<<P:Predicate_smin_oneuse>>, (smin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_smin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_I16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81474*/         0, /*End of Scope*/
/*81475*/       0, /*End of Scope*/
/*81476*/     /*Scope*/ 22, /*->81499*/
/*81477*/       OPC_RecordChild0, // #0 = $x
/*81478*/       OPC_MoveChild1,
/*81479*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*81482*/       OPC_CheckChild0Integer, 0, 
/*81484*/       OPC_CheckChild1Same, 0,
/*81486*/       OPC_MoveParent,
/*81487*/       OPC_CheckType, MVT::i32,
/*81489*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81491*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*81499*/     /*Scope*/ 22, /*->81522*/
/*81500*/       OPC_MoveChild0,
/*81501*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*81504*/       OPC_CheckChild0Integer, 0, 
/*81506*/       OPC_RecordChild1, // #0 = $x
/*81507*/       OPC_MoveParent,
/*81508*/       OPC_CheckChild1Same, 0,
/*81510*/       OPC_CheckType, MVT::i32,
/*81512*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81514*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                // Src: (smax:i32 (sub:i32 0:i32, i32:i32:$x), i32:i32:$x) - Complexity = 11
                // Dst: (S_ABS_I32:i32:i1 ?:i32:$x)
/*81522*/     /*Scope*/ 77|128,1/*205*/, /*->81729*/
/*81524*/       OPC_RecordChild0, // #0 = $src0
/*81525*/       OPC_RecordChild1, // #1 = $src1
/*81526*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->81644
/*81529*/         OPC_Scope, 100, /*->81631*/ // 2 children in Scope
/*81531*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*81533*/           OPC_EmitInteger, MVT::i32, 0, 
/*81536*/           OPC_EmitInteger, MVT::i32, 0, 
/*81539*/           OPC_EmitInteger, MVT::i32, 1, 
/*81542*/           OPC_EmitInteger, MVT::i32, 0, 
/*81545*/           OPC_EmitInteger, MVT::i32, 0, 
/*81548*/           OPC_EmitInteger, MVT::i32, 0, 
/*81551*/           OPC_EmitInteger, MVT::i32, 0, 
/*81554*/           OPC_EmitInteger, MVT::i32, 0, 
/*81557*/           OPC_EmitInteger, MVT::i32, 0, 
/*81560*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81572*/           OPC_EmitInteger, MVT::i32, 0, 
/*81575*/           OPC_EmitInteger, MVT::i32, 0, 
/*81578*/           OPC_EmitInteger, MVT::i32, 0, 
/*81581*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*81593*/           OPC_EmitInteger, MVT::i32, 1, 
/*81596*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*81599*/           OPC_EmitInteger, MVT::i32, 0, 
/*81602*/           OPC_EmitInteger, MVT::i32, 0, 
/*81605*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*81631*/         /*Scope*/ 11, /*->81643*/
/*81632*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81634*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*81643*/         0, /*End of Scope*/
/*81644*/       /*SwitchType*/ 10, MVT::i16,// ->81656
/*81646*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*81648*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*81656*/       /*SwitchType*/ 70, MVT::v2i16,// ->81728
/*81658*/         OPC_Scope, 33, /*->81693*/ // 2 children in Scope
/*81660*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*81663*/           OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*81666*/           OPC_EmitInteger, MVT::i32, 0, 
/*81669*/           OPC_EmitInteger, MVT::i32, 0, 
/*81672*/           OPC_EmitInteger, MVT::i32, 0, 
/*81675*/           OPC_EmitInteger, MVT::i32, 0, 
/*81678*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*81693*/         /*Scope*/ 33, /*->81727*/
/*81694*/           OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*81697*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*81700*/           OPC_EmitInteger, MVT::i32, 0, 
/*81703*/           OPC_EmitInteger, MVT::i32, 0, 
/*81706*/           OPC_EmitInteger, MVT::i32, 0, 
/*81709*/           OPC_EmitInteger, MVT::i32, 0, 
/*81712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_I16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (smax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*81727*/         0, /*End of Scope*/
/*81728*/       0, // EndSwitchType
/*81729*/     0, /*End of Scope*/
/*81730*/   /*SwitchOpcode*/ 45|128,8/*1069*/, TARGET_VAL(ISD::UMAX),// ->82803
/*81734*/     OPC_Scope, 90|128,6/*858*/, /*->82595*/ // 2 children in Scope
/*81737*/       OPC_MoveChild0,
/*81738*/       OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*81741*/       OPC_Scope, 124|128,1/*252*/, /*->81996*/ // 5 children in Scope
/*81744*/         OPC_RecordChild0, // #0 = $src0
/*81745*/         OPC_RecordChild1, // #1 = $src1
/*81746*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81748*/         OPC_MoveParent,
/*81749*/         OPC_MoveChild1,
/*81750*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*81753*/         OPC_Scope, 71, /*->81826*/ // 4 children in Scope
/*81755*/           OPC_MoveChild0,
/*81756*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*81759*/           OPC_Scope, 39, /*->81800*/ // 2 children in Scope
/*81761*/             OPC_CheckChild0Same, 0,
/*81763*/             OPC_CheckChild1Same, 1,
/*81765*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81767*/             OPC_MoveParent,
/*81768*/             OPC_RecordChild1, // #2 = $src2
/*81769*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81771*/             OPC_MoveParent,
/*81772*/             OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->81786
/*81775*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81777*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81786*/             /*SwitchType*/ 11, MVT::i16,// ->81799
/*81788*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*81790*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*81799*/             0, // EndSwitchType
/*81800*/           /*Scope*/ 24, /*->81825*/
/*81801*/             OPC_CheckChild0Same, 1,
/*81803*/             OPC_CheckChild1Same, 0,
/*81805*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81807*/             OPC_MoveParent,
/*81808*/             OPC_RecordChild1, // #2 = $src2
/*81809*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81811*/             OPC_MoveParent,
/*81812*/             OPC_CheckType, MVT::i32,
/*81814*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81816*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81825*/           0, /*End of Scope*/
/*81826*/         /*Scope*/ 55, /*->81882*/
/*81827*/           OPC_RecordChild0, // #2 = $src2
/*81828*/           OPC_MoveChild1,
/*81829*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*81832*/           OPC_Scope, 23, /*->81857*/ // 2 children in Scope
/*81834*/             OPC_CheckChild0Same, 0,
/*81836*/             OPC_CheckChild1Same, 1,
/*81838*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81840*/             OPC_MoveParent,
/*81841*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81843*/             OPC_MoveParent,
/*81844*/             OPC_CheckType, MVT::i32,
/*81846*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81848*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81857*/           /*Scope*/ 23, /*->81881*/
/*81858*/             OPC_CheckChild0Same, 1,
/*81860*/             OPC_CheckChild1Same, 0,
/*81862*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81864*/             OPC_MoveParent,
/*81865*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81867*/             OPC_MoveParent,
/*81868*/             OPC_CheckType, MVT::i32,
/*81870*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81872*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81881*/           0, /*End of Scope*/
/*81882*/         /*Scope*/ 56, /*->81939*/
/*81883*/           OPC_MoveChild0,
/*81884*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*81887*/           OPC_Scope, 24, /*->81913*/ // 2 children in Scope
/*81889*/             OPC_CheckChild0Same, 1,
/*81891*/             OPC_CheckChild1Same, 0,
/*81893*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81895*/             OPC_MoveParent,
/*81896*/             OPC_RecordChild1, // #2 = $src2
/*81897*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81899*/             OPC_MoveParent,
/*81900*/             OPC_CheckType, MVT::i32,
/*81902*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81904*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81913*/           /*Scope*/ 24, /*->81938*/
/*81914*/             OPC_CheckChild0Same, 0,
/*81916*/             OPC_CheckChild1Same, 1,
/*81918*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81920*/             OPC_MoveParent,
/*81921*/             OPC_RecordChild1, // #2 = $src2
/*81922*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81924*/             OPC_MoveParent,
/*81925*/             OPC_CheckType, MVT::i32,
/*81927*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81929*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81938*/           0, /*End of Scope*/
/*81939*/         /*Scope*/ 55, /*->81995*/
/*81940*/           OPC_RecordChild0, // #2 = $src2
/*81941*/           OPC_MoveChild1,
/*81942*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*81945*/           OPC_Scope, 23, /*->81970*/ // 2 children in Scope
/*81947*/             OPC_CheckChild0Same, 1,
/*81949*/             OPC_CheckChild1Same, 0,
/*81951*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81953*/             OPC_MoveParent,
/*81954*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81956*/             OPC_MoveParent,
/*81957*/             OPC_CheckType, MVT::i32,
/*81959*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81961*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81970*/           /*Scope*/ 23, /*->81994*/
/*81971*/             OPC_CheckChild0Same, 0,
/*81973*/             OPC_CheckChild1Same, 1,
/*81975*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*81977*/             OPC_MoveParent,
/*81978*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*81980*/             OPC_MoveParent,
/*81981*/             OPC_CheckType, MVT::i32,
/*81983*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*81985*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*81994*/           0, /*End of Scope*/
/*81995*/         0, /*End of Scope*/
/*81996*/       /*Scope*/ 95, /*->82092*/
/*81997*/         OPC_MoveChild0,
/*81998*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82001*/         OPC_RecordChild0, // #0 = $src0
/*82002*/         OPC_RecordChild1, // #1 = $src1
/*82003*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82005*/         OPC_MoveParent,
/*82006*/         OPC_RecordChild1, // #2 = $src2
/*82007*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82009*/         OPC_MoveParent,
/*82010*/         OPC_MoveChild1,
/*82011*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82014*/         OPC_Scope, 20, /*->82036*/ // 3 children in Scope
/*82016*/           OPC_CheckChild0Same, 0,
/*82018*/           OPC_CheckChild1Same, 1,
/*82020*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82022*/           OPC_MoveParent,
/*82023*/           OPC_CheckType, MVT::i32,
/*82025*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82027*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82036*/         /*Scope*/ 33, /*->82070*/
/*82037*/           OPC_CheckChild0Same, 1,
/*82039*/           OPC_CheckChild1Same, 0,
/*82041*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82043*/           OPC_MoveParent,
/*82044*/           OPC_CheckType, MVT::i32,
/*82046*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82048*/           OPC_Scope, 9, /*->82059*/ // 2 children in Scope
/*82050*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82059*/           /*Scope*/ 9, /*->82069*/
/*82060*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82069*/           0, /*End of Scope*/
/*82070*/         /*Scope*/ 20, /*->82091*/
/*82071*/           OPC_CheckChild0Same, 0,
/*82073*/           OPC_CheckChild1Same, 1,
/*82075*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82077*/           OPC_MoveParent,
/*82078*/           OPC_CheckType, MVT::i32,
/*82080*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82082*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i32 (umin:i32 (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>, i32:i32:$src2)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82091*/         0, /*End of Scope*/
/*82092*/       /*Scope*/ 52|128,2/*308*/, /*->82402*/
/*82094*/         OPC_RecordChild0, // #0 = $src2
/*82095*/         OPC_Scope, 94, /*->82191*/ // 2 children in Scope
/*82097*/           OPC_MoveChild1,
/*82098*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82101*/           OPC_RecordChild0, // #1 = $src0
/*82102*/           OPC_RecordChild1, // #2 = $src1
/*82103*/           OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82105*/           OPC_MoveParent,
/*82106*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82108*/           OPC_MoveParent,
/*82109*/           OPC_MoveChild1,
/*82110*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82113*/           OPC_Scope, 20, /*->82135*/ // 3 children in Scope
/*82115*/             OPC_CheckChild0Same, 1,
/*82117*/             OPC_CheckChild1Same, 2,
/*82119*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82121*/             OPC_MoveParent,
/*82122*/             OPC_CheckType, MVT::i32,
/*82124*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82126*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82135*/           /*Scope*/ 33, /*->82169*/
/*82136*/             OPC_CheckChild0Same, 2,
/*82138*/             OPC_CheckChild1Same, 1,
/*82140*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82142*/             OPC_MoveParent,
/*82143*/             OPC_CheckType, MVT::i32,
/*82145*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82147*/             OPC_Scope, 9, /*->82158*/ // 2 children in Scope
/*82149*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82158*/             /*Scope*/ 9, /*->82168*/
/*82159*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                            MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                        // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82168*/             0, /*End of Scope*/
/*82169*/           /*Scope*/ 20, /*->82190*/
/*82170*/             OPC_CheckChild0Same, 1,
/*82172*/             OPC_CheckChild1Same, 2,
/*82174*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82176*/             OPC_MoveParent,
/*82177*/             OPC_CheckType, MVT::i32,
/*82179*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82181*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                          MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i32 (umin:i32 i32:i32:$src2, (umax:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i32 i32:i32:$src1, i32:i32:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U32:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*82190*/           0, /*End of Scope*/
/*82191*/         /*Scope*/ 80|128,1/*208*/, /*->82401*/
/*82193*/           OPC_RecordChild1, // #1 = $src1
/*82194*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82196*/           OPC_MoveParent,
/*82197*/           OPC_MoveChild1,
/*82198*/           OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82201*/           OPC_Scope, 28, /*->82231*/ // 4 children in Scope
/*82203*/             OPC_MoveChild0,
/*82204*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82207*/             OPC_CheckChild0Same, 1,
/*82209*/             OPC_CheckChild1Same, 0,
/*82211*/             OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82213*/             OPC_MoveParent,
/*82214*/             OPC_RecordChild1, // #2 = $src2
/*82215*/             OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82217*/             OPC_MoveParent,
/*82218*/             OPC_CheckType, MVT::i16,
/*82220*/             OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82222*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82231*/           /*Scope*/ 55, /*->82287*/
/*82232*/             OPC_RecordChild0, // #2 = $src2
/*82233*/             OPC_MoveChild1,
/*82234*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82237*/             OPC_Scope, 23, /*->82262*/ // 2 children in Scope
/*82239*/               OPC_CheckChild0Same, 0,
/*82241*/               OPC_CheckChild1Same, 1,
/*82243*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82245*/               OPC_MoveParent,
/*82246*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82248*/               OPC_MoveParent,
/*82249*/               OPC_CheckType, MVT::i16,
/*82251*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82253*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82262*/             /*Scope*/ 23, /*->82286*/
/*82263*/               OPC_CheckChild0Same, 1,
/*82265*/               OPC_CheckChild1Same, 0,
/*82267*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82269*/               OPC_MoveParent,
/*82270*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82272*/               OPC_MoveParent,
/*82273*/               OPC_CheckType, MVT::i16,
/*82275*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82277*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82286*/             0, /*End of Scope*/
/*82287*/           /*Scope*/ 56, /*->82344*/
/*82288*/             OPC_MoveChild0,
/*82289*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82292*/             OPC_Scope, 24, /*->82318*/ // 2 children in Scope
/*82294*/               OPC_CheckChild0Same, 1,
/*82296*/               OPC_CheckChild1Same, 0,
/*82298*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82300*/               OPC_MoveParent,
/*82301*/               OPC_RecordChild1, // #2 = $src2
/*82302*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82304*/               OPC_MoveParent,
/*82305*/               OPC_CheckType, MVT::i16,
/*82307*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82309*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82318*/             /*Scope*/ 24, /*->82343*/
/*82319*/               OPC_CheckChild0Same, 0,
/*82321*/               OPC_CheckChild1Same, 1,
/*82323*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82325*/               OPC_MoveParent,
/*82326*/               OPC_RecordChild1, // #2 = $src2
/*82327*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82329*/               OPC_MoveParent,
/*82330*/               OPC_CheckType, MVT::i16,
/*82332*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82334*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82343*/             0, /*End of Scope*/
/*82344*/           /*Scope*/ 55, /*->82400*/
/*82345*/             OPC_RecordChild0, // #2 = $src2
/*82346*/             OPC_MoveChild1,
/*82347*/             OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82350*/             OPC_Scope, 23, /*->82375*/ // 2 children in Scope
/*82352*/               OPC_CheckChild0Same, 1,
/*82354*/               OPC_CheckChild1Same, 0,
/*82356*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82358*/               OPC_MoveParent,
/*82359*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82361*/               OPC_MoveParent,
/*82362*/               OPC_CheckType, MVT::i16,
/*82364*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82366*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82375*/             /*Scope*/ 23, /*->82399*/
/*82376*/               OPC_CheckChild0Same, 0,
/*82378*/               OPC_CheckChild1Same, 1,
/*82380*/               OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82382*/               OPC_MoveParent,
/*82383*/               OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82385*/               OPC_MoveParent,
/*82386*/               OPC_CheckType, MVT::i16,
/*82388*/               OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82390*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                            MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (umax:i16 (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                        // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82399*/             0, /*End of Scope*/
/*82400*/           0, /*End of Scope*/
/*82401*/         0, /*End of Scope*/
/*82402*/       /*Scope*/ 95, /*->82498*/
/*82403*/         OPC_MoveChild0,
/*82404*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82407*/         OPC_RecordChild0, // #0 = $src0
/*82408*/         OPC_RecordChild1, // #1 = $src1
/*82409*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82411*/         OPC_MoveParent,
/*82412*/         OPC_RecordChild1, // #2 = $src2
/*82413*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82415*/         OPC_MoveParent,
/*82416*/         OPC_MoveChild1,
/*82417*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82420*/         OPC_Scope, 20, /*->82442*/ // 3 children in Scope
/*82422*/           OPC_CheckChild0Same, 0,
/*82424*/           OPC_CheckChild1Same, 1,
/*82426*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82428*/           OPC_MoveParent,
/*82429*/           OPC_CheckType, MVT::i16,
/*82431*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82433*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82442*/         /*Scope*/ 33, /*->82476*/
/*82443*/           OPC_CheckChild0Same, 1,
/*82445*/           OPC_CheckChild1Same, 0,
/*82447*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82449*/           OPC_MoveParent,
/*82450*/           OPC_CheckType, MVT::i16,
/*82452*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82454*/           OPC_Scope, 9, /*->82465*/ // 2 children in Scope
/*82456*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82465*/           /*Scope*/ 9, /*->82475*/
/*82466*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82475*/           0, /*End of Scope*/
/*82476*/         /*Scope*/ 20, /*->82497*/
/*82477*/           OPC_CheckChild0Same, 0,
/*82479*/           OPC_CheckChild1Same, 1,
/*82481*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82483*/           OPC_MoveParent,
/*82484*/           OPC_CheckType, MVT::i16,
/*82486*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82488*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 0, 2, 
                    // Src: (umax:i16 (umin:i16 (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>, i16:i16:$src2)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82497*/         0, /*End of Scope*/
/*82498*/       /*Scope*/ 95, /*->82594*/
/*82499*/         OPC_RecordChild0, // #0 = $src2
/*82500*/         OPC_MoveChild1,
/*82501*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMAX),
/*82504*/         OPC_RecordChild0, // #1 = $src0
/*82505*/         OPC_RecordChild1, // #2 = $src1
/*82506*/         OPC_CheckPredicate, 30, // Predicate_umax_oneuse
/*82508*/         OPC_MoveParent,
/*82509*/         OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82511*/         OPC_MoveParent,
/*82512*/         OPC_MoveChild1,
/*82513*/         OPC_CheckOpcode, TARGET_VAL(ISD::UMIN),
/*82516*/         OPC_Scope, 20, /*->82538*/ // 3 children in Scope
/*82518*/           OPC_CheckChild0Same, 1,
/*82520*/           OPC_CheckChild1Same, 2,
/*82522*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82524*/           OPC_MoveParent,
/*82525*/           OPC_CheckType, MVT::i16,
/*82527*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82529*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82538*/         /*Scope*/ 33, /*->82572*/
/*82539*/           OPC_CheckChild0Same, 2,
/*82541*/           OPC_CheckChild1Same, 1,
/*82543*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82545*/           OPC_MoveParent,
/*82546*/           OPC_CheckType, MVT::i16,
/*82548*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82550*/           OPC_Scope, 9, /*->82561*/ // 2 children in Scope
/*82552*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82561*/           /*Scope*/ 9, /*->82571*/
/*82562*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                          MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                      // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src0, i16:i16:$src1)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                      // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82571*/           0, /*End of Scope*/
/*82572*/         /*Scope*/ 20, /*->82593*/
/*82573*/           OPC_CheckChild0Same, 1,
/*82575*/           OPC_CheckChild1Same, 2,
/*82577*/           OPC_CheckPredicate, 30, // Predicate_umin_oneuse
/*82579*/           OPC_MoveParent,
/*82580*/           OPC_CheckType, MVT::i16,
/*82582*/           OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*82584*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                        MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (umax:i16 (umin:i16 i16:i16:$src2, (umax:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umax_oneuse>>)<<P:Predicate_umin_oneuse>>, (umin:i16 i16:i16:$src1, i16:i16:$src0)<<P:Predicate_umin_oneuse>>) - Complexity = 15
                    // Dst: (V_MED3_U16:i16 ?:i16:$src0, ?:i16:$src1, ?:i16:$src2)
/*82593*/         0, /*End of Scope*/
/*82594*/       0, /*End of Scope*/
/*82595*/     /*Scope*/ 77|128,1/*205*/, /*->82802*/
/*82597*/       OPC_RecordChild0, // #0 = $src0
/*82598*/       OPC_RecordChild1, // #1 = $src1
/*82599*/       OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->82717
/*82602*/         OPC_Scope, 100, /*->82704*/ // 2 children in Scope
/*82604*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*82606*/           OPC_EmitInteger, MVT::i32, 0, 
/*82609*/           OPC_EmitInteger, MVT::i32, 0, 
/*82612*/           OPC_EmitInteger, MVT::i32, 1, 
/*82615*/           OPC_EmitInteger, MVT::i32, 0, 
/*82618*/           OPC_EmitInteger, MVT::i32, 0, 
/*82621*/           OPC_EmitInteger, MVT::i32, 0, 
/*82624*/           OPC_EmitInteger, MVT::i32, 0, 
/*82627*/           OPC_EmitInteger, MVT::i32, 0, 
/*82630*/           OPC_EmitInteger, MVT::i32, 0, 
/*82633*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82645*/           OPC_EmitInteger, MVT::i32, 0, 
/*82648*/           OPC_EmitInteger, MVT::i32, 0, 
/*82651*/           OPC_EmitInteger, MVT::i32, 0, 
/*82654*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82666*/           OPC_EmitInteger, MVT::i32, 1, 
/*82669*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82672*/           OPC_EmitInteger, MVT::i32, 0, 
/*82675*/           OPC_EmitInteger, MVT::i32, 0, 
/*82678*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*82704*/         /*Scope*/ 11, /*->82716*/
/*82705*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*82707*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_MAX_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*82716*/         0, /*End of Scope*/
/*82717*/       /*SwitchType*/ 10, MVT::i16,// ->82729
/*82719*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*82721*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (umax:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*82729*/       /*SwitchType*/ 70, MVT::v2i16,// ->82801
/*82731*/         OPC_Scope, 33, /*->82766*/ // 2 children in Scope
/*82733*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*82736*/           OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*82739*/           OPC_EmitInteger, MVT::i32, 0, 
/*82742*/           OPC_EmitInteger, MVT::i32, 0, 
/*82745*/           OPC_EmitInteger, MVT::i32, 0, 
/*82748*/           OPC_EmitInteger, MVT::i32, 0, 
/*82751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*82766*/         /*Scope*/ 33, /*->82800*/
/*82767*/           OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*82770*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*82773*/           OPC_EmitInteger, MVT::i32, 0, 
/*82776*/           OPC_EmitInteger, MVT::i32, 0, 
/*82779*/           OPC_EmitInteger, MVT::i32, 0, 
/*82782*/           OPC_EmitInteger, MVT::i32, 0, 
/*82785*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_U16), 0,
                        MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (umax:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*82800*/         0, /*End of Scope*/
/*82801*/       0, // EndSwitchType
/*82802*/     0, /*End of Scope*/
/*82803*/   /*SwitchOpcode*/ 24|128,23/*2968*/, TARGET_VAL(ISD::SELECT_CC),// ->85775
/*82807*/     OPC_RecordChild0, // #0 = $src0
/*82808*/     OPC_Scope, 5|128,12/*1541*/, /*->84352*/ // 2 children in Scope
/*82811*/       OPC_CheckChild0Type, MVT::f32,
/*82813*/       OPC_Scope, 126|128,6/*894*/, /*->83710*/ // 2 children in Scope
/*82816*/         OPC_RecordChild1, // #1 = $src1
/*82817*/         OPC_Scope, 59|128,3/*443*/, /*->83263*/ // 2 children in Scope
/*82820*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82831*/           OPC_CheckChild3Integer, 0, 
/*82833*/           OPC_MoveChild4,
/*82834*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*82837*/           OPC_Scope, 105, /*->82944*/ // 4 children in Scope
/*82839*/             OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*82841*/             OPC_MoveParent,
/*82842*/             OPC_CheckType, MVT::i32,
/*82844*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*82846*/             OPC_EmitInteger, MVT::i32, 0, 
/*82849*/             OPC_EmitInteger, MVT::i32, 0, 
/*82852*/             OPC_EmitInteger, MVT::i32, 1, 
/*82855*/             OPC_EmitInteger, MVT::i32, 0, 
/*82858*/             OPC_EmitInteger, MVT::i32, 0, 
/*82861*/             OPC_EmitInteger, MVT::i32, 0, 
/*82864*/             OPC_EmitInteger, MVT::i32, 0, 
/*82867*/             OPC_EmitInteger, MVT::i32, 0, 
/*82870*/             OPC_EmitInteger, MVT::i32, 0, 
/*82873*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82885*/             OPC_EmitInteger, MVT::i32, 0, 
/*82888*/             OPC_EmitInteger, MVT::i32, 0, 
/*82891*/             OPC_EmitInteger, MVT::i32, 0, 
/*82894*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82906*/             OPC_EmitInteger, MVT::i32, 1, 
/*82909*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*82912*/             OPC_EmitInteger, MVT::i32, 0, 
/*82915*/             OPC_EmitInteger, MVT::i32, 0, 
/*82918*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*82944*/           /*Scope*/ 105, /*->83050*/
/*82945*/             OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*82947*/             OPC_MoveParent,
/*82948*/             OPC_CheckType, MVT::i32,
/*82950*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*82952*/             OPC_EmitInteger, MVT::i32, 0, 
/*82955*/             OPC_EmitInteger, MVT::i32, 0, 
/*82958*/             OPC_EmitInteger, MVT::i32, 1, 
/*82961*/             OPC_EmitInteger, MVT::i32, 0, 
/*82964*/             OPC_EmitInteger, MVT::i32, 0, 
/*82967*/             OPC_EmitInteger, MVT::i32, 0, 
/*82970*/             OPC_EmitInteger, MVT::i32, 0, 
/*82973*/             OPC_EmitInteger, MVT::i32, 0, 
/*82976*/             OPC_EmitInteger, MVT::i32, 0, 
/*82979*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*82991*/             OPC_EmitInteger, MVT::i32, 0, 
/*82994*/             OPC_EmitInteger, MVT::i32, 0, 
/*82997*/             OPC_EmitInteger, MVT::i32, 0, 
/*83000*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83012*/             OPC_EmitInteger, MVT::i32, 1, 
/*83015*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83018*/             OPC_EmitInteger, MVT::i32, 0, 
/*83021*/             OPC_EmitInteger, MVT::i32, 0, 
/*83024*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*83050*/           /*Scope*/ 105, /*->83156*/
/*83051*/             OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*83053*/             OPC_MoveParent,
/*83054*/             OPC_CheckType, MVT::i32,
/*83056*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83058*/             OPC_EmitInteger, MVT::i32, 0, 
/*83061*/             OPC_EmitInteger, MVT::i32, 0, 
/*83064*/             OPC_EmitInteger, MVT::i32, 1, 
/*83067*/             OPC_EmitInteger, MVT::i32, 0, 
/*83070*/             OPC_EmitInteger, MVT::i32, 0, 
/*83073*/             OPC_EmitInteger, MVT::i32, 0, 
/*83076*/             OPC_EmitInteger, MVT::i32, 0, 
/*83079*/             OPC_EmitInteger, MVT::i32, 0, 
/*83082*/             OPC_EmitInteger, MVT::i32, 0, 
/*83085*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83097*/             OPC_EmitInteger, MVT::i32, 0, 
/*83100*/             OPC_EmitInteger, MVT::i32, 0, 
/*83103*/             OPC_EmitInteger, MVT::i32, 0, 
/*83106*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83118*/             OPC_EmitInteger, MVT::i32, 1, 
/*83121*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83124*/             OPC_EmitInteger, MVT::i32, 0, 
/*83127*/             OPC_EmitInteger, MVT::i32, 0, 
/*83130*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*83156*/           /*Scope*/ 105, /*->83262*/
/*83157*/             OPC_CheckPredicate, 53, // Predicate_COND_UNE_NE
/*83159*/             OPC_MoveParent,
/*83160*/             OPC_CheckType, MVT::i32,
/*83162*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83164*/             OPC_EmitInteger, MVT::i32, 0, 
/*83167*/             OPC_EmitInteger, MVT::i32, 0, 
/*83170*/             OPC_EmitInteger, MVT::i32, 1, 
/*83173*/             OPC_EmitInteger, MVT::i32, 0, 
/*83176*/             OPC_EmitInteger, MVT::i32, 0, 
/*83179*/             OPC_EmitInteger, MVT::i32, 0, 
/*83182*/             OPC_EmitInteger, MVT::i32, 0, 
/*83185*/             OPC_EmitInteger, MVT::i32, 0, 
/*83188*/             OPC_EmitInteger, MVT::i32, 0, 
/*83191*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83203*/             OPC_EmitInteger, MVT::i32, 0, 
/*83206*/             OPC_EmitInteger, MVT::i32, 0, 
/*83209*/             OPC_EmitInteger, MVT::i32, 0, 
/*83212*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83224*/             OPC_EmitInteger, MVT::i32, 1, 
/*83227*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83230*/             OPC_EmitInteger, MVT::i32, 0, 
/*83233*/             OPC_EmitInteger, MVT::i32, 0, 
/*83236*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*83262*/           0, /*End of Scope*/
/*83263*/         /*Scope*/ 60|128,3/*444*/, /*->83709*/
/*83265*/           OPC_MoveChild2,
/*83266*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*83269*/           OPC_CheckPredicate, 54, // Predicate_FP_ONE
/*83271*/           OPC_MoveParent,
/*83272*/           OPC_MoveChild3,
/*83273*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*83276*/           OPC_CheckPredicate, 55, // Predicate_FP_ZERO
/*83278*/           OPC_MoveParent,
/*83279*/           OPC_MoveChild4,
/*83280*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*83283*/           OPC_Scope, 105, /*->83390*/ // 4 children in Scope
/*83285*/             OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*83287*/             OPC_MoveParent,
/*83288*/             OPC_CheckType, MVT::f32,
/*83290*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83292*/             OPC_EmitInteger, MVT::i32, 0, 
/*83295*/             OPC_EmitInteger, MVT::i32, 0, 
/*83298*/             OPC_EmitInteger, MVT::i32, 1, 
/*83301*/             OPC_EmitInteger, MVT::i32, 0, 
/*83304*/             OPC_EmitInteger, MVT::i32, 0, 
/*83307*/             OPC_EmitInteger, MVT::i32, 0, 
/*83310*/             OPC_EmitInteger, MVT::i32, 0, 
/*83313*/             OPC_EmitInteger, MVT::i32, 0, 
/*83316*/             OPC_EmitInteger, MVT::i32, 0, 
/*83319*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83331*/             OPC_EmitInteger, MVT::i32, 0, 
/*83334*/             OPC_EmitInteger, MVT::i32, 0, 
/*83337*/             OPC_EmitInteger, MVT::i32, 0, 
/*83340*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83352*/             OPC_EmitInteger, MVT::i32, 1, 
/*83355*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83358*/             OPC_EmitInteger, MVT::i32, 0, 
/*83361*/             OPC_EmitInteger, MVT::i32, 0, 
/*83364*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*83390*/           /*Scope*/ 105, /*->83496*/
/*83391*/             OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*83393*/             OPC_MoveParent,
/*83394*/             OPC_CheckType, MVT::f32,
/*83396*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83398*/             OPC_EmitInteger, MVT::i32, 0, 
/*83401*/             OPC_EmitInteger, MVT::i32, 0, 
/*83404*/             OPC_EmitInteger, MVT::i32, 1, 
/*83407*/             OPC_EmitInteger, MVT::i32, 0, 
/*83410*/             OPC_EmitInteger, MVT::i32, 0, 
/*83413*/             OPC_EmitInteger, MVT::i32, 0, 
/*83416*/             OPC_EmitInteger, MVT::i32, 0, 
/*83419*/             OPC_EmitInteger, MVT::i32, 0, 
/*83422*/             OPC_EmitInteger, MVT::i32, 0, 
/*83425*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83437*/             OPC_EmitInteger, MVT::i32, 0, 
/*83440*/             OPC_EmitInteger, MVT::i32, 0, 
/*83443*/             OPC_EmitInteger, MVT::i32, 0, 
/*83446*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83458*/             OPC_EmitInteger, MVT::i32, 1, 
/*83461*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83464*/             OPC_EmitInteger, MVT::i32, 0, 
/*83467*/             OPC_EmitInteger, MVT::i32, 0, 
/*83470*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGT), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*83496*/           /*Scope*/ 105, /*->83602*/
/*83497*/             OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*83499*/             OPC_MoveParent,
/*83500*/             OPC_CheckType, MVT::f32,
/*83502*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83504*/             OPC_EmitInteger, MVT::i32, 0, 
/*83507*/             OPC_EmitInteger, MVT::i32, 0, 
/*83510*/             OPC_EmitInteger, MVT::i32, 1, 
/*83513*/             OPC_EmitInteger, MVT::i32, 0, 
/*83516*/             OPC_EmitInteger, MVT::i32, 0, 
/*83519*/             OPC_EmitInteger, MVT::i32, 0, 
/*83522*/             OPC_EmitInteger, MVT::i32, 0, 
/*83525*/             OPC_EmitInteger, MVT::i32, 0, 
/*83528*/             OPC_EmitInteger, MVT::i32, 0, 
/*83531*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83543*/             OPC_EmitInteger, MVT::i32, 0, 
/*83546*/             OPC_EmitInteger, MVT::i32, 0, 
/*83549*/             OPC_EmitInteger, MVT::i32, 0, 
/*83552*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83564*/             OPC_EmitInteger, MVT::i32, 1, 
/*83567*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83570*/             OPC_EmitInteger, MVT::i32, 0, 
/*83573*/             OPC_EmitInteger, MVT::i32, 0, 
/*83576*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SGE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*83602*/           /*Scope*/ 105, /*->83708*/
/*83603*/             OPC_CheckPredicate, 53, // Predicate_COND_UNE_NE
/*83605*/             OPC_MoveParent,
/*83606*/             OPC_CheckType, MVT::f32,
/*83608*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*83610*/             OPC_EmitInteger, MVT::i32, 0, 
/*83613*/             OPC_EmitInteger, MVT::i32, 0, 
/*83616*/             OPC_EmitInteger, MVT::i32, 1, 
/*83619*/             OPC_EmitInteger, MVT::i32, 0, 
/*83622*/             OPC_EmitInteger, MVT::i32, 0, 
/*83625*/             OPC_EmitInteger, MVT::i32, 0, 
/*83628*/             OPC_EmitInteger, MVT::i32, 0, 
/*83631*/             OPC_EmitInteger, MVT::i32, 0, 
/*83634*/             OPC_EmitInteger, MVT::i32, 0, 
/*83637*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83649*/             OPC_EmitInteger, MVT::i32, 0, 
/*83652*/             OPC_EmitInteger, MVT::i32, 0, 
/*83655*/             OPC_EmitInteger, MVT::i32, 0, 
/*83658*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83670*/             OPC_EmitInteger, MVT::i32, 1, 
/*83673*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83676*/             OPC_EmitInteger, MVT::i32, 0, 
/*83679*/             OPC_EmitInteger, MVT::i32, 0, 
/*83682*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SNE), 0,
                          MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*83708*/           0, /*End of Scope*/
/*83709*/         0, /*End of Scope*/
/*83710*/       /*Scope*/ 127|128,4/*639*/, /*->84351*/
/*83712*/         OPC_MoveChild1,
/*83713*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*83716*/         OPC_CheckPredicate, 55, // Predicate_FP_ZERO
/*83718*/         OPC_MoveParent,
/*83719*/         OPC_RecordChild2, // #1 = $src1
/*83720*/         OPC_RecordChild3, // #2 = $src2
/*83721*/         OPC_MoveChild4,
/*83722*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*83725*/         OPC_Scope, 103, /*->83830*/ // 6 children in Scope
/*83727*/           OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*83729*/           OPC_MoveParent,
/*83730*/           OPC_CheckType, MVT::f32,
/*83732*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*83734*/           OPC_EmitInteger, MVT::i32, 0, 
/*83737*/           OPC_EmitInteger, MVT::i32, 0, 
/*83740*/           OPC_EmitInteger, MVT::i32, 0, 
/*83743*/           OPC_EmitInteger, MVT::i32, 0, 
/*83746*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83758*/           OPC_EmitInteger, MVT::i32, 0, 
/*83761*/           OPC_EmitInteger, MVT::i32, 0, 
/*83764*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83776*/           OPC_EmitInteger, MVT::i32, 0, 
/*83779*/           OPC_EmitInteger, MVT::i32, 0, 
/*83782*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83794*/           OPC_EmitInteger, MVT::i32, 1, 
/*83797*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83800*/           OPC_EmitInteger, MVT::i32, 0, 
/*83803*/           OPC_EmitInteger, MVT::i32, 0, 
/*83806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*83830*/         /*Scope*/ 103, /*->83934*/
/*83831*/           OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*83833*/           OPC_MoveParent,
/*83834*/           OPC_CheckType, MVT::f32,
/*83836*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*83838*/           OPC_EmitInteger, MVT::i32, 0, 
/*83841*/           OPC_EmitInteger, MVT::i32, 0, 
/*83844*/           OPC_EmitInteger, MVT::i32, 0, 
/*83847*/           OPC_EmitInteger, MVT::i32, 0, 
/*83850*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83862*/           OPC_EmitInteger, MVT::i32, 0, 
/*83865*/           OPC_EmitInteger, MVT::i32, 0, 
/*83868*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83880*/           OPC_EmitInteger, MVT::i32, 0, 
/*83883*/           OPC_EmitInteger, MVT::i32, 0, 
/*83886*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83898*/           OPC_EmitInteger, MVT::i32, 1, 
/*83901*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*83904*/           OPC_EmitInteger, MVT::i32, 0, 
/*83907*/           OPC_EmitInteger, MVT::i32, 0, 
/*83910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*83934*/         /*Scope*/ 103, /*->84038*/
/*83935*/           OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*83937*/           OPC_MoveParent,
/*83938*/           OPC_CheckType, MVT::f32,
/*83940*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*83942*/           OPC_EmitInteger, MVT::i32, 0, 
/*83945*/           OPC_EmitInteger, MVT::i32, 0, 
/*83948*/           OPC_EmitInteger, MVT::i32, 0, 
/*83951*/           OPC_EmitInteger, MVT::i32, 0, 
/*83954*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83966*/           OPC_EmitInteger, MVT::i32, 0, 
/*83969*/           OPC_EmitInteger, MVT::i32, 0, 
/*83972*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*83984*/           OPC_EmitInteger, MVT::i32, 0, 
/*83987*/           OPC_EmitInteger, MVT::i32, 0, 
/*83990*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84002*/           OPC_EmitInteger, MVT::i32, 1, 
/*84005*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84008*/           OPC_EmitInteger, MVT::i32, 0, 
/*84011*/           OPC_EmitInteger, MVT::i32, 0, 
/*84014*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84038*/         /*Scope*/ 103, /*->84142*/
/*84039*/           OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*84041*/           OPC_MoveParent,
/*84042*/           OPC_CheckType, MVT::f32,
/*84044*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*84046*/           OPC_EmitInteger, MVT::i32, 0, 
/*84049*/           OPC_EmitInteger, MVT::i32, 0, 
/*84052*/           OPC_EmitInteger, MVT::i32, 0, 
/*84055*/           OPC_EmitInteger, MVT::i32, 0, 
/*84058*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84070*/           OPC_EmitInteger, MVT::i32, 0, 
/*84073*/           OPC_EmitInteger, MVT::i32, 0, 
/*84076*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84088*/           OPC_EmitInteger, MVT::i32, 0, 
/*84091*/           OPC_EmitInteger, MVT::i32, 0, 
/*84094*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84106*/           OPC_EmitInteger, MVT::i32, 1, 
/*84109*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84112*/           OPC_EmitInteger, MVT::i32, 0, 
/*84115*/           OPC_EmitInteger, MVT::i32, 0, 
/*84118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84142*/         /*Scope*/ 103, /*->84246*/
/*84143*/           OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*84145*/           OPC_MoveParent,
/*84146*/           OPC_CheckType, MVT::f32,
/*84148*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*84150*/           OPC_EmitInteger, MVT::i32, 0, 
/*84153*/           OPC_EmitInteger, MVT::i32, 0, 
/*84156*/           OPC_EmitInteger, MVT::i32, 0, 
/*84159*/           OPC_EmitInteger, MVT::i32, 0, 
/*84162*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84174*/           OPC_EmitInteger, MVT::i32, 0, 
/*84177*/           OPC_EmitInteger, MVT::i32, 0, 
/*84180*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84192*/           OPC_EmitInteger, MVT::i32, 0, 
/*84195*/           OPC_EmitInteger, MVT::i32, 0, 
/*84198*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84210*/           OPC_EmitInteger, MVT::i32, 1, 
/*84213*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84216*/           OPC_EmitInteger, MVT::i32, 0, 
/*84219*/           OPC_EmitInteger, MVT::i32, 0, 
/*84222*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84246*/         /*Scope*/ 103, /*->84350*/
/*84247*/           OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*84249*/           OPC_MoveParent,
/*84250*/           OPC_CheckType, MVT::f32,
/*84252*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*84254*/           OPC_EmitInteger, MVT::i32, 0, 
/*84257*/           OPC_EmitInteger, MVT::i32, 0, 
/*84260*/           OPC_EmitInteger, MVT::i32, 0, 
/*84263*/           OPC_EmitInteger, MVT::i32, 0, 
/*84266*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84278*/           OPC_EmitInteger, MVT::i32, 0, 
/*84281*/           OPC_EmitInteger, MVT::i32, 0, 
/*84284*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84296*/           OPC_EmitInteger, MVT::i32, 0, 
/*84299*/           OPC_EmitInteger, MVT::i32, 0, 
/*84302*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84314*/           OPC_EmitInteger, MVT::i32, 1, 
/*84317*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84320*/           OPC_EmitInteger, MVT::i32, 0, 
/*84323*/           OPC_EmitInteger, MVT::i32, 0, 
/*84326*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*84350*/         0, /*End of Scope*/
/*84351*/       0, /*End of Scope*/
/*84352*/     /*Scope*/ 12|128,11/*1420*/, /*->85774*/
/*84354*/       OPC_CheckChild0Type, MVT::i32,
/*84356*/       OPC_Scope, 13|128,5/*653*/, /*->85012*/ // 3 children in Scope
/*84359*/         OPC_RecordChild1, // #1 = $src1
/*84360*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84371*/         OPC_CheckChild3Integer, 0, 
/*84373*/         OPC_MoveChild4,
/*84374*/         OPC_Scope, 105, /*->84481*/ // 6 children in Scope
/*84376*/           OPC_CheckCondCode, ISD::SETEQ,
/*84378*/           OPC_MoveParent,
/*84379*/           OPC_CheckType, MVT::i32,
/*84381*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84383*/           OPC_EmitInteger, MVT::i32, 0, 
/*84386*/           OPC_EmitInteger, MVT::i32, 0, 
/*84389*/           OPC_EmitInteger, MVT::i32, 1, 
/*84392*/           OPC_EmitInteger, MVT::i32, 0, 
/*84395*/           OPC_EmitInteger, MVT::i32, 0, 
/*84398*/           OPC_EmitInteger, MVT::i32, 0, 
/*84401*/           OPC_EmitInteger, MVT::i32, 0, 
/*84404*/           OPC_EmitInteger, MVT::i32, 0, 
/*84407*/           OPC_EmitInteger, MVT::i32, 0, 
/*84410*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84422*/           OPC_EmitInteger, MVT::i32, 0, 
/*84425*/           OPC_EmitInteger, MVT::i32, 0, 
/*84428*/           OPC_EmitInteger, MVT::i32, 0, 
/*84431*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84443*/           OPC_EmitInteger, MVT::i32, 1, 
/*84446*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84449*/           OPC_EmitInteger, MVT::i32, 0, 
/*84452*/           OPC_EmitInteger, MVT::i32, 0, 
/*84455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*84481*/         /*Scope*/ 105, /*->84587*/
/*84482*/           OPC_CheckCondCode, ISD::SETGT,
/*84484*/           OPC_MoveParent,
/*84485*/           OPC_CheckType, MVT::i32,
/*84487*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84489*/           OPC_EmitInteger, MVT::i32, 0, 
/*84492*/           OPC_EmitInteger, MVT::i32, 0, 
/*84495*/           OPC_EmitInteger, MVT::i32, 1, 
/*84498*/           OPC_EmitInteger, MVT::i32, 0, 
/*84501*/           OPC_EmitInteger, MVT::i32, 0, 
/*84504*/           OPC_EmitInteger, MVT::i32, 0, 
/*84507*/           OPC_EmitInteger, MVT::i32, 0, 
/*84510*/           OPC_EmitInteger, MVT::i32, 0, 
/*84513*/           OPC_EmitInteger, MVT::i32, 0, 
/*84516*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84528*/           OPC_EmitInteger, MVT::i32, 0, 
/*84531*/           OPC_EmitInteger, MVT::i32, 0, 
/*84534*/           OPC_EmitInteger, MVT::i32, 0, 
/*84537*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84549*/           OPC_EmitInteger, MVT::i32, 1, 
/*84552*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84555*/           OPC_EmitInteger, MVT::i32, 0, 
/*84558*/           OPC_EmitInteger, MVT::i32, 0, 
/*84561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*84587*/         /*Scope*/ 105, /*->84693*/
/*84588*/           OPC_CheckCondCode, ISD::SETGE,
/*84590*/           OPC_MoveParent,
/*84591*/           OPC_CheckType, MVT::i32,
/*84593*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84595*/           OPC_EmitInteger, MVT::i32, 0, 
/*84598*/           OPC_EmitInteger, MVT::i32, 0, 
/*84601*/           OPC_EmitInteger, MVT::i32, 1, 
/*84604*/           OPC_EmitInteger, MVT::i32, 0, 
/*84607*/           OPC_EmitInteger, MVT::i32, 0, 
/*84610*/           OPC_EmitInteger, MVT::i32, 0, 
/*84613*/           OPC_EmitInteger, MVT::i32, 0, 
/*84616*/           OPC_EmitInteger, MVT::i32, 0, 
/*84619*/           OPC_EmitInteger, MVT::i32, 0, 
/*84622*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84634*/           OPC_EmitInteger, MVT::i32, 0, 
/*84637*/           OPC_EmitInteger, MVT::i32, 0, 
/*84640*/           OPC_EmitInteger, MVT::i32, 0, 
/*84643*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84655*/           OPC_EmitInteger, MVT::i32, 1, 
/*84658*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84661*/           OPC_EmitInteger, MVT::i32, 0, 
/*84664*/           OPC_EmitInteger, MVT::i32, 0, 
/*84667*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*84693*/         /*Scope*/ 105, /*->84799*/
/*84694*/           OPC_CheckCondCode, ISD::SETNE,
/*84696*/           OPC_MoveParent,
/*84697*/           OPC_CheckType, MVT::i32,
/*84699*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84701*/           OPC_EmitInteger, MVT::i32, 0, 
/*84704*/           OPC_EmitInteger, MVT::i32, 0, 
/*84707*/           OPC_EmitInteger, MVT::i32, 1, 
/*84710*/           OPC_EmitInteger, MVT::i32, 0, 
/*84713*/           OPC_EmitInteger, MVT::i32, 0, 
/*84716*/           OPC_EmitInteger, MVT::i32, 0, 
/*84719*/           OPC_EmitInteger, MVT::i32, 0, 
/*84722*/           OPC_EmitInteger, MVT::i32, 0, 
/*84725*/           OPC_EmitInteger, MVT::i32, 0, 
/*84728*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84740*/           OPC_EmitInteger, MVT::i32, 0, 
/*84743*/           OPC_EmitInteger, MVT::i32, 0, 
/*84746*/           OPC_EmitInteger, MVT::i32, 0, 
/*84749*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84761*/           OPC_EmitInteger, MVT::i32, 1, 
/*84764*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84767*/           OPC_EmitInteger, MVT::i32, 0, 
/*84770*/           OPC_EmitInteger, MVT::i32, 0, 
/*84773*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*84799*/         /*Scope*/ 105, /*->84905*/
/*84800*/           OPC_CheckCondCode, ISD::SETUGT,
/*84802*/           OPC_MoveParent,
/*84803*/           OPC_CheckType, MVT::i32,
/*84805*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84807*/           OPC_EmitInteger, MVT::i32, 0, 
/*84810*/           OPC_EmitInteger, MVT::i32, 0, 
/*84813*/           OPC_EmitInteger, MVT::i32, 1, 
/*84816*/           OPC_EmitInteger, MVT::i32, 0, 
/*84819*/           OPC_EmitInteger, MVT::i32, 0, 
/*84822*/           OPC_EmitInteger, MVT::i32, 0, 
/*84825*/           OPC_EmitInteger, MVT::i32, 0, 
/*84828*/           OPC_EmitInteger, MVT::i32, 0, 
/*84831*/           OPC_EmitInteger, MVT::i32, 0, 
/*84834*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84846*/           OPC_EmitInteger, MVT::i32, 0, 
/*84849*/           OPC_EmitInteger, MVT::i32, 0, 
/*84852*/           OPC_EmitInteger, MVT::i32, 0, 
/*84855*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84867*/           OPC_EmitInteger, MVT::i32, 1, 
/*84870*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84873*/           OPC_EmitInteger, MVT::i32, 0, 
/*84876*/           OPC_EmitInteger, MVT::i32, 0, 
/*84879*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*84905*/         /*Scope*/ 105, /*->85011*/
/*84906*/           OPC_CheckCondCode, ISD::SETUGE,
/*84908*/           OPC_MoveParent,
/*84909*/           OPC_CheckType, MVT::i32,
/*84911*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*84913*/           OPC_EmitInteger, MVT::i32, 0, 
/*84916*/           OPC_EmitInteger, MVT::i32, 0, 
/*84919*/           OPC_EmitInteger, MVT::i32, 1, 
/*84922*/           OPC_EmitInteger, MVT::i32, 0, 
/*84925*/           OPC_EmitInteger, MVT::i32, 0, 
/*84928*/           OPC_EmitInteger, MVT::i32, 0, 
/*84931*/           OPC_EmitInteger, MVT::i32, 0, 
/*84934*/           OPC_EmitInteger, MVT::i32, 0, 
/*84937*/           OPC_EmitInteger, MVT::i32, 0, 
/*84940*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84952*/           OPC_EmitInteger, MVT::i32, 0, 
/*84955*/           OPC_EmitInteger, MVT::i32, 0, 
/*84958*/           OPC_EmitInteger, MVT::i32, 0, 
/*84961*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*84973*/           OPC_EmitInteger, MVT::i32, 1, 
/*84976*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*84979*/           OPC_EmitInteger, MVT::i32, 0, 
/*84982*/           OPC_EmitInteger, MVT::i32, 0, 
/*84985*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*85011*/         0, /*End of Scope*/
/*85012*/       /*Scope*/ 126|128,4/*638*/, /*->85652*/
/*85014*/         OPC_CheckChild1Integer, 0, 
/*85016*/         OPC_RecordChild2, // #1 = $src1
/*85017*/         OPC_RecordChild3, // #2 = $src2
/*85018*/         OPC_MoveChild4,
/*85019*/         OPC_Scope, 61|128,2/*317*/, /*->85339*/ // 4 children in Scope
/*85022*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*85025*/           OPC_Scope, 103, /*->85130*/ // 3 children in Scope
/*85027*/             OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*85029*/             OPC_MoveParent,
/*85030*/             OPC_CheckType, MVT::i32,
/*85032*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85034*/             OPC_EmitInteger, MVT::i32, 0, 
/*85037*/             OPC_EmitInteger, MVT::i32, 0, 
/*85040*/             OPC_EmitInteger, MVT::i32, 0, 
/*85043*/             OPC_EmitInteger, MVT::i32, 0, 
/*85046*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85058*/             OPC_EmitInteger, MVT::i32, 0, 
/*85061*/             OPC_EmitInteger, MVT::i32, 0, 
/*85064*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85076*/             OPC_EmitInteger, MVT::i32, 0, 
/*85079*/             OPC_EmitInteger, MVT::i32, 0, 
/*85082*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85094*/             OPC_EmitInteger, MVT::i32, 1, 
/*85097*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85100*/             OPC_EmitInteger, MVT::i32, 0, 
/*85103*/             OPC_EmitInteger, MVT::i32, 0, 
/*85106*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*85130*/           /*Scope*/ 103, /*->85234*/
/*85131*/             OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*85133*/             OPC_MoveParent,
/*85134*/             OPC_CheckType, MVT::i32,
/*85136*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85138*/             OPC_EmitInteger, MVT::i32, 0, 
/*85141*/             OPC_EmitInteger, MVT::i32, 0, 
/*85144*/             OPC_EmitInteger, MVT::i32, 0, 
/*85147*/             OPC_EmitInteger, MVT::i32, 0, 
/*85150*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85162*/             OPC_EmitInteger, MVT::i32, 0, 
/*85165*/             OPC_EmitInteger, MVT::i32, 0, 
/*85168*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85180*/             OPC_EmitInteger, MVT::i32, 0, 
/*85183*/             OPC_EmitInteger, MVT::i32, 0, 
/*85186*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85198*/             OPC_EmitInteger, MVT::i32, 1, 
/*85201*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85204*/             OPC_EmitInteger, MVT::i32, 0, 
/*85207*/             OPC_EmitInteger, MVT::i32, 0, 
/*85210*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*85234*/           /*Scope*/ 103, /*->85338*/
/*85235*/             OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*85237*/             OPC_MoveParent,
/*85238*/             OPC_CheckType, MVT::i32,
/*85240*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85242*/             OPC_EmitInteger, MVT::i32, 0, 
/*85245*/             OPC_EmitInteger, MVT::i32, 0, 
/*85248*/             OPC_EmitInteger, MVT::i32, 0, 
/*85251*/             OPC_EmitInteger, MVT::i32, 0, 
/*85254*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85266*/             OPC_EmitInteger, MVT::i32, 0, 
/*85269*/             OPC_EmitInteger, MVT::i32, 0, 
/*85272*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85284*/             OPC_EmitInteger, MVT::i32, 0, 
/*85287*/             OPC_EmitInteger, MVT::i32, 0, 
/*85290*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85302*/             OPC_EmitInteger, MVT::i32, 1, 
/*85305*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85308*/             OPC_EmitInteger, MVT::i32, 0, 
/*85311*/             OPC_EmitInteger, MVT::i32, 0, 
/*85314*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*85338*/           0, /*End of Scope*/
/*85339*/         /*Scope*/ 103, /*->85443*/
/*85340*/           OPC_CheckCondCode, ISD::SETEQ,
/*85342*/           OPC_MoveParent,
/*85343*/           OPC_CheckType, MVT::f32,
/*85345*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85347*/           OPC_EmitInteger, MVT::i32, 0, 
/*85350*/           OPC_EmitInteger, MVT::i32, 0, 
/*85353*/           OPC_EmitInteger, MVT::i32, 0, 
/*85356*/           OPC_EmitInteger, MVT::i32, 0, 
/*85359*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85371*/           OPC_EmitInteger, MVT::i32, 0, 
/*85374*/           OPC_EmitInteger, MVT::i32, 0, 
/*85377*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85389*/           OPC_EmitInteger, MVT::i32, 0, 
/*85392*/           OPC_EmitInteger, MVT::i32, 0, 
/*85395*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85407*/           OPC_EmitInteger, MVT::i32, 1, 
/*85410*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85413*/           OPC_EmitInteger, MVT::i32, 0, 
/*85416*/           OPC_EmitInteger, MVT::i32, 0, 
/*85419*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*85443*/         /*Scope*/ 103, /*->85547*/
/*85444*/           OPC_CheckCondCode, ISD::SETGT,
/*85446*/           OPC_MoveParent,
/*85447*/           OPC_CheckType, MVT::f32,
/*85449*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85451*/           OPC_EmitInteger, MVT::i32, 0, 
/*85454*/           OPC_EmitInteger, MVT::i32, 0, 
/*85457*/           OPC_EmitInteger, MVT::i32, 0, 
/*85460*/           OPC_EmitInteger, MVT::i32, 0, 
/*85463*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85475*/           OPC_EmitInteger, MVT::i32, 0, 
/*85478*/           OPC_EmitInteger, MVT::i32, 0, 
/*85481*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85493*/           OPC_EmitInteger, MVT::i32, 0, 
/*85496*/           OPC_EmitInteger, MVT::i32, 0, 
/*85499*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85511*/           OPC_EmitInteger, MVT::i32, 1, 
/*85514*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85517*/           OPC_EmitInteger, MVT::i32, 0, 
/*85520*/           OPC_EmitInteger, MVT::i32, 0, 
/*85523*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*85547*/         /*Scope*/ 103, /*->85651*/
/*85548*/           OPC_CheckCondCode, ISD::SETGE,
/*85550*/           OPC_MoveParent,
/*85551*/           OPC_CheckType, MVT::f32,
/*85553*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85555*/           OPC_EmitInteger, MVT::i32, 0, 
/*85558*/           OPC_EmitInteger, MVT::i32, 0, 
/*85561*/           OPC_EmitInteger, MVT::i32, 0, 
/*85564*/           OPC_EmitInteger, MVT::i32, 0, 
/*85567*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85579*/           OPC_EmitInteger, MVT::i32, 0, 
/*85582*/           OPC_EmitInteger, MVT::i32, 0, 
/*85585*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85597*/           OPC_EmitInteger, MVT::i32, 0, 
/*85600*/           OPC_EmitInteger, MVT::i32, 0, 
/*85603*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85615*/           OPC_EmitInteger, MVT::i32, 1, 
/*85618*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85621*/           OPC_EmitInteger, MVT::i32, 0, 
/*85624*/           OPC_EmitInteger, MVT::i32, 0, 
/*85627*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*85651*/         0, /*End of Scope*/
/*85652*/       /*Scope*/ 120, /*->85773*/
/*85653*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85664*/         OPC_RecordChild2, // #1 = $src1
/*85665*/         OPC_RecordChild3, // #2 = $src2
/*85666*/         OPC_MoveChild4,
/*85667*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*85670*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*85672*/         OPC_MoveParent,
/*85673*/         OPC_CheckType, MVT::i32,
/*85675*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*85677*/         OPC_EmitInteger, MVT::i32, 0, 
/*85680*/         OPC_EmitInteger, MVT::i32, 0, 
/*85683*/         OPC_EmitInteger, MVT::i32, 0, 
/*85686*/         OPC_EmitInteger, MVT::i32, 0, 
/*85689*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85701*/         OPC_EmitInteger, MVT::i32, 0, 
/*85704*/         OPC_EmitInteger, MVT::i32, 0, 
/*85707*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85719*/         OPC_EmitInteger, MVT::i32, 0, 
/*85722*/         OPC_EmitInteger, MVT::i32, 0, 
/*85725*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85737*/         OPC_EmitInteger, MVT::i32, 1, 
/*85740*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85743*/         OPC_EmitInteger, MVT::i32, 0, 
/*85746*/         OPC_EmitInteger, MVT::i32, 0, 
/*85749*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*85773*/       0, /*End of Scope*/
/*85774*/     0, /*End of Scope*/
/*85775*/   /*SwitchOpcode*/ 81|128,1/*209*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->85988
/*85779*/     OPC_RecordMemRef,
/*85780*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*85781*/     OPC_Scope, 60, /*->85843*/ // 2 children in Scope
/*85783*/       OPC_CaptureGlueInput,
/*85784*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*85785*/       OPC_RecordChild2, // #2 = $cmp
/*85786*/       OPC_RecordChild3, // #3 = $swap
/*85787*/       OPC_SwitchType /*2 cases */, 25, MVT::i32,// ->85815
/*85790*/         OPC_CheckPredicate, 56, // Predicate_si_atomic_cmp_swap_32_local
/*85792*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85794*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*85797*/         OPC_EmitMergeInputChains1_0,
/*85798*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*85801*/         OPC_EmitInteger, MVT::i1, 0, 
/*85804*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*85815*/       /*SwitchType*/ 25, MVT::i64,// ->85842
/*85817*/         OPC_CheckPredicate, 57, // Predicate_si_atomic_cmp_swap_64_local
/*85819*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*85821*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*85824*/         OPC_EmitMergeInputChains1_0,
/*85825*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*85828*/         OPC_EmitInteger, MVT::i1, 0, 
/*85831*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*85842*/       0, // EndSwitchType
/*85843*/     /*Scope*/ 14|128,1/*142*/, /*->85987*/
/*85845*/       OPC_RecordChild1, // #1 = $ptr
/*85846*/       OPC_CheckChild1Type, MVT::i32,
/*85848*/       OPC_RecordChild2, // #2 = $cmp
/*85849*/       OPC_RecordChild3, // #3 = $data
/*85850*/       OPC_CheckType, MVT::i32,
/*85852*/       OPC_Scope, 54, /*->85908*/ // 2 children in Scope
/*85854*/         OPC_CheckPredicate, 33, // Predicate_atomic_cmp_swap_global_noret
/*85856*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*85858*/         OPC_EmitMergeInputChains1_0,
/*85859*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #4
/*85865*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*85868*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 4, 2, 5,  // Results = #6
/*85877*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*85880*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 3, 7,  // Results = #8
/*85889*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::RAT_ATOMIC_CMPXCHG_INT_NORET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 2/*#Ops*/, 8, 1,  // Results = #9
/*85897*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*85900*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::i32, 2/*#Ops*/, 9, 10, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$ptr, i32:i32:$cmp, i32:i32:$data)<<P:Predicate_atomic_cmp_swap_global_noret>> - Complexity = 4
                  // Dst: (EXTRACT_SUBREG:i32 (RAT_ATOMIC_CMPXCHG_INT_NORET:v4i32 (INSERT_SUBREG:v4i32 (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), ?:i32:$cmp, sub3:i32), ?:i32:$data, sub0:i32), ?:i32:$ptr), sub1:i32)
/*85908*/       /*Scope*/ 77, /*->85986*/
/*85909*/         OPC_CheckPredicate, 56, // Predicate_atomic_cmp_swap_32_local
/*85911*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*85913*/         OPC_EmitMergeInputChains1_0,
/*85914*/         OPC_EmitInteger, MVT::i32, 0, 
/*85917*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85929*/         OPC_EmitInteger, MVT::i32, 0, 
/*85932*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85944*/         OPC_EmitInteger, MVT::i32, 0, 
/*85947*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*85959*/         OPC_EmitInteger, MVT::i32, 1, 
/*85962*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*85965*/         OPC_EmitInteger, MVT::i32, 0, 
/*85968*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                  // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                  // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*85986*/       0, /*End of Scope*/
/*85987*/     0, /*End of Scope*/
/*85988*/   /*SwitchOpcode*/ 103|128,2/*359*/, TARGET_VAL(ISD::FP_TO_UINT),// ->86351
/*85992*/     OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*85993*/     OPC_Scope, 1|128,2/*257*/, /*->86253*/ // 3 children in Scope
/*85996*/       OPC_CheckChild0Type, MVT::f32,
/*85998*/       OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->86034
/*86001*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86003*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*86006*/         OPC_EmitInteger, MVT::i32, 0, 
/*86009*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*86016*/         OPC_EmitInteger, MVT::i1, 0, 
/*86019*/         OPC_EmitInteger, MVT::i32, 0, 
/*86022*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 1065353216:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*86034*/       /*SwitchType*/ 87|128,1/*215*/, MVT::i32,// ->86252
/*86037*/         OPC_Scope, 66, /*->86105*/ // 3 children in Scope
/*86039*/           OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*86041*/           OPC_EmitInteger, MVT::i32, 1, 
/*86044*/           OPC_EmitInteger, MVT::i32, 0, 
/*86047*/           OPC_EmitInteger, MVT::i32, 0, 
/*86050*/           OPC_EmitInteger, MVT::i32, 0, 
/*86053*/           OPC_EmitInteger, MVT::i32, 0, 
/*86056*/           OPC_EmitInteger, MVT::i32, 0, 
/*86059*/           OPC_EmitInteger, MVT::i32, 0, 
/*86062*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86074*/           OPC_EmitInteger, MVT::i32, 1, 
/*86077*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86080*/           OPC_EmitInteger, MVT::i32, 0, 
/*86083*/           OPC_EmitInteger, MVT::i32, 0, 
/*86086*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*86105*/         /*Scope*/ 2|128,1/*130*/, /*->86237*/
/*86107*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*86109*/           OPC_EmitInteger, MVT::i32, 1, 
/*86112*/           OPC_EmitInteger, MVT::i32, 0, 
/*86115*/           OPC_EmitInteger, MVT::i32, 0, 
/*86118*/           OPC_EmitInteger, MVT::i32, 0, 
/*86121*/           OPC_EmitInteger, MVT::i32, 1, 
/*86124*/           OPC_EmitInteger, MVT::i32, 0, 
/*86127*/           OPC_EmitInteger, MVT::i32, 0, 
/*86130*/           OPC_EmitInteger, MVT::i32, 0, 
/*86133*/           OPC_EmitInteger, MVT::i32, 0, 
/*86136*/           OPC_EmitInteger, MVT::i32, 0, 
/*86139*/           OPC_EmitInteger, MVT::i32, 0, 
/*86142*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86154*/           OPC_EmitInteger, MVT::i32, 1, 
/*86157*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86160*/           OPC_EmitInteger, MVT::i32, 0, 
/*86163*/           OPC_EmitInteger, MVT::i32, 0, 
/*86166*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                        MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*86185*/           OPC_EmitInteger, MVT::i32, 0, 
/*86188*/           OPC_EmitInteger, MVT::i32, 0, 
/*86191*/           OPC_EmitInteger, MVT::i32, 0, 
/*86194*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86206*/           OPC_EmitInteger, MVT::i32, 1, 
/*86209*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86212*/           OPC_EmitInteger, MVT::i32, 0, 
/*86215*/           OPC_EmitInteger, MVT::i32, 0, 
/*86218*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                        MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                    // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*86237*/         /*Scope*/ 13, /*->86251*/
/*86238*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86241*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86251*/         0, /*End of Scope*/
/*86252*/       0, // EndSwitchType
/*86253*/     /*Scope*/ 58, /*->86312*/
/*86254*/       OPC_CheckChild0Type, MVT::f64,
/*86256*/       OPC_SwitchType /*2 cases */, 37, MVT::i1,// ->86296
/*86259*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86261*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*86264*/         OPC_EmitInteger, MVT::i32, 0, 
/*86267*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*86278*/         OPC_EmitInteger, MVT::i1, 0, 
/*86281*/         OPC_EmitInteger, MVT::i32, 0, 
/*86284*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_uint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, 4607182418800017408:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*86296*/       /*SwitchType*/ 13, MVT::i32,// ->86311
/*86298*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86301*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86311*/       0, // EndSwitchType
/*86312*/     /*Scope*/ 37, /*->86350*/
/*86313*/       OPC_CheckChild0Type, MVT::f16,
/*86315*/       OPC_SwitchType /*2 cases */, 16, MVT::i32,// ->86334
/*86318*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86320*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*86327*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_uint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_U32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*86334*/       /*SwitchType*/ 13, MVT::i16,// ->86349
/*86336*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86339*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86349*/       0, // EndSwitchType
/*86350*/     0, /*End of Scope*/
/*86351*/   /*SwitchOpcode*/ 85|128,3/*469*/, TARGET_VAL(ISD::FP_TO_SINT),// ->86824
/*86355*/     OPC_Scope, 56|128,2/*312*/, /*->86670*/ // 3 children in Scope
/*86358*/       OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_modifiers
/*86359*/       OPC_Scope, 115|128,1/*243*/, /*->86605*/ // 3 children in Scope
/*86362*/         OPC_CheckChild0Type, MVT::f32,
/*86364*/         OPC_SwitchType /*2 cases */, 33, MVT::i1,// ->86400
/*86367*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86369*/           OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*86372*/           OPC_EmitInteger, MVT::i32, 0, 
/*86375*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*86382*/           OPC_EmitInteger, MVT::i1, 0, 
/*86385*/           OPC_EmitInteger, MVT::i32, 0, 
/*86388*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                    // Src: (fp_to_sint:i1 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                    // Dst: (V_CMP_EQ_F32_e64:i1 0:i32, 3212836864:i32, ?:i32:$src0_modifiers, ?:f32:$src0, 0:i1, 0:i32)
/*86400*/         /*SwitchType*/ 73|128,1/*201*/, MVT::i32,// ->86604
/*86403*/           OPC_Scope, 66, /*->86471*/ // 2 children in Scope
/*86405*/             OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*86407*/             OPC_EmitInteger, MVT::i32, 1, 
/*86410*/             OPC_EmitInteger, MVT::i32, 0, 
/*86413*/             OPC_EmitInteger, MVT::i32, 0, 
/*86416*/             OPC_EmitInteger, MVT::i32, 0, 
/*86419*/             OPC_EmitInteger, MVT::i32, 0, 
/*86422*/             OPC_EmitInteger, MVT::i32, 0, 
/*86425*/             OPC_EmitInteger, MVT::i32, 0, 
/*86428*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86440*/             OPC_EmitInteger, MVT::i32, 1, 
/*86443*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86446*/             OPC_EmitInteger, MVT::i32, 0, 
/*86449*/             OPC_EmitInteger, MVT::i32, 0, 
/*86452*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*86471*/           /*Scope*/ 2|128,1/*130*/, /*->86603*/
/*86473*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*86475*/             OPC_EmitInteger, MVT::i32, 1, 
/*86478*/             OPC_EmitInteger, MVT::i32, 0, 
/*86481*/             OPC_EmitInteger, MVT::i32, 0, 
/*86484*/             OPC_EmitInteger, MVT::i32, 0, 
/*86487*/             OPC_EmitInteger, MVT::i32, 1, 
/*86490*/             OPC_EmitInteger, MVT::i32, 0, 
/*86493*/             OPC_EmitInteger, MVT::i32, 0, 
/*86496*/             OPC_EmitInteger, MVT::i32, 0, 
/*86499*/             OPC_EmitInteger, MVT::i32, 0, 
/*86502*/             OPC_EmitInteger, MVT::i32, 0, 
/*86505*/             OPC_EmitInteger, MVT::i32, 0, 
/*86508*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86520*/             OPC_EmitInteger, MVT::i32, 1, 
/*86523*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86526*/             OPC_EmitInteger, MVT::i32, 0, 
/*86529*/             OPC_EmitInteger, MVT::i32, 0, 
/*86532*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::TRUNC), 0,
                          MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*86551*/             OPC_EmitInteger, MVT::i32, 0, 
/*86554*/             OPC_EmitInteger, MVT::i32, 0, 
/*86557*/             OPC_EmitInteger, MVT::i32, 0, 
/*86560*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*86572*/             OPC_EmitInteger, MVT::i32, 1, 
/*86575*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*86578*/             OPC_EmitInteger, MVT::i32, 0, 
/*86581*/             OPC_EmitInteger, MVT::i32, 0, 
/*86584*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                      // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                      // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*86603*/           0, /*End of Scope*/
/*86604*/         0, // EndSwitchType
/*86605*/       /*Scope*/ 42, /*->86648*/
/*86606*/         OPC_CheckChild0Type, MVT::f64,
/*86608*/         OPC_CheckType, MVT::i1,
/*86610*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86612*/         OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*86615*/         OPC_EmitInteger, MVT::i32, 0, 
/*86618*/         OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63|128,1/*13830554455654793216*/, 
/*86630*/         OPC_EmitInteger, MVT::i1, 0, 
/*86633*/         OPC_EmitInteger, MVT::i32, 0, 
/*86636*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                  // Src: (fp_to_sint:i1 (VOP3Mods:f64 f64:f64:$src0, i32:i32:$src0_modifiers)) - Complexity = 12
                  // Dst: (V_CMP_EQ_F64_e64:i1 0:i32, -4616189618054758400:i64, ?:i32:$src0_modifiers, ?:f64:$src0, 0:i1, 0:i32)
/*86648*/       /*Scope*/ 20, /*->86669*/
/*86649*/         OPC_CheckChild0Type, MVT::f16,
/*86651*/         OPC_CheckType, MVT::i32,
/*86653*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86655*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*86662*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (fp_to_sint:i32 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_I32_F32_e32:i32 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*86669*/       0, /*End of Scope*/
/*86670*/     /*Scope*/ 95, /*->86766*/
/*86671*/       OPC_MoveChild0,
/*86672*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*86675*/       OPC_Scope, 66, /*->86743*/ // 2 children in Scope
/*86677*/         OPC_MoveChild0,
/*86678*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*86681*/         OPC_Scope, 29, /*->86712*/ // 2 children in Scope
/*86683*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*86684*/           OPC_MoveChild1,
/*86685*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*86688*/           OPC_CheckPredicate, 58, // Predicate_FP_HALF
/*86690*/           OPC_MoveParent,
/*86691*/           OPC_MoveParent,
/*86692*/           OPC_CheckType, MVT::f32,
/*86694*/           OPC_MoveParent,
/*86695*/           OPC_CheckPredicate, 59, // Predicate_cvt_rpi_i32_f32
/*86697*/           OPC_CheckType, MVT::i32,
/*86699*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86702*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86712*/         /*Scope*/ 29, /*->86742*/
/*86713*/           OPC_MoveChild0,
/*86714*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*86717*/           OPC_CheckPredicate, 58, // Predicate_FP_HALF
/*86719*/           OPC_MoveParent,
/*86720*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*86721*/           OPC_MoveParent,
/*86722*/           OPC_CheckType, MVT::f32,
/*86724*/           OPC_MoveParent,
/*86725*/           OPC_CheckPredicate, 59, // Predicate_cvt_rpi_i32_f32
/*86727*/           OPC_CheckType, MVT::i32,
/*86729*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86732*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86742*/         0, /*End of Scope*/
/*86743*/       /*Scope*/ 21, /*->86765*/
/*86744*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*86745*/         OPC_CheckType, MVT::f32,
/*86747*/         OPC_MoveParent,
/*86748*/         OPC_CheckPredicate, 60, // Predicate_cvt_flr_i32_f32
/*86750*/         OPC_CheckType, MVT::i32,
/*86752*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86755*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86765*/       0, /*End of Scope*/
/*86766*/     /*Scope*/ 56, /*->86823*/
/*86767*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*86768*/       OPC_SwitchType /*2 cases */, 34, MVT::i32,// ->86805
/*86771*/         OPC_Scope, 15, /*->86788*/ // 2 children in Scope
/*86773*/           OPC_CheckChild0Type, MVT::f64,
/*86775*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86778*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86788*/         /*Scope*/ 15, /*->86804*/
/*86789*/           OPC_CheckChild0Type, MVT::f32,
/*86791*/           OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86794*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                        MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86804*/         0, /*End of Scope*/
/*86805*/       /*SwitchType*/ 15, MVT::i16,// ->86822
/*86807*/         OPC_CheckChild0Type, MVT::f16,
/*86809*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*86812*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_I16_F16_e64), 0,
                      MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I16_F16_e64:i16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*86822*/       0, // EndSwitchType
/*86823*/     0, /*End of Scope*/
/*86824*/   /*SwitchOpcode*/ 31|128,11/*1439*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->88267
/*86828*/     OPC_RecordChild0, // #0 = $src
/*86829*/     OPC_SwitchType /*2 cases */, 75|128,5/*715*/, MVT::i32,// ->87548
/*86833*/       OPC_Scope, 116, /*->86951*/ // 4 children in Scope
/*86835*/         OPC_CheckChild0Type, MVT::v2i32,
/*86837*/         OPC_Scope, 15, /*->86854*/ // 5 children in Scope
/*86839*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*86840*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86842*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*86845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*86854*/         /*Scope*/ 32, /*->86887*/
/*86855*/           OPC_CheckChild1Integer, 0, 
/*86857*/           OPC_Scope, 13, /*->86872*/ // 2 children in Scope
/*86859*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*86861*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*86864*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*86872*/           /*Scope*/ 13, /*->86886*/
/*86873*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86875*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*86878*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*86886*/           0, /*End of Scope*/
/*86887*/         /*Scope*/ 32, /*->86920*/
/*86888*/           OPC_CheckChild1Integer, 1, 
/*86890*/           OPC_Scope, 13, /*->86905*/ // 2 children in Scope
/*86892*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*86894*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*86897*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*86905*/           /*Scope*/ 13, /*->86919*/
/*86906*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86908*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*86911*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*86919*/           0, /*End of Scope*/
/*86920*/         /*Scope*/ 15, /*->86936*/
/*86921*/           OPC_CheckChild1Integer, 2, 
/*86923*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86925*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*86928*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*86936*/         /*Scope*/ 13, /*->86950*/
/*86937*/           OPC_RecordChild1, // #1 = $index
/*86938*/           OPC_CheckChild1Type, MVT::i32,
/*86940*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*86942*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*86950*/         0, /*End of Scope*/
/*86951*/       /*Scope*/ 38|128,1/*166*/, /*->87119*/
/*86953*/         OPC_CheckChild0Type, MVT::v4i32,
/*86955*/         OPC_Scope, 15, /*->86972*/ // 6 children in Scope
/*86957*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*86958*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86960*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*86963*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v4i32:v4i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*86972*/         /*Scope*/ 32, /*->87005*/
/*86973*/           OPC_CheckChild1Integer, 0, 
/*86975*/           OPC_Scope, 13, /*->86990*/ // 2 children in Scope
/*86977*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*86979*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*86982*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*86990*/           /*Scope*/ 13, /*->87004*/
/*86991*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*86993*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*86996*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*87004*/           0, /*End of Scope*/
/*87005*/         /*Scope*/ 32, /*->87038*/
/*87006*/           OPC_CheckChild1Integer, 1, 
/*87008*/           OPC_Scope, 13, /*->87023*/ // 2 children in Scope
/*87010*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87012*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87015*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*87023*/           /*Scope*/ 13, /*->87037*/
/*87024*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87026*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87029*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*87037*/           0, /*End of Scope*/
/*87038*/         /*Scope*/ 32, /*->87071*/
/*87039*/           OPC_CheckChild1Integer, 2, 
/*87041*/           OPC_Scope, 13, /*->87056*/ // 2 children in Scope
/*87043*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87045*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87048*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*87056*/           /*Scope*/ 13, /*->87070*/
/*87057*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87059*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87062*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*87070*/           0, /*End of Scope*/
/*87071*/         /*Scope*/ 32, /*->87104*/
/*87072*/           OPC_CheckChild1Integer, 3, 
/*87074*/           OPC_Scope, 13, /*->87089*/ // 2 children in Scope
/*87076*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87078*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87081*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*87089*/           /*Scope*/ 13, /*->87103*/
/*87090*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87092*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87095*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*87103*/           0, /*End of Scope*/
/*87104*/         /*Scope*/ 13, /*->87118*/
/*87105*/           OPC_RecordChild1, // #1 = $index
/*87106*/           OPC_CheckChild1Type, MVT::i32,
/*87108*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87110*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*87118*/         0, /*End of Scope*/
/*87119*/       /*Scope*/ 20|128,1/*148*/, /*->87269*/
/*87121*/         OPC_CheckChild0Type, MVT::v8i32,
/*87123*/         OPC_Scope, 15, /*->87140*/ // 9 children in Scope
/*87125*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87126*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87128*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87140*/         /*Scope*/ 15, /*->87156*/
/*87141*/           OPC_CheckChild1Integer, 0, 
/*87143*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87145*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87148*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*87156*/         /*Scope*/ 15, /*->87172*/
/*87157*/           OPC_CheckChild1Integer, 1, 
/*87159*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87161*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87164*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*87172*/         /*Scope*/ 15, /*->87188*/
/*87173*/           OPC_CheckChild1Integer, 2, 
/*87175*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87177*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87180*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*87188*/         /*Scope*/ 15, /*->87204*/
/*87189*/           OPC_CheckChild1Integer, 3, 
/*87191*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87193*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87196*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*87204*/         /*Scope*/ 15, /*->87220*/
/*87205*/           OPC_CheckChild1Integer, 4, 
/*87207*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87209*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*87212*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*87220*/         /*Scope*/ 15, /*->87236*/
/*87221*/           OPC_CheckChild1Integer, 5, 
/*87223*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87225*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*87228*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*87236*/         /*Scope*/ 15, /*->87252*/
/*87237*/           OPC_CheckChild1Integer, 6, 
/*87239*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87241*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*87244*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*87252*/         /*Scope*/ 15, /*->87268*/
/*87253*/           OPC_CheckChild1Integer, 7, 
/*87255*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87257*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*87260*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*87268*/         0, /*End of Scope*/
/*87269*/       /*Scope*/ 20|128,2/*276*/, /*->87547*/
/*87271*/         OPC_CheckChild0Type, MVT::v16i32,
/*87273*/         OPC_Scope, 15, /*->87290*/ // 17 children in Scope
/*87275*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87276*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87278*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87281*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87290*/         /*Scope*/ 15, /*->87306*/
/*87291*/           OPC_CheckChild1Integer, 0, 
/*87293*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87295*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87298*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*87306*/         /*Scope*/ 15, /*->87322*/
/*87307*/           OPC_CheckChild1Integer, 1, 
/*87309*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87311*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87314*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*87322*/         /*Scope*/ 15, /*->87338*/
/*87323*/           OPC_CheckChild1Integer, 2, 
/*87325*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87327*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87330*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*87338*/         /*Scope*/ 15, /*->87354*/
/*87339*/           OPC_CheckChild1Integer, 3, 
/*87341*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87343*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87346*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*87354*/         /*Scope*/ 15, /*->87370*/
/*87355*/           OPC_CheckChild1Integer, 4, 
/*87357*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87359*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*87362*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*87370*/         /*Scope*/ 15, /*->87386*/
/*87371*/           OPC_CheckChild1Integer, 5, 
/*87373*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87375*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*87378*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*87386*/         /*Scope*/ 15, /*->87402*/
/*87387*/           OPC_CheckChild1Integer, 6, 
/*87389*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87391*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*87394*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*87402*/         /*Scope*/ 15, /*->87418*/
/*87403*/           OPC_CheckChild1Integer, 7, 
/*87405*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87407*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*87410*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*87418*/         /*Scope*/ 15, /*->87434*/
/*87419*/           OPC_CheckChild1Integer, 8, 
/*87421*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87423*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*87426*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*87434*/         /*Scope*/ 15, /*->87450*/
/*87435*/           OPC_CheckChild1Integer, 9, 
/*87437*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87439*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*87442*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*87450*/         /*Scope*/ 15, /*->87466*/
/*87451*/           OPC_CheckChild1Integer, 10, 
/*87453*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87455*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*87458*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*87466*/         /*Scope*/ 15, /*->87482*/
/*87467*/           OPC_CheckChild1Integer, 11, 
/*87469*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87471*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*87474*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*87482*/         /*Scope*/ 15, /*->87498*/
/*87483*/           OPC_CheckChild1Integer, 12, 
/*87485*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87487*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*87490*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*87498*/         /*Scope*/ 15, /*->87514*/
/*87499*/           OPC_CheckChild1Integer, 13, 
/*87501*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87503*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*87506*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*87514*/         /*Scope*/ 15, /*->87530*/
/*87515*/           OPC_CheckChild1Integer, 14, 
/*87517*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87519*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*87522*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*87530*/         /*Scope*/ 15, /*->87546*/
/*87531*/           OPC_CheckChild1Integer, 15, 
/*87533*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87535*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*87538*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*87546*/         0, /*End of Scope*/
/*87547*/       0, /*End of Scope*/
/*87548*/     /*SwitchType*/ 75|128,5/*715*/, MVT::f32,// ->88266
/*87551*/       OPC_Scope, 116, /*->87669*/ // 4 children in Scope
/*87553*/         OPC_CheckChild0Type, MVT::v2f32,
/*87555*/         OPC_Scope, 15, /*->87572*/ // 5 children in Scope
/*87557*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87558*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87560*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87563*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V2:f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87572*/         /*Scope*/ 32, /*->87605*/
/*87573*/           OPC_CheckChild1Integer, 0, 
/*87575*/           OPC_Scope, 13, /*->87590*/ // 2 children in Scope
/*87577*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87579*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87582*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*87590*/           /*Scope*/ 13, /*->87604*/
/*87591*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87593*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87596*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*87604*/           0, /*End of Scope*/
/*87605*/         /*Scope*/ 32, /*->87638*/
/*87606*/           OPC_CheckChild1Integer, 1, 
/*87608*/           OPC_Scope, 13, /*->87623*/ // 2 children in Scope
/*87610*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87612*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87615*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*87623*/           /*Scope*/ 13, /*->87637*/
/*87624*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87626*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87629*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*87637*/           0, /*End of Scope*/
/*87638*/         /*Scope*/ 15, /*->87654*/
/*87639*/           OPC_CheckChild1Integer, 2, 
/*87641*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87643*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87646*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*87654*/         /*Scope*/ 13, /*->87668*/
/*87655*/           OPC_RecordChild1, // #1 = $index
/*87656*/           OPC_CheckChild1Type, MVT::i32,
/*87658*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*87668*/         0, /*End of Scope*/
/*87669*/       /*Scope*/ 38|128,1/*166*/, /*->87837*/
/*87671*/         OPC_CheckChild0Type, MVT::v4f32,
/*87673*/         OPC_Scope, 15, /*->87690*/ // 6 children in Scope
/*87675*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87676*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87678*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87681*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v4f32:v4f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V4:f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87690*/         /*Scope*/ 32, /*->87723*/
/*87691*/           OPC_CheckChild1Integer, 0, 
/*87693*/           OPC_Scope, 13, /*->87708*/ // 2 children in Scope
/*87695*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87697*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87700*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*87708*/           /*Scope*/ 13, /*->87722*/
/*87709*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87711*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87714*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*87722*/           0, /*End of Scope*/
/*87723*/         /*Scope*/ 32, /*->87756*/
/*87724*/           OPC_CheckChild1Integer, 1, 
/*87726*/           OPC_Scope, 13, /*->87741*/ // 2 children in Scope
/*87728*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87730*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87733*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*87741*/           /*Scope*/ 13, /*->87755*/
/*87742*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87744*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87747*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*87755*/           0, /*End of Scope*/
/*87756*/         /*Scope*/ 32, /*->87789*/
/*87757*/           OPC_CheckChild1Integer, 2, 
/*87759*/           OPC_Scope, 13, /*->87774*/ // 2 children in Scope
/*87761*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87763*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87766*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*87774*/           /*Scope*/ 13, /*->87788*/
/*87775*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87777*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87780*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*87788*/           0, /*End of Scope*/
/*87789*/         /*Scope*/ 32, /*->87822*/
/*87790*/           OPC_CheckChild1Integer, 3, 
/*87792*/           OPC_Scope, 13, /*->87807*/ // 2 children in Scope
/*87794*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87796*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87799*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*87807*/           /*Scope*/ 13, /*->87821*/
/*87808*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87810*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87813*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1, 
                      // Src: (extractelt:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                      // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*87821*/           0, /*End of Scope*/
/*87822*/         /*Scope*/ 13, /*->87836*/
/*87823*/           OPC_RecordChild1, // #1 = $index
/*87824*/           OPC_CheckChild1Type, MVT::i32,
/*87826*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*87828*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*87836*/         0, /*End of Scope*/
/*87837*/       /*Scope*/ 20|128,1/*148*/, /*->87987*/
/*87839*/         OPC_CheckChild0Type, MVT::v8f32,
/*87841*/         OPC_Scope, 15, /*->87858*/ // 9 children in Scope
/*87843*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87844*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87846*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87849*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V8:f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*87858*/         /*Scope*/ 15, /*->87874*/
/*87859*/           OPC_CheckChild1Integer, 0, 
/*87861*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87863*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*87866*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*87874*/         /*Scope*/ 15, /*->87890*/
/*87875*/           OPC_CheckChild1Integer, 1, 
/*87877*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87879*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*87882*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*87890*/         /*Scope*/ 15, /*->87906*/
/*87891*/           OPC_CheckChild1Integer, 2, 
/*87893*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87895*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*87898*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*87906*/         /*Scope*/ 15, /*->87922*/
/*87907*/           OPC_CheckChild1Integer, 3, 
/*87909*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87911*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*87914*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*87922*/         /*Scope*/ 15, /*->87938*/
/*87923*/           OPC_CheckChild1Integer, 4, 
/*87925*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87927*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*87930*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*87938*/         /*Scope*/ 15, /*->87954*/
/*87939*/           OPC_CheckChild1Integer, 5, 
/*87941*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87943*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*87946*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*87954*/         /*Scope*/ 15, /*->87970*/
/*87955*/           OPC_CheckChild1Integer, 6, 
/*87957*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87959*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*87962*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*87970*/         /*Scope*/ 15, /*->87986*/
/*87971*/           OPC_CheckChild1Integer, 7, 
/*87973*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87975*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*87978*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*87986*/         0, /*End of Scope*/
/*87987*/       /*Scope*/ 20|128,2/*276*/, /*->88265*/
/*87989*/         OPC_CheckChild0Type, MVT::v16f32,
/*87991*/         OPC_Scope, 15, /*->88008*/ // 17 children in Scope
/*87993*/           OPC_RecordChild1, // #1 = $MOVRELOffset:idx:offset
/*87994*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*87996*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectMOVRELOffset:$ #2 #3
/*87999*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                        MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                    // Dst: (SI_INDIRECT_SRC_V16:f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset)
/*88008*/         /*Scope*/ 15, /*->88024*/
/*88009*/           OPC_CheckChild1Integer, 0, 
/*88011*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88013*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*88016*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*88024*/         /*Scope*/ 15, /*->88040*/
/*88025*/           OPC_CheckChild1Integer, 1, 
/*88027*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88029*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*88032*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*88040*/         /*Scope*/ 15, /*->88056*/
/*88041*/           OPC_CheckChild1Integer, 2, 
/*88043*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88045*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*88048*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*88056*/         /*Scope*/ 15, /*->88072*/
/*88057*/           OPC_CheckChild1Integer, 3, 
/*88059*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88061*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*88064*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*88072*/         /*Scope*/ 15, /*->88088*/
/*88073*/           OPC_CheckChild1Integer, 4, 
/*88075*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88077*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*88080*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*88088*/         /*Scope*/ 15, /*->88104*/
/*88089*/           OPC_CheckChild1Integer, 5, 
/*88091*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88093*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*88096*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*88104*/         /*Scope*/ 15, /*->88120*/
/*88105*/           OPC_CheckChild1Integer, 6, 
/*88107*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88109*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*88112*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*88120*/         /*Scope*/ 15, /*->88136*/
/*88121*/           OPC_CheckChild1Integer, 7, 
/*88123*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88125*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*88128*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*88136*/         /*Scope*/ 15, /*->88152*/
/*88137*/           OPC_CheckChild1Integer, 8, 
/*88139*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88141*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*88144*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*88152*/         /*Scope*/ 15, /*->88168*/
/*88153*/           OPC_CheckChild1Integer, 9, 
/*88155*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88157*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*88160*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*88168*/         /*Scope*/ 15, /*->88184*/
/*88169*/           OPC_CheckChild1Integer, 10, 
/*88171*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88173*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*88176*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*88184*/         /*Scope*/ 15, /*->88200*/
/*88185*/           OPC_CheckChild1Integer, 11, 
/*88187*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88189*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*88192*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*88200*/         /*Scope*/ 15, /*->88216*/
/*88201*/           OPC_CheckChild1Integer, 12, 
/*88203*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88205*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*88208*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*88216*/         /*Scope*/ 15, /*->88232*/
/*88217*/           OPC_CheckChild1Integer, 13, 
/*88219*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88221*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*88224*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*88232*/         /*Scope*/ 15, /*->88248*/
/*88233*/           OPC_CheckChild1Integer, 14, 
/*88235*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88237*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*88240*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*88248*/         /*Scope*/ 15, /*->88264*/
/*88249*/           OPC_CheckChild1Integer, 15, 
/*88251*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88253*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*88256*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*88264*/         0, /*End of Scope*/
/*88265*/       0, /*End of Scope*/
/*88266*/     0, // EndSwitchType
/*88267*/   /*SwitchOpcode*/ 61|128,2/*317*/, TARGET_VAL(ISD::AND),// ->88588
/*88271*/     OPC_Scope, 24|128,1/*152*/, /*->88426*/ // 2 children in Scope
/*88274*/       OPC_MoveChild0,
/*88275*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*88278*/       OPC_RecordChild0, // #0 = $src
/*88279*/       OPC_RecordChild1, // #1 = $rshift
/*88280*/       OPC_CheckChild1Type, MVT::i32,
/*88282*/       OPC_MoveParent,
/*88283*/       OPC_RecordChild1, // #2 = $mask
/*88284*/       OPC_MoveChild1,
/*88285*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*88288*/       OPC_CheckPredicate, 61, // Predicate_IMMZeroBasedBitfieldMask
/*88290*/       OPC_MoveParent,
/*88291*/       OPC_CheckType, MVT::i32,
/*88293*/       OPC_Scope, 21, /*->88316*/ // 2 children in Scope
/*88295*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88297*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*88300*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*88307*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i16 (IMMPopCount:i32 ?:i32:$mask)))
/*88316*/       /*Scope*/ 108, /*->88425*/
/*88317*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*88319*/         OPC_EmitInteger, MVT::i32, 0, 
/*88322*/         OPC_EmitInteger, MVT::i32, 0, 
/*88325*/         OPC_EmitInteger, MVT::i32, 0, 
/*88328*/         OPC_EmitInteger, MVT::i32, 0, 
/*88331*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88343*/         OPC_EmitInteger, MVT::i32, 0, 
/*88346*/         OPC_EmitInteger, MVT::i32, 0, 
/*88349*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88361*/         OPC_EmitNodeXForm, 5, 2, // IMMPopCount
/*88364*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*88371*/         OPC_EmitInteger, MVT::i32, 0, 
/*88374*/         OPC_EmitInteger, MVT::i32, 0, 
/*88377*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88389*/         OPC_EmitInteger, MVT::i32, 1, 
/*88392*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88395*/         OPC_EmitInteger, MVT::i32, 0, 
/*88398*/         OPC_EmitInteger, MVT::i32, 0, 
/*88401*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*88425*/       0, /*End of Scope*/
/*88426*/     /*Scope*/ 31|128,1/*159*/, /*->88587*/
/*88428*/       OPC_RecordChild0, // #0 = $src0
/*88429*/       OPC_RecordChild1, // #1 = $src1
/*88430*/       OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->88548
/*88433*/         OPC_Scope, 100, /*->88535*/ // 2 children in Scope
/*88435*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*88437*/           OPC_EmitInteger, MVT::i32, 0, 
/*88440*/           OPC_EmitInteger, MVT::i32, 0, 
/*88443*/           OPC_EmitInteger, MVT::i32, 1, 
/*88446*/           OPC_EmitInteger, MVT::i32, 0, 
/*88449*/           OPC_EmitInteger, MVT::i32, 0, 
/*88452*/           OPC_EmitInteger, MVT::i32, 0, 
/*88455*/           OPC_EmitInteger, MVT::i32, 0, 
/*88458*/           OPC_EmitInteger, MVT::i32, 0, 
/*88461*/           OPC_EmitInteger, MVT::i32, 0, 
/*88464*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88476*/           OPC_EmitInteger, MVT::i32, 0, 
/*88479*/           OPC_EmitInteger, MVT::i32, 0, 
/*88482*/           OPC_EmitInteger, MVT::i32, 0, 
/*88485*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88497*/           OPC_EmitInteger, MVT::i32, 1, 
/*88500*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88503*/           OPC_EmitInteger, MVT::i32, 0, 
/*88506*/           OPC_EmitInteger, MVT::i32, 0, 
/*88509*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::AND_INT), 0,
                        MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*88535*/         /*Scope*/ 11, /*->88547*/
/*88536*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88538*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*88547*/         0, /*End of Scope*/
/*88548*/       /*SwitchType*/ 10, MVT::i16,// ->88560
/*88550*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*88552*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                  // Dst: (V_AND_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*88560*/       /*SwitchType*/ 11, MVT::i64,// ->88573
/*88562*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88564*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*88573*/       /*SwitchType*/ 11, MVT::i1,// ->88586
/*88575*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88577*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*88586*/       0, // EndSwitchType
/*88587*/     0, /*End of Scope*/
/*88588*/   /*SwitchOpcode*/ 75|128,10/*1355*/, TARGET_VAL(ISD::XOR),// ->89947
/*88592*/     OPC_Scope, 75|128,1/*203*/, /*->88798*/ // 5 children in Scope
/*88595*/       OPC_RecordChild0, // #0 = $z
/*88596*/       OPC_MoveChild1,
/*88597*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*88600*/       OPC_Scope, 19|128,1/*147*/, /*->88750*/ // 2 children in Scope
/*88603*/         OPC_RecordChild0, // #1 = $x
/*88604*/         OPC_MoveChild1,
/*88605*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*88608*/         OPC_Scope, 120, /*->88730*/ // 2 children in Scope
/*88610*/           OPC_RecordChild0, // #2 = $y
/*88611*/           OPC_CheckChild1Same, 0,
/*88613*/           OPC_MoveParent,
/*88614*/           OPC_MoveParent,
/*88615*/           OPC_CheckType, MVT::i32,
/*88617*/           OPC_Scope, 98, /*->88717*/ // 2 children in Scope
/*88619*/             OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*88621*/             OPC_EmitInteger, MVT::i32, 0, 
/*88624*/             OPC_EmitInteger, MVT::i32, 0, 
/*88627*/             OPC_EmitInteger, MVT::i32, 0, 
/*88630*/             OPC_EmitInteger, MVT::i32, 0, 
/*88633*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88645*/             OPC_EmitInteger, MVT::i32, 0, 
/*88648*/             OPC_EmitInteger, MVT::i32, 0, 
/*88651*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88663*/             OPC_EmitInteger, MVT::i32, 0, 
/*88666*/             OPC_EmitInteger, MVT::i32, 0, 
/*88669*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88681*/             OPC_EmitInteger, MVT::i32, 1, 
/*88684*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88687*/             OPC_EmitInteger, MVT::i32, 0, 
/*88690*/             OPC_EmitInteger, MVT::i32, 0, 
/*88693*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*88717*/           /*Scope*/ 11, /*->88729*/
/*88718*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88720*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*88729*/           0, /*End of Scope*/
/*88730*/         /*Scope*/ 18, /*->88749*/
/*88731*/           OPC_CheckChild0Same, 0,
/*88733*/           OPC_RecordChild1, // #2 = $y
/*88734*/           OPC_MoveParent,
/*88735*/           OPC_MoveParent,
/*88736*/           OPC_CheckType, MVT::i32,
/*88738*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88740*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*88749*/         0, /*End of Scope*/
/*88750*/       /*Scope*/ 46, /*->88797*/
/*88751*/         OPC_MoveChild0,
/*88752*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*88755*/         OPC_Scope, 19, /*->88776*/ // 2 children in Scope
/*88757*/           OPC_RecordChild0, // #1 = $y
/*88758*/           OPC_CheckChild1Same, 0,
/*88760*/           OPC_MoveParent,
/*88761*/           OPC_RecordChild1, // #2 = $x
/*88762*/           OPC_MoveParent,
/*88763*/           OPC_CheckType, MVT::i32,
/*88765*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*88776*/         /*Scope*/ 19, /*->88796*/
/*88777*/           OPC_CheckChild0Same, 0,
/*88779*/           OPC_RecordChild1, // #1 = $y
/*88780*/           OPC_MoveParent,
/*88781*/           OPC_RecordChild1, // #2 = $x
/*88782*/           OPC_MoveParent,
/*88783*/           OPC_CheckType, MVT::i32,
/*88785*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*88796*/         0, /*End of Scope*/
/*88797*/       0, /*End of Scope*/
/*88798*/     /*Scope*/ 90, /*->88889*/
/*88799*/       OPC_MoveChild0,
/*88800*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*88803*/       OPC_Scope, 41, /*->88846*/ // 2 children in Scope
/*88805*/         OPC_RecordChild0, // #0 = $x
/*88806*/         OPC_MoveChild1,
/*88807*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*88810*/         OPC_RecordChild0, // #1 = $y
/*88811*/         OPC_RecordChild1, // #2 = $z
/*88812*/         OPC_MoveParent,
/*88813*/         OPC_MoveParent,
/*88814*/         OPC_CheckType, MVT::i32,
/*88816*/         OPC_Scope, 13, /*->88831*/ // 2 children in Scope
/*88818*/           OPC_CheckChild1Same, 2,
/*88820*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88822*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*88831*/         /*Scope*/ 13, /*->88845*/
/*88832*/           OPC_CheckChild1Same, 1,
/*88834*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88836*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*88845*/         0, /*End of Scope*/
/*88846*/       /*Scope*/ 41, /*->88888*/
/*88847*/         OPC_MoveChild0,
/*88848*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*88851*/         OPC_RecordChild0, // #0 = $y
/*88852*/         OPC_RecordChild1, // #1 = $z
/*88853*/         OPC_MoveParent,
/*88854*/         OPC_RecordChild1, // #2 = $x
/*88855*/         OPC_MoveParent,
/*88856*/         OPC_CheckType, MVT::i32,
/*88858*/         OPC_Scope, 13, /*->88873*/ // 2 children in Scope
/*88860*/           OPC_CheckChild1Same, 1,
/*88862*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88864*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*88873*/         /*Scope*/ 13, /*->88887*/
/*88874*/           OPC_CheckChild1Same, 0,
/*88876*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*88878*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*88887*/         0, /*End of Scope*/
/*88888*/       0, /*End of Scope*/
/*88889*/     /*Scope*/ 84|128,2/*340*/, /*->89231*/
/*88891*/       OPC_RecordChild0, // #0 = $z
/*88892*/       OPC_MoveChild1,
/*88893*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*88896*/       OPC_Scope, 110, /*->89008*/ // 2 children in Scope
/*88898*/         OPC_RecordChild0, // #1 = $x
/*88899*/         OPC_MoveChild1,
/*88900*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*88903*/         OPC_CheckChild0Same, 0,
/*88905*/         OPC_RecordChild1, // #2 = $y
/*88906*/         OPC_MoveParent,
/*88907*/         OPC_MoveParent,
/*88908*/         OPC_CheckType, MVT::i32,
/*88910*/         OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*88912*/         OPC_EmitInteger, MVT::i32, 0, 
/*88915*/         OPC_EmitInteger, MVT::i32, 0, 
/*88918*/         OPC_EmitInteger, MVT::i32, 0, 
/*88921*/         OPC_EmitInteger, MVT::i32, 0, 
/*88924*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88936*/         OPC_EmitInteger, MVT::i32, 0, 
/*88939*/         OPC_EmitInteger, MVT::i32, 0, 
/*88942*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88954*/         OPC_EmitInteger, MVT::i32, 0, 
/*88957*/         OPC_EmitInteger, MVT::i32, 0, 
/*88960*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*88972*/         OPC_EmitInteger, MVT::i32, 1, 
/*88975*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*88978*/         OPC_EmitInteger, MVT::i32, 0, 
/*88981*/         OPC_EmitInteger, MVT::i32, 0, 
/*88984*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89008*/       /*Scope*/ 92|128,1/*220*/, /*->89230*/
/*89010*/         OPC_MoveChild0,
/*89011*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89014*/         OPC_Scope, 106, /*->89122*/ // 2 children in Scope
/*89016*/           OPC_RecordChild0, // #1 = $y
/*89017*/           OPC_CheckChild1Same, 0,
/*89019*/           OPC_MoveParent,
/*89020*/           OPC_RecordChild1, // #2 = $x
/*89021*/           OPC_MoveParent,
/*89022*/           OPC_CheckType, MVT::i32,
/*89024*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89026*/           OPC_EmitInteger, MVT::i32, 0, 
/*89029*/           OPC_EmitInteger, MVT::i32, 0, 
/*89032*/           OPC_EmitInteger, MVT::i32, 0, 
/*89035*/           OPC_EmitInteger, MVT::i32, 0, 
/*89038*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89050*/           OPC_EmitInteger, MVT::i32, 0, 
/*89053*/           OPC_EmitInteger, MVT::i32, 0, 
/*89056*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89068*/           OPC_EmitInteger, MVT::i32, 0, 
/*89071*/           OPC_EmitInteger, MVT::i32, 0, 
/*89074*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89086*/           OPC_EmitInteger, MVT::i32, 1, 
/*89089*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89092*/           OPC_EmitInteger, MVT::i32, 0, 
/*89095*/           OPC_EmitInteger, MVT::i32, 0, 
/*89098*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89122*/         /*Scope*/ 106, /*->89229*/
/*89123*/           OPC_CheckChild0Same, 0,
/*89125*/           OPC_RecordChild1, // #1 = $y
/*89126*/           OPC_MoveParent,
/*89127*/           OPC_RecordChild1, // #2 = $x
/*89128*/           OPC_MoveParent,
/*89129*/           OPC_CheckType, MVT::i32,
/*89131*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89133*/           OPC_EmitInteger, MVT::i32, 0, 
/*89136*/           OPC_EmitInteger, MVT::i32, 0, 
/*89139*/           OPC_EmitInteger, MVT::i32, 0, 
/*89142*/           OPC_EmitInteger, MVT::i32, 0, 
/*89145*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89157*/           OPC_EmitInteger, MVT::i32, 0, 
/*89160*/           OPC_EmitInteger, MVT::i32, 0, 
/*89163*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89175*/           OPC_EmitInteger, MVT::i32, 0, 
/*89178*/           OPC_EmitInteger, MVT::i32, 0, 
/*89181*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89193*/           OPC_EmitInteger, MVT::i32, 1, 
/*89196*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89199*/           OPC_EmitInteger, MVT::i32, 0, 
/*89202*/           OPC_EmitInteger, MVT::i32, 0, 
/*89205*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89229*/         0, /*End of Scope*/
/*89230*/       0, /*End of Scope*/
/*89231*/     /*Scope*/ 56|128,3/*440*/, /*->89673*/
/*89233*/       OPC_MoveChild0,
/*89234*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*89237*/       OPC_Scope, 87|128,1/*215*/, /*->89455*/ // 2 children in Scope
/*89240*/         OPC_RecordChild0, // #0 = $x
/*89241*/         OPC_MoveChild1,
/*89242*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89245*/         OPC_RecordChild0, // #1 = $y
/*89246*/         OPC_RecordChild1, // #2 = $z
/*89247*/         OPC_MoveParent,
/*89248*/         OPC_MoveParent,
/*89249*/         OPC_CheckType, MVT::i32,
/*89251*/         OPC_Scope, 100, /*->89353*/ // 2 children in Scope
/*89253*/           OPC_CheckChild1Same, 2,
/*89255*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89257*/           OPC_EmitInteger, MVT::i32, 0, 
/*89260*/           OPC_EmitInteger, MVT::i32, 0, 
/*89263*/           OPC_EmitInteger, MVT::i32, 0, 
/*89266*/           OPC_EmitInteger, MVT::i32, 0, 
/*89269*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89281*/           OPC_EmitInteger, MVT::i32, 0, 
/*89284*/           OPC_EmitInteger, MVT::i32, 0, 
/*89287*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89299*/           OPC_EmitInteger, MVT::i32, 0, 
/*89302*/           OPC_EmitInteger, MVT::i32, 0, 
/*89305*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89317*/           OPC_EmitInteger, MVT::i32, 1, 
/*89320*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89323*/           OPC_EmitInteger, MVT::i32, 0, 
/*89326*/           OPC_EmitInteger, MVT::i32, 0, 
/*89329*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89353*/         /*Scope*/ 100, /*->89454*/
/*89354*/           OPC_CheckChild1Same, 1,
/*89356*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89358*/           OPC_EmitInteger, MVT::i32, 0, 
/*89361*/           OPC_EmitInteger, MVT::i32, 0, 
/*89364*/           OPC_EmitInteger, MVT::i32, 0, 
/*89367*/           OPC_EmitInteger, MVT::i32, 0, 
/*89370*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89382*/           OPC_EmitInteger, MVT::i32, 0, 
/*89385*/           OPC_EmitInteger, MVT::i32, 0, 
/*89388*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89400*/           OPC_EmitInteger, MVT::i32, 0, 
/*89403*/           OPC_EmitInteger, MVT::i32, 0, 
/*89406*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89418*/           OPC_EmitInteger, MVT::i32, 1, 
/*89421*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89424*/           OPC_EmitInteger, MVT::i32, 0, 
/*89427*/           OPC_EmitInteger, MVT::i32, 0, 
/*89430*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89454*/         0, /*End of Scope*/
/*89455*/       /*Scope*/ 87|128,1/*215*/, /*->89672*/
/*89457*/         OPC_MoveChild0,
/*89458*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*89461*/         OPC_RecordChild0, // #0 = $y
/*89462*/         OPC_RecordChild1, // #1 = $z
/*89463*/         OPC_MoveParent,
/*89464*/         OPC_RecordChild1, // #2 = $x
/*89465*/         OPC_MoveParent,
/*89466*/         OPC_CheckType, MVT::i32,
/*89468*/         OPC_Scope, 100, /*->89570*/ // 2 children in Scope
/*89470*/           OPC_CheckChild1Same, 1,
/*89472*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89474*/           OPC_EmitInteger, MVT::i32, 0, 
/*89477*/           OPC_EmitInteger, MVT::i32, 0, 
/*89480*/           OPC_EmitInteger, MVT::i32, 0, 
/*89483*/           OPC_EmitInteger, MVT::i32, 0, 
/*89486*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89498*/           OPC_EmitInteger, MVT::i32, 0, 
/*89501*/           OPC_EmitInteger, MVT::i32, 0, 
/*89504*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89516*/           OPC_EmitInteger, MVT::i32, 0, 
/*89519*/           OPC_EmitInteger, MVT::i32, 0, 
/*89522*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89534*/           OPC_EmitInteger, MVT::i32, 1, 
/*89537*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89540*/           OPC_EmitInteger, MVT::i32, 0, 
/*89543*/           OPC_EmitInteger, MVT::i32, 0, 
/*89546*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89570*/         /*Scope*/ 100, /*->89671*/
/*89571*/           OPC_CheckChild1Same, 0,
/*89573*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*89575*/           OPC_EmitInteger, MVT::i32, 0, 
/*89578*/           OPC_EmitInteger, MVT::i32, 0, 
/*89581*/           OPC_EmitInteger, MVT::i32, 0, 
/*89584*/           OPC_EmitInteger, MVT::i32, 0, 
/*89587*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89599*/           OPC_EmitInteger, MVT::i32, 0, 
/*89602*/           OPC_EmitInteger, MVT::i32, 0, 
/*89605*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89617*/           OPC_EmitInteger, MVT::i32, 0, 
/*89620*/           OPC_EmitInteger, MVT::i32, 0, 
/*89623*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89635*/           OPC_EmitInteger, MVT::i32, 1, 
/*89638*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89641*/           OPC_EmitInteger, MVT::i32, 0, 
/*89644*/           OPC_EmitInteger, MVT::i32, 0, 
/*89647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*89671*/         0, /*End of Scope*/
/*89672*/       0, /*End of Scope*/
/*89673*/     /*Scope*/ 15|128,2/*271*/, /*->89946*/
/*89675*/       OPC_RecordChild0, // #0 = $src0
/*89676*/       OPC_Scope, 107, /*->89785*/ // 2 children in Scope
/*89678*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89689*/         OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->89772
/*89692*/           OPC_Scope, 66, /*->89760*/ // 2 children in Scope
/*89694*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89696*/             OPC_EmitInteger, MVT::i32, 1, 
/*89699*/             OPC_EmitInteger, MVT::i32, 0, 
/*89702*/             OPC_EmitInteger, MVT::i32, 0, 
/*89705*/             OPC_EmitInteger, MVT::i32, 0, 
/*89708*/             OPC_EmitInteger, MVT::i32, 0, 
/*89711*/             OPC_EmitInteger, MVT::i32, 0, 
/*89714*/             OPC_EmitInteger, MVT::i32, 0, 
/*89717*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89729*/             OPC_EmitInteger, MVT::i32, 1, 
/*89732*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89735*/             OPC_EmitInteger, MVT::i32, 0, 
/*89738*/             OPC_EmitInteger, MVT::i32, 0, 
/*89741*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*89760*/           /*Scope*/ 10, /*->89771*/
/*89761*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89763*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32:i1 i32:i32:$src0)
/*89771*/           0, /*End of Scope*/
/*89772*/         /*SwitchType*/ 10, MVT::i64,// ->89784
/*89774*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89776*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        MVT::i64, MVT::i1, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64:i1 i64:i64:$src0)
/*89784*/         0, // EndSwitchType
/*89785*/       /*Scope*/ 30|128,1/*158*/, /*->89945*/
/*89787*/         OPC_RecordChild1, // #1 = $src1
/*89788*/         OPC_SwitchType /*4 cases */, 115, MVT::i32,// ->89906
/*89791*/           OPC_Scope, 100, /*->89893*/ // 2 children in Scope
/*89793*/             OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*89795*/             OPC_EmitInteger, MVT::i32, 0, 
/*89798*/             OPC_EmitInteger, MVT::i32, 0, 
/*89801*/             OPC_EmitInteger, MVT::i32, 1, 
/*89804*/             OPC_EmitInteger, MVT::i32, 0, 
/*89807*/             OPC_EmitInteger, MVT::i32, 0, 
/*89810*/             OPC_EmitInteger, MVT::i32, 0, 
/*89813*/             OPC_EmitInteger, MVT::i32, 0, 
/*89816*/             OPC_EmitInteger, MVT::i32, 0, 
/*89819*/             OPC_EmitInteger, MVT::i32, 0, 
/*89822*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89834*/             OPC_EmitInteger, MVT::i32, 0, 
/*89837*/             OPC_EmitInteger, MVT::i32, 0, 
/*89840*/             OPC_EmitInteger, MVT::i32, 0, 
/*89843*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*89855*/             OPC_EmitInteger, MVT::i32, 1, 
/*89858*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*89861*/             OPC_EmitInteger, MVT::i32, 0, 
/*89864*/             OPC_EmitInteger, MVT::i32, 0, 
/*89867*/             OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*89893*/           /*Scope*/ 11, /*->89905*/
/*89894*/             OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89896*/             OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*89905*/           0, /*End of Scope*/
/*89906*/         /*SwitchType*/ 10, MVT::i16,// ->89918
/*89908*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*89910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (V_XOR_B32_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*89918*/         /*SwitchType*/ 11, MVT::i64,// ->89931
/*89920*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89922*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64:i1 i64:i64:$src0, i64:i64:$src1)
/*89931*/         /*SwitchType*/ 11, MVT::i1,// ->89944
/*89933*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*89935*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        MVT::i1, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1:i1 ?:i1:$src0, ?:i1:$src1)
/*89944*/         0, // EndSwitchType
/*89945*/       0, /*End of Scope*/
/*89946*/     0, /*End of Scope*/
/*89947*/   /*SwitchOpcode*/ 26|128,8/*1050*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->91001
/*89951*/     OPC_Scope, 47|128,6/*815*/, /*->90769*/ // 2 children in Scope
/*89954*/       OPC_MoveChild0,
/*89955*/       OPC_SwitchOpcode /*10 cases */, 98|128,1/*226*/, TARGET_VAL(ISD::ADD),// ->90186
/*89960*/         OPC_Scope, 24, /*->89986*/ // 4 children in Scope
/*89962*/           OPC_MoveChild0,
/*89963*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*89966*/           OPC_RecordChild0, // #0 = $src0
/*89967*/           OPC_RecordChild1, // #1 = $src1
/*89968*/           OPC_MoveParent,
/*89969*/           OPC_RecordChild1, // #2 = $src2
/*89970*/           OPC_CheckType, MVT::i16,
/*89972*/           OPC_MoveParent,
/*89973*/           OPC_CheckType, MVT::i32,
/*89975*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*89977*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (zext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*89986*/         /*Scope*/ 24, /*->90011*/
/*89987*/           OPC_RecordChild0, // #0 = $src2
/*89988*/           OPC_MoveChild1,
/*89989*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*89992*/           OPC_RecordChild0, // #1 = $src0
/*89993*/           OPC_RecordChild1, // #2 = $src1
/*89994*/           OPC_MoveParent,
/*89995*/           OPC_CheckType, MVT::i16,
/*89997*/           OPC_MoveParent,
/*89998*/           OPC_CheckType, MVT::i32,
/*90000*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90002*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                    // Dst: (V_MAD_U16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*90011*/         /*Scope*/ 54, /*->90066*/
/*90012*/           OPC_MoveChild0,
/*90013*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*90016*/           OPC_RecordChild0, // #0 = $src0
/*90017*/           OPC_RecordChild1, // #1 = $src1
/*90018*/           OPC_MoveParent,
/*90019*/           OPC_RecordChild1, // #2 = $src2
/*90020*/           OPC_CheckType, MVT::i16,
/*90022*/           OPC_MoveParent,
/*90023*/           OPC_CheckType, MVT::i64,
/*90025*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90027*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90030*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                        MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*90039*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90042*/           OPC_EmitInteger, MVT::i32, 0, 
/*90045*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*90052*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90055*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                    // Src: (zext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90066*/         /*Scope*/ 118, /*->90185*/
/*90067*/           OPC_RecordChild0, // #0 = $src2
/*90068*/           OPC_Scope, 53, /*->90123*/ // 2 children in Scope
/*90070*/             OPC_MoveChild1,
/*90071*/             OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*90074*/             OPC_RecordChild0, // #1 = $src0
/*90075*/             OPC_RecordChild1, // #2 = $src1
/*90076*/             OPC_MoveParent,
/*90077*/             OPC_CheckType, MVT::i16,
/*90079*/             OPC_MoveParent,
/*90080*/             OPC_CheckType, MVT::i64,
/*90082*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90084*/             OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90087*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_U16), 0,
                          MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*90096*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90099*/             OPC_EmitInteger, MVT::i32, 0, 
/*90102*/             OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                          MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*90109*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90112*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                          MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                      // Src: (zext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                      // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90123*/           /*Scope*/ 60, /*->90184*/
/*90124*/             OPC_RecordChild1, // #1 = $src1
/*90125*/             OPC_CheckType, MVT::i16,
/*90127*/             OPC_MoveParent,
/*90128*/             OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90141
/*90131*/               OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90133*/               OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i32, 2/*#Ops*/, 0, 1, 
                        // Src: (zext:i32 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (V_ADD_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90141*/             /*SwitchType*/ 40, MVT::i64,// ->90183
/*90143*/               OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90145*/               OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90148*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ADD_U16_e64), 0,
                            MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90156*/               OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90159*/               OPC_EmitInteger, MVT::i32, 0, 
/*90162*/               OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                            MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90169*/               OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90172*/               OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                            MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                        // Src: (zext:i64 (add:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                        // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ADD_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90183*/             0, // EndSwitchType
/*90184*/           0, /*End of Scope*/
/*90185*/         0, /*End of Scope*/
/*90186*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::MUL),// ->90250
/*90189*/         OPC_RecordChild0, // #0 = $src0
/*90190*/         OPC_RecordChild1, // #1 = $src1
/*90191*/         OPC_CheckType, MVT::i16,
/*90193*/         OPC_MoveParent,
/*90194*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90207
/*90197*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90199*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MUL_LO_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90207*/         /*SwitchType*/ 40, MVT::i64,// ->90249
/*90209*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90211*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90214*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90222*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90225*/           OPC_EmitInteger, MVT::i32, 0, 
/*90228*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90235*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90238*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (mul:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90249*/         0, // EndSwitchType
/*90250*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SUB),// ->90314
/*90253*/         OPC_RecordChild0, // #0 = $src0
/*90254*/         OPC_RecordChild1, // #1 = $src1
/*90255*/         OPC_CheckType, MVT::i16,
/*90257*/         OPC_MoveParent,
/*90258*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90271
/*90261*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90263*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_SUB_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90271*/         /*SwitchType*/ 40, MVT::i64,// ->90313
/*90273*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90275*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90278*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90286*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90289*/           OPC_EmitInteger, MVT::i32, 0, 
/*90292*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90299*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90302*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sub:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90313*/         0, // EndSwitchType
/*90314*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMIN),// ->90378
/*90317*/         OPC_RecordChild0, // #0 = $src0
/*90318*/         OPC_RecordChild1, // #1 = $src1
/*90319*/         OPC_CheckType, MVT::i16,
/*90321*/         OPC_MoveParent,
/*90322*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90335
/*90325*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90327*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90335*/         /*SwitchType*/ 40, MVT::i64,// ->90377
/*90337*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90339*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90342*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90350*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90353*/           OPC_EmitInteger, MVT::i32, 0, 
/*90356*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90363*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90366*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90377*/         0, // EndSwitchType
/*90378*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SMAX),// ->90442
/*90381*/         OPC_RecordChild0, // #0 = $src0
/*90382*/         OPC_RecordChild1, // #1 = $src1
/*90383*/         OPC_CheckType, MVT::i16,
/*90385*/         OPC_MoveParent,
/*90386*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90399
/*90389*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90391*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_I16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90399*/         /*SwitchType*/ 40, MVT::i64,// ->90441
/*90401*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90403*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90406*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90414*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90417*/           OPC_EmitInteger, MVT::i32, 0, 
/*90420*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90427*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90430*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (smax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_I16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90441*/         0, // EndSwitchType
/*90442*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMIN),// ->90506
/*90445*/         OPC_RecordChild0, // #0 = $src0
/*90446*/         OPC_RecordChild1, // #1 = $src1
/*90447*/         OPC_CheckType, MVT::i16,
/*90449*/         OPC_MoveParent,
/*90450*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90463
/*90453*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90455*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MIN_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90463*/         /*SwitchType*/ 40, MVT::i64,// ->90505
/*90465*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90467*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90470*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90478*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90481*/           OPC_EmitInteger, MVT::i32, 0, 
/*90484*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90491*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90494*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umin:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90505*/         0, // EndSwitchType
/*90506*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::UMAX),// ->90570
/*90509*/         OPC_RecordChild0, // #0 = $src0
/*90510*/         OPC_RecordChild1, // #1 = $src1
/*90511*/         OPC_CheckType, MVT::i16,
/*90513*/         OPC_MoveParent,
/*90514*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90527
/*90517*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90519*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (zext:i32 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_MAX_U16_e64:i32 ?:i16:$src0, ?:i16:$src1)
/*90527*/         /*SwitchType*/ 40, MVT::i64,// ->90569
/*90529*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90531*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90534*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAX_U16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 0, 1,  // Results = #3
/*90542*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90545*/           OPC_EmitInteger, MVT::i32, 0, 
/*90548*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90555*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90558*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (umax:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAX_U16_e64:i16 ?:i16:$src0, ?:i16:$src1), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90569*/         0, // EndSwitchType
/*90570*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SHL),// ->90636
/*90573*/         OPC_RecordChild0, // #0 = $src0
/*90574*/         OPC_RecordChild1, // #1 = $src1
/*90575*/         OPC_CheckChild1Type, MVT::i16,
/*90577*/         OPC_CheckType, MVT::i16,
/*90579*/         OPC_MoveParent,
/*90580*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90593
/*90583*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90585*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHLREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*90593*/         /*SwitchType*/ 40, MVT::i64,// ->90635
/*90595*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90597*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90600*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*90608*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90611*/           OPC_EmitInteger, MVT::i32, 0, 
/*90614*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90621*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90624*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (shl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHLREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90635*/         0, // EndSwitchType
/*90636*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRL),// ->90702
/*90639*/         OPC_RecordChild0, // #0 = $src0
/*90640*/         OPC_RecordChild1, // #1 = $src1
/*90641*/         OPC_CheckChild1Type, MVT::i16,
/*90643*/         OPC_CheckType, MVT::i16,
/*90645*/         OPC_MoveParent,
/*90646*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90659
/*90649*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90651*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_LSHRREV_B16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*90659*/         /*SwitchType*/ 40, MVT::i64,// ->90701
/*90661*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90663*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90666*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*90674*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90677*/           OPC_EmitInteger, MVT::i32, 0, 
/*90680*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90687*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90690*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (srl:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_LSHRREV_B16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90701*/         0, // EndSwitchType
/*90702*/       /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->90768
/*90705*/         OPC_RecordChild0, // #0 = $src0
/*90706*/         OPC_RecordChild1, // #1 = $src1
/*90707*/         OPC_CheckChild1Type, MVT::i16,
/*90709*/         OPC_CheckType, MVT::i16,
/*90711*/         OPC_MoveParent,
/*90712*/         OPC_SwitchType /*2 cases */, 10, MVT::i32,// ->90725
/*90715*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90717*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (zext:i32 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (V_ASHRREV_I16_e64:i32 ?:i16:$src1, ?:i16:$src0)
/*90725*/         /*SwitchType*/ 40, MVT::i64,// ->90767
/*90727*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90729*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90732*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ASHRREV_I16_e64), 0,
                        MVT::i16, 2/*#Ops*/, 1, 0,  // Results = #3
/*90740*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90743*/           OPC_EmitInteger, MVT::i32, 0, 
/*90746*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*90753*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90756*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 2, 3, 4, 6, 7, 
                    // Src: (zext:i64 (sra:i16 i16:i16:$src0, i16:i16:$src1)) - Complexity = 6
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_ASHRREV_I16_e64:i16 ?:i16:$src1, ?:i16:$src0), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*90767*/         0, // EndSwitchType
/*90768*/       0, // EndSwitchOpcode
/*90769*/     /*Scope*/ 101|128,1/*229*/, /*->91000*/
/*90771*/       OPC_RecordChild0, // #0 = $src
/*90772*/       OPC_SwitchType /*3 cases */, 17, MVT::i16,// ->90792
/*90775*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*90777*/         OPC_EmitInteger, MVT::i32, 0, 
/*90780*/         OPC_EmitInteger, MVT::i32, 1, 
/*90783*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (zext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*90792*/       /*SwitchType*/ 48, MVT::i32,// ->90842
/*90794*/         OPC_Scope, 19, /*->90815*/ // 2 children in Scope
/*90796*/           OPC_CheckChild0Type, MVT::i1,
/*90798*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90800*/           OPC_EmitInteger, MVT::i32, 0, 
/*90803*/           OPC_EmitInteger, MVT::i32, 1, 
/*90806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*90815*/         /*Scope*/ 25, /*->90841*/
/*90816*/           OPC_CheckChild0Type, MVT::i16,
/*90818*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90820*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*90825*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*90832*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 2, 0, 
                    // Src: (zext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_AND_B32:i32:i1 (S_MOV_B32:i16 65535:i32), ?:i16:$src)
/*90841*/         0, /*End of Scope*/
/*90842*/       /*SwitchType*/ 26|128,1/*154*/, MVT::i64,// ->90999
/*90845*/         OPC_Scope, 34, /*->90881*/ // 3 children in Scope
/*90847*/           OPC_CheckChild0Type, MVT::i32,
/*90849*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90851*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*90854*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90857*/           OPC_EmitInteger, MVT::i32, 0, 
/*90860*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 3,  // Results = #4
/*90867*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90870*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                    // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*90881*/         /*Scope*/ 49, /*->90931*/
/*90882*/           OPC_CheckChild0Type, MVT::i1,
/*90884*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90886*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*90889*/           OPC_EmitInteger, MVT::i32, 0, 
/*90892*/           OPC_EmitInteger, MVT::i32, 1, 
/*90895*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*90904*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90907*/           OPC_EmitInteger, MVT::i32, 0, 
/*90910*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*90917*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90920*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                    // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*90931*/         /*Scope*/ 66, /*->90998*/
/*90932*/           OPC_CheckChild0Type, MVT::i16,
/*90934*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*90936*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*90939*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*90944*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*90951*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*90960*/           OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*90963*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*90971*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*90974*/           OPC_EmitInteger, MVT::i32, 0, 
/*90977*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 9,  // Results = #10
/*90984*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*90987*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 7, 8, 10, 11, 
                    // Src: (zext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_AND_B32:i16:i1 ?:i16:$src, (S_MOV_B32:i16 65535:i32)), SGPR_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*90998*/         0, /*End of Scope*/
/*90999*/       0, // EndSwitchType
/*91000*/     0, /*End of Scope*/
/*91001*/   /*SwitchOpcode*/ 59|128,3/*443*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->91448
/*91005*/     OPC_Scope, 38|128,1/*166*/, /*->91174*/ // 2 children in Scope
/*91008*/       OPC_MoveChild0,
/*91009*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*91012*/       OPC_Scope, 24, /*->91038*/ // 4 children in Scope
/*91014*/         OPC_MoveChild0,
/*91015*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*91018*/         OPC_RecordChild0, // #0 = $src0
/*91019*/         OPC_RecordChild1, // #1 = $src1
/*91020*/         OPC_MoveParent,
/*91021*/         OPC_RecordChild1, // #2 = $src2
/*91022*/         OPC_CheckType, MVT::i16,
/*91024*/         OPC_MoveParent,
/*91025*/         OPC_CheckType, MVT::i32,
/*91027*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*91029*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext:i32 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*91038*/       /*Scope*/ 24, /*->91063*/
/*91039*/         OPC_RecordChild0, // #0 = $src2
/*91040*/         OPC_MoveChild1,
/*91041*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*91044*/         OPC_RecordChild0, // #1 = $src0
/*91045*/         OPC_RecordChild1, // #2 = $src1
/*91046*/         OPC_MoveParent,
/*91047*/         OPC_CheckType, MVT::i16,
/*91049*/         OPC_MoveParent,
/*91050*/         OPC_CheckType, MVT::i32,
/*91052*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*91054*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i32 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (V_MAD_I16:i32 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*91063*/       /*Scope*/ 54, /*->91118*/
/*91064*/         OPC_MoveChild0,
/*91065*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*91068*/         OPC_RecordChild0, // #0 = $src0
/*91069*/         OPC_RecordChild1, // #1 = $src1
/*91070*/         OPC_MoveParent,
/*91071*/         OPC_RecordChild1, // #2 = $src2
/*91072*/         OPC_CheckType, MVT::i16,
/*91074*/         OPC_MoveParent,
/*91075*/         OPC_CheckType, MVT::i64,
/*91077*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*91079*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*91082*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 0, 1, 2,  // Results = #4
/*91091*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91094*/         OPC_EmitInteger, MVT::i32, 0, 
/*91097*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*91104*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91107*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 (mul:i16 i16:i16:$src0, i16:i16:$src1), i16:i16:$src2)) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*91118*/       /*Scope*/ 54, /*->91173*/
/*91119*/         OPC_RecordChild0, // #0 = $src2
/*91120*/         OPC_MoveChild1,
/*91121*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*91124*/         OPC_RecordChild0, // #1 = $src0
/*91125*/         OPC_RecordChild1, // #2 = $src1
/*91126*/         OPC_MoveParent,
/*91127*/         OPC_CheckType, MVT::i16,
/*91129*/         OPC_MoveParent,
/*91130*/         OPC_CheckType, MVT::i64,
/*91132*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*91134*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*91137*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MAD_I16), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #4
/*91146*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91149*/         OPC_EmitInteger, MVT::i32, 0, 
/*91152*/         OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*91159*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91162*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 3, 4, 5, 7, 8, 
                  // Src: (sext:i64 (add:i16 i16:i16:$src2, (mul:i16 i16:i16:$src0, i16:i16:$src1))) - Complexity = 9
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_MAD_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*91173*/       0, /*End of Scope*/
/*91174*/     /*Scope*/ 15|128,2/*271*/, /*->91447*/
/*91176*/       OPC_RecordChild0, // #0 = $src
/*91177*/       OPC_SwitchType /*3 cases */, 26, MVT::i16,// ->91206
/*91180*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*91182*/         OPC_EmitInteger, MVT::i32, 0, 
/*91185*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91197*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sext:i16 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src)
/*91206*/       /*SwitchType*/ 43, MVT::i32,// ->91251
/*91208*/         OPC_Scope, 11, /*->91221*/ // 2 children in Scope
/*91210*/           OPC_CheckChild0Type, MVT::i16,
/*91212*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91214*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext:i32 i16:i16:$src) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 ?:i16:$src)
/*91221*/         /*Scope*/ 28, /*->91250*/
/*91222*/           OPC_CheckChild0Type, MVT::i1,
/*91224*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91226*/           OPC_EmitInteger, MVT::i32, 0, 
/*91229*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91241*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                    // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*91250*/         0, /*End of Scope*/
/*91251*/       /*SwitchType*/ 64|128,1/*192*/, MVT::i64,// ->91446
/*91254*/         OPC_Scope, 47, /*->91303*/ // 3 children in Scope
/*91256*/           OPC_CheckChild0Type, MVT::i32,
/*91258*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91260*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*91263*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91266*/           OPC_EmitInteger, MVT::i32, 31, 
/*91269*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 0, 3,  // Results = #4 #5
/*91278*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32_XM0RegClassID,
/*91281*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 4, 6,  // Results = #7
/*91289*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91292*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 0, 2, 7, 8, 
                    // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 ?:i32:$src, 31:i32), SReg_32_XM0:i32), sub1:i32)
/*91303*/         /*Scope*/ 72, /*->91376*/
/*91304*/           OPC_CheckChild0Type, MVT::i1,
/*91306*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91308*/           OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*91311*/           OPC_EmitInteger, MVT::i32, 0, 
/*91314*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91326*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*91335*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91338*/           OPC_EmitInteger, MVT::i32, 0, 
/*91341*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91353*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                        MVT::i16, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*91362*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91365*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                    // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*91376*/         /*Scope*/ 68, /*->91445*/
/*91377*/           OPC_CheckChild0Type, MVT::i16,
/*91379*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91381*/           OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*91384*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*91391*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*91394*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0,  // Results = #4
/*91401*/           OPC_EmitInteger, MVT::i32, 31, 
/*91404*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 5,  // Results = #6
/*91411*/           OPC_EmitNode2, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                        MVT::i16, MVT::i1, 2/*#Ops*/, 4, 6,  // Results = #7 #8
/*91420*/           OPC_EmitInteger, MVT::i32, AMDGPU::SGPR_32RegClassID,
/*91423*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 7, 9,  // Results = #10
/*91431*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*91434*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 1, 2, 3, 10, 11, 
                    // Src: (sext:i64 i16:i16:$src) - Complexity = 3
                    // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_SEXT_I32_I16:i32 ?:i16:$src), sub0:i32, (COPY_TO_REGCLASS:i32 (S_ASHR_I32:i16:i1 (S_SEXT_I32_I16:i32 ?:i16:$src), (S_MOV_B32:i16 31:i32)), SGPR_32:i32), sub1:i32)
/*91445*/         0, /*End of Scope*/
/*91446*/       0, // EndSwitchType
/*91447*/     0, /*End of Scope*/
/*91448*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::PC_ADD_REL_OFFSET),// ->91476
/*91451*/     OPC_RecordChild0, // #0 = $ptr_lo
/*91452*/     OPC_MoveChild0,
/*91453*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*91456*/     OPC_MoveParent,
/*91457*/     OPC_RecordChild1, // #1 = $ptr_hi
/*91458*/     OPC_MoveChild1,
/*91459*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*91462*/     OPC_MoveParent,
/*91463*/     OPC_CheckType, MVT::i64,
/*91465*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91467*/     OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::SI_PC_ADD_REL_OFFSET), 0,
                  MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (SIpc_add_rel_offset:i64 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi) - Complexity = 9
              // Dst: (SI_PC_ADD_REL_OFFSET:i64:i1 (tglobaladdr:i64):$ptr_lo, (tglobaladdr:i64):$ptr_hi)
/*91476*/   /*SwitchOpcode*/ 47, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->91526
/*91479*/     OPC_RecordChild0, // #0 = $src
/*91480*/     OPC_CheckChild0Type, MVT::i32,
/*91482*/     OPC_Scope, 14, /*->91498*/ // 2 children in Scope
/*91484*/       OPC_CheckType, MVT::i32,
/*91486*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91488*/       OPC_CheckComplexPat, /*CP*/21, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*91491*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*91498*/     /*Scope*/ 26, /*->91525*/
/*91499*/       OPC_RecordChild1, // #1 = $buffer_id
/*91500*/       OPC_MoveChild1,
/*91501*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*91504*/       OPC_CheckType, MVT::i32,
/*91506*/       OPC_MoveParent,
/*91507*/       OPC_CheckType, MVT::v4i32,
/*91509*/       OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91511*/       OPC_CheckComplexPat, /*CP*/22, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*91514*/       OPC_EmitConvertToTarget, 1,
/*91516*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$buffer_id)
/*91525*/     0, /*End of Scope*/
/*91526*/   /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SETREG),// ->91552
/*91529*/     OPC_RecordNode, // #0 = 'AMDGPUsetreg' chained node
/*91530*/     OPC_CaptureGlueInput,
/*91531*/     OPC_RecordChild1, // #1 = $sdst
/*91532*/     OPC_CheckChild1Type, MVT::i32,
/*91534*/     OPC_RecordChild2, // #2 = $simm16
/*91535*/     OPC_MoveChild2,
/*91536*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*91539*/     OPC_CheckType, MVT::i16,
/*91541*/     OPC_MoveParent,
/*91542*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91544*/     OPC_EmitMergeInputChains1_0,
/*91545*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SETREG_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUsetreg i32:i32:$sdst, (timm:i16):$simm16) - Complexity = 6
              // Dst: (S_SETREG_B32 i32:i32:$sdst, (timm:i16):$simm16)
/*91552*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSG),// ->91576
/*91555*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*91556*/     OPC_CaptureGlueInput,
/*91557*/     OPC_RecordChild1, // #1 = $simm16
/*91558*/     OPC_MoveChild1,
/*91559*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*91562*/     OPC_CheckType, MVT::i32,
/*91564*/     OPC_MoveParent,
/*91565*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91567*/     OPC_EmitMergeInputChains1_0,
/*91568*/     OPC_EmitConvertToTarget, 1,
/*91570*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*91576*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::SENDMSGHALT),// ->91600
/*91579*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsghalt' chained node
/*91580*/     OPC_CaptureGlueInput,
/*91581*/     OPC_RecordChild1, // #1 = $simm16
/*91582*/     OPC_MoveChild1,
/*91583*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*91586*/     OPC_CheckType, MVT::i32,
/*91588*/     OPC_MoveParent,
/*91589*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91591*/     OPC_EmitMergeInputChains1_0,
/*91592*/     OPC_EmitConvertToTarget, 1,
/*91594*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_SENDMSGHALT), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsghalt (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSGHALT (imm:i32):$simm16)
/*91600*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->91620
/*91603*/     OPC_RecordChild0, // #0 = $addr
/*91604*/     OPC_MoveChild0,
/*91605*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*91608*/     OPC_MoveParent,
/*91609*/     OPC_CheckType, MVT::i32,
/*91611*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*91613*/     OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_GLOBAL_ADDR), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUconstdata_ptr:i32 (tglobaladdr:iPTR):$addr) - Complexity = 6
              // Dst: (MOV_IMM_GLOBAL_ADDR:i32 (tglobaladdr:i32):$addr)
/*91620*/   /*SwitchOpcode*/ 20, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->91643
/*91623*/     OPC_RecordMemRef,
/*91624*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*91625*/     OPC_RecordChild1, // #1 = $rw_gpr
/*91626*/     OPC_CheckChild1Type, MVT::v4i32,
/*91628*/     OPC_RecordChild2, // #2 = $index_gpr
/*91629*/     OPC_CheckChild2Type, MVT::i32,
/*91631*/     OPC_CheckPredicate, 25, // Predicate_mskor_global
/*91633*/     OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91635*/     OPC_EmitMergeInputChains1_0,
/*91636*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*91643*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFM),// ->91764
/*91646*/     OPC_RecordChild0, // #0 = $src0
/*91647*/     OPC_RecordChild1, // #1 = $src1
/*91648*/     OPC_CheckType, MVT::i32,
/*91650*/     OPC_Scope, 10, /*->91662*/ // 2 children in Scope
/*91652*/       OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91654*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*91662*/     /*Scope*/ 100, /*->91763*/
/*91663*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*91665*/       OPC_EmitInteger, MVT::i32, 0, 
/*91668*/       OPC_EmitInteger, MVT::i32, 0, 
/*91671*/       OPC_EmitInteger, MVT::i32, 1, 
/*91674*/       OPC_EmitInteger, MVT::i32, 0, 
/*91677*/       OPC_EmitInteger, MVT::i32, 0, 
/*91680*/       OPC_EmitInteger, MVT::i32, 0, 
/*91683*/       OPC_EmitInteger, MVT::i32, 0, 
/*91686*/       OPC_EmitInteger, MVT::i32, 0, 
/*91689*/       OPC_EmitInteger, MVT::i32, 0, 
/*91692*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91704*/       OPC_EmitInteger, MVT::i32, 0, 
/*91707*/       OPC_EmitInteger, MVT::i32, 0, 
/*91710*/       OPC_EmitInteger, MVT::i32, 0, 
/*91713*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91725*/       OPC_EmitInteger, MVT::i32, 1, 
/*91728*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91731*/       OPC_EmitInteger, MVT::i32, 0, 
/*91734*/       OPC_EmitInteger, MVT::i32, 0, 
/*91737*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*91763*/     0, /*End of Scope*/
/*91764*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ISD::MUL),// ->92175
/*91768*/     OPC_RecordChild0, // #0 = $src0
/*91769*/     OPC_RecordChild1, // #1 = $src1
/*91770*/     OPC_SwitchType /*3 cases */, 60|128,2/*316*/, MVT::i32,// ->92090
/*91774*/       OPC_Scope, 10, /*->91786*/ // 4 children in Scope
/*91776*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*91778*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*91786*/       /*Scope*/ 100, /*->91887*/
/*91787*/         OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*91789*/         OPC_EmitInteger, MVT::i32, 0, 
/*91792*/         OPC_EmitInteger, MVT::i32, 0, 
/*91795*/         OPC_EmitInteger, MVT::i32, 1, 
/*91798*/         OPC_EmitInteger, MVT::i32, 0, 
/*91801*/         OPC_EmitInteger, MVT::i32, 0, 
/*91804*/         OPC_EmitInteger, MVT::i32, 0, 
/*91807*/         OPC_EmitInteger, MVT::i32, 0, 
/*91810*/         OPC_EmitInteger, MVT::i32, 0, 
/*91813*/         OPC_EmitInteger, MVT::i32, 0, 
/*91816*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91828*/         OPC_EmitInteger, MVT::i32, 0, 
/*91831*/         OPC_EmitInteger, MVT::i32, 0, 
/*91834*/         OPC_EmitInteger, MVT::i32, 0, 
/*91837*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91849*/         OPC_EmitInteger, MVT::i32, 1, 
/*91852*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91855*/         OPC_EmitInteger, MVT::i32, 0, 
/*91858*/         OPC_EmitInteger, MVT::i32, 0, 
/*91861*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*91887*/       /*Scope*/ 100, /*->91988*/
/*91888*/         OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*91890*/         OPC_EmitInteger, MVT::i32, 0, 
/*91893*/         OPC_EmitInteger, MVT::i32, 0, 
/*91896*/         OPC_EmitInteger, MVT::i32, 1, 
/*91899*/         OPC_EmitInteger, MVT::i32, 0, 
/*91902*/         OPC_EmitInteger, MVT::i32, 0, 
/*91905*/         OPC_EmitInteger, MVT::i32, 0, 
/*91908*/         OPC_EmitInteger, MVT::i32, 0, 
/*91911*/         OPC_EmitInteger, MVT::i32, 0, 
/*91914*/         OPC_EmitInteger, MVT::i32, 0, 
/*91917*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91929*/         OPC_EmitInteger, MVT::i32, 0, 
/*91932*/         OPC_EmitInteger, MVT::i32, 0, 
/*91935*/         OPC_EmitInteger, MVT::i32, 0, 
/*91938*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*91950*/         OPC_EmitInteger, MVT::i32, 1, 
/*91953*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*91956*/         OPC_EmitInteger, MVT::i32, 0, 
/*91959*/         OPC_EmitInteger, MVT::i32, 0, 
/*91962*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*91988*/       /*Scope*/ 100, /*->92089*/
/*91989*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*91991*/         OPC_EmitInteger, MVT::i32, 0, 
/*91994*/         OPC_EmitInteger, MVT::i32, 0, 
/*91997*/         OPC_EmitInteger, MVT::i32, 1, 
/*92000*/         OPC_EmitInteger, MVT::i32, 0, 
/*92003*/         OPC_EmitInteger, MVT::i32, 0, 
/*92006*/         OPC_EmitInteger, MVT::i32, 0, 
/*92009*/         OPC_EmitInteger, MVT::i32, 0, 
/*92012*/         OPC_EmitInteger, MVT::i32, 0, 
/*92015*/         OPC_EmitInteger, MVT::i32, 0, 
/*92018*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92030*/         OPC_EmitInteger, MVT::i32, 0, 
/*92033*/         OPC_EmitInteger, MVT::i32, 0, 
/*92036*/         OPC_EmitInteger, MVT::i32, 0, 
/*92039*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*92051*/         OPC_EmitInteger, MVT::i32, 1, 
/*92054*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*92057*/         OPC_EmitInteger, MVT::i32, 0, 
/*92060*/         OPC_EmitInteger, MVT::i32, 0, 
/*92063*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*92089*/       0, /*End of Scope*/
/*92090*/     /*SwitchType*/ 10, MVT::i16,// ->92102
/*92092*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*92094*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LO_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MUL_LO_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*92102*/     /*SwitchType*/ 70, MVT::v2i16,// ->92174
/*92104*/       OPC_Scope, 33, /*->92139*/ // 2 children in Scope
/*92106*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*92109*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*92112*/         OPC_EmitInteger, MVT::i32, 0, 
/*92115*/         OPC_EmitInteger, MVT::i32, 0, 
/*92118*/         OPC_EmitInteger, MVT::i32, 0, 
/*92121*/         OPC_EmitInteger, MVT::i32, 0, 
/*92124*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*92139*/       /*Scope*/ 33, /*->92173*/
/*92140*/         OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*92143*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*92146*/         OPC_EmitInteger, MVT::i32, 0, 
/*92149*/         OPC_EmitInteger, MVT::i32, 0, 
/*92152*/         OPC_EmitInteger, MVT::i32, 0, 
/*92155*/         OPC_EmitInteger, MVT::i32, 0, 
/*92158*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_LO_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (mul:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_LO_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*92173*/       0, /*End of Scope*/
/*92174*/     0, // EndSwitchType
/*92175*/   /*SwitchOpcode*/ 75|128,31/*4043*/, TARGET_VAL(ISD::SETCC),// ->96222
/*92179*/     OPC_RecordChild0, // #0 = $src0
/*92180*/     OPC_Scope, 76|128,4/*588*/, /*->92771*/ // 6 children in Scope
/*92183*/       OPC_CheckChild0Type, MVT::i32,
/*92185*/       OPC_RecordChild1, // #1 = $src1
/*92186*/       OPC_MoveChild2,
/*92187*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*92190*/       OPC_Scope, 29, /*->92221*/ // 26 children in Scope
/*92192*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92194*/         OPC_MoveParent,
/*92195*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92197*/         OPC_CheckType, MVT::i1,
/*92199*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92201*/         OPC_Scope, 8, /*->92211*/ // 2 children in Scope
/*92203*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_EQ_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92211*/         /*Scope*/ 8, /*->92220*/
/*92212*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_I32), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                    // Dst: (S_CMP_LG_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92220*/         0, /*End of Scope*/
/*92221*/       /*Scope*/ 17, /*->92239*/
/*92222*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*92224*/         OPC_MoveParent,
/*92225*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92227*/         OPC_CheckType, MVT::i1,
/*92229*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92231*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92239*/       /*Scope*/ 17, /*->92257*/
/*92240*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*92242*/         OPC_MoveParent,
/*92243*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92245*/         OPC_CheckType, MVT::i1,
/*92247*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92249*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92257*/       /*Scope*/ 17, /*->92275*/
/*92258*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*92260*/         OPC_MoveParent,
/*92261*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92263*/         OPC_CheckType, MVT::i1,
/*92265*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92267*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92275*/       /*Scope*/ 17, /*->92293*/
/*92276*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*92278*/         OPC_MoveParent,
/*92279*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92281*/         OPC_CheckType, MVT::i1,
/*92283*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92285*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_I32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_I32:i1 i32:i32:$src0, i32:i32:$src1)
/*92293*/       /*Scope*/ 17, /*->92311*/
/*92294*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*92296*/         OPC_MoveParent,
/*92297*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92299*/         OPC_CheckType, MVT::i1,
/*92301*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92303*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92311*/       /*Scope*/ 17, /*->92329*/
/*92312*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*92314*/         OPC_MoveParent,
/*92315*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92317*/         OPC_CheckType, MVT::i1,
/*92319*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92321*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92329*/       /*Scope*/ 17, /*->92347*/
/*92330*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*92332*/         OPC_MoveParent,
/*92333*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92335*/         OPC_CheckType, MVT::i1,
/*92337*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92339*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92347*/       /*Scope*/ 17, /*->92365*/
/*92348*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*92350*/         OPC_MoveParent,
/*92351*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92353*/         OPC_CheckType, MVT::i1,
/*92355*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92357*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_GE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_GE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92365*/       /*Scope*/ 17, /*->92383*/
/*92366*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*92368*/         OPC_MoveParent,
/*92369*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92371*/         OPC_CheckType, MVT::i1,
/*92373*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92375*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LT_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LT_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92383*/       /*Scope*/ 17, /*->92401*/
/*92384*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*92386*/         OPC_MoveParent,
/*92387*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92389*/         OPC_CheckType, MVT::i1,
/*92391*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*92393*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LE_U32), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LE_U32:i1 i32:i32:$src0, i32:i32:$src1)
/*92401*/       /*Scope*/ 13, /*->92415*/
/*92402*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92404*/         OPC_MoveParent,
/*92405*/         OPC_CheckType, MVT::i1,
/*92407*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92415*/       /*Scope*/ 13, /*->92429*/
/*92416*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*92418*/         OPC_MoveParent,
/*92419*/         OPC_CheckType, MVT::i1,
/*92421*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92429*/       /*Scope*/ 13, /*->92443*/
/*92430*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92432*/         OPC_MoveParent,
/*92433*/         OPC_CheckType, MVT::i1,
/*92435*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92443*/       /*Scope*/ 13, /*->92457*/
/*92444*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*92446*/         OPC_MoveParent,
/*92447*/         OPC_CheckType, MVT::i1,
/*92449*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92457*/       /*Scope*/ 13, /*->92471*/
/*92458*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*92460*/         OPC_MoveParent,
/*92461*/         OPC_CheckType, MVT::i1,
/*92463*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92471*/       /*Scope*/ 13, /*->92485*/
/*92472*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92474*/         OPC_MoveParent,
/*92475*/         OPC_CheckType, MVT::i1,
/*92477*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92485*/       /*Scope*/ 13, /*->92499*/
/*92486*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*92488*/         OPC_MoveParent,
/*92489*/         OPC_CheckType, MVT::i1,
/*92491*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92499*/       /*Scope*/ 97, /*->92597*/
/*92500*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92502*/         OPC_MoveParent,
/*92503*/         OPC_CheckType, MVT::i1,
/*92505*/         OPC_Scope, 8, /*->92515*/ // 10 children in Scope
/*92507*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92515*/         /*Scope*/ 8, /*->92524*/
/*92516*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92524*/         /*Scope*/ 8, /*->92533*/
/*92525*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92533*/         /*Scope*/ 8, /*->92542*/
/*92534*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92542*/         /*Scope*/ 8, /*->92551*/
/*92543*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92551*/         /*Scope*/ 8, /*->92560*/
/*92552*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92560*/         /*Scope*/ 8, /*->92569*/
/*92561*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92569*/         /*Scope*/ 8, /*->92578*/
/*92570*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92578*/         /*Scope*/ 8, /*->92587*/
/*92579*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92587*/         /*Scope*/ 8, /*->92596*/
/*92588*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92596*/         0, /*End of Scope*/
/*92597*/       /*Scope*/ 13, /*->92611*/
/*92598*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*92600*/         OPC_MoveParent,
/*92601*/         OPC_CheckType, MVT::i1,
/*92603*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92611*/       /*Scope*/ 13, /*->92625*/
/*92612*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*92614*/         OPC_MoveParent,
/*92615*/         OPC_CheckType, MVT::i1,
/*92617*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92625*/       /*Scope*/ 13, /*->92639*/
/*92626*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*92628*/         OPC_MoveParent,
/*92629*/         OPC_CheckType, MVT::i1,
/*92631*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92639*/       /*Scope*/ 13, /*->92653*/
/*92640*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*92642*/         OPC_MoveParent,
/*92643*/         OPC_CheckType, MVT::i1,
/*92645*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92653*/       /*Scope*/ 13, /*->92667*/
/*92654*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*92656*/         OPC_MoveParent,
/*92657*/         OPC_CheckType, MVT::i1,
/*92659*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92667*/       /*Scope*/ 13, /*->92681*/
/*92668*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*92670*/         OPC_MoveParent,
/*92671*/         OPC_CheckType, MVT::i1,
/*92673*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92681*/       /*Scope*/ 88, /*->92770*/
/*92682*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92684*/         OPC_MoveParent,
/*92685*/         OPC_CheckType, MVT::i1,
/*92687*/         OPC_Scope, 8, /*->92697*/ // 9 children in Scope
/*92689*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92697*/         /*Scope*/ 8, /*->92706*/
/*92698*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92706*/         /*Scope*/ 8, /*->92715*/
/*92707*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92715*/         /*Scope*/ 8, /*->92724*/
/*92716*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92724*/         /*Scope*/ 8, /*->92733*/
/*92725*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92733*/         /*Scope*/ 8, /*->92742*/
/*92734*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92742*/         /*Scope*/ 8, /*->92751*/
/*92743*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92751*/         /*Scope*/ 8, /*->92760*/
/*92752*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92760*/         /*Scope*/ 8, /*->92769*/
/*92761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*92769*/         0, /*End of Scope*/
/*92770*/       0, /*End of Scope*/
/*92771*/     /*Scope*/ 30|128,3/*414*/, /*->93187*/
/*92773*/       OPC_CheckChild0Type, MVT::i64,
/*92775*/       OPC_RecordChild1, // #1 = $src1
/*92776*/       OPC_MoveChild2,
/*92777*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*92780*/       OPC_Scope, 17, /*->92799*/ // 17 children in Scope
/*92782*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*92784*/         OPC_MoveParent,
/*92785*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92787*/         OPC_CheckType, MVT::i1,
/*92789*/         OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*92791*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_EQ_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_EQ_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*92799*/       /*Scope*/ 17, /*->92817*/
/*92800*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*92802*/         OPC_MoveParent,
/*92803*/         OPC_CheckPredicate, 63, // Predicate_si_setcc_uniform
/*92805*/         OPC_CheckType, MVT::i1,
/*92807*/         OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*92809*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_CMP_LG_U64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>)<<P:Predicate_si_setcc_uniform>> - Complexity = 4
                  // Dst: (S_CMP_LG_U64:i1 i64:i64:$src0, i64:i64:$src1)
/*92817*/       /*Scope*/ 13, /*->92831*/
/*92818*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92820*/         OPC_MoveParent,
/*92821*/         OPC_CheckType, MVT::i1,
/*92823*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92831*/       /*Scope*/ 13, /*->92845*/
/*92832*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*92834*/         OPC_MoveParent,
/*92835*/         OPC_CheckType, MVT::i1,
/*92837*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92845*/       /*Scope*/ 13, /*->92859*/
/*92846*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92848*/         OPC_MoveParent,
/*92849*/         OPC_CheckType, MVT::i1,
/*92851*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92859*/       /*Scope*/ 13, /*->92873*/
/*92860*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*92862*/         OPC_MoveParent,
/*92863*/         OPC_CheckType, MVT::i1,
/*92865*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92873*/       /*Scope*/ 13, /*->92887*/
/*92874*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*92876*/         OPC_MoveParent,
/*92877*/         OPC_CheckType, MVT::i1,
/*92879*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92887*/       /*Scope*/ 13, /*->92901*/
/*92888*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92890*/         OPC_MoveParent,
/*92891*/         OPC_CheckType, MVT::i1,
/*92893*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92901*/       /*Scope*/ 13, /*->92915*/
/*92902*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*92904*/         OPC_MoveParent,
/*92905*/         OPC_CheckType, MVT::i1,
/*92907*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92915*/       /*Scope*/ 97, /*->93013*/
/*92916*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*92918*/         OPC_MoveParent,
/*92919*/         OPC_CheckType, MVT::i1,
/*92921*/         OPC_Scope, 8, /*->92931*/ // 10 children in Scope
/*92923*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92931*/         /*Scope*/ 8, /*->92940*/
/*92932*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92940*/         /*Scope*/ 8, /*->92949*/
/*92941*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92949*/         /*Scope*/ 8, /*->92958*/
/*92950*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92958*/         /*Scope*/ 8, /*->92967*/
/*92959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92967*/         /*Scope*/ 8, /*->92976*/
/*92968*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92976*/         /*Scope*/ 8, /*->92985*/
/*92977*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92985*/         /*Scope*/ 8, /*->92994*/
/*92986*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*92994*/         /*Scope*/ 8, /*->93003*/
/*92995*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93003*/         /*Scope*/ 8, /*->93012*/
/*93004*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93012*/         0, /*End of Scope*/
/*93013*/       /*Scope*/ 13, /*->93027*/
/*93014*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*93016*/         OPC_MoveParent,
/*93017*/         OPC_CheckType, MVT::i1,
/*93019*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93027*/       /*Scope*/ 13, /*->93041*/
/*93028*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*93030*/         OPC_MoveParent,
/*93031*/         OPC_CheckType, MVT::i1,
/*93033*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93041*/       /*Scope*/ 13, /*->93055*/
/*93042*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*93044*/         OPC_MoveParent,
/*93045*/         OPC_CheckType, MVT::i1,
/*93047*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93055*/       /*Scope*/ 13, /*->93069*/
/*93056*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*93058*/         OPC_MoveParent,
/*93059*/         OPC_CheckType, MVT::i1,
/*93061*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93069*/       /*Scope*/ 13, /*->93083*/
/*93070*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*93072*/         OPC_MoveParent,
/*93073*/         OPC_CheckType, MVT::i1,
/*93075*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93083*/       /*Scope*/ 13, /*->93097*/
/*93084*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*93086*/         OPC_MoveParent,
/*93087*/         OPC_CheckType, MVT::i1,
/*93089*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93097*/       /*Scope*/ 88, /*->93186*/
/*93098*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93100*/         OPC_MoveParent,
/*93101*/         OPC_CheckType, MVT::i1,
/*93103*/         OPC_Scope, 8, /*->93113*/ // 9 children in Scope
/*93105*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93113*/         /*Scope*/ 8, /*->93122*/
/*93114*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93122*/         /*Scope*/ 8, /*->93131*/
/*93123*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93131*/         /*Scope*/ 8, /*->93140*/
/*93132*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93140*/         /*Scope*/ 8, /*->93149*/
/*93141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93149*/         /*Scope*/ 8, /*->93158*/
/*93150*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93158*/         /*Scope*/ 8, /*->93167*/
/*93159*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93167*/         /*Scope*/ 8, /*->93176*/
/*93168*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93176*/         /*Scope*/ 8, /*->93185*/
/*93177*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*93185*/         0, /*End of Scope*/
/*93186*/       0, /*End of Scope*/
/*93187*/     /*Scope*/ 125|128,7/*1021*/, /*->94210*/
/*93189*/       OPC_CheckChild0Type, MVT::f32,
/*93191*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*93192*/       OPC_MoveChild2,
/*93193*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*93196*/       OPC_Scope, 23, /*->93221*/ // 16 children in Scope
/*93198*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93200*/         OPC_MoveParent,
/*93201*/         OPC_CheckType, MVT::i1,
/*93203*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93206*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93209*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93221*/       /*Scope*/ 23, /*->93245*/
/*93222*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*93224*/         OPC_MoveParent,
/*93225*/         OPC_CheckType, MVT::i1,
/*93227*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93230*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93233*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93245*/       /*Scope*/ 23, /*->93269*/
/*93246*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*93248*/         OPC_MoveParent,
/*93249*/         OPC_CheckType, MVT::i1,
/*93251*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93254*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93257*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93269*/       /*Scope*/ 23, /*->93293*/
/*93270*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*93272*/         OPC_MoveParent,
/*93273*/         OPC_CheckType, MVT::i1,
/*93275*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93278*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93281*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93293*/       /*Scope*/ 23, /*->93317*/
/*93294*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*93296*/         OPC_MoveParent,
/*93297*/         OPC_CheckType, MVT::i1,
/*93299*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93302*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93305*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93317*/       /*Scope*/ 23, /*->93341*/
/*93318*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*93320*/         OPC_MoveParent,
/*93321*/         OPC_CheckType, MVT::i1,
/*93323*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93326*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93329*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93341*/       /*Scope*/ 23, /*->93365*/
/*93342*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*93344*/         OPC_MoveParent,
/*93345*/         OPC_CheckType, MVT::i1,
/*93347*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93350*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93353*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93365*/       /*Scope*/ 23, /*->93389*/
/*93366*/         OPC_CheckPredicate, 64, // Predicate_COND_O
/*93368*/         OPC_MoveParent,
/*93369*/         OPC_CheckType, MVT::i1,
/*93371*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93374*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93377*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93389*/       /*Scope*/ 23, /*->93413*/
/*93390*/         OPC_CheckPredicate, 65, // Predicate_COND_UO
/*93392*/         OPC_MoveParent,
/*93393*/         OPC_CheckType, MVT::i1,
/*93395*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93398*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93401*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93413*/       /*Scope*/ 23, /*->93437*/
/*93414*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*93416*/         OPC_MoveParent,
/*93417*/         OPC_CheckType, MVT::i1,
/*93419*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93422*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93425*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93437*/       /*Scope*/ 23, /*->93461*/
/*93438*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*93440*/         OPC_MoveParent,
/*93441*/         OPC_CheckType, MVT::i1,
/*93443*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93446*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93449*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93461*/       /*Scope*/ 23, /*->93485*/
/*93462*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*93464*/         OPC_MoveParent,
/*93465*/         OPC_CheckType, MVT::i1,
/*93467*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93470*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93473*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93485*/       /*Scope*/ 23, /*->93509*/
/*93486*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*93488*/         OPC_MoveParent,
/*93489*/         OPC_CheckType, MVT::i1,
/*93491*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93494*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93497*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93509*/       /*Scope*/ 23, /*->93533*/
/*93510*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*93512*/         OPC_MoveParent,
/*93513*/         OPC_CheckType, MVT::i1,
/*93515*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93518*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93521*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93533*/       /*Scope*/ 23, /*->93557*/
/*93534*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*93536*/         OPC_MoveParent,
/*93537*/         OPC_CheckType, MVT::i1,
/*93539*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93542*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93545*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93557*/       /*Scope*/ 10|128,5/*650*/, /*->94209*/
/*93559*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*93561*/         OPC_MoveParent,
/*93562*/         OPC_CheckType, MVT::i1,
/*93564*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*93567*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*93570*/         OPC_Scope, 12, /*->93584*/ // 49 children in Scope
/*93572*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93584*/         /*Scope*/ 12, /*->93597*/
/*93585*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93597*/         /*Scope*/ 12, /*->93610*/
/*93598*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93610*/         /*Scope*/ 12, /*->93623*/
/*93611*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93623*/         /*Scope*/ 12, /*->93636*/
/*93624*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93636*/         /*Scope*/ 12, /*->93649*/
/*93637*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93649*/         /*Scope*/ 12, /*->93662*/
/*93650*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93662*/         /*Scope*/ 12, /*->93675*/
/*93663*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93675*/         /*Scope*/ 12, /*->93688*/
/*93676*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93688*/         /*Scope*/ 12, /*->93701*/
/*93689*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93701*/         /*Scope*/ 12, /*->93714*/
/*93702*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93714*/         /*Scope*/ 12, /*->93727*/
/*93715*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93727*/         /*Scope*/ 12, /*->93740*/
/*93728*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93740*/         /*Scope*/ 12, /*->93753*/
/*93741*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93753*/         /*Scope*/ 12, /*->93766*/
/*93754*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93766*/         /*Scope*/ 12, /*->93779*/
/*93767*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93779*/         /*Scope*/ 12, /*->93792*/
/*93780*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93792*/         /*Scope*/ 12, /*->93805*/
/*93793*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93805*/         /*Scope*/ 12, /*->93818*/
/*93806*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93818*/         /*Scope*/ 12, /*->93831*/
/*93819*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93831*/         /*Scope*/ 12, /*->93844*/
/*93832*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93844*/         /*Scope*/ 12, /*->93857*/
/*93845*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93857*/         /*Scope*/ 12, /*->93870*/
/*93858*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93870*/         /*Scope*/ 12, /*->93883*/
/*93871*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93883*/         /*Scope*/ 12, /*->93896*/
/*93884*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93896*/         /*Scope*/ 12, /*->93909*/
/*93897*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93909*/         /*Scope*/ 12, /*->93922*/
/*93910*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93922*/         /*Scope*/ 12, /*->93935*/
/*93923*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93935*/         /*Scope*/ 12, /*->93948*/
/*93936*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93948*/         /*Scope*/ 12, /*->93961*/
/*93949*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93961*/         /*Scope*/ 12, /*->93974*/
/*93962*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93974*/         /*Scope*/ 12, /*->93987*/
/*93975*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*93987*/         /*Scope*/ 12, /*->94000*/
/*93988*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94000*/         /*Scope*/ 12, /*->94013*/
/*94001*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94013*/         /*Scope*/ 12, /*->94026*/
/*94014*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94026*/         /*Scope*/ 12, /*->94039*/
/*94027*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94039*/         /*Scope*/ 12, /*->94052*/
/*94040*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94052*/         /*Scope*/ 12, /*->94065*/
/*94053*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94065*/         /*Scope*/ 12, /*->94078*/
/*94066*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94078*/         /*Scope*/ 12, /*->94091*/
/*94079*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94091*/         /*Scope*/ 12, /*->94104*/
/*94092*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94104*/         /*Scope*/ 12, /*->94117*/
/*94105*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94117*/         /*Scope*/ 12, /*->94130*/
/*94118*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94130*/         /*Scope*/ 12, /*->94143*/
/*94131*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94143*/         /*Scope*/ 12, /*->94156*/
/*94144*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94156*/         /*Scope*/ 12, /*->94169*/
/*94157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94169*/         /*Scope*/ 12, /*->94182*/
/*94170*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94182*/         /*Scope*/ 12, /*->94195*/
/*94183*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94195*/         /*Scope*/ 12, /*->94208*/
/*94196*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94208*/         0, /*End of Scope*/
/*94209*/       0, /*End of Scope*/
/*94210*/     /*Scope*/ 125|128,7/*1021*/, /*->95233*/
/*94212*/       OPC_CheckChild0Type, MVT::f64,
/*94214*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*94215*/       OPC_MoveChild2,
/*94216*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*94219*/       OPC_Scope, 23, /*->94244*/ // 16 children in Scope
/*94221*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*94223*/         OPC_MoveParent,
/*94224*/         OPC_CheckType, MVT::i1,
/*94226*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94229*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94232*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94244*/       /*Scope*/ 23, /*->94268*/
/*94245*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*94247*/         OPC_MoveParent,
/*94248*/         OPC_CheckType, MVT::i1,
/*94250*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94253*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94256*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94268*/       /*Scope*/ 23, /*->94292*/
/*94269*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*94271*/         OPC_MoveParent,
/*94272*/         OPC_CheckType, MVT::i1,
/*94274*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94277*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94280*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94292*/       /*Scope*/ 23, /*->94316*/
/*94293*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*94295*/         OPC_MoveParent,
/*94296*/         OPC_CheckType, MVT::i1,
/*94298*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94301*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94304*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94316*/       /*Scope*/ 23, /*->94340*/
/*94317*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*94319*/         OPC_MoveParent,
/*94320*/         OPC_CheckType, MVT::i1,
/*94322*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94325*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94328*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94340*/       /*Scope*/ 23, /*->94364*/
/*94341*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*94343*/         OPC_MoveParent,
/*94344*/         OPC_CheckType, MVT::i1,
/*94346*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94349*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94352*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94364*/       /*Scope*/ 23, /*->94388*/
/*94365*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*94367*/         OPC_MoveParent,
/*94368*/         OPC_CheckType, MVT::i1,
/*94370*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94373*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94376*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94388*/       /*Scope*/ 23, /*->94412*/
/*94389*/         OPC_CheckPredicate, 64, // Predicate_COND_O
/*94391*/         OPC_MoveParent,
/*94392*/         OPC_CheckType, MVT::i1,
/*94394*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94397*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94400*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94412*/       /*Scope*/ 23, /*->94436*/
/*94413*/         OPC_CheckPredicate, 65, // Predicate_COND_UO
/*94415*/         OPC_MoveParent,
/*94416*/         OPC_CheckType, MVT::i1,
/*94418*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94421*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94424*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94436*/       /*Scope*/ 23, /*->94460*/
/*94437*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*94439*/         OPC_MoveParent,
/*94440*/         OPC_CheckType, MVT::i1,
/*94442*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94445*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94448*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94460*/       /*Scope*/ 23, /*->94484*/
/*94461*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*94463*/         OPC_MoveParent,
/*94464*/         OPC_CheckType, MVT::i1,
/*94466*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94469*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94472*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94484*/       /*Scope*/ 23, /*->94508*/
/*94485*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*94487*/         OPC_MoveParent,
/*94488*/         OPC_CheckType, MVT::i1,
/*94490*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94493*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94496*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94508*/       /*Scope*/ 23, /*->94532*/
/*94509*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*94511*/         OPC_MoveParent,
/*94512*/         OPC_CheckType, MVT::i1,
/*94514*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94517*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94520*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94532*/       /*Scope*/ 23, /*->94556*/
/*94533*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*94535*/         OPC_MoveParent,
/*94536*/         OPC_CheckType, MVT::i1,
/*94538*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94541*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94544*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94556*/       /*Scope*/ 23, /*->94580*/
/*94557*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*94559*/         OPC_MoveParent,
/*94560*/         OPC_CheckType, MVT::i1,
/*94562*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94565*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94568*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94580*/       /*Scope*/ 10|128,5/*650*/, /*->95232*/
/*94582*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*94584*/         OPC_MoveParent,
/*94585*/         OPC_CheckType, MVT::i1,
/*94587*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*94590*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*94593*/         OPC_Scope, 12, /*->94607*/ // 49 children in Scope
/*94595*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94607*/         /*Scope*/ 12, /*->94620*/
/*94608*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94620*/         /*Scope*/ 12, /*->94633*/
/*94621*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94633*/         /*Scope*/ 12, /*->94646*/
/*94634*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94646*/         /*Scope*/ 12, /*->94659*/
/*94647*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94659*/         /*Scope*/ 12, /*->94672*/
/*94660*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94672*/         /*Scope*/ 12, /*->94685*/
/*94673*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94685*/         /*Scope*/ 12, /*->94698*/
/*94686*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94698*/         /*Scope*/ 12, /*->94711*/
/*94699*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94711*/         /*Scope*/ 12, /*->94724*/
/*94712*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94724*/         /*Scope*/ 12, /*->94737*/
/*94725*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94737*/         /*Scope*/ 12, /*->94750*/
/*94738*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94750*/         /*Scope*/ 12, /*->94763*/
/*94751*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94763*/         /*Scope*/ 12, /*->94776*/
/*94764*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94776*/         /*Scope*/ 12, /*->94789*/
/*94777*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94789*/         /*Scope*/ 12, /*->94802*/
/*94790*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94802*/         /*Scope*/ 12, /*->94815*/
/*94803*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94815*/         /*Scope*/ 12, /*->94828*/
/*94816*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94828*/         /*Scope*/ 12, /*->94841*/
/*94829*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94841*/         /*Scope*/ 12, /*->94854*/
/*94842*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94854*/         /*Scope*/ 12, /*->94867*/
/*94855*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94867*/         /*Scope*/ 12, /*->94880*/
/*94868*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94880*/         /*Scope*/ 12, /*->94893*/
/*94881*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94893*/         /*Scope*/ 12, /*->94906*/
/*94894*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94906*/         /*Scope*/ 12, /*->94919*/
/*94907*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94919*/         /*Scope*/ 12, /*->94932*/
/*94920*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94932*/         /*Scope*/ 12, /*->94945*/
/*94933*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94945*/         /*Scope*/ 12, /*->94958*/
/*94946*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94958*/         /*Scope*/ 12, /*->94971*/
/*94959*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94971*/         /*Scope*/ 12, /*->94984*/
/*94972*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94984*/         /*Scope*/ 12, /*->94997*/
/*94985*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*94997*/         /*Scope*/ 12, /*->95010*/
/*94998*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95010*/         /*Scope*/ 12, /*->95023*/
/*95011*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95023*/         /*Scope*/ 12, /*->95036*/
/*95024*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95036*/         /*Scope*/ 12, /*->95049*/
/*95037*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95049*/         /*Scope*/ 12, /*->95062*/
/*95050*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95062*/         /*Scope*/ 12, /*->95075*/
/*95063*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95075*/         /*Scope*/ 12, /*->95088*/
/*95076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95088*/         /*Scope*/ 12, /*->95101*/
/*95089*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95101*/         /*Scope*/ 12, /*->95114*/
/*95102*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95114*/         /*Scope*/ 12, /*->95127*/
/*95115*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95127*/         /*Scope*/ 12, /*->95140*/
/*95128*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95140*/         /*Scope*/ 12, /*->95153*/
/*95141*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95153*/         /*Scope*/ 12, /*->95166*/
/*95154*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95166*/         /*Scope*/ 12, /*->95179*/
/*95167*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95179*/         /*Scope*/ 12, /*->95192*/
/*95180*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95192*/         /*Scope*/ 12, /*->95205*/
/*95193*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95205*/         /*Scope*/ 12, /*->95218*/
/*95206*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95218*/         /*Scope*/ 12, /*->95231*/
/*95219*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95231*/         0, /*End of Scope*/
/*95232*/       0, /*End of Scope*/
/*95233*/     /*Scope*/ 93|128,4/*605*/, /*->95840*/
/*95235*/       OPC_CheckChild0Type, MVT::f16,
/*95237*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*95238*/       OPC_MoveChild2,
/*95239*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*95242*/       OPC_Scope, 23, /*->95267*/ // 16 children in Scope
/*95244*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*95246*/         OPC_MoveParent,
/*95247*/         OPC_CheckType, MVT::i1,
/*95249*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95252*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95255*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95267*/       /*Scope*/ 23, /*->95291*/
/*95268*/         OPC_CheckPredicate, 38, // Predicate_COND_OLT
/*95270*/         OPC_MoveParent,
/*95271*/         OPC_CheckType, MVT::i1,
/*95273*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95276*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95279*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95291*/       /*Scope*/ 23, /*->95315*/
/*95292*/         OPC_CheckPredicate, 34, // Predicate_COND_OEQ
/*95294*/         OPC_MoveParent,
/*95295*/         OPC_CheckType, MVT::i1,
/*95297*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95300*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95303*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95315*/       /*Scope*/ 23, /*->95339*/
/*95316*/         OPC_CheckPredicate, 39, // Predicate_COND_OLE
/*95318*/         OPC_MoveParent,
/*95319*/         OPC_CheckType, MVT::i1,
/*95321*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95324*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95327*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95339*/       /*Scope*/ 23, /*->95363*/
/*95340*/         OPC_CheckPredicate, 36, // Predicate_COND_OGT
/*95342*/         OPC_MoveParent,
/*95343*/         OPC_CheckType, MVT::i1,
/*95345*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95348*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95351*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95363*/       /*Scope*/ 23, /*->95387*/
/*95364*/         OPC_CheckPredicate, 35, // Predicate_COND_ONE
/*95366*/         OPC_MoveParent,
/*95367*/         OPC_CheckType, MVT::i1,
/*95369*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95372*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95375*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95387*/       /*Scope*/ 23, /*->95411*/
/*95388*/         OPC_CheckPredicate, 37, // Predicate_COND_OGE
/*95390*/         OPC_MoveParent,
/*95391*/         OPC_CheckType, MVT::i1,
/*95393*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95396*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95399*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95411*/       /*Scope*/ 23, /*->95435*/
/*95412*/         OPC_CheckPredicate, 64, // Predicate_COND_O
/*95414*/         OPC_MoveParent,
/*95415*/         OPC_CheckType, MVT::i1,
/*95417*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95420*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95423*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_O_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95435*/       /*Scope*/ 23, /*->95459*/
/*95436*/         OPC_CheckPredicate, 65, // Predicate_COND_UO
/*95438*/         OPC_MoveParent,
/*95439*/         OPC_CheckType, MVT::i1,
/*95441*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95444*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95447*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_U_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95459*/       /*Scope*/ 23, /*->95483*/
/*95460*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*95462*/         OPC_MoveParent,
/*95463*/         OPC_CheckType, MVT::i1,
/*95465*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95468*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95471*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95483*/       /*Scope*/ 23, /*->95507*/
/*95484*/         OPC_CheckPredicate, 40, // Predicate_COND_UEQ
/*95486*/         OPC_MoveParent,
/*95487*/         OPC_CheckType, MVT::i1,
/*95489*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95492*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95495*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLG_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95507*/       /*Scope*/ 23, /*->95531*/
/*95508*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*95510*/         OPC_MoveParent,
/*95511*/         OPC_CheckType, MVT::i1,
/*95513*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95516*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95519*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NGT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95531*/       /*Scope*/ 23, /*->95555*/
/*95532*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*95534*/         OPC_MoveParent,
/*95535*/         OPC_CheckType, MVT::i1,
/*95537*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95540*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95543*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLE_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95555*/       /*Scope*/ 23, /*->95579*/
/*95556*/         OPC_CheckPredicate, 41, // Predicate_COND_UNE
/*95558*/         OPC_MoveParent,
/*95559*/         OPC_CheckType, MVT::i1,
/*95561*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95564*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95567*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NEQ_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95579*/       /*Scope*/ 23, /*->95603*/
/*95580*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*95582*/         OPC_MoveParent,
/*95583*/         OPC_CheckType, MVT::i1,
/*95585*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95588*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95591*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NLT_F16_e64), 0,
                      MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95603*/       /*Scope*/ 106|128,1/*234*/, /*->95839*/
/*95605*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*95607*/         OPC_MoveParent,
/*95608*/         OPC_CheckType, MVT::i1,
/*95610*/         OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*95613*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*95616*/         OPC_Scope, 12, /*->95630*/ // 17 children in Scope
/*95618*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95630*/         /*Scope*/ 12, /*->95643*/
/*95631*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95643*/         /*Scope*/ 12, /*->95656*/
/*95644*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95656*/         /*Scope*/ 12, /*->95669*/
/*95657*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95669*/         /*Scope*/ 12, /*->95682*/
/*95670*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95682*/         /*Scope*/ 12, /*->95695*/
/*95683*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95695*/         /*Scope*/ 12, /*->95708*/
/*95696*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95708*/         /*Scope*/ 12, /*->95721*/
/*95709*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95721*/         /*Scope*/ 12, /*->95734*/
/*95722*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_O_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95734*/         /*Scope*/ 12, /*->95747*/
/*95735*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_U_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95747*/         /*Scope*/ 12, /*->95760*/
/*95748*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95760*/         /*Scope*/ 12, /*->95773*/
/*95761*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLG_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95773*/         /*Scope*/ 12, /*->95786*/
/*95774*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NGT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95786*/         /*Scope*/ 12, /*->95799*/
/*95787*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLE_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95799*/         /*Scope*/ 12, /*->95812*/
/*95800*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95812*/         /*Scope*/ 12, /*->95825*/
/*95813*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NLT_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95825*/         /*Scope*/ 12, /*->95838*/
/*95826*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_TRU_F16_e64), 0,
                        MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*95838*/         0, /*End of Scope*/
/*95839*/       0, /*End of Scope*/
/*95840*/     /*Scope*/ 123|128,2/*379*/, /*->96221*/
/*95842*/       OPC_CheckChild0Type, MVT::i16,
/*95844*/       OPC_RecordChild1, // #1 = $src1
/*95845*/       OPC_MoveChild2,
/*95846*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*95849*/       OPC_Scope, 13, /*->95864*/ // 15 children in Scope
/*95851*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*95853*/         OPC_MoveParent,
/*95854*/         OPC_CheckType, MVT::i1,
/*95856*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95864*/       /*Scope*/ 13, /*->95878*/
/*95865*/         OPC_CheckPredicate, 50, // Predicate_COND_SLT
/*95867*/         OPC_MoveParent,
/*95868*/         OPC_CheckType, MVT::i1,
/*95870*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95878*/       /*Scope*/ 13, /*->95892*/
/*95879*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*95881*/         OPC_MoveParent,
/*95882*/         OPC_CheckType, MVT::i1,
/*95884*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95892*/       /*Scope*/ 13, /*->95906*/
/*95893*/         OPC_CheckPredicate, 51, // Predicate_COND_SLE
/*95895*/         OPC_MoveParent,
/*95896*/         OPC_CheckType, MVT::i1,
/*95898*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95906*/       /*Scope*/ 13, /*->95920*/
/*95907*/         OPC_CheckPredicate, 48, // Predicate_COND_SGT
/*95909*/         OPC_MoveParent,
/*95910*/         OPC_CheckType, MVT::i1,
/*95912*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95920*/       /*Scope*/ 13, /*->95934*/
/*95921*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*95923*/         OPC_MoveParent,
/*95924*/         OPC_CheckType, MVT::i1,
/*95926*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95934*/       /*Scope*/ 13, /*->95948*/
/*95935*/         OPC_CheckPredicate, 49, // Predicate_COND_SGE
/*95937*/         OPC_MoveParent,
/*95938*/         OPC_CheckType, MVT::i1,
/*95940*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_I16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95948*/       /*Scope*/ 25, /*->95974*/
/*95949*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*95951*/         OPC_MoveParent,
/*95952*/         OPC_CheckType, MVT::i1,
/*95954*/         OPC_Scope, 8, /*->95964*/ // 2 children in Scope
/*95956*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95964*/         /*Scope*/ 8, /*->95973*/
/*95965*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95973*/         0, /*End of Scope*/
/*95974*/       /*Scope*/ 13, /*->95988*/
/*95975*/         OPC_CheckPredicate, 44, // Predicate_COND_ULT
/*95977*/         OPC_MoveParent,
/*95978*/         OPC_CheckType, MVT::i1,
/*95980*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*95988*/       /*Scope*/ 13, /*->96002*/
/*95989*/         OPC_CheckPredicate, 46, // Predicate_COND_EQ
/*95991*/         OPC_MoveParent,
/*95992*/         OPC_CheckType, MVT::i1,
/*95994*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96002*/       /*Scope*/ 13, /*->96016*/
/*96003*/         OPC_CheckPredicate, 45, // Predicate_COND_ULE
/*96005*/         OPC_MoveParent,
/*96006*/         OPC_CheckType, MVT::i1,
/*96008*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_LE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96016*/       /*Scope*/ 13, /*->96030*/
/*96017*/         OPC_CheckPredicate, 42, // Predicate_COND_UGT
/*96019*/         OPC_MoveParent,
/*96020*/         OPC_CheckType, MVT::i1,
/*96022*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GT_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96030*/       /*Scope*/ 13, /*->96044*/
/*96031*/         OPC_CheckPredicate, 47, // Predicate_COND_NE
/*96033*/         OPC_MoveParent,
/*96034*/         OPC_CheckType, MVT::i1,
/*96036*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_NE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96044*/       /*Scope*/ 13, /*->96058*/
/*96045*/         OPC_CheckPredicate, 43, // Predicate_COND_UGE
/*96047*/         OPC_MoveParent,
/*96048*/         OPC_CheckType, MVT::i1,
/*96050*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_GE_U16_e64), 0,
                      MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96058*/       /*Scope*/ 32|128,1/*160*/, /*->96220*/
/*96060*/         OPC_CheckPredicate, 62, // Predicate_COND_NULL
/*96062*/         OPC_MoveParent,
/*96063*/         OPC_CheckType, MVT::i1,
/*96065*/         OPC_Scope, 8, /*->96075*/ // 17 children in Scope
/*96067*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96075*/         /*Scope*/ 8, /*->96084*/
/*96076*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96084*/         /*Scope*/ 8, /*->96093*/
/*96085*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96093*/         /*Scope*/ 8, /*->96102*/
/*96094*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96102*/         /*Scope*/ 8, /*->96111*/
/*96103*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96111*/         /*Scope*/ 8, /*->96120*/
/*96112*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96120*/         /*Scope*/ 8, /*->96129*/
/*96121*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96129*/         /*Scope*/ 8, /*->96138*/
/*96130*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96138*/         /*Scope*/ 8, /*->96147*/
/*96139*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_I16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96147*/         /*Scope*/ 8, /*->96156*/
/*96148*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_F_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96156*/         /*Scope*/ 8, /*->96165*/
/*96157*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96165*/         /*Scope*/ 8, /*->96174*/
/*96166*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_EQ_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96174*/         /*Scope*/ 8, /*->96183*/
/*96175*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_LE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96183*/         /*Scope*/ 8, /*->96192*/
/*96184*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GT_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96192*/         /*Scope*/ 8, /*->96201*/
/*96193*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_NE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96201*/         /*Scope*/ 8, /*->96210*/
/*96202*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_GE_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96210*/         /*Scope*/ 8, /*->96219*/
/*96211*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_T_U16_e64), 0,
                        MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i16:i16:$src0, i16:i16:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U16_e64:i1 i16:i16:$src0, i16:i16:$src1)
/*96219*/         0, /*End of Scope*/
/*96220*/       0, /*End of Scope*/
/*96221*/     0, /*End of Scope*/
/*96222*/   /*SwitchOpcode*/ 26, TARGET_VAL(ISD::BRCOND),// ->96251
/*96225*/     OPC_RecordNode, // #0 = 'brcond' chained node
/*96226*/     OPC_RecordChild1, // #1 = physreg input SCC
/*96227*/     OPC_CheckChild1Type, MVT::i1,
/*96229*/     OPC_RecordChild2, // #2 = $simm16
/*96230*/     OPC_MoveChild2,
/*96231*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*96234*/     OPC_MoveParent,
/*96235*/     OPC_CheckPredicate, 66, // Predicate_si_uniform_br
/*96237*/     OPC_CheckPredicate, 67, // Predicate_si_uniform_br_scc
/*96239*/     OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96241*/     OPC_EmitMergeInputChains1_0,
/*96242*/     OPC_EmitCopyToReg, 1, AMDGPU::SCC,
/*96245*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_CBRANCH_SCC1), 0|OPFL_Chain|OPFL_GlueInput,
                  1/*#Ops*/, 2, 
              // Src: (brcond SCC:i1, (bb:Other):$simm16)<<P:Predicate_si_uniform_br>><<P:Predicate_si_uniform_br_scc>> - Complexity = 4
              // Dst: (S_CBRANCH_SCC1 (bb:Other):$simm16)
/*96251*/   /*SwitchOpcode*/ 87, TARGET_VAL(ISD::Constant),// ->96341
/*96254*/     OPC_RecordNode, // #0 = $imm
/*96255*/     OPC_SwitchType /*4 cases */, 40, MVT::i32,// ->96298
/*96258*/       OPC_Scope, 13, /*->96273*/ // 3 children in Scope
/*96260*/         OPC_CheckPredicate, 68, // Predicate_anonymous_1528
/*96262*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96264*/         OPC_EmitConvertToTarget, 0,
/*96266*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1528>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*96273*/       /*Scope*/ 11, /*->96285*/
/*96274*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96276*/         OPC_EmitConvertToTarget, 0,
/*96278*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*96285*/       /*Scope*/ 11, /*->96297*/
/*96286*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96288*/         OPC_EmitConvertToTarget, 0,
/*96290*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32):$val - Complexity = 3
                  // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*96297*/       0, /*End of Scope*/
/*96298*/     /*SwitchType*/ 13, MVT::i64,// ->96313
/*96300*/       OPC_CheckPredicate, 69, // Predicate_anonymous_1538
/*96302*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96304*/       OPC_EmitConvertToTarget, 0,
/*96306*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1538>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1539>>:$imm)
/*96313*/     /*SwitchType*/ 11, MVT::i16,// ->96326
/*96315*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96317*/       OPC_EmitConvertToTarget, 0,
/*96319*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1, 
                // Src: (imm:i16):$imm - Complexity = 3
                // Dst: (S_MOV_B32:i16 (imm:i16):$imm)
/*96326*/     /*SwitchType*/ 12, MVT::i1,// ->96340
/*96328*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96330*/       OPC_EmitNodeXForm, 6, 0, // as_i64imm
/*96333*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*96340*/     0, // EndSwitchType
/*96341*/   /*SwitchOpcode*/ 73|128,3/*457*/, TARGET_VAL(ISD::BITCAST),// ->96802
/*96345*/     OPC_RecordChild0, // #0 = $src0
/*96346*/     OPC_Scope, 41, /*->96389*/ // 18 children in Scope
/*96348*/       OPC_CheckChild0Type, MVT::f32,
/*96350*/       OPC_SwitchType /*3 cases */, 21, MVT::i32,// ->96374
/*96353*/         OPC_Scope, 5, /*->96360*/ // 2 children in Scope
/*96355*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96357*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:i32:$src0
/*96360*/         /*Scope*/ 12, /*->96373*/
/*96361*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96363*/           OPC_Scope, 3, /*->96368*/ // 2 children in Scope
/*96365*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                      // Dst: VGPR_32:i32:$src0
/*96368*/           /*Scope*/ 3, /*->96372*/
/*96369*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                      // Dst: SReg_32:i32:$src0
/*96372*/           0, /*End of Scope*/
/*96373*/         0, /*End of Scope*/
/*96374*/       /*SwitchType*/ 5, MVT::v2i16,// ->96381
/*96376*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96378*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*96381*/       /*SwitchType*/ 5, MVT::v2f16,// ->96388
/*96383*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96385*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:f32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*96388*/       0, // EndSwitchType
/*96389*/     /*Scope*/ 16, /*->96406*/
/*96390*/       OPC_CheckChild0Type, MVT::f16,
/*96392*/       OPC_CheckType, MVT::i16,
/*96394*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96396*/       OPC_Scope, 3, /*->96401*/ // 2 children in Scope
/*96398*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 VGPR_32:f16:$src0) - Complexity = 3
                  // Dst: VGPR_32:i16:$src0
/*96401*/       /*Scope*/ 3, /*->96405*/
/*96402*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i16 SReg_32:f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i16:$src0
/*96405*/       0, /*End of Scope*/
/*96406*/     /*Scope*/ 25, /*->96432*/
/*96407*/       OPC_CheckChild0Type, MVT::v2i16,
/*96409*/       OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->96417
/*96412*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96414*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*96417*/       /*SwitchType*/ 5, MVT::f32,// ->96424
/*96419*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96421*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*96424*/       /*SwitchType*/ 5, MVT::v2f16,// ->96431
/*96426*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96428*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:v2i16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*96431*/       0, // EndSwitchType
/*96432*/     /*Scope*/ 25, /*->96458*/
/*96433*/       OPC_CheckChild0Type, MVT::v2f16,
/*96435*/       OPC_SwitchType /*3 cases */, 5, MVT::i32,// ->96443
/*96438*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96440*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:i32:$src0
/*96443*/       /*SwitchType*/ 5, MVT::f32,// ->96450
/*96445*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96447*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:f32:$src0
/*96450*/       /*SwitchType*/ 5, MVT::v2i16,// ->96457
/*96452*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96454*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:v2f16:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*96457*/       0, // EndSwitchType
/*96458*/     /*Scope*/ 25, /*->96484*/
/*96459*/       OPC_CheckChild0Type, MVT::f64,
/*96461*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->96469
/*96464*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96466*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*96469*/       /*SwitchType*/ 5, MVT::v2i32,// ->96476
/*96471*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96473*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*96476*/       /*SwitchType*/ 5, MVT::v2f32,// ->96483
/*96478*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96480*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*96483*/       0, // EndSwitchType
/*96484*/     /*Scope*/ 34, /*->96519*/
/*96485*/       OPC_CheckChild0Type, MVT::v2i32,
/*96487*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->96495
/*96490*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96492*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*96495*/       /*SwitchType*/ 5, MVT::f64,// ->96502
/*96497*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96499*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*96502*/       /*SwitchType*/ 14, MVT::v2f32,// ->96518
/*96504*/         OPC_Scope, 5, /*->96511*/ // 2 children in Scope
/*96506*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96508*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*96511*/         /*Scope*/ 5, /*->96517*/
/*96512*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96514*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*96517*/         0, /*End of Scope*/
/*96518*/       0, // EndSwitchType
/*96519*/     /*Scope*/ 34, /*->96554*/
/*96520*/       OPC_CheckChild0Type, MVT::v2f32,
/*96522*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->96530
/*96525*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96527*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*96530*/       /*SwitchType*/ 5, MVT::f64,// ->96537
/*96532*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96534*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*96537*/       /*SwitchType*/ 14, MVT::v2i32,// ->96553
/*96539*/         OPC_Scope, 5, /*->96546*/ // 2 children in Scope
/*96541*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96543*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*96546*/         /*Scope*/ 5, /*->96552*/
/*96547*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96549*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*96552*/         0, /*End of Scope*/
/*96553*/       0, // EndSwitchType
/*96554*/     /*Scope*/ 41, /*->96596*/
/*96555*/       OPC_CheckChild0Type, MVT::i32,
/*96557*/       OPC_SwitchType /*3 cases */, 21, MVT::f32,// ->96581
/*96560*/         OPC_Scope, 5, /*->96567*/ // 2 children in Scope
/*96562*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96564*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: R600_Reg32:f32:$src0
/*96567*/         /*Scope*/ 12, /*->96580*/
/*96568*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96570*/           OPC_Scope, 3, /*->96575*/ // 2 children in Scope
/*96572*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                      // Dst: VGPR_32:f32:$src0
/*96575*/           /*Scope*/ 3, /*->96579*/
/*96576*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                      // Dst: SReg_32:f32:$src0
/*96579*/           0, /*End of Scope*/
/*96580*/         0, /*End of Scope*/
/*96581*/       /*SwitchType*/ 5, MVT::v2i16,// ->96588
/*96583*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96585*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2i16:$src0
/*96588*/       /*SwitchType*/ 5, MVT::v2f16,// ->96595
/*96590*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96592*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f16 SReg_32:i32:$src0) - Complexity = 3
                  // Dst: SReg_32:v2f16:$src0
/*96595*/       0, // EndSwitchType
/*96596*/     /*Scope*/ 16, /*->96613*/
/*96597*/       OPC_CheckChild0Type, MVT::i16,
/*96599*/       OPC_CheckType, MVT::f16,
/*96601*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96603*/       OPC_Scope, 3, /*->96608*/ // 2 children in Scope
/*96605*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 VGPR_32:i16:$src0) - Complexity = 3
                  // Dst: VGPR_32:f16:$src0
/*96608*/       /*Scope*/ 3, /*->96612*/
/*96609*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f16 SReg_32:i16:$src0) - Complexity = 3
                  // Dst: SReg_32:f16:$src0
/*96612*/       0, /*End of Scope*/
/*96613*/     /*Scope*/ 25, /*->96639*/
/*96614*/       OPC_CheckChild0Type, MVT::i64,
/*96616*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->96624
/*96619*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96621*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*96624*/       /*SwitchType*/ 5, MVT::v2i32,// ->96631
/*96626*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96628*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*96631*/       /*SwitchType*/ 5, MVT::v2f32,// ->96638
/*96633*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96635*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*96638*/       0, // EndSwitchType
/*96639*/     /*Scope*/ 27, /*->96667*/
/*96640*/       OPC_CheckChild0Type, MVT::v4f32,
/*96642*/       OPC_SwitchType /*2 cases */, 14, MVT::v4i32,// ->96659
/*96645*/         OPC_Scope, 5, /*->96652*/ // 2 children in Scope
/*96647*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96649*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4i32:$src0
/*96652*/         /*Scope*/ 5, /*->96658*/
/*96653*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96655*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4i32:$src0
/*96658*/         0, /*End of Scope*/
/*96659*/       /*SwitchType*/ 5, MVT::v2f64,// ->96666
/*96661*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96663*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*96666*/       0, // EndSwitchType
/*96667*/     /*Scope*/ 34, /*->96702*/
/*96668*/       OPC_CheckChild0Type, MVT::v4i32,
/*96670*/       OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->96678
/*96673*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96675*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*96678*/       /*SwitchType*/ 14, MVT::v4f32,// ->96694
/*96680*/         OPC_Scope, 5, /*->96687*/ // 2 children in Scope
/*96682*/           OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96684*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*96687*/         /*Scope*/ 5, /*->96693*/
/*96688*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96690*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*96693*/         0, /*End of Scope*/
/*96694*/       /*SwitchType*/ 5, MVT::v2f64,// ->96701
/*96696*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96698*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*96701*/       0, // EndSwitchType
/*96702*/     /*Scope*/ 18, /*->96721*/
/*96703*/       OPC_CheckChild0Type, MVT::v2i64,
/*96705*/       OPC_SwitchType /*2 cases */, 5, MVT::v4i32,// ->96713
/*96708*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96710*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: SReg_128:v4i32:$src0
/*96713*/       /*SwitchType*/ 5, MVT::v2f64,// ->96720
/*96715*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96717*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v2i64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*96720*/       0, // EndSwitchType
/*96721*/     /*Scope*/ 25, /*->96747*/
/*96722*/       OPC_CheckChild0Type, MVT::v2f64,
/*96724*/       OPC_SwitchType /*3 cases */, 5, MVT::v4i32,// ->96732
/*96727*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96729*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*96732*/       /*SwitchType*/ 5, MVT::v2i64,// ->96739
/*96734*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96736*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v2i64:$src0
/*96739*/       /*SwitchType*/ 5, MVT::v4f32,// ->96746
/*96741*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96743*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 VReg_128:v2f64:$src0) - Complexity = 3
                  // Dst: VReg_128:v4f32:$src0
/*96746*/       0, // EndSwitchType
/*96747*/     /*Scope*/ 16, /*->96764*/
/*96748*/       OPC_CheckChild0Type, MVT::v8f32,
/*96750*/       OPC_CheckType, MVT::v8i32,
/*96752*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96754*/       OPC_Scope, 3, /*->96759*/ // 2 children in Scope
/*96756*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*96759*/       /*Scope*/ 3, /*->96763*/
/*96760*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*96763*/       0, /*End of Scope*/
/*96764*/     /*Scope*/ 9, /*->96774*/
/*96765*/       OPC_CheckChild0Type, MVT::v16f32,
/*96767*/       OPC_CheckType, MVT::v16i32,
/*96769*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96771*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*96774*/     /*Scope*/ 16, /*->96791*/
/*96775*/       OPC_CheckChild0Type, MVT::v8i32,
/*96777*/       OPC_CheckType, MVT::v8f32,
/*96779*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96781*/       OPC_Scope, 3, /*->96786*/ // 2 children in Scope
/*96783*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8f32:$src0
/*96786*/       /*Scope*/ 3, /*->96790*/
/*96787*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8f32:$src0
/*96790*/       0, /*End of Scope*/
/*96791*/     /*Scope*/ 9, /*->96801*/
/*96792*/       OPC_CheckChild0Type, MVT::v16i32,
/*96794*/       OPC_CheckType, MVT::v16f32,
/*96796*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96798*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*96801*/     0, /*End of Scope*/
/*96802*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->96813
/*96805*/     OPC_RecordChild0, // #0 = $addr
/*96806*/     OPC_CheckType, MVT::i32,
/*96808*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96810*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*96813*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::DUMMY_CHAIN),// ->96825
/*96816*/     OPC_RecordNode, // #0 = 'R600dummy_chain' chained node
/*96817*/     OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96819*/     OPC_EmitMergeInputChains1_0,
/*96820*/     OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::DUMMY_CHAIN), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (R600dummy_chain) - Complexity = 3
              // Dst: (DUMMY_CHAIN)
/*96825*/   /*SwitchOpcode*/ 40|128,1/*168*/, TARGET_VAL(ISD::SUB),// ->96997
/*96829*/     OPC_RecordChild0, // #0 = $src0
/*96830*/     OPC_RecordChild1, // #1 = $src1
/*96831*/     OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->96949
/*96834*/       OPC_Scope, 100, /*->96936*/ // 2 children in Scope
/*96836*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*96838*/         OPC_EmitInteger, MVT::i32, 0, 
/*96841*/         OPC_EmitInteger, MVT::i32, 0, 
/*96844*/         OPC_EmitInteger, MVT::i32, 1, 
/*96847*/         OPC_EmitInteger, MVT::i32, 0, 
/*96850*/         OPC_EmitInteger, MVT::i32, 0, 
/*96853*/         OPC_EmitInteger, MVT::i32, 0, 
/*96856*/         OPC_EmitInteger, MVT::i32, 0, 
/*96859*/         OPC_EmitInteger, MVT::i32, 0, 
/*96862*/         OPC_EmitInteger, MVT::i32, 0, 
/*96865*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96877*/         OPC_EmitInteger, MVT::i32, 0, 
/*96880*/         OPC_EmitInteger, MVT::i32, 0, 
/*96883*/         OPC_EmitInteger, MVT::i32, 0, 
/*96886*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*96898*/         OPC_EmitInteger, MVT::i32, 1, 
/*96901*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*96904*/         OPC_EmitInteger, MVT::i32, 0, 
/*96907*/         OPC_EmitInteger, MVT::i32, 0, 
/*96910*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUB_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*96936*/       /*Scope*/ 11, /*->96948*/
/*96937*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*96939*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sub:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
                  // Dst: (S_SUB_I32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*96948*/       0, /*End of Scope*/
/*96949*/     /*SwitchType*/ 10, MVT::i16,// ->96961
/*96951*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*96953*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_SUB_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*96961*/     /*SwitchType*/ 33, MVT::v2i16,// ->96996
/*96963*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*96966*/       OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*96969*/       OPC_EmitInteger, MVT::i32, 0, 
/*96972*/       OPC_EmitInteger, MVT::i32, 0, 
/*96975*/       OPC_EmitInteger, MVT::i32, 0, 
/*96978*/       OPC_EmitInteger, MVT::i32, 0, 
/*96981*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_SUB_I16), 0,
                    MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                // Src: (sub:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                // Dst: (V_PK_SUB_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*96996*/     0, // EndSwitchType
/*96997*/   /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::SMIN),// ->97206
/*97001*/     OPC_RecordChild0, // #0 = $src0
/*97002*/     OPC_RecordChild1, // #1 = $src1
/*97003*/     OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->97121
/*97006*/       OPC_Scope, 100, /*->97108*/ // 2 children in Scope
/*97008*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97010*/         OPC_EmitInteger, MVT::i32, 0, 
/*97013*/         OPC_EmitInteger, MVT::i32, 0, 
/*97016*/         OPC_EmitInteger, MVT::i32, 1, 
/*97019*/         OPC_EmitInteger, MVT::i32, 0, 
/*97022*/         OPC_EmitInteger, MVT::i32, 0, 
/*97025*/         OPC_EmitInteger, MVT::i32, 0, 
/*97028*/         OPC_EmitInteger, MVT::i32, 0, 
/*97031*/         OPC_EmitInteger, MVT::i32, 0, 
/*97034*/         OPC_EmitInteger, MVT::i32, 0, 
/*97037*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97049*/         OPC_EmitInteger, MVT::i32, 0, 
/*97052*/         OPC_EmitInteger, MVT::i32, 0, 
/*97055*/         OPC_EmitInteger, MVT::i32, 0, 
/*97058*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97070*/         OPC_EmitInteger, MVT::i32, 1, 
/*97073*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97076*/         OPC_EmitInteger, MVT::i32, 0, 
/*97079*/         OPC_EmitInteger, MVT::i32, 0, 
/*97082*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_INT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97108*/       /*Scope*/ 11, /*->97120*/
/*97109*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97111*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_I32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*97120*/       0, /*End of Scope*/
/*97121*/     /*SwitchType*/ 10, MVT::i16,// ->97133
/*97123*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*97125*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_I16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_I16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*97133*/     /*SwitchType*/ 70, MVT::v2i16,// ->97205
/*97135*/       OPC_Scope, 33, /*->97170*/ // 2 children in Scope
/*97137*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*97140*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*97143*/         OPC_EmitInteger, MVT::i32, 0, 
/*97146*/         OPC_EmitInteger, MVT::i32, 0, 
/*97149*/         OPC_EmitInteger, MVT::i32, 0, 
/*97152*/         OPC_EmitInteger, MVT::i32, 0, 
/*97155*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97170*/       /*Scope*/ 33, /*->97204*/
/*97171*/         OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*97174*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*97177*/         OPC_EmitInteger, MVT::i32, 0, 
/*97180*/         OPC_EmitInteger, MVT::i32, 0, 
/*97183*/         OPC_EmitInteger, MVT::i32, 0, 
/*97186*/         OPC_EmitInteger, MVT::i32, 0, 
/*97189*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_I16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (smin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_I16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97204*/       0, /*End of Scope*/
/*97205*/     0, // EndSwitchType
/*97206*/   /*SwitchOpcode*/ 77|128,1/*205*/, TARGET_VAL(ISD::UMIN),// ->97415
/*97210*/     OPC_RecordChild0, // #0 = $src0
/*97211*/     OPC_RecordChild1, // #1 = $src1
/*97212*/     OPC_SwitchType /*3 cases */, 115, MVT::i32,// ->97330
/*97215*/       OPC_Scope, 100, /*->97317*/ // 2 children in Scope
/*97217*/         OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*97219*/         OPC_EmitInteger, MVT::i32, 0, 
/*97222*/         OPC_EmitInteger, MVT::i32, 0, 
/*97225*/         OPC_EmitInteger, MVT::i32, 1, 
/*97228*/         OPC_EmitInteger, MVT::i32, 0, 
/*97231*/         OPC_EmitInteger, MVT::i32, 0, 
/*97234*/         OPC_EmitInteger, MVT::i32, 0, 
/*97237*/         OPC_EmitInteger, MVT::i32, 0, 
/*97240*/         OPC_EmitInteger, MVT::i32, 0, 
/*97243*/         OPC_EmitInteger, MVT::i32, 0, 
/*97246*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97258*/         OPC_EmitInteger, MVT::i32, 0, 
/*97261*/         OPC_EmitInteger, MVT::i32, 0, 
/*97264*/         OPC_EmitInteger, MVT::i32, 0, 
/*97267*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97279*/         OPC_EmitInteger, MVT::i32, 1, 
/*97282*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97285*/         OPC_EmitInteger, MVT::i32, 0, 
/*97288*/         OPC_EmitInteger, MVT::i32, 0, 
/*97291*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                      MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97317*/       /*Scope*/ 11, /*->97329*/
/*97318*/         OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*97320*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                      MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MIN_U32:i32:i1 i32:i32:$src0, i32:i32:$src1)
/*97329*/       0, /*End of Scope*/
/*97330*/     /*SwitchType*/ 10, MVT::i16,// ->97342
/*97332*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*97334*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_U16_e64), 0,
                    MVT::i16, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                // Dst: (V_MIN_U16_e64:i16 ?:i16:$src0, ?:i16:$src1)
/*97342*/     /*SwitchType*/ 70, MVT::v2i16,// ->97414
/*97344*/       OPC_Scope, 33, /*->97379*/ // 2 children in Scope
/*97346*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*97349*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*97352*/         OPC_EmitInteger, MVT::i32, 0, 
/*97355*/         OPC_EmitInteger, MVT::i32, 0, 
/*97358*/         OPC_EmitInteger, MVT::i32, 0, 
/*97361*/         OPC_EmitInteger, MVT::i32, 0, 
/*97364*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97379*/       /*Scope*/ 33, /*->97413*/
/*97380*/         OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*97383*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*97386*/         OPC_EmitInteger, MVT::i32, 0, 
/*97389*/         OPC_EmitInteger, MVT::i32, 0, 
/*97392*/         OPC_EmitInteger, MVT::i32, 0, 
/*97395*/         OPC_EmitInteger, MVT::i32, 0, 
/*97398*/         OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_U16), 0,
                      MVT::v2i16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (umin:v2i16 (VOP3PMods:v2i16 v2i16:v2i16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2i16 v2i16:v2i16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_U16:v2i16 i32:i32:$src0_modifiers, v2i16:v2i16:$src0, i32:i32:$src1_modifiers, v2i16:v2i16:$src1, i1:i1:$clamp)
/*97413*/       0, /*End of Scope*/
/*97414*/     0, // EndSwitchType
/*97415*/   /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHS),// ->97737
/*97419*/     OPC_RecordChild0, // #0 = $src0
/*97420*/     OPC_RecordChild1, // #1 = $src1
/*97421*/     OPC_CheckType, MVT::i32,
/*97423*/     OPC_Scope, 100, /*->97525*/ // 4 children in Scope
/*97425*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*97427*/       OPC_EmitInteger, MVT::i32, 0, 
/*97430*/       OPC_EmitInteger, MVT::i32, 0, 
/*97433*/       OPC_EmitInteger, MVT::i32, 1, 
/*97436*/       OPC_EmitInteger, MVT::i32, 0, 
/*97439*/       OPC_EmitInteger, MVT::i32, 0, 
/*97442*/       OPC_EmitInteger, MVT::i32, 0, 
/*97445*/       OPC_EmitInteger, MVT::i32, 0, 
/*97448*/       OPC_EmitInteger, MVT::i32, 0, 
/*97451*/       OPC_EmitInteger, MVT::i32, 0, 
/*97454*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97466*/       OPC_EmitInteger, MVT::i32, 0, 
/*97469*/       OPC_EmitInteger, MVT::i32, 0, 
/*97472*/       OPC_EmitInteger, MVT::i32, 0, 
/*97475*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97487*/       OPC_EmitInteger, MVT::i32, 1, 
/*97490*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97493*/       OPC_EmitInteger, MVT::i32, 0, 
/*97496*/       OPC_EmitInteger, MVT::i32, 0, 
/*97499*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97525*/     /*Scope*/ 100, /*->97626*/
/*97526*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*97528*/       OPC_EmitInteger, MVT::i32, 0, 
/*97531*/       OPC_EmitInteger, MVT::i32, 0, 
/*97534*/       OPC_EmitInteger, MVT::i32, 1, 
/*97537*/       OPC_EmitInteger, MVT::i32, 0, 
/*97540*/       OPC_EmitInteger, MVT::i32, 0, 
/*97543*/       OPC_EmitInteger, MVT::i32, 0, 
/*97546*/       OPC_EmitInteger, MVT::i32, 0, 
/*97549*/       OPC_EmitInteger, MVT::i32, 0, 
/*97552*/       OPC_EmitInteger, MVT::i32, 0, 
/*97555*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97567*/       OPC_EmitInteger, MVT::i32, 0, 
/*97570*/       OPC_EmitInteger, MVT::i32, 0, 
/*97573*/       OPC_EmitInteger, MVT::i32, 0, 
/*97576*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97588*/       OPC_EmitInteger, MVT::i32, 1, 
/*97591*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97594*/       OPC_EmitInteger, MVT::i32, 0, 
/*97597*/       OPC_EmitInteger, MVT::i32, 0, 
/*97600*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97626*/     /*Scope*/ 100, /*->97727*/
/*97627*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*97629*/       OPC_EmitInteger, MVT::i32, 0, 
/*97632*/       OPC_EmitInteger, MVT::i32, 0, 
/*97635*/       OPC_EmitInteger, MVT::i32, 1, 
/*97638*/       OPC_EmitInteger, MVT::i32, 0, 
/*97641*/       OPC_EmitInteger, MVT::i32, 0, 
/*97644*/       OPC_EmitInteger, MVT::i32, 0, 
/*97647*/       OPC_EmitInteger, MVT::i32, 0, 
/*97650*/       OPC_EmitInteger, MVT::i32, 0, 
/*97653*/       OPC_EmitInteger, MVT::i32, 0, 
/*97656*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97668*/       OPC_EmitInteger, MVT::i32, 0, 
/*97671*/       OPC_EmitInteger, MVT::i32, 0, 
/*97674*/       OPC_EmitInteger, MVT::i32, 0, 
/*97677*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97689*/       OPC_EmitInteger, MVT::i32, 1, 
/*97692*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97695*/       OPC_EmitInteger, MVT::i32, 0, 
/*97698*/       OPC_EmitInteger, MVT::i32, 0, 
/*97701*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97727*/     /*Scope*/ 8, /*->97736*/
/*97728*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*97736*/     0, /*End of Scope*/
/*97737*/   /*SwitchOpcode*/ 62|128,2/*318*/, TARGET_VAL(ISD::MULHU),// ->98059
/*97741*/     OPC_RecordChild0, // #0 = $src0
/*97742*/     OPC_RecordChild1, // #1 = $src1
/*97743*/     OPC_CheckType, MVT::i32,
/*97745*/     OPC_Scope, 100, /*->97847*/ // 4 children in Scope
/*97747*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*97749*/       OPC_EmitInteger, MVT::i32, 0, 
/*97752*/       OPC_EmitInteger, MVT::i32, 0, 
/*97755*/       OPC_EmitInteger, MVT::i32, 1, 
/*97758*/       OPC_EmitInteger, MVT::i32, 0, 
/*97761*/       OPC_EmitInteger, MVT::i32, 0, 
/*97764*/       OPC_EmitInteger, MVT::i32, 0, 
/*97767*/       OPC_EmitInteger, MVT::i32, 0, 
/*97770*/       OPC_EmitInteger, MVT::i32, 0, 
/*97773*/       OPC_EmitInteger, MVT::i32, 0, 
/*97776*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97788*/       OPC_EmitInteger, MVT::i32, 0, 
/*97791*/       OPC_EmitInteger, MVT::i32, 0, 
/*97794*/       OPC_EmitInteger, MVT::i32, 0, 
/*97797*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97809*/       OPC_EmitInteger, MVT::i32, 1, 
/*97812*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97815*/       OPC_EmitInteger, MVT::i32, 0, 
/*97818*/       OPC_EmitInteger, MVT::i32, 0, 
/*97821*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97847*/     /*Scope*/ 100, /*->97948*/
/*97848*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*97850*/       OPC_EmitInteger, MVT::i32, 0, 
/*97853*/       OPC_EmitInteger, MVT::i32, 0, 
/*97856*/       OPC_EmitInteger, MVT::i32, 1, 
/*97859*/       OPC_EmitInteger, MVT::i32, 0, 
/*97862*/       OPC_EmitInteger, MVT::i32, 0, 
/*97865*/       OPC_EmitInteger, MVT::i32, 0, 
/*97868*/       OPC_EmitInteger, MVT::i32, 0, 
/*97871*/       OPC_EmitInteger, MVT::i32, 0, 
/*97874*/       OPC_EmitInteger, MVT::i32, 0, 
/*97877*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97889*/       OPC_EmitInteger, MVT::i32, 0, 
/*97892*/       OPC_EmitInteger, MVT::i32, 0, 
/*97895*/       OPC_EmitInteger, MVT::i32, 0, 
/*97898*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97910*/       OPC_EmitInteger, MVT::i32, 1, 
/*97913*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*97916*/       OPC_EmitInteger, MVT::i32, 0, 
/*97919*/       OPC_EmitInteger, MVT::i32, 0, 
/*97922*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*97948*/     /*Scope*/ 100, /*->98049*/
/*97949*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*97951*/       OPC_EmitInteger, MVT::i32, 0, 
/*97954*/       OPC_EmitInteger, MVT::i32, 0, 
/*97957*/       OPC_EmitInteger, MVT::i32, 1, 
/*97960*/       OPC_EmitInteger, MVT::i32, 0, 
/*97963*/       OPC_EmitInteger, MVT::i32, 0, 
/*97966*/       OPC_EmitInteger, MVT::i32, 0, 
/*97969*/       OPC_EmitInteger, MVT::i32, 0, 
/*97972*/       OPC_EmitInteger, MVT::i32, 0, 
/*97975*/       OPC_EmitInteger, MVT::i32, 0, 
/*97978*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*97990*/       OPC_EmitInteger, MVT::i32, 0, 
/*97993*/       OPC_EmitInteger, MVT::i32, 0, 
/*97996*/       OPC_EmitInteger, MVT::i32, 0, 
/*97999*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98011*/       OPC_EmitInteger, MVT::i32, 1, 
/*98014*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98017*/       OPC_EmitInteger, MVT::i32, 0, 
/*98020*/       OPC_EmitInteger, MVT::i32, 0, 
/*98023*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98049*/     /*Scope*/ 8, /*->98058*/
/*98050*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*98058*/     0, /*End of Scope*/
/*98059*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(AMDGPUISD::URECIP),// ->98549
/*98063*/     OPC_RecordChild0, // #0 = $src0
/*98064*/     OPC_CheckType, MVT::i32,
/*98066*/     OPC_Scope, 66, /*->98134*/ // 4 children in Scope
/*98068*/       OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*98070*/       OPC_EmitInteger, MVT::i32, 1, 
/*98073*/       OPC_EmitInteger, MVT::i32, 0, 
/*98076*/       OPC_EmitInteger, MVT::i32, 0, 
/*98079*/       OPC_EmitInteger, MVT::i32, 0, 
/*98082*/       OPC_EmitInteger, MVT::i32, 0, 
/*98085*/       OPC_EmitInteger, MVT::i32, 0, 
/*98088*/       OPC_EmitInteger, MVT::i32, 0, 
/*98091*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98103*/       OPC_EmitInteger, MVT::i32, 1, 
/*98106*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98109*/       OPC_EmitInteger, MVT::i32, 0, 
/*98112*/       OPC_EmitInteger, MVT::i32, 0, 
/*98115*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*98134*/     /*Scope*/ 66, /*->98201*/
/*98135*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*98137*/       OPC_EmitInteger, MVT::i32, 1, 
/*98140*/       OPC_EmitInteger, MVT::i32, 0, 
/*98143*/       OPC_EmitInteger, MVT::i32, 0, 
/*98146*/       OPC_EmitInteger, MVT::i32, 0, 
/*98149*/       OPC_EmitInteger, MVT::i32, 0, 
/*98152*/       OPC_EmitInteger, MVT::i32, 0, 
/*98155*/       OPC_EmitInteger, MVT::i32, 0, 
/*98158*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98170*/       OPC_EmitInteger, MVT::i32, 1, 
/*98173*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98176*/       OPC_EmitInteger, MVT::i32, 0, 
/*98179*/       OPC_EmitInteger, MVT::i32, 0, 
/*98182*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*98201*/     /*Scope*/ 38, /*->98240*/
/*98202*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*98204*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*98211*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*98218*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*98225*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 3,  // Results = #4
/*98233*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i16 1333788672:i32, (V_RCP_IFLAG_F32_e32:i16 (V_CVT_F32_U32_e32:i16 ?:i32:$src0))))
/*98240*/     /*Scope*/ 50|128,2/*306*/, /*->98548*/
/*98242*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*98244*/       OPC_EmitInteger, MVT::i32, 1, 
/*98247*/       OPC_EmitInteger, MVT::i32, 0, 
/*98250*/       OPC_EmitInteger, MVT::i32, 0, 
/*98253*/       OPC_EmitInteger, MVT::i32, 0, 
/*98256*/       OPC_EmitInteger, MVT::i32, 0, 
/*98259*/       OPC_EmitInteger, MVT::i32, 0, 
/*98262*/       OPC_EmitInteger, MVT::i32, 1, 
/*98265*/       OPC_EmitInteger, MVT::i32, 0, 
/*98268*/       OPC_EmitInteger, MVT::i32, 0, 
/*98271*/       OPC_EmitInteger, MVT::i32, 0, 
/*98274*/       OPC_EmitInteger, MVT::i32, 1, 
/*98277*/       OPC_EmitInteger, MVT::i32, 0, 
/*98280*/       OPC_EmitInteger, MVT::i32, 0, 
/*98283*/       OPC_EmitInteger, MVT::i32, 0, 
/*98286*/       OPC_EmitInteger, MVT::i32, 1, 
/*98289*/       OPC_EmitInteger, MVT::i32, 0, 
/*98292*/       OPC_EmitInteger, MVT::i32, 0, 
/*98295*/       OPC_EmitInteger, MVT::i32, 0, 
/*98298*/       OPC_EmitInteger, MVT::i32, 0, 
/*98301*/       OPC_EmitInteger, MVT::i32, 0, 
/*98304*/       OPC_EmitInteger, MVT::i32, 0, 
/*98307*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98319*/       OPC_EmitInteger, MVT::i32, 1, 
/*98322*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98325*/       OPC_EmitInteger, MVT::i32, 0, 
/*98328*/       OPC_EmitInteger, MVT::i32, 0, 
/*98331*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*98350*/       OPC_EmitInteger, MVT::i32, 0, 
/*98353*/       OPC_EmitInteger, MVT::i32, 0, 
/*98356*/       OPC_EmitInteger, MVT::i32, 0, 
/*98359*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98371*/       OPC_EmitInteger, MVT::i32, 1, 
/*98374*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98377*/       OPC_EmitInteger, MVT::i32, 0, 
/*98380*/       OPC_EmitInteger, MVT::i32, 0, 
/*98383*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*98402*/       OPC_EmitInteger, MVT::i32, 0, 
/*98405*/       OPC_EmitInteger, MVT::i32, 0, 
/*98408*/       OPC_EmitInteger, MVT::i32, 0, 
/*98411*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98423*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*98430*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*98437*/       OPC_EmitInteger, MVT::i32, 0, 
/*98440*/       OPC_EmitInteger, MVT::i32, 0, 
/*98443*/       OPC_EmitInteger, MVT::i32, 0, 
/*98446*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98458*/       OPC_EmitInteger, MVT::i32, 1, 
/*98461*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98464*/       OPC_EmitInteger, MVT::i32, 0, 
/*98467*/       OPC_EmitInteger, MVT::i32, 0, 
/*98470*/       OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*98496*/       OPC_EmitInteger, MVT::i32, 0, 
/*98499*/       OPC_EmitInteger, MVT::i32, 0, 
/*98502*/       OPC_EmitInteger, MVT::i32, 0, 
/*98505*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98517*/       OPC_EmitInteger, MVT::i32, 1, 
/*98520*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98523*/       OPC_EmitInteger, MVT::i32, 0, 
/*98526*/       OPC_EmitInteger, MVT::i32, 0, 
/*98529*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*98548*/     0, /*End of Scope*/
/*98549*/   /*SwitchOpcode*/ 89|128,1/*217*/, TARGET_VAL(AMDGPUISD::MULHI_U24),// ->98770
/*98553*/     OPC_RecordChild0, // #0 = $src0
/*98554*/     OPC_RecordChild1, // #1 = $src1
/*98555*/     OPC_CheckType, MVT::i32,
/*98557*/     OPC_Scope, 100, /*->98659*/ // 3 children in Scope
/*98559*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*98561*/       OPC_EmitInteger, MVT::i32, 0, 
/*98564*/       OPC_EmitInteger, MVT::i32, 0, 
/*98567*/       OPC_EmitInteger, MVT::i32, 1, 
/*98570*/       OPC_EmitInteger, MVT::i32, 0, 
/*98573*/       OPC_EmitInteger, MVT::i32, 0, 
/*98576*/       OPC_EmitInteger, MVT::i32, 0, 
/*98579*/       OPC_EmitInteger, MVT::i32, 0, 
/*98582*/       OPC_EmitInteger, MVT::i32, 0, 
/*98585*/       OPC_EmitInteger, MVT::i32, 0, 
/*98588*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98600*/       OPC_EmitInteger, MVT::i32, 0, 
/*98603*/       OPC_EmitInteger, MVT::i32, 0, 
/*98606*/       OPC_EmitInteger, MVT::i32, 0, 
/*98609*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98621*/       OPC_EmitInteger, MVT::i32, 1, 
/*98624*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98627*/       OPC_EmitInteger, MVT::i32, 0, 
/*98630*/       OPC_EmitInteger, MVT::i32, 0, 
/*98633*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT24_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98659*/     /*Scope*/ 100, /*->98760*/
/*98660*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*98662*/       OPC_EmitInteger, MVT::i32, 0, 
/*98665*/       OPC_EmitInteger, MVT::i32, 0, 
/*98668*/       OPC_EmitInteger, MVT::i32, 1, 
/*98671*/       OPC_EmitInteger, MVT::i32, 0, 
/*98674*/       OPC_EmitInteger, MVT::i32, 0, 
/*98677*/       OPC_EmitInteger, MVT::i32, 0, 
/*98680*/       OPC_EmitInteger, MVT::i32, 0, 
/*98683*/       OPC_EmitInteger, MVT::i32, 0, 
/*98686*/       OPC_EmitInteger, MVT::i32, 0, 
/*98689*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98701*/       OPC_EmitInteger, MVT::i32, 0, 
/*98704*/       OPC_EmitInteger, MVT::i32, 0, 
/*98707*/       OPC_EmitInteger, MVT::i32, 0, 
/*98710*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98722*/       OPC_EmitInteger, MVT::i32, 1, 
/*98725*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98728*/       OPC_EmitInteger, MVT::i32, 0, 
/*98731*/       OPC_EmitInteger, MVT::i32, 0, 
/*98734*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_UINT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_u24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*98760*/     /*Scope*/ 8, /*->98769*/
/*98761*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*98769*/     0, /*End of Scope*/
/*98770*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_U32),// ->98891
/*98773*/     OPC_RecordChild0, // #0 = $src0
/*98774*/     OPC_RecordChild1, // #1 = $src1
/*98775*/     OPC_RecordChild2, // #2 = $src2
/*98776*/     OPC_CheckChild2Type, MVT::i32,
/*98778*/     OPC_CheckType, MVT::i32,
/*98780*/     OPC_Scope, 98, /*->98880*/ // 2 children in Scope
/*98782*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*98784*/       OPC_EmitInteger, MVT::i32, 0, 
/*98787*/       OPC_EmitInteger, MVT::i32, 0, 
/*98790*/       OPC_EmitInteger, MVT::i32, 0, 
/*98793*/       OPC_EmitInteger, MVT::i32, 0, 
/*98796*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98808*/       OPC_EmitInteger, MVT::i32, 0, 
/*98811*/       OPC_EmitInteger, MVT::i32, 0, 
/*98814*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98826*/       OPC_EmitInteger, MVT::i32, 0, 
/*98829*/       OPC_EmitInteger, MVT::i32, 0, 
/*98832*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98844*/       OPC_EmitInteger, MVT::i32, 1, 
/*98847*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98850*/       OPC_EmitInteger, MVT::i32, 0, 
/*98853*/       OPC_EmitInteger, MVT::i32, 0, 
/*98856*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*98880*/     /*Scope*/ 9, /*->98890*/
/*98881*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*98890*/     0, /*End of Scope*/
/*98891*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFE_I32),// ->99012
/*98894*/     OPC_RecordChild0, // #0 = $src0
/*98895*/     OPC_RecordChild1, // #1 = $src1
/*98896*/     OPC_RecordChild2, // #2 = $src2
/*98897*/     OPC_CheckChild2Type, MVT::i32,
/*98899*/     OPC_CheckType, MVT::i32,
/*98901*/     OPC_Scope, 98, /*->99001*/ // 2 children in Scope
/*98903*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*98905*/       OPC_EmitInteger, MVT::i32, 0, 
/*98908*/       OPC_EmitInteger, MVT::i32, 0, 
/*98911*/       OPC_EmitInteger, MVT::i32, 0, 
/*98914*/       OPC_EmitInteger, MVT::i32, 0, 
/*98917*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98929*/       OPC_EmitInteger, MVT::i32, 0, 
/*98932*/       OPC_EmitInteger, MVT::i32, 0, 
/*98935*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98947*/       OPC_EmitInteger, MVT::i32, 0, 
/*98950*/       OPC_EmitInteger, MVT::i32, 0, 
/*98953*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*98965*/       OPC_EmitInteger, MVT::i32, 1, 
/*98968*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*98971*/       OPC_EmitInteger, MVT::i32, 0, 
/*98974*/       OPC_EmitInteger, MVT::i32, 0, 
/*98977*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99001*/     /*Scope*/ 9, /*->99011*/
/*99002*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99011*/     0, /*End of Scope*/
/*99012*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::BFI),// ->99133
/*99015*/     OPC_RecordChild0, // #0 = $src0
/*99016*/     OPC_RecordChild1, // #1 = $src1
/*99017*/     OPC_RecordChild2, // #2 = $src2
/*99018*/     OPC_CheckChild2Type, MVT::i32,
/*99020*/     OPC_CheckType, MVT::i32,
/*99022*/     OPC_Scope, 98, /*->99122*/ // 2 children in Scope
/*99024*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99026*/       OPC_EmitInteger, MVT::i32, 0, 
/*99029*/       OPC_EmitInteger, MVT::i32, 0, 
/*99032*/       OPC_EmitInteger, MVT::i32, 0, 
/*99035*/       OPC_EmitInteger, MVT::i32, 0, 
/*99038*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99050*/       OPC_EmitInteger, MVT::i32, 0, 
/*99053*/       OPC_EmitInteger, MVT::i32, 0, 
/*99056*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99068*/       OPC_EmitInteger, MVT::i32, 0, 
/*99071*/       OPC_EmitInteger, MVT::i32, 0, 
/*99074*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99086*/       OPC_EmitInteger, MVT::i32, 1, 
/*99089*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99092*/       OPC_EmitInteger, MVT::i32, 0, 
/*99095*/       OPC_EmitInteger, MVT::i32, 0, 
/*99098*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99122*/     /*Scope*/ 9, /*->99132*/
/*99123*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99132*/     0, /*End of Scope*/
/*99133*/   /*SwitchOpcode*/ 2|128,4/*514*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->99651
/*99137*/     OPC_RecordChild0, // #0 = $src
/*99138*/     OPC_MoveChild1,
/*99139*/     OPC_Scope, 39|128,1/*167*/, /*->99309*/ // 4 children in Scope
/*99142*/       OPC_CheckValueType, MVT::i1,
/*99144*/       OPC_MoveParent,
/*99145*/       OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->99272
/*99148*/         OPC_Scope, 104, /*->99254*/ // 2 children in Scope
/*99150*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99152*/           OPC_EmitInteger, MVT::i32, 0, 
/*99155*/           OPC_EmitInteger, MVT::i32, 0, 
/*99158*/           OPC_EmitInteger, MVT::i32, 0, 
/*99161*/           OPC_EmitInteger, MVT::i32, 0, 
/*99164*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99176*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*99179*/           OPC_EmitInteger, MVT::i32, 0, 
/*99182*/           OPC_EmitInteger, MVT::i32, 0, 
/*99185*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99197*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*99200*/           OPC_EmitInteger, MVT::i32, 0, 
/*99203*/           OPC_EmitInteger, MVT::i32, 0, 
/*99206*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99218*/           OPC_EmitInteger, MVT::i32, 1, 
/*99221*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99224*/           OPC_EmitInteger, MVT::i32, 0, 
/*99227*/           OPC_EmitInteger, MVT::i32, 0, 
/*99230*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*99254*/         /*Scope*/ 16, /*->99271*/
/*99255*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99257*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*99262*/           OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32:i1 i32:i32:$src, 65536:i32)
/*99271*/         0, /*End of Scope*/
/*99272*/       /*SwitchType*/ 16, MVT::i64,// ->99290
/*99274*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99276*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*99281*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 65536:i32)
/*99290*/       /*SwitchType*/ 16, MVT::i16,// ->99308
/*99292*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99294*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*99299*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 65536:i32)
/*99308*/       0, // EndSwitchType
/*99309*/     /*Scope*/ 39|128,1/*167*/, /*->99478*/
/*99311*/       OPC_CheckValueType, MVT::i8,
/*99313*/       OPC_MoveParent,
/*99314*/       OPC_SwitchType /*3 cases */, 124, MVT::i32,// ->99441
/*99317*/         OPC_Scope, 9, /*->99328*/ // 2 children in Scope
/*99319*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99321*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*99328*/         /*Scope*/ 111, /*->99440*/
/*99329*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99331*/           OPC_EmitInteger, MVT::i32, 0, 
/*99334*/           OPC_EmitInteger, MVT::i32, 0, 
/*99337*/           OPC_EmitInteger, MVT::i32, 0, 
/*99340*/           OPC_EmitInteger, MVT::i32, 0, 
/*99343*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99355*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*99358*/           OPC_EmitInteger, MVT::i32, 0, 
/*99361*/           OPC_EmitInteger, MVT::i32, 0, 
/*99364*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99376*/           OPC_EmitInteger, MVT::i32, 8, 
/*99379*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*99386*/           OPC_EmitInteger, MVT::i32, 0, 
/*99389*/           OPC_EmitInteger, MVT::i32, 0, 
/*99392*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99404*/           OPC_EmitInteger, MVT::i32, 1, 
/*99407*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99410*/           OPC_EmitInteger, MVT::i32, 0, 
/*99413*/           OPC_EmitInteger, MVT::i32, 0, 
/*99416*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*99440*/         0, /*End of Scope*/
/*99441*/       /*SwitchType*/ 16, MVT::i16,// ->99459
/*99443*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99445*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*99450*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i16 i16:i16:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I32:i16:i1 ?:i16:$src, 524288:i32)
/*99459*/       /*SwitchType*/ 16, MVT::i64,// ->99477
/*99461*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99463*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*99468*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 524288:i32)
/*99477*/       0, // EndSwitchType
/*99478*/     /*Scope*/ 21|128,1/*149*/, /*->99629*/
/*99480*/       OPC_CheckValueType, MVT::i16,
/*99482*/       OPC_MoveParent,
/*99483*/       OPC_SwitchType /*2 cases */, 124, MVT::i32,// ->99610
/*99486*/         OPC_Scope, 9, /*->99497*/ // 2 children in Scope
/*99488*/           OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99490*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*99497*/         /*Scope*/ 111, /*->99609*/
/*99498*/           OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99500*/           OPC_EmitInteger, MVT::i32, 0, 
/*99503*/           OPC_EmitInteger, MVT::i32, 0, 
/*99506*/           OPC_EmitInteger, MVT::i32, 0, 
/*99509*/           OPC_EmitInteger, MVT::i32, 0, 
/*99512*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99524*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*99527*/           OPC_EmitInteger, MVT::i32, 0, 
/*99530*/           OPC_EmitInteger, MVT::i32, 0, 
/*99533*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99545*/           OPC_EmitInteger, MVT::i32, 16, 
/*99548*/           OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*99555*/           OPC_EmitInteger, MVT::i32, 0, 
/*99558*/           OPC_EmitInteger, MVT::i32, 0, 
/*99561*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99573*/           OPC_EmitInteger, MVT::i32, 1, 
/*99576*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99579*/           OPC_EmitInteger, MVT::i32, 0, 
/*99582*/           OPC_EmitInteger, MVT::i32, 0, 
/*99585*/           OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*99609*/         0, /*End of Scope*/
/*99610*/       /*SwitchType*/ 16, MVT::i64,// ->99628
/*99612*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99614*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*99619*/         OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 1048576:i32)
/*99628*/       0, // EndSwitchType
/*99629*/     /*Scope*/ 20, /*->99650*/
/*99630*/       OPC_CheckValueType, MVT::i32,
/*99632*/       OPC_MoveParent,
/*99633*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99635*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*99641*/       OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    MVT::i64, MVT::i1, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64:i1 i64:i64:$src, 2097152:i32)
/*99650*/     0, /*End of Scope*/
/*99651*/   /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_U24),// ->99772
/*99654*/     OPC_RecordChild0, // #0 = $src0
/*99655*/     OPC_RecordChild1, // #1 = $src1
/*99656*/     OPC_RecordChild2, // #2 = $src2
/*99657*/     OPC_CheckChild2Type, MVT::i32,
/*99659*/     OPC_CheckType, MVT::i32,
/*99661*/     OPC_Scope, 98, /*->99761*/ // 2 children in Scope
/*99663*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99665*/       OPC_EmitInteger, MVT::i32, 0, 
/*99668*/       OPC_EmitInteger, MVT::i32, 0, 
/*99671*/       OPC_EmitInteger, MVT::i32, 0, 
/*99674*/       OPC_EmitInteger, MVT::i32, 0, 
/*99677*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99689*/       OPC_EmitInteger, MVT::i32, 0, 
/*99692*/       OPC_EmitInteger, MVT::i32, 0, 
/*99695*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99707*/       OPC_EmitInteger, MVT::i32, 0, 
/*99710*/       OPC_EmitInteger, MVT::i32, 0, 
/*99713*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99725*/       OPC_EmitInteger, MVT::i32, 1, 
/*99728*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99731*/       OPC_EmitInteger, MVT::i32, 0, 
/*99734*/       OPC_EmitInteger, MVT::i32, 0, 
/*99737*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99761*/     /*Scope*/ 9, /*->99771*/
/*99762*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*99771*/     0, /*End of Scope*/
/*99772*/   /*SwitchOpcode*/ 119, TARGET_VAL(ISD::ROTR),// ->99894
/*99775*/     OPC_RecordChild0, // #0 = $src0
/*99776*/     OPC_RecordChild1, // #1 = $src1
/*99777*/     OPC_CheckChild1Type, MVT::i32,
/*99779*/     OPC_CheckType, MVT::i32,
/*99781*/     OPC_Scope, 98, /*->99881*/ // 2 children in Scope
/*99783*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99785*/       OPC_EmitInteger, MVT::i32, 0, 
/*99788*/       OPC_EmitInteger, MVT::i32, 0, 
/*99791*/       OPC_EmitInteger, MVT::i32, 0, 
/*99794*/       OPC_EmitInteger, MVT::i32, 0, 
/*99797*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99809*/       OPC_EmitInteger, MVT::i32, 0, 
/*99812*/       OPC_EmitInteger, MVT::i32, 0, 
/*99815*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99827*/       OPC_EmitInteger, MVT::i32, 0, 
/*99830*/       OPC_EmitInteger, MVT::i32, 0, 
/*99833*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99845*/       OPC_EmitInteger, MVT::i32, 1, 
/*99848*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99851*/       OPC_EmitInteger, MVT::i32, 0, 
/*99854*/       OPC_EmitInteger, MVT::i32, 0, 
/*99857*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*99881*/     /*Scope*/ 11, /*->99893*/
/*99882*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*99884*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*99893*/     0, /*End of Scope*/
/*99894*/   /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_U24),// ->100013
/*99897*/     OPC_RecordChild0, // #0 = $src0
/*99898*/     OPC_RecordChild1, // #1 = $src1
/*99899*/     OPC_CheckType, MVT::i32,
/*99901*/     OPC_Scope, 100, /*->100003*/ // 2 children in Scope
/*99903*/       OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*99905*/       OPC_EmitInteger, MVT::i32, 0, 
/*99908*/       OPC_EmitInteger, MVT::i32, 0, 
/*99911*/       OPC_EmitInteger, MVT::i32, 1, 
/*99914*/       OPC_EmitInteger, MVT::i32, 0, 
/*99917*/       OPC_EmitInteger, MVT::i32, 0, 
/*99920*/       OPC_EmitInteger, MVT::i32, 0, 
/*99923*/       OPC_EmitInteger, MVT::i32, 0, 
/*99926*/       OPC_EmitInteger, MVT::i32, 0, 
/*99929*/       OPC_EmitInteger, MVT::i32, 0, 
/*99932*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99944*/       OPC_EmitInteger, MVT::i32, 0, 
/*99947*/       OPC_EmitInteger, MVT::i32, 0, 
/*99950*/       OPC_EmitInteger, MVT::i32, 0, 
/*99953*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*99965*/       OPC_EmitInteger, MVT::i32, 1, 
/*99968*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*99971*/       OPC_EmitInteger, MVT::i32, 0, 
/*99974*/       OPC_EmitInteger, MVT::i32, 0, 
/*99977*/       OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*100003*/    /*Scope*/ 8, /*->100012*/
/*100004*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*100012*/    0, /*End of Scope*/
/*100013*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::CARRY),// ->100120
/*100016*/    OPC_RecordChild0, // #0 = $src0
/*100017*/    OPC_RecordChild1, // #1 = $src1
/*100018*/    OPC_CheckType, MVT::i32,
/*100020*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100022*/    OPC_EmitInteger, MVT::i32, 0, 
/*100025*/    OPC_EmitInteger, MVT::i32, 0, 
/*100028*/    OPC_EmitInteger, MVT::i32, 1, 
/*100031*/    OPC_EmitInteger, MVT::i32, 0, 
/*100034*/    OPC_EmitInteger, MVT::i32, 0, 
/*100037*/    OPC_EmitInteger, MVT::i32, 0, 
/*100040*/    OPC_EmitInteger, MVT::i32, 0, 
/*100043*/    OPC_EmitInteger, MVT::i32, 0, 
/*100046*/    OPC_EmitInteger, MVT::i32, 0, 
/*100049*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100061*/    OPC_EmitInteger, MVT::i32, 0, 
/*100064*/    OPC_EmitInteger, MVT::i32, 0, 
/*100067*/    OPC_EmitInteger, MVT::i32, 0, 
/*100070*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100082*/    OPC_EmitInteger, MVT::i32, 1, 
/*100085*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100088*/    OPC_EmitInteger, MVT::i32, 0, 
/*100091*/    OPC_EmitInteger, MVT::i32, 0, 
/*100094*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*100120*/  /*SwitchOpcode*/ 104, TARGET_VAL(AMDGPUISD::BORROW),// ->100227
/*100123*/    OPC_RecordChild0, // #0 = $src0
/*100124*/    OPC_RecordChild1, // #1 = $src1
/*100125*/    OPC_CheckType, MVT::i32,
/*100127*/    OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100129*/    OPC_EmitInteger, MVT::i32, 0, 
/*100132*/    OPC_EmitInteger, MVT::i32, 0, 
/*100135*/    OPC_EmitInteger, MVT::i32, 1, 
/*100138*/    OPC_EmitInteger, MVT::i32, 0, 
/*100141*/    OPC_EmitInteger, MVT::i32, 0, 
/*100144*/    OPC_EmitInteger, MVT::i32, 0, 
/*100147*/    OPC_EmitInteger, MVT::i32, 0, 
/*100150*/    OPC_EmitInteger, MVT::i32, 0, 
/*100153*/    OPC_EmitInteger, MVT::i32, 0, 
/*100156*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100168*/    OPC_EmitInteger, MVT::i32, 0, 
/*100171*/    OPC_EmitInteger, MVT::i32, 0, 
/*100174*/    OPC_EmitInteger, MVT::i32, 0, 
/*100177*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100189*/    OPC_EmitInteger, MVT::i32, 1, 
/*100192*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100195*/    OPC_EmitInteger, MVT::i32, 0, 
/*100198*/    OPC_EmitInteger, MVT::i32, 0, 
/*100201*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*100227*/  /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::CTPOP),// ->100369
/*100231*/    OPC_RecordChild0, // #0 = $src0
/*100232*/    OPC_SwitchType /*2 cases */, 80, MVT::i32,// ->100315
/*100235*/      OPC_Scope, 66, /*->100303*/ // 2 children in Scope
/*100237*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100239*/        OPC_EmitInteger, MVT::i32, 1, 
/*100242*/        OPC_EmitInteger, MVT::i32, 0, 
/*100245*/        OPC_EmitInteger, MVT::i32, 0, 
/*100248*/        OPC_EmitInteger, MVT::i32, 0, 
/*100251*/        OPC_EmitInteger, MVT::i32, 0, 
/*100254*/        OPC_EmitInteger, MVT::i32, 0, 
/*100257*/        OPC_EmitInteger, MVT::i32, 0, 
/*100260*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100272*/        OPC_EmitInteger, MVT::i32, 1, 
/*100275*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100278*/        OPC_EmitInteger, MVT::i32, 0, 
/*100281*/        OPC_EmitInteger, MVT::i32, 0, 
/*100284*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*100303*/      /*Scope*/ 10, /*->100314*/
/*100304*/        OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100306*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      MVT::i32, MVT::i1, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32:i1 i32:i32:$src0)
/*100314*/      0, /*End of Scope*/
/*100315*/    /*SwitchType*/ 51, MVT::i64,// ->100368
/*100317*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100319*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*100322*/      OPC_EmitNode2, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    MVT::i16, MVT::i1, 1/*#Ops*/, 0,  // Results = #2 #3
/*100330*/      OPC_EmitInteger, MVT::i32, AMDGPU::SReg_32RegClassID,
/*100333*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 2, 4,  // Results = #5
/*100341*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*100344*/      OPC_EmitInteger, MVT::i32, 0, 
/*100347*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*100354*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*100357*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::i64, 5/*#Ops*/, 1, 5, 6, 8, 9, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (COPY_TO_REGCLASS:i32 (S_BCNT1_I32_B64:i16:i1 ?:i64:$src), SReg_32:i32), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*100368*/    0, // EndSwitchType
/*100369*/  /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::FFBH_U32),// ->100454
/*100372*/    OPC_RecordChild0, // #0 = $src0
/*100373*/    OPC_CheckType, MVT::i32,
/*100375*/    OPC_Scope, 66, /*->100443*/ // 2 children in Scope
/*100377*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100379*/      OPC_EmitInteger, MVT::i32, 1, 
/*100382*/      OPC_EmitInteger, MVT::i32, 0, 
/*100385*/      OPC_EmitInteger, MVT::i32, 0, 
/*100388*/      OPC_EmitInteger, MVT::i32, 0, 
/*100391*/      OPC_EmitInteger, MVT::i32, 0, 
/*100394*/      OPC_EmitInteger, MVT::i32, 0, 
/*100397*/      OPC_EmitInteger, MVT::i32, 0, 
/*100400*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100412*/      OPC_EmitInteger, MVT::i32, 1, 
/*100415*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100418*/      OPC_EmitInteger, MVT::i32, 0, 
/*100421*/      OPC_EmitInteger, MVT::i32, 0, 
/*100424*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUffbh_u32:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*100443*/    /*Scope*/ 9, /*->100453*/
/*100444*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100446*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUffbh_u32:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*100453*/    0, /*End of Scope*/
/*100454*/  /*SwitchOpcode*/ 82, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->100539
/*100457*/    OPC_RecordChild0, // #0 = $src0
/*100458*/    OPC_CheckType, MVT::i32,
/*100460*/    OPC_Scope, 66, /*->100528*/ // 2 children in Scope
/*100462*/      OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*100464*/      OPC_EmitInteger, MVT::i32, 1, 
/*100467*/      OPC_EmitInteger, MVT::i32, 0, 
/*100470*/      OPC_EmitInteger, MVT::i32, 0, 
/*100473*/      OPC_EmitInteger, MVT::i32, 0, 
/*100476*/      OPC_EmitInteger, MVT::i32, 0, 
/*100479*/      OPC_EmitInteger, MVT::i32, 0, 
/*100482*/      OPC_EmitInteger, MVT::i32, 0, 
/*100485*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100497*/      OPC_EmitInteger, MVT::i32, 1, 
/*100500*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100503*/      OPC_EmitInteger, MVT::i32, 0, 
/*100506*/      OPC_EmitInteger, MVT::i32, 0, 
/*100509*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*100528*/    /*Scope*/ 9, /*->100538*/
/*100529*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100531*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*100538*/    0, /*End of Scope*/
/*100539*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::MAD_I24),// ->100660
/*100542*/    OPC_RecordChild0, // #0 = $src0
/*100543*/    OPC_RecordChild1, // #1 = $src1
/*100544*/    OPC_RecordChild2, // #2 = $src2
/*100545*/    OPC_CheckChild2Type, MVT::i32,
/*100547*/    OPC_CheckType, MVT::i32,
/*100549*/    OPC_Scope, 98, /*->100649*/ // 2 children in Scope
/*100551*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*100553*/      OPC_EmitInteger, MVT::i32, 0, 
/*100556*/      OPC_EmitInteger, MVT::i32, 0, 
/*100559*/      OPC_EmitInteger, MVT::i32, 0, 
/*100562*/      OPC_EmitInteger, MVT::i32, 0, 
/*100565*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100577*/      OPC_EmitInteger, MVT::i32, 0, 
/*100580*/      OPC_EmitInteger, MVT::i32, 0, 
/*100583*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100595*/      OPC_EmitInteger, MVT::i32, 0, 
/*100598*/      OPC_EmitInteger, MVT::i32, 0, 
/*100601*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100613*/      OPC_EmitInteger, MVT::i32, 1, 
/*100616*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100619*/      OPC_EmitInteger, MVT::i32, 0, 
/*100622*/      OPC_EmitInteger, MVT::i32, 0, 
/*100625*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*100649*/    /*Scope*/ 9, /*->100659*/
/*100650*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*100659*/    0, /*End of Scope*/
/*100660*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MUL_I24),// ->100779
/*100663*/    OPC_RecordChild0, // #0 = $src0
/*100664*/    OPC_RecordChild1, // #1 = $src1
/*100665*/    OPC_CheckType, MVT::i32,
/*100667*/    OPC_Scope, 100, /*->100769*/ // 2 children in Scope
/*100669*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*100671*/      OPC_EmitInteger, MVT::i32, 0, 
/*100674*/      OPC_EmitInteger, MVT::i32, 0, 
/*100677*/      OPC_EmitInteger, MVT::i32, 1, 
/*100680*/      OPC_EmitInteger, MVT::i32, 0, 
/*100683*/      OPC_EmitInteger, MVT::i32, 0, 
/*100686*/      OPC_EmitInteger, MVT::i32, 0, 
/*100689*/      OPC_EmitInteger, MVT::i32, 0, 
/*100692*/      OPC_EmitInteger, MVT::i32, 0, 
/*100695*/      OPC_EmitInteger, MVT::i32, 0, 
/*100698*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100710*/      OPC_EmitInteger, MVT::i32, 0, 
/*100713*/      OPC_EmitInteger, MVT::i32, 0, 
/*100716*/      OPC_EmitInteger, MVT::i32, 0, 
/*100719*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100731*/      OPC_EmitInteger, MVT::i32, 1, 
/*100734*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100737*/      OPC_EmitInteger, MVT::i32, 0, 
/*100740*/      OPC_EmitInteger, MVT::i32, 0, 
/*100743*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*100769*/    /*Scope*/ 8, /*->100778*/
/*100770*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*100778*/    0, /*End of Scope*/
/*100779*/  /*SwitchOpcode*/ 116, TARGET_VAL(AMDGPUISD::MULHI_I24),// ->100898
/*100782*/    OPC_RecordChild0, // #0 = $src0
/*100783*/    OPC_RecordChild1, // #1 = $src1
/*100784*/    OPC_CheckType, MVT::i32,
/*100786*/    OPC_Scope, 100, /*->100888*/ // 2 children in Scope
/*100788*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*100790*/      OPC_EmitInteger, MVT::i32, 0, 
/*100793*/      OPC_EmitInteger, MVT::i32, 0, 
/*100796*/      OPC_EmitInteger, MVT::i32, 1, 
/*100799*/      OPC_EmitInteger, MVT::i32, 0, 
/*100802*/      OPC_EmitInteger, MVT::i32, 0, 
/*100805*/      OPC_EmitInteger, MVT::i32, 0, 
/*100808*/      OPC_EmitInteger, MVT::i32, 0, 
/*100811*/      OPC_EmitInteger, MVT::i32, 0, 
/*100814*/      OPC_EmitInteger, MVT::i32, 0, 
/*100817*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100829*/      OPC_EmitInteger, MVT::i32, 0, 
/*100832*/      OPC_EmitInteger, MVT::i32, 0, 
/*100835*/      OPC_EmitInteger, MVT::i32, 0, 
/*100838*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*100850*/      OPC_EmitInteger, MVT::i32, 1, 
/*100853*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*100856*/      OPC_EmitInteger, MVT::i32, 0, 
/*100859*/      OPC_EmitInteger, MVT::i32, 0, 
/*100862*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULHI_INT_cm24), 0,
                    MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmulhi_i24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm24:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*100888*/    /*Scope*/ 8, /*->100897*/
/*100889*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_HI_I32_I24_e64), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmulhi_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_HI_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*100897*/    0, /*End of Scope*/
/*100898*/  /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ISD::ANY_EXTEND),// ->101087
/*100902*/    OPC_RecordChild0, // #0 = $src
/*100903*/    OPC_SwitchType /*3 cases */, 34, MVT::i32,// ->100940
/*100906*/      OPC_Scope, 11, /*->100919*/ // 2 children in Scope
/*100908*/        OPC_CheckChild0Type, MVT::i16,
/*100910*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*100912*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (anyext:i32 i16:i16:$src) - Complexity = 3
                  // Dst: (COPY:i32 ?:i16:$src)
/*100919*/      /*Scope*/ 19, /*->100939*/
/*100920*/        OPC_CheckChild0Type, MVT::i1,
/*100922*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100924*/        OPC_EmitInteger, MVT::i32, 0, 
/*100927*/        OPC_EmitInteger, MVT::i32, 1, 
/*100930*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*100939*/      0, /*End of Scope*/
/*100940*/    /*SwitchType*/ 17, MVT::i16,// ->100959
/*100942*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*100944*/      OPC_EmitInteger, MVT::i32, 0, 
/*100947*/      OPC_EmitInteger, MVT::i32, 1, 
/*100950*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i16 i1:i1:$src) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src)
/*100959*/    /*SwitchType*/ 125, MVT::i64,// ->101086
/*100961*/      OPC_Scope, 30, /*->100993*/ // 3 children in Scope
/*100963*/        OPC_CheckChild0Type, MVT::i32,
/*100965*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*100967*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*100970*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*100973*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::i32, 0/*#Ops*/,  // Results = #3
/*100979*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*100982*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (IMPLICIT_DEF:i32), sub1:i32)
/*100993*/      /*Scope*/ 41, /*->101035*/
/*100994*/        OPC_CheckChild0Type, MVT::i16,
/*100996*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*100998*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*101001*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*101008*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101011*/        OPC_EmitInteger, MVT::i32, 0, 
/*101014*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 4,  // Results = #5
/*101021*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101024*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                  // Src: (anyext:i64 i16:i16:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (COPY:i32 ?:i16:$src), sub0:i32, (V_MOV_B32_e32:i16 0:i32), sub1:i32)
/*101035*/      /*Scope*/ 49, /*->101085*/
/*101036*/        OPC_CheckChild0Type, MVT::i1,
/*101038*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101040*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*101043*/        OPC_EmitInteger, MVT::i32, 0, 
/*101046*/        OPC_EmitInteger, MVT::i32, 1, 
/*101049*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*101058*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101061*/        OPC_EmitInteger, MVT::i32, 0, 
/*101064*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*101071*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*101074*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i16 0:i32), sub1:i32)
/*101085*/      0, /*End of Scope*/
/*101086*/    0, // EndSwitchType
/*101087*/  /*SwitchOpcode*/ 21|128,1/*149*/, TARGET_VAL(ISD::TRUNCATE),// ->101240
/*101091*/    OPC_RecordChild0, // #0 = $src
/*101092*/    OPC_SwitchType /*3 cases */, 30, MVT::i16,// ->101125
/*101095*/      OPC_Scope, 11, /*->101108*/ // 2 children in Scope
/*101097*/        OPC_CheckChild0Type, MVT::i32,
/*101099*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*101101*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                      MVT::i16, 1/*#Ops*/, 0, 
                  // Src: (trunc:i16 i32:i32:$src) - Complexity = 3
                  // Dst: (COPY:i16 ?:i32:$src)
/*101108*/      /*Scope*/ 15, /*->101124*/
/*101109*/        OPC_CheckChild0Type, MVT::i64,
/*101111*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*101113*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101116*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 0, 1, 
                  // Src: (trunc:i16 i64:i64:$src) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:i16 ?:i64:$src, sub0:i32)
/*101124*/      0, /*End of Scope*/
/*101125*/    /*SwitchType*/ 13, MVT::i32,// ->101140
/*101127*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101129*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101132*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*101140*/    /*SwitchType*/ 97, MVT::i1,// ->101239
/*101142*/      OPC_Scope, 27, /*->101171*/ // 3 children in Scope
/*101144*/        OPC_CheckChild0Type, MVT::i32,
/*101146*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101148*/        OPC_EmitInteger, MVT::i32, 1, 
/*101151*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*101160*/        OPC_EmitInteger, MVT::i32, 1, 
/*101163*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i32:$a), 1:i32)
/*101171*/      /*Scope*/ 27, /*->101199*/
/*101172*/        OPC_CheckChild0Type, MVT::i16,
/*101174*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101176*/        OPC_EmitInteger, MVT::i32, 1, 
/*101179*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 0,  // Results = #2 #3
/*101188*/        OPC_EmitInteger, MVT::i32, 1, 
/*101191*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 2, 4, 
                  // Src: (trunc:i1 i16:i16:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, ?:i16:$a), 1:i32)
/*101199*/      /*Scope*/ 38, /*->101238*/
/*101200*/        OPC_CheckChild0Type, MVT::i64,
/*101202*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101204*/        OPC_EmitInteger, MVT::i32, 1, 
/*101207*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*101210*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*101218*/        OPC_EmitNode2, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      MVT::i16, MVT::i1, 2/*#Ops*/, 1, 3,  // Results = #4 #5
/*101227*/        OPC_EmitInteger, MVT::i32, 1, 
/*101230*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      MVT::i1, 2/*#Ops*/, 4, 6, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_U32_e64:i1 (S_AND_B32:i16:i1 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*101238*/      0, /*End of Scope*/
/*101239*/    0, // EndSwitchType
/*101240*/  /*SwitchOpcode*/ 12, TARGET_VAL(ISD::BITREVERSE),// ->101255
/*101243*/    OPC_RecordChild0, // #0 = $src0
/*101244*/    OPC_CheckType, MVT::i32,
/*101246*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101248*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (bitreverse:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*101255*/  /*SwitchOpcode*/ 12, TARGET_VAL(AMDGPUISD::FFBH_I32),// ->101270
/*101258*/    OPC_RecordChild0, // #0 = $src0
/*101259*/    OPC_CheckType, MVT::i32,
/*101261*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101263*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUffbh_i32:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*101270*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->101289
/*101273*/    OPC_CaptureGlueInput,
/*101274*/    OPC_RecordChild0, // #0 = $src0
/*101275*/    OPC_RecordChild1, // #1 = $src1
/*101276*/    OPC_CheckType, MVT::i32,
/*101278*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101280*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*101289*/  /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->101308
/*101292*/    OPC_CaptureGlueInput,
/*101293*/    OPC_RecordChild0, // #0 = $src0
/*101294*/    OPC_RecordChild1, // #1 = $src1
/*101295*/    OPC_CheckType, MVT::i32,
/*101297*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101299*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32:i1 SSrc_b32:i32:$src0, SSrc_b32:i32:$src1)
/*101308*/  /*SwitchOpcode*/ 22, TARGET_VAL(AMDGPUISD::ENDPGM),// ->101333
/*101311*/    OPC_RecordNode, // #0 = 'AMDGPUendpgm' chained node
/*101312*/    OPC_CaptureGlueInput,
/*101313*/    OPC_Scope, 8, /*->101323*/ // 2 children in Scope
/*101315*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101317*/      OPC_EmitMergeInputChains1_0,
/*101318*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (S_ENDPGM)
/*101323*/    /*Scope*/ 8, /*->101332*/
/*101324*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101326*/      OPC_EmitMergeInputChains1_0,
/*101327*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#Ops*/, 
                // Src: (AMDGPUendpgm) - Complexity = 3
                // Dst: (RETURN)
/*101332*/    0, /*End of Scope*/
/*101333*/  /*SwitchOpcode*/ 29, TARGET_VAL(ISD::BR),// ->101365
/*101336*/    OPC_RecordNode, // #0 = 'br' chained node
/*101337*/    OPC_RecordChild1, // #1 = $simm16
/*101338*/    OPC_MoveChild1,
/*101339*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*101342*/    OPC_MoveParent,
/*101343*/    OPC_Scope, 9, /*->101354*/ // 2 children in Scope
/*101345*/      OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101347*/      OPC_EmitMergeInputChains1_0,
/*101348*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*101354*/    /*Scope*/ 9, /*->101364*/
/*101355*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101357*/      OPC_EmitMergeInputChains1_0,
/*101358*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*101364*/    0, /*End of Scope*/
/*101365*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->101383
/*101368*/    OPC_RecordChild0, // #0 = $src0
/*101369*/    OPC_RecordChild1, // #1 = $src1
/*101370*/    OPC_CheckType, MVT::i32,
/*101372*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101374*/    OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  MVT::i32, MVT::i1, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32:i1 ?:i32:$src0, ?:i32:$src1)
/*101383*/  /*SwitchOpcode*/ 25, TARGET_VAL(ISD::READCYCLECOUNTER),// ->101411
/*101386*/    OPC_RecordNode, // #0 = 'readcyclecounter' chained node
/*101387*/    OPC_CheckType, MVT::i64,
/*101389*/    OPC_Scope, 9, /*->101400*/ // 2 children in Scope
/*101391*/      OPC_CheckPatternPredicate, 3, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*101393*/      OPC_EmitMergeInputChains1_0,
/*101394*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMTIME:i64)
/*101400*/    /*Scope*/ 9, /*->101410*/
/*101401*/      OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*101403*/      OPC_EmitMergeInputChains1_0,
/*101404*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MEMREALTIME), 0|OPFL_Chain,
                    MVT::i64, 0/*#Ops*/, 
                // Src: (readcyclecounter:i64) - Complexity = 3
                // Dst: (S_MEMREALTIME:i64)
/*101410*/    0, /*End of Scope*/
/*101411*/  /*SwitchOpcode*/ 19, TARGET_VAL(AMDGPUISD::IF),// ->101433
/*101414*/    OPC_RecordNode, // #0 = 'AMDGPUif' chained node
/*101415*/    OPC_RecordChild1, // #1 = $vcc
/*101416*/    OPC_RecordChild2, // #2 = $target
/*101417*/    OPC_MoveChild2,
/*101418*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*101421*/    OPC_MoveParent,
/*101422*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101424*/    OPC_EmitMergeInputChains1_0,
/*101425*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                  MVT::i64, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUif:i64 i1:i1:$vcc, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*101433*/  /*SwitchOpcode*/ 18, TARGET_VAL(AMDGPUISD::LOOP),// ->101454
/*101436*/    OPC_RecordNode, // #0 = 'AMDGPUloop' chained node
/*101437*/    OPC_RecordChild1, // #1 = $saved
/*101438*/    OPC_RecordChild2, // #2 = $target
/*101439*/    OPC_MoveChild2,
/*101440*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*101443*/    OPC_MoveParent,
/*101444*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101446*/    OPC_EmitMergeInputChains1_0,
/*101447*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                  2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUloop i64:i64:$saved, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*101454*/  /*SwitchOpcode*/ 10, TARGET_VAL(AMDGPUISD::RETURN_TO_EPILOG),// ->101467
/*101457*/    OPC_RecordNode, // #0 = 'AMDGPUreturn_to_epilog' chained node
/*101458*/    OPC_CaptureGlueInput,
/*101459*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101461*/    OPC_EmitMergeInputChains1_0,
/*101462*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_RETURN_TO_EPILOG), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#Ops*/, 
              // Src: (AMDGPUreturn_to_epilog) - Complexity = 3
              // Dst: (SI_RETURN_TO_EPILOG)
/*101467*/  /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::ELSE),// ->101493
/*101470*/    OPC_RecordNode, // #0 = 'AMDGPUelse' chained node
/*101471*/    OPC_RecordChild1, // #1 = $src
/*101472*/    OPC_RecordChild2, // #2 = $target
/*101473*/    OPC_MoveChild2,
/*101474*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*101477*/    OPC_MoveParent,
/*101478*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101480*/    OPC_EmitMergeInputChains1_0,
/*101481*/    OPC_EmitInteger, MVT::i1, 0, 
/*101484*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                  MVT::i64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUelse:i64 i64:i64:$src, (bb:Other):$target) - Complexity = 3
              // Dst: (SI_ELSE:i64 ?:i64:$src, ?:Other:$target, 0:i1)
/*101493*/  /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SELECT),// ->101555
/*101496*/    OPC_RecordChild0, // #0 = $src0
/*101497*/    OPC_CheckChild0Type, MVT::i1,
/*101499*/    OPC_RecordChild1, // #1 = $src1
/*101500*/    OPC_RecordChild2, // #2 = $src2
/*101501*/    OPC_SwitchType /*4 cases */, 11, MVT::i16,// ->101515
/*101504*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101506*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i16 i1:i1:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i16 ?:i16:$src2, ?:i16:$src1, ?:i1:$src0)
/*101515*/    /*SwitchType*/ 11, MVT::i32,// ->101528
/*101517*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101519*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*101528*/    /*SwitchType*/ 11, MVT::f16,// ->101541
/*101530*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101532*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f16, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f16 i1:i1:$src0, f16:f16:$src1, f16:f16:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f16 ?:f16:$src2, ?:f16:$src1, ?:i1:$src0)
/*101541*/    /*SwitchType*/ 11, MVT::f32,// ->101554
/*101543*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101545*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, ?:i1:$src0)
/*101554*/    0, // EndSwitchType
/*101555*/  /*SwitchOpcode*/ 15, TARGET_VAL(ISD::FrameIndex),// ->101573
/*101558*/    OPC_RecordNode, // #0 = $fi
/*101559*/    OPC_CheckType, MVT::i32,
/*101561*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101563*/    OPC_EmitNodeXForm, 7, 0, // frameindex_to_targetframeindex
/*101566*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (frameindex:i32):$fi - Complexity = 3
              // Dst: (V_MOV_B32_e32:i32 (frameindex_to_targetframeindex:i32 ?:i32:$fi))
/*101573*/  /*SwitchOpcode*/ 14, TARGET_VAL(AMDGPUISD::FP16_ZEXT),// ->101590
/*101576*/    OPC_RecordChild0, // #0 = $src
/*101577*/    OPC_CheckChild0Type, MVT::f16,
/*101579*/    OPC_CheckType, MVT::i32,
/*101581*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101583*/    OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY), 0,
                  MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUfp16_zext:i32 f16:f16:$src) - Complexity = 3
              // Dst: (COPY:i32 ?:f16:$src)
/*101590*/  /*SwitchOpcode*/ 51, TARGET_VAL(ISD::BSWAP),// ->101644
/*101593*/    OPC_RecordChild0, // #0 = $a
/*101594*/    OPC_CheckType, MVT::i32,
/*101596*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101598*/    OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*101604*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*101611*/    OPC_EmitInteger, MVT::i32, 24, 
/*101614*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*101623*/    OPC_EmitInteger, MVT::i32, 8, 
/*101626*/    OPC_EmitNode1, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  MVT::i16, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*101635*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i16 16711935:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i16 ?:i32:$a, ?:i32:$a, 8:i32))
/*101644*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->101683
/*101647*/    OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*101648*/    OPC_RecordChild1, // #1 = $target
/*101649*/    OPC_MoveChild1,
/*101650*/    OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*101653*/    OPC_MoveParent,
/*101654*/    OPC_RecordChild2, // #2 = $src0
/*101655*/    OPC_Scope, 12, /*->101669*/ // 2 children in Scope
/*101657*/      OPC_CheckChild2Type, MVT::i32,
/*101659*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101661*/      OPC_EmitMergeInputChains1_0,
/*101662*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*101669*/    /*Scope*/ 12, /*->101682*/
/*101670*/      OPC_CheckChild2Type, MVT::f32,
/*101672*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*101674*/      OPC_EmitMergeInputChains1_0,
/*101675*/      OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*101682*/    0, /*End of Scope*/
/*101683*/  /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::KILL),// ->101699
/*101686*/    OPC_RecordNode, // #0 = 'AMDGPUkill' chained node
/*101687*/    OPC_RecordChild1, // #1 = $src
/*101688*/    OPC_CheckChild1Type, MVT::i32,
/*101690*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101692*/    OPC_EmitMergeInputChains1_0,
/*101693*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (AMDGPUkill i32:i32:$src) - Complexity = 3
              // Dst: (SI_KILL i32:i32:$src)
/*101699*/  /*SwitchOpcode*/ 13, TARGET_VAL(ISD::TRAP),// ->101715
/*101702*/    OPC_RecordNode, // #0 = 'trap' chained node
/*101703*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101705*/    OPC_EmitMergeInputChains1_0,
/*101706*/    OPC_EmitInteger, MVT::i16, 2, 
/*101709*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_TRAP_PSEUDO), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (trap) - Complexity = 3
              // Dst: (S_TRAP_PSEUDO 2:i16)
/*101715*/  /*SwitchOpcode*/ 13, TARGET_VAL(ISD::DEBUGTRAP),// ->101731
/*101718*/    OPC_RecordNode, // #0 = 'debugtrap' chained node
/*101719*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*101721*/    OPC_EmitMergeInputChains1_0,
/*101722*/    OPC_EmitInteger, MVT::i16, 3, 
/*101725*/    OPC_MorphNodeTo0, TARGET_VAL(AMDGPU::S_TRAP_PSEUDO), 0|OPFL_Chain,
                  1/*#Ops*/, 1, 
              // Src: (debugtrap) - Complexity = 3
              // Dst: (S_TRAP_PSEUDO 3:i16)
/*101731*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::CVT_PKRTZ_F16_F32),// ->101758
/*101734*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*101735*/    OPC_CheckChild0Type, MVT::f32,
/*101737*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*101738*/    OPC_CheckType, MVT::i32,
/*101740*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*101743*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*101746*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                  MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUpkrtz_f16_f32:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*101758*/  /*SwitchOpcode*/ 95, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->101856
/*101761*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*101762*/    OPC_CheckType, MVT::i1,
/*101764*/    OPC_Scope, 40, /*->101806*/ // 3 children in Scope
/*101766*/      OPC_CheckChild0Type, MVT::f32,
/*101768*/      OPC_RecordChild1, // #1 = $src1
/*101769*/      OPC_CheckChild1Type, MVT::i32,
/*101771*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*101774*/      OPC_Scope, 9, /*->101785*/ // 3 children in Scope
/*101776*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*101785*/      /*Scope*/ 9, /*->101795*/
/*101786*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*101795*/      /*Scope*/ 9, /*->101805*/
/*101796*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F16_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*101805*/      0, /*End of Scope*/
/*101806*/    /*Scope*/ 30, /*->101837*/
/*101807*/      OPC_CheckChild0Type, MVT::f64,
/*101809*/      OPC_RecordChild1, // #1 = $src1
/*101810*/      OPC_CheckChild1Type, MVT::i32,
/*101812*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*101815*/      OPC_Scope, 9, /*->101826*/ // 2 children in Scope
/*101817*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*101826*/      /*Scope*/ 9, /*->101836*/
/*101827*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*101836*/      0, /*End of Scope*/
/*101837*/    /*Scope*/ 17, /*->101855*/
/*101838*/      OPC_CheckChild0Type, MVT::f16,
/*101840*/      OPC_RecordChild1, // #1 = $src1
/*101841*/      OPC_CheckChild1Type, MVT::i32,
/*101843*/      OPC_CheckComplexPat, /*CP*/23, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*101846*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F16_e64), 0,
                    MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f16 f16:f16:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                // Dst: (V_CMP_CLASS_F16_e64:i1 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1)
/*101855*/    0, /*End of Scope*/
/*101856*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMIN3),// ->101875
/*101859*/    OPC_RecordChild0, // #0 = $src0
/*101860*/    OPC_RecordChild1, // #1 = $src1
/*101861*/    OPC_RecordChild2, // #2 = $src2
/*101862*/    OPC_CheckChild2Type, MVT::i32,
/*101864*/    OPC_CheckType, MVT::i32,
/*101866*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*101875*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMIN3),// ->101894
/*101878*/    OPC_RecordChild0, // #0 = $src0
/*101879*/    OPC_RecordChild1, // #1 = $src1
/*101880*/    OPC_RecordChild2, // #2 = $src2
/*101881*/    OPC_CheckChild2Type, MVT::i32,
/*101883*/    OPC_CheckType, MVT::i32,
/*101885*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*101894*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::SMAX3),// ->101913
/*101897*/    OPC_RecordChild0, // #0 = $src0
/*101898*/    OPC_RecordChild1, // #1 = $src1
/*101899*/    OPC_RecordChild2, // #2 = $src2
/*101900*/    OPC_CheckChild2Type, MVT::i32,
/*101902*/    OPC_CheckType, MVT::i32,
/*101904*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*101913*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::UMAX3),// ->101932
/*101916*/    OPC_RecordChild0, // #0 = $src0
/*101917*/    OPC_RecordChild1, // #1 = $src1
/*101918*/    OPC_RecordChild2, // #2 = $src2
/*101919*/    OPC_CheckChild2Type, MVT::i32,
/*101921*/    OPC_CheckType, MVT::i32,
/*101923*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*101932*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::SMED3),// ->101966
/*101935*/    OPC_RecordChild0, // #0 = $src0
/*101936*/    OPC_RecordChild1, // #1 = $src1
/*101937*/    OPC_RecordChild2, // #2 = $src2
/*101938*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->101952
/*101941*/      OPC_CheckChild2Type, MVT::i32,
/*101943*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*101952*/    /*SwitchType*/ 11, MVT::i16,// ->101965
/*101954*/      OPC_CheckChild2Type, MVT::i16,
/*101956*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_I16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUsmed3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MED3_I16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*101965*/    0, // EndSwitchType
/*101966*/  /*SwitchOpcode*/ 31, TARGET_VAL(AMDGPUISD::UMED3),// ->102000
/*101969*/    OPC_RecordChild0, // #0 = $src0
/*101970*/    OPC_RecordChild1, // #1 = $src1
/*101971*/    OPC_RecordChild2, // #2 = $src2
/*101972*/    OPC_SwitchType /*2 cases */, 11, MVT::i32,// ->101986
/*101975*/      OPC_CheckChild2Type, MVT::i32,
/*101977*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U32), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumed3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MED3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*101986*/    /*SwitchType*/ 11, MVT::i16,// ->101999
/*101988*/      OPC_CheckChild2Type, MVT::i16,
/*101990*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_U16), 0,
                    MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUumed3:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2) - Complexity = -997
                // Dst: (V_MED3_U16:i16 i16:i16:$src0, i16:i16:$src1, i16:i16:$src2)
/*101999*/    0, // EndSwitchType
/*102000*/  /*SwitchOpcode*/ 91, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->102094
/*102003*/    OPC_RecordMemRef,
/*102004*/    OPC_RecordChild0, // #0 = $sbase
/*102005*/    OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*102006*/    OPC_Scope, 36, /*->102044*/ // 3 children in Scope
/*102008*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102010*/      OPC_Scope, 15, /*->102027*/ // 2 children in Scope
/*102012*/        OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectSMRDBufferImm:$ #2
/*102015*/        OPC_EmitInteger, MVT::i1, 0, 
/*102018*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*102027*/      /*Scope*/ 15, /*->102043*/
/*102028*/        OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*102031*/        OPC_EmitInteger, MVT::i1, 0, 
/*102034*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 109
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*102043*/      0, /*End of Scope*/
/*102044*/    /*Scope*/ 17, /*->102062*/
/*102045*/      OPC_CheckPatternPredicate, 16, // (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS)
/*102047*/      OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*102050*/      OPC_EmitInteger, MVT::i1, 0, 
/*102053*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    MVT::f32, 3/*#Ops*/, 0, 2, 3, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 109
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset, 0:i1)
/*102062*/    /*Scope*/ 30, /*->102093*/
/*102063*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102065*/      OPC_EmitInteger, MVT::i32, 0, 
/*102068*/      OPC_EmitInteger, MVT::i16, 0, 
/*102071*/      OPC_EmitInteger, MVT::i1, 0, 
/*102074*/      OPC_EmitInteger, MVT::i1, 0, 
/*102077*/      OPC_EmitInteger, MVT::i1, 0, 
/*102080*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*102093*/    0, /*End of Scope*/
/*102094*/  /*SwitchOpcode*/ 89|128,13/*1753*/, TARGET_VAL(ISD::FMAXNUM),// ->103851
/*102098*/    OPC_Scope, 35|128,11/*1443*/, /*->103544*/ // 2 children in Scope
/*102101*/      OPC_MoveChild0,
/*102102*/      OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*102105*/      OPC_Scope, 49|128,3/*433*/, /*->102541*/ // 5 children in Scope
/*102108*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*102109*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*102110*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102112*/        OPC_MoveParent,
/*102113*/        OPC_MoveChild1,
/*102114*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*102117*/        OPC_Scope, 3|128,1/*131*/, /*->102251*/ // 4 children in Scope
/*102120*/          OPC_MoveChild0,
/*102121*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102124*/          OPC_Scope, 79, /*->102205*/ // 2 children in Scope
/*102126*/            OPC_CheckChild0Same, 0,
/*102128*/            OPC_CheckChild1Same, 1,
/*102130*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102132*/            OPC_MoveParent,
/*102133*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102134*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102136*/            OPC_MoveParent,
/*102137*/            OPC_SwitchType /*2 cases */, 31, MVT::f32,// ->102171
/*102140*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102142*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102145*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102148*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102151*/              OPC_EmitInteger, MVT::i1, 0, 
/*102154*/              OPC_EmitInteger, MVT::i32, 0, 
/*102157*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102171*/            /*SwitchType*/ 31, MVT::f16,// ->102204
/*102173*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*102175*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102178*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102181*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102184*/              OPC_EmitInteger, MVT::i1, 0, 
/*102187*/              OPC_EmitInteger, MVT::i32, 0, 
/*102190*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*102204*/            0, // EndSwitchType
/*102205*/          /*Scope*/ 44, /*->102250*/
/*102206*/            OPC_CheckChild0Same, 1,
/*102208*/            OPC_CheckChild1Same, 0,
/*102210*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102212*/            OPC_MoveParent,
/*102213*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102214*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102216*/            OPC_MoveParent,
/*102217*/            OPC_CheckType, MVT::f32,
/*102219*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102221*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102224*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102227*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102230*/            OPC_EmitInteger, MVT::i1, 0, 
/*102233*/            OPC_EmitInteger, MVT::i32, 0, 
/*102236*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102250*/          0, /*End of Scope*/
/*102251*/        /*Scope*/ 95, /*->102347*/
/*102252*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102253*/          OPC_MoveChild1,
/*102254*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102257*/          OPC_Scope, 43, /*->102302*/ // 2 children in Scope
/*102259*/            OPC_CheckChild0Same, 0,
/*102261*/            OPC_CheckChild1Same, 1,
/*102263*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102265*/            OPC_MoveParent,
/*102266*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102268*/            OPC_MoveParent,
/*102269*/            OPC_CheckType, MVT::f32,
/*102271*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102273*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102276*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102279*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102282*/            OPC_EmitInteger, MVT::i1, 0, 
/*102285*/            OPC_EmitInteger, MVT::i32, 0, 
/*102288*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102302*/          /*Scope*/ 43, /*->102346*/
/*102303*/            OPC_CheckChild0Same, 1,
/*102305*/            OPC_CheckChild1Same, 0,
/*102307*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102309*/            OPC_MoveParent,
/*102310*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102312*/            OPC_MoveParent,
/*102313*/            OPC_CheckType, MVT::f32,
/*102315*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102317*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102320*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102323*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102326*/            OPC_EmitInteger, MVT::i1, 0, 
/*102329*/            OPC_EmitInteger, MVT::i32, 0, 
/*102332*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102346*/          0, /*End of Scope*/
/*102347*/        /*Scope*/ 96, /*->102444*/
/*102348*/          OPC_MoveChild0,
/*102349*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102352*/          OPC_Scope, 44, /*->102398*/ // 2 children in Scope
/*102354*/            OPC_CheckChild0Same, 1,
/*102356*/            OPC_CheckChild1Same, 0,
/*102358*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102360*/            OPC_MoveParent,
/*102361*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102362*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102364*/            OPC_MoveParent,
/*102365*/            OPC_CheckType, MVT::f32,
/*102367*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102369*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102372*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102375*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102378*/            OPC_EmitInteger, MVT::i1, 0, 
/*102381*/            OPC_EmitInteger, MVT::i32, 0, 
/*102384*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102398*/          /*Scope*/ 44, /*->102443*/
/*102399*/            OPC_CheckChild0Same, 0,
/*102401*/            OPC_CheckChild1Same, 1,
/*102403*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102405*/            OPC_MoveParent,
/*102406*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102407*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102409*/            OPC_MoveParent,
/*102410*/            OPC_CheckType, MVT::f32,
/*102412*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102414*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102417*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102420*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102423*/            OPC_EmitInteger, MVT::i1, 0, 
/*102426*/            OPC_EmitInteger, MVT::i32, 0, 
/*102429*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102443*/          0, /*End of Scope*/
/*102444*/        /*Scope*/ 95, /*->102540*/
/*102445*/          OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102446*/          OPC_MoveChild1,
/*102447*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102450*/          OPC_Scope, 43, /*->102495*/ // 2 children in Scope
/*102452*/            OPC_CheckChild0Same, 1,
/*102454*/            OPC_CheckChild1Same, 0,
/*102456*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102458*/            OPC_MoveParent,
/*102459*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102461*/            OPC_MoveParent,
/*102462*/            OPC_CheckType, MVT::f32,
/*102464*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102466*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102469*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102472*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102475*/            OPC_EmitInteger, MVT::i1, 0, 
/*102478*/            OPC_EmitInteger, MVT::i32, 0, 
/*102481*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102495*/          /*Scope*/ 43, /*->102539*/
/*102496*/            OPC_CheckChild0Same, 0,
/*102498*/            OPC_CheckChild1Same, 1,
/*102500*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102502*/            OPC_MoveParent,
/*102503*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102505*/            OPC_MoveParent,
/*102506*/            OPC_CheckType, MVT::f32,
/*102508*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102510*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102513*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102516*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102519*/            OPC_EmitInteger, MVT::i1, 0, 
/*102522*/            OPC_EmitInteger, MVT::i32, 0, 
/*102525*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102539*/          0, /*End of Scope*/
/*102540*/        0, /*End of Scope*/
/*102541*/      /*Scope*/ 32|128,1/*160*/, /*->102703*/
/*102543*/        OPC_MoveChild0,
/*102544*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102547*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*102548*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*102549*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102551*/        OPC_MoveParent,
/*102552*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102553*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102555*/        OPC_MoveParent,
/*102556*/        OPC_MoveChild1,
/*102557*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*102560*/        OPC_Scope, 40, /*->102602*/ // 3 children in Scope
/*102562*/          OPC_CheckChild0Same, 0,
/*102564*/          OPC_CheckChild1Same, 1,
/*102566*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102568*/          OPC_MoveParent,
/*102569*/          OPC_CheckType, MVT::f32,
/*102571*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102573*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102576*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102579*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102582*/          OPC_EmitInteger, MVT::i1, 0, 
/*102585*/          OPC_EmitInteger, MVT::i32, 0, 
/*102588*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102602*/        /*Scope*/ 58, /*->102661*/
/*102603*/          OPC_CheckChild0Same, 1,
/*102605*/          OPC_CheckChild1Same, 0,
/*102607*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102609*/          OPC_MoveParent,
/*102610*/          OPC_CheckType, MVT::f32,
/*102612*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102614*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102617*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102620*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102623*/          OPC_EmitInteger, MVT::i1, 0, 
/*102626*/          OPC_EmitInteger, MVT::i32, 0, 
/*102629*/          OPC_Scope, 14, /*->102645*/ // 2 children in Scope
/*102631*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102645*/          /*Scope*/ 14, /*->102660*/
/*102646*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102660*/          0, /*End of Scope*/
/*102661*/        /*Scope*/ 40, /*->102702*/
/*102662*/          OPC_CheckChild0Same, 0,
/*102664*/          OPC_CheckChild1Same, 1,
/*102666*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102668*/          OPC_MoveParent,
/*102669*/          OPC_CheckType, MVT::f32,
/*102671*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102673*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102676*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102679*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102682*/          OPC_EmitInteger, MVT::i1, 0, 
/*102685*/          OPC_EmitInteger, MVT::i32, 0, 
/*102688*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                        MVT::f32, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f32 (fminnum:f32 (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102702*/        0, /*End of Scope*/
/*102703*/      /*Scope*/ 2|128,4/*514*/, /*->103219*/
/*102705*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*102706*/        OPC_Scope, 31|128,1/*159*/, /*->102868*/ // 2 children in Scope
/*102709*/          OPC_MoveChild1,
/*102710*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102713*/          OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*102714*/          OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*102715*/          OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102717*/          OPC_MoveParent,
/*102718*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102720*/          OPC_MoveParent,
/*102721*/          OPC_MoveChild1,
/*102722*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*102725*/          OPC_Scope, 40, /*->102767*/ // 3 children in Scope
/*102727*/            OPC_CheckChild0Same, 1,
/*102729*/            OPC_CheckChild1Same, 2,
/*102731*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102733*/            OPC_MoveParent,
/*102734*/            OPC_CheckType, MVT::f32,
/*102736*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102738*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102741*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102744*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102747*/            OPC_EmitInteger, MVT::i1, 0, 
/*102750*/            OPC_EmitInteger, MVT::i32, 0, 
/*102753*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102767*/          /*Scope*/ 58, /*->102826*/
/*102768*/            OPC_CheckChild0Same, 2,
/*102770*/            OPC_CheckChild1Same, 1,
/*102772*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102774*/            OPC_MoveParent,
/*102775*/            OPC_CheckType, MVT::f32,
/*102777*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102779*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102782*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102785*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102788*/            OPC_EmitInteger, MVT::i1, 0, 
/*102791*/            OPC_EmitInteger, MVT::i32, 0, 
/*102794*/            OPC_Scope, 14, /*->102810*/ // 2 children in Scope
/*102796*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102810*/            /*Scope*/ 14, /*->102825*/
/*102811*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                            MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                        // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102825*/            0, /*End of Scope*/
/*102826*/          /*Scope*/ 40, /*->102867*/
/*102827*/            OPC_CheckChild0Same, 1,
/*102829*/            OPC_CheckChild1Same, 2,
/*102831*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102833*/            OPC_MoveParent,
/*102834*/            OPC_CheckType, MVT::f32,
/*102836*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*102838*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102841*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102844*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102847*/            OPC_EmitInteger, MVT::i1, 0, 
/*102850*/            OPC_EmitInteger, MVT::i32, 0, 
/*102853*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                          MVT::f32, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f32 (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src2, i32:i32:$src2_mods), (fmaxnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f32 (VOP3Mods_nnan:f32 f32:f32:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f32 f32:f32:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F32:f32 ?:i32:$src0_mods, ?:f32:$src0, ?:i32:$src1_mods, ?:f32:$src1, ?:i32:$src2_mods, ?:f32:$src2, 0:i1, 0:i32)
/*102867*/          0, /*End of Scope*/
/*102868*/        /*Scope*/ 92|128,2/*348*/, /*->103218*/
/*102870*/          OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*102871*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102873*/          OPC_MoveParent,
/*102874*/          OPC_MoveChild1,
/*102875*/          OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*102878*/          OPC_Scope, 48, /*->102928*/ // 4 children in Scope
/*102880*/            OPC_MoveChild0,
/*102881*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102884*/            OPC_CheckChild0Same, 1,
/*102886*/            OPC_CheckChild1Same, 0,
/*102888*/            OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102890*/            OPC_MoveParent,
/*102891*/            OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102892*/            OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102894*/            OPC_MoveParent,
/*102895*/            OPC_CheckType, MVT::f16,
/*102897*/            OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*102899*/            OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102902*/            OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102905*/            OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102908*/            OPC_EmitInteger, MVT::i1, 0, 
/*102911*/            OPC_EmitInteger, MVT::i32, 0, 
/*102914*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*102928*/          /*Scope*/ 95, /*->103024*/
/*102929*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*102930*/            OPC_MoveChild1,
/*102931*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*102934*/            OPC_Scope, 43, /*->102979*/ // 2 children in Scope
/*102936*/              OPC_CheckChild0Same, 0,
/*102938*/              OPC_CheckChild1Same, 1,
/*102940*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102942*/              OPC_MoveParent,
/*102943*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102945*/              OPC_MoveParent,
/*102946*/              OPC_CheckType, MVT::f16,
/*102948*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*102950*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102953*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*102956*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*102959*/              OPC_EmitInteger, MVT::i1, 0, 
/*102962*/              OPC_EmitInteger, MVT::i32, 0, 
/*102965*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*102979*/            /*Scope*/ 43, /*->103023*/
/*102980*/              OPC_CheckChild0Same, 1,
/*102982*/              OPC_CheckChild1Same, 0,
/*102984*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*102986*/              OPC_MoveParent,
/*102987*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*102989*/              OPC_MoveParent,
/*102990*/              OPC_CheckType, MVT::f16,
/*102992*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*102994*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*102997*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103000*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103003*/              OPC_EmitInteger, MVT::i1, 0, 
/*103006*/              OPC_EmitInteger, MVT::i32, 0, 
/*103009*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103023*/            0, /*End of Scope*/
/*103024*/          /*Scope*/ 96, /*->103121*/
/*103025*/            OPC_MoveChild0,
/*103026*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103029*/            OPC_Scope, 44, /*->103075*/ // 2 children in Scope
/*103031*/              OPC_CheckChild0Same, 1,
/*103033*/              OPC_CheckChild1Same, 0,
/*103035*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103037*/              OPC_MoveParent,
/*103038*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103039*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103041*/              OPC_MoveParent,
/*103042*/              OPC_CheckType, MVT::f16,
/*103044*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103046*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103049*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103052*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103055*/              OPC_EmitInteger, MVT::i1, 0, 
/*103058*/              OPC_EmitInteger, MVT::i32, 0, 
/*103061*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103075*/            /*Scope*/ 44, /*->103120*/
/*103076*/              OPC_CheckChild0Same, 0,
/*103078*/              OPC_CheckChild1Same, 1,
/*103080*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103082*/              OPC_MoveParent,
/*103083*/              OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103084*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103086*/              OPC_MoveParent,
/*103087*/              OPC_CheckType, MVT::f16,
/*103089*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103091*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103094*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103097*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103100*/              OPC_EmitInteger, MVT::i1, 0, 
/*103103*/              OPC_EmitInteger, MVT::i32, 0, 
/*103106*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103120*/            0, /*End of Scope*/
/*103121*/          /*Scope*/ 95, /*->103217*/
/*103122*/            OPC_RecordChild0, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103123*/            OPC_MoveChild1,
/*103124*/            OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103127*/            OPC_Scope, 43, /*->103172*/ // 2 children in Scope
/*103129*/              OPC_CheckChild0Same, 1,
/*103131*/              OPC_CheckChild1Same, 0,
/*103133*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103135*/              OPC_MoveParent,
/*103136*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103138*/              OPC_MoveParent,
/*103139*/              OPC_CheckType, MVT::f16,
/*103141*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103143*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103146*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103149*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103152*/              OPC_EmitInteger, MVT::i1, 0, 
/*103155*/              OPC_EmitInteger, MVT::i32, 0, 
/*103158*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103172*/            /*Scope*/ 43, /*->103216*/
/*103173*/              OPC_CheckChild0Same, 0,
/*103175*/              OPC_CheckChild1Same, 1,
/*103177*/              OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103179*/              OPC_MoveParent,
/*103180*/              OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103182*/              OPC_MoveParent,
/*103183*/              OPC_CheckType, MVT::f16,
/*103185*/              OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103187*/              OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103190*/              OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103193*/              OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103196*/              OPC_EmitInteger, MVT::i1, 0, 
/*103199*/              OPC_EmitInteger, MVT::i32, 0, 
/*103202*/              OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                            MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                        // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                        // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103216*/            0, /*End of Scope*/
/*103217*/          0, /*End of Scope*/
/*103218*/        0, /*End of Scope*/
/*103219*/      /*Scope*/ 32|128,1/*160*/, /*->103381*/
/*103221*/        OPC_MoveChild0,
/*103222*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103225*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src0:src0_mods
/*103226*/        OPC_RecordChild1, // #1 = $VOP3Mods_nnan:src1:src1_mods
/*103227*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103229*/        OPC_MoveParent,
/*103230*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src2:src2_mods
/*103231*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103233*/        OPC_MoveParent,
/*103234*/        OPC_MoveChild1,
/*103235*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*103238*/        OPC_Scope, 40, /*->103280*/ // 3 children in Scope
/*103240*/          OPC_CheckChild0Same, 0,
/*103242*/          OPC_CheckChild1Same, 1,
/*103244*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103246*/          OPC_MoveParent,
/*103247*/          OPC_CheckType, MVT::f16,
/*103249*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103251*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103254*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103257*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103260*/          OPC_EmitInteger, MVT::i1, 0, 
/*103263*/          OPC_EmitInteger, MVT::i32, 0, 
/*103266*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103280*/        /*Scope*/ 58, /*->103339*/
/*103281*/          OPC_CheckChild0Same, 1,
/*103283*/          OPC_CheckChild1Same, 0,
/*103285*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103287*/          OPC_MoveParent,
/*103288*/          OPC_CheckType, MVT::f16,
/*103290*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103292*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103295*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103298*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103301*/          OPC_EmitInteger, MVT::i1, 0, 
/*103304*/          OPC_EmitInteger, MVT::i32, 0, 
/*103307*/          OPC_Scope, 14, /*->103323*/ // 2 children in Scope
/*103309*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103323*/          /*Scope*/ 14, /*->103338*/
/*103324*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103338*/          0, /*End of Scope*/
/*103339*/        /*Scope*/ 40, /*->103380*/
/*103340*/          OPC_CheckChild0Same, 0,
/*103342*/          OPC_CheckChild1Same, 1,
/*103344*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103346*/          OPC_MoveParent,
/*103347*/          OPC_CheckType, MVT::f16,
/*103349*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103351*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103354*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103357*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103360*/          OPC_EmitInteger, MVT::i1, 0, 
/*103363*/          OPC_EmitInteger, MVT::i32, 0, 
/*103366*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 4, 3, 8, 7, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>, (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods))<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103380*/        0, /*End of Scope*/
/*103381*/      /*Scope*/ 32|128,1/*160*/, /*->103543*/
/*103383*/        OPC_RecordChild0, // #0 = $VOP3Mods_nnan:src2:src2_mods
/*103384*/        OPC_MoveChild1,
/*103385*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMAXNUM),
/*103388*/        OPC_RecordChild0, // #1 = $VOP3Mods_nnan:src0:src0_mods
/*103389*/        OPC_RecordChild1, // #2 = $VOP3Mods_nnan:src1:src1_mods
/*103390*/        OPC_CheckPredicate, 30, // Predicate_fmaxnum_oneuse
/*103392*/        OPC_MoveParent,
/*103393*/        OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103395*/        OPC_MoveParent,
/*103396*/        OPC_MoveChild1,
/*103397*/        OPC_CheckOpcode, TARGET_VAL(ISD::FMINNUM),
/*103400*/        OPC_Scope, 40, /*->103442*/ // 3 children in Scope
/*103402*/          OPC_CheckChild0Same, 1,
/*103404*/          OPC_CheckChild1Same, 2,
/*103406*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103408*/          OPC_MoveParent,
/*103409*/          OPC_CheckType, MVT::f16,
/*103411*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103413*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103416*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103419*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103422*/          OPC_EmitInteger, MVT::i1, 0, 
/*103425*/          OPC_EmitInteger, MVT::i32, 0, 
/*103428*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103442*/        /*Scope*/ 58, /*->103501*/
/*103443*/          OPC_CheckChild0Same, 2,
/*103445*/          OPC_CheckChild1Same, 1,
/*103447*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103449*/          OPC_MoveParent,
/*103450*/          OPC_CheckType, MVT::f16,
/*103452*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103454*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103457*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103460*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103463*/          OPC_EmitInteger, MVT::i1, 0, 
/*103466*/          OPC_EmitInteger, MVT::i32, 0, 
/*103469*/          OPC_Scope, 14, /*->103485*/ // 2 children in Scope
/*103471*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 6, 5, 8, 7, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103485*/          /*Scope*/ 14, /*->103500*/
/*103486*/            OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                          MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                      // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods), (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                      // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103500*/          0, /*End of Scope*/
/*103501*/        /*Scope*/ 40, /*->103542*/
/*103502*/          OPC_CheckChild0Same, 1,
/*103504*/          OPC_CheckChild1Same, 2,
/*103506*/          OPC_CheckPredicate, 30, // Predicate_fminnum_oneuse
/*103508*/          OPC_MoveParent,
/*103509*/          OPC_CheckType, MVT::f16,
/*103511*/          OPC_CheckPatternPredicate, 15, // (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9)
/*103513*/          OPC_CheckComplexPat, /*CP*/27, /*#*/0, // SelectVOP3Mods_NNaN:$ #3 #4
/*103516*/          OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectVOP3Mods_NNaN:$ #5 #6
/*103519*/          OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectVOP3Mods_NNaN:$ #7 #8
/*103522*/          OPC_EmitInteger, MVT::i1, 0, 
/*103525*/          OPC_EmitInteger, MVT::i32, 0, 
/*103528*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                        MVT::f16, 8/*#Ops*/, 8, 7, 6, 5, 4, 3, 9, 10, 
                    // Src: (fmaxnum:f16 (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src2, i32:i32:$src2_mods), (fmaxnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fmaxnum_oneuse>>)<<P:Predicate_fminnum_oneuse>>, (fminnum:f16 (VOP3Mods_nnan:f16 f16:f16:$src1, i32:i32:$src1_mods), (VOP3Mods_nnan:f16 f16:f16:$src0, i32:i32:$src0_mods))<<P:Predicate_fminnum_oneuse>>) - Complexity = 60
                    // Dst: (V_MED3_F16:f16 ?:i32:$src0_mods, ?:f16:$src0, ?:i32:$src1_mods, ?:f16:$src1, ?:i32:$src2_mods, ?:f16:$src2, 0:i1, 0:i32)
/*103542*/        0, /*End of Scope*/
/*103543*/      0, /*End of Scope*/
/*103544*/    /*Scope*/ 48|128,2/*304*/, /*->103850*/
/*103546*/      OPC_RecordChild0, // #0 = $src0
/*103547*/      OPC_RecordChild1, // #1 = $src1
/*103548*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->103693
/*103552*/        OPC_Scope, 100, /*->103654*/ // 3 children in Scope
/*103554*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*103556*/          OPC_EmitInteger, MVT::i32, 0, 
/*103559*/          OPC_EmitInteger, MVT::i32, 0, 
/*103562*/          OPC_EmitInteger, MVT::i32, 1, 
/*103565*/          OPC_EmitInteger, MVT::i32, 0, 
/*103568*/          OPC_EmitInteger, MVT::i32, 0, 
/*103571*/          OPC_EmitInteger, MVT::i32, 0, 
/*103574*/          OPC_EmitInteger, MVT::i32, 0, 
/*103577*/          OPC_EmitInteger, MVT::i32, 0, 
/*103580*/          OPC_EmitInteger, MVT::i32, 0, 
/*103583*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103595*/          OPC_EmitInteger, MVT::i32, 0, 
/*103598*/          OPC_EmitInteger, MVT::i32, 0, 
/*103601*/          OPC_EmitInteger, MVT::i32, 0, 
/*103604*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103616*/          OPC_EmitInteger, MVT::i32, 1, 
/*103619*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*103622*/          OPC_EmitInteger, MVT::i32, 0, 
/*103625*/          OPC_EmitInteger, MVT::i32, 0, 
/*103628*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*103654*/        /*Scope*/ 18, /*->103673*/
/*103655*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*103658*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*103661*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*103673*/        /*Scope*/ 18, /*->103692*/
/*103674*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*103677*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*103680*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*103692*/        0, /*End of Scope*/
/*103693*/      /*SwitchType*/ 40, MVT::f16,// ->103735
/*103695*/        OPC_Scope, 18, /*->103715*/ // 2 children in Scope
/*103697*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*103700*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*103703*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*103715*/        /*Scope*/ 18, /*->103734*/
/*103716*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*103719*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*103722*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*103734*/        0, /*End of Scope*/
/*103735*/      /*SwitchType*/ 40, MVT::f64,// ->103777
/*103737*/        OPC_Scope, 18, /*->103757*/ // 2 children in Scope
/*103739*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*103742*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*103745*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*103757*/        /*Scope*/ 18, /*->103776*/
/*103758*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*103761*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*103764*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fmaxnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*103776*/        0, /*End of Scope*/
/*103777*/      /*SwitchType*/ 70, MVT::v2f16,// ->103849
/*103779*/        OPC_Scope, 33, /*->103814*/ // 2 children in Scope
/*103781*/          OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*103784*/          OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*103787*/          OPC_EmitInteger, MVT::i32, 0, 
/*103790*/          OPC_EmitInteger, MVT::i32, 0, 
/*103793*/          OPC_EmitInteger, MVT::i32, 0, 
/*103796*/          OPC_EmitInteger, MVT::i32, 0, 
/*103799*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*103814*/        /*Scope*/ 33, /*->103848*/
/*103815*/          OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*103818*/          OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*103821*/          OPC_EmitInteger, MVT::i32, 0, 
/*103824*/          OPC_EmitInteger, MVT::i32, 0, 
/*103827*/          OPC_EmitInteger, MVT::i32, 0, 
/*103830*/          OPC_EmitInteger, MVT::i32, 0, 
/*103833*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MAX_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fmaxnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_MAX_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*103848*/        0, /*End of Scope*/
/*103849*/      0, // EndSwitchType
/*103850*/    0, /*End of Scope*/
/*103851*/  /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::FMAD),// ->104167
/*103855*/    OPC_RecordChild0, // #0 = $VOP3NoMods0:src0:src0_modifiers:clamp:omod
/*103856*/    OPC_RecordChild1, // #1 = $VOP3NoMods:src1:src1_modifiers
/*103857*/    OPC_RecordChild2, // #2 = $VOP3NoMods:src2:src2_modifiers
/*103858*/    OPC_SwitchType /*2 cases */, 52, MVT::f16,// ->103913
/*103861*/      OPC_Scope, 25, /*->103888*/ // 2 children in Scope
/*103863*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103865*/        OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*103868*/        OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*103871*/        OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*103874*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F16_e64), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3NoMods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                  // Dst: (V_MAC_F16_e64:f16 ?:i32:$src0_modifiers, ?:f16:$src0, ?:i32:$src1_modifiers, ?:f16:$src1, ?:i32:$src2_modifiers, ?:f16:$src2, ?:i1:$clamp, ?:i32:$omod)
/*103888*/      /*Scope*/ 23, /*->103912*/
/*103889*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*103892*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*103895*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*103898*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F16), 0,
                      MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*103912*/      0, /*End of Scope*/
/*103913*/    /*SwitchType*/ 122|128,1/*250*/, MVT::f32,// ->104166
/*103916*/      OPC_Scope, 25, /*->103943*/ // 4 children in Scope
/*103918*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*103920*/        OPC_CheckComplexPat, /*CP*/28, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*103923*/        OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*103926*/        OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*103929*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3NoMods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                  // Dst: (V_MAC_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, ?:i32:$src2_modifiers, ?:f32:$src2, ?:i1:$clamp, ?:i32:$omod)
/*103943*/      /*Scope*/ 98, /*->104042*/
/*103944*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*103946*/        OPC_EmitInteger, MVT::i32, 0, 
/*103949*/        OPC_EmitInteger, MVT::i32, 0, 
/*103952*/        OPC_EmitInteger, MVT::i32, 0, 
/*103955*/        OPC_EmitInteger, MVT::i32, 0, 
/*103958*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103970*/        OPC_EmitInteger, MVT::i32, 0, 
/*103973*/        OPC_EmitInteger, MVT::i32, 0, 
/*103976*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*103988*/        OPC_EmitInteger, MVT::i32, 0, 
/*103991*/        OPC_EmitInteger, MVT::i32, 0, 
/*103994*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104006*/        OPC_EmitInteger, MVT::i32, 1, 
/*104009*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104012*/        OPC_EmitInteger, MVT::i32, 0, 
/*104015*/        OPC_EmitInteger, MVT::i32, 0, 
/*104018*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*104042*/      /*Scope*/ 98, /*->104141*/
/*104043*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*104045*/        OPC_EmitInteger, MVT::i32, 0, 
/*104048*/        OPC_EmitInteger, MVT::i32, 0, 
/*104051*/        OPC_EmitInteger, MVT::i32, 0, 
/*104054*/        OPC_EmitInteger, MVT::i32, 0, 
/*104057*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104069*/        OPC_EmitInteger, MVT::i32, 0, 
/*104072*/        OPC_EmitInteger, MVT::i32, 0, 
/*104075*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104087*/        OPC_EmitInteger, MVT::i32, 0, 
/*104090*/        OPC_EmitInteger, MVT::i32, 0, 
/*104093*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104105*/        OPC_EmitInteger, MVT::i32, 1, 
/*104108*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104111*/        OPC_EmitInteger, MVT::i32, 0, 
/*104114*/        OPC_EmitInteger, MVT::i32, 0, 
/*104117*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*104141*/      /*Scope*/ 23, /*->104165*/
/*104142*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*104145*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*104148*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*104151*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*104165*/      0, /*End of Scope*/
/*104166*/    0, // EndSwitchType
/*104167*/  /*SwitchOpcode*/ 36, TARGET_VAL(AMDGPUISD::FMAD_FTZ),// ->104206
/*104170*/    OPC_RecordChild0, // #0 = $VOP3Mods:src0:src0_mod
/*104171*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_mod
/*104172*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_mod
/*104173*/    OPC_CheckType, MVT::f32,
/*104175*/    OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104177*/    OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #3 #4
/*104180*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #5 #6
/*104183*/    OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #7 #8
/*104186*/    OPC_EmitInteger, MVT::i1, 0, 
/*104189*/    OPC_EmitInteger, MVT::i32, 0, 
/*104192*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 6, 5, 8, 7, 9, 10, 
              // Src: (AMDGPUfmad_ftz:f32 (VOP3Mods:f32 f32:f32:$src0, i32:i32:$src0_mod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_mod), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_mod)) - Complexity = 30
              // Dst: (V_MAD_F32:f32 ?:i32:$src0_mod, ?:f32:$src0, ?:i32:$src1_mod, ?:f32:$src1, ?:i32:$src2_mod, ?:f32:$src2, 0:i1, 0:i32)
/*104206*/  /*SwitchOpcode*/ 126|128,2/*382*/, TARGET_VAL(ISD::FADD),// ->104592
/*104210*/    OPC_Scope, 36, /*->104248*/ // 3 children in Scope
/*104212*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*104213*/      OPC_MoveChild1,
/*104214*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*104217*/      OPC_MoveChild0,
/*104218*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*104221*/      OPC_CheckChild0Same, 0,
/*104223*/      OPC_MoveParent,
/*104224*/      OPC_MoveParent,
/*104225*/      OPC_CheckType, MVT::f64,
/*104227*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*104229*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*104232*/      OPC_EmitInteger, MVT::i1, 0, 
/*104235*/      OPC_EmitInteger, MVT::i32, 0, 
/*104238*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*104248*/    /*Scope*/ 36, /*->104285*/
/*104249*/      OPC_MoveChild0,
/*104250*/      OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*104253*/      OPC_MoveChild0,
/*104254*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*104257*/      OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*104258*/      OPC_MoveParent,
/*104259*/      OPC_MoveParent,
/*104260*/      OPC_CheckChild1Same, 0,
/*104262*/      OPC_CheckType, MVT::f64,
/*104264*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*104266*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*104269*/      OPC_EmitInteger, MVT::i1, 0, 
/*104272*/      OPC_EmitInteger, MVT::i32, 0, 
/*104275*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*104285*/    /*Scope*/ 48|128,2/*304*/, /*->104591*/
/*104287*/      OPC_RecordChild0, // #0 = $src0
/*104288*/      OPC_RecordChild1, // #1 = $src1
/*104289*/      OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->104434
/*104293*/        OPC_Scope, 100, /*->104395*/ // 3 children in Scope
/*104295*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*104297*/          OPC_EmitInteger, MVT::i32, 0, 
/*104300*/          OPC_EmitInteger, MVT::i32, 0, 
/*104303*/          OPC_EmitInteger, MVT::i32, 1, 
/*104306*/          OPC_EmitInteger, MVT::i32, 0, 
/*104309*/          OPC_EmitInteger, MVT::i32, 0, 
/*104312*/          OPC_EmitInteger, MVT::i32, 0, 
/*104315*/          OPC_EmitInteger, MVT::i32, 0, 
/*104318*/          OPC_EmitInteger, MVT::i32, 0, 
/*104321*/          OPC_EmitInteger, MVT::i32, 0, 
/*104324*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104336*/          OPC_EmitInteger, MVT::i32, 0, 
/*104339*/          OPC_EmitInteger, MVT::i32, 0, 
/*104342*/          OPC_EmitInteger, MVT::i32, 0, 
/*104345*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*104357*/          OPC_EmitInteger, MVT::i32, 1, 
/*104360*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*104363*/          OPC_EmitInteger, MVT::i32, 0, 
/*104366*/          OPC_EmitInteger, MVT::i32, 0, 
/*104369*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::ADD), 0,
                        MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*104395*/        /*Scope*/ 18, /*->104414*/
/*104396*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*104399*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*104402*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104414*/        /*Scope*/ 18, /*->104433*/
/*104415*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*104418*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*104421*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104433*/        0, /*End of Scope*/
/*104434*/      /*SwitchType*/ 40, MVT::f16,// ->104476
/*104436*/        OPC_Scope, 18, /*->104456*/ // 2 children in Scope
/*104438*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*104441*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*104444*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104456*/        /*Scope*/ 18, /*->104475*/
/*104457*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*104460*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*104463*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F16_e64), 0,
                        MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104475*/        0, /*End of Scope*/
/*104476*/      /*SwitchType*/ 40, MVT::f64,// ->104518
/*104478*/        OPC_Scope, 18, /*->104498*/ // 2 children in Scope
/*104480*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*104483*/          OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*104486*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104498*/        /*Scope*/ 18, /*->104517*/
/*104499*/          OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*104502*/          OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*104505*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*104517*/        0, /*End of Scope*/
/*104518*/      /*SwitchType*/ 70, MVT::v2f16,// ->104590
/*104520*/        OPC_Scope, 33, /*->104555*/ // 2 children in Scope
/*104522*/          OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*104525*/          OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*104528*/          OPC_EmitInteger, MVT::i32, 0, 
/*104531*/          OPC_EmitInteger, MVT::i32, 0, 
/*104534*/          OPC_EmitInteger, MVT::i32, 0, 
/*104537*/          OPC_EmitInteger, MVT::i32, 0, 
/*104540*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*104555*/        /*Scope*/ 33, /*->104589*/
/*104556*/          OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*104559*/          OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*104562*/          OPC_EmitInteger, MVT::i32, 0, 
/*104565*/          OPC_EmitInteger, MVT::i32, 0, 
/*104568*/          OPC_EmitInteger, MVT::i32, 0, 
/*104571*/          OPC_EmitInteger, MVT::i32, 0, 
/*104574*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_ADD_F16), 0,
                        MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                    // Src: (fadd:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                    // Dst: (V_PK_ADD_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*104589*/        0, /*End of Scope*/
/*104590*/      0, // EndSwitchType
/*104591*/    0, /*End of Scope*/
/*104592*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD_FORMAT),// ->105122
/*104596*/    OPC_RecordMemRef,
/*104597*/    OPC_RecordNode, // #0 = 'SIbuffer_load_format' chained node
/*104598*/    OPC_RecordChild1, // #1 = $rsrc
/*104599*/    OPC_Scope, 80, /*->104681*/ // 4 children in Scope
/*104601*/      OPC_CheckChild2Integer, 0, 
/*104603*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*104604*/      OPC_RecordChild4, // #3 = $glc
/*104605*/      OPC_MoveChild4,
/*104606*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104609*/      OPC_MoveParent,
/*104610*/      OPC_RecordChild5, // #4 = $slc
/*104611*/      OPC_MoveChild5,
/*104612*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104615*/      OPC_MoveParent,
/*104616*/      OPC_CheckType, MVT::f32,
/*104618*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104620*/      OPC_Scope, 29, /*->104651*/ // 2 children in Scope
/*104622*/        OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*104625*/        OPC_EmitMergeInputChains1_0,
/*104626*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*104629*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*104632*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104635*/        OPC_EmitInteger, MVT::i1, 0, 
/*104638*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104651*/      /*Scope*/ 28, /*->104680*/
/*104652*/        OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*104655*/        OPC_EmitMergeInputChains1_0,
/*104656*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*104659*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*104662*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104665*/        OPC_EmitInteger, MVT::i1, 0, 
/*104668*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_FORMAT_X_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104680*/      0, /*End of Scope*/
/*104681*/    /*Scope*/ 100, /*->104782*/
/*104682*/      OPC_RecordChild2, // #2 = $vindex
/*104683*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*104684*/      OPC_RecordChild4, // #4 = $glc
/*104685*/      OPC_MoveChild4,
/*104686*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104689*/      OPC_MoveParent,
/*104690*/      OPC_RecordChild5, // #5 = $slc
/*104691*/      OPC_MoveChild5,
/*104692*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104695*/      OPC_MoveParent,
/*104696*/      OPC_CheckType, MVT::f32,
/*104698*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104700*/      OPC_Scope, 49, /*->104751*/ // 2 children in Scope
/*104702*/        OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*104705*/        OPC_EmitMergeInputChains1_0,
/*104706*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104709*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104712*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104715*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*104726*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*104729*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104732*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*104735*/        OPC_EmitInteger, MVT::i1, 0, 
/*104738*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_FORMAT_X_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104751*/      /*Scope*/ 29, /*->104781*/
/*104752*/        OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*104755*/        OPC_EmitMergeInputChains1_0,
/*104756*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*104759*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104762*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*104765*/        OPC_EmitInteger, MVT::i1, 0, 
/*104768*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load_format:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_FORMAT_X_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104781*/      0, /*End of Scope*/
/*104782*/    /*Scope*/ 19|128,1/*147*/, /*->104931*/
/*104784*/      OPC_CheckChild2Integer, 0, 
/*104786*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*104787*/      OPC_RecordChild4, // #3 = $glc
/*104788*/      OPC_MoveChild4,
/*104789*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104792*/      OPC_MoveParent,
/*104793*/      OPC_RecordChild5, // #4 = $slc
/*104794*/      OPC_MoveChild5,
/*104795*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104798*/      OPC_MoveParent,
/*104799*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->104865
/*104802*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104804*/        OPC_Scope, 29, /*->104835*/ // 2 children in Scope
/*104806*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*104809*/          OPC_EmitMergeInputChains1_0,
/*104810*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*104813*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*104816*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104819*/          OPC_EmitInteger, MVT::i1, 0, 
/*104822*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104835*/        /*Scope*/ 28, /*->104864*/
/*104836*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*104839*/          OPC_EmitMergeInputChains1_0,
/*104840*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*104843*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*104846*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104849*/          OPC_EmitInteger, MVT::i1, 0, 
/*104852*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XY_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104864*/        0, /*End of Scope*/
/*104865*/      /*SwitchType*/ 63, MVT::v4f32,// ->104930
/*104867*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104869*/        OPC_Scope, 29, /*->104900*/ // 2 children in Scope
/*104871*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*104874*/          OPC_EmitMergeInputChains1_0,
/*104875*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*104878*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*104881*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104884*/          OPC_EmitInteger, MVT::i1, 0, 
/*104887*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104900*/        /*Scope*/ 28, /*->104929*/
/*104901*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*104904*/          OPC_EmitMergeInputChains1_0,
/*104905*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*104908*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*104911*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104914*/          OPC_EmitInteger, MVT::i1, 0, 
/*104917*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*104929*/        0, /*End of Scope*/
/*104930*/      0, // EndSwitchType
/*104931*/    /*Scope*/ 60|128,1/*188*/, /*->105121*/
/*104933*/      OPC_RecordChild2, // #2 = $vindex
/*104934*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*104935*/      OPC_RecordChild4, // #4 = $glc
/*104936*/      OPC_MoveChild4,
/*104937*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104940*/      OPC_MoveParent,
/*104941*/      OPC_RecordChild5, // #5 = $slc
/*104942*/      OPC_MoveChild5,
/*104943*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*104946*/      OPC_MoveParent,
/*104947*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->105034
/*104950*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*104952*/        OPC_Scope, 49, /*->105003*/ // 2 children in Scope
/*104954*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*104957*/          OPC_EmitMergeInputChains1_0,
/*104958*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*104961*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*104964*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*104967*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*104978*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*104981*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*104984*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*104987*/          OPC_EmitInteger, MVT::i1, 0, 
/*104990*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XY_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105003*/        /*Scope*/ 29, /*->105033*/
/*105004*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105007*/          OPC_EmitMergeInputChains1_0,
/*105008*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105011*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105014*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105017*/          OPC_EmitInteger, MVT::i1, 0, 
/*105020*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XY_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105033*/        0, /*End of Scope*/
/*105034*/      /*SwitchType*/ 84, MVT::v4f32,// ->105120
/*105036*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105038*/        OPC_Scope, 49, /*->105089*/ // 2 children in Scope
/*105040*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*105043*/          OPC_EmitMergeInputChains1_0,
/*105044*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105047*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105050*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105053*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*105064*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105067*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105070*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105073*/          OPC_EmitInteger, MVT::i1, 0, 
/*105076*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105089*/        /*Scope*/ 29, /*->105119*/
/*105090*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105093*/          OPC_EmitMergeInputChains1_0,
/*105094*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105097*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105100*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105103*/          OPC_EmitInteger, MVT::i1, 0, 
/*105106*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load_format:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105119*/        0, /*End of Scope*/
/*105120*/      0, // EndSwitchType
/*105121*/    0, /*End of Scope*/
/*105122*/  /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(AMDGPUISD::BUFFER_LOAD),// ->105652
/*105126*/    OPC_RecordMemRef,
/*105127*/    OPC_RecordNode, // #0 = 'SIbuffer_load' chained node
/*105128*/    OPC_RecordChild1, // #1 = $rsrc
/*105129*/    OPC_Scope, 80, /*->105211*/ // 4 children in Scope
/*105131*/      OPC_CheckChild2Integer, 0, 
/*105133*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105134*/      OPC_RecordChild4, // #3 = $glc
/*105135*/      OPC_MoveChild4,
/*105136*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105139*/      OPC_MoveParent,
/*105140*/      OPC_RecordChild5, // #4 = $slc
/*105141*/      OPC_MoveChild5,
/*105142*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105145*/      OPC_MoveParent,
/*105146*/      OPC_CheckType, MVT::f32,
/*105148*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105150*/      OPC_Scope, 29, /*->105181*/ // 2 children in Scope
/*105152*/        OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*105155*/        OPC_EmitMergeInputChains1_0,
/*105156*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105159*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105162*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105165*/        OPC_EmitInteger, MVT::i1, 0, 
/*105168*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105181*/      /*Scope*/ 28, /*->105210*/
/*105182*/        OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*105185*/        OPC_EmitMergeInputChains1_0,
/*105186*/        OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105189*/        OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105192*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105195*/        OPC_EmitInteger, MVT::i1, 0, 
/*105198*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105210*/      0, /*End of Scope*/
/*105211*/    /*Scope*/ 100, /*->105312*/
/*105212*/      OPC_RecordChild2, // #2 = $vindex
/*105213*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105214*/      OPC_RecordChild4, // #4 = $glc
/*105215*/      OPC_MoveChild4,
/*105216*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105219*/      OPC_MoveParent,
/*105220*/      OPC_RecordChild5, // #5 = $slc
/*105221*/      OPC_MoveChild5,
/*105222*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105225*/      OPC_MoveParent,
/*105226*/      OPC_CheckType, MVT::f32,
/*105228*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105230*/      OPC_Scope, 49, /*->105281*/ // 2 children in Scope
/*105232*/        OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*105235*/        OPC_EmitMergeInputChains1_0,
/*105236*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105239*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105242*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105245*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*105256*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105259*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105262*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105265*/        OPC_EmitInteger, MVT::i1, 0, 
/*105268*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                  // Dst: (BUFFER_LOAD_DWORD_BOTHEN:f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105281*/      /*Scope*/ 29, /*->105311*/
/*105282*/        OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105285*/        OPC_EmitMergeInputChains1_0,
/*105286*/        OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105289*/        OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105292*/        OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105295*/        OPC_EmitInteger, MVT::i1, 0, 
/*105298*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                  // Src: (SIbuffer_load:f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                  // Dst: (BUFFER_LOAD_DWORD_IDXEN:f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105311*/      0, /*End of Scope*/
/*105312*/    /*Scope*/ 19|128,1/*147*/, /*->105461*/
/*105314*/      OPC_CheckChild2Integer, 0, 
/*105316*/      OPC_RecordChild3, // #2 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105317*/      OPC_RecordChild4, // #3 = $glc
/*105318*/      OPC_MoveChild4,
/*105319*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105322*/      OPC_MoveParent,
/*105323*/      OPC_RecordChild5, // #4 = $slc
/*105324*/      OPC_MoveChild5,
/*105325*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105328*/      OPC_MoveParent,
/*105329*/      OPC_SwitchType /*2 cases */, 63, MVT::v2f32,// ->105395
/*105332*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105334*/        OPC_Scope, 29, /*->105365*/ // 2 children in Scope
/*105336*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*105339*/          OPC_EmitMergeInputChains1_0,
/*105340*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105343*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105346*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105349*/          OPC_EmitInteger, MVT::i1, 0, 
/*105352*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105365*/        /*Scope*/ 28, /*->105394*/
/*105366*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*105369*/          OPC_EmitMergeInputChains1_0,
/*105370*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105373*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105376*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105379*/          OPC_EmitInteger, MVT::i1, 0, 
/*105382*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105394*/        0, /*End of Scope*/
/*105395*/      /*SwitchType*/ 63, MVT::v4f32,// ->105460
/*105397*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105399*/        OPC_Scope, 29, /*->105430*/ // 2 children in Scope
/*105401*/          OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectMUBUFIntrinsicVOffset:$ #5 #6 #7
/*105404*/          OPC_EmitMergeInputChains1_0,
/*105405*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105408*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105411*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105414*/          OPC_EmitInteger, MVT::i1, 0, 
/*105417*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 7, 1, 5, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 26
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4f32 ?:i32:$voffset, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105430*/        /*Scope*/ 28, /*->105459*/
/*105431*/          OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectMUBUFIntrinsicOffset:$ #5 #6
/*105434*/          OPC_EmitMergeInputChains1_0,
/*105435*/          OPC_EmitNodeXForm, 0, 6, // as_i16imm
/*105438*/          OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*105441*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105444*/          OPC_EmitInteger, MVT::i1, 0, 
/*105447*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 6/*#Ops*/, 1, 5, 7, 8, 9, 10, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, 0:i32, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 23
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4f32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105459*/        0, /*End of Scope*/
/*105460*/      0, // EndSwitchType
/*105461*/    /*Scope*/ 60|128,1/*188*/, /*->105651*/
/*105463*/      OPC_RecordChild2, // #2 = $vindex
/*105464*/      OPC_RecordChild3, // #3 = $MUBUFIntrinsicVOffset:soffset:offset:voffset
/*105465*/      OPC_RecordChild4, // #4 = $glc
/*105466*/      OPC_MoveChild4,
/*105467*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105470*/      OPC_MoveParent,
/*105471*/      OPC_RecordChild5, // #5 = $slc
/*105472*/      OPC_MoveChild5,
/*105473*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105476*/      OPC_MoveParent,
/*105477*/      OPC_SwitchType /*2 cases */, 84, MVT::v2f32,// ->105564
/*105480*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105482*/        OPC_Scope, 49, /*->105533*/ // 2 children in Scope
/*105484*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*105487*/          OPC_EmitMergeInputChains1_0,
/*105488*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105491*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105494*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105497*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*105508*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105511*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105514*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105517*/          OPC_EmitInteger, MVT::i1, 0, 
/*105520*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105533*/        /*Scope*/ 29, /*->105563*/
/*105534*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105537*/          OPC_EmitMergeInputChains1_0,
/*105538*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105541*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105544*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105547*/          OPC_EmitInteger, MVT::i1, 0, 
/*105550*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v2f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105563*/        0, /*End of Scope*/
/*105564*/      /*SwitchType*/ 84, MVT::v4f32,// ->105650
/*105566*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105568*/        OPC_Scope, 49, /*->105619*/ // 2 children in Scope
/*105570*/          OPC_CheckComplexPat, /*CP*/10, /*#*/3, // SelectMUBUFIntrinsicVOffset:$ #6 #7 #8
/*105573*/          OPC_EmitMergeInputChains1_0,
/*105574*/          OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*105577*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*105580*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*105583*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::i64, 5/*#Ops*/, 9, 2, 10, 8, 11,  // Results = #12
/*105594*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105597*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105600*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105603*/          OPC_EmitInteger, MVT::i1, 0, 
/*105606*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 12, 1, 6, 13, 14, 15, 16, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicVOffset:i32 i32:i32:$soffset, i16:i16:$offset, i32:i32:$voffset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 21
                    // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4f32 (REG_SEQUENCE:i64 VReg_64:i32, ?:i32:$vindex, sub0:i32, ?:i32:$voffset, sub1:i32), ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105619*/        /*Scope*/ 29, /*->105649*/
/*105620*/          OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectMUBUFIntrinsicOffset:$ #6 #7
/*105623*/          OPC_EmitMergeInputChains1_0,
/*105624*/          OPC_EmitNodeXForm, 0, 7, // as_i16imm
/*105627*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*105630*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*105633*/          OPC_EmitInteger, MVT::i1, 0, 
/*105636*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 7/*#Ops*/, 2, 1, 6, 8, 9, 10, 11, 
                    // Src: (SIbuffer_load:v4f32 v4i32:v4i32:$rsrc, i32:i32:$vindex, (MUBUFIntrinsicOffset:i32 i32:i32:$soffset, i16:i16:$offset), (imm:i1):$glc, (imm:i1):$slc) - Complexity = 18
                    // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4f32 ?:i32:$vindex, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i16:$offset), (as_i1imm:i1 ?:i1:$glc), (as_i1imm:i1 ?:i1:$slc), 0:i1)
/*105649*/        0, /*End of Scope*/
/*105650*/      0, // EndSwitchType
/*105651*/    0, /*End of Scope*/
/*105652*/  /*SwitchOpcode*/ 78, TARGET_VAL(ISD::FSUB),// ->105733
/*105655*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*105656*/    OPC_Scope, 30, /*->105688*/ // 2 children in Scope
/*105658*/      OPC_MoveChild1,
/*105659*/      OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*105662*/      OPC_CheckChild0Same, 0,
/*105664*/      OPC_MoveParent,
/*105665*/      OPC_CheckType, MVT::f32,
/*105667*/      OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*105669*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*105672*/      OPC_EmitInteger, MVT::i1, 0, 
/*105675*/      OPC_EmitInteger, MVT::i32, 0, 
/*105678*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*105688*/    /*Scope*/ 43, /*->105732*/
/*105689*/      OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*105690*/      OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->105711
/*105693*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*105696*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*105699*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*105711*/      /*SwitchType*/ 18, MVT::f16,// ->105731
/*105713*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*105716*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*105719*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SUB_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fsub:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_SUB_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*105731*/      0, // EndSwitchType
/*105732*/    0, /*End of Scope*/
/*105733*/  /*SwitchOpcode*/ 82, TARGET_VAL(AMDGPUISD::CLAMP),// ->105818
/*105736*/    OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*105737*/    OPC_SwitchType /*3 cases */, 33, MVT::f32,// ->105773
/*105740*/      OPC_Scope, 20, /*->105762*/ // 2 children in Scope
/*105742*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105744*/        OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*105747*/        OPC_EmitInteger, MVT::i1, 1, 
/*105750*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 2, 1, 2, 1, 4, 3, 
                  // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod)) - Complexity = 15
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src0_modifiers, f32:f32:$src0, 1:i1, ?:i32:$omod)
/*105762*/      /*Scope*/ 9, /*->105772*/
/*105763*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*105765*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUclamp:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*105772*/      0, /*End of Scope*/
/*105773*/    /*SwitchType*/ 20, MVT::f64,// ->105795
/*105775*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105777*/      OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*105780*/      OPC_EmitInteger, MVT::i1, 1, 
/*105783*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    MVT::f64, 6/*#Ops*/, 2, 1, 2, 1, 4, 3, 
                // Src: (AMDGPUclamp:f64 (VOP3Mods0Clamp:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i32:i32:$omod)) - Complexity = 15
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src0_modifiers, f64:f64:$src0, 1:i1, ?:i32:$omod)
/*105795*/    /*SwitchType*/ 20, MVT::f16,// ->105817
/*105797*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105799*/      OPC_CheckComplexPat, /*CP*/30, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*105802*/      OPC_EmitInteger, MVT::i1, 1, 
/*105805*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 2, 1, 2, 1, 4, 3, 
                // Src: (AMDGPUclamp:f16 (VOP3Mods0Clamp:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i32:i32:$omod)) - Complexity = 15
                // Dst: (V_MAX_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src0_modifiers, f16:f16:$src0, 1:i1, ?:i32:$omod)
/*105817*/    0, // EndSwitchType
/*105818*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->105865
/*105821*/    OPC_CaptureGlueInput,
/*105822*/    OPC_RecordChild0, // #0 = $vsrc
/*105823*/    OPC_MoveChild0,
/*105824*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105827*/    OPC_CheckType, MVT::i32,
/*105829*/    OPC_MoveParent,
/*105830*/    OPC_RecordChild1, // #1 = $attrchan
/*105831*/    OPC_MoveChild1,
/*105832*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105835*/    OPC_CheckType, MVT::i32,
/*105837*/    OPC_MoveParent,
/*105838*/    OPC_RecordChild2, // #2 = $attr
/*105839*/    OPC_MoveChild2,
/*105840*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*105843*/    OPC_CheckType, MVT::i32,
/*105845*/    OPC_MoveParent,
/*105846*/    OPC_CheckType, MVT::f32,
/*105848*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105850*/    OPC_EmitConvertToTarget, 0,
/*105852*/    OPC_EmitConvertToTarget, 2,
/*105854*/    OPC_EmitConvertToTarget, 1,
/*105856*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*105865*/  /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::FP16_TO_FP),// ->106095
/*105869*/    OPC_Scope, 111, /*->105982*/ // 2 children in Scope
/*105871*/      OPC_MoveChild0,
/*105872*/      OPC_SwitchOpcode /*3 cases */, 33, TARGET_VAL(ISD::AND),// ->105909
/*105876*/        OPC_RecordChild0, // #0 = $src0
/*105877*/        OPC_CheckChild1Integer, 127|128,127|128,1/*32767*/, 
/*105881*/        OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*105883*/        OPC_CheckType, MVT::i32,
/*105885*/        OPC_MoveParent,
/*105886*/        OPC_CheckType, MVT::f32,
/*105888*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105890*/        OPC_EmitInteger, MVT::i32, 2, 
/*105893*/        OPC_EmitInteger, MVT::i1, 0, 
/*105896*/        OPC_EmitInteger, MVT::i32, 0, 
/*105899*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (and:i32 i32:i32:$src0, 32767:i32)<<P:Predicate_and_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 2:i32, ?:i32:$src0, 0:i1, 0:i32)
/*105909*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::OR),// ->105945
/*105912*/        OPC_RecordChild0, // #0 = $src0
/*105913*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*105917*/        OPC_CheckPredicate, 30, // Predicate_or_oneuse
/*105919*/        OPC_CheckType, MVT::i32,
/*105921*/        OPC_MoveParent,
/*105922*/        OPC_CheckType, MVT::f32,
/*105924*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105926*/        OPC_EmitInteger, MVT::i32, 3, 
/*105929*/        OPC_EmitInteger, MVT::i1, 0, 
/*105932*/        OPC_EmitInteger, MVT::i32, 0, 
/*105935*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (or:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_or_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 3:i32, ?:i32:$src0, 0:i1, 0:i32)
/*105945*/      /*SwitchOpcode*/ 33, TARGET_VAL(ISD::XOR),// ->105981
/*105948*/        OPC_RecordChild0, // #0 = $src0
/*105949*/        OPC_CheckChild1Integer, 0|128,0|128,2/*32768*/, 
/*105953*/        OPC_CheckPredicate, 30, // Predicate_xor_oneuse
/*105955*/        OPC_CheckType, MVT::i32,
/*105957*/        OPC_MoveParent,
/*105958*/        OPC_CheckType, MVT::f32,
/*105960*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*105962*/        OPC_EmitInteger, MVT::i32, 1, 
/*105965*/        OPC_EmitInteger, MVT::i1, 0, 
/*105968*/        OPC_EmitInteger, MVT::i32, 0, 
/*105971*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                      MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (f16_to_fp:f32 (xor:i32 i32:i32:$src0, 32768:i32)<<P:Predicate_xor_oneuse>>) - Complexity = 12
                  // Dst: (V_CVT_F32_F16_e64:f32 1:i32, ?:i32:$src0, 0:i1, 0:i32)
/*105981*/      0, // EndSwitchOpcode
/*105982*/    /*Scope*/ 111, /*->106094*/
/*105983*/      OPC_RecordChild0, // #0 = $src0
/*105984*/      OPC_CheckType, MVT::f32,
/*105986*/      OPC_Scope, 93, /*->106081*/ // 2 children in Scope
/*105988*/        OPC_CheckChild0Type, MVT::i32,
/*105990*/        OPC_Scope, 66, /*->106058*/ // 2 children in Scope
/*105992*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*105994*/          OPC_EmitInteger, MVT::i32, 1, 
/*105997*/          OPC_EmitInteger, MVT::i32, 0, 
/*106000*/          OPC_EmitInteger, MVT::i32, 0, 
/*106003*/          OPC_EmitInteger, MVT::i32, 0, 
/*106006*/          OPC_EmitInteger, MVT::i32, 0, 
/*106009*/          OPC_EmitInteger, MVT::i32, 0, 
/*106012*/          OPC_EmitInteger, MVT::i32, 0, 
/*106015*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106027*/          OPC_EmitInteger, MVT::i32, 1, 
/*106030*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106033*/          OPC_EmitInteger, MVT::i32, 0, 
/*106036*/          OPC_EmitInteger, MVT::i32, 0, 
/*106039*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLT16_TO_FLT32), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (f16_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (FLT16_TO_FLT32:f32 R600_Reg32:i32:$src0)
/*106058*/        /*Scope*/ 21, /*->106080*/
/*106059*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106061*/          OPC_EmitInteger, MVT::i32, 0, 
/*106064*/          OPC_EmitInteger, MVT::i1, 0, 
/*106067*/          OPC_EmitInteger, MVT::i32, 0, 
/*106070*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = 3
                    // Dst: (V_CVT_F32_F16_e64:f32 0:i32, ?:i32:$src0, 0:i1, 0:i32)
/*106080*/        0, /*End of Scope*/
/*106081*/      /*Scope*/ 11, /*->106093*/
/*106082*/        OPC_CheckChild0Type, MVT::i16,
/*106084*/        OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*106086*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (f16_to_fp:f32 i16:i16:$src) - Complexity = 3
                  // Dst: (V_CVT_F32_F16_e32:f32 ?:i16:$src)
/*106093*/      0, /*End of Scope*/
/*106094*/    0, /*End of Scope*/
/*106095*/  /*SwitchOpcode*/ 28|128,1/*156*/, TARGET_VAL(ISD::FCANONICALIZE),// ->106255
/*106099*/    OPC_RecordChild0, // #0 = $VOP3Mods:src:src_mods
/*106100*/    OPC_SwitchType /*4 cases */, 30, MVT::f16,// ->106133
/*106103*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106105*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106108*/      OPC_EmitInteger, MVT::i32, 0, 
/*106111*/      OPC_EmitInteger, MVT::i32, 0|128,120/*15360*/, 
/*106115*/      OPC_EmitInteger, MVT::i1, 0, 
/*106118*/      OPC_EmitInteger, MVT::i32, 0, 
/*106121*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f16 (VOP3Mods:f16 f16:f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F16_e64:f16 0:i32, 15360:i32, ?:i32:$src_mods, ?:f16:$src, 0:i1, 0:i32)
/*106133*/    /*SwitchType*/ 33, MVT::f32,// ->106168
/*106135*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106137*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106140*/      OPC_EmitInteger, MVT::i32, 0, 
/*106143*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*106150*/      OPC_EmitInteger, MVT::i1, 0, 
/*106153*/      OPC_EmitInteger, MVT::i32, 0, 
/*106156*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f32 (VOP3Mods:f32 f32:f32:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F32_e64:f32 0:i32, 1065353216:i32, ?:i32:$src_mods, ?:f32:$src, 0:i1, 0:i32)
/*106168*/    /*SwitchType*/ 37, MVT::f64,// ->106207
/*106170*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106172*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106175*/      OPC_EmitInteger, MVT::i32, 0, 
/*106178*/      OPC_EmitInteger, MVT::i64, 0|128,0|128,0|128,0|128,0|128,0|128,0|128,120|128,63/*4607182418800017408*/, 
/*106189*/      OPC_EmitInteger, MVT::i1, 0, 
/*106192*/      OPC_EmitInteger, MVT::i32, 0, 
/*106195*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 4, 2, 1, 5, 6, 
                // Src: (fcanonicalize:f64 (VOP3Mods:f64 f64:f64:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_MUL_F64:f64 0:i32, 4607182418800017408:i64, ?:i32:$src_mods, ?:f64:$src, 0:i1, 0:i32)
/*106207*/    /*SwitchType*/ 45, MVT::v2f16,// ->106254
/*106209*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106211*/      OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #1 #2
/*106214*/      OPC_EmitInteger, MVT::i32, 8, 
/*106217*/      OPC_EmitInteger, MVT::i32, 0|128,120|128,0|128,96|128,3/*1006648320*/, 
/*106224*/      OPC_EmitInteger, MVT::i1, 0, 
/*106227*/      OPC_EmitInteger, MVT::i32, 0, 
/*106230*/      OPC_EmitInteger, MVT::i32, 0, 
/*106233*/      OPC_EmitInteger, MVT::i32, 0, 
/*106236*/      OPC_EmitInteger, MVT::i32, 0, 
/*106239*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                    MVT::v2f16, 9/*#Ops*/, 3, 4, 2, 1, 5, 6, 7, 8, 9, 
                // Src: (fcanonicalize:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src, i32:i32:$src_mods)) - Complexity = 12
                // Dst: (V_PK_MUL_F16:v2f16 8:i32, 1006648320:i32, ?:i32:$src_mods, ?:v2f16:$src, 0:i1)
/*106254*/    0, // EndSwitchType
/*106255*/  /*SwitchOpcode*/ 102|128,1/*230*/, TARGET_VAL(ISD::FFLOOR),// ->106489
/*106259*/    OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*106260*/    OPC_SwitchType /*3 cases */, 125, MVT::f64,// ->106388
/*106263*/      OPC_Scope, 108, /*->106373*/ // 2 children in Scope
/*106265*/        OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS)
/*106267*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*106270*/        OPC_EmitInteger, MVT::i32, 1, 
/*106273*/        OPC_EmitInteger, MVT::i32, 0, 
/*106276*/        OPC_EmitInteger, MVT::i1, 0, 
/*106279*/        OPC_EmitInteger, MVT::i32, 0, 
/*106282*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*106292*/        OPC_EmitInteger, MVT::i32, 0, 
/*106295*/        OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*106306*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*106313*/        OPC_EmitInteger, MVT::i1, 0, 
/*106316*/        OPC_EmitInteger, MVT::i32, 0, 
/*106319*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*106331*/        OPC_EmitInteger, MVT::i32, 0, 
/*106334*/        OPC_EmitInteger, MVT::i32, 3, 
/*106337*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*106346*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*106355*/        OPC_EmitInteger, MVT::i1, 0, 
/*106358*/        OPC_EmitInteger, MVT::i32, 0, 
/*106361*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*106373*/      /*Scope*/ 13, /*->106387*/
/*106374*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*106377*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*106387*/      0, /*End of Scope*/
/*106388*/    /*SwitchType*/ 83, MVT::f32,// ->106473
/*106390*/      OPC_Scope, 66, /*->106458*/ // 2 children in Scope
/*106392*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*106394*/        OPC_EmitInteger, MVT::i32, 1, 
/*106397*/        OPC_EmitInteger, MVT::i32, 0, 
/*106400*/        OPC_EmitInteger, MVT::i32, 0, 
/*106403*/        OPC_EmitInteger, MVT::i32, 0, 
/*106406*/        OPC_EmitInteger, MVT::i32, 0, 
/*106409*/        OPC_EmitInteger, MVT::i32, 0, 
/*106412*/        OPC_EmitInteger, MVT::i32, 0, 
/*106415*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106427*/        OPC_EmitInteger, MVT::i32, 1, 
/*106430*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106433*/        OPC_EmitInteger, MVT::i32, 0, 
/*106436*/        OPC_EmitInteger, MVT::i32, 0, 
/*106439*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FLOOR), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*106458*/      /*Scope*/ 13, /*->106472*/
/*106459*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*106462*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*106472*/      0, /*End of Scope*/
/*106473*/    /*SwitchType*/ 13, MVT::f16,// ->106488
/*106475*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*106478*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FLOOR_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ffloor:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FLOOR_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*106488*/    0, // EndSwitchType
/*106489*/  /*SwitchOpcode*/ 56, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->106548
/*106492*/    OPC_CaptureGlueInput,
/*106493*/    OPC_RecordChild0, // #0 = $vsrc
/*106494*/    OPC_CheckChild0Type, MVT::f32,
/*106496*/    OPC_RecordChild1, // #1 = $attrchan
/*106497*/    OPC_MoveChild1,
/*106498*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*106501*/    OPC_CheckType, MVT::i32,
/*106503*/    OPC_MoveParent,
/*106504*/    OPC_RecordChild2, // #2 = $attr
/*106505*/    OPC_MoveChild2,
/*106506*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*106509*/    OPC_CheckType, MVT::i32,
/*106511*/    OPC_MoveParent,
/*106512*/    OPC_CheckType, MVT::f32,
/*106514*/    OPC_Scope, 15, /*->106531*/ // 2 children in Scope
/*106516*/      OPC_CheckPatternPredicate, 19, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106518*/      OPC_EmitConvertToTarget, 2,
/*106520*/      OPC_EmitConvertToTarget, 1,
/*106522*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*106531*/    /*Scope*/ 15, /*->106547*/
/*106532*/      OPC_CheckPatternPredicate, 20, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106534*/      OPC_EmitConvertToTarget, 2,
/*106536*/      OPC_EmitConvertToTarget, 1,
/*106538*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*106547*/    0, /*End of Scope*/
/*106548*/  /*SwitchOpcode*/ 41, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->106592
/*106551*/    OPC_CaptureGlueInput,
/*106552*/    OPC_RecordChild0, // #0 = $src0
/*106553*/    OPC_CheckChild0Type, MVT::f32,
/*106555*/    OPC_RecordChild1, // #1 = $vsrc
/*106556*/    OPC_CheckChild1Type, MVT::f32,
/*106558*/    OPC_RecordChild2, // #2 = $attrchan
/*106559*/    OPC_MoveChild2,
/*106560*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*106563*/    OPC_CheckType, MVT::i32,
/*106565*/    OPC_MoveParent,
/*106566*/    OPC_RecordChild3, // #3 = $attr
/*106567*/    OPC_MoveChild3,
/*106568*/    OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*106571*/    OPC_CheckType, MVT::i32,
/*106573*/    OPC_MoveParent,
/*106574*/    OPC_CheckType, MVT::f32,
/*106576*/    OPC_CheckPatternPredicate, 2, // (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*106578*/    OPC_EmitConvertToTarget, 3,
/*106580*/    OPC_EmitConvertToTarget, 2,
/*106582*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attrchan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, f32:f32:$vsrc, (imm:i32):$attr, (imm:i32):$attrchan)
/*106592*/  /*SwitchOpcode*/ 83|128,5/*723*/, TARGET_VAL(ISD::FDIV),// ->107319
/*106596*/    OPC_Scope, 85|128,1/*213*/, /*->106812*/ // 2 children in Scope
/*106599*/      OPC_MoveChild0,
/*106600*/      OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*106603*/      OPC_CheckPredicate, 54, // Predicate_FP_ONE
/*106605*/      OPC_MoveParent,
/*106606*/      OPC_RecordChild1, // #0 = $src
/*106607*/      OPC_CheckType, MVT::f32,
/*106609*/      OPC_Scope, 66, /*->106677*/ // 3 children in Scope
/*106611*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*106613*/        OPC_EmitInteger, MVT::i32, 1, 
/*106616*/        OPC_EmitInteger, MVT::i32, 0, 
/*106619*/        OPC_EmitInteger, MVT::i32, 0, 
/*106622*/        OPC_EmitInteger, MVT::i32, 0, 
/*106625*/        OPC_EmitInteger, MVT::i32, 0, 
/*106628*/        OPC_EmitInteger, MVT::i32, 0, 
/*106631*/        OPC_EmitInteger, MVT::i32, 0, 
/*106634*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106646*/        OPC_EmitInteger, MVT::i32, 1, 
/*106649*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106652*/        OPC_EmitInteger, MVT::i32, 0, 
/*106655*/        OPC_EmitInteger, MVT::i32, 0, 
/*106658*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*106677*/      /*Scope*/ 66, /*->106744*/
/*106678*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*106680*/        OPC_EmitInteger, MVT::i32, 1, 
/*106683*/        OPC_EmitInteger, MVT::i32, 0, 
/*106686*/        OPC_EmitInteger, MVT::i32, 0, 
/*106689*/        OPC_EmitInteger, MVT::i32, 0, 
/*106692*/        OPC_EmitInteger, MVT::i32, 0, 
/*106695*/        OPC_EmitInteger, MVT::i32, 0, 
/*106698*/        OPC_EmitInteger, MVT::i32, 0, 
/*106701*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106713*/        OPC_EmitInteger, MVT::i32, 1, 
/*106716*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106719*/        OPC_EmitInteger, MVT::i32, 0, 
/*106722*/        OPC_EmitInteger, MVT::i32, 0, 
/*106725*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*106744*/      /*Scope*/ 66, /*->106811*/
/*106745*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*106747*/        OPC_EmitInteger, MVT::i32, 1, 
/*106750*/        OPC_EmitInteger, MVT::i32, 0, 
/*106753*/        OPC_EmitInteger, MVT::i32, 0, 
/*106756*/        OPC_EmitInteger, MVT::i32, 0, 
/*106759*/        OPC_EmitInteger, MVT::i32, 0, 
/*106762*/        OPC_EmitInteger, MVT::i32, 0, 
/*106765*/        OPC_EmitInteger, MVT::i32, 0, 
/*106768*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106780*/        OPC_EmitInteger, MVT::i32, 1, 
/*106783*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106786*/        OPC_EmitInteger, MVT::i32, 0, 
/*106789*/        OPC_EmitInteger, MVT::i32, 0, 
/*106792*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*106811*/      0, /*End of Scope*/
/*106812*/    /*Scope*/ 120|128,3/*504*/, /*->107318*/
/*106814*/      OPC_RecordChild0, // #0 = $src0
/*106815*/      OPC_RecordChild1, // #1 = $src1
/*106816*/      OPC_CheckType, MVT::f32,
/*106818*/      OPC_Scope, 36|128,1/*164*/, /*->106985*/ // 3 children in Scope
/*106821*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*106823*/        OPC_EmitInteger, MVT::i32, 0, 
/*106826*/        OPC_EmitInteger, MVT::i32, 0, 
/*106829*/        OPC_EmitInteger, MVT::i32, 1, 
/*106832*/        OPC_EmitInteger, MVT::i32, 0, 
/*106835*/        OPC_EmitInteger, MVT::i32, 0, 
/*106838*/        OPC_EmitInteger, MVT::i32, 0, 
/*106841*/        OPC_EmitInteger, MVT::i32, 0, 
/*106844*/        OPC_EmitInteger, MVT::i32, 0, 
/*106847*/        OPC_EmitInteger, MVT::i32, 0, 
/*106850*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106862*/        OPC_EmitInteger, MVT::i32, 1, 
/*106865*/        OPC_EmitInteger, MVT::i32, 0, 
/*106868*/        OPC_EmitInteger, MVT::i32, 0, 
/*106871*/        OPC_EmitInteger, MVT::i32, 0, 
/*106874*/        OPC_EmitInteger, MVT::i32, 0, 
/*106877*/        OPC_EmitInteger, MVT::i32, 0, 
/*106880*/        OPC_EmitInteger, MVT::i32, 0, 
/*106883*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106895*/        OPC_EmitInteger, MVT::i32, 1, 
/*106898*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106901*/        OPC_EmitInteger, MVT::i32, 0, 
/*106904*/        OPC_EmitInteger, MVT::i32, 0, 
/*106907*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*106926*/        OPC_EmitInteger, MVT::i32, 0, 
/*106929*/        OPC_EmitInteger, MVT::i32, 0, 
/*106932*/        OPC_EmitInteger, MVT::i32, 0, 
/*106935*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106947*/        OPC_EmitInteger, MVT::i32, 1, 
/*106950*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*106953*/        OPC_EmitInteger, MVT::i32, 0, 
/*106956*/        OPC_EmitInteger, MVT::i32, 0, 
/*106959*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*106985*/      /*Scope*/ 36|128,1/*164*/, /*->107151*/
/*106987*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*106989*/        OPC_EmitInteger, MVT::i32, 0, 
/*106992*/        OPC_EmitInteger, MVT::i32, 0, 
/*106995*/        OPC_EmitInteger, MVT::i32, 1, 
/*106998*/        OPC_EmitInteger, MVT::i32, 0, 
/*107001*/        OPC_EmitInteger, MVT::i32, 0, 
/*107004*/        OPC_EmitInteger, MVT::i32, 0, 
/*107007*/        OPC_EmitInteger, MVT::i32, 0, 
/*107010*/        OPC_EmitInteger, MVT::i32, 0, 
/*107013*/        OPC_EmitInteger, MVT::i32, 0, 
/*107016*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107028*/        OPC_EmitInteger, MVT::i32, 1, 
/*107031*/        OPC_EmitInteger, MVT::i32, 0, 
/*107034*/        OPC_EmitInteger, MVT::i32, 0, 
/*107037*/        OPC_EmitInteger, MVT::i32, 0, 
/*107040*/        OPC_EmitInteger, MVT::i32, 0, 
/*107043*/        OPC_EmitInteger, MVT::i32, 0, 
/*107046*/        OPC_EmitInteger, MVT::i32, 0, 
/*107049*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107061*/        OPC_EmitInteger, MVT::i32, 1, 
/*107064*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107067*/        OPC_EmitInteger, MVT::i32, 0, 
/*107070*/        OPC_EmitInteger, MVT::i32, 0, 
/*107073*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*107092*/        OPC_EmitInteger, MVT::i32, 0, 
/*107095*/        OPC_EmitInteger, MVT::i32, 0, 
/*107098*/        OPC_EmitInteger, MVT::i32, 0, 
/*107101*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107113*/        OPC_EmitInteger, MVT::i32, 1, 
/*107116*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107119*/        OPC_EmitInteger, MVT::i32, 0, 
/*107122*/        OPC_EmitInteger, MVT::i32, 0, 
/*107125*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*107151*/      /*Scope*/ 36|128,1/*164*/, /*->107317*/
/*107153*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*107155*/        OPC_EmitInteger, MVT::i32, 0, 
/*107158*/        OPC_EmitInteger, MVT::i32, 0, 
/*107161*/        OPC_EmitInteger, MVT::i32, 1, 
/*107164*/        OPC_EmitInteger, MVT::i32, 0, 
/*107167*/        OPC_EmitInteger, MVT::i32, 0, 
/*107170*/        OPC_EmitInteger, MVT::i32, 0, 
/*107173*/        OPC_EmitInteger, MVT::i32, 0, 
/*107176*/        OPC_EmitInteger, MVT::i32, 0, 
/*107179*/        OPC_EmitInteger, MVT::i32, 0, 
/*107182*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107194*/        OPC_EmitInteger, MVT::i32, 1, 
/*107197*/        OPC_EmitInteger, MVT::i32, 0, 
/*107200*/        OPC_EmitInteger, MVT::i32, 0, 
/*107203*/        OPC_EmitInteger, MVT::i32, 0, 
/*107206*/        OPC_EmitInteger, MVT::i32, 0, 
/*107209*/        OPC_EmitInteger, MVT::i32, 0, 
/*107212*/        OPC_EmitInteger, MVT::i32, 0, 
/*107215*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107227*/        OPC_EmitInteger, MVT::i32, 1, 
/*107230*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107233*/        OPC_EmitInteger, MVT::i32, 0, 
/*107236*/        OPC_EmitInteger, MVT::i32, 0, 
/*107239*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*107258*/        OPC_EmitInteger, MVT::i32, 0, 
/*107261*/        OPC_EmitInteger, MVT::i32, 0, 
/*107264*/        OPC_EmitInteger, MVT::i32, 0, 
/*107267*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107279*/        OPC_EmitInteger, MVT::i32, 1, 
/*107282*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107285*/        OPC_EmitInteger, MVT::i32, 0, 
/*107288*/        OPC_EmitInteger, MVT::i32, 0, 
/*107291*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*107317*/      0, /*End of Scope*/
/*107318*/    0, /*End of Scope*/
/*107319*/  /*SwitchOpcode*/ 110|128,3/*494*/, TARGET_VAL(AMDGPUISD::RCP),// ->107817
/*107323*/    OPC_Scope, 107|128,1/*235*/, /*->107561*/ // 2 children in Scope
/*107326*/      OPC_MoveChild0,
/*107327*/      OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*107330*/      OPC_RecordChild0, // #0 = $src
/*107331*/      OPC_MoveParent,
/*107332*/      OPC_SwitchType /*2 cases */, 85|128,1/*213*/, MVT::f32,// ->107549
/*107336*/        OPC_Scope, 66, /*->107404*/ // 4 children in Scope
/*107338*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*107340*/          OPC_EmitInteger, MVT::i32, 1, 
/*107343*/          OPC_EmitInteger, MVT::i32, 0, 
/*107346*/          OPC_EmitInteger, MVT::i32, 0, 
/*107349*/          OPC_EmitInteger, MVT::i32, 0, 
/*107352*/          OPC_EmitInteger, MVT::i32, 0, 
/*107355*/          OPC_EmitInteger, MVT::i32, 0, 
/*107358*/          OPC_EmitInteger, MVT::i32, 0, 
/*107361*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107373*/          OPC_EmitInteger, MVT::i32, 1, 
/*107376*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107379*/          OPC_EmitInteger, MVT::i32, 0, 
/*107382*/          OPC_EmitInteger, MVT::i32, 0, 
/*107385*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*107404*/        /*Scope*/ 66, /*->107471*/
/*107405*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*107407*/          OPC_EmitInteger, MVT::i32, 1, 
/*107410*/          OPC_EmitInteger, MVT::i32, 0, 
/*107413*/          OPC_EmitInteger, MVT::i32, 0, 
/*107416*/          OPC_EmitInteger, MVT::i32, 0, 
/*107419*/          OPC_EmitInteger, MVT::i32, 0, 
/*107422*/          OPC_EmitInteger, MVT::i32, 0, 
/*107425*/          OPC_EmitInteger, MVT::i32, 0, 
/*107428*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107440*/          OPC_EmitInteger, MVT::i32, 1, 
/*107443*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107446*/          OPC_EmitInteger, MVT::i32, 0, 
/*107449*/          OPC_EmitInteger, MVT::i32, 0, 
/*107452*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*107471*/        /*Scope*/ 66, /*->107538*/
/*107472*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*107474*/          OPC_EmitInteger, MVT::i32, 1, 
/*107477*/          OPC_EmitInteger, MVT::i32, 0, 
/*107480*/          OPC_EmitInteger, MVT::i32, 0, 
/*107483*/          OPC_EmitInteger, MVT::i32, 0, 
/*107486*/          OPC_EmitInteger, MVT::i32, 0, 
/*107489*/          OPC_EmitInteger, MVT::i32, 0, 
/*107492*/          OPC_EmitInteger, MVT::i32, 0, 
/*107495*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107507*/          OPC_EmitInteger, MVT::i32, 1, 
/*107510*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107513*/          OPC_EmitInteger, MVT::i32, 0, 
/*107516*/          OPC_EmitInteger, MVT::i32, 0, 
/*107519*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*107538*/        /*Scope*/ 9, /*->107548*/
/*107539*/          OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*107541*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*107548*/        0, /*End of Scope*/
/*107549*/      /*SwitchType*/ 9, MVT::f64,// ->107560
/*107551*/        OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*107553*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*107560*/      0, // EndSwitchType
/*107561*/    /*Scope*/ 125|128,1/*253*/, /*->107816*/
/*107563*/      OPC_RecordChild0, // #0 = $src0
/*107564*/      OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->107785
/*107568*/        OPC_Scope, 66, /*->107636*/ // 4 children in Scope
/*107570*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*107572*/          OPC_EmitInteger, MVT::i32, 1, 
/*107575*/          OPC_EmitInteger, MVT::i32, 0, 
/*107578*/          OPC_EmitInteger, MVT::i32, 0, 
/*107581*/          OPC_EmitInteger, MVT::i32, 0, 
/*107584*/          OPC_EmitInteger, MVT::i32, 0, 
/*107587*/          OPC_EmitInteger, MVT::i32, 0, 
/*107590*/          OPC_EmitInteger, MVT::i32, 0, 
/*107593*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107605*/          OPC_EmitInteger, MVT::i32, 1, 
/*107608*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107611*/          OPC_EmitInteger, MVT::i32, 0, 
/*107614*/          OPC_EmitInteger, MVT::i32, 0, 
/*107617*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*107636*/        /*Scope*/ 66, /*->107703*/
/*107637*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*107639*/          OPC_EmitInteger, MVT::i32, 1, 
/*107642*/          OPC_EmitInteger, MVT::i32, 0, 
/*107645*/          OPC_EmitInteger, MVT::i32, 0, 
/*107648*/          OPC_EmitInteger, MVT::i32, 0, 
/*107651*/          OPC_EmitInteger, MVT::i32, 0, 
/*107654*/          OPC_EmitInteger, MVT::i32, 0, 
/*107657*/          OPC_EmitInteger, MVT::i32, 0, 
/*107660*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107672*/          OPC_EmitInteger, MVT::i32, 1, 
/*107675*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107678*/          OPC_EmitInteger, MVT::i32, 0, 
/*107681*/          OPC_EmitInteger, MVT::i32, 0, 
/*107684*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*107703*/        /*Scope*/ 66, /*->107770*/
/*107704*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*107706*/          OPC_EmitInteger, MVT::i32, 1, 
/*107709*/          OPC_EmitInteger, MVT::i32, 0, 
/*107712*/          OPC_EmitInteger, MVT::i32, 0, 
/*107715*/          OPC_EmitInteger, MVT::i32, 0, 
/*107718*/          OPC_EmitInteger, MVT::i32, 0, 
/*107721*/          OPC_EmitInteger, MVT::i32, 0, 
/*107724*/          OPC_EmitInteger, MVT::i32, 0, 
/*107727*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*107739*/          OPC_EmitInteger, MVT::i32, 1, 
/*107742*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*107745*/          OPC_EmitInteger, MVT::i32, 0, 
/*107748*/          OPC_EmitInteger, MVT::i32, 0, 
/*107751*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*107770*/        /*Scope*/ 13, /*->107784*/
/*107771*/          OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*107774*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*107784*/        0, /*End of Scope*/
/*107785*/      /*SwitchType*/ 13, MVT::f64,// ->107800
/*107787*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*107790*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*107800*/      /*SwitchType*/ 13, MVT::f16,// ->107815
/*107802*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*107805*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_F16_e64), 0,
                      MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*107815*/      0, // EndSwitchType
/*107816*/    0, /*End of Scope*/
/*107817*/  /*SwitchOpcode*/ 89|128,2/*345*/, TARGET_VAL(ISD::FNEG),// ->108166
/*107821*/    OPC_Scope, 0|128,1/*128*/, /*->107952*/ // 4 children in Scope
/*107824*/      OPC_MoveChild0,
/*107825*/      OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*107828*/      OPC_RecordChild0, // #0 = $src
/*107829*/      OPC_MoveParent,
/*107830*/      OPC_SwitchType /*3 cases */, 25, MVT::f32,// ->107858
/*107833*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107835*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*107842*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*107849*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f32, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32:i1 ?:f32:$src, (S_MOV_B32:i16 2147483648:i32))
/*107858*/      /*SwitchType*/ 23, MVT::f16,// ->107883
/*107860*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107862*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*107867*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*107874*/        OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      MVT::f16, MVT::i1, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 (fabs:f16 f16:f16:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f16:i1 ?:f16:$src, (S_MOV_B32:i16 32768:i32))
/*107883*/      /*SwitchType*/ 66, MVT::f64,// ->107951
/*107885*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107887*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*107890*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107893*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*107901*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*107904*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107907*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*107915*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*107922*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*107929*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*107937*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*107940*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483648:i32)), sub1:i32)
/*107951*/      0, // EndSwitchType
/*107952*/    /*Scope*/ 6|128,1/*134*/, /*->108088*/
/*107954*/      OPC_RecordChild0, // #0 = $src
/*107955*/      OPC_SwitchType /*3 cases */, 37, MVT::f32,// ->107995
/*107958*/        OPC_Scope, 24, /*->107984*/ // 2 children in Scope
/*107960*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107962*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*107969*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*107976*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483648:i32))
/*107984*/        /*Scope*/ 9, /*->107994*/
/*107985*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*107987*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*107994*/        0, /*End of Scope*/
/*107995*/      /*SwitchType*/ 22, MVT::f16,// ->108019
/*107997*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*107999*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,2/*32768*/, 
/*108004*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108011*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::f16, 2/*#Ops*/, 0, 2, 
                  // Src: (fneg:f16 f16:f16:$src) - Complexity = 3
                  // Dst: (V_XOR_B32_e32:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32768:i32))
/*108019*/      /*SwitchType*/ 66, MVT::f64,// ->108087
/*108021*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108023*/        OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*108026*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108029*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*108037*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*108040*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108043*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*108051*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*108058*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*108065*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*108073*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*108076*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*108087*/      0, // EndSwitchType
/*108088*/    /*Scope*/ 48, /*->108137*/
/*108089*/      OPC_MoveChild0,
/*108090*/      OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*108093*/      OPC_MoveChild0,
/*108094*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*108097*/      OPC_RecordChild0, // #0 = $src
/*108098*/      OPC_CheckChild1Integer, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*108104*/      OPC_CheckPredicate, 30, // Predicate_and_oneuse
/*108106*/      OPC_CheckType, MVT::i32,
/*108108*/      OPC_MoveParent,
/*108109*/      OPC_MoveParent,
/*108110*/      OPC_CheckType, MVT::v2f16,
/*108112*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108114*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*108121*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108128*/      OPC_MorphNodeTo2, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                    MVT::v2f16, MVT::i1, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 (bitconvert:v2f16 (and:i32 i32:i32:$src, 2147450879:i32)<<P:Predicate_and_oneuse>>)) - Complexity = 15
                // Dst: (S_OR_B32:v2f16:i1 (S_MOV_B32:i16 2147516416:i32), ?:i32:$src)
/*108137*/    /*Scope*/ 27, /*->108165*/
/*108138*/      OPC_RecordChild0, // #0 = $src
/*108139*/      OPC_CheckType, MVT::v2f16,
/*108141*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108143*/      OPC_EmitInteger, MVT::i32, 0|128,0|128,2|128,0|128,8/*2147516416*/, 
/*108150*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*108157*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fneg:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_XOR_B32_e64:v2f16 (S_MOV_B32:i16 2147516416:i32), ?:v2f16:$src)
/*108165*/    0, /*End of Scope*/
/*108166*/  /*SwitchOpcode*/ 97, TARGET_VAL(ISD::ConstantFP),// ->108266
/*108169*/    OPC_RecordNode, // #0 = $imm
/*108170*/    OPC_SwitchType /*3 cases */, 42, MVT::f32,// ->108215
/*108173*/      OPC_Scope, 14, /*->108189*/ // 3 children in Scope
/*108175*/        OPC_CheckPredicate, 70, // Predicate_anonymous_1530
/*108177*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108179*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*108182*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1530>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*108189*/      /*Scope*/ 12, /*->108202*/
/*108190*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108192*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*108195*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*108202*/      /*Scope*/ 11, /*->108214*/
/*108203*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108205*/        OPC_EmitConvertToTarget, 0,
/*108207*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                      MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32):$val - Complexity = 3
                  // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*108214*/      0, /*End of Scope*/
/*108215*/    /*SwitchType*/ 30, MVT::f16,// ->108247
/*108217*/      OPC_Scope, 14, /*->108233*/ // 2 children in Scope
/*108219*/        OPC_CheckPredicate, 70, // Predicate_anonymous_1533
/*108221*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108223*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*108226*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16)<<P:Predicate_anonymous_1533>>:$imm - Complexity = 4
                  // Dst: (V_MOV_B32_e32:f16 (bitcast_fpimm_to_i32:f16 ?:f16:$imm))
/*108233*/      /*Scope*/ 12, /*->108246*/
/*108234*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108236*/        OPC_EmitNodeXForm, 8, 0, // bitcast_fpimm_to_i32
/*108239*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f16):$imm - Complexity = 3
                  // Dst: (S_MOV_B32:f16 (bitcast_fpimm_to_i32:i32 ?:f16:$imm))
/*108246*/      0, /*End of Scope*/
/*108247*/    /*SwitchType*/ 16, MVT::f64,// ->108265
/*108249*/      OPC_CheckPredicate, 71, // Predicate_anonymous_1542
/*108251*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*108253*/      OPC_EmitConvertToTarget, 0,
/*108255*/      OPC_EmitNodeXForm, 9, 1, // bitcast_fpimm_to_i64
/*108258*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1542>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1543>>:$imm))
/*108265*/    0, // EndSwitchType
/*108266*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMUL),// ->108574
/*108270*/    OPC_RecordChild0, // #0 = $src0
/*108271*/    OPC_RecordChild1, // #1 = $src1
/*108272*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->108417
/*108276*/      OPC_Scope, 100, /*->108378*/ // 3 children in Scope
/*108278*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108280*/        OPC_EmitInteger, MVT::i32, 0, 
/*108283*/        OPC_EmitInteger, MVT::i32, 0, 
/*108286*/        OPC_EmitInteger, MVT::i32, 1, 
/*108289*/        OPC_EmitInteger, MVT::i32, 0, 
/*108292*/        OPC_EmitInteger, MVT::i32, 0, 
/*108295*/        OPC_EmitInteger, MVT::i32, 0, 
/*108298*/        OPC_EmitInteger, MVT::i32, 0, 
/*108301*/        OPC_EmitInteger, MVT::i32, 0, 
/*108304*/        OPC_EmitInteger, MVT::i32, 0, 
/*108307*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108319*/        OPC_EmitInteger, MVT::i32, 0, 
/*108322*/        OPC_EmitInteger, MVT::i32, 0, 
/*108325*/        OPC_EmitInteger, MVT::i32, 0, 
/*108328*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108340*/        OPC_EmitInteger, MVT::i32, 1, 
/*108343*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108346*/        OPC_EmitInteger, MVT::i32, 0, 
/*108349*/        OPC_EmitInteger, MVT::i32, 0, 
/*108352*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*108378*/      /*Scope*/ 18, /*->108397*/
/*108379*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108382*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108385*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108397*/      /*Scope*/ 18, /*->108416*/
/*108398*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108401*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108404*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108416*/      0, /*End of Scope*/
/*108417*/    /*SwitchType*/ 40, MVT::f16,// ->108459
/*108419*/      OPC_Scope, 18, /*->108439*/ // 2 children in Scope
/*108421*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108424*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108427*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108439*/      /*Scope*/ 18, /*->108458*/
/*108440*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108443*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108446*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108458*/      0, /*End of Scope*/
/*108459*/    /*SwitchType*/ 40, MVT::f64,// ->108501
/*108461*/      OPC_Scope, 18, /*->108481*/ // 2 children in Scope
/*108463*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108466*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108469*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108481*/      /*Scope*/ 18, /*->108500*/
/*108482*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108485*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108488*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108500*/      0, /*End of Scope*/
/*108501*/    /*SwitchType*/ 70, MVT::v2f16,// ->108573
/*108503*/      OPC_Scope, 33, /*->108538*/ // 2 children in Scope
/*108505*/        OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*108508*/        OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*108511*/        OPC_EmitInteger, MVT::i32, 0, 
/*108514*/        OPC_EmitInteger, MVT::i32, 0, 
/*108517*/        OPC_EmitInteger, MVT::i32, 0, 
/*108520*/        OPC_EmitInteger, MVT::i32, 0, 
/*108523*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*108538*/      /*Scope*/ 33, /*->108572*/
/*108539*/        OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*108542*/        OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*108545*/        OPC_EmitInteger, MVT::i32, 0, 
/*108548*/        OPC_EmitInteger, MVT::i32, 0, 
/*108551*/        OPC_EmitInteger, MVT::i32, 0, 
/*108554*/        OPC_EmitInteger, MVT::i32, 0, 
/*108557*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MUL_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fmul:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MUL_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*108572*/      0, /*End of Scope*/
/*108573*/    0, // EndSwitchType
/*108574*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->108703
/*108577*/    OPC_RecordChild0, // #0 = $src0
/*108578*/    OPC_RecordChild1, // #1 = $src1
/*108579*/    OPC_CheckType, MVT::f32,
/*108581*/    OPC_Scope, 100, /*->108683*/ // 2 children in Scope
/*108583*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108585*/      OPC_EmitInteger, MVT::i32, 0, 
/*108588*/      OPC_EmitInteger, MVT::i32, 0, 
/*108591*/      OPC_EmitInteger, MVT::i32, 1, 
/*108594*/      OPC_EmitInteger, MVT::i32, 0, 
/*108597*/      OPC_EmitInteger, MVT::i32, 0, 
/*108600*/      OPC_EmitInteger, MVT::i32, 0, 
/*108603*/      OPC_EmitInteger, MVT::i32, 0, 
/*108606*/      OPC_EmitInteger, MVT::i32, 0, 
/*108609*/      OPC_EmitInteger, MVT::i32, 0, 
/*108612*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108624*/      OPC_EmitInteger, MVT::i32, 0, 
/*108627*/      OPC_EmitInteger, MVT::i32, 0, 
/*108630*/      OPC_EmitInteger, MVT::i32, 0, 
/*108633*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108645*/      OPC_EmitInteger, MVT::i32, 1, 
/*108648*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108651*/      OPC_EmitInteger, MVT::i32, 0, 
/*108654*/      OPC_EmitInteger, MVT::i32, 0, 
/*108657*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MAX), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*108683*/    /*Scope*/ 18, /*->108702*/
/*108684*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108687*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108690*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108702*/    0, /*End of Scope*/
/*108703*/  /*SwitchOpcode*/ 126, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->108832
/*108706*/    OPC_RecordChild0, // #0 = $src0
/*108707*/    OPC_RecordChild1, // #1 = $src1
/*108708*/    OPC_CheckType, MVT::f32,
/*108710*/    OPC_Scope, 100, /*->108812*/ // 2 children in Scope
/*108712*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108714*/      OPC_EmitInteger, MVT::i32, 0, 
/*108717*/      OPC_EmitInteger, MVT::i32, 0, 
/*108720*/      OPC_EmitInteger, MVT::i32, 1, 
/*108723*/      OPC_EmitInteger, MVT::i32, 0, 
/*108726*/      OPC_EmitInteger, MVT::i32, 0, 
/*108729*/      OPC_EmitInteger, MVT::i32, 0, 
/*108732*/      OPC_EmitInteger, MVT::i32, 0, 
/*108735*/      OPC_EmitInteger, MVT::i32, 0, 
/*108738*/      OPC_EmitInteger, MVT::i32, 0, 
/*108741*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108753*/      OPC_EmitInteger, MVT::i32, 0, 
/*108756*/      OPC_EmitInteger, MVT::i32, 0, 
/*108759*/      OPC_EmitInteger, MVT::i32, 0, 
/*108762*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108774*/      OPC_EmitInteger, MVT::i32, 1, 
/*108777*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108780*/      OPC_EmitInteger, MVT::i32, 0, 
/*108783*/      OPC_EmitInteger, MVT::i32, 0, 
/*108786*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN), 0,
                    MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*108812*/    /*Scope*/ 18, /*->108831*/
/*108813*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108816*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108819*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108831*/    0, /*End of Scope*/
/*108832*/  /*SwitchOpcode*/ 48|128,2/*304*/, TARGET_VAL(ISD::FMINNUM),// ->109140
/*108836*/    OPC_RecordChild0, // #0 = $src0
/*108837*/    OPC_RecordChild1, // #1 = $src1
/*108838*/    OPC_SwitchType /*4 cases */, 13|128,1/*141*/, MVT::f32,// ->108983
/*108842*/      OPC_Scope, 100, /*->108944*/ // 3 children in Scope
/*108844*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*108846*/        OPC_EmitInteger, MVT::i32, 0, 
/*108849*/        OPC_EmitInteger, MVT::i32, 0, 
/*108852*/        OPC_EmitInteger, MVT::i32, 1, 
/*108855*/        OPC_EmitInteger, MVT::i32, 0, 
/*108858*/        OPC_EmitInteger, MVT::i32, 0, 
/*108861*/        OPC_EmitInteger, MVT::i32, 0, 
/*108864*/        OPC_EmitInteger, MVT::i32, 0, 
/*108867*/        OPC_EmitInteger, MVT::i32, 0, 
/*108870*/        OPC_EmitInteger, MVT::i32, 0, 
/*108873*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108885*/        OPC_EmitInteger, MVT::i32, 0, 
/*108888*/        OPC_EmitInteger, MVT::i32, 0, 
/*108891*/        OPC_EmitInteger, MVT::i32, 0, 
/*108894*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*108906*/        OPC_EmitInteger, MVT::i32, 1, 
/*108909*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*108912*/        OPC_EmitInteger, MVT::i32, 0, 
/*108915*/        OPC_EmitInteger, MVT::i32, 0, 
/*108918*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*108944*/      /*Scope*/ 18, /*->108963*/
/*108945*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108948*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108951*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108963*/      /*Scope*/ 18, /*->108982*/
/*108964*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*108967*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*108970*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*108982*/      0, /*End of Scope*/
/*108983*/    /*SwitchType*/ 40, MVT::f16,// ->109025
/*108985*/      OPC_Scope, 18, /*->109005*/ // 2 children in Scope
/*108987*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*108990*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*108993*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109005*/      /*Scope*/ 18, /*->109024*/
/*109006*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*109009*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*109012*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F16_e64), 0,
                      MVT::f16, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f16 (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109024*/      0, /*End of Scope*/
/*109025*/    /*SwitchType*/ 40, MVT::f64,// ->109067
/*109027*/      OPC_Scope, 18, /*->109047*/ // 2 children in Scope
/*109029*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*109032*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*109035*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109047*/      /*Scope*/ 18, /*->109066*/
/*109048*/        OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*109051*/        OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*109054*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fminnum:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*109066*/      0, /*End of Scope*/
/*109067*/    /*SwitchType*/ 70, MVT::v2f16,// ->109139
/*109069*/      OPC_Scope, 33, /*->109104*/ // 2 children in Scope
/*109071*/        OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #2 #3 #4
/*109074*/        OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #5 #6
/*109077*/        OPC_EmitInteger, MVT::i32, 0, 
/*109080*/        OPC_EmitInteger, MVT::i32, 0, 
/*109083*/        OPC_EmitInteger, MVT::i32, 0, 
/*109086*/        OPC_EmitInteger, MVT::i32, 0, 
/*109089*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 3, 2, 6, 5, 4, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*109104*/      /*Scope*/ 33, /*->109138*/
/*109105*/        OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectVOP3PMods:$ #2 #3
/*109108*/        OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3PMods0:$ #4 #5 #6
/*109111*/        OPC_EmitInteger, MVT::i32, 0, 
/*109114*/        OPC_EmitInteger, MVT::i32, 0, 
/*109117*/        OPC_EmitInteger, MVT::i32, 0, 
/*109120*/        OPC_EmitInteger, MVT::i32, 0, 
/*109123*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_MIN_F16), 0,
                      MVT::v2f16, 9/*#Ops*/, 5, 4, 3, 2, 6, 7, 8, 9, 10, 
                  // Src: (fminnum:v2f16 (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp)) - Complexity = -976
                  // Dst: (V_PK_MIN_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i1:i1:$clamp)
/*109138*/      0, /*End of Scope*/
/*109139*/    0, // EndSwitchType
/*109140*/  /*SwitchOpcode*/ 118, TARGET_VAL(AMDGPUISD::FRACT),// ->109261
/*109143*/    OPC_RecordChild0, // #0 = $src0
/*109144*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->109230
/*109147*/      OPC_Scope, 66, /*->109215*/ // 2 children in Scope
/*109149*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109151*/        OPC_EmitInteger, MVT::i32, 1, 
/*109154*/        OPC_EmitInteger, MVT::i32, 0, 
/*109157*/        OPC_EmitInteger, MVT::i32, 0, 
/*109160*/        OPC_EmitInteger, MVT::i32, 0, 
/*109163*/        OPC_EmitInteger, MVT::i32, 0, 
/*109166*/        OPC_EmitInteger, MVT::i32, 0, 
/*109169*/        OPC_EmitInteger, MVT::i32, 0, 
/*109172*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109184*/        OPC_EmitInteger, MVT::i32, 1, 
/*109187*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109190*/        OPC_EmitInteger, MVT::i32, 0, 
/*109193*/        OPC_EmitInteger, MVT::i32, 0, 
/*109196*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FRACT), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*109215*/      /*Scope*/ 13, /*->109229*/
/*109216*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109219*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109229*/      0, /*End of Scope*/
/*109230*/    /*SwitchType*/ 13, MVT::f64,// ->109245
/*109232*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109235*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109245*/    /*SwitchType*/ 13, MVT::f16,// ->109260
/*109247*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109250*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FRACT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109260*/    0, // EndSwitchType
/*109261*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FTRUNC),// ->109382
/*109264*/    OPC_RecordChild0, // #0 = $src0
/*109265*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->109351
/*109268*/      OPC_Scope, 66, /*->109336*/ // 2 children in Scope
/*109270*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109272*/        OPC_EmitInteger, MVT::i32, 1, 
/*109275*/        OPC_EmitInteger, MVT::i32, 0, 
/*109278*/        OPC_EmitInteger, MVT::i32, 0, 
/*109281*/        OPC_EmitInteger, MVT::i32, 0, 
/*109284*/        OPC_EmitInteger, MVT::i32, 0, 
/*109287*/        OPC_EmitInteger, MVT::i32, 0, 
/*109290*/        OPC_EmitInteger, MVT::i32, 0, 
/*109293*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109305*/        OPC_EmitInteger, MVT::i32, 1, 
/*109308*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109311*/        OPC_EmitInteger, MVT::i32, 0, 
/*109314*/        OPC_EmitInteger, MVT::i32, 0, 
/*109317*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TRUNC), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*109336*/      /*Scope*/ 13, /*->109350*/
/*109337*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109340*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109350*/      0, /*End of Scope*/
/*109351*/    /*SwitchType*/ 13, MVT::f64,// ->109366
/*109353*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109356*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109366*/    /*SwitchType*/ 13, MVT::f16,// ->109381
/*109368*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109371*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRUNC_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109381*/    0, // EndSwitchType
/*109382*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FCEIL),// ->109503
/*109385*/    OPC_RecordChild0, // #0 = $src0
/*109386*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->109472
/*109389*/      OPC_Scope, 66, /*->109457*/ // 2 children in Scope
/*109391*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109393*/        OPC_EmitInteger, MVT::i32, 1, 
/*109396*/        OPC_EmitInteger, MVT::i32, 0, 
/*109399*/        OPC_EmitInteger, MVT::i32, 0, 
/*109402*/        OPC_EmitInteger, MVT::i32, 0, 
/*109405*/        OPC_EmitInteger, MVT::i32, 0, 
/*109408*/        OPC_EmitInteger, MVT::i32, 0, 
/*109411*/        OPC_EmitInteger, MVT::i32, 0, 
/*109414*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109426*/        OPC_EmitInteger, MVT::i32, 1, 
/*109429*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109432*/        OPC_EmitInteger, MVT::i32, 0, 
/*109435*/        OPC_EmitInteger, MVT::i32, 0, 
/*109438*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::CEIL), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*109457*/      /*Scope*/ 13, /*->109471*/
/*109458*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109461*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109471*/      0, /*End of Scope*/
/*109472*/    /*SwitchType*/ 13, MVT::f64,// ->109487
/*109474*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109477*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109487*/    /*SwitchType*/ 13, MVT::f16,// ->109502
/*109489*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109492*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CEIL_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109502*/    0, // EndSwitchType
/*109503*/  /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FRINT),// ->109624
/*109506*/    OPC_RecordChild0, // #0 = $src0
/*109507*/    OPC_SwitchType /*3 cases */, 83, MVT::f32,// ->109593
/*109510*/      OPC_Scope, 66, /*->109578*/ // 2 children in Scope
/*109512*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109514*/        OPC_EmitInteger, MVT::i32, 1, 
/*109517*/        OPC_EmitInteger, MVT::i32, 0, 
/*109520*/        OPC_EmitInteger, MVT::i32, 0, 
/*109523*/        OPC_EmitInteger, MVT::i32, 0, 
/*109526*/        OPC_EmitInteger, MVT::i32, 0, 
/*109529*/        OPC_EmitInteger, MVT::i32, 0, 
/*109532*/        OPC_EmitInteger, MVT::i32, 0, 
/*109535*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109547*/        OPC_EmitInteger, MVT::i32, 1, 
/*109550*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109553*/        OPC_EmitInteger, MVT::i32, 0, 
/*109556*/        OPC_EmitInteger, MVT::i32, 0, 
/*109559*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RNDNE), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*109578*/      /*Scope*/ 13, /*->109592*/
/*109579*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109582*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109592*/      0, /*End of Scope*/
/*109593*/    /*SwitchType*/ 13, MVT::f64,// ->109608
/*109595*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109598*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109608*/    /*SwitchType*/ 13, MVT::f16,// ->109623
/*109610*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*109613*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RNDNE_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*109623*/    0, // EndSwitchType
/*109624*/  /*SwitchOpcode*/ 90|128,2/*346*/, TARGET_VAL(AMDGPUISD::DOT4),// ->109974
/*109628*/    OPC_RecordChild0, // #0 = $src0_X
/*109629*/    OPC_RecordChild1, // #1 = $src1_X
/*109630*/    OPC_RecordChild2, // #2 = $src0_Y
/*109631*/    OPC_RecordChild3, // #3 = $src1_Y
/*109632*/    OPC_RecordChild4, // #4 = $src0_Z
/*109633*/    OPC_RecordChild5, // #5 = $src1_Z
/*109634*/    OPC_RecordChild6, // #6 = $src0_W
/*109635*/    OPC_RecordChild7, // #7 = $src1_W
/*109636*/    OPC_CheckType, MVT::f32,
/*109638*/    OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*109640*/    OPC_EmitInteger, MVT::i32, 0, 
/*109643*/    OPC_EmitInteger, MVT::i32, 0, 
/*109646*/    OPC_EmitInteger, MVT::i32, 1, 
/*109649*/    OPC_EmitInteger, MVT::i32, 0, 
/*109652*/    OPC_EmitInteger, MVT::i32, 0, 
/*109655*/    OPC_EmitInteger, MVT::i32, 0, 
/*109658*/    OPC_EmitInteger, MVT::i32, 0, 
/*109661*/    OPC_EmitInteger, MVT::i32, 0, 
/*109664*/    OPC_EmitInteger, MVT::i32, 0, 
/*109667*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109679*/    OPC_EmitInteger, MVT::i32, 0, 
/*109682*/    OPC_EmitInteger, MVT::i32, 0, 
/*109685*/    OPC_EmitInteger, MVT::i32, 0, 
/*109688*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109700*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109703*/    OPC_EmitInteger, MVT::i32, 0, 
/*109706*/    OPC_EmitInteger, MVT::i32, 0, 
/*109709*/    OPC_EmitInteger, MVT::i32, 1, 
/*109712*/    OPC_EmitInteger, MVT::i32, 0, 
/*109715*/    OPC_EmitInteger, MVT::i32, 0, 
/*109718*/    OPC_EmitInteger, MVT::i32, 0, 
/*109721*/    OPC_EmitInteger, MVT::i32, 0, 
/*109724*/    OPC_EmitInteger, MVT::i32, 0, 
/*109727*/    OPC_EmitInteger, MVT::i32, 0, 
/*109730*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109742*/    OPC_EmitInteger, MVT::i32, 0, 
/*109745*/    OPC_EmitInteger, MVT::i32, 0, 
/*109748*/    OPC_EmitInteger, MVT::i32, 0, 
/*109751*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109763*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109766*/    OPC_EmitInteger, MVT::i32, 0, 
/*109769*/    OPC_EmitInteger, MVT::i32, 0, 
/*109772*/    OPC_EmitInteger, MVT::i32, 1, 
/*109775*/    OPC_EmitInteger, MVT::i32, 0, 
/*109778*/    OPC_EmitInteger, MVT::i32, 0, 
/*109781*/    OPC_EmitInteger, MVT::i32, 0, 
/*109784*/    OPC_EmitInteger, MVT::i32, 0, 
/*109787*/    OPC_EmitInteger, MVT::i32, 0, 
/*109790*/    OPC_EmitInteger, MVT::i32, 0, 
/*109793*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109805*/    OPC_EmitInteger, MVT::i32, 0, 
/*109808*/    OPC_EmitInteger, MVT::i32, 0, 
/*109811*/    OPC_EmitInteger, MVT::i32, 0, 
/*109814*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109826*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109829*/    OPC_EmitInteger, MVT::i32, 0, 
/*109832*/    OPC_EmitInteger, MVT::i32, 0, 
/*109835*/    OPC_EmitInteger, MVT::i32, 1, 
/*109838*/    OPC_EmitInteger, MVT::i32, 0, 
/*109841*/    OPC_EmitInteger, MVT::i32, 0, 
/*109844*/    OPC_EmitInteger, MVT::i32, 0, 
/*109847*/    OPC_EmitInteger, MVT::i32, 0, 
/*109850*/    OPC_EmitInteger, MVT::i32, 0, 
/*109853*/    OPC_EmitInteger, MVT::i32, 0, 
/*109856*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109868*/    OPC_EmitInteger, MVT::i32, 0, 
/*109871*/    OPC_EmitInteger, MVT::i32, 0, 
/*109874*/    OPC_EmitInteger, MVT::i32, 0, 
/*109877*/    OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*109889*/    OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*109892*/    OPC_EmitInteger, MVT::i32, 0, 
/*109895*/    OPC_EmitInteger, MVT::i32, 0, 
/*109898*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::DOT_4), 0,
                  MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*109974*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FEXP2),// ->110216
/*109978*/    OPC_RecordChild0, // #0 = $src0
/*109979*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->110200
/*109983*/      OPC_Scope, 66, /*->110051*/ // 4 children in Scope
/*109985*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*109987*/        OPC_EmitInteger, MVT::i32, 1, 
/*109990*/        OPC_EmitInteger, MVT::i32, 0, 
/*109993*/        OPC_EmitInteger, MVT::i32, 0, 
/*109996*/        OPC_EmitInteger, MVT::i32, 0, 
/*109999*/        OPC_EmitInteger, MVT::i32, 0, 
/*110002*/        OPC_EmitInteger, MVT::i32, 0, 
/*110005*/        OPC_EmitInteger, MVT::i32, 0, 
/*110008*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110020*/        OPC_EmitInteger, MVT::i32, 1, 
/*110023*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110026*/        OPC_EmitInteger, MVT::i32, 0, 
/*110029*/        OPC_EmitInteger, MVT::i32, 0, 
/*110032*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*110051*/      /*Scope*/ 66, /*->110118*/
/*110052*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*110054*/        OPC_EmitInteger, MVT::i32, 1, 
/*110057*/        OPC_EmitInteger, MVT::i32, 0, 
/*110060*/        OPC_EmitInteger, MVT::i32, 0, 
/*110063*/        OPC_EmitInteger, MVT::i32, 0, 
/*110066*/        OPC_EmitInteger, MVT::i32, 0, 
/*110069*/        OPC_EmitInteger, MVT::i32, 0, 
/*110072*/        OPC_EmitInteger, MVT::i32, 0, 
/*110075*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110087*/        OPC_EmitInteger, MVT::i32, 1, 
/*110090*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110093*/        OPC_EmitInteger, MVT::i32, 0, 
/*110096*/        OPC_EmitInteger, MVT::i32, 0, 
/*110099*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*110118*/      /*Scope*/ 66, /*->110185*/
/*110119*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*110121*/        OPC_EmitInteger, MVT::i32, 1, 
/*110124*/        OPC_EmitInteger, MVT::i32, 0, 
/*110127*/        OPC_EmitInteger, MVT::i32, 0, 
/*110130*/        OPC_EmitInteger, MVT::i32, 0, 
/*110133*/        OPC_EmitInteger, MVT::i32, 0, 
/*110136*/        OPC_EmitInteger, MVT::i32, 0, 
/*110139*/        OPC_EmitInteger, MVT::i32, 0, 
/*110142*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110154*/        OPC_EmitInteger, MVT::i32, 1, 
/*110157*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110160*/        OPC_EmitInteger, MVT::i32, 0, 
/*110163*/        OPC_EmitInteger, MVT::i32, 0, 
/*110166*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*110185*/      /*Scope*/ 13, /*->110199*/
/*110186*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110189*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110199*/      0, /*End of Scope*/
/*110200*/    /*SwitchType*/ 13, MVT::f16,// ->110215
/*110202*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110205*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110215*/    0, // EndSwitchType
/*110216*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(ISD::FLOG2),// ->110458
/*110220*/    OPC_RecordChild0, // #0 = $src0
/*110221*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->110442
/*110225*/      OPC_Scope, 66, /*->110293*/ // 4 children in Scope
/*110227*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*110229*/        OPC_EmitInteger, MVT::i32, 1, 
/*110232*/        OPC_EmitInteger, MVT::i32, 0, 
/*110235*/        OPC_EmitInteger, MVT::i32, 0, 
/*110238*/        OPC_EmitInteger, MVT::i32, 0, 
/*110241*/        OPC_EmitInteger, MVT::i32, 0, 
/*110244*/        OPC_EmitInteger, MVT::i32, 0, 
/*110247*/        OPC_EmitInteger, MVT::i32, 0, 
/*110250*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110262*/        OPC_EmitInteger, MVT::i32, 1, 
/*110265*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110268*/        OPC_EmitInteger, MVT::i32, 0, 
/*110271*/        OPC_EmitInteger, MVT::i32, 0, 
/*110274*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*110293*/      /*Scope*/ 66, /*->110360*/
/*110294*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*110296*/        OPC_EmitInteger, MVT::i32, 1, 
/*110299*/        OPC_EmitInteger, MVT::i32, 0, 
/*110302*/        OPC_EmitInteger, MVT::i32, 0, 
/*110305*/        OPC_EmitInteger, MVT::i32, 0, 
/*110308*/        OPC_EmitInteger, MVT::i32, 0, 
/*110311*/        OPC_EmitInteger, MVT::i32, 0, 
/*110314*/        OPC_EmitInteger, MVT::i32, 0, 
/*110317*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110329*/        OPC_EmitInteger, MVT::i32, 1, 
/*110332*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110335*/        OPC_EmitInteger, MVT::i32, 0, 
/*110338*/        OPC_EmitInteger, MVT::i32, 0, 
/*110341*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*110360*/      /*Scope*/ 66, /*->110427*/
/*110361*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*110363*/        OPC_EmitInteger, MVT::i32, 1, 
/*110366*/        OPC_EmitInteger, MVT::i32, 0, 
/*110369*/        OPC_EmitInteger, MVT::i32, 0, 
/*110372*/        OPC_EmitInteger, MVT::i32, 0, 
/*110375*/        OPC_EmitInteger, MVT::i32, 0, 
/*110378*/        OPC_EmitInteger, MVT::i32, 0, 
/*110381*/        OPC_EmitInteger, MVT::i32, 0, 
/*110384*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110396*/        OPC_EmitInteger, MVT::i32, 1, 
/*110399*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110402*/        OPC_EmitInteger, MVT::i32, 0, 
/*110405*/        OPC_EmitInteger, MVT::i32, 0, 
/*110408*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*110427*/      /*Scope*/ 13, /*->110441*/
/*110428*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110431*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110441*/      0, /*End of Scope*/
/*110442*/    /*SwitchType*/ 13, MVT::f16,// ->110457
/*110444*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110447*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LOG_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110457*/    0, // EndSwitchType
/*110458*/  /*SwitchOpcode*/ 110|128,1/*238*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMP),// ->110700
/*110462*/    OPC_RecordChild0, // #0 = $src0
/*110463*/    OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->110684
/*110467*/      OPC_Scope, 66, /*->110535*/ // 4 children in Scope
/*110469*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*110471*/        OPC_EmitInteger, MVT::i32, 1, 
/*110474*/        OPC_EmitInteger, MVT::i32, 0, 
/*110477*/        OPC_EmitInteger, MVT::i32, 0, 
/*110480*/        OPC_EmitInteger, MVT::i32, 0, 
/*110483*/        OPC_EmitInteger, MVT::i32, 0, 
/*110486*/        OPC_EmitInteger, MVT::i32, 0, 
/*110489*/        OPC_EmitInteger, MVT::i32, 0, 
/*110492*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110504*/        OPC_EmitInteger, MVT::i32, 1, 
/*110507*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110510*/        OPC_EmitInteger, MVT::i32, 0, 
/*110513*/        OPC_EmitInteger, MVT::i32, 0, 
/*110516*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*110535*/      /*Scope*/ 66, /*->110602*/
/*110536*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*110538*/        OPC_EmitInteger, MVT::i32, 1, 
/*110541*/        OPC_EmitInteger, MVT::i32, 0, 
/*110544*/        OPC_EmitInteger, MVT::i32, 0, 
/*110547*/        OPC_EmitInteger, MVT::i32, 0, 
/*110550*/        OPC_EmitInteger, MVT::i32, 0, 
/*110553*/        OPC_EmitInteger, MVT::i32, 0, 
/*110556*/        OPC_EmitInteger, MVT::i32, 0, 
/*110559*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110571*/        OPC_EmitInteger, MVT::i32, 1, 
/*110574*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110577*/        OPC_EmitInteger, MVT::i32, 0, 
/*110580*/        OPC_EmitInteger, MVT::i32, 0, 
/*110583*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*110602*/      /*Scope*/ 66, /*->110669*/
/*110603*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*110605*/        OPC_EmitInteger, MVT::i32, 1, 
/*110608*/        OPC_EmitInteger, MVT::i32, 0, 
/*110611*/        OPC_EmitInteger, MVT::i32, 0, 
/*110614*/        OPC_EmitInteger, MVT::i32, 0, 
/*110617*/        OPC_EmitInteger, MVT::i32, 0, 
/*110620*/        OPC_EmitInteger, MVT::i32, 0, 
/*110623*/        OPC_EmitInteger, MVT::i32, 0, 
/*110626*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110638*/        OPC_EmitInteger, MVT::i32, 1, 
/*110641*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110644*/        OPC_EmitInteger, MVT::i32, 0, 
/*110647*/        OPC_EmitInteger, MVT::i32, 0, 
/*110650*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamp:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*110669*/      /*Scope*/ 13, /*->110683*/
/*110670*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110673*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110683*/      0, /*End of Scope*/
/*110684*/    /*SwitchType*/ 13, MVT::f64,// ->110699
/*110686*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110689*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110699*/    0, // EndSwitchType
/*110700*/  /*SwitchOpcode*/ 125|128,1/*253*/, TARGET_VAL(AMDGPUISD::RSQ),// ->110957
/*110704*/    OPC_RecordChild0, // #0 = $src0
/*110705*/    OPC_SwitchType /*3 cases */, 89|128,1/*217*/, MVT::f32,// ->110926
/*110709*/      OPC_Scope, 66, /*->110777*/ // 4 children in Scope
/*110711*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*110713*/        OPC_EmitInteger, MVT::i32, 1, 
/*110716*/        OPC_EmitInteger, MVT::i32, 0, 
/*110719*/        OPC_EmitInteger, MVT::i32, 0, 
/*110722*/        OPC_EmitInteger, MVT::i32, 0, 
/*110725*/        OPC_EmitInteger, MVT::i32, 0, 
/*110728*/        OPC_EmitInteger, MVT::i32, 0, 
/*110731*/        OPC_EmitInteger, MVT::i32, 0, 
/*110734*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110746*/        OPC_EmitInteger, MVT::i32, 1, 
/*110749*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110752*/        OPC_EmitInteger, MVT::i32, 0, 
/*110755*/        OPC_EmitInteger, MVT::i32, 0, 
/*110758*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*110777*/      /*Scope*/ 66, /*->110844*/
/*110778*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*110780*/        OPC_EmitInteger, MVT::i32, 1, 
/*110783*/        OPC_EmitInteger, MVT::i32, 0, 
/*110786*/        OPC_EmitInteger, MVT::i32, 0, 
/*110789*/        OPC_EmitInteger, MVT::i32, 0, 
/*110792*/        OPC_EmitInteger, MVT::i32, 0, 
/*110795*/        OPC_EmitInteger, MVT::i32, 0, 
/*110798*/        OPC_EmitInteger, MVT::i32, 0, 
/*110801*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110813*/        OPC_EmitInteger, MVT::i32, 1, 
/*110816*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110819*/        OPC_EmitInteger, MVT::i32, 0, 
/*110822*/        OPC_EmitInteger, MVT::i32, 0, 
/*110825*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*110844*/      /*Scope*/ 66, /*->110911*/
/*110845*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*110847*/        OPC_EmitInteger, MVT::i32, 1, 
/*110850*/        OPC_EmitInteger, MVT::i32, 0, 
/*110853*/        OPC_EmitInteger, MVT::i32, 0, 
/*110856*/        OPC_EmitInteger, MVT::i32, 0, 
/*110859*/        OPC_EmitInteger, MVT::i32, 0, 
/*110862*/        OPC_EmitInteger, MVT::i32, 0, 
/*110865*/        OPC_EmitInteger, MVT::i32, 0, 
/*110868*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*110880*/        OPC_EmitInteger, MVT::i32, 1, 
/*110883*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*110886*/        OPC_EmitInteger, MVT::i32, 0, 
/*110889*/        OPC_EmitInteger, MVT::i32, 0, 
/*110892*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                      MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*110911*/      /*Scope*/ 13, /*->110925*/
/*110912*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110915*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110925*/      0, /*End of Scope*/
/*110926*/    /*SwitchType*/ 13, MVT::f64,// ->110941
/*110928*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110931*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110941*/    /*SwitchType*/ 13, MVT::f16,// ->110956
/*110943*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*110946*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*110956*/    0, // EndSwitchType
/*110957*/  /*SwitchOpcode*/ 17|128,2/*273*/, TARGET_VAL(ISD::SINT_TO_FP),// ->111234
/*110961*/    OPC_RecordChild0, // #0 = $src0
/*110962*/    OPC_Scope, 60|128,1/*188*/, /*->111153*/ // 3 children in Scope
/*110965*/      OPC_CheckChild0Type, MVT::i32,
/*110967*/      OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::f32,// ->111120
/*110971*/        OPC_Scope, 66, /*->111039*/ // 3 children in Scope
/*110973*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*110975*/          OPC_EmitInteger, MVT::i32, 1, 
/*110978*/          OPC_EmitInteger, MVT::i32, 0, 
/*110981*/          OPC_EmitInteger, MVT::i32, 0, 
/*110984*/          OPC_EmitInteger, MVT::i32, 0, 
/*110987*/          OPC_EmitInteger, MVT::i32, 0, 
/*110990*/          OPC_EmitInteger, MVT::i32, 0, 
/*110993*/          OPC_EmitInteger, MVT::i32, 0, 
/*110996*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111008*/          OPC_EmitInteger, MVT::i32, 1, 
/*111011*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111014*/          OPC_EmitInteger, MVT::i32, 0, 
/*111017*/          OPC_EmitInteger, MVT::i32, 0, 
/*111020*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*111039*/        /*Scope*/ 66, /*->111106*/
/*111040*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*111042*/          OPC_EmitInteger, MVT::i32, 1, 
/*111045*/          OPC_EmitInteger, MVT::i32, 0, 
/*111048*/          OPC_EmitInteger, MVT::i32, 0, 
/*111051*/          OPC_EmitInteger, MVT::i32, 0, 
/*111054*/          OPC_EmitInteger, MVT::i32, 0, 
/*111057*/          OPC_EmitInteger, MVT::i32, 0, 
/*111060*/          OPC_EmitInteger, MVT::i32, 0, 
/*111063*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111075*/          OPC_EmitInteger, MVT::i32, 1, 
/*111078*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111081*/          OPC_EmitInteger, MVT::i32, 0, 
/*111084*/          OPC_EmitInteger, MVT::i32, 0, 
/*111087*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*111106*/        /*Scope*/ 12, /*->111119*/
/*111107*/          OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111110*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        MVT::f32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (sint_to_fp:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111119*/        0, /*End of Scope*/
/*111120*/      /*SwitchType*/ 16, MVT::f16,// ->111138
/*111122*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111124*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*111131*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (sint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_I32_e32:i16 ?:i32:$src))
/*111138*/      /*SwitchType*/ 12, MVT::f64,// ->111152
/*111140*/        OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111143*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      MVT::f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (sint_to_fp:f64 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111152*/      0, // EndSwitchType
/*111153*/    /*Scope*/ 62, /*->111216*/
/*111154*/      OPC_CheckChild0Type, MVT::i1,
/*111156*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->111180
/*111159*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111161*/        OPC_EmitInteger, MVT::i32, 0, 
/*111164*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*111171*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*111180*/      /*SwitchType*/ 33, MVT::f64,// ->111215
/*111182*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111184*/        OPC_EmitInteger, MVT::i32, 0, 
/*111187*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111199*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*111208*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, -1:i32, ?:i1:$src))
/*111215*/      0, // EndSwitchType
/*111216*/    /*Scope*/ 16, /*->111233*/
/*111217*/      OPC_CheckChild0Type, MVT::i16,
/*111219*/      OPC_CheckType, MVT::f16,
/*111221*/      OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111224*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_I16_e64), 0,
                    MVT::f16, 3/*#Ops*/, 1, 2, 3, 
                // Src: (sint_to_fp:f16 (VOP3OMods:i16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                // Dst: (V_CVT_F16_I16_e64:f16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111233*/    0, /*End of Scope*/
/*111234*/  /*SwitchOpcode*/ 8|128,2/*264*/, TARGET_VAL(ISD::UINT_TO_FP),// ->111502
/*111238*/    OPC_RecordChild0, // #0 = $src0
/*111239*/    OPC_Scope, 60|128,1/*188*/, /*->111430*/ // 3 children in Scope
/*111242*/      OPC_CheckChild0Type, MVT::i32,
/*111244*/      OPC_SwitchType /*3 cases */, 21|128,1/*149*/, MVT::f32,// ->111397
/*111248*/        OPC_Scope, 66, /*->111316*/ // 3 children in Scope
/*111250*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111252*/          OPC_EmitInteger, MVT::i32, 1, 
/*111255*/          OPC_EmitInteger, MVT::i32, 0, 
/*111258*/          OPC_EmitInteger, MVT::i32, 0, 
/*111261*/          OPC_EmitInteger, MVT::i32, 0, 
/*111264*/          OPC_EmitInteger, MVT::i32, 0, 
/*111267*/          OPC_EmitInteger, MVT::i32, 0, 
/*111270*/          OPC_EmitInteger, MVT::i32, 0, 
/*111273*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111285*/          OPC_EmitInteger, MVT::i32, 1, 
/*111288*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111291*/          OPC_EmitInteger, MVT::i32, 0, 
/*111294*/          OPC_EmitInteger, MVT::i32, 0, 
/*111297*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*111316*/        /*Scope*/ 66, /*->111383*/
/*111317*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*111319*/          OPC_EmitInteger, MVT::i32, 1, 
/*111322*/          OPC_EmitInteger, MVT::i32, 0, 
/*111325*/          OPC_EmitInteger, MVT::i32, 0, 
/*111328*/          OPC_EmitInteger, MVT::i32, 0, 
/*111331*/          OPC_EmitInteger, MVT::i32, 0, 
/*111334*/          OPC_EmitInteger, MVT::i32, 0, 
/*111337*/          OPC_EmitInteger, MVT::i32, 0, 
/*111340*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111352*/          OPC_EmitInteger, MVT::i32, 1, 
/*111355*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111358*/          OPC_EmitInteger, MVT::i32, 0, 
/*111361*/          OPC_EmitInteger, MVT::i32, 0, 
/*111364*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*111383*/        /*Scope*/ 12, /*->111396*/
/*111384*/          OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111387*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        MVT::f32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (uint_to_fp:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111396*/        0, /*End of Scope*/
/*111397*/      /*SwitchType*/ 16, MVT::f16,// ->111415
/*111399*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111401*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*111408*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e32), 0,
                      MVT::f16, 1/*#Ops*/, 1, 
                  // Src: (uint_to_fp:f16 i32:i32:$src) - Complexity = 3
                  // Dst: (V_CVT_F16_F32_e32:f16 (V_CVT_F32_U32_e32:i16 ?:i32:$src))
/*111415*/      /*SwitchType*/ 12, MVT::f64,// ->111429
/*111417*/        OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111420*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      MVT::f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (uint_to_fp:f64 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111429*/      0, // EndSwitchType
/*111430*/    /*Scope*/ 53, /*->111484*/
/*111431*/      OPC_CheckChild0Type, MVT::i1,
/*111433*/      OPC_SwitchType /*2 cases */, 21, MVT::f32,// ->111457
/*111436*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111438*/        OPC_EmitInteger, MVT::i32, 0, 
/*111441*/        OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*111448*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*111457*/      /*SwitchType*/ 24, MVT::f64,// ->111483
/*111459*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*111461*/        OPC_EmitInteger, MVT::i32, 0, 
/*111464*/        OPC_EmitInteger, MVT::i32, 1, 
/*111467*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      MVT::i16, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*111476*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i16 0:i32, 1:i32, ?:i1:$src))
/*111483*/      0, // EndSwitchType
/*111484*/    /*Scope*/ 16, /*->111501*/
/*111485*/      OPC_CheckChild0Type, MVT::i16,
/*111487*/      OPC_CheckType, MVT::f16,
/*111489*/      OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*111492*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_U16_e64), 0,
                    MVT::f16, 3/*#Ops*/, 1, 2, 3, 
                // Src: (uint_to_fp:f16 (VOP3OMods:i16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
                // Dst: (V_CVT_F16_U16_e64:f16 i16:i16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111501*/    0, /*End of Scope*/
/*111502*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->111817
/*111506*/    OPC_RecordChild0, // #0 = $src0
/*111507*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->111801
/*111511*/      OPC_Scope, 16|128,2/*272*/, /*->111786*/ // 2 children in Scope
/*111514*/        OPC_CheckChild0Type, MVT::f32,
/*111516*/        OPC_Scope, 66, /*->111584*/ // 4 children in Scope
/*111518*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111520*/          OPC_EmitInteger, MVT::i32, 1, 
/*111523*/          OPC_EmitInteger, MVT::i32, 0, 
/*111526*/          OPC_EmitInteger, MVT::i32, 0, 
/*111529*/          OPC_EmitInteger, MVT::i32, 0, 
/*111532*/          OPC_EmitInteger, MVT::i32, 0, 
/*111535*/          OPC_EmitInteger, MVT::i32, 0, 
/*111538*/          OPC_EmitInteger, MVT::i32, 0, 
/*111541*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111553*/          OPC_EmitInteger, MVT::i32, 1, 
/*111556*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111559*/          OPC_EmitInteger, MVT::i32, 0, 
/*111562*/          OPC_EmitInteger, MVT::i32, 0, 
/*111565*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r600:f32 f32:f32:$src0)
/*111584*/        /*Scope*/ 66, /*->111651*/
/*111585*/          OPC_CheckPatternPredicate, 21, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*111587*/          OPC_EmitInteger, MVT::i32, 1, 
/*111590*/          OPC_EmitInteger, MVT::i32, 0, 
/*111593*/          OPC_EmitInteger, MVT::i32, 0, 
/*111596*/          OPC_EmitInteger, MVT::i32, 0, 
/*111599*/          OPC_EmitInteger, MVT::i32, 0, 
/*111602*/          OPC_EmitInteger, MVT::i32, 0, 
/*111605*/          OPC_EmitInteger, MVT::i32, 0, 
/*111608*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111620*/          OPC_EmitInteger, MVT::i32, 1, 
/*111623*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111626*/          OPC_EmitInteger, MVT::i32, 0, 
/*111629*/          OPC_EmitInteger, MVT::i32, 0, 
/*111632*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_r700:f32 f32:f32:$src0)
/*111651*/        /*Scope*/ 66, /*->111718*/
/*111652*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*111654*/          OPC_EmitInteger, MVT::i32, 1, 
/*111657*/          OPC_EmitInteger, MVT::i32, 0, 
/*111660*/          OPC_EmitInteger, MVT::i32, 0, 
/*111663*/          OPC_EmitInteger, MVT::i32, 0, 
/*111666*/          OPC_EmitInteger, MVT::i32, 0, 
/*111669*/          OPC_EmitInteger, MVT::i32, 0, 
/*111672*/          OPC_EmitInteger, MVT::i32, 0, 
/*111675*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111687*/          OPC_EmitInteger, MVT::i32, 1, 
/*111690*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111693*/          OPC_EmitInteger, MVT::i32, 0, 
/*111696*/          OPC_EmitInteger, MVT::i32, 0, 
/*111699*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_eg:f32 f32:f32:$src0)
/*111718*/        /*Scope*/ 66, /*->111785*/
/*111719*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*111721*/          OPC_EmitInteger, MVT::i32, 1, 
/*111724*/          OPC_EmitInteger, MVT::i32, 0, 
/*111727*/          OPC_EmitInteger, MVT::i32, 0, 
/*111730*/          OPC_EmitInteger, MVT::i32, 0, 
/*111733*/          OPC_EmitInteger, MVT::i32, 0, 
/*111736*/          OPC_EmitInteger, MVT::i32, 0, 
/*111739*/          OPC_EmitInteger, MVT::i32, 0, 
/*111742*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111754*/          OPC_EmitInteger, MVT::i32, 1, 
/*111757*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111760*/          OPC_EmitInteger, MVT::i32, 0, 
/*111763*/          OPC_EmitInteger, MVT::i32, 0, 
/*111766*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SIN_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (SIN_cm:f32 f32:f32:$src0)
/*111785*/        0, /*End of Scope*/
/*111786*/      /*Scope*/ 13, /*->111800*/
/*111787*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*111790*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111800*/      0, /*End of Scope*/
/*111801*/    /*SwitchType*/ 13, MVT::f16,// ->111816
/*111803*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*111806*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SIN_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*111816*/    0, // EndSwitchType
/*111817*/  /*SwitchOpcode*/ 55|128,2/*311*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->112132
/*111821*/    OPC_RecordChild0, // #0 = $src0
/*111822*/    OPC_SwitchType /*2 cases */, 34|128,2/*290*/, MVT::f32,// ->112116
/*111826*/      OPC_Scope, 16|128,2/*272*/, /*->112101*/ // 2 children in Scope
/*111829*/        OPC_CheckChild0Type, MVT::f32,
/*111831*/        OPC_Scope, 66, /*->111899*/ // 4 children in Scope
/*111833*/          OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*111835*/          OPC_EmitInteger, MVT::i32, 1, 
/*111838*/          OPC_EmitInteger, MVT::i32, 0, 
/*111841*/          OPC_EmitInteger, MVT::i32, 0, 
/*111844*/          OPC_EmitInteger, MVT::i32, 0, 
/*111847*/          OPC_EmitInteger, MVT::i32, 0, 
/*111850*/          OPC_EmitInteger, MVT::i32, 0, 
/*111853*/          OPC_EmitInteger, MVT::i32, 0, 
/*111856*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111868*/          OPC_EmitInteger, MVT::i32, 1, 
/*111871*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111874*/          OPC_EmitInteger, MVT::i32, 0, 
/*111877*/          OPC_EmitInteger, MVT::i32, 0, 
/*111880*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r600), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r600:f32 f32:f32:$src0)
/*111899*/        /*Scope*/ 66, /*->111966*/
/*111900*/          OPC_CheckPatternPredicate, 21, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*111902*/          OPC_EmitInteger, MVT::i32, 1, 
/*111905*/          OPC_EmitInteger, MVT::i32, 0, 
/*111908*/          OPC_EmitInteger, MVT::i32, 0, 
/*111911*/          OPC_EmitInteger, MVT::i32, 0, 
/*111914*/          OPC_EmitInteger, MVT::i32, 0, 
/*111917*/          OPC_EmitInteger, MVT::i32, 0, 
/*111920*/          OPC_EmitInteger, MVT::i32, 0, 
/*111923*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*111935*/          OPC_EmitInteger, MVT::i32, 1, 
/*111938*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*111941*/          OPC_EmitInteger, MVT::i32, 0, 
/*111944*/          OPC_EmitInteger, MVT::i32, 0, 
/*111947*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_r700), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_r700:f32 f32:f32:$src0)
/*111966*/        /*Scope*/ 66, /*->112033*/
/*111967*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*111969*/          OPC_EmitInteger, MVT::i32, 1, 
/*111972*/          OPC_EmitInteger, MVT::i32, 0, 
/*111975*/          OPC_EmitInteger, MVT::i32, 0, 
/*111978*/          OPC_EmitInteger, MVT::i32, 0, 
/*111981*/          OPC_EmitInteger, MVT::i32, 0, 
/*111984*/          OPC_EmitInteger, MVT::i32, 0, 
/*111987*/          OPC_EmitInteger, MVT::i32, 0, 
/*111990*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112002*/          OPC_EmitInteger, MVT::i32, 1, 
/*112005*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112008*/          OPC_EmitInteger, MVT::i32, 0, 
/*112011*/          OPC_EmitInteger, MVT::i32, 0, 
/*112014*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_eg), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_eg:f32 f32:f32:$src0)
/*112033*/        /*Scope*/ 66, /*->112100*/
/*112034*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*112036*/          OPC_EmitInteger, MVT::i32, 1, 
/*112039*/          OPC_EmitInteger, MVT::i32, 0, 
/*112042*/          OPC_EmitInteger, MVT::i32, 0, 
/*112045*/          OPC_EmitInteger, MVT::i32, 0, 
/*112048*/          OPC_EmitInteger, MVT::i32, 0, 
/*112051*/          OPC_EmitInteger, MVT::i32, 0, 
/*112054*/          OPC_EmitInteger, MVT::i32, 0, 
/*112057*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112069*/          OPC_EmitInteger, MVT::i32, 1, 
/*112072*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112075*/          OPC_EmitInteger, MVT::i32, 0, 
/*112078*/          OPC_EmitInteger, MVT::i32, 0, 
/*112081*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::COS_cm), 0,
                        MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (COS_cm:f32 f32:f32:$src0)
/*112100*/        0, /*End of Scope*/
/*112101*/      /*Scope*/ 13, /*->112115*/
/*112102*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112105*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112115*/      0, /*End of Scope*/
/*112116*/    /*SwitchType*/ 13, MVT::f16,// ->112131
/*112118*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112121*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_COS_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112131*/    0, // EndSwitchType
/*112132*/  /*SwitchOpcode*/ 94|128,1/*222*/, TARGET_VAL(ISD::FMA),// ->112358
/*112136*/    OPC_RecordChild0, // #0 = $src0
/*112137*/    OPC_RecordChild1, // #1 = $src1
/*112138*/    OPC_RecordChild2, // #2 = $src2
/*112139*/    OPC_SwitchType /*4 cases */, 125, MVT::f32,// ->112267
/*112142*/      OPC_Scope, 98, /*->112242*/ // 2 children in Scope
/*112144*/        OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*112146*/        OPC_EmitInteger, MVT::i32, 0, 
/*112149*/        OPC_EmitInteger, MVT::i32, 0, 
/*112152*/        OPC_EmitInteger, MVT::i32, 0, 
/*112155*/        OPC_EmitInteger, MVT::i32, 0, 
/*112158*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112170*/        OPC_EmitInteger, MVT::i32, 0, 
/*112173*/        OPC_EmitInteger, MVT::i32, 0, 
/*112176*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112188*/        OPC_EmitInteger, MVT::i32, 0, 
/*112191*/        OPC_EmitInteger, MVT::i32, 0, 
/*112194*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112206*/        OPC_EmitInteger, MVT::i32, 1, 
/*112209*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112212*/        OPC_EmitInteger, MVT::i32, 0, 
/*112215*/        OPC_EmitInteger, MVT::i32, 0, 
/*112218*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*112242*/      /*Scope*/ 23, /*->112266*/
/*112243*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*112246*/        OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*112249*/        OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*112252*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*112266*/      0, /*End of Scope*/
/*112267*/    /*SwitchType*/ 23, MVT::f64,// ->112292
/*112269*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*112272*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*112275*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*112278*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*112292*/    /*SwitchType*/ 23, MVT::f16,// ->112317
/*112294*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*112297*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*112300*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*112303*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_FMA_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*112317*/    /*SwitchType*/ 38, MVT::v2f16,// ->112357
/*112319*/      OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3PMods0:$ #3 #4 #5
/*112322*/      OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectVOP3PMods:$ #6 #7
/*112325*/      OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectVOP3PMods:$ #8 #9
/*112328*/      OPC_EmitInteger, MVT::i32, 0, 
/*112331*/      OPC_EmitInteger, MVT::i32, 0, 
/*112334*/      OPC_EmitInteger, MVT::i32, 0, 
/*112337*/      OPC_EmitInteger, MVT::i32, 0, 
/*112340*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_PK_FMA_F16), 0,
                    MVT::v2f16, 11/*#Ops*/, 4, 3, 7, 6, 9, 8, 5, 10, 11, 12, 13, 
                // Src: (fma:v2f16 (VOP3PMods0:v2f16 v2f16:v2f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp), (VOP3PMods:v2f16 v2f16:v2f16:$src1, i32:i32:$src1_modifiers), (VOP3PMods:v2f16 v2f16:v2f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -967
                // Dst: (V_PK_FMA_F16:v2f16 i32:i32:$src0_modifiers, v2f16:v2f16:$src0, i32:i32:$src1_modifiers, v2f16:v2f16:$src1, i32:i32:$src2_modifiers, v2f16:v2f16:$src2, i1:i1:$clamp)
/*112357*/    0, // EndSwitchType
/*112358*/  /*SwitchOpcode*/ 38|128,4/*550*/, TARGET_VAL(ISD::FSQRT),// ->112912
/*112362*/    OPC_RecordChild0, // #0 = $src
/*112363*/    OPC_SwitchType /*3 cases */, 2|128,4/*514*/, MVT::f32,// ->112881
/*112367*/      OPC_Scope, 36|128,1/*164*/, /*->112534*/ // 4 children in Scope
/*112370*/        OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*112372*/        OPC_EmitInteger, MVT::i32, 0, 
/*112375*/        OPC_EmitInteger, MVT::i32, 0, 
/*112378*/        OPC_EmitInteger, MVT::i32, 1, 
/*112381*/        OPC_EmitInteger, MVT::i32, 0, 
/*112384*/        OPC_EmitInteger, MVT::i32, 0, 
/*112387*/        OPC_EmitInteger, MVT::i32, 0, 
/*112390*/        OPC_EmitInteger, MVT::i32, 0, 
/*112393*/        OPC_EmitInteger, MVT::i32, 0, 
/*112396*/        OPC_EmitInteger, MVT::i32, 0, 
/*112399*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112411*/        OPC_EmitInteger, MVT::i32, 1, 
/*112414*/        OPC_EmitInteger, MVT::i32, 0, 
/*112417*/        OPC_EmitInteger, MVT::i32, 0, 
/*112420*/        OPC_EmitInteger, MVT::i32, 0, 
/*112423*/        OPC_EmitInteger, MVT::i32, 0, 
/*112426*/        OPC_EmitInteger, MVT::i32, 0, 
/*112429*/        OPC_EmitInteger, MVT::i32, 0, 
/*112432*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112444*/        OPC_EmitInteger, MVT::i32, 1, 
/*112447*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112450*/        OPC_EmitInteger, MVT::i32, 0, 
/*112453*/        OPC_EmitInteger, MVT::i32, 0, 
/*112456*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*112475*/        OPC_EmitInteger, MVT::i32, 0, 
/*112478*/        OPC_EmitInteger, MVT::i32, 0, 
/*112481*/        OPC_EmitInteger, MVT::i32, 0, 
/*112484*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112496*/        OPC_EmitInteger, MVT::i32, 1, 
/*112499*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112502*/        OPC_EmitInteger, MVT::i32, 0, 
/*112505*/        OPC_EmitInteger, MVT::i32, 0, 
/*112508*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*112534*/      /*Scope*/ 36|128,1/*164*/, /*->112700*/
/*112536*/        OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*112538*/        OPC_EmitInteger, MVT::i32, 0, 
/*112541*/        OPC_EmitInteger, MVT::i32, 0, 
/*112544*/        OPC_EmitInteger, MVT::i32, 1, 
/*112547*/        OPC_EmitInteger, MVT::i32, 0, 
/*112550*/        OPC_EmitInteger, MVT::i32, 0, 
/*112553*/        OPC_EmitInteger, MVT::i32, 0, 
/*112556*/        OPC_EmitInteger, MVT::i32, 0, 
/*112559*/        OPC_EmitInteger, MVT::i32, 0, 
/*112562*/        OPC_EmitInteger, MVT::i32, 0, 
/*112565*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112577*/        OPC_EmitInteger, MVT::i32, 1, 
/*112580*/        OPC_EmitInteger, MVT::i32, 0, 
/*112583*/        OPC_EmitInteger, MVT::i32, 0, 
/*112586*/        OPC_EmitInteger, MVT::i32, 0, 
/*112589*/        OPC_EmitInteger, MVT::i32, 0, 
/*112592*/        OPC_EmitInteger, MVT::i32, 0, 
/*112595*/        OPC_EmitInteger, MVT::i32, 0, 
/*112598*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112610*/        OPC_EmitInteger, MVT::i32, 1, 
/*112613*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112616*/        OPC_EmitInteger, MVT::i32, 0, 
/*112619*/        OPC_EmitInteger, MVT::i32, 0, 
/*112622*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*112641*/        OPC_EmitInteger, MVT::i32, 0, 
/*112644*/        OPC_EmitInteger, MVT::i32, 0, 
/*112647*/        OPC_EmitInteger, MVT::i32, 0, 
/*112650*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112662*/        OPC_EmitInteger, MVT::i32, 1, 
/*112665*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112668*/        OPC_EmitInteger, MVT::i32, 0, 
/*112671*/        OPC_EmitInteger, MVT::i32, 0, 
/*112674*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*112700*/      /*Scope*/ 36|128,1/*164*/, /*->112866*/
/*112702*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*112704*/        OPC_EmitInteger, MVT::i32, 0, 
/*112707*/        OPC_EmitInteger, MVT::i32, 0, 
/*112710*/        OPC_EmitInteger, MVT::i32, 1, 
/*112713*/        OPC_EmitInteger, MVT::i32, 0, 
/*112716*/        OPC_EmitInteger, MVT::i32, 0, 
/*112719*/        OPC_EmitInteger, MVT::i32, 0, 
/*112722*/        OPC_EmitInteger, MVT::i32, 0, 
/*112725*/        OPC_EmitInteger, MVT::i32, 0, 
/*112728*/        OPC_EmitInteger, MVT::i32, 0, 
/*112731*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112743*/        OPC_EmitInteger, MVT::i32, 1, 
/*112746*/        OPC_EmitInteger, MVT::i32, 0, 
/*112749*/        OPC_EmitInteger, MVT::i32, 0, 
/*112752*/        OPC_EmitInteger, MVT::i32, 0, 
/*112755*/        OPC_EmitInteger, MVT::i32, 0, 
/*112758*/        OPC_EmitInteger, MVT::i32, 0, 
/*112761*/        OPC_EmitInteger, MVT::i32, 0, 
/*112764*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112776*/        OPC_EmitInteger, MVT::i32, 1, 
/*112779*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112782*/        OPC_EmitInteger, MVT::i32, 0, 
/*112785*/        OPC_EmitInteger, MVT::i32, 0, 
/*112788*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*112807*/        OPC_EmitInteger, MVT::i32, 0, 
/*112810*/        OPC_EmitInteger, MVT::i32, 0, 
/*112813*/        OPC_EmitInteger, MVT::i32, 0, 
/*112816*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*112828*/        OPC_EmitInteger, MVT::i32, 1, 
/*112831*/        OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*112834*/        OPC_EmitInteger, MVT::i32, 0, 
/*112837*/        OPC_EmitInteger, MVT::i32, 0, 
/*112840*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::MUL), 0,
                      MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*112866*/      /*Scope*/ 13, /*->112880*/
/*112867*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112870*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112880*/      0, /*End of Scope*/
/*112881*/    /*SwitchType*/ 13, MVT::f64,// ->112896
/*112883*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112886*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112896*/    /*SwitchType*/ 13, MVT::f16,// ->112911
/*112898*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112901*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_SQRT_F16_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112911*/    0, // EndSwitchType
/*112912*/  /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FP_EXTEND),// ->112972
/*112915*/    OPC_RecordChild0, // #0 = $src
/*112916*/    OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->112956
/*112919*/      OPC_Scope, 18, /*->112939*/ // 2 children in Scope
/*112921*/        OPC_CheckChild0Type, MVT::f16,
/*112923*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112925*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e32), 0,
                      MVT::i16, 1/*#Ops*/, 0,  // Results = #1
/*112932*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e32), 0,
                      MVT::f64, 1/*#Ops*/, 1, 
                  // Src: (fpextend:f64 f16:f16:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_F32_e32:f64 (V_CVT_F32_F16_e32:i16 ?:f16:$src))
/*112939*/      /*Scope*/ 15, /*->112955*/
/*112940*/        OPC_CheckChild0Type, MVT::f32,
/*112942*/        OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112945*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                      MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fpextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112955*/      0, /*End of Scope*/
/*112956*/    /*SwitchType*/ 13, MVT::f32,// ->112971
/*112958*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*112961*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpextend:f32 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0_modifiers, f16:f16:$src0, i1:i1:$clamp, i32:i32:$omod)
/*112971*/    0, // EndSwitchType
/*112972*/  /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FABS),// ->113136
/*112976*/    OPC_RecordChild0, // #0 = $src
/*112977*/    OPC_SwitchType /*4 cases */, 37, MVT::f32,// ->113017
/*112980*/      OPC_Scope, 24, /*->113006*/ // 2 children in Scope
/*112982*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*112984*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*112991*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*112998*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                      MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e64:f32 ?:f32:$src, (V_MOV_B32_e32:i16 2147483647:i32))
/*113006*/      /*Scope*/ 9, /*->113016*/
/*113007*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*113009*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*113016*/      0, /*End of Scope*/
/*113017*/    /*SwitchType*/ 22, MVT::f16,// ->113041
/*113019*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113021*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*113026*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*113033*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::f16, 2/*#Ops*/, 0, 2, 
                // Src: (fabs:f16 f16:f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:f16 ?:f16:$src, (V_MOV_B32_e32:i16 32767:i32))
/*113041*/    /*SwitchType*/ 66, MVT::f64,// ->113109
/*113043*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113045*/      OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*113048*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113051*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*113059*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113062*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113065*/      OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*113073*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113080*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 7,  // Results = #8
/*113087*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::i16, 2/*#Ops*/, 6, 8,  // Results = #9
/*113095*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113098*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e64:i16 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i16 2147483647:i32)), sub1:i32)
/*113109*/    /*SwitchType*/ 24, MVT::v2f16,// ->113135
/*113111*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113113*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,125|128,127|128,7/*2147450879*/, 
/*113120*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    MVT::i16, 1/*#Ops*/, 1,  // Results = #2
/*113127*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_AND_B32_e64), 0,
                    MVT::v2f16, 2/*#Ops*/, 2, 0, 
                // Src: (fabs:v2f16 v2f16:v2f16:$src) - Complexity = 3
                // Dst: (V_AND_B32_e64:v2f16 (S_MOV_B32:i16 2147450879:i32), ?:v2f16:$src)
/*113135*/    0, // EndSwitchType
/*113136*/  /*SwitchOpcode*/ 14|128,8/*1038*/, TARGET_VAL(ISD::FCOPYSIGN),// ->114178
/*113140*/    OPC_RecordChild0, // #0 = $src0
/*113141*/    OPC_RecordChild1, // #1 = $src1
/*113142*/    OPC_Scope, 19|128,1/*147*/, /*->113292*/ // 3 children in Scope
/*113145*/      OPC_CheckChild1Type, MVT::f16,
/*113147*/      OPC_SwitchType /*3 cases */, 23, MVT::f16,// ->113173
/*113150*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113152*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*113157*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113164*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, ?:f16:$src1)
/*113173*/      /*SwitchType*/ 36, MVT::f32,// ->113211
/*113175*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113177*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113184*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113191*/        OPC_EmitInteger, MVT::i32, 16, 
/*113194*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*113202*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1))
/*113211*/      /*SwitchType*/ 78, MVT::f64,// ->113291
/*113213*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113215*/        OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*113218*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113221*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*113229*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113232*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113239*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*113246*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113249*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*113257*/        OPC_EmitInteger, MVT::i32, 16, 
/*113260*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHLREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 10, 1,  // Results = #11
/*113268*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*113277*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113280*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (V_LSHLREV_B32_e64:i16 16:i32, ?:f16:$src1)), sub1:i32)
/*113291*/      0, // EndSwitchType
/*113292*/    /*Scope*/ 29|128,3/*413*/, /*->113707*/
/*113294*/      OPC_CheckChild1Type, MVT::f32,
/*113296*/      OPC_SwitchType /*3 cases */, 13|128,1/*141*/, MVT::f32,// ->113441
/*113300*/        OPC_Scope, 25, /*->113327*/ // 2 children in Scope
/*113302*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113304*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113311*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113318*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*113327*/        /*Scope*/ 112, /*->113440*/
/*113328*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113330*/          OPC_EmitInteger, MVT::i32, 0, 
/*113333*/          OPC_EmitInteger, MVT::i32, 0, 
/*113336*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113343*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*113350*/          OPC_EmitInteger, MVT::i32, 0, 
/*113353*/          OPC_EmitInteger, MVT::i32, 0, 
/*113356*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113368*/          OPC_EmitInteger, MVT::i32, 0, 
/*113371*/          OPC_EmitInteger, MVT::i32, 0, 
/*113374*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113386*/          OPC_EmitInteger, MVT::i32, 0, 
/*113389*/          OPC_EmitInteger, MVT::i32, 0, 
/*113392*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113404*/          OPC_EmitInteger, MVT::i32, 1, 
/*113407*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113410*/          OPC_EmitInteger, MVT::i32, 0, 
/*113413*/          OPC_EmitInteger, MVT::i32, 0, 
/*113416*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*113440*/        0, /*End of Scope*/
/*113441*/      /*SwitchType*/ 34, MVT::f16,// ->113477
/*113443*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113445*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*113450*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113457*/        OPC_EmitInteger, MVT::i32, 16, 
/*113460*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 1,  // Results = #5
/*113468*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 5, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, ?:f32:$src1))
/*113477*/      /*SwitchType*/ 98|128,1/*226*/, MVT::f64,// ->113706
/*113480*/        OPC_Scope, 67, /*->113549*/ // 2 children in Scope
/*113482*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113484*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*113487*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113490*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*113498*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113501*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113508*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*113515*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113518*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*113526*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 1,  // Results = #10
/*113535*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113538*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 10, 11, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*113549*/        /*Scope*/ 26|128,1/*154*/, /*->113705*/
/*113551*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113553*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*113556*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113559*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*113567*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113570*/          OPC_EmitInteger, MVT::i32, 0, 
/*113573*/          OPC_EmitInteger, MVT::i32, 0, 
/*113576*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113583*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*113590*/          OPC_EmitInteger, MVT::i32, 0, 
/*113593*/          OPC_EmitInteger, MVT::i32, 0, 
/*113596*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113608*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113611*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*113619*/          OPC_EmitInteger, MVT::i32, 0, 
/*113622*/          OPC_EmitInteger, MVT::i32, 0, 
/*113625*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113637*/          OPC_EmitInteger, MVT::i32, 0, 
/*113640*/          OPC_EmitInteger, MVT::i32, 0, 
/*113643*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113655*/          OPC_EmitInteger, MVT::i32, 1, 
/*113658*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113661*/          OPC_EmitInteger, MVT::i32, 0, 
/*113664*/          OPC_EmitInteger, MVT::i32, 0, 
/*113667*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24,  // Results = #25
/*113691*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113694*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 25, 26, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f32:f32:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), ?:f32:$src1), sub1:i32)
/*113705*/        0, /*End of Scope*/
/*113706*/      0, // EndSwitchType
/*113707*/    /*Scope*/ 84|128,3/*468*/, /*->114177*/
/*113709*/      OPC_CheckChild1Type, MVT::f64,
/*113711*/      OPC_SwitchType /*3 cases */, 35|128,1/*163*/, MVT::f32,// ->113878
/*113715*/        OPC_Scope, 36, /*->113753*/ // 2 children in Scope
/*113717*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113719*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113726*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113733*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113736*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*113744*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::f32, 3/*#Ops*/, 3, 0, 5, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (V_BFI_B32:f32 (S_MOV_B32:i16 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*113753*/        /*Scope*/ 123, /*->113877*/
/*113754*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*113756*/          OPC_EmitInteger, MVT::i32, 0, 
/*113759*/          OPC_EmitInteger, MVT::i32, 0, 
/*113762*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113769*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*113776*/          OPC_EmitInteger, MVT::i32, 0, 
/*113779*/          OPC_EmitInteger, MVT::i32, 0, 
/*113782*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113794*/          OPC_EmitInteger, MVT::i32, 0, 
/*113797*/          OPC_EmitInteger, MVT::i32, 0, 
/*113800*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113812*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113815*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 12,  // Results = #13
/*113823*/          OPC_EmitInteger, MVT::i32, 0, 
/*113826*/          OPC_EmitInteger, MVT::i32, 0, 
/*113829*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*113841*/          OPC_EmitInteger, MVT::i32, 1, 
/*113844*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*113847*/          OPC_EmitInteger, MVT::i32, 0, 
/*113850*/          OPC_EmitInteger, MVT::i32, 0, 
/*113853*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 13, 14, 15, 16, 17, 18, 19, 20, 
                    // Src: (fcopysign:f32 f32:f32:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32))
/*113877*/        0, /*End of Scope*/
/*113878*/      /*SwitchType*/ 45, MVT::f16,// ->113925
/*113880*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113882*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,1/*32767*/, 
/*113887*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      MVT::i16, 1/*#Ops*/, 2,  // Results = #3
/*113894*/        OPC_EmitInteger, MVT::i32, 16, 
/*113897*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113900*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*113908*/        OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LSHRREV_B32_e64), 0,
                      MVT::i16, 2/*#Ops*/, 4, 6,  // Results = #7
/*113916*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      MVT::f16, 3/*#Ops*/, 3, 0, 7, 
                  // Src: (fcopysign:f16 f16:f16:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f16 (S_MOV_B32:i16 32767:i32), ?:f16:$src0, (V_LSHRREV_B32_e64:i16 16:i32, (EXTRACT_SUBREG:i16 ?:f64:$src1, sub1:i32)))
/*113925*/      /*SwitchType*/ 120|128,1/*248*/, MVT::f64,// ->114176
/*113928*/        OPC_Scope, 78, /*->114008*/ // 2 children in Scope
/*113930*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*113932*/          OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*113935*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113938*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*113946*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*113949*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*113956*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                        MVT::i16, 1/*#Ops*/, 6,  // Results = #7
/*113963*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113966*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*113974*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113977*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*113985*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        MVT::i16, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*113994*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*113997*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i16 (S_MOV_B32:i16 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*114008*/        /*Scope*/ 37|128,1/*165*/, /*->114175*/
/*114010*/          OPC_CheckPatternPredicate, 9, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*114012*/          OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*114015*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114018*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*114026*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*114029*/          OPC_EmitInteger, MVT::i32, 0, 
/*114032*/          OPC_EmitInteger, MVT::i32, 0, 
/*114035*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*114042*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*114049*/          OPC_EmitInteger, MVT::i32, 0, 
/*114052*/          OPC_EmitInteger, MVT::i32, 0, 
/*114055*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114067*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114070*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*114078*/          OPC_EmitInteger, MVT::i32, 0, 
/*114081*/          OPC_EmitInteger, MVT::i32, 0, 
/*114084*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114096*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114099*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*114107*/          OPC_EmitInteger, MVT::i32, 0, 
/*114110*/          OPC_EmitInteger, MVT::i32, 0, 
/*114113*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114125*/          OPC_EmitInteger, MVT::i32, 1, 
/*114128*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114131*/          OPC_EmitInteger, MVT::i32, 0, 
/*114134*/          OPC_EmitInteger, MVT::i32, 0, 
/*114137*/          OPC_EmitNode1, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*114161*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*114164*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                        MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                    // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                    // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*114175*/        0, /*End of Scope*/
/*114176*/      0, // EndSwitchType
/*114177*/    0, /*End of Scope*/
/*114178*/  /*SwitchOpcode*/ 81|128,5/*721*/, TARGET_VAL(ISD::FPOW),// ->114903
/*114182*/    OPC_RecordChild0, // #0 = $src0
/*114183*/    OPC_RecordChild1, // #1 = $src1
/*114184*/    OPC_CheckType, MVT::f32,
/*114186*/    OPC_Scope, 100|128,1/*228*/, /*->114417*/ // 4 children in Scope
/*114189*/      OPC_CheckPatternPredicate, 12, // (Subtarget->getGeneration() <= R600Subtarget::R700)
/*114191*/      OPC_EmitInteger, MVT::i32, 1, 
/*114194*/      OPC_EmitInteger, MVT::i32, 0, 
/*114197*/      OPC_EmitInteger, MVT::i32, 0, 
/*114200*/      OPC_EmitInteger, MVT::i32, 0, 
/*114203*/      OPC_EmitInteger, MVT::i32, 0, 
/*114206*/      OPC_EmitInteger, MVT::i32, 0, 
/*114209*/      OPC_EmitInteger, MVT::i32, 1, 
/*114212*/      OPC_EmitInteger, MVT::i32, 0, 
/*114215*/      OPC_EmitInteger, MVT::i32, 0, 
/*114218*/      OPC_EmitInteger, MVT::i32, 0, 
/*114221*/      OPC_EmitInteger, MVT::i32, 0, 
/*114224*/      OPC_EmitInteger, MVT::i32, 0, 
/*114227*/      OPC_EmitInteger, MVT::i32, 0, 
/*114230*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114242*/      OPC_EmitInteger, MVT::i32, 1, 
/*114245*/      OPC_EmitInteger, MVT::i32, 0, 
/*114248*/      OPC_EmitInteger, MVT::i32, 0, 
/*114251*/      OPC_EmitInteger, MVT::i32, 0, 
/*114254*/      OPC_EmitInteger, MVT::i32, 0, 
/*114257*/      OPC_EmitInteger, MVT::i32, 0, 
/*114260*/      OPC_EmitInteger, MVT::i32, 0, 
/*114263*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114275*/      OPC_EmitInteger, MVT::i32, 1, 
/*114278*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114281*/      OPC_EmitInteger, MVT::i32, 0, 
/*114284*/      OPC_EmitInteger, MVT::i32, 0, 
/*114287*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*114306*/      OPC_EmitInteger, MVT::i32, 0, 
/*114309*/      OPC_EmitInteger, MVT::i32, 0, 
/*114312*/      OPC_EmitInteger, MVT::i32, 0, 
/*114315*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114327*/      OPC_EmitInteger, MVT::i32, 1, 
/*114330*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114333*/      OPC_EmitInteger, MVT::i32, 0, 
/*114336*/      OPC_EmitInteger, MVT::i32, 0, 
/*114339*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*114365*/      OPC_EmitInteger, MVT::i32, 0, 
/*114368*/      OPC_EmitInteger, MVT::i32, 0, 
/*114371*/      OPC_EmitInteger, MVT::i32, 0, 
/*114374*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114386*/      OPC_EmitInteger, MVT::i32, 1, 
/*114389*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114392*/      OPC_EmitInteger, MVT::i32, 0, 
/*114395*/      OPC_EmitInteger, MVT::i32, 0, 
/*114398*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*114417*/    /*Scope*/ 100|128,1/*228*/, /*->114647*/
/*114419*/      OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*114421*/      OPC_EmitInteger, MVT::i32, 1, 
/*114424*/      OPC_EmitInteger, MVT::i32, 0, 
/*114427*/      OPC_EmitInteger, MVT::i32, 0, 
/*114430*/      OPC_EmitInteger, MVT::i32, 0, 
/*114433*/      OPC_EmitInteger, MVT::i32, 0, 
/*114436*/      OPC_EmitInteger, MVT::i32, 0, 
/*114439*/      OPC_EmitInteger, MVT::i32, 1, 
/*114442*/      OPC_EmitInteger, MVT::i32, 0, 
/*114445*/      OPC_EmitInteger, MVT::i32, 0, 
/*114448*/      OPC_EmitInteger, MVT::i32, 0, 
/*114451*/      OPC_EmitInteger, MVT::i32, 0, 
/*114454*/      OPC_EmitInteger, MVT::i32, 0, 
/*114457*/      OPC_EmitInteger, MVT::i32, 0, 
/*114460*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114472*/      OPC_EmitInteger, MVT::i32, 1, 
/*114475*/      OPC_EmitInteger, MVT::i32, 0, 
/*114478*/      OPC_EmitInteger, MVT::i32, 0, 
/*114481*/      OPC_EmitInteger, MVT::i32, 0, 
/*114484*/      OPC_EmitInteger, MVT::i32, 0, 
/*114487*/      OPC_EmitInteger, MVT::i32, 0, 
/*114490*/      OPC_EmitInteger, MVT::i32, 0, 
/*114493*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114505*/      OPC_EmitInteger, MVT::i32, 1, 
/*114508*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114511*/      OPC_EmitInteger, MVT::i32, 0, 
/*114514*/      OPC_EmitInteger, MVT::i32, 0, 
/*114517*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*114536*/      OPC_EmitInteger, MVT::i32, 0, 
/*114539*/      OPC_EmitInteger, MVT::i32, 0, 
/*114542*/      OPC_EmitInteger, MVT::i32, 0, 
/*114545*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114557*/      OPC_EmitInteger, MVT::i32, 1, 
/*114560*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114563*/      OPC_EmitInteger, MVT::i32, 0, 
/*114566*/      OPC_EmitInteger, MVT::i32, 0, 
/*114569*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*114595*/      OPC_EmitInteger, MVT::i32, 0, 
/*114598*/      OPC_EmitInteger, MVT::i32, 0, 
/*114601*/      OPC_EmitInteger, MVT::i32, 0, 
/*114604*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114616*/      OPC_EmitInteger, MVT::i32, 1, 
/*114619*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114622*/      OPC_EmitInteger, MVT::i32, 0, 
/*114625*/      OPC_EmitInteger, MVT::i32, 0, 
/*114628*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*114647*/    /*Scope*/ 100|128,1/*228*/, /*->114877*/
/*114649*/      OPC_CheckPatternPredicate, 7, // (Subtarget->hasCaymanISA())
/*114651*/      OPC_EmitInteger, MVT::i32, 1, 
/*114654*/      OPC_EmitInteger, MVT::i32, 0, 
/*114657*/      OPC_EmitInteger, MVT::i32, 0, 
/*114660*/      OPC_EmitInteger, MVT::i32, 0, 
/*114663*/      OPC_EmitInteger, MVT::i32, 0, 
/*114666*/      OPC_EmitInteger, MVT::i32, 0, 
/*114669*/      OPC_EmitInteger, MVT::i32, 1, 
/*114672*/      OPC_EmitInteger, MVT::i32, 0, 
/*114675*/      OPC_EmitInteger, MVT::i32, 0, 
/*114678*/      OPC_EmitInteger, MVT::i32, 0, 
/*114681*/      OPC_EmitInteger, MVT::i32, 0, 
/*114684*/      OPC_EmitInteger, MVT::i32, 0, 
/*114687*/      OPC_EmitInteger, MVT::i32, 0, 
/*114690*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114702*/      OPC_EmitInteger, MVT::i32, 1, 
/*114705*/      OPC_EmitInteger, MVT::i32, 0, 
/*114708*/      OPC_EmitInteger, MVT::i32, 0, 
/*114711*/      OPC_EmitInteger, MVT::i32, 0, 
/*114714*/      OPC_EmitInteger, MVT::i32, 0, 
/*114717*/      OPC_EmitInteger, MVT::i32, 0, 
/*114720*/      OPC_EmitInteger, MVT::i32, 0, 
/*114723*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114735*/      OPC_EmitInteger, MVT::i32, 1, 
/*114738*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114741*/      OPC_EmitInteger, MVT::i32, 0, 
/*114744*/      OPC_EmitInteger, MVT::i32, 0, 
/*114747*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*114766*/      OPC_EmitInteger, MVT::i32, 0, 
/*114769*/      OPC_EmitInteger, MVT::i32, 0, 
/*114772*/      OPC_EmitInteger, MVT::i32, 0, 
/*114775*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114787*/      OPC_EmitInteger, MVT::i32, 1, 
/*114790*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114793*/      OPC_EmitInteger, MVT::i32, 0, 
/*114796*/      OPC_EmitInteger, MVT::i32, 0, 
/*114799*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::MUL), 0,
                    MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*114825*/      OPC_EmitInteger, MVT::i32, 0, 
/*114828*/      OPC_EmitInteger, MVT::i32, 0, 
/*114831*/      OPC_EmitInteger, MVT::i32, 0, 
/*114834*/      OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*114846*/      OPC_EmitInteger, MVT::i32, 1, 
/*114849*/      OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*114852*/      OPC_EmitInteger, MVT::i32, 0, 
/*114855*/      OPC_EmitInteger, MVT::i32, 0, 
/*114858*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*114877*/    /*Scope*/ 24, /*->114902*/
/*114878*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*114880*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    MVT::i16, 1/*#Ops*/, 0,  // Results = #2
/*114887*/      OPC_EmitNode1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    MVT::i16, 2/*#Ops*/, 1, 2,  // Results = #3
/*114895*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i16 f32:f32:$src1, (V_LOG_F32_e32:i16 f32:f32:$src0)))
/*114902*/    0, /*End of Scope*/
/*114903*/  /*SwitchOpcode*/ 64, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->114970
/*114906*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*114907*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*114908*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*114909*/    OPC_RecordChild3, // #3 = physreg input VCC
/*114910*/    OPC_CheckChild3Type, MVT::i1,
/*114912*/    OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->114941
/*114915*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*114918*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*114921*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*114924*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*114927*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*114941*/    /*SwitchType*/ 26, MVT::f64,// ->114969
/*114943*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*114946*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*114949*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*114952*/      OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*114955*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*114969*/    0, // EndSwitchType
/*114970*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMIN3),// ->115001
/*114973*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*114974*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*114975*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*114976*/    OPC_CheckType, MVT::f32,
/*114978*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*114981*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*114984*/    OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*114987*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115001*/  /*SwitchOpcode*/ 28, TARGET_VAL(AMDGPUISD::FMAX3),// ->115032
/*115004*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115005*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115006*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*115007*/    OPC_CheckType, MVT::f32,
/*115009*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115012*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115015*/    OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115018*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115032*/  /*SwitchOpcode*/ 55, TARGET_VAL(AMDGPUISD::FMED3),// ->115090
/*115035*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115036*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115037*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*115038*/    OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->115064
/*115041*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115044*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115047*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115050*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmed3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MED3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115064*/    /*SwitchType*/ 23, MVT::f16,// ->115089
/*115066*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115069*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115072*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115075*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MED3_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUfmed3:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MED3_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115089*/    0, // EndSwitchType
/*115090*/  /*SwitchOpcode*/ 80, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->115173
/*115093*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115094*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115095*/    OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*115096*/    OPC_SwitchType /*3 cases */, 23, MVT::f32,// ->115122
/*115099*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115102*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115105*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115108*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115122*/    /*SwitchType*/ 23, MVT::f64,// ->115147
/*115124*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115127*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115130*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115133*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115147*/    /*SwitchType*/ 23, MVT::f16,// ->115172
/*115149*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*115152*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*115155*/      OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*115158*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F16), 0,
                    MVT::f16, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f16 f16:f16:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f16 f16:f16:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F16:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, f16:f16:$src1, i32:i32:$src2_modifiers, f16:f16:$src2, i1:i1:$clamp, i32:i32:$omod)
/*115172*/    0, // EndSwitchType
/*115173*/  /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::FMUL_LEGACY),// ->115220
/*115176*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115177*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115178*/    OPC_CheckType, MVT::f32,
/*115180*/    OPC_Scope, 18, /*->115200*/ // 2 children in Scope
/*115182*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115185*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115188*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115200*/    /*Scope*/ 18, /*->115219*/
/*115201*/      OPC_CheckComplexPat, /*CP*/18, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*115204*/      OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*115207*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                // Src: (AMDGPUfmul_legacy:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115219*/    0, /*End of Scope*/
/*115220*/  /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::LDEXP),// ->115289
/*115223*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115224*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115225*/    OPC_CheckChild1Type, MVT::i32,
/*115227*/    OPC_SwitchType /*3 cases */, 18, MVT::f32,// ->115248
/*115230*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115233*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115236*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115248*/    /*SwitchType*/ 18, MVT::f16,// ->115268
/*115250*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115253*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115256*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F16_e64), 0,
                    MVT::f16, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f16 (VOP3Mods0:f16 f16:f16:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F16_e64:f16 i32:i32:$src0_modifiers, f16:f16:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115268*/    /*SwitchType*/ 18, MVT::f64,// ->115288
/*115270*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115273*/      OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115276*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115288*/    0, // EndSwitchType
/*115289*/  /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->115316
/*115292*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115293*/    OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*115294*/    OPC_CheckChild1Type, MVT::i32,
/*115296*/    OPC_CheckType, MVT::f64,
/*115298*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*115301*/    OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*115304*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*115316*/  /*SwitchOpcode*/ 35, TARGET_VAL(ISD::FP_ROUND),// ->115354
/*115319*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115320*/    OPC_SwitchType /*2 cases */, 15, MVT::f16,// ->115338
/*115323*/      OPC_CheckChild0Type, MVT::f32,
/*115325*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115328*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                    MVT::f16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f16 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F16_F32_e64:f16 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115338*/    /*SwitchType*/ 13, MVT::f32,// ->115353
/*115340*/      OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115343*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                    MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fpround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115353*/    0, // EndSwitchType
/*115354*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RCP_LEGACY),// ->115373
/*115357*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115358*/    OPC_CheckType, MVT::f32,
/*115360*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115363*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrcp_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RCP_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115373*/  /*SwitchOpcode*/ 16, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->115392
/*115376*/    OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*115377*/    OPC_CheckType, MVT::f32,
/*115379*/    OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*115382*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                  MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115392*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->115412
/*115395*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*115396*/    OPC_CheckChild0Type, MVT::i32,
/*115398*/    OPC_CheckType, MVT::f32,
/*115400*/    OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115403*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115412*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->115432
/*115415*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*115416*/    OPC_CheckChild0Type, MVT::i32,
/*115418*/    OPC_CheckType, MVT::f32,
/*115420*/    OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115423*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115432*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->115452
/*115435*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*115436*/    OPC_CheckChild0Type, MVT::i32,
/*115438*/    OPC_CheckType, MVT::f32,
/*115440*/    OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115443*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115452*/  /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->115472
/*115455*/    OPC_RecordChild0, // #0 = $VOP3OMods:src0:clamp:omod
/*115456*/    OPC_CheckChild0Type, MVT::i32,
/*115458*/    OPC_CheckType, MVT::f32,
/*115460*/    OPC_CheckComplexPat, /*CP*/31, /*#*/0, // SelectVOP3OMods:$ #1 #2 #3
/*115463*/    OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 (VOP3OMods:i32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -985
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*115472*/  /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(ISD::BUILD_VECTOR),// ->115610
/*115476*/    OPC_Scope, 54, /*->115532*/ // 2 children in Scope
/*115478*/      OPC_MoveChild0,
/*115479*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*115482*/      OPC_MoveChild0,
/*115483*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*115486*/      OPC_RecordChild0, // #0 = $src0
/*115487*/      OPC_CheckChild1Integer, 16, 
/*115489*/      OPC_CheckChild1Type, MVT::i32,
/*115491*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*115493*/      OPC_CheckType, MVT::i32,
/*115495*/      OPC_MoveParent,
/*115496*/      OPC_CheckType, MVT::i16,
/*115498*/      OPC_MoveParent,
/*115499*/      OPC_MoveChild1,
/*115500*/      OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*115503*/      OPC_MoveChild0,
/*115504*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*115507*/      OPC_RecordChild0, // #1 = $src1
/*115508*/      OPC_CheckChild1Integer, 16, 
/*115510*/      OPC_CheckChild1Type, MVT::i32,
/*115512*/      OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*115514*/      OPC_CheckType, MVT::i32,
/*115516*/      OPC_MoveParent,
/*115517*/      OPC_CheckType, MVT::i16,
/*115519*/      OPC_MoveParent,
/*115520*/      OPC_CheckType, MVT::v2i16,
/*115522*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115524*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_HH_B32_B16), 0,
                    MVT::v2i16, 2/*#Ops*/, 0, 1, 
                // Src: (build_vector:v2i16 (trunc:i16 (srl:i32 i32:i32:$src0, 16:i32)<<P:Predicate_srl_oneuse>>), (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 27
                // Dst: (S_PACK_HH_B32_B16:v2i16 ?:i32:$src0, ?:i32:$src1)
/*115532*/    /*Scope*/ 76, /*->115609*/
/*115533*/      OPC_RecordChild0, // #0 = $src0
/*115534*/      OPC_Scope, 54, /*->115590*/ // 2 children in Scope
/*115536*/        OPC_CheckChild0Type, MVT::i16,
/*115538*/        OPC_Scope, 33, /*->115573*/ // 2 children in Scope
/*115540*/          OPC_MoveChild1,
/*115541*/          OPC_CheckOpcode, TARGET_VAL(ISD::TRUNCATE),
/*115544*/          OPC_MoveChild0,
/*115545*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*115548*/          OPC_RecordChild0, // #1 = $src1
/*115549*/          OPC_CheckChild1Integer, 16, 
/*115551*/          OPC_CheckChild1Type, MVT::i32,
/*115553*/          OPC_CheckPredicate, 30, // Predicate_srl_oneuse
/*115555*/          OPC_CheckType, MVT::i32,
/*115557*/          OPC_MoveParent,
/*115558*/          OPC_CheckType, MVT::i16,
/*115560*/          OPC_MoveParent,
/*115561*/          OPC_CheckType, MVT::v2i16,
/*115563*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115565*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LH_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, (trunc:i16 (srl:i32 i32:i32:$src1, 16:i32)<<P:Predicate_srl_oneuse>>)) - Complexity = 15
                    // Dst: (S_PACK_LH_B32_B16:v2i16 i16:i16:$src0, i32:i32:$src1)
/*115573*/        /*Scope*/ 15, /*->115589*/
/*115574*/          OPC_RecordChild1, // #1 = $src1
/*115575*/          OPC_CheckChild1Type, MVT::i16,
/*115577*/          OPC_CheckType, MVT::v2i16,
/*115579*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115581*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                        MVT::v2i16, 2/*#Ops*/, 0, 1, 
                    // Src: (build_vector:v2i16 i16:i16:$src0, i16:i16:$src1) - Complexity = 3
                    // Dst: (S_PACK_LL_B32_B16:v2i16 ?:i16:$src0, ?:i16:$src1)
/*115589*/        0, /*End of Scope*/
/*115590*/      /*Scope*/ 17, /*->115608*/
/*115591*/        OPC_CheckChild0Type, MVT::f16,
/*115593*/        OPC_RecordChild1, // #1 = $src1
/*115594*/        OPC_CheckChild1Type, MVT::f16,
/*115596*/        OPC_CheckType, MVT::v2f16,
/*115598*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115600*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::S_PACK_LL_B32_B16), 0,
                      MVT::v2f16, 2/*#Ops*/, 0, 1, 
                  // Src: (build_vector:v2f16 f16:f16:$src0, f16:f16:$src1) - Complexity = 3
                  // Dst: (S_PACK_LL_B32_B16:v2f16 ?:f16:$src0, ?:f16:$src1)
/*115608*/      0, /*End of Scope*/
/*115609*/    0, /*End of Scope*/
/*115610*/  /*SwitchOpcode*/ 15|128,12/*1551*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->117165
/*115614*/    OPC_RecordChild0, // #0 = $src
/*115615*/    OPC_RecordChild1, // #1 = $val
/*115616*/    OPC_Scope, 71, /*->115689*/ // 35 children in Scope
/*115618*/      OPC_RecordChild2, // #2 = $MOVRELOffset:idx:offset
/*115619*/      OPC_SwitchType /*4 cases */, 15, MVT::v2i32,// ->115637
/*115622*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115624*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*115627*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2i32 ?:v2i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*115637*/      /*SwitchType*/ 15, MVT::v4i32,// ->115654
/*115639*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115641*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*115644*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4i32 ?:v4i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*115654*/      /*SwitchType*/ 15, MVT::v8i32,// ->115671
/*115656*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115658*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*115661*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8i32 ?:v8i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*115671*/      /*SwitchType*/ 15, MVT::v16i32,// ->115688
/*115673*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115675*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*115678*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16i32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$src, i32:i32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16i32 ?:v16i32:$src, ?:i32:$idx, (imm:i32):$offset, ?:i32:$val)
/*115688*/      0, // EndSwitchType
/*115689*/    /*Scope*/ 104, /*->115794*/
/*115690*/      OPC_CheckChild2Integer, 0, 
/*115692*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->115727
/*115695*/        OPC_Scope, 14, /*->115711*/ // 2 children in Scope
/*115697*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115699*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115702*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*115711*/        /*Scope*/ 14, /*->115726*/
/*115712*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115714*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115717*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*115726*/        0, /*End of Scope*/
/*115727*/      /*SwitchType*/ 32, MVT::v2i32,// ->115761
/*115729*/        OPC_Scope, 14, /*->115745*/ // 2 children in Scope
/*115731*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115733*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115736*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*115745*/        /*Scope*/ 14, /*->115760*/
/*115746*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115748*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115751*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*115760*/        0, /*End of Scope*/
/*115761*/      /*SwitchType*/ 14, MVT::v8i32,// ->115777
/*115763*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115765*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115768*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*115777*/      /*SwitchType*/ 14, MVT::v16i32,// ->115793
/*115779*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115781*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*115784*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*115793*/      0, // EndSwitchType
/*115794*/    /*Scope*/ 104, /*->115899*/
/*115795*/      OPC_CheckChild2Integer, 1, 
/*115797*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->115832
/*115800*/        OPC_Scope, 14, /*->115816*/ // 2 children in Scope
/*115802*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115804*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115807*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*115816*/        /*Scope*/ 14, /*->115831*/
/*115817*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115819*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115822*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*115831*/        0, /*End of Scope*/
/*115832*/      /*SwitchType*/ 32, MVT::v2i32,// ->115866
/*115834*/        OPC_Scope, 14, /*->115850*/ // 2 children in Scope
/*115836*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115838*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115841*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*115850*/        /*Scope*/ 14, /*->115865*/
/*115851*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115853*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115856*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*115865*/        0, /*End of Scope*/
/*115866*/      /*SwitchType*/ 14, MVT::v8i32,// ->115882
/*115868*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115870*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115873*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*115882*/      /*SwitchType*/ 14, MVT::v16i32,// ->115898
/*115884*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115886*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*115889*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*115898*/      0, // EndSwitchType
/*115899*/    /*Scope*/ 86, /*->115986*/
/*115900*/      OPC_CheckChild2Integer, 2, 
/*115902*/      OPC_SwitchType /*4 cases */, 32, MVT::v4i32,// ->115937
/*115905*/        OPC_Scope, 14, /*->115921*/ // 2 children in Scope
/*115907*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115909*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*115912*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*115921*/        /*Scope*/ 14, /*->115936*/
/*115922*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115924*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*115927*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*115936*/        0, /*End of Scope*/
/*115937*/      /*SwitchType*/ 14, MVT::v2i32,// ->115953
/*115939*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115941*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*115944*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*115953*/      /*SwitchType*/ 14, MVT::v8i32,// ->115969
/*115955*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115957*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*115960*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*115969*/      /*SwitchType*/ 14, MVT::v16i32,// ->115985
/*115971*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*115973*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*115976*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*115985*/      0, // EndSwitchType
/*115986*/    /*Scope*/ 70, /*->116057*/
/*115987*/      OPC_CheckChild2Integer, 3, 
/*115989*/      OPC_SwitchType /*3 cases */, 32, MVT::v4i32,// ->116024
/*115992*/        OPC_Scope, 14, /*->116008*/ // 2 children in Scope
/*115994*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*115996*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*115999*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*116008*/        /*Scope*/ 14, /*->116023*/
/*116009*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116011*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116014*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*116023*/        0, /*End of Scope*/
/*116024*/      /*SwitchType*/ 14, MVT::v8i32,// ->116040
/*116026*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116028*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116031*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*116040*/      /*SwitchType*/ 14, MVT::v16i32,// ->116056
/*116042*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116044*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116047*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*116056*/      0, // EndSwitchType
/*116057*/    /*Scope*/ 36, /*->116094*/
/*116058*/      OPC_CheckChild2Integer, 4, 
/*116060*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->116077
/*116063*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116065*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*116068*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*116077*/      /*SwitchType*/ 14, MVT::v16i32,// ->116093
/*116079*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116081*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*116084*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*116093*/      0, // EndSwitchType
/*116094*/    /*Scope*/ 36, /*->116131*/
/*116095*/      OPC_CheckChild2Integer, 5, 
/*116097*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->116114
/*116100*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116102*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*116105*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*116114*/      /*SwitchType*/ 14, MVT::v16i32,// ->116130
/*116116*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116118*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*116121*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*116130*/      0, // EndSwitchType
/*116131*/    /*Scope*/ 36, /*->116168*/
/*116132*/      OPC_CheckChild2Integer, 6, 
/*116134*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->116151
/*116137*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116139*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*116142*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*116151*/      /*SwitchType*/ 14, MVT::v16i32,// ->116167
/*116153*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116155*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*116158*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*116167*/      0, // EndSwitchType
/*116168*/    /*Scope*/ 36, /*->116205*/
/*116169*/      OPC_CheckChild2Integer, 7, 
/*116171*/      OPC_SwitchType /*2 cases */, 14, MVT::v8i32,// ->116188
/*116174*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116176*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*116179*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*116188*/      /*SwitchType*/ 14, MVT::v16i32,// ->116204
/*116190*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116192*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*116195*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*116204*/      0, // EndSwitchType
/*116205*/    /*Scope*/ 18, /*->116224*/
/*116206*/      OPC_CheckChild2Integer, 8, 
/*116208*/      OPC_CheckType, MVT::v16i32,
/*116210*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116212*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*116215*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*116224*/    /*Scope*/ 18, /*->116243*/
/*116225*/      OPC_CheckChild2Integer, 9, 
/*116227*/      OPC_CheckType, MVT::v16i32,
/*116229*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116231*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*116234*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*116243*/    /*Scope*/ 18, /*->116262*/
/*116244*/      OPC_CheckChild2Integer, 10, 
/*116246*/      OPC_CheckType, MVT::v16i32,
/*116248*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116250*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*116253*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*116262*/    /*Scope*/ 18, /*->116281*/
/*116263*/      OPC_CheckChild2Integer, 11, 
/*116265*/      OPC_CheckType, MVT::v16i32,
/*116267*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116269*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*116272*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*116281*/    /*Scope*/ 18, /*->116300*/
/*116282*/      OPC_CheckChild2Integer, 12, 
/*116284*/      OPC_CheckType, MVT::v16i32,
/*116286*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116288*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*116291*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*116300*/    /*Scope*/ 18, /*->116319*/
/*116301*/      OPC_CheckChild2Integer, 13, 
/*116303*/      OPC_CheckType, MVT::v16i32,
/*116305*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116307*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*116310*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*116319*/    /*Scope*/ 18, /*->116338*/
/*116320*/      OPC_CheckChild2Integer, 14, 
/*116322*/      OPC_CheckType, MVT::v16i32,
/*116324*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116326*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*116329*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*116338*/    /*Scope*/ 18, /*->116357*/
/*116339*/      OPC_CheckChild2Integer, 15, 
/*116341*/      OPC_CheckType, MVT::v16i32,
/*116343*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116345*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*116348*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*116357*/    /*Scope*/ 106, /*->116464*/
/*116358*/      OPC_RecordChild2, // #2 = $index
/*116359*/      OPC_Scope, 30, /*->116391*/ // 5 children in Scope
/*116361*/        OPC_CheckChild2Type, MVT::i32,
/*116363*/        OPC_SwitchType /*2 cases */, 11, MVT::v2i32,// ->116377
/*116366*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116368*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*116377*/        /*SwitchType*/ 11, MVT::v4i32,// ->116390
/*116379*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116381*/          OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*116390*/        0, // EndSwitchType
/*116391*/      /*Scope*/ 17, /*->116409*/
/*116392*/        OPC_CheckType, MVT::v2f32,
/*116394*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116396*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*116399*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V2:v2f32 ?:v2f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*116409*/      /*Scope*/ 17, /*->116427*/
/*116410*/        OPC_CheckType, MVT::v4f32,
/*116412*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116414*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*116417*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V4:v4f32 ?:v4f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*116427*/      /*Scope*/ 17, /*->116445*/
/*116428*/        OPC_CheckType, MVT::v8f32,
/*116430*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116432*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*116435*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      MVT::v8f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V8:v8f32 ?:v8f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*116445*/      /*Scope*/ 17, /*->116463*/
/*116446*/        OPC_CheckType, MVT::v16f32,
/*116448*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116450*/        OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectMOVRELOffset:$ #3 #4
/*116453*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      MVT::v16f32, 4/*#Ops*/, 0, 3, 4, 1, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$src, f32:f32:$val, (MOVRELOffset:iPTR i32:i32:$idx, (imm:i32):$offset)) - Complexity = 12
                  // Dst: (SI_INDIRECT_DST_V16:v16f32 ?:v16f32:$src, ?:i32:$idx, (imm:i32):$offset, ?:f32:$val)
/*116463*/      0, /*End of Scope*/
/*116464*/    /*Scope*/ 104, /*->116569*/
/*116465*/      OPC_CheckChild2Integer, 0, 
/*116467*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->116502
/*116470*/        OPC_Scope, 14, /*->116486*/ // 2 children in Scope
/*116472*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116474*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116477*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*116486*/        /*Scope*/ 14, /*->116501*/
/*116487*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116489*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116492*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*116501*/        0, /*End of Scope*/
/*116502*/      /*SwitchType*/ 32, MVT::v2f32,// ->116536
/*116504*/        OPC_Scope, 14, /*->116520*/ // 2 children in Scope
/*116506*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116508*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116511*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*116520*/        /*Scope*/ 14, /*->116535*/
/*116521*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116523*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116526*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*116535*/        0, /*End of Scope*/
/*116536*/      /*SwitchType*/ 14, MVT::v8f32,// ->116552
/*116538*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116540*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116543*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*116552*/      /*SwitchType*/ 14, MVT::v16f32,// ->116568
/*116554*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116556*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*116559*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*116568*/      0, // EndSwitchType
/*116569*/    /*Scope*/ 104, /*->116674*/
/*116570*/      OPC_CheckChild2Integer, 1, 
/*116572*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->116607
/*116575*/        OPC_Scope, 14, /*->116591*/ // 2 children in Scope
/*116577*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116579*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116582*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*116591*/        /*Scope*/ 14, /*->116606*/
/*116592*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116594*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116597*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*116606*/        0, /*End of Scope*/
/*116607*/      /*SwitchType*/ 32, MVT::v2f32,// ->116641
/*116609*/        OPC_Scope, 14, /*->116625*/ // 2 children in Scope
/*116611*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116613*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116616*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*116625*/        /*Scope*/ 14, /*->116640*/
/*116626*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116628*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116631*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*116640*/        0, /*End of Scope*/
/*116641*/      /*SwitchType*/ 14, MVT::v8f32,// ->116657
/*116643*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116645*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116648*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*116657*/      /*SwitchType*/ 14, MVT::v16f32,// ->116673
/*116659*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116661*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*116664*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*116673*/      0, // EndSwitchType
/*116674*/    /*Scope*/ 86, /*->116761*/
/*116675*/      OPC_CheckChild2Integer, 2, 
/*116677*/      OPC_SwitchType /*4 cases */, 32, MVT::v4f32,// ->116712
/*116680*/        OPC_Scope, 14, /*->116696*/ // 2 children in Scope
/*116682*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116684*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116687*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*116696*/        /*Scope*/ 14, /*->116711*/
/*116697*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116699*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116702*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*116711*/        0, /*End of Scope*/
/*116712*/      /*SwitchType*/ 14, MVT::v2f32,// ->116728
/*116714*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116716*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116719*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*116728*/      /*SwitchType*/ 14, MVT::v8f32,// ->116744
/*116730*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116732*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116735*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*116744*/      /*SwitchType*/ 14, MVT::v16f32,// ->116760
/*116746*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116748*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*116751*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*116760*/      0, // EndSwitchType
/*116761*/    /*Scope*/ 70, /*->116832*/
/*116762*/      OPC_CheckChild2Integer, 3, 
/*116764*/      OPC_SwitchType /*3 cases */, 32, MVT::v4f32,// ->116799
/*116767*/        OPC_Scope, 14, /*->116783*/ // 2 children in Scope
/*116769*/          OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*116771*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116774*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*116783*/        /*Scope*/ 14, /*->116798*/
/*116784*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116786*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116789*/          OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*116798*/        0, /*End of Scope*/
/*116799*/      /*SwitchType*/ 14, MVT::v8f32,// ->116815
/*116801*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116803*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116806*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*116815*/      /*SwitchType*/ 14, MVT::v16f32,// ->116831
/*116817*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116819*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*116822*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*116831*/      0, // EndSwitchType
/*116832*/    /*Scope*/ 36, /*->116869*/
/*116833*/      OPC_CheckChild2Integer, 4, 
/*116835*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->116852
/*116838*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116840*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*116843*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*116852*/      /*SwitchType*/ 14, MVT::v16f32,// ->116868
/*116854*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116856*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*116859*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*116868*/      0, // EndSwitchType
/*116869*/    /*Scope*/ 36, /*->116906*/
/*116870*/      OPC_CheckChild2Integer, 5, 
/*116872*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->116889
/*116875*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116877*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*116880*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*116889*/      /*SwitchType*/ 14, MVT::v16f32,// ->116905
/*116891*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116893*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*116896*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*116905*/      0, // EndSwitchType
/*116906*/    /*Scope*/ 36, /*->116943*/
/*116907*/      OPC_CheckChild2Integer, 6, 
/*116909*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->116926
/*116912*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116914*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*116917*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*116926*/      /*SwitchType*/ 14, MVT::v16f32,// ->116942
/*116928*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116930*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*116933*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*116942*/      0, // EndSwitchType
/*116943*/    /*Scope*/ 36, /*->116980*/
/*116944*/      OPC_CheckChild2Integer, 7, 
/*116946*/      OPC_SwitchType /*2 cases */, 14, MVT::v8f32,// ->116963
/*116949*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116951*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*116954*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*116963*/      /*SwitchType*/ 14, MVT::v16f32,// ->116979
/*116965*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116967*/        OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*116970*/        OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*116979*/      0, // EndSwitchType
/*116980*/    /*Scope*/ 18, /*->116999*/
/*116981*/      OPC_CheckChild2Integer, 8, 
/*116983*/      OPC_CheckType, MVT::v16f32,
/*116985*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*116987*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*116990*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*116999*/    /*Scope*/ 18, /*->117018*/
/*117000*/      OPC_CheckChild2Integer, 9, 
/*117002*/      OPC_CheckType, MVT::v16f32,
/*117004*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117006*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*117009*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*117018*/    /*Scope*/ 18, /*->117037*/
/*117019*/      OPC_CheckChild2Integer, 10, 
/*117021*/      OPC_CheckType, MVT::v16f32,
/*117023*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117025*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*117028*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*117037*/    /*Scope*/ 18, /*->117056*/
/*117038*/      OPC_CheckChild2Integer, 11, 
/*117040*/      OPC_CheckType, MVT::v16f32,
/*117042*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117044*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*117047*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*117056*/    /*Scope*/ 18, /*->117075*/
/*117057*/      OPC_CheckChild2Integer, 12, 
/*117059*/      OPC_CheckType, MVT::v16f32,
/*117061*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117063*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*117066*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*117075*/    /*Scope*/ 18, /*->117094*/
/*117076*/      OPC_CheckChild2Integer, 13, 
/*117078*/      OPC_CheckType, MVT::v16f32,
/*117080*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117082*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*117085*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*117094*/    /*Scope*/ 18, /*->117113*/
/*117095*/      OPC_CheckChild2Integer, 14, 
/*117097*/      OPC_CheckType, MVT::v16f32,
/*117099*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117101*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*117104*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*117113*/    /*Scope*/ 18, /*->117132*/
/*117114*/      OPC_CheckChild2Integer, 15, 
/*117116*/      OPC_CheckType, MVT::v16f32,
/*117118*/      OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS)
/*117120*/      OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*117123*/      OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (insertelt:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*117132*/    /*Scope*/ 31, /*->117164*/
/*117133*/      OPC_RecordChild2, // #2 = $index
/*117134*/      OPC_CheckChild2Type, MVT::i32,
/*117136*/      OPC_SwitchType /*2 cases */, 11, MVT::v2f32,// ->117150
/*117139*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117141*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*117150*/      /*SwitchType*/ 11, MVT::v4f32,// ->117163
/*117152*/        OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117154*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*117163*/      0, // EndSwitchType
/*117164*/    0, /*End of Scope*/
/*117165*/  /*SwitchOpcode*/ 96|128,18/*2400*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->119569
/*117169*/    OPC_Scope, 88|128,1/*216*/, /*->117388*/ // 11 children in Scope
/*117172*/      OPC_CheckChild0Integer, 0, 
/*117174*/      OPC_CheckChild0Type, MVT::i32,
/*117176*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*117177*/      OPC_CheckChild1Type, MVT::v4f32,
/*117179*/      OPC_RecordChild2, // #1 = $srcx
/*117180*/      OPC_MoveChild2,
/*117181*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117184*/      OPC_CheckType, MVT::i32,
/*117186*/      OPC_MoveParent,
/*117187*/      OPC_RecordChild3, // #2 = $srcy
/*117188*/      OPC_MoveChild3,
/*117189*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117192*/      OPC_CheckType, MVT::i32,
/*117194*/      OPC_MoveParent,
/*117195*/      OPC_RecordChild4, // #3 = $srcz
/*117196*/      OPC_MoveChild4,
/*117197*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117200*/      OPC_CheckType, MVT::i32,
/*117202*/      OPC_MoveParent,
/*117203*/      OPC_RecordChild5, // #4 = $srcw
/*117204*/      OPC_MoveChild5,
/*117205*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117208*/      OPC_CheckType, MVT::i32,
/*117210*/      OPC_MoveParent,
/*117211*/      OPC_RecordChild6, // #5 = $offsetx
/*117212*/      OPC_MoveChild6,
/*117213*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117216*/      OPC_CheckType, MVT::i32,
/*117218*/      OPC_MoveParent,
/*117219*/      OPC_RecordChild7, // #6 = $offsety
/*117220*/      OPC_MoveChild7,
/*117221*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117224*/      OPC_CheckType, MVT::i32,
/*117226*/      OPC_MoveParent,
/*117227*/      OPC_MoveChild, 8,
/*117229*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117232*/      OPC_RecordNode, // #7 = $offsetz
/*117233*/      OPC_CheckType, MVT::i32,
/*117235*/      OPC_MoveParent,
/*117236*/      OPC_MoveChild, 9,
/*117238*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117241*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*117242*/      OPC_CheckType, MVT::i32,
/*117244*/      OPC_MoveParent,
/*117245*/      OPC_MoveChild, 10,
/*117247*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117250*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*117251*/      OPC_CheckType, MVT::i32,
/*117253*/      OPC_MoveParent,
/*117254*/      OPC_MoveChild, 11,
/*117256*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117259*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*117260*/      OPC_CheckType, MVT::i32,
/*117262*/      OPC_MoveParent,
/*117263*/      OPC_MoveChild, 12,
/*117265*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117268*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*117269*/      OPC_CheckType, MVT::i32,
/*117271*/      OPC_MoveParent,
/*117272*/      OPC_MoveChild, 13,
/*117274*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117277*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*117278*/      OPC_CheckType, MVT::i32,
/*117280*/      OPC_MoveParent,
/*117281*/      OPC_MoveChild, 14,
/*117283*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117286*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*117287*/      OPC_CheckType, MVT::i32,
/*117289*/      OPC_MoveParent,
/*117290*/      OPC_MoveChild, 15,
/*117292*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117295*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*117296*/      OPC_CheckType, MVT::i32,
/*117298*/      OPC_MoveParent,
/*117299*/      OPC_MoveChild, 16,
/*117301*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117304*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*117305*/      OPC_CheckType, MVT::i32,
/*117307*/      OPC_MoveParent,
/*117308*/      OPC_MoveChild, 17,
/*117310*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117313*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*117314*/      OPC_CheckType, MVT::i32,
/*117316*/      OPC_MoveParent,
/*117317*/      OPC_MoveChild, 18,
/*117319*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117322*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*117323*/      OPC_CheckType, MVT::i32,
/*117325*/      OPC_MoveParent,
/*117326*/      OPC_CheckType, MVT::v4f32,
/*117328*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117330*/      OPC_EmitConvertToTarget, 1,
/*117332*/      OPC_EmitConvertToTarget, 2,
/*117334*/      OPC_EmitConvertToTarget, 3,
/*117336*/      OPC_EmitConvertToTarget, 4,
/*117338*/      OPC_EmitConvertToTarget, 5,
/*117340*/      OPC_EmitConvertToTarget, 6,
/*117342*/      OPC_EmitConvertToTarget, 7,
/*117344*/      OPC_EmitConvertToTarget, 8,
/*117346*/      OPC_EmitConvertToTarget, 9,
/*117348*/      OPC_EmitConvertToTarget, 10,
/*117350*/      OPC_EmitConvertToTarget, 11,
/*117352*/      OPC_EmitConvertToTarget, 12,
/*117354*/      OPC_EmitConvertToTarget, 13,
/*117356*/      OPC_EmitConvertToTarget, 14,
/*117358*/      OPC_EmitConvertToTarget, 15,
/*117360*/      OPC_EmitConvertToTarget, 16,
/*117362*/      OPC_EmitConvertToTarget, 17,
/*117364*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*117388*/    /*Scope*/ 88|128,1/*216*/, /*->117606*/
/*117390*/      OPC_CheckChild0Integer, 1, 
/*117392*/      OPC_CheckChild0Type, MVT::i32,
/*117394*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*117395*/      OPC_CheckChild1Type, MVT::v4f32,
/*117397*/      OPC_RecordChild2, // #1 = $srcx
/*117398*/      OPC_MoveChild2,
/*117399*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117402*/      OPC_CheckType, MVT::i32,
/*117404*/      OPC_MoveParent,
/*117405*/      OPC_RecordChild3, // #2 = $srcy
/*117406*/      OPC_MoveChild3,
/*117407*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117410*/      OPC_CheckType, MVT::i32,
/*117412*/      OPC_MoveParent,
/*117413*/      OPC_RecordChild4, // #3 = $srcz
/*117414*/      OPC_MoveChild4,
/*117415*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117418*/      OPC_CheckType, MVT::i32,
/*117420*/      OPC_MoveParent,
/*117421*/      OPC_RecordChild5, // #4 = $srcw
/*117422*/      OPC_MoveChild5,
/*117423*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117426*/      OPC_CheckType, MVT::i32,
/*117428*/      OPC_MoveParent,
/*117429*/      OPC_RecordChild6, // #5 = $offsetx
/*117430*/      OPC_MoveChild6,
/*117431*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117434*/      OPC_CheckType, MVT::i32,
/*117436*/      OPC_MoveParent,
/*117437*/      OPC_RecordChild7, // #6 = $offsety
/*117438*/      OPC_MoveChild7,
/*117439*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117442*/      OPC_CheckType, MVT::i32,
/*117444*/      OPC_MoveParent,
/*117445*/      OPC_MoveChild, 8,
/*117447*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117450*/      OPC_RecordNode, // #7 = $offsetz
/*117451*/      OPC_CheckType, MVT::i32,
/*117453*/      OPC_MoveParent,
/*117454*/      OPC_MoveChild, 9,
/*117456*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117459*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*117460*/      OPC_CheckType, MVT::i32,
/*117462*/      OPC_MoveParent,
/*117463*/      OPC_MoveChild, 10,
/*117465*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117468*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*117469*/      OPC_CheckType, MVT::i32,
/*117471*/      OPC_MoveParent,
/*117472*/      OPC_MoveChild, 11,
/*117474*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117477*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*117478*/      OPC_CheckType, MVT::i32,
/*117480*/      OPC_MoveParent,
/*117481*/      OPC_MoveChild, 12,
/*117483*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117486*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*117487*/      OPC_CheckType, MVT::i32,
/*117489*/      OPC_MoveParent,
/*117490*/      OPC_MoveChild, 13,
/*117492*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117495*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*117496*/      OPC_CheckType, MVT::i32,
/*117498*/      OPC_MoveParent,
/*117499*/      OPC_MoveChild, 14,
/*117501*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117504*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*117505*/      OPC_CheckType, MVT::i32,
/*117507*/      OPC_MoveParent,
/*117508*/      OPC_MoveChild, 15,
/*117510*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117513*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*117514*/      OPC_CheckType, MVT::i32,
/*117516*/      OPC_MoveParent,
/*117517*/      OPC_MoveChild, 16,
/*117519*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117522*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*117523*/      OPC_CheckType, MVT::i32,
/*117525*/      OPC_MoveParent,
/*117526*/      OPC_MoveChild, 17,
/*117528*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117531*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*117532*/      OPC_CheckType, MVT::i32,
/*117534*/      OPC_MoveParent,
/*117535*/      OPC_MoveChild, 18,
/*117537*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117540*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*117541*/      OPC_CheckType, MVT::i32,
/*117543*/      OPC_MoveParent,
/*117544*/      OPC_CheckType, MVT::v4f32,
/*117546*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117548*/      OPC_EmitConvertToTarget, 1,
/*117550*/      OPC_EmitConvertToTarget, 2,
/*117552*/      OPC_EmitConvertToTarget, 3,
/*117554*/      OPC_EmitConvertToTarget, 4,
/*117556*/      OPC_EmitConvertToTarget, 5,
/*117558*/      OPC_EmitConvertToTarget, 6,
/*117560*/      OPC_EmitConvertToTarget, 7,
/*117562*/      OPC_EmitConvertToTarget, 8,
/*117564*/      OPC_EmitConvertToTarget, 9,
/*117566*/      OPC_EmitConvertToTarget, 10,
/*117568*/      OPC_EmitConvertToTarget, 11,
/*117570*/      OPC_EmitConvertToTarget, 12,
/*117572*/      OPC_EmitConvertToTarget, 13,
/*117574*/      OPC_EmitConvertToTarget, 14,
/*117576*/      OPC_EmitConvertToTarget, 15,
/*117578*/      OPC_EmitConvertToTarget, 16,
/*117580*/      OPC_EmitConvertToTarget, 17,
/*117582*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*117606*/    /*Scope*/ 88|128,1/*216*/, /*->117824*/
/*117608*/      OPC_CheckChild0Integer, 2, 
/*117610*/      OPC_CheckChild0Type, MVT::i32,
/*117612*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*117613*/      OPC_CheckChild1Type, MVT::v4f32,
/*117615*/      OPC_RecordChild2, // #1 = $srcx
/*117616*/      OPC_MoveChild2,
/*117617*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117620*/      OPC_CheckType, MVT::i32,
/*117622*/      OPC_MoveParent,
/*117623*/      OPC_RecordChild3, // #2 = $srcy
/*117624*/      OPC_MoveChild3,
/*117625*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117628*/      OPC_CheckType, MVT::i32,
/*117630*/      OPC_MoveParent,
/*117631*/      OPC_RecordChild4, // #3 = $srcz
/*117632*/      OPC_MoveChild4,
/*117633*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117636*/      OPC_CheckType, MVT::i32,
/*117638*/      OPC_MoveParent,
/*117639*/      OPC_RecordChild5, // #4 = $srcw
/*117640*/      OPC_MoveChild5,
/*117641*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117644*/      OPC_CheckType, MVT::i32,
/*117646*/      OPC_MoveParent,
/*117647*/      OPC_RecordChild6, // #5 = $offsetx
/*117648*/      OPC_MoveChild6,
/*117649*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117652*/      OPC_CheckType, MVT::i32,
/*117654*/      OPC_MoveParent,
/*117655*/      OPC_RecordChild7, // #6 = $offsety
/*117656*/      OPC_MoveChild7,
/*117657*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117660*/      OPC_CheckType, MVT::i32,
/*117662*/      OPC_MoveParent,
/*117663*/      OPC_MoveChild, 8,
/*117665*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117668*/      OPC_RecordNode, // #7 = $offsetz
/*117669*/      OPC_CheckType, MVT::i32,
/*117671*/      OPC_MoveParent,
/*117672*/      OPC_MoveChild, 9,
/*117674*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117677*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*117678*/      OPC_CheckType, MVT::i32,
/*117680*/      OPC_MoveParent,
/*117681*/      OPC_MoveChild, 10,
/*117683*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117686*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*117687*/      OPC_CheckType, MVT::i32,
/*117689*/      OPC_MoveParent,
/*117690*/      OPC_MoveChild, 11,
/*117692*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117695*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*117696*/      OPC_CheckType, MVT::i32,
/*117698*/      OPC_MoveParent,
/*117699*/      OPC_MoveChild, 12,
/*117701*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117704*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*117705*/      OPC_CheckType, MVT::i32,
/*117707*/      OPC_MoveParent,
/*117708*/      OPC_MoveChild, 13,
/*117710*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117713*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*117714*/      OPC_CheckType, MVT::i32,
/*117716*/      OPC_MoveParent,
/*117717*/      OPC_MoveChild, 14,
/*117719*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117722*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*117723*/      OPC_CheckType, MVT::i32,
/*117725*/      OPC_MoveParent,
/*117726*/      OPC_MoveChild, 15,
/*117728*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117731*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*117732*/      OPC_CheckType, MVT::i32,
/*117734*/      OPC_MoveParent,
/*117735*/      OPC_MoveChild, 16,
/*117737*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117740*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*117741*/      OPC_CheckType, MVT::i32,
/*117743*/      OPC_MoveParent,
/*117744*/      OPC_MoveChild, 17,
/*117746*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117749*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*117750*/      OPC_CheckType, MVT::i32,
/*117752*/      OPC_MoveParent,
/*117753*/      OPC_MoveChild, 18,
/*117755*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117758*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*117759*/      OPC_CheckType, MVT::i32,
/*117761*/      OPC_MoveParent,
/*117762*/      OPC_CheckType, MVT::v4f32,
/*117764*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117766*/      OPC_EmitConvertToTarget, 1,
/*117768*/      OPC_EmitConvertToTarget, 2,
/*117770*/      OPC_EmitConvertToTarget, 3,
/*117772*/      OPC_EmitConvertToTarget, 4,
/*117774*/      OPC_EmitConvertToTarget, 5,
/*117776*/      OPC_EmitConvertToTarget, 6,
/*117778*/      OPC_EmitConvertToTarget, 7,
/*117780*/      OPC_EmitConvertToTarget, 8,
/*117782*/      OPC_EmitConvertToTarget, 9,
/*117784*/      OPC_EmitConvertToTarget, 10,
/*117786*/      OPC_EmitConvertToTarget, 11,
/*117788*/      OPC_EmitConvertToTarget, 12,
/*117790*/      OPC_EmitConvertToTarget, 13,
/*117792*/      OPC_EmitConvertToTarget, 14,
/*117794*/      OPC_EmitConvertToTarget, 15,
/*117796*/      OPC_EmitConvertToTarget, 16,
/*117798*/      OPC_EmitConvertToTarget, 17,
/*117800*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*117824*/    /*Scope*/ 88|128,1/*216*/, /*->118042*/
/*117826*/      OPC_CheckChild0Integer, 3, 
/*117828*/      OPC_CheckChild0Type, MVT::i32,
/*117830*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*117831*/      OPC_CheckChild1Type, MVT::v4f32,
/*117833*/      OPC_RecordChild2, // #1 = $srcx
/*117834*/      OPC_MoveChild2,
/*117835*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117838*/      OPC_CheckType, MVT::i32,
/*117840*/      OPC_MoveParent,
/*117841*/      OPC_RecordChild3, // #2 = $srcy
/*117842*/      OPC_MoveChild3,
/*117843*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117846*/      OPC_CheckType, MVT::i32,
/*117848*/      OPC_MoveParent,
/*117849*/      OPC_RecordChild4, // #3 = $srcz
/*117850*/      OPC_MoveChild4,
/*117851*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117854*/      OPC_CheckType, MVT::i32,
/*117856*/      OPC_MoveParent,
/*117857*/      OPC_RecordChild5, // #4 = $srcw
/*117858*/      OPC_MoveChild5,
/*117859*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117862*/      OPC_CheckType, MVT::i32,
/*117864*/      OPC_MoveParent,
/*117865*/      OPC_RecordChild6, // #5 = $offsetx
/*117866*/      OPC_MoveChild6,
/*117867*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117870*/      OPC_CheckType, MVT::i32,
/*117872*/      OPC_MoveParent,
/*117873*/      OPC_RecordChild7, // #6 = $offsety
/*117874*/      OPC_MoveChild7,
/*117875*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117878*/      OPC_CheckType, MVT::i32,
/*117880*/      OPC_MoveParent,
/*117881*/      OPC_MoveChild, 8,
/*117883*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117886*/      OPC_RecordNode, // #7 = $offsetz
/*117887*/      OPC_CheckType, MVT::i32,
/*117889*/      OPC_MoveParent,
/*117890*/      OPC_MoveChild, 9,
/*117892*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117895*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*117896*/      OPC_CheckType, MVT::i32,
/*117898*/      OPC_MoveParent,
/*117899*/      OPC_MoveChild, 10,
/*117901*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117904*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*117905*/      OPC_CheckType, MVT::i32,
/*117907*/      OPC_MoveParent,
/*117908*/      OPC_MoveChild, 11,
/*117910*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117913*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*117914*/      OPC_CheckType, MVT::i32,
/*117916*/      OPC_MoveParent,
/*117917*/      OPC_MoveChild, 12,
/*117919*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117922*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*117923*/      OPC_CheckType, MVT::i32,
/*117925*/      OPC_MoveParent,
/*117926*/      OPC_MoveChild, 13,
/*117928*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117931*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*117932*/      OPC_CheckType, MVT::i32,
/*117934*/      OPC_MoveParent,
/*117935*/      OPC_MoveChild, 14,
/*117937*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117940*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*117941*/      OPC_CheckType, MVT::i32,
/*117943*/      OPC_MoveParent,
/*117944*/      OPC_MoveChild, 15,
/*117946*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117949*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*117950*/      OPC_CheckType, MVT::i32,
/*117952*/      OPC_MoveParent,
/*117953*/      OPC_MoveChild, 16,
/*117955*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117958*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*117959*/      OPC_CheckType, MVT::i32,
/*117961*/      OPC_MoveParent,
/*117962*/      OPC_MoveChild, 17,
/*117964*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117967*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*117968*/      OPC_CheckType, MVT::i32,
/*117970*/      OPC_MoveParent,
/*117971*/      OPC_MoveChild, 18,
/*117973*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*117976*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*117977*/      OPC_CheckType, MVT::i32,
/*117979*/      OPC_MoveParent,
/*117980*/      OPC_CheckType, MVT::v4f32,
/*117982*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*117984*/      OPC_EmitConvertToTarget, 1,
/*117986*/      OPC_EmitConvertToTarget, 2,
/*117988*/      OPC_EmitConvertToTarget, 3,
/*117990*/      OPC_EmitConvertToTarget, 4,
/*117992*/      OPC_EmitConvertToTarget, 5,
/*117994*/      OPC_EmitConvertToTarget, 6,
/*117996*/      OPC_EmitConvertToTarget, 7,
/*117998*/      OPC_EmitConvertToTarget, 8,
/*118000*/      OPC_EmitConvertToTarget, 9,
/*118002*/      OPC_EmitConvertToTarget, 10,
/*118004*/      OPC_EmitConvertToTarget, 11,
/*118006*/      OPC_EmitConvertToTarget, 12,
/*118008*/      OPC_EmitConvertToTarget, 13,
/*118010*/      OPC_EmitConvertToTarget, 14,
/*118012*/      OPC_EmitConvertToTarget, 15,
/*118014*/      OPC_EmitConvertToTarget, 16,
/*118016*/      OPC_EmitConvertToTarget, 17,
/*118018*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118042*/    /*Scope*/ 88|128,1/*216*/, /*->118260*/
/*118044*/      OPC_CheckChild0Integer, 4, 
/*118046*/      OPC_CheckChild0Type, MVT::i32,
/*118048*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118049*/      OPC_CheckChild1Type, MVT::v4f32,
/*118051*/      OPC_RecordChild2, // #1 = $srcx
/*118052*/      OPC_MoveChild2,
/*118053*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118056*/      OPC_CheckType, MVT::i32,
/*118058*/      OPC_MoveParent,
/*118059*/      OPC_RecordChild3, // #2 = $srcy
/*118060*/      OPC_MoveChild3,
/*118061*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118064*/      OPC_CheckType, MVT::i32,
/*118066*/      OPC_MoveParent,
/*118067*/      OPC_RecordChild4, // #3 = $srcz
/*118068*/      OPC_MoveChild4,
/*118069*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118072*/      OPC_CheckType, MVT::i32,
/*118074*/      OPC_MoveParent,
/*118075*/      OPC_RecordChild5, // #4 = $srcw
/*118076*/      OPC_MoveChild5,
/*118077*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118080*/      OPC_CheckType, MVT::i32,
/*118082*/      OPC_MoveParent,
/*118083*/      OPC_RecordChild6, // #5 = $offsetx
/*118084*/      OPC_MoveChild6,
/*118085*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118088*/      OPC_CheckType, MVT::i32,
/*118090*/      OPC_MoveParent,
/*118091*/      OPC_RecordChild7, // #6 = $offsety
/*118092*/      OPC_MoveChild7,
/*118093*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118096*/      OPC_CheckType, MVT::i32,
/*118098*/      OPC_MoveParent,
/*118099*/      OPC_MoveChild, 8,
/*118101*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118104*/      OPC_RecordNode, // #7 = $offsetz
/*118105*/      OPC_CheckType, MVT::i32,
/*118107*/      OPC_MoveParent,
/*118108*/      OPC_MoveChild, 9,
/*118110*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118113*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118114*/      OPC_CheckType, MVT::i32,
/*118116*/      OPC_MoveParent,
/*118117*/      OPC_MoveChild, 10,
/*118119*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118122*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118123*/      OPC_CheckType, MVT::i32,
/*118125*/      OPC_MoveParent,
/*118126*/      OPC_MoveChild, 11,
/*118128*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118131*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*118132*/      OPC_CheckType, MVT::i32,
/*118134*/      OPC_MoveParent,
/*118135*/      OPC_MoveChild, 12,
/*118137*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118140*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*118141*/      OPC_CheckType, MVT::i32,
/*118143*/      OPC_MoveParent,
/*118144*/      OPC_MoveChild, 13,
/*118146*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118149*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*118150*/      OPC_CheckType, MVT::i32,
/*118152*/      OPC_MoveParent,
/*118153*/      OPC_MoveChild, 14,
/*118155*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118158*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*118159*/      OPC_CheckType, MVT::i32,
/*118161*/      OPC_MoveParent,
/*118162*/      OPC_MoveChild, 15,
/*118164*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118167*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*118168*/      OPC_CheckType, MVT::i32,
/*118170*/      OPC_MoveParent,
/*118171*/      OPC_MoveChild, 16,
/*118173*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118176*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*118177*/      OPC_CheckType, MVT::i32,
/*118179*/      OPC_MoveParent,
/*118180*/      OPC_MoveChild, 17,
/*118182*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118185*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*118186*/      OPC_CheckType, MVT::i32,
/*118188*/      OPC_MoveParent,
/*118189*/      OPC_MoveChild, 18,
/*118191*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118194*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*118195*/      OPC_CheckType, MVT::i32,
/*118197*/      OPC_MoveParent,
/*118198*/      OPC_CheckType, MVT::v4f32,
/*118200*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118202*/      OPC_EmitConvertToTarget, 1,
/*118204*/      OPC_EmitConvertToTarget, 2,
/*118206*/      OPC_EmitConvertToTarget, 3,
/*118208*/      OPC_EmitConvertToTarget, 4,
/*118210*/      OPC_EmitConvertToTarget, 5,
/*118212*/      OPC_EmitConvertToTarget, 6,
/*118214*/      OPC_EmitConvertToTarget, 7,
/*118216*/      OPC_EmitConvertToTarget, 8,
/*118218*/      OPC_EmitConvertToTarget, 9,
/*118220*/      OPC_EmitConvertToTarget, 10,
/*118222*/      OPC_EmitConvertToTarget, 11,
/*118224*/      OPC_EmitConvertToTarget, 12,
/*118226*/      OPC_EmitConvertToTarget, 13,
/*118228*/      OPC_EmitConvertToTarget, 14,
/*118230*/      OPC_EmitConvertToTarget, 15,
/*118232*/      OPC_EmitConvertToTarget, 16,
/*118234*/      OPC_EmitConvertToTarget, 17,
/*118236*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118260*/    /*Scope*/ 88|128,1/*216*/, /*->118478*/
/*118262*/      OPC_CheckChild0Integer, 5, 
/*118264*/      OPC_CheckChild0Type, MVT::i32,
/*118266*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118267*/      OPC_CheckChild1Type, MVT::v4f32,
/*118269*/      OPC_RecordChild2, // #1 = $srcx
/*118270*/      OPC_MoveChild2,
/*118271*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118274*/      OPC_CheckType, MVT::i32,
/*118276*/      OPC_MoveParent,
/*118277*/      OPC_RecordChild3, // #2 = $srcy
/*118278*/      OPC_MoveChild3,
/*118279*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118282*/      OPC_CheckType, MVT::i32,
/*118284*/      OPC_MoveParent,
/*118285*/      OPC_RecordChild4, // #3 = $srcz
/*118286*/      OPC_MoveChild4,
/*118287*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118290*/      OPC_CheckType, MVT::i32,
/*118292*/      OPC_MoveParent,
/*118293*/      OPC_RecordChild5, // #4 = $srcw
/*118294*/      OPC_MoveChild5,
/*118295*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118298*/      OPC_CheckType, MVT::i32,
/*118300*/      OPC_MoveParent,
/*118301*/      OPC_RecordChild6, // #5 = $offsetx
/*118302*/      OPC_MoveChild6,
/*118303*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118306*/      OPC_CheckType, MVT::i32,
/*118308*/      OPC_MoveParent,
/*118309*/      OPC_RecordChild7, // #6 = $offsety
/*118310*/      OPC_MoveChild7,
/*118311*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118314*/      OPC_CheckType, MVT::i32,
/*118316*/      OPC_MoveParent,
/*118317*/      OPC_MoveChild, 8,
/*118319*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118322*/      OPC_RecordNode, // #7 = $offsetz
/*118323*/      OPC_CheckType, MVT::i32,
/*118325*/      OPC_MoveParent,
/*118326*/      OPC_MoveChild, 9,
/*118328*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118331*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118332*/      OPC_CheckType, MVT::i32,
/*118334*/      OPC_MoveParent,
/*118335*/      OPC_MoveChild, 10,
/*118337*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118340*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118341*/      OPC_CheckType, MVT::i32,
/*118343*/      OPC_MoveParent,
/*118344*/      OPC_MoveChild, 11,
/*118346*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118349*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*118350*/      OPC_CheckType, MVT::i32,
/*118352*/      OPC_MoveParent,
/*118353*/      OPC_MoveChild, 12,
/*118355*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118358*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*118359*/      OPC_CheckType, MVT::i32,
/*118361*/      OPC_MoveParent,
/*118362*/      OPC_MoveChild, 13,
/*118364*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118367*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*118368*/      OPC_CheckType, MVT::i32,
/*118370*/      OPC_MoveParent,
/*118371*/      OPC_MoveChild, 14,
/*118373*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118376*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*118377*/      OPC_CheckType, MVT::i32,
/*118379*/      OPC_MoveParent,
/*118380*/      OPC_MoveChild, 15,
/*118382*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118385*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*118386*/      OPC_CheckType, MVT::i32,
/*118388*/      OPC_MoveParent,
/*118389*/      OPC_MoveChild, 16,
/*118391*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118394*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*118395*/      OPC_CheckType, MVT::i32,
/*118397*/      OPC_MoveParent,
/*118398*/      OPC_MoveChild, 17,
/*118400*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118403*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*118404*/      OPC_CheckType, MVT::i32,
/*118406*/      OPC_MoveParent,
/*118407*/      OPC_MoveChild, 18,
/*118409*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118412*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*118413*/      OPC_CheckType, MVT::i32,
/*118415*/      OPC_MoveParent,
/*118416*/      OPC_CheckType, MVT::v4f32,
/*118418*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118420*/      OPC_EmitConvertToTarget, 1,
/*118422*/      OPC_EmitConvertToTarget, 2,
/*118424*/      OPC_EmitConvertToTarget, 3,
/*118426*/      OPC_EmitConvertToTarget, 4,
/*118428*/      OPC_EmitConvertToTarget, 5,
/*118430*/      OPC_EmitConvertToTarget, 6,
/*118432*/      OPC_EmitConvertToTarget, 7,
/*118434*/      OPC_EmitConvertToTarget, 8,
/*118436*/      OPC_EmitConvertToTarget, 9,
/*118438*/      OPC_EmitConvertToTarget, 10,
/*118440*/      OPC_EmitConvertToTarget, 11,
/*118442*/      OPC_EmitConvertToTarget, 12,
/*118444*/      OPC_EmitConvertToTarget, 13,
/*118446*/      OPC_EmitConvertToTarget, 14,
/*118448*/      OPC_EmitConvertToTarget, 15,
/*118450*/      OPC_EmitConvertToTarget, 16,
/*118452*/      OPC_EmitConvertToTarget, 17,
/*118454*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118478*/    /*Scope*/ 88|128,1/*216*/, /*->118696*/
/*118480*/      OPC_CheckChild0Integer, 6, 
/*118482*/      OPC_CheckChild0Type, MVT::i32,
/*118484*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118485*/      OPC_CheckChild1Type, MVT::v4i32,
/*118487*/      OPC_RecordChild2, // #1 = $srcx
/*118488*/      OPC_MoveChild2,
/*118489*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118492*/      OPC_CheckType, MVT::i32,
/*118494*/      OPC_MoveParent,
/*118495*/      OPC_RecordChild3, // #2 = $srcy
/*118496*/      OPC_MoveChild3,
/*118497*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118500*/      OPC_CheckType, MVT::i32,
/*118502*/      OPC_MoveParent,
/*118503*/      OPC_RecordChild4, // #3 = $srcz
/*118504*/      OPC_MoveChild4,
/*118505*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118508*/      OPC_CheckType, MVT::i32,
/*118510*/      OPC_MoveParent,
/*118511*/      OPC_RecordChild5, // #4 = $srcw
/*118512*/      OPC_MoveChild5,
/*118513*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118516*/      OPC_CheckType, MVT::i32,
/*118518*/      OPC_MoveParent,
/*118519*/      OPC_RecordChild6, // #5 = $offsetx
/*118520*/      OPC_MoveChild6,
/*118521*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118524*/      OPC_CheckType, MVT::i32,
/*118526*/      OPC_MoveParent,
/*118527*/      OPC_RecordChild7, // #6 = $offsety
/*118528*/      OPC_MoveChild7,
/*118529*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118532*/      OPC_CheckType, MVT::i32,
/*118534*/      OPC_MoveParent,
/*118535*/      OPC_MoveChild, 8,
/*118537*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118540*/      OPC_RecordNode, // #7 = $offsetz
/*118541*/      OPC_CheckType, MVT::i32,
/*118543*/      OPC_MoveParent,
/*118544*/      OPC_MoveChild, 9,
/*118546*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118549*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118550*/      OPC_CheckType, MVT::i32,
/*118552*/      OPC_MoveParent,
/*118553*/      OPC_MoveChild, 10,
/*118555*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118558*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118559*/      OPC_CheckType, MVT::i32,
/*118561*/      OPC_MoveParent,
/*118562*/      OPC_MoveChild, 11,
/*118564*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118567*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*118568*/      OPC_CheckType, MVT::i32,
/*118570*/      OPC_MoveParent,
/*118571*/      OPC_MoveChild, 12,
/*118573*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118576*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*118577*/      OPC_CheckType, MVT::i32,
/*118579*/      OPC_MoveParent,
/*118580*/      OPC_MoveChild, 13,
/*118582*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118585*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*118586*/      OPC_CheckType, MVT::i32,
/*118588*/      OPC_MoveParent,
/*118589*/      OPC_MoveChild, 14,
/*118591*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118594*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*118595*/      OPC_CheckType, MVT::i32,
/*118597*/      OPC_MoveParent,
/*118598*/      OPC_MoveChild, 15,
/*118600*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118603*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*118604*/      OPC_CheckType, MVT::i32,
/*118606*/      OPC_MoveParent,
/*118607*/      OPC_MoveChild, 16,
/*118609*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118612*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*118613*/      OPC_CheckType, MVT::i32,
/*118615*/      OPC_MoveParent,
/*118616*/      OPC_MoveChild, 17,
/*118618*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118621*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*118622*/      OPC_CheckType, MVT::i32,
/*118624*/      OPC_MoveParent,
/*118625*/      OPC_MoveChild, 18,
/*118627*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118630*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*118631*/      OPC_CheckType, MVT::i32,
/*118633*/      OPC_MoveParent,
/*118634*/      OPC_CheckType, MVT::v4f32,
/*118636*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118638*/      OPC_EmitConvertToTarget, 1,
/*118640*/      OPC_EmitConvertToTarget, 2,
/*118642*/      OPC_EmitConvertToTarget, 3,
/*118644*/      OPC_EmitConvertToTarget, 4,
/*118646*/      OPC_EmitConvertToTarget, 5,
/*118648*/      OPC_EmitConvertToTarget, 6,
/*118650*/      OPC_EmitConvertToTarget, 7,
/*118652*/      OPC_EmitConvertToTarget, 8,
/*118654*/      OPC_EmitConvertToTarget, 9,
/*118656*/      OPC_EmitConvertToTarget, 10,
/*118658*/      OPC_EmitConvertToTarget, 11,
/*118660*/      OPC_EmitConvertToTarget, 12,
/*118662*/      OPC_EmitConvertToTarget, 13,
/*118664*/      OPC_EmitConvertToTarget, 14,
/*118666*/      OPC_EmitConvertToTarget, 15,
/*118668*/      OPC_EmitConvertToTarget, 16,
/*118670*/      OPC_EmitConvertToTarget, 17,
/*118672*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118696*/    /*Scope*/ 88|128,1/*216*/, /*->118914*/
/*118698*/      OPC_CheckChild0Integer, 7, 
/*118700*/      OPC_CheckChild0Type, MVT::i32,
/*118702*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118703*/      OPC_CheckChild1Type, MVT::v4i32,
/*118705*/      OPC_RecordChild2, // #1 = $srcx
/*118706*/      OPC_MoveChild2,
/*118707*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118710*/      OPC_CheckType, MVT::i32,
/*118712*/      OPC_MoveParent,
/*118713*/      OPC_RecordChild3, // #2 = $srcy
/*118714*/      OPC_MoveChild3,
/*118715*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118718*/      OPC_CheckType, MVT::i32,
/*118720*/      OPC_MoveParent,
/*118721*/      OPC_RecordChild4, // #3 = $srcz
/*118722*/      OPC_MoveChild4,
/*118723*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118726*/      OPC_CheckType, MVT::i32,
/*118728*/      OPC_MoveParent,
/*118729*/      OPC_RecordChild5, // #4 = $srcw
/*118730*/      OPC_MoveChild5,
/*118731*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118734*/      OPC_CheckType, MVT::i32,
/*118736*/      OPC_MoveParent,
/*118737*/      OPC_RecordChild6, // #5 = $offsetx
/*118738*/      OPC_MoveChild6,
/*118739*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118742*/      OPC_CheckType, MVT::i32,
/*118744*/      OPC_MoveParent,
/*118745*/      OPC_RecordChild7, // #6 = $offsety
/*118746*/      OPC_MoveChild7,
/*118747*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118750*/      OPC_CheckType, MVT::i32,
/*118752*/      OPC_MoveParent,
/*118753*/      OPC_MoveChild, 8,
/*118755*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118758*/      OPC_RecordNode, // #7 = $offsetz
/*118759*/      OPC_CheckType, MVT::i32,
/*118761*/      OPC_MoveParent,
/*118762*/      OPC_MoveChild, 9,
/*118764*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118767*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118768*/      OPC_CheckType, MVT::i32,
/*118770*/      OPC_MoveParent,
/*118771*/      OPC_MoveChild, 10,
/*118773*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118776*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118777*/      OPC_CheckType, MVT::i32,
/*118779*/      OPC_MoveParent,
/*118780*/      OPC_MoveChild, 11,
/*118782*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118785*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*118786*/      OPC_CheckType, MVT::i32,
/*118788*/      OPC_MoveParent,
/*118789*/      OPC_MoveChild, 12,
/*118791*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118794*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*118795*/      OPC_CheckType, MVT::i32,
/*118797*/      OPC_MoveParent,
/*118798*/      OPC_MoveChild, 13,
/*118800*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118803*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*118804*/      OPC_CheckType, MVT::i32,
/*118806*/      OPC_MoveParent,
/*118807*/      OPC_MoveChild, 14,
/*118809*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118812*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*118813*/      OPC_CheckType, MVT::i32,
/*118815*/      OPC_MoveParent,
/*118816*/      OPC_MoveChild, 15,
/*118818*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118821*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*118822*/      OPC_CheckType, MVT::i32,
/*118824*/      OPC_MoveParent,
/*118825*/      OPC_MoveChild, 16,
/*118827*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118830*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*118831*/      OPC_CheckType, MVT::i32,
/*118833*/      OPC_MoveParent,
/*118834*/      OPC_MoveChild, 17,
/*118836*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118839*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*118840*/      OPC_CheckType, MVT::i32,
/*118842*/      OPC_MoveParent,
/*118843*/      OPC_MoveChild, 18,
/*118845*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118848*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*118849*/      OPC_CheckType, MVT::i32,
/*118851*/      OPC_MoveParent,
/*118852*/      OPC_CheckType, MVT::v4f32,
/*118854*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*118856*/      OPC_EmitConvertToTarget, 1,
/*118858*/      OPC_EmitConvertToTarget, 2,
/*118860*/      OPC_EmitConvertToTarget, 3,
/*118862*/      OPC_EmitConvertToTarget, 4,
/*118864*/      OPC_EmitConvertToTarget, 5,
/*118866*/      OPC_EmitConvertToTarget, 6,
/*118868*/      OPC_EmitConvertToTarget, 7,
/*118870*/      OPC_EmitConvertToTarget, 8,
/*118872*/      OPC_EmitConvertToTarget, 9,
/*118874*/      OPC_EmitConvertToTarget, 10,
/*118876*/      OPC_EmitConvertToTarget, 11,
/*118878*/      OPC_EmitConvertToTarget, 12,
/*118880*/      OPC_EmitConvertToTarget, 13,
/*118882*/      OPC_EmitConvertToTarget, 14,
/*118884*/      OPC_EmitConvertToTarget, 15,
/*118886*/      OPC_EmitConvertToTarget, 16,
/*118888*/      OPC_EmitConvertToTarget, 17,
/*118890*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*118914*/    /*Scope*/ 88|128,1/*216*/, /*->119132*/
/*118916*/      OPC_CheckChild0Integer, 8, 
/*118918*/      OPC_CheckChild0Type, MVT::i32,
/*118920*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*118921*/      OPC_CheckChild1Type, MVT::v4f32,
/*118923*/      OPC_RecordChild2, // #1 = $srcx
/*118924*/      OPC_MoveChild2,
/*118925*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118928*/      OPC_CheckType, MVT::i32,
/*118930*/      OPC_MoveParent,
/*118931*/      OPC_RecordChild3, // #2 = $srcy
/*118932*/      OPC_MoveChild3,
/*118933*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118936*/      OPC_CheckType, MVT::i32,
/*118938*/      OPC_MoveParent,
/*118939*/      OPC_RecordChild4, // #3 = $srcz
/*118940*/      OPC_MoveChild4,
/*118941*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118944*/      OPC_CheckType, MVT::i32,
/*118946*/      OPC_MoveParent,
/*118947*/      OPC_RecordChild5, // #4 = $srcw
/*118948*/      OPC_MoveChild5,
/*118949*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118952*/      OPC_CheckType, MVT::i32,
/*118954*/      OPC_MoveParent,
/*118955*/      OPC_RecordChild6, // #5 = $offsetx
/*118956*/      OPC_MoveChild6,
/*118957*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118960*/      OPC_CheckType, MVT::i32,
/*118962*/      OPC_MoveParent,
/*118963*/      OPC_RecordChild7, // #6 = $offsety
/*118964*/      OPC_MoveChild7,
/*118965*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118968*/      OPC_CheckType, MVT::i32,
/*118970*/      OPC_MoveParent,
/*118971*/      OPC_MoveChild, 8,
/*118973*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118976*/      OPC_RecordNode, // #7 = $offsetz
/*118977*/      OPC_CheckType, MVT::i32,
/*118979*/      OPC_MoveParent,
/*118980*/      OPC_MoveChild, 9,
/*118982*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118985*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*118986*/      OPC_CheckType, MVT::i32,
/*118988*/      OPC_MoveParent,
/*118989*/      OPC_MoveChild, 10,
/*118991*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*118994*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*118995*/      OPC_CheckType, MVT::i32,
/*118997*/      OPC_MoveParent,
/*118998*/      OPC_MoveChild, 11,
/*119000*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119003*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*119004*/      OPC_CheckType, MVT::i32,
/*119006*/      OPC_MoveParent,
/*119007*/      OPC_MoveChild, 12,
/*119009*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119012*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*119013*/      OPC_CheckType, MVT::i32,
/*119015*/      OPC_MoveParent,
/*119016*/      OPC_MoveChild, 13,
/*119018*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119021*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*119022*/      OPC_CheckType, MVT::i32,
/*119024*/      OPC_MoveParent,
/*119025*/      OPC_MoveChild, 14,
/*119027*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119030*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*119031*/      OPC_CheckType, MVT::i32,
/*119033*/      OPC_MoveParent,
/*119034*/      OPC_MoveChild, 15,
/*119036*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119039*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*119040*/      OPC_CheckType, MVT::i32,
/*119042*/      OPC_MoveParent,
/*119043*/      OPC_MoveChild, 16,
/*119045*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119048*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*119049*/      OPC_CheckType, MVT::i32,
/*119051*/      OPC_MoveParent,
/*119052*/      OPC_MoveChild, 17,
/*119054*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119057*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*119058*/      OPC_CheckType, MVT::i32,
/*119060*/      OPC_MoveParent,
/*119061*/      OPC_MoveChild, 18,
/*119063*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119066*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*119067*/      OPC_CheckType, MVT::i32,
/*119069*/      OPC_MoveParent,
/*119070*/      OPC_CheckType, MVT::v4f32,
/*119072*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119074*/      OPC_EmitConvertToTarget, 1,
/*119076*/      OPC_EmitConvertToTarget, 2,
/*119078*/      OPC_EmitConvertToTarget, 3,
/*119080*/      OPC_EmitConvertToTarget, 4,
/*119082*/      OPC_EmitConvertToTarget, 5,
/*119084*/      OPC_EmitConvertToTarget, 6,
/*119086*/      OPC_EmitConvertToTarget, 7,
/*119088*/      OPC_EmitConvertToTarget, 8,
/*119090*/      OPC_EmitConvertToTarget, 9,
/*119092*/      OPC_EmitConvertToTarget, 10,
/*119094*/      OPC_EmitConvertToTarget, 11,
/*119096*/      OPC_EmitConvertToTarget, 12,
/*119098*/      OPC_EmitConvertToTarget, 13,
/*119100*/      OPC_EmitConvertToTarget, 14,
/*119102*/      OPC_EmitConvertToTarget, 15,
/*119104*/      OPC_EmitConvertToTarget, 16,
/*119106*/      OPC_EmitConvertToTarget, 17,
/*119108*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*119132*/    /*Scope*/ 88|128,1/*216*/, /*->119350*/
/*119134*/      OPC_CheckChild0Integer, 9, 
/*119136*/      OPC_CheckChild0Type, MVT::i32,
/*119138*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*119139*/      OPC_CheckChild1Type, MVT::v4f32,
/*119141*/      OPC_RecordChild2, // #1 = $srcx
/*119142*/      OPC_MoveChild2,
/*119143*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119146*/      OPC_CheckType, MVT::i32,
/*119148*/      OPC_MoveParent,
/*119149*/      OPC_RecordChild3, // #2 = $srcy
/*119150*/      OPC_MoveChild3,
/*119151*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119154*/      OPC_CheckType, MVT::i32,
/*119156*/      OPC_MoveParent,
/*119157*/      OPC_RecordChild4, // #3 = $srcz
/*119158*/      OPC_MoveChild4,
/*119159*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119162*/      OPC_CheckType, MVT::i32,
/*119164*/      OPC_MoveParent,
/*119165*/      OPC_RecordChild5, // #4 = $srcw
/*119166*/      OPC_MoveChild5,
/*119167*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119170*/      OPC_CheckType, MVT::i32,
/*119172*/      OPC_MoveParent,
/*119173*/      OPC_RecordChild6, // #5 = $offsetx
/*119174*/      OPC_MoveChild6,
/*119175*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119178*/      OPC_CheckType, MVT::i32,
/*119180*/      OPC_MoveParent,
/*119181*/      OPC_RecordChild7, // #6 = $offsety
/*119182*/      OPC_MoveChild7,
/*119183*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119186*/      OPC_CheckType, MVT::i32,
/*119188*/      OPC_MoveParent,
/*119189*/      OPC_MoveChild, 8,
/*119191*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119194*/      OPC_RecordNode, // #7 = $offsetz
/*119195*/      OPC_CheckType, MVT::i32,
/*119197*/      OPC_MoveParent,
/*119198*/      OPC_MoveChild, 9,
/*119200*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119203*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*119204*/      OPC_CheckType, MVT::i32,
/*119206*/      OPC_MoveParent,
/*119207*/      OPC_MoveChild, 10,
/*119209*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119212*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*119213*/      OPC_CheckType, MVT::i32,
/*119215*/      OPC_MoveParent,
/*119216*/      OPC_MoveChild, 11,
/*119218*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119221*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*119222*/      OPC_CheckType, MVT::i32,
/*119224*/      OPC_MoveParent,
/*119225*/      OPC_MoveChild, 12,
/*119227*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119230*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*119231*/      OPC_CheckType, MVT::i32,
/*119233*/      OPC_MoveParent,
/*119234*/      OPC_MoveChild, 13,
/*119236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119239*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*119240*/      OPC_CheckType, MVT::i32,
/*119242*/      OPC_MoveParent,
/*119243*/      OPC_MoveChild, 14,
/*119245*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119248*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*119249*/      OPC_CheckType, MVT::i32,
/*119251*/      OPC_MoveParent,
/*119252*/      OPC_MoveChild, 15,
/*119254*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119257*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*119258*/      OPC_CheckType, MVT::i32,
/*119260*/      OPC_MoveParent,
/*119261*/      OPC_MoveChild, 16,
/*119263*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119266*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*119267*/      OPC_CheckType, MVT::i32,
/*119269*/      OPC_MoveParent,
/*119270*/      OPC_MoveChild, 17,
/*119272*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119275*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*119276*/      OPC_CheckType, MVT::i32,
/*119278*/      OPC_MoveParent,
/*119279*/      OPC_MoveChild, 18,
/*119281*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119284*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*119285*/      OPC_CheckType, MVT::i32,
/*119287*/      OPC_MoveParent,
/*119288*/      OPC_CheckType, MVT::v4f32,
/*119290*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119292*/      OPC_EmitConvertToTarget, 1,
/*119294*/      OPC_EmitConvertToTarget, 2,
/*119296*/      OPC_EmitConvertToTarget, 3,
/*119298*/      OPC_EmitConvertToTarget, 4,
/*119300*/      OPC_EmitConvertToTarget, 5,
/*119302*/      OPC_EmitConvertToTarget, 6,
/*119304*/      OPC_EmitConvertToTarget, 7,
/*119306*/      OPC_EmitConvertToTarget, 8,
/*119308*/      OPC_EmitConvertToTarget, 9,
/*119310*/      OPC_EmitConvertToTarget, 10,
/*119312*/      OPC_EmitConvertToTarget, 11,
/*119314*/      OPC_EmitConvertToTarget, 12,
/*119316*/      OPC_EmitConvertToTarget, 13,
/*119318*/      OPC_EmitConvertToTarget, 14,
/*119320*/      OPC_EmitConvertToTarget, 15,
/*119322*/      OPC_EmitConvertToTarget, 16,
/*119324*/      OPC_EmitConvertToTarget, 17,
/*119326*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*119350*/    /*Scope*/ 88|128,1/*216*/, /*->119568*/
/*119352*/      OPC_CheckChild0Integer, 10, 
/*119354*/      OPC_CheckChild0Type, MVT::i32,
/*119356*/      OPC_RecordChild1, // #0 = $SRC_GPR
/*119357*/      OPC_CheckChild1Type, MVT::v4i32,
/*119359*/      OPC_RecordChild2, // #1 = $srcx
/*119360*/      OPC_MoveChild2,
/*119361*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119364*/      OPC_CheckType, MVT::i32,
/*119366*/      OPC_MoveParent,
/*119367*/      OPC_RecordChild3, // #2 = $srcy
/*119368*/      OPC_MoveChild3,
/*119369*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119372*/      OPC_CheckType, MVT::i32,
/*119374*/      OPC_MoveParent,
/*119375*/      OPC_RecordChild4, // #3 = $srcz
/*119376*/      OPC_MoveChild4,
/*119377*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119380*/      OPC_CheckType, MVT::i32,
/*119382*/      OPC_MoveParent,
/*119383*/      OPC_RecordChild5, // #4 = $srcw
/*119384*/      OPC_MoveChild5,
/*119385*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119388*/      OPC_CheckType, MVT::i32,
/*119390*/      OPC_MoveParent,
/*119391*/      OPC_RecordChild6, // #5 = $offsetx
/*119392*/      OPC_MoveChild6,
/*119393*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119396*/      OPC_CheckType, MVT::i32,
/*119398*/      OPC_MoveParent,
/*119399*/      OPC_RecordChild7, // #6 = $offsety
/*119400*/      OPC_MoveChild7,
/*119401*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119404*/      OPC_CheckType, MVT::i32,
/*119406*/      OPC_MoveParent,
/*119407*/      OPC_MoveChild, 8,
/*119409*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119412*/      OPC_RecordNode, // #7 = $offsetz
/*119413*/      OPC_CheckType, MVT::i32,
/*119415*/      OPC_MoveParent,
/*119416*/      OPC_MoveChild, 9,
/*119418*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119421*/      OPC_RecordNode, // #8 = $DST_SEL_X
/*119422*/      OPC_CheckType, MVT::i32,
/*119424*/      OPC_MoveParent,
/*119425*/      OPC_MoveChild, 10,
/*119427*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119430*/      OPC_RecordNode, // #9 = $DST_SEL_Y
/*119431*/      OPC_CheckType, MVT::i32,
/*119433*/      OPC_MoveParent,
/*119434*/      OPC_MoveChild, 11,
/*119436*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119439*/      OPC_RecordNode, // #10 = $DST_SEL_Z
/*119440*/      OPC_CheckType, MVT::i32,
/*119442*/      OPC_MoveParent,
/*119443*/      OPC_MoveChild, 12,
/*119445*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119448*/      OPC_RecordNode, // #11 = $DST_SEL_W
/*119449*/      OPC_CheckType, MVT::i32,
/*119451*/      OPC_MoveParent,
/*119452*/      OPC_MoveChild, 13,
/*119454*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119457*/      OPC_RecordNode, // #12 = $RESOURCE_ID
/*119458*/      OPC_CheckType, MVT::i32,
/*119460*/      OPC_MoveParent,
/*119461*/      OPC_MoveChild, 14,
/*119463*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119466*/      OPC_RecordNode, // #13 = $SAMPLER_ID
/*119467*/      OPC_CheckType, MVT::i32,
/*119469*/      OPC_MoveParent,
/*119470*/      OPC_MoveChild, 15,
/*119472*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119475*/      OPC_RecordNode, // #14 = $COORD_TYPE_X
/*119476*/      OPC_CheckType, MVT::i32,
/*119478*/      OPC_MoveParent,
/*119479*/      OPC_MoveChild, 16,
/*119481*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119484*/      OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*119485*/      OPC_CheckType, MVT::i32,
/*119487*/      OPC_MoveParent,
/*119488*/      OPC_MoveChild, 17,
/*119490*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119493*/      OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*119494*/      OPC_CheckType, MVT::i32,
/*119496*/      OPC_MoveParent,
/*119497*/      OPC_MoveChild, 18,
/*119499*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119502*/      OPC_RecordNode, // #17 = $COORD_TYPE_W
/*119503*/      OPC_CheckType, MVT::i32,
/*119505*/      OPC_MoveParent,
/*119506*/      OPC_CheckType, MVT::v4f32,
/*119508*/      OPC_CheckPatternPredicate, 5, // (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS)
/*119510*/      OPC_EmitConvertToTarget, 1,
/*119512*/      OPC_EmitConvertToTarget, 2,
/*119514*/      OPC_EmitConvertToTarget, 3,
/*119516*/      OPC_EmitConvertToTarget, 4,
/*119518*/      OPC_EmitConvertToTarget, 5,
/*119520*/      OPC_EmitConvertToTarget, 6,
/*119522*/      OPC_EmitConvertToTarget, 7,
/*119524*/      OPC_EmitConvertToTarget, 8,
/*119526*/      OPC_EmitConvertToTarget, 9,
/*119528*/      OPC_EmitConvertToTarget, 10,
/*119530*/      OPC_EmitConvertToTarget, 11,
/*119532*/      OPC_EmitConvertToTarget, 12,
/*119534*/      OPC_EmitConvertToTarget, 13,
/*119536*/      OPC_EmitConvertToTarget, 14,
/*119538*/      OPC_EmitConvertToTarget, 15,
/*119540*/      OPC_EmitConvertToTarget, 16,
/*119542*/      OPC_EmitConvertToTarget, 17,
/*119544*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*119568*/    0, /*End of Scope*/
/*119569*/  /*SwitchOpcode*/ 98|128,7/*994*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->120567
/*119573*/    OPC_RecordChild0, // #0 = $addr
/*119574*/    OPC_Scope, 105|128,1/*233*/, /*->119810*/ // 5 children in Scope
/*119577*/      OPC_CheckChild0Type, MVT::v2i32,
/*119579*/      OPC_RecordChild1, // #1 = $rsrc
/*119580*/      OPC_RecordChild2, // #2 = $sampler
/*119581*/      OPC_MoveChild3,
/*119582*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119585*/      OPC_Scope, 44, /*->119631*/ // 5 children in Scope
/*119587*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*119589*/        OPC_MoveParent,
/*119590*/        OPC_EmitInteger, MVT::i16, 15, 
/*119593*/        OPC_EmitInteger, MVT::i1, 1, 
/*119596*/        OPC_EmitInteger, MVT::i1, 0, 
/*119599*/        OPC_EmitInteger, MVT::i1, 0, 
/*119602*/        OPC_EmitInteger, MVT::i1, 0, 
/*119605*/        OPC_EmitInteger, MVT::i1, 0, 
/*119608*/        OPC_EmitInteger, MVT::i1, 0, 
/*119611*/        OPC_EmitInteger, MVT::i1, 0, 
/*119614*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*119631*/      /*Scope*/ 44, /*->119676*/
/*119632*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*119634*/        OPC_MoveParent,
/*119635*/        OPC_EmitInteger, MVT::i16, 15, 
/*119638*/        OPC_EmitInteger, MVT::i1, 0, 
/*119641*/        OPC_EmitInteger, MVT::i1, 0, 
/*119644*/        OPC_EmitInteger, MVT::i1, 0, 
/*119647*/        OPC_EmitInteger, MVT::i1, 0, 
/*119650*/        OPC_EmitInteger, MVT::i1, 0, 
/*119653*/        OPC_EmitInteger, MVT::i1, 0, 
/*119656*/        OPC_EmitInteger, MVT::i1, 1, 
/*119659*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*119676*/      /*Scope*/ 44, /*->119721*/
/*119677*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*119679*/        OPC_MoveParent,
/*119680*/        OPC_EmitInteger, MVT::i16, 15, 
/*119683*/        OPC_EmitInteger, MVT::i1, 0, 
/*119686*/        OPC_EmitInteger, MVT::i1, 0, 
/*119689*/        OPC_EmitInteger, MVT::i1, 0, 
/*119692*/        OPC_EmitInteger, MVT::i1, 0, 
/*119695*/        OPC_EmitInteger, MVT::i1, 0, 
/*119698*/        OPC_EmitInteger, MVT::i1, 0, 
/*119701*/        OPC_EmitInteger, MVT::i1, 0, 
/*119704*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*119721*/      /*Scope*/ 44, /*->119766*/
/*119722*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*119724*/        OPC_MoveParent,
/*119725*/        OPC_EmitInteger, MVT::i16, 15, 
/*119728*/        OPC_EmitInteger, MVT::i1, 0, 
/*119731*/        OPC_EmitInteger, MVT::i1, 0, 
/*119734*/        OPC_EmitInteger, MVT::i1, 0, 
/*119737*/        OPC_EmitInteger, MVT::i1, 0, 
/*119740*/        OPC_EmitInteger, MVT::i1, 0, 
/*119743*/        OPC_EmitInteger, MVT::i1, 0, 
/*119746*/        OPC_EmitInteger, MVT::i1, 1, 
/*119749*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*119766*/      /*Scope*/ 42, /*->119809*/
/*119767*/        OPC_MoveParent,
/*119768*/        OPC_EmitInteger, MVT::i16, 15, 
/*119771*/        OPC_EmitInteger, MVT::i1, 0, 
/*119774*/        OPC_EmitInteger, MVT::i1, 0, 
/*119777*/        OPC_EmitInteger, MVT::i1, 0, 
/*119780*/        OPC_EmitInteger, MVT::i1, 0, 
/*119783*/        OPC_EmitInteger, MVT::i1, 0, 
/*119786*/        OPC_EmitInteger, MVT::i1, 0, 
/*119789*/        OPC_EmitInteger, MVT::i1, 0, 
/*119792*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*119809*/      0, /*End of Scope*/
/*119810*/    /*Scope*/ 105|128,1/*233*/, /*->120045*/
/*119812*/      OPC_CheckChild0Type, MVT::v4i32,
/*119814*/      OPC_RecordChild1, // #1 = $rsrc
/*119815*/      OPC_RecordChild2, // #2 = $sampler
/*119816*/      OPC_MoveChild3,
/*119817*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*119820*/      OPC_Scope, 44, /*->119866*/ // 5 children in Scope
/*119822*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*119824*/        OPC_MoveParent,
/*119825*/        OPC_EmitInteger, MVT::i16, 15, 
/*119828*/        OPC_EmitInteger, MVT::i1, 1, 
/*119831*/        OPC_EmitInteger, MVT::i1, 0, 
/*119834*/        OPC_EmitInteger, MVT::i1, 0, 
/*119837*/        OPC_EmitInteger, MVT::i1, 0, 
/*119840*/        OPC_EmitInteger, MVT::i1, 0, 
/*119843*/        OPC_EmitInteger, MVT::i1, 0, 
/*119846*/        OPC_EmitInteger, MVT::i1, 0, 
/*119849*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*119866*/      /*Scope*/ 44, /*->119911*/
/*119867*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*119869*/        OPC_MoveParent,
/*119870*/        OPC_EmitInteger, MVT::i16, 15, 
/*119873*/        OPC_EmitInteger, MVT::i1, 0, 
/*119876*/        OPC_EmitInteger, MVT::i1, 0, 
/*119879*/        OPC_EmitInteger, MVT::i1, 0, 
/*119882*/        OPC_EmitInteger, MVT::i1, 0, 
/*119885*/        OPC_EmitInteger, MVT::i1, 0, 
/*119888*/        OPC_EmitInteger, MVT::i1, 0, 
/*119891*/        OPC_EmitInteger, MVT::i1, 1, 
/*119894*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*119911*/      /*Scope*/ 44, /*->119956*/
/*119912*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*119914*/        OPC_MoveParent,
/*119915*/        OPC_EmitInteger, MVT::i16, 15, 
/*119918*/        OPC_EmitInteger, MVT::i1, 0, 
/*119921*/        OPC_EmitInteger, MVT::i1, 0, 
/*119924*/        OPC_EmitInteger, MVT::i1, 0, 
/*119927*/        OPC_EmitInteger, MVT::i1, 0, 
/*119930*/        OPC_EmitInteger, MVT::i1, 0, 
/*119933*/        OPC_EmitInteger, MVT::i1, 0, 
/*119936*/        OPC_EmitInteger, MVT::i1, 0, 
/*119939*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*119956*/      /*Scope*/ 44, /*->120001*/
/*119957*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*119959*/        OPC_MoveParent,
/*119960*/        OPC_EmitInteger, MVT::i16, 15, 
/*119963*/        OPC_EmitInteger, MVT::i1, 0, 
/*119966*/        OPC_EmitInteger, MVT::i1, 0, 
/*119969*/        OPC_EmitInteger, MVT::i1, 0, 
/*119972*/        OPC_EmitInteger, MVT::i1, 0, 
/*119975*/        OPC_EmitInteger, MVT::i1, 0, 
/*119978*/        OPC_EmitInteger, MVT::i1, 0, 
/*119981*/        OPC_EmitInteger, MVT::i1, 1, 
/*119984*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120001*/      /*Scope*/ 42, /*->120044*/
/*120002*/        OPC_MoveParent,
/*120003*/        OPC_EmitInteger, MVT::i16, 15, 
/*120006*/        OPC_EmitInteger, MVT::i1, 0, 
/*120009*/        OPC_EmitInteger, MVT::i1, 0, 
/*120012*/        OPC_EmitInteger, MVT::i1, 0, 
/*120015*/        OPC_EmitInteger, MVT::i1, 0, 
/*120018*/        OPC_EmitInteger, MVT::i1, 0, 
/*120021*/        OPC_EmitInteger, MVT::i1, 0, 
/*120024*/        OPC_EmitInteger, MVT::i1, 0, 
/*120027*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120044*/      0, /*End of Scope*/
/*120045*/    /*Scope*/ 105|128,1/*233*/, /*->120280*/
/*120047*/      OPC_CheckChild0Type, MVT::v8i32,
/*120049*/      OPC_RecordChild1, // #1 = $rsrc
/*120050*/      OPC_RecordChild2, // #2 = $sampler
/*120051*/      OPC_MoveChild3,
/*120052*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120055*/      OPC_Scope, 44, /*->120101*/ // 5 children in Scope
/*120057*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*120059*/        OPC_MoveParent,
/*120060*/        OPC_EmitInteger, MVT::i16, 15, 
/*120063*/        OPC_EmitInteger, MVT::i1, 1, 
/*120066*/        OPC_EmitInteger, MVT::i1, 0, 
/*120069*/        OPC_EmitInteger, MVT::i1, 0, 
/*120072*/        OPC_EmitInteger, MVT::i1, 0, 
/*120075*/        OPC_EmitInteger, MVT::i1, 0, 
/*120078*/        OPC_EmitInteger, MVT::i1, 0, 
/*120081*/        OPC_EmitInteger, MVT::i1, 0, 
/*120084*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120101*/      /*Scope*/ 44, /*->120146*/
/*120102*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*120104*/        OPC_MoveParent,
/*120105*/        OPC_EmitInteger, MVT::i16, 15, 
/*120108*/        OPC_EmitInteger, MVT::i1, 0, 
/*120111*/        OPC_EmitInteger, MVT::i1, 0, 
/*120114*/        OPC_EmitInteger, MVT::i1, 0, 
/*120117*/        OPC_EmitInteger, MVT::i1, 0, 
/*120120*/        OPC_EmitInteger, MVT::i1, 0, 
/*120123*/        OPC_EmitInteger, MVT::i1, 0, 
/*120126*/        OPC_EmitInteger, MVT::i1, 1, 
/*120129*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120146*/      /*Scope*/ 44, /*->120191*/
/*120147*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*120149*/        OPC_MoveParent,
/*120150*/        OPC_EmitInteger, MVT::i16, 15, 
/*120153*/        OPC_EmitInteger, MVT::i1, 0, 
/*120156*/        OPC_EmitInteger, MVT::i1, 0, 
/*120159*/        OPC_EmitInteger, MVT::i1, 0, 
/*120162*/        OPC_EmitInteger, MVT::i1, 0, 
/*120165*/        OPC_EmitInteger, MVT::i1, 0, 
/*120168*/        OPC_EmitInteger, MVT::i1, 0, 
/*120171*/        OPC_EmitInteger, MVT::i1, 0, 
/*120174*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120191*/      /*Scope*/ 44, /*->120236*/
/*120192*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*120194*/        OPC_MoveParent,
/*120195*/        OPC_EmitInteger, MVT::i16, 15, 
/*120198*/        OPC_EmitInteger, MVT::i1, 0, 
/*120201*/        OPC_EmitInteger, MVT::i1, 0, 
/*120204*/        OPC_EmitInteger, MVT::i1, 0, 
/*120207*/        OPC_EmitInteger, MVT::i1, 0, 
/*120210*/        OPC_EmitInteger, MVT::i1, 0, 
/*120213*/        OPC_EmitInteger, MVT::i1, 0, 
/*120216*/        OPC_EmitInteger, MVT::i1, 1, 
/*120219*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120236*/      /*Scope*/ 42, /*->120279*/
/*120237*/        OPC_MoveParent,
/*120238*/        OPC_EmitInteger, MVT::i16, 15, 
/*120241*/        OPC_EmitInteger, MVT::i1, 0, 
/*120244*/        OPC_EmitInteger, MVT::i1, 0, 
/*120247*/        OPC_EmitInteger, MVT::i1, 0, 
/*120250*/        OPC_EmitInteger, MVT::i1, 0, 
/*120253*/        OPC_EmitInteger, MVT::i1, 0, 
/*120256*/        OPC_EmitInteger, MVT::i1, 0, 
/*120259*/        OPC_EmitInteger, MVT::i1, 0, 
/*120262*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120279*/      0, /*End of Scope*/
/*120280*/    /*Scope*/ 105|128,1/*233*/, /*->120515*/
/*120282*/      OPC_CheckChild0Type, MVT::v16i32,
/*120284*/      OPC_RecordChild1, // #1 = $rsrc
/*120285*/      OPC_RecordChild2, // #2 = $sampler
/*120286*/      OPC_MoveChild3,
/*120287*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120290*/      OPC_Scope, 44, /*->120336*/ // 5 children in Scope
/*120292*/        OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*120294*/        OPC_MoveParent,
/*120295*/        OPC_EmitInteger, MVT::i16, 15, 
/*120298*/        OPC_EmitInteger, MVT::i1, 1, 
/*120301*/        OPC_EmitInteger, MVT::i1, 0, 
/*120304*/        OPC_EmitInteger, MVT::i1, 0, 
/*120307*/        OPC_EmitInteger, MVT::i1, 0, 
/*120310*/        OPC_EmitInteger, MVT::i1, 0, 
/*120313*/        OPC_EmitInteger, MVT::i1, 0, 
/*120316*/        OPC_EmitInteger, MVT::i1, 0, 
/*120319*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120336*/      /*Scope*/ 44, /*->120381*/
/*120337*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*120339*/        OPC_MoveParent,
/*120340*/        OPC_EmitInteger, MVT::i16, 15, 
/*120343*/        OPC_EmitInteger, MVT::i1, 0, 
/*120346*/        OPC_EmitInteger, MVT::i1, 0, 
/*120349*/        OPC_EmitInteger, MVT::i1, 0, 
/*120352*/        OPC_EmitInteger, MVT::i1, 0, 
/*120355*/        OPC_EmitInteger, MVT::i1, 0, 
/*120358*/        OPC_EmitInteger, MVT::i1, 0, 
/*120361*/        OPC_EmitInteger, MVT::i1, 1, 
/*120364*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120381*/      /*Scope*/ 44, /*->120426*/
/*120382*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*120384*/        OPC_MoveParent,
/*120385*/        OPC_EmitInteger, MVT::i16, 15, 
/*120388*/        OPC_EmitInteger, MVT::i1, 0, 
/*120391*/        OPC_EmitInteger, MVT::i1, 0, 
/*120394*/        OPC_EmitInteger, MVT::i1, 0, 
/*120397*/        OPC_EmitInteger, MVT::i1, 0, 
/*120400*/        OPC_EmitInteger, MVT::i1, 0, 
/*120403*/        OPC_EmitInteger, MVT::i1, 0, 
/*120406*/        OPC_EmitInteger, MVT::i1, 0, 
/*120409*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120426*/      /*Scope*/ 44, /*->120471*/
/*120427*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*120429*/        OPC_MoveParent,
/*120430*/        OPC_EmitInteger, MVT::i16, 15, 
/*120433*/        OPC_EmitInteger, MVT::i1, 0, 
/*120436*/        OPC_EmitInteger, MVT::i1, 0, 
/*120439*/        OPC_EmitInteger, MVT::i1, 0, 
/*120442*/        OPC_EmitInteger, MVT::i1, 0, 
/*120445*/        OPC_EmitInteger, MVT::i1, 0, 
/*120448*/        OPC_EmitInteger, MVT::i1, 0, 
/*120451*/        OPC_EmitInteger, MVT::i1, 1, 
/*120454*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120471*/      /*Scope*/ 42, /*->120514*/
/*120472*/        OPC_MoveParent,
/*120473*/        OPC_EmitInteger, MVT::i16, 15, 
/*120476*/        OPC_EmitInteger, MVT::i1, 0, 
/*120479*/        OPC_EmitInteger, MVT::i1, 0, 
/*120482*/        OPC_EmitInteger, MVT::i1, 0, 
/*120485*/        OPC_EmitInteger, MVT::i1, 0, 
/*120488*/        OPC_EmitInteger, MVT::i1, 0, 
/*120491*/        OPC_EmitInteger, MVT::i1, 0, 
/*120494*/        OPC_EmitInteger, MVT::i1, 0, 
/*120497*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120514*/      0, /*End of Scope*/
/*120515*/    /*Scope*/ 50, /*->120566*/
/*120516*/      OPC_CheckChild0Type, MVT::i32,
/*120518*/      OPC_RecordChild1, // #1 = $rsrc
/*120519*/      OPC_RecordChild2, // #2 = $sampler
/*120520*/      OPC_MoveChild3,
/*120521*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120524*/      OPC_MoveParent,
/*120525*/      OPC_EmitInteger, MVT::i16, 15, 
/*120528*/      OPC_EmitInteger, MVT::i1, 0, 
/*120531*/      OPC_EmitInteger, MVT::i1, 0, 
/*120534*/      OPC_EmitInteger, MVT::i1, 0, 
/*120537*/      OPC_EmitInteger, MVT::i1, 0, 
/*120540*/      OPC_EmitInteger, MVT::i1, 0, 
/*120543*/      OPC_EmitInteger, MVT::i1, 0, 
/*120546*/      OPC_EmitInteger, MVT::i1, 0, 
/*120549*/      OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120566*/    0, /*End of Scope*/
/*120567*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->121334
/*120571*/    OPC_RecordChild0, // #0 = $addr
/*120572*/    OPC_Scope, 60|128,1/*188*/, /*->120763*/ // 4 children in Scope
/*120575*/      OPC_CheckChild0Type, MVT::v2i32,
/*120577*/      OPC_RecordChild1, // #1 = $rsrc
/*120578*/      OPC_RecordChild2, // #2 = $sampler
/*120579*/      OPC_MoveChild3,
/*120580*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120583*/      OPC_Scope, 44, /*->120629*/ // 4 children in Scope
/*120585*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*120587*/        OPC_MoveParent,
/*120588*/        OPC_EmitInteger, MVT::i16, 15, 
/*120591*/        OPC_EmitInteger, MVT::i1, 0, 
/*120594*/        OPC_EmitInteger, MVT::i1, 0, 
/*120597*/        OPC_EmitInteger, MVT::i1, 0, 
/*120600*/        OPC_EmitInteger, MVT::i1, 0, 
/*120603*/        OPC_EmitInteger, MVT::i1, 0, 
/*120606*/        OPC_EmitInteger, MVT::i1, 0, 
/*120609*/        OPC_EmitInteger, MVT::i1, 1, 
/*120612*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120629*/      /*Scope*/ 44, /*->120674*/
/*120630*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*120632*/        OPC_MoveParent,
/*120633*/        OPC_EmitInteger, MVT::i16, 15, 
/*120636*/        OPC_EmitInteger, MVT::i1, 0, 
/*120639*/        OPC_EmitInteger, MVT::i1, 0, 
/*120642*/        OPC_EmitInteger, MVT::i1, 0, 
/*120645*/        OPC_EmitInteger, MVT::i1, 0, 
/*120648*/        OPC_EmitInteger, MVT::i1, 0, 
/*120651*/        OPC_EmitInteger, MVT::i1, 0, 
/*120654*/        OPC_EmitInteger, MVT::i1, 0, 
/*120657*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120674*/      /*Scope*/ 44, /*->120719*/
/*120675*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*120677*/        OPC_MoveParent,
/*120678*/        OPC_EmitInteger, MVT::i16, 15, 
/*120681*/        OPC_EmitInteger, MVT::i1, 0, 
/*120684*/        OPC_EmitInteger, MVT::i1, 0, 
/*120687*/        OPC_EmitInteger, MVT::i1, 0, 
/*120690*/        OPC_EmitInteger, MVT::i1, 0, 
/*120693*/        OPC_EmitInteger, MVT::i1, 0, 
/*120696*/        OPC_EmitInteger, MVT::i1, 0, 
/*120699*/        OPC_EmitInteger, MVT::i1, 1, 
/*120702*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120719*/      /*Scope*/ 42, /*->120762*/
/*120720*/        OPC_MoveParent,
/*120721*/        OPC_EmitInteger, MVT::i16, 15, 
/*120724*/        OPC_EmitInteger, MVT::i1, 0, 
/*120727*/        OPC_EmitInteger, MVT::i1, 0, 
/*120730*/        OPC_EmitInteger, MVT::i1, 0, 
/*120733*/        OPC_EmitInteger, MVT::i1, 0, 
/*120736*/        OPC_EmitInteger, MVT::i1, 0, 
/*120739*/        OPC_EmitInteger, MVT::i1, 0, 
/*120742*/        OPC_EmitInteger, MVT::i1, 0, 
/*120745*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120762*/      0, /*End of Scope*/
/*120763*/    /*Scope*/ 60|128,1/*188*/, /*->120953*/
/*120765*/      OPC_CheckChild0Type, MVT::v4i32,
/*120767*/      OPC_RecordChild1, // #1 = $rsrc
/*120768*/      OPC_RecordChild2, // #2 = $sampler
/*120769*/      OPC_MoveChild3,
/*120770*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120773*/      OPC_Scope, 44, /*->120819*/ // 4 children in Scope
/*120775*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*120777*/        OPC_MoveParent,
/*120778*/        OPC_EmitInteger, MVT::i16, 15, 
/*120781*/        OPC_EmitInteger, MVT::i1, 0, 
/*120784*/        OPC_EmitInteger, MVT::i1, 0, 
/*120787*/        OPC_EmitInteger, MVT::i1, 0, 
/*120790*/        OPC_EmitInteger, MVT::i1, 0, 
/*120793*/        OPC_EmitInteger, MVT::i1, 0, 
/*120796*/        OPC_EmitInteger, MVT::i1, 0, 
/*120799*/        OPC_EmitInteger, MVT::i1, 1, 
/*120802*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120819*/      /*Scope*/ 44, /*->120864*/
/*120820*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*120822*/        OPC_MoveParent,
/*120823*/        OPC_EmitInteger, MVT::i16, 15, 
/*120826*/        OPC_EmitInteger, MVT::i1, 0, 
/*120829*/        OPC_EmitInteger, MVT::i1, 0, 
/*120832*/        OPC_EmitInteger, MVT::i1, 0, 
/*120835*/        OPC_EmitInteger, MVT::i1, 0, 
/*120838*/        OPC_EmitInteger, MVT::i1, 0, 
/*120841*/        OPC_EmitInteger, MVT::i1, 0, 
/*120844*/        OPC_EmitInteger, MVT::i1, 0, 
/*120847*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120864*/      /*Scope*/ 44, /*->120909*/
/*120865*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*120867*/        OPC_MoveParent,
/*120868*/        OPC_EmitInteger, MVT::i16, 15, 
/*120871*/        OPC_EmitInteger, MVT::i1, 0, 
/*120874*/        OPC_EmitInteger, MVT::i1, 0, 
/*120877*/        OPC_EmitInteger, MVT::i1, 0, 
/*120880*/        OPC_EmitInteger, MVT::i1, 0, 
/*120883*/        OPC_EmitInteger, MVT::i1, 0, 
/*120886*/        OPC_EmitInteger, MVT::i1, 0, 
/*120889*/        OPC_EmitInteger, MVT::i1, 1, 
/*120892*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*120909*/      /*Scope*/ 42, /*->120952*/
/*120910*/        OPC_MoveParent,
/*120911*/        OPC_EmitInteger, MVT::i16, 15, 
/*120914*/        OPC_EmitInteger, MVT::i1, 0, 
/*120917*/        OPC_EmitInteger, MVT::i1, 0, 
/*120920*/        OPC_EmitInteger, MVT::i1, 0, 
/*120923*/        OPC_EmitInteger, MVT::i1, 0, 
/*120926*/        OPC_EmitInteger, MVT::i1, 0, 
/*120929*/        OPC_EmitInteger, MVT::i1, 0, 
/*120932*/        OPC_EmitInteger, MVT::i1, 0, 
/*120935*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*120952*/      0, /*End of Scope*/
/*120953*/    /*Scope*/ 60|128,1/*188*/, /*->121143*/
/*120955*/      OPC_CheckChild0Type, MVT::v8i32,
/*120957*/      OPC_RecordChild1, // #1 = $rsrc
/*120958*/      OPC_RecordChild2, // #2 = $sampler
/*120959*/      OPC_MoveChild3,
/*120960*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*120963*/      OPC_Scope, 44, /*->121009*/ // 4 children in Scope
/*120965*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*120967*/        OPC_MoveParent,
/*120968*/        OPC_EmitInteger, MVT::i16, 15, 
/*120971*/        OPC_EmitInteger, MVT::i1, 0, 
/*120974*/        OPC_EmitInteger, MVT::i1, 0, 
/*120977*/        OPC_EmitInteger, MVT::i1, 0, 
/*120980*/        OPC_EmitInteger, MVT::i1, 0, 
/*120983*/        OPC_EmitInteger, MVT::i1, 0, 
/*120986*/        OPC_EmitInteger, MVT::i1, 0, 
/*120989*/        OPC_EmitInteger, MVT::i1, 1, 
/*120992*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121009*/      /*Scope*/ 44, /*->121054*/
/*121010*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121012*/        OPC_MoveParent,
/*121013*/        OPC_EmitInteger, MVT::i16, 15, 
/*121016*/        OPC_EmitInteger, MVT::i1, 0, 
/*121019*/        OPC_EmitInteger, MVT::i1, 0, 
/*121022*/        OPC_EmitInteger, MVT::i1, 0, 
/*121025*/        OPC_EmitInteger, MVT::i1, 0, 
/*121028*/        OPC_EmitInteger, MVT::i1, 0, 
/*121031*/        OPC_EmitInteger, MVT::i1, 0, 
/*121034*/        OPC_EmitInteger, MVT::i1, 0, 
/*121037*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121054*/      /*Scope*/ 44, /*->121099*/
/*121055*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121057*/        OPC_MoveParent,
/*121058*/        OPC_EmitInteger, MVT::i16, 15, 
/*121061*/        OPC_EmitInteger, MVT::i1, 0, 
/*121064*/        OPC_EmitInteger, MVT::i1, 0, 
/*121067*/        OPC_EmitInteger, MVT::i1, 0, 
/*121070*/        OPC_EmitInteger, MVT::i1, 0, 
/*121073*/        OPC_EmitInteger, MVT::i1, 0, 
/*121076*/        OPC_EmitInteger, MVT::i1, 0, 
/*121079*/        OPC_EmitInteger, MVT::i1, 1, 
/*121082*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121099*/      /*Scope*/ 42, /*->121142*/
/*121100*/        OPC_MoveParent,
/*121101*/        OPC_EmitInteger, MVT::i16, 15, 
/*121104*/        OPC_EmitInteger, MVT::i1, 0, 
/*121107*/        OPC_EmitInteger, MVT::i1, 0, 
/*121110*/        OPC_EmitInteger, MVT::i1, 0, 
/*121113*/        OPC_EmitInteger, MVT::i1, 0, 
/*121116*/        OPC_EmitInteger, MVT::i1, 0, 
/*121119*/        OPC_EmitInteger, MVT::i1, 0, 
/*121122*/        OPC_EmitInteger, MVT::i1, 0, 
/*121125*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121142*/      0, /*End of Scope*/
/*121143*/    /*Scope*/ 60|128,1/*188*/, /*->121333*/
/*121145*/      OPC_CheckChild0Type, MVT::v16i32,
/*121147*/      OPC_RecordChild1, // #1 = $rsrc
/*121148*/      OPC_RecordChild2, // #2 = $sampler
/*121149*/      OPC_MoveChild3,
/*121150*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121153*/      OPC_Scope, 44, /*->121199*/ // 4 children in Scope
/*121155*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*121157*/        OPC_MoveParent,
/*121158*/        OPC_EmitInteger, MVT::i16, 15, 
/*121161*/        OPC_EmitInteger, MVT::i1, 0, 
/*121164*/        OPC_EmitInteger, MVT::i1, 0, 
/*121167*/        OPC_EmitInteger, MVT::i1, 0, 
/*121170*/        OPC_EmitInteger, MVT::i1, 0, 
/*121173*/        OPC_EmitInteger, MVT::i1, 0, 
/*121176*/        OPC_EmitInteger, MVT::i1, 0, 
/*121179*/        OPC_EmitInteger, MVT::i1, 1, 
/*121182*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121199*/      /*Scope*/ 44, /*->121244*/
/*121200*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121202*/        OPC_MoveParent,
/*121203*/        OPC_EmitInteger, MVT::i16, 15, 
/*121206*/        OPC_EmitInteger, MVT::i1, 0, 
/*121209*/        OPC_EmitInteger, MVT::i1, 0, 
/*121212*/        OPC_EmitInteger, MVT::i1, 0, 
/*121215*/        OPC_EmitInteger, MVT::i1, 0, 
/*121218*/        OPC_EmitInteger, MVT::i1, 0, 
/*121221*/        OPC_EmitInteger, MVT::i1, 0, 
/*121224*/        OPC_EmitInteger, MVT::i1, 0, 
/*121227*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121244*/      /*Scope*/ 44, /*->121289*/
/*121245*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121247*/        OPC_MoveParent,
/*121248*/        OPC_EmitInteger, MVT::i16, 15, 
/*121251*/        OPC_EmitInteger, MVT::i1, 0, 
/*121254*/        OPC_EmitInteger, MVT::i1, 0, 
/*121257*/        OPC_EmitInteger, MVT::i1, 0, 
/*121260*/        OPC_EmitInteger, MVT::i1, 0, 
/*121263*/        OPC_EmitInteger, MVT::i1, 0, 
/*121266*/        OPC_EmitInteger, MVT::i1, 0, 
/*121269*/        OPC_EmitInteger, MVT::i1, 1, 
/*121272*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121289*/      /*Scope*/ 42, /*->121332*/
/*121290*/        OPC_MoveParent,
/*121291*/        OPC_EmitInteger, MVT::i16, 15, 
/*121294*/        OPC_EmitInteger, MVT::i1, 0, 
/*121297*/        OPC_EmitInteger, MVT::i1, 0, 
/*121300*/        OPC_EmitInteger, MVT::i1, 0, 
/*121303*/        OPC_EmitInteger, MVT::i1, 0, 
/*121306*/        OPC_EmitInteger, MVT::i1, 0, 
/*121309*/        OPC_EmitInteger, MVT::i1, 0, 
/*121312*/        OPC_EmitInteger, MVT::i1, 0, 
/*121315*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121332*/      0, /*End of Scope*/
/*121333*/    0, /*End of Scope*/
/*121334*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->122101
/*121338*/    OPC_RecordChild0, // #0 = $addr
/*121339*/    OPC_Scope, 60|128,1/*188*/, /*->121530*/ // 4 children in Scope
/*121342*/      OPC_CheckChild0Type, MVT::v2i32,
/*121344*/      OPC_RecordChild1, // #1 = $rsrc
/*121345*/      OPC_RecordChild2, // #2 = $sampler
/*121346*/      OPC_MoveChild3,
/*121347*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121350*/      OPC_Scope, 44, /*->121396*/ // 4 children in Scope
/*121352*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*121354*/        OPC_MoveParent,
/*121355*/        OPC_EmitInteger, MVT::i16, 15, 
/*121358*/        OPC_EmitInteger, MVT::i1, 0, 
/*121361*/        OPC_EmitInteger, MVT::i1, 0, 
/*121364*/        OPC_EmitInteger, MVT::i1, 0, 
/*121367*/        OPC_EmitInteger, MVT::i1, 0, 
/*121370*/        OPC_EmitInteger, MVT::i1, 0, 
/*121373*/        OPC_EmitInteger, MVT::i1, 0, 
/*121376*/        OPC_EmitInteger, MVT::i1, 1, 
/*121379*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121396*/      /*Scope*/ 44, /*->121441*/
/*121397*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121399*/        OPC_MoveParent,
/*121400*/        OPC_EmitInteger, MVT::i16, 15, 
/*121403*/        OPC_EmitInteger, MVT::i1, 0, 
/*121406*/        OPC_EmitInteger, MVT::i1, 0, 
/*121409*/        OPC_EmitInteger, MVT::i1, 0, 
/*121412*/        OPC_EmitInteger, MVT::i1, 0, 
/*121415*/        OPC_EmitInteger, MVT::i1, 0, 
/*121418*/        OPC_EmitInteger, MVT::i1, 0, 
/*121421*/        OPC_EmitInteger, MVT::i1, 0, 
/*121424*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121441*/      /*Scope*/ 44, /*->121486*/
/*121442*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121444*/        OPC_MoveParent,
/*121445*/        OPC_EmitInteger, MVT::i16, 15, 
/*121448*/        OPC_EmitInteger, MVT::i1, 0, 
/*121451*/        OPC_EmitInteger, MVT::i1, 0, 
/*121454*/        OPC_EmitInteger, MVT::i1, 0, 
/*121457*/        OPC_EmitInteger, MVT::i1, 0, 
/*121460*/        OPC_EmitInteger, MVT::i1, 0, 
/*121463*/        OPC_EmitInteger, MVT::i1, 0, 
/*121466*/        OPC_EmitInteger, MVT::i1, 1, 
/*121469*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121486*/      /*Scope*/ 42, /*->121529*/
/*121487*/        OPC_MoveParent,
/*121488*/        OPC_EmitInteger, MVT::i16, 15, 
/*121491*/        OPC_EmitInteger, MVT::i1, 0, 
/*121494*/        OPC_EmitInteger, MVT::i1, 0, 
/*121497*/        OPC_EmitInteger, MVT::i1, 0, 
/*121500*/        OPC_EmitInteger, MVT::i1, 0, 
/*121503*/        OPC_EmitInteger, MVT::i1, 0, 
/*121506*/        OPC_EmitInteger, MVT::i1, 0, 
/*121509*/        OPC_EmitInteger, MVT::i1, 0, 
/*121512*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121529*/      0, /*End of Scope*/
/*121530*/    /*Scope*/ 60|128,1/*188*/, /*->121720*/
/*121532*/      OPC_CheckChild0Type, MVT::v4i32,
/*121534*/      OPC_RecordChild1, // #1 = $rsrc
/*121535*/      OPC_RecordChild2, // #2 = $sampler
/*121536*/      OPC_MoveChild3,
/*121537*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121540*/      OPC_Scope, 44, /*->121586*/ // 4 children in Scope
/*121542*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*121544*/        OPC_MoveParent,
/*121545*/        OPC_EmitInteger, MVT::i16, 15, 
/*121548*/        OPC_EmitInteger, MVT::i1, 0, 
/*121551*/        OPC_EmitInteger, MVT::i1, 0, 
/*121554*/        OPC_EmitInteger, MVT::i1, 0, 
/*121557*/        OPC_EmitInteger, MVT::i1, 0, 
/*121560*/        OPC_EmitInteger, MVT::i1, 0, 
/*121563*/        OPC_EmitInteger, MVT::i1, 0, 
/*121566*/        OPC_EmitInteger, MVT::i1, 1, 
/*121569*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121586*/      /*Scope*/ 44, /*->121631*/
/*121587*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121589*/        OPC_MoveParent,
/*121590*/        OPC_EmitInteger, MVT::i16, 15, 
/*121593*/        OPC_EmitInteger, MVT::i1, 0, 
/*121596*/        OPC_EmitInteger, MVT::i1, 0, 
/*121599*/        OPC_EmitInteger, MVT::i1, 0, 
/*121602*/        OPC_EmitInteger, MVT::i1, 0, 
/*121605*/        OPC_EmitInteger, MVT::i1, 0, 
/*121608*/        OPC_EmitInteger, MVT::i1, 0, 
/*121611*/        OPC_EmitInteger, MVT::i1, 0, 
/*121614*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121631*/      /*Scope*/ 44, /*->121676*/
/*121632*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121634*/        OPC_MoveParent,
/*121635*/        OPC_EmitInteger, MVT::i16, 15, 
/*121638*/        OPC_EmitInteger, MVT::i1, 0, 
/*121641*/        OPC_EmitInteger, MVT::i1, 0, 
/*121644*/        OPC_EmitInteger, MVT::i1, 0, 
/*121647*/        OPC_EmitInteger, MVT::i1, 0, 
/*121650*/        OPC_EmitInteger, MVT::i1, 0, 
/*121653*/        OPC_EmitInteger, MVT::i1, 0, 
/*121656*/        OPC_EmitInteger, MVT::i1, 1, 
/*121659*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121676*/      /*Scope*/ 42, /*->121719*/
/*121677*/        OPC_MoveParent,
/*121678*/        OPC_EmitInteger, MVT::i16, 15, 
/*121681*/        OPC_EmitInteger, MVT::i1, 0, 
/*121684*/        OPC_EmitInteger, MVT::i1, 0, 
/*121687*/        OPC_EmitInteger, MVT::i1, 0, 
/*121690*/        OPC_EmitInteger, MVT::i1, 0, 
/*121693*/        OPC_EmitInteger, MVT::i1, 0, 
/*121696*/        OPC_EmitInteger, MVT::i1, 0, 
/*121699*/        OPC_EmitInteger, MVT::i1, 0, 
/*121702*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121719*/      0, /*End of Scope*/
/*121720*/    /*Scope*/ 60|128,1/*188*/, /*->121910*/
/*121722*/      OPC_CheckChild0Type, MVT::v8i32,
/*121724*/      OPC_RecordChild1, // #1 = $rsrc
/*121725*/      OPC_RecordChild2, // #2 = $sampler
/*121726*/      OPC_MoveChild3,
/*121727*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121730*/      OPC_Scope, 44, /*->121776*/ // 4 children in Scope
/*121732*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*121734*/        OPC_MoveParent,
/*121735*/        OPC_EmitInteger, MVT::i16, 15, 
/*121738*/        OPC_EmitInteger, MVT::i1, 0, 
/*121741*/        OPC_EmitInteger, MVT::i1, 0, 
/*121744*/        OPC_EmitInteger, MVT::i1, 0, 
/*121747*/        OPC_EmitInteger, MVT::i1, 0, 
/*121750*/        OPC_EmitInteger, MVT::i1, 0, 
/*121753*/        OPC_EmitInteger, MVT::i1, 0, 
/*121756*/        OPC_EmitInteger, MVT::i1, 1, 
/*121759*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121776*/      /*Scope*/ 44, /*->121821*/
/*121777*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121779*/        OPC_MoveParent,
/*121780*/        OPC_EmitInteger, MVT::i16, 15, 
/*121783*/        OPC_EmitInteger, MVT::i1, 0, 
/*121786*/        OPC_EmitInteger, MVT::i1, 0, 
/*121789*/        OPC_EmitInteger, MVT::i1, 0, 
/*121792*/        OPC_EmitInteger, MVT::i1, 0, 
/*121795*/        OPC_EmitInteger, MVT::i1, 0, 
/*121798*/        OPC_EmitInteger, MVT::i1, 0, 
/*121801*/        OPC_EmitInteger, MVT::i1, 0, 
/*121804*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121821*/      /*Scope*/ 44, /*->121866*/
/*121822*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*121824*/        OPC_MoveParent,
/*121825*/        OPC_EmitInteger, MVT::i16, 15, 
/*121828*/        OPC_EmitInteger, MVT::i1, 0, 
/*121831*/        OPC_EmitInteger, MVT::i1, 0, 
/*121834*/        OPC_EmitInteger, MVT::i1, 0, 
/*121837*/        OPC_EmitInteger, MVT::i1, 0, 
/*121840*/        OPC_EmitInteger, MVT::i1, 0, 
/*121843*/        OPC_EmitInteger, MVT::i1, 0, 
/*121846*/        OPC_EmitInteger, MVT::i1, 1, 
/*121849*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121866*/      /*Scope*/ 42, /*->121909*/
/*121867*/        OPC_MoveParent,
/*121868*/        OPC_EmitInteger, MVT::i16, 15, 
/*121871*/        OPC_EmitInteger, MVT::i1, 0, 
/*121874*/        OPC_EmitInteger, MVT::i1, 0, 
/*121877*/        OPC_EmitInteger, MVT::i1, 0, 
/*121880*/        OPC_EmitInteger, MVT::i1, 0, 
/*121883*/        OPC_EmitInteger, MVT::i1, 0, 
/*121886*/        OPC_EmitInteger, MVT::i1, 0, 
/*121889*/        OPC_EmitInteger, MVT::i1, 0, 
/*121892*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*121909*/      0, /*End of Scope*/
/*121910*/    /*Scope*/ 60|128,1/*188*/, /*->122100*/
/*121912*/      OPC_CheckChild0Type, MVT::v16i32,
/*121914*/      OPC_RecordChild1, // #1 = $rsrc
/*121915*/      OPC_RecordChild2, // #2 = $sampler
/*121916*/      OPC_MoveChild3,
/*121917*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*121920*/      OPC_Scope, 44, /*->121966*/ // 4 children in Scope
/*121922*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*121924*/        OPC_MoveParent,
/*121925*/        OPC_EmitInteger, MVT::i16, 15, 
/*121928*/        OPC_EmitInteger, MVT::i1, 0, 
/*121931*/        OPC_EmitInteger, MVT::i1, 0, 
/*121934*/        OPC_EmitInteger, MVT::i1, 0, 
/*121937*/        OPC_EmitInteger, MVT::i1, 0, 
/*121940*/        OPC_EmitInteger, MVT::i1, 0, 
/*121943*/        OPC_EmitInteger, MVT::i1, 0, 
/*121946*/        OPC_EmitInteger, MVT::i1, 1, 
/*121949*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*121966*/      /*Scope*/ 44, /*->122011*/
/*121967*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*121969*/        OPC_MoveParent,
/*121970*/        OPC_EmitInteger, MVT::i16, 15, 
/*121973*/        OPC_EmitInteger, MVT::i1, 0, 
/*121976*/        OPC_EmitInteger, MVT::i1, 0, 
/*121979*/        OPC_EmitInteger, MVT::i1, 0, 
/*121982*/        OPC_EmitInteger, MVT::i1, 0, 
/*121985*/        OPC_EmitInteger, MVT::i1, 0, 
/*121988*/        OPC_EmitInteger, MVT::i1, 0, 
/*121991*/        OPC_EmitInteger, MVT::i1, 0, 
/*121994*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122011*/      /*Scope*/ 44, /*->122056*/
/*122012*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122014*/        OPC_MoveParent,
/*122015*/        OPC_EmitInteger, MVT::i16, 15, 
/*122018*/        OPC_EmitInteger, MVT::i1, 0, 
/*122021*/        OPC_EmitInteger, MVT::i1, 0, 
/*122024*/        OPC_EmitInteger, MVT::i1, 0, 
/*122027*/        OPC_EmitInteger, MVT::i1, 0, 
/*122030*/        OPC_EmitInteger, MVT::i1, 0, 
/*122033*/        OPC_EmitInteger, MVT::i1, 0, 
/*122036*/        OPC_EmitInteger, MVT::i1, 1, 
/*122039*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122056*/      /*Scope*/ 42, /*->122099*/
/*122057*/        OPC_MoveParent,
/*122058*/        OPC_EmitInteger, MVT::i16, 15, 
/*122061*/        OPC_EmitInteger, MVT::i1, 0, 
/*122064*/        OPC_EmitInteger, MVT::i1, 0, 
/*122067*/        OPC_EmitInteger, MVT::i1, 0, 
/*122070*/        OPC_EmitInteger, MVT::i1, 0, 
/*122073*/        OPC_EmitInteger, MVT::i1, 0, 
/*122076*/        OPC_EmitInteger, MVT::i1, 0, 
/*122079*/        OPC_EmitInteger, MVT::i1, 0, 
/*122082*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122099*/      0, /*End of Scope*/
/*122100*/    0, /*End of Scope*/
/*122101*/  /*SwitchOpcode*/ 123|128,5/*763*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->122868
/*122105*/    OPC_RecordChild0, // #0 = $addr
/*122106*/    OPC_Scope, 60|128,1/*188*/, /*->122297*/ // 4 children in Scope
/*122109*/      OPC_CheckChild0Type, MVT::v2i32,
/*122111*/      OPC_RecordChild1, // #1 = $rsrc
/*122112*/      OPC_RecordChild2, // #2 = $sampler
/*122113*/      OPC_MoveChild3,
/*122114*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122117*/      OPC_Scope, 44, /*->122163*/ // 4 children in Scope
/*122119*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122121*/        OPC_MoveParent,
/*122122*/        OPC_EmitInteger, MVT::i16, 15, 
/*122125*/        OPC_EmitInteger, MVT::i1, 0, 
/*122128*/        OPC_EmitInteger, MVT::i1, 0, 
/*122131*/        OPC_EmitInteger, MVT::i1, 0, 
/*122134*/        OPC_EmitInteger, MVT::i1, 0, 
/*122137*/        OPC_EmitInteger, MVT::i1, 0, 
/*122140*/        OPC_EmitInteger, MVT::i1, 0, 
/*122143*/        OPC_EmitInteger, MVT::i1, 1, 
/*122146*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122163*/      /*Scope*/ 44, /*->122208*/
/*122164*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*122166*/        OPC_MoveParent,
/*122167*/        OPC_EmitInteger, MVT::i16, 15, 
/*122170*/        OPC_EmitInteger, MVT::i1, 0, 
/*122173*/        OPC_EmitInteger, MVT::i1, 0, 
/*122176*/        OPC_EmitInteger, MVT::i1, 0, 
/*122179*/        OPC_EmitInteger, MVT::i1, 0, 
/*122182*/        OPC_EmitInteger, MVT::i1, 0, 
/*122185*/        OPC_EmitInteger, MVT::i1, 0, 
/*122188*/        OPC_EmitInteger, MVT::i1, 0, 
/*122191*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122208*/      /*Scope*/ 44, /*->122253*/
/*122209*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122211*/        OPC_MoveParent,
/*122212*/        OPC_EmitInteger, MVT::i16, 15, 
/*122215*/        OPC_EmitInteger, MVT::i1, 0, 
/*122218*/        OPC_EmitInteger, MVT::i1, 0, 
/*122221*/        OPC_EmitInteger, MVT::i1, 0, 
/*122224*/        OPC_EmitInteger, MVT::i1, 0, 
/*122227*/        OPC_EmitInteger, MVT::i1, 0, 
/*122230*/        OPC_EmitInteger, MVT::i1, 0, 
/*122233*/        OPC_EmitInteger, MVT::i1, 1, 
/*122236*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122253*/      /*Scope*/ 42, /*->122296*/
/*122254*/        OPC_MoveParent,
/*122255*/        OPC_EmitInteger, MVT::i16, 15, 
/*122258*/        OPC_EmitInteger, MVT::i1, 0, 
/*122261*/        OPC_EmitInteger, MVT::i1, 0, 
/*122264*/        OPC_EmitInteger, MVT::i1, 0, 
/*122267*/        OPC_EmitInteger, MVT::i1, 0, 
/*122270*/        OPC_EmitInteger, MVT::i1, 0, 
/*122273*/        OPC_EmitInteger, MVT::i1, 0, 
/*122276*/        OPC_EmitInteger, MVT::i1, 0, 
/*122279*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122296*/      0, /*End of Scope*/
/*122297*/    /*Scope*/ 60|128,1/*188*/, /*->122487*/
/*122299*/      OPC_CheckChild0Type, MVT::v4i32,
/*122301*/      OPC_RecordChild1, // #1 = $rsrc
/*122302*/      OPC_RecordChild2, // #2 = $sampler
/*122303*/      OPC_MoveChild3,
/*122304*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122307*/      OPC_Scope, 44, /*->122353*/ // 4 children in Scope
/*122309*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122311*/        OPC_MoveParent,
/*122312*/        OPC_EmitInteger, MVT::i16, 15, 
/*122315*/        OPC_EmitInteger, MVT::i1, 0, 
/*122318*/        OPC_EmitInteger, MVT::i1, 0, 
/*122321*/        OPC_EmitInteger, MVT::i1, 0, 
/*122324*/        OPC_EmitInteger, MVT::i1, 0, 
/*122327*/        OPC_EmitInteger, MVT::i1, 0, 
/*122330*/        OPC_EmitInteger, MVT::i1, 0, 
/*122333*/        OPC_EmitInteger, MVT::i1, 1, 
/*122336*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122353*/      /*Scope*/ 44, /*->122398*/
/*122354*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*122356*/        OPC_MoveParent,
/*122357*/        OPC_EmitInteger, MVT::i16, 15, 
/*122360*/        OPC_EmitInteger, MVT::i1, 0, 
/*122363*/        OPC_EmitInteger, MVT::i1, 0, 
/*122366*/        OPC_EmitInteger, MVT::i1, 0, 
/*122369*/        OPC_EmitInteger, MVT::i1, 0, 
/*122372*/        OPC_EmitInteger, MVT::i1, 0, 
/*122375*/        OPC_EmitInteger, MVT::i1, 0, 
/*122378*/        OPC_EmitInteger, MVT::i1, 0, 
/*122381*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122398*/      /*Scope*/ 44, /*->122443*/
/*122399*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122401*/        OPC_MoveParent,
/*122402*/        OPC_EmitInteger, MVT::i16, 15, 
/*122405*/        OPC_EmitInteger, MVT::i1, 0, 
/*122408*/        OPC_EmitInteger, MVT::i1, 0, 
/*122411*/        OPC_EmitInteger, MVT::i1, 0, 
/*122414*/        OPC_EmitInteger, MVT::i1, 0, 
/*122417*/        OPC_EmitInteger, MVT::i1, 0, 
/*122420*/        OPC_EmitInteger, MVT::i1, 0, 
/*122423*/        OPC_EmitInteger, MVT::i1, 1, 
/*122426*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122443*/      /*Scope*/ 42, /*->122486*/
/*122444*/        OPC_MoveParent,
/*122445*/        OPC_EmitInteger, MVT::i16, 15, 
/*122448*/        OPC_EmitInteger, MVT::i1, 0, 
/*122451*/        OPC_EmitInteger, MVT::i1, 0, 
/*122454*/        OPC_EmitInteger, MVT::i1, 0, 
/*122457*/        OPC_EmitInteger, MVT::i1, 0, 
/*122460*/        OPC_EmitInteger, MVT::i1, 0, 
/*122463*/        OPC_EmitInteger, MVT::i1, 0, 
/*122466*/        OPC_EmitInteger, MVT::i1, 0, 
/*122469*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122486*/      0, /*End of Scope*/
/*122487*/    /*Scope*/ 60|128,1/*188*/, /*->122677*/
/*122489*/      OPC_CheckChild0Type, MVT::v8i32,
/*122491*/      OPC_RecordChild1, // #1 = $rsrc
/*122492*/      OPC_RecordChild2, // #2 = $sampler
/*122493*/      OPC_MoveChild3,
/*122494*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122497*/      OPC_Scope, 44, /*->122543*/ // 4 children in Scope
/*122499*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122501*/        OPC_MoveParent,
/*122502*/        OPC_EmitInteger, MVT::i16, 15, 
/*122505*/        OPC_EmitInteger, MVT::i1, 0, 
/*122508*/        OPC_EmitInteger, MVT::i1, 0, 
/*122511*/        OPC_EmitInteger, MVT::i1, 0, 
/*122514*/        OPC_EmitInteger, MVT::i1, 0, 
/*122517*/        OPC_EmitInteger, MVT::i1, 0, 
/*122520*/        OPC_EmitInteger, MVT::i1, 0, 
/*122523*/        OPC_EmitInteger, MVT::i1, 1, 
/*122526*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122543*/      /*Scope*/ 44, /*->122588*/
/*122544*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*122546*/        OPC_MoveParent,
/*122547*/        OPC_EmitInteger, MVT::i16, 15, 
/*122550*/        OPC_EmitInteger, MVT::i1, 0, 
/*122553*/        OPC_EmitInteger, MVT::i1, 0, 
/*122556*/        OPC_EmitInteger, MVT::i1, 0, 
/*122559*/        OPC_EmitInteger, MVT::i1, 0, 
/*122562*/        OPC_EmitInteger, MVT::i1, 0, 
/*122565*/        OPC_EmitInteger, MVT::i1, 0, 
/*122568*/        OPC_EmitInteger, MVT::i1, 0, 
/*122571*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122588*/      /*Scope*/ 44, /*->122633*/
/*122589*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122591*/        OPC_MoveParent,
/*122592*/        OPC_EmitInteger, MVT::i16, 15, 
/*122595*/        OPC_EmitInteger, MVT::i1, 0, 
/*122598*/        OPC_EmitInteger, MVT::i1, 0, 
/*122601*/        OPC_EmitInteger, MVT::i1, 0, 
/*122604*/        OPC_EmitInteger, MVT::i1, 0, 
/*122607*/        OPC_EmitInteger, MVT::i1, 0, 
/*122610*/        OPC_EmitInteger, MVT::i1, 0, 
/*122613*/        OPC_EmitInteger, MVT::i1, 1, 
/*122616*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122633*/      /*Scope*/ 42, /*->122676*/
/*122634*/        OPC_MoveParent,
/*122635*/        OPC_EmitInteger, MVT::i16, 15, 
/*122638*/        OPC_EmitInteger, MVT::i1, 0, 
/*122641*/        OPC_EmitInteger, MVT::i1, 0, 
/*122644*/        OPC_EmitInteger, MVT::i1, 0, 
/*122647*/        OPC_EmitInteger, MVT::i1, 0, 
/*122650*/        OPC_EmitInteger, MVT::i1, 0, 
/*122653*/        OPC_EmitInteger, MVT::i1, 0, 
/*122656*/        OPC_EmitInteger, MVT::i1, 0, 
/*122659*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122676*/      0, /*End of Scope*/
/*122677*/    /*Scope*/ 60|128,1/*188*/, /*->122867*/
/*122679*/      OPC_CheckChild0Type, MVT::v16i32,
/*122681*/      OPC_RecordChild1, // #1 = $rsrc
/*122682*/      OPC_RecordChild2, // #2 = $sampler
/*122683*/      OPC_MoveChild3,
/*122684*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*122687*/      OPC_Scope, 44, /*->122733*/ // 4 children in Scope
/*122689*/        OPC_CheckPredicate, 73, // Predicate_TEX_ARRAY
/*122691*/        OPC_MoveParent,
/*122692*/        OPC_EmitInteger, MVT::i16, 15, 
/*122695*/        OPC_EmitInteger, MVT::i1, 0, 
/*122698*/        OPC_EmitInteger, MVT::i1, 0, 
/*122701*/        OPC_EmitInteger, MVT::i1, 0, 
/*122704*/        OPC_EmitInteger, MVT::i1, 0, 
/*122707*/        OPC_EmitInteger, MVT::i1, 0, 
/*122710*/        OPC_EmitInteger, MVT::i1, 0, 
/*122713*/        OPC_EmitInteger, MVT::i1, 1, 
/*122716*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122733*/      /*Scope*/ 44, /*->122778*/
/*122734*/        OPC_CheckPredicate, 74, // Predicate_TEX_SHADOW
/*122736*/        OPC_MoveParent,
/*122737*/        OPC_EmitInteger, MVT::i16, 15, 
/*122740*/        OPC_EmitInteger, MVT::i1, 0, 
/*122743*/        OPC_EmitInteger, MVT::i1, 0, 
/*122746*/        OPC_EmitInteger, MVT::i1, 0, 
/*122749*/        OPC_EmitInteger, MVT::i1, 0, 
/*122752*/        OPC_EmitInteger, MVT::i1, 0, 
/*122755*/        OPC_EmitInteger, MVT::i1, 0, 
/*122758*/        OPC_EmitInteger, MVT::i1, 0, 
/*122761*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122778*/      /*Scope*/ 44, /*->122823*/
/*122779*/        OPC_CheckPredicate, 75, // Predicate_TEX_SHADOW_ARRAY
/*122781*/        OPC_MoveParent,
/*122782*/        OPC_EmitInteger, MVT::i16, 15, 
/*122785*/        OPC_EmitInteger, MVT::i1, 0, 
/*122788*/        OPC_EmitInteger, MVT::i1, 0, 
/*122791*/        OPC_EmitInteger, MVT::i1, 0, 
/*122794*/        OPC_EmitInteger, MVT::i1, 0, 
/*122797*/        OPC_EmitInteger, MVT::i1, 0, 
/*122800*/        OPC_EmitInteger, MVT::i1, 0, 
/*122803*/        OPC_EmitInteger, MVT::i1, 1, 
/*122806*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 1:i1)
/*122823*/      /*Scope*/ 42, /*->122866*/
/*122824*/        OPC_MoveParent,
/*122825*/        OPC_EmitInteger, MVT::i16, 15, 
/*122828*/        OPC_EmitInteger, MVT::i1, 0, 
/*122831*/        OPC_EmitInteger, MVT::i1, 0, 
/*122834*/        OPC_EmitInteger, MVT::i1, 0, 
/*122837*/        OPC_EmitInteger, MVT::i1, 0, 
/*122840*/        OPC_EmitInteger, MVT::i1, 0, 
/*122843*/        OPC_EmitInteger, MVT::i1, 0, 
/*122846*/        OPC_EmitInteger, MVT::i1, 0, 
/*122849*/        OPC_MorphNodeTo1, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      MVT::v4f32, 11/*#Ops*/, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler, 15:i16, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1)
/*122866*/      0, /*End of Scope*/
/*122867*/    0, /*End of Scope*/
/*122868*/  0, // EndSwitchOpcode
    0
  }; // Total Array size is 122870 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 691
  // #OPC_RecordNode                     = 1244
  // #OPC_RecordChild                    = 3079
  // #OPC_RecordMemRef                   = 23
  // #OPC_CaptureGlueInput               = 29
  // #OPC_MoveChild                      = 1724
  // #OPC_MoveParent                     = 2136
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 273
  // #OPC_CheckPatternPredicate          = 1219
  // #OPC_CheckPredicate                 = 801
  // #OPC_CheckOpcode                    = 680
  // #OPC_SwitchOpcode                   = 6
  // #OPC_CheckType                      = 730
  // #OPC_SwitchType                     = 528
  // #OPC_CheckChildType                 = 1032
  // #OPC_CheckInteger                   = 17
  // #OPC_CheckChildInteger              = 322
  // #OPC_CheckCondCode                  = 11
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 843
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 6767
  // #OPC_EmitStringInteger              = 402
  // #OPC_EmitRegister                   = 243
  // #OPC_EmitConvertToTarget            = 241
  // #OPC_EmitMergeInputChains           = 1540
  // #OPC_EmitCopyToReg                  = 3
  // #OPC_EmitNode                       = 281
  // #OPC_EmitNodeXForm                  = 6567
  // #OPC_CompleteMatch                  = 53
  // #OPC_MorphNodeTo                    = 2842

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 1: return (Subtarget->getGeneration() ==SISubtarget::SEA_ISLANDS);
  case 2: return (true) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 3: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 4: return (Subtarget->has16BitInsts());
  case 5: return (Subtarget->getGeneration() <= R600Subtarget::NORTHERN_ISLANDS);
  case 6: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 7: return (Subtarget->hasCaymanISA());
  case 8: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 9: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 10: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 11: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 12: return (Subtarget->getGeneration() <= R600Subtarget::R700);
  case 13: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 14: return (true) && (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 15: return (Subtarget->getGeneration() >= AMDGPUSubtarget::GFX9);
  case 16: return (Subtarget->getGeneration() >= SISubtarget::SEA_ISLANDS);
  case 17: return (TM.Options.UnsafeFPMath);
  case 18: return (Subtarget->getGeneration() == SISubtarget::SOUTHERN_ISLANDS);
  case 19: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 20: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= SISubtarget::SOUTHERN_ISLANDS);
  case 21: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { 
    // Predicate_smrd_load
    SDNode *N = Node;

  auto Ld = cast<LoadSDNode>(N);
  return Ld->getAlignment() >= 4  &&
    ((Ld->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N)) ||
    (Subtarget->getScalarizeGlobalBehavior() && Ld->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpUniform(N) &&
    static_cast<const SITargetLowering *>(getTargetLowering())->isMemOpHasNoClobberedMemOperand(N)));

  }
  case 3: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 4: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 5: { 
    // Predicate_mubuf_az_extloadi8
    // Predicate_mubuf_sextloadi8
    // Predicate_mubuf_az_extloadi16
    // Predicate_mubuf_sextloadi16
    // Predicate_mubuf_load
    // Predicate_mubuf_load_atomic
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.GLOBAL_ADDRESS ||
         AS == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 6: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 7: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 9: { 
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.PRIVATE_ADDRESS;

  }
  case 10: { 
    // Predicate_vtx_id3_az_extloadi8
    // Predicate_vtx_id3_az_extloadi16
    // Predicate_vtx_id3_load
    SDNode *N = Node;
 return isConstantLoad(cast<LoadSDNode>(N), 0) ||
            (cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUASI.PARAM_I_ADDRESS); 
  }
  case 11: { 
    // Predicate_vtx_id2_az_extloadi8
    // Predicate_vtx_id2_az_extloadi16
    // Predicate_vtx_id2_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
         isa<GlobalValue>(GetUnderlyingObject(
         LD->getMemOperand()->getValue(), CurDAG->getDataLayout()));

  }
  case 12: { 
    // Predicate_vtx_id1_az_extloadi8
    // Predicate_vtx_id1_az_extloadi16
    // Predicate_vtx_id1_load
    SDNode *N = Node;

  const MemSDNode *LD = cast<MemSDNode>(N);
  return LD->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS ||
         (LD->getAddressSpace() == AMDGPUASI.CONSTANT_ADDRESS &&
           !isa<GlobalValue>(GetUnderlyingObject(
           LD->getMemOperand()->getValue(), CurDAG->getDataLayout())));

  }
  case 13: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 14: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 15: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 16: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 17: { 
    // Predicate_flat_az_extloadi8
    // Predicate_flat_sextloadi8
    // Predicate_flat_az_extloadi16
    // Predicate_flat_sextloadi16
    // Predicate_flat_load
    // Predicate_atomic_flat_load
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.FLAT_ADDRESS ||
         AS == AMDGPUASI.GLOBAL_ADDRESS ||
         AS == AMDGPUASI.CONSTANT_ADDRESS;

  }
  case 18: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    // Predicate_si_atomic_inc_local
    // Predicate_si_atomic_dec_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 19: { 
    // Predicate_si_load_local_align8
    // Predicate_si_store_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 20: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;

  }
  case 21: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 22: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 23: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 24: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 25: { 
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    // Predicate_global_store
    // Predicate_global_store_atomic
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS;

  }
  case 26: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 28: { 
    // Predicate_flat_truncstorei8
    // Predicate_flat_truncstorei16
    // Predicate_flat_store
    // Predicate_atomic_flat_store
    SDNode *N = Node;

  auto const AS = cast<MemSDNode>(N)->getAddressSpace();
  return AS == AMDGPUASI.FLAT_ADDRESS ||
         AS == AMDGPUASI.GLOBAL_ADDRESS;

  }
  case 29: { 
    // Predicate_SIMM16bit
    auto *N = cast<ConstantSDNode>(Node);
return isInt<16>(N->getSExtValue());
  }
  case 30: { 
    // Predicate_shl_oneuse
    // Predicate_select_oneuse
    // Predicate_sub_oneuse
    // Predicate_smin_oneuse
    // Predicate_smax_oneuse
    // Predicate_umin_oneuse
    // Predicate_umax_oneuse
    // Predicate_fminnum_oneuse
    // Predicate_fmaxnum_oneuse
    // Predicate_and_oneuse
    // Predicate_or_oneuse
    // Predicate_xor_oneuse
    // Predicate_srl_oneuse
    SDNode *N = Node;
 return N->hasOneUse(); 
  }
  case 31: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    // Predicate_atomic_inc_global
    // Predicate_atomic_dec_global
    // Predicate_AMDGPUatomic_cmp_swap_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS;
  }
  case 32: { 
    // Predicate_atomic_swap_flat
    // Predicate_atomic_add_flat
    // Predicate_atomic_sub_flat
    // Predicate_atomic_min_flat
    // Predicate_atomic_umin_flat
    // Predicate_atomic_max_flat
    // Predicate_atomic_umax_flat
    // Predicate_atomic_and_flat
    // Predicate_atomic_or_flat
    // Predicate_atomic_xor_flat
    // Predicate_atomic_inc_flat
    // Predicate_atomic_dec_flat
    // Predicate_atomic_cmp_swap_flat
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.FLAT_ADDRESS;
  }
  case 33: { 
    // Predicate_atomic_swap_global_noret
    // Predicate_atomic_add_global_noret
    // Predicate_atomic_sub_global_noret
    // Predicate_atomic_min_global_noret
    // Predicate_atomic_umin_global_noret
    // Predicate_atomic_max_global_noret
    // Predicate_atomic_umax_global_noret
    // Predicate_atomic_and_global_noret
    // Predicate_atomic_or_global_noret
    // Predicate_atomic_xor_global_noret
    // Predicate_atomic_cmp_swap_global_noret
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUASI.GLOBAL_ADDRESS && (SDValue(N, 0).use_empty());
  }
  case 34: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 35: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 36: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 37: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 38: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 39: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 40: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 41: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 42: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 43: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 44: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 45: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 46: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 47: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 48: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 49: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 50: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 51: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 52: { 
    // Predicate_NegSubInlineConst16
    // Predicate_NegSubInlineConst32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm < -16 && Imm >= -64;

  }
  case 53: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 54: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 55: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 56: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;
  
  }
  case 57: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUASI.LOCAL_ADDRESS;
  
  }
  case 58: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 59: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 60: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 61: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 62: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 63: { 
    // Predicate_si_setcc_uniform
    SDNode *N = Node;

  for (SDNode *Use : N->uses()) {
    if (Use->isMachineOpcode() || Use->getOpcode() != ISD::CopyToReg)
      return false;

    unsigned Reg = cast<RegisterSDNode>(Use->getOperand(1))->getReg();
    if (Reg != AMDGPU::SCC)
      return false;
  }
  return true;

  }
  case 64: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 65: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 66: { 
    // Predicate_si_uniform_br
    SDNode *N = Node;

  return isUniformBr(N);

  }
  case 67: { 
    // Predicate_si_uniform_br_scc
    SDNode *N = Node;

  return isCBranchSCC(N);

  }
  case 68: { 
    // Predicate_anonymous_1528
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 69: { 
    // Predicate_anonymous_1538
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 70: { 
    // Predicate_anonymous_1530
    // Predicate_anonymous_1533
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < SISubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  unsigned Limit = 0;
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
         Limit < 10 && U != E; ++U, ++Limit) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());

    // If the register class is unknown, it could be an unknown
    // register class that needs to be an SGPR, e.g. an inline asm
    // constraint
    if (!RC || SIRI->isSGPRClass(RC))
      return false;
  }

  return Limit < 10;

  }
  case 71: { 
    // Predicate_anonymous_1542
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 72: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 73: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 74: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 75: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
  return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
  return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
  return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+7);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 4:
    Result.resize(NextRes+6);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 5:
    Result.resize(NextRes+4);
  return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 6:
    Result.resize(NextRes+2);
  return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
  return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
  return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+3);
  return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 10:
    Result.resize(NextRes+3);
  return SelectMUBUFIntrinsicVOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
  return SelectMUBUFIntrinsicOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+3);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+2);
  return SelectVOP3PMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+3);
  return SelectVOP3PMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 15:
    Result.resize(NextRes+5);
  return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 16:
    Result.resize(NextRes+4);
  return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 17:
    Result.resize(NextRes+3);
  return SelectFlat(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+2);
  return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 20:
    Result.resize(NextRes+2);
  return SelectMOVRELOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+1);
  return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 22:
    Result.resize(NextRes+2);
  return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+4);
  return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 24:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 25:
    Result.resize(NextRes+1);
  return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 26:
    Result.resize(NextRes+1);
  return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  case 27:
    Result.resize(NextRes+2);
  return SelectVOP3Mods_NNaN(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+4);
  return SelectVOP3NoMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 29:
    Result.resize(NextRes+2);
  return SelectVOP3NoMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+3);
  return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 31:
    Result.resize(NextRes+3);
  return SelectVOP3OMods(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 3: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 4: {  // NegateImm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getConstant(-N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 7: {  // frameindex_to_targetframeindex
    FrameIndexSDNode *N = cast<FrameIndexSDNode>(V.getNode());

  auto FI = cast<FrameIndexSDNode>(N);
  return CurDAG->getTargetFrameIndex(FI->getIndex(), MVT::i32);

  }
  case 8: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 9: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

