#ifndef _HI_GLOBAL_MEM_MAP_INCLUDE_H_
#define _HI_GLOBAL_MEM_MAP_INCLUDE_H_ 
#define HISI_RESERVED_FASTBOOT_PHYMEM_BASE 0x3C000000
#ifdef CONFIG_HISI_GCOV_FASTBOOT
#define HISI_RESERVED_FASTBOOT_PHYMEM_SIZE (0x800000)
#else
#define HISI_RESERVED_FASTBOOT_PHYMEM_SIZE (0x600000)
#define HISI_RESERVED_FASTBOOT_DTB_PHYMEM_BASE (HISI_RESERVED_FASTBOOT_PHYMEM_BASE + HISI_RESERVED_FASTBOOT_PHYMEM_SIZE)
#define HISI_RESERVED_FASTBOOT_DTB_PHYMEM_SIZE (0x4000000)
#endif
#define HISI_RESERVED_FASTBOOT_STACK_BASE (0x3C5FE000)
#define HISI_RESERVED_FASTBOOT_HEAP_CACHE_BASE (0x3C600000)
#define HISI_RESERVED_FASTBOOT_HEAP_CACHE_TOP (0x3E3FFFFF)
#define HISI_RESERVED_FASTBOOT_HEAP_BASE (0x3E400000)
#define HISI_RESERVED_FASTBOOT_HEAP_TOP (0x3FFFFFFF)
#define HISI_RESERVED_FASTBOOT_LHEAP_TOP (0xA0000000)
#define HISI_RESERVED_FASTBOOT_AVB_HEAP_PHYMEM_BASE 0x40000000
#define HISI_RESERVED_FASTBOOT_AVB_HEAP_PHYMEM_TOP 0x50000000
#define HISI_RESERVED_FASTBOOT_AVB_HEAP_PHYMEM_SIZE (0x10000000)
#define HISI_RESERVED_DTB_PHYMEM_BASE 0xBA800000
#define HISI_RESERVED_DTB_PHYMEM_END 0xBAA00000
#define HISI_RESERVED_DTB_PHYMEM_SIZE (HISI_RESERVED_DTB_PHYMEM_END - HISI_RESERVED_DTB_PHYMEM_BASE)
#define HISI_RESERVED_DTB_CAN_RUN_BASE (HISI_RESERVED_DTB_PHYMEM_BASE)
#define HISI_RESERVED_DTB_CAN_RUN_END (HISI_RESERVED_DTB_PHYMEM_END)
#define HISI_RESERVED_KERNEL_CAN_RUN_BASE 0
#define HISI_RESERVED_KERNEL_CAN_RUN_END 0x10000000
#define HISI_RESERVED_NORMAL_RAMDISK_CAN_RUN_BASE 0xBA000000
#define HISI_RESERVED_NORMAL_RAMDISK_CAN_RUN_END 0xBA800000
#define HISI_RESERVED_RECOVERY_RAMDISK_CAN_RUN_BASE 0x80000000
#define HISI_RESERVED_RECOVERY_RAMDISK_CAN_RUN_END 0xA0000000
#define HISI_RESERVED_MODEM_NSRO_SHARE_PHYMEM_BASE 0x10000000
#define HISI_RESERVED_MODEM_NSRO_SHARE_PHYMEM_SIZE (0x700000)
#define HISI_RESERVED_MODEM_SHARE_PHYMEM_BASE 0x10700000
#define HISI_RESERVED_MODEM_SHARE_PHYMEM_SIZE (0x180000)
#define HISI_RESERVED_DRM_PGTABLE_BASE 0x10C00000
#define HISI_RESERVED_DRM_PGTABLE_SIZE (0x200000)
#define HISI_RESERVED_MODEM_SOCP_PHYMEM_BASE 0x10E00000
#define HISI_RESERVED_MODEM_SOCP_PHYMEM_SIZE (0x2000000)
#define HISI_RESERVED_MODEM_MNTN_PHYMEM_BASE 0x12E00000
#define HISI_RESERVED_MODEM_MNTN_PHYMEM_SIZE (0x100000)
#define HISI_RESERVED_HHEE_PHYMEM_BASE 0x12F00000
#define HISI_RESERVED_HHEE_PHYMEM_SIZE (0x600000)
#define HISI_HHEE_LOG_ADDR 0x134E0000
#define HISI_HHEE_LOG_SIZE (0x20000)
#define HISI_DRV_RESERVE_MEM_BASE 0x13500000
#define HISI_DRV_RESERVE_MEM_SIZE (0x100000)
#define HISI_RESERVED_FAST_KER_AND_PHYMEM_BASE 0x13500000
#define HISI_RESERVED_FAST_KER_AND_PHYMEM_SIZE (0x40000)
#define HISI_SUB_RESERVED_FASTBOOT_LOG_PYHMEM_BASE 0x13540000
#define HISI_SUB_RESERVED_FASTBOOT_LOG_PYHMEM_SIZE (0x40000)
#define HISI_SUB_RESERVED_SCHARGE_PYHMEM_BASE 0x13580000
#define HISI_SUB_RESERVED_SCHARGE_PYHMEM_SIZE (0x1000)
#define HISI_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_BASE 0x13581000
#define HISI_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_SIZE (0x10000)
#define HISI_SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_BASE 0x13591000
#define HISI_SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_SIZE (0x1000)
#define HISI_SUB_RESERVED_BRIGHTNESS_CHROMA_MEM_PHYMEM_BASE 0x13592000
#define HISI_SUB_RESERVED_BRIGHTNESS_CHROMA_MEM_PHYMEM_SIZE (0x1000)
#define HISI_SUB_RESERVED_UNUSED_PHYMEM_BASE 0x13593000
#define HISI_SUB_RESERVED_UNUSED_PHYMEM_SIZE (0x135FF000 - 0x13593000)
#define HISI_SUB_RESERVED_MNTN_DUMP_PHYMEM_BASE 0x135FF000
#define HISI_SUB_RESERVED_MNTN_DUMP_PHYMEM_SIZE (0x1000)
#define HISI_RESERVED_IVP_PHYMEM_BASE 0x13600000
#define HISI_RESERVED_IVP_PHYMEM_SIZE (0x100000)
#define HISI_RESERVED_SENSORHUB_SHMEM_PHYMEM_BASE 0x13700000
#define HISI_RESERVED_SENSORHUB_SHMEM_PHYMEM_SIZE (0x40000)
#define HISI_RESERVED_SENSORHUB_SHARE_MEM_PHYMEM_BASE 0x13740000
#define HISI_RESERVED_SENSORHUB_SHARE_MEM_PHYMEM_SIZE (0x80000)
#define HISI_RESERVED_LPMX_CORE_PHYMEM_BASE 0x137C0000
#define HISI_RESERVED_LPMX_CORE_PHYMEM_SIZE (0x100000)
#define HISI_RESERVED_LPMCU_PHYMEM_BASE 0x138C0000
#define HISI_RESERVED_LPMCU_PHYMEM_SIZE (0x40000)
#define HISI_RESERVED_SENSORHUB_PHYMEM_BASE 0x13900000
#define HISI_RESERVED_SENSORHUB_PHYMEM_SIZE (0x900000)
#define ATF_RESERVED_BL31_PHYMEM_BASE 0x14200000
#define ATF_RESERVED_BL31_PHYMEM_SIZE (0x600000)
#define HISI_RESERVED_SECOS_PHYMEM_BASE 0x14800000
#define HISI_RESERVED_SECOS_PHYMEM_SIZE (0x3000000)
#define HISI_RESERVED_HIFI_PHYMEM_BASE 0x17800000
#define HISI_RESERVED_HIFI_PHYMEM_SIZE (0xE80000)
#define HISI_RESERVED_SEC_CAMERA_PHYMEM_BASE 0x18680000
#define HISI_RESERVED_SEC_CAMERA_PHYMEM_SIZE (0xC00000)
#define HISI_RESERVED_NPU_SEC_PHYMEM_BASE 0x19280000
#define HISI_RESERVED_NPU_SEC_PHYMEM_SIZE (0xA00000)
#define HISI_RESERVED_MODEM_PHYMEM_BASE 0x20000000
#define HISI_RESERVED_MODEM_PHYMEM_SIZE (0x9500000)
#define HISI_RESERVED_SUPERSONIC_PHYMEM_BASE 0x2C680000
#define HISI_RESERVED_SUPERSONIC_PHYMEM_SIZE (0xE30000)
#define HISI_RESERVED_FINGERPRINT_BASE 0x2D4B0000
#define HISI_RESERVED_FINGERPRINT_SIZE (0x50000)
#define HISI_RESERVED_HIFI_DATA_PHYMEM_BASE 0x2D500000
#define HISI_RESERVED_HIFI_DATA_PHYMEM_SIZE (0x580000)
#define HISI_RESERVED_MNTN_PHYMEM_BASE 0x2DA80000
#define HISI_RESERVED_MNTN_PHYMEM_SIZE (0x840000)
#define HISI_RESERVED_PSTORE_PHYMEM_BASE 0x2E2C0000
#define HISI_RESERVED_PSTORE_PHYMEM_SIZE (0x100000)
#define HISI_RESERVED_NPU_NORMAL_PHYMEM_BASE 0x2E3C0000
#define HISI_RESERVED_NPU_NORMAL_PHYMEM_SIZE (0xC00000)
#define HISI_RESERVED_LOGO_BUFFER_PHYMEM_BASE 0x39000000
#define HISI_RESERVED_LOGO_BUFFER_PHYMEM_SIZE (0x3000000)
#define HISI_RESERVED_FASTBOOT_CMA_PHYMEM_BASE (0x3C000000)
#define HISI_RESERVED_FASTBOOT_CMA_PHYMEM_SIZE (0x4000000)
#define HISI_RESERVED_DRM_CMA_BASE 0x40000000
#define HISI_RESERVED_DRM_CMA_SIZE (0x20000000)
#define HISI_RESERVED_KERNEL_DUMP_PROTECT_BASE 0x80000000
#define HISI_RESERVED_KERNEL_DUMP_PRORECT_SIZE (0x20000000)
#define HISI_RESERVED_MODEM_SAN_PHYMEM_BASE 0xA2000000
#define HISI_RESERVED_MODEM_SAN_PHYMEM_SIZE (0x8000000)
#define HISI_RESERVED_HOTA_PHYMEM_BASE (0xAA000000)
#define HISI_RESERVED_HOTA_PHYMEM_SIZE (0x10000000)
#define HISI_RESERVED_NPU_BYPASS_SMMU_BASE 0xBC000000
#define HISI_RESERVED_NPU_BYPASS_SMMU_SIZE (0x4000000)
#define HISI_RESERVED_DDR_TRAINING1_PHYMEM_BASE 0x07B00000
#define HISI_RESERVED_DDR_TRAINING1_PHYMEM_SIZE (0x8000)
#define HISI_RESERVED_LPMX_CORE_PHYMEM_BASE_UNIQUE (HISI_RESERVED_LPMX_CORE_PHYMEM_BASE)
#define HISI_RESERVED_LPMCU_PHYMEM_BASE_UNIQUE (HISI_RESERVED_LPMCU_PHYMEM_BASE)
#define HISI_RESERVED_MNTN_PHYMEM_BASE_UNIQUE (HISI_RESERVED_MNTN_PHYMEM_BASE)
#ifdef CONFIG_HISI_GCOV_FASTBOOT
#define HISI_RESERVED_4G_DDR_FASTBOOT_GCDA_PHYMEM_BASE (0xC0000000)
#define HISI_RESERVED_6G_DDR_FASTBOOT_GCDA_PHYMEM_BASE (0x100000000ULL)
#define HISI_RESERVED_DDR_FASTBOOT_GCDA_PHYMEM_SIZE (0x200000)
#endif
#ifdef CONFIG_HISI_GCOV_SLT_HIBENCH
#define HISI_RESERVED_4G_DDR_SLT_HIBENCH_GCDA_PHYMEM_BASE (0xC0200000)
#define HISI_RESERVED_6G_DDR_SLT_HIBENCH_GCDA_PHYMEM_BASE (0x100200000ULL)
#define HISI_RESERVED_SLT_HIBENCH_GCDA_PHYMEM_SIZE (0x100000)
#endif
#endif
