<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>International Symposium on High Dielectric Constant Gate Stacks will be held in Los Angeles, California on October 16-21, 2005.</AwardTitle>
<AwardEffectiveDate>08/15/2005</AwardEffectiveDate>
<AwardExpirationDate>07/31/2006</AwardExpirationDate>
<AwardAmount>3000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07010000</Code>
<Directorate>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<LongName>Div Of Electrical, Commun &amp; Cyber Sys</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Rajinder P. Khosla</SignBlockName>
</ProgramOfficer>
<AbstractNarration>ECS-0535679&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;This proposal requests funds to support the International Symposium on HIGH&lt;br/&gt;DIELECTRIC CONSTANT GATE STACKS III to be held as part of 208th Meeting of&lt;br/&gt;The Electrochemical Society, Inc. Los Angeles, California, October 16-21, 2005. More&lt;br/&gt;specifically, the funds requested ($3,955.00) will be utilized for partial support of the&lt;br/&gt;travel expenses for up to five deserving graduate/undergraduate students and registration&lt;br/&gt;waiver for only 3 invited speakers out of 25 confirmed invited speakers.&lt;br/&gt;This symposium will address the fundamental science and recent technologies of&lt;br/&gt;advanced gate stacks for complementary metal-oxide-semiconductor (CMOS) and&lt;br/&gt;memory applications in sub-65 nm feature size integrated circuits, including: (1)&lt;br/&gt;Substrates: Higher mobility semiconductors such as strained Si, Si(110) and (111), SiGe,&lt;br/&gt;Ge and III-V compounds, GeOI, GaAs-on-insulator, and SOI. (2) High k Gate Dielectric&lt;br/&gt;Materials and Processing: Trends in high k gate dielectric technologies for 65 nm and&lt;br/&gt;beyond, novel high k materials, advanced oxynitrides for 65 nm and beyond, high k gate&lt;br/&gt;dielectric growth techniques, high k gate dielectric deposition methods, advanced&lt;br/&gt;precursors for CVD. (3) Gate Electrode Materials and Processing: Trends in gate&lt;br/&gt;electrode technologies for 65 nm and beyond; poly-Si, silicided, and metal gate&lt;br/&gt;electrodes, band-edge and midgap work-function materials, gate electrode deposition&lt;br/&gt;methods. (4) High K Gate Dielectric Interfaces: Silicon/High-K and High-K/Gate-&lt;br/&gt;Electrode Interfaces Oxygen Diffusion and Mechanisms of Interface Layer Formation&lt;br/&gt;Interface Preparation, Passivation, Engineering, and Control. (5) Advanced Gate Stack&lt;br/&gt;Reliability: Identification of Main Reliability Problems in Low Voltage Application and&lt;br/&gt;New Reliability Models Bias Temperature Instability Metallic Cross-Contamination&lt;br/&gt;Across Layers Mechanisms of Electron Mobility Degradation Thermal Stability of New&lt;br/&gt;Materials. (6) High K Gate Dielectric Characterization and Methodologies: Advanced&lt;br/&gt;Physical, Chemical, and Electrical Characterization of Gate Stacks Accurate&lt;br/&gt;Determination of Dielectric Capacitance Trap Parameter Extraction Non-Contact&lt;br/&gt;Electrical Characterization Work-function Extraction Methodologies Determination of&lt;br/&gt;Tunneling Electron/Hole Mass. (7) DRAM and Non-Volatile Memory Materials: Trends&lt;br/&gt;in High K DRAM Capacitor Technologies Electrode/Dielectric Chemical Interactions&lt;br/&gt;Thermal Stability of Structures Non-Volatile and Novel Memory Applications.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/16/2005</MinAmdLetterDate>
<MaxAmdLetterDate>08/16/2005</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0535679</AwardID>
<Investigator>
<FirstName>Durgamadhab</FirstName>
<LastName>Misra</LastName>
<EmailAddress>dmisra@njit.edu</EmailAddress>
<StartDate>08/16/2005</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>New Jersey Institute of Technology</Name>
<CityName>Newark</CityName>
<ZipCode>071021982</ZipCode>
<PhoneNumber>9735965275</PhoneNumber>
<StreetAddress>University Heights</StreetAddress>
<CountryName>United States</CountryName>
<StateName>New Jersey</StateName>
<StateCode>NJ</StateCode>
</Institution>
<FoaInformation>
<Code>0206000</Code>
<Name>Telecommunications</Name>
</FoaInformation>
<ProgramElement>
<Code>1517</Code>
<Text>ELECT, PHOTONICS, &amp; MAG DEVICE</Text>
</ProgramElement>
<ProgramReference>
<Code>0000</Code>
<Text>UNASSIGNED</Text>
</ProgramReference>
<ProgramReference>
<Code>OTHR</Code>
<Text>OTHER RESEARCH OR EDUCATION</Text>
</ProgramReference>
</Award>
</rootTag>
