run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc6slx9csg324-2
-top clock_generator_0_wrapper
-ifmt MIXED
-ifn clock_generator_0_wrapper_xst.prj
-ofn ../implementation/clock_generator_0_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation/clock_generator_0_wrapper}
-vlgincdir {"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\" "C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }
