
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25872
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.848 ; gain = 0.000 ; free physical = 207 ; free virtual = 24312
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/top.vhd:59]
INFO: [Synth 8-638] synthesizing module 'speedometer' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/speedometer.vhd:52]
	Parameter g_RESISTLOAD bound to: 20 - type: integer 
	Parameter g_INERTIA_MOMENT bound to: 5000000 - type: integer 
	Parameter g_WHEEL_CIRCUMFERENCE bound to: 250 - type: integer 
	Parameter g_ETIME_ZERO bound to: 16'b1110101001100000 
	Parameter g_TIME_UNIT_LENGHT bound to: 10000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_enable' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/clock_enable.vhd:35]
	Parameter g_MAX bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/clock_enable.vhd:35]
INFO: [Synth 8-638] synthesizing module 'cnt_up' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/cnt_up.vhd:36]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up' (2#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/cnt_up.vhd:36]
WARNING: [Synth 8-614] signal 's_rst_t' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/speedometer.vhd:103]
WARNING: [Synth 8-614] signal 's_etime' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/speedometer.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'speedometer' (3#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/speedometer.vhd:52]
INFO: [Synth 8-638] synthesizing module 'display_control' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:55]
	Parameter g_clk_div_sec bound to: 1000000000 - type: integer 
	Parameter g_time_for_reset bound to: 2000000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/clock_enable.vhd:35]
	Parameter g_MAX bound to: 1000000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (3#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/clock_enable.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized1' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/clock_enable.vhd:35]
	Parameter g_MAX bound to: 2000000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized1' (3#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/clock_enable.vhd:35]
INFO: [Synth 8-638] synthesizing module 'cnt_up__parameterized0' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/cnt_up.vhd:36]
	Parameter g_CNT_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up__parameterized0' (3#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/cnt_up.vhd:36]
WARNING: [Synth 8-614] signal 's_button_last_local' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:108]
WARNING: [Synth 8-614] signal 's_sel_display_local' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:108]
WARNING: [Synth 8-614] signal 's_total_time' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:108]
WARNING: [Synth 8-614] signal 's_reset' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:108]
WARNING: [Synth 8-614] signal 's_sel_display_local' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:146]
WARNING: [Synth 8-614] signal 'speed_i' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:146]
WARNING: [Synth 8-614] signal 's_temp_local' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:146]
WARNING: [Synth 8-614] signal 'distance_i' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:146]
WARNING: [Synth 8-614] signal 'calories_i' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:146]
WARNING: [Synth 8-614] signal 's_total_time' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:146]
WARNING: [Synth 8-614] signal 'max_speed_i' is read in the process but is not in the sensitivity list [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'display_control' (4#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:55]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/driver_7seg_4digits.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized2' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/clock_enable.vhd:35]
	Parameter g_MAX bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized2' (4#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/clock_enable.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/hex_7seg.vhd:41]
INFO: [Synth 8-226] default block is never used [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/hex_7seg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (5#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/hex_7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits' (6#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/driver_7seg_4digits.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/top.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2295.848 ; gain = 0.000 ; free physical = 955 ; free virtual = 25045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2295.848 ; gain = 0.000 ; free physical = 1004 ; free virtual = 25094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2295.848 ; gain = 0.000 ; free physical = 1004 ; free virtual = 25094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2295.848 ; gain = 0.000 ; free physical = 998 ; free virtual = 25087
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/constrs_1/new/Arty-A7-35.xdc]
Finished Parsing XDC File [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/constrs_1/new/Arty-A7-35.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/constrs_1/new/Arty-A7-35.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.699 ; gain = 0.000 ; free physical = 1000 ; free virtual = 25090
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.699 ; gain = 0.000 ; free physical = 1000 ; free virtual = 25090
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 1059 ; free virtual = 25147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 1059 ; free virtual = 25147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 1059 ; free virtual = 25147
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'leds_o_reg' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:151]
WARNING: [Synth 8-327] inferring latch for variable 'dp_o_reg' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'data3_o_reg' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:154]
WARNING: [Synth 8-327] inferring latch for variable 'data2_o_reg' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:155]
WARNING: [Synth 8-327] inferring latch for variable 'data1_o_reg' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:156]
WARNING: [Synth 8-327] inferring latch for variable 'data0_o_reg' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:157]
WARNING: [Synth 8-327] inferring latch for variable 's_button_last_local_reg' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:110]
WARNING: [Synth 8-327] inferring latch for variable 's_temp_local_reg' [/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.srcs/sources_1/new/display_control.vhd:150]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 1052 ; free virtual = 25142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   24 Bit       Adders := 1     
	   4 Input   22 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	               22 Bit    Registers := 7     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 5     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 29    
	   6 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multOp, operation Mode is: A2*(B:0x24).
DSP Report: register s_avg_speed_local_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A2*(B:0xfa).
DSP Report: register s_distance_local_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP s_inertia_local2, operation Mode is: A*B.
DSP Report: operator s_inertia_local2 is absorbed into DSP s_inertia_local2.
DSP Report: Generating DSP multOp, operation Mode is: A2*(B:0x3e8).
DSP Report: register s_work_local_reg is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*(B:0x24).
DSP Report: operator multOp is absorbed into DSP multOp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 1035 ; free virtual = 25131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|speedometer | A2*(B:0x24)  | 22     | 6      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|speedometer | A2*(B:0xfa)  | 20     | 8      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|speedometer | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|speedometer | A2*(B:0x3e8) | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|speedometer | A*(B:0x24)   | 22     | 6      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 920 ; free virtual = 25017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 920 ; free virtual = 25017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 918 ; free virtual = 25016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 917 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 917 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 917 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 917 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 917 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 917 ; free virtual = 25014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     3|
|6     |LUT4   |     3|
|7     |LUT5   |     1|
|8     |LUT6   |     8|
|9     |FDRE   |    37|
|10    |LD     |     5|
|11    |LDP    |     1|
|12    |IBUF   |     2|
|13    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 917 ; free virtual = 25014
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2359.699 ; gain = 0.000 ; free physical = 964 ; free virtual = 25062
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2359.699 ; gain = 63.852 ; free physical = 964 ; free virtual = 25062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.699 ; gain = 0.000 ; free physical = 1051 ; free virtual = 25148
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2359.699 ; gain = 0.000 ; free physical = 1012 ; free virtual = 25109
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 5 instances
  LDP => LDPE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2359.699 ; gain = 64.031 ; free physical = 1156 ; free virtual = 25253
INFO: [Common 17-1381] The checkpoint '/run/media/ondra/enc/Sync/BPC-EKT2L/BPC-DE1/projekt/Digital-Electronics-1-project/exercise_bike_console/exercise_bike_console.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  6 23:34:48 2021...
