Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.22-s017_1, built Sun Apr 01 2018
Options: 
Date:    Wed Feb 22 02:32:24 2023
Host:    compute-srv5.atme.in (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (12cores*96cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz 30720KB) (792277964KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (12 seconds elapsed).

WARNING: This version of the tool is 1788 days old.
@genus:root: 1> source ../tcl/wallace.tcl
Sourcing '../tcl/wallace.tcl' (Wed Feb 22 02:35:59 IST 2023)...
#@ Begin verbose source tcl/wallace.tcl
@file(wallace.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
model name	: Intel(R) Xeon(R) CPU E5-4650 v3 @ 2.10GHz
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1410.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 2097.615
cpu MHz		: 1830.000
cpu MHz		: 1200.000
cpu MHz		: 1575.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1620.000
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1410.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1410.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1785.000
cpu MHz		: 1410.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 1620.000
cpu MHz		: 1515.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1410.000
cpu MHz		: 1410.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1515.000
cpu MHz		: 2100.000
cpu MHz		: 1410.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1365.000
cpu MHz		: 1515.000
cpu MHz		: 1620.000
cpu MHz		: 1410.000
cpu MHz		: 1785.000
cpu MHz		: 1305.000
cpu MHz		: 1365.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1515.000
cpu MHz		: 1200.000
cpu MHz		: 1200.000
cpu MHz		: 1995.000
cpu MHz		: 1200.000
cpu MHz		: 1305.000
cpu MHz		: 1200.000
cpu MHz		: 2100.000
cpu MHz		: 1200.000
cpu MHz		: 1410.000
@file(wallace.tcl) 8: puts "Hostname : [info hostname]"
Hostname : compute-srv5.atme.in
@file(wallace.tcl) 15: set DESIGN pp_tree16x64
@file(wallace.tcl) 16: set GEN_EFF medium
@file(wallace.tcl) 17: set MAP_OPT_EFF high
@file(wallace.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(wallace.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(wallace.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(wallace.tcl) 21: set _LOG_PATH logs_${DATE}
@file(wallace.tcl) 23: set_db / .init_lib_search_path {../lib} 
  Setting attribute of root '/': 'init_lib_search_path' = ../lib
@file(wallace.tcl) 25: set_db / .init_hdl_search_path {../rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
@file(wallace.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(wallace.tcl) 41: read_libs {fast.lib slow.lib}

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work/../lib/fast.lib, Line 67517)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work/../lib/slow.lib, Line 67517)

  Message Summary for Library both libraries:
  *******************************************
  Could not find an attribute in the library. [LBR-436]: 1148
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. [LBR-38]
        : The libraries are 'fast_vdd1v0' and 'slow_vdd1v0'.
        : This is a common source of delay calculation confusion and is strongly discouraged.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ACHCONX2 and slow_vdd1v0/ACHCONX2).  Deleting (slow_vdd1v0/ACHCONX2).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX1 and slow_vdd1v0/ADDFHX1).  Deleting (slow_vdd1v0/ADDFHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX2 and slow_vdd1v0/ADDFHX2).  Deleting (slow_vdd1v0/ADDFHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHX4 and slow_vdd1v0/ADDFHX4).  Deleting (slow_vdd1v0/ADDFHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFHXL and slow_vdd1v0/ADDFHXL).  Deleting (slow_vdd1v0/ADDFHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX1 and slow_vdd1v0/ADDFX1).  Deleting (slow_vdd1v0/ADDFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX2 and slow_vdd1v0/ADDFX2).  Deleting (slow_vdd1v0/ADDFX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFX4 and slow_vdd1v0/ADDFX4).  Deleting (slow_vdd1v0/ADDFX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDFXL and slow_vdd1v0/ADDFXL).  Deleting (slow_vdd1v0/ADDFXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX1 and slow_vdd1v0/ADDHX1).  Deleting (slow_vdd1v0/ADDHX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX2 and slow_vdd1v0/ADDHX2).  Deleting (slow_vdd1v0/ADDHX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHX4 and slow_vdd1v0/ADDHX4).  Deleting (slow_vdd1v0/ADDHX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/ADDHXL and slow_vdd1v0/ADDHXL).  Deleting (slow_vdd1v0/ADDHXL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X1 and slow_vdd1v0/AND2X1).  Deleting (slow_vdd1v0/AND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X2 and slow_vdd1v0/AND2X2).  Deleting (slow_vdd1v0/AND2X2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X4 and slow_vdd1v0/AND2X4).  Deleting (slow_vdd1v0/AND2X4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X6 and slow_vdd1v0/AND2X6).  Deleting (slow_vdd1v0/AND2X6).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2X8 and slow_vdd1v0/AND2X8).  Deleting (slow_vdd1v0/AND2X8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND2XL and slow_vdd1v0/AND2XL).  Deleting (slow_vdd1v0/AND2XL).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (fast_vdd1v0/AND3X1 and slow_vdd1v0/AND3X1).  Deleting (slow_vdd1v0/AND3X1).
@file(wallace.tcl) 51: set_db / .lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(wallace.tcl) 58: read_hdl {test02.v}
            Reading Verilog file '../rtl/test02.v'
@file(wallace.tcl) 59: elaborate $DESIGN
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Libraries have 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'pp_tree16x64' from file '../rtl/test02.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'compressor42_vec' from file '../rtl/test02.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'pp_tree16x64'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            24            219                                      elaborate
@file(wallace.tcl) 60: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(wallace.tcl) 61: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:32:32 (Feb22) |  137.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:03:30) |  00:00:16(00:03:30) | 100.0(100.0) |    2:36:02 (Feb22) |  238.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(wallace.tcl) 65: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'pp_tree16x64'

No empty modules in design 'pp_tree16x64'

  Done Checking the design.
@file(wallace.tcl) 71: read_sdc {counter.sdc}
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '5' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
        : Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|hpin' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file 'counter.sdc': create_clock -name clk -period 1.3 -waveform {0 0.65} [get_ports clk ].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'VCLK'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '8' of the SDC file 'counter.sdc'  cannot find any ports named 'clk'
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The 'set_clock_uncertainty' command on line '8' of the SDC file 'counter.sdc' requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
        : This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '8' of the SDC file 'counter.sdc': set_clock_uncertainty -setup  0.47 [get_ports clk ].
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2047_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2048_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2049_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2050_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2051_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2052_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2053_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2054_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2055_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2056_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2057_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2058_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2059_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2060_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2061_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2062_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2063_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2064_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2065_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2066_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2067_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2068_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2069_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2070_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2071_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2072_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2073_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2074_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2075_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2076_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2077_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2078_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2079_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2080_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2081_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2082_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2083_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2084_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2085_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2086_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2087_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2088_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2089_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2090_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2091_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2092_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2093_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2094_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2095_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2096_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2097_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2098_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2099_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2100_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2101_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2102_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2103_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2104_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2105_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2106_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2107_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2108_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2109_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2110_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2111_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2112_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2113_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2114_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2115_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2116_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2117_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2118_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2119_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2120_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2121_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2122_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2123_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2124_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2125_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2126_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2127_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2128_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2129_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2130_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2131_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2132_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2133_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2134_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2135_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2136_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2137_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2138_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2139_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2140_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2141_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2142_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2143_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2144_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2145_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2146_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2147_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2148_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2149_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2150_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2151_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2152_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2153_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2154_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2155_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2156_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2157_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2158_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2159_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2160_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2161_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2162_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2163_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2164_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2165_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2166_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2167_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2168_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2169_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2170_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2171_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2172_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:pp_tree16x64/counter.sdc_line_13_2173_1'.
            Reading file '/home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work/counter.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      1 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      0 , failed      2 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 4
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
@file(wallace.tcl) 72: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(wallace.tcl) 77: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Feb22-02:35:59
@file(wallace.tcl) 82: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Feb22-02:35:59
@file(wallace.tcl) 87: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Feb22-02:35:59
@file(wallace.tcl) 91: check_timing_intent
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 22 2023  02:36:03 am
  Module:                 pp_tree16x64
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:pp_tree16x64/P0[0]
port:pp_tree16x64/P0[10]
port:pp_tree16x64/P0[11]
  ... 1021 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:pp_tree16x64/CARRY[0]
port:pp_tree16x64/CARRY[10]
port:pp_tree16x64/CARRY[11]
  ... 125 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                     1024
 Outputs without external load                                  128
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:       1152

@file(wallace.tcl) 101: if {[llength [all_registers]] > 0} { 
  define_cost_group -name I2C -design $DESIGN
  define_cost_group -name C2O -design $DESIGN
  define_cost_group -name C2C -design $DESIGN
  path_group -from [all_registers] -to [all_registers] -group C2C -name C2C
  path_group -from [all_registers] -to [all_outputs] -group C2O -name C2O
  path_group -from [all_inputs]  -to [all_registers] -group I2C -name I2C
}
@file(wallace.tcl) 110: define_cost_group -name I2O -design $DESIGN
@file(wallace.tcl) 111: path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
@file(wallace.tcl) 112: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
@file(wallace.tcl) 129: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(wallace.tcl) 130: syn_generic
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'pp_tree16x64' to generic gates using 'medium' effort.
  Setting attribute of design 'pp_tree16x64': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'pp_tree16x64'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'pp_tree16x64'.
      Removing temporary intermediate hierarchies under pp_tree16x64
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'pp_tree16x64'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'S3_FINAL' in module 'pp_tree16x64' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'S2_R' in module 'pp_tree16x64' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'S2_L' in module 'pp_tree16x64' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'S1_3' in module 'pp_tree16x64' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'S1_2' in module 'pp_tree16x64' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'S1_1' in module 'pp_tree16x64' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'S1_0' in module 'pp_tree16x64' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) pp_tree16x64...
            Starting partial collapsing (xors only) pp_tree16x64
            Finished partial collapsing.
            Starting xor partial collapsing pp_tree16x64
            Finished xor partial collapsing.
            Starting partial collapsing  pp_tree16x64
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pp_tree16x64
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:    19 ps
Target path end-point (Port: pp_tree16x64/SUM[63])

           Pin                       Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock VCLK)               <<<  launch                               0 R 
(counter.sdc_line_11_65_1)      ext delay                                
P1[62]                     (u)  in port                 4  4.4           
g18228/in_1                                                              
g18228/z                   (u)  unmapped_complex2       1  1.0           
g18229/in_1                                                              
g18229/z                   (u)  unmapped_nand2          2  2.2           
g17208/in_0                                                              
g17208/z                   (u)  unmapped_complex2       1  1.1           
g17209/in_1                                                              
g17209/z                   (u)  unmapped_nand2          4  4.0           
g15496/in_0                                                              
g15496/z                   (u)  unmapped_complex2       1  1.0           
g15497/in_1                                                              
g15497/z                   (u)  unmapped_nand2          2  2.2           
g14992/in_0                                                              
g14992/z                   (u)  unmapped_complex2       1  1.1           
g14993/in_1                                                              
g14993/z                   (u)  unmapped_nand2          4  4.0           
g13417/in_0                                                              
g13417/z                   (u)  unmapped_complex2       1  1.0           
g13418/in_1                                                              
g13418/z                   (u)  unmapped_nand2          2  2.2           
g12560/in_0                                                              
g12560/z                   (u)  unmapped_complex2       1  1.1           
g12561/in_1                                                              
g12561/z                   (u)  unmapped_nand2          3  3.0           
g11643/in_1                                                              
g11643/z                   (u)  unmapped_nand2          1  1.1           
g11322/in_0                                                              
g11322/z                   (u)  unmapped_nand2          2  2.0           
g11112/in_1                                                              
g11112/z                   (u)  unmapped_complex2       1  1.1           
g11113/in_1                                                              
g11113/z                   (u)  unmapped_nand2          2  2.0           
g10932/in_1                                                              
g10932/z                   (u)  unmapped_complex2       1  1.1           
g10933/in_1                                                              
g10933/z                   (u)  unmapped_nand2          2  2.0           
g10762/in_1                                                              
g10762/z                   (u)  unmapped_complex2       1  1.1           
g10763/in_1                                                              
g10763/z                   (u)  unmapped_nand2          2  2.0           
g10586/in_0                                                              
g10586/z                   (u)  unmapped_complex2       1  1.0           
g10587/in_1                                                              
g10587/z                   (u)  unmapped_nand2          2  2.2           
g10544/in_1                                                              
g10544/z                   (u)  unmapped_complex2       1  1.0           
g10545/in_1                                                              
g10545/z                   (u)  unmapped_nand2          3  3.3           
g10540/in_0                                                              
g10540/z                   (u)  unmapped_complex2       1  1.1           
g10541/in_1                                                              
g10541/z                   (u)  unmapped_nand2          2  2.0           
g10536/in_0                                                              
g10536/z                   (u)  unmapped_complex2       1  1.0           
g10537/in_1                                                              
g10537/z                   (u)  unmapped_nand2          1  0.0           
SUM[63]                    <<<  interconnect                             
                                out port                                 
(counter.sdc_line_14)           ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                    capture                           1300 R 
-------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : P1[62]
End-point    : SUM[63]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 270ps.
 
          Performing post-condense optimization ...

PBS_Generic_Opt-Post - Elapsed_Time 28, CPU_Time 25.395792999999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) | 100.0(100.0) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) |  96.2( 96.6) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:04:00) |  00:00:01(00:00:01) |   3.8(  3.4) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      6141     16392       238
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      8818     23537       320
##>G:Misc                              29
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       29
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'pp_tree16x64' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            35             31                                      syn_generic
@file(wallace.tcl) 131: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(wallace.tcl) 132: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:32:32 (Feb22) |  137.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:03:30) |  00:00:16(00:03:30) |  36.0( 87.1) |    2:36:02 (Feb22) |  238.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:01) |  00:00:28(00:00:31) |  64.0( 12.9) |    2:36:33 (Feb22) |  320.1 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(wallace.tcl) 133: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(wallace.tcl) 134: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work
QoS Summary for pp_tree16x64
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       135
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                       135
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     23,538
Total Cell Area:               23,538
Leaf Instances:                 8,818
Total Instances:                8,818
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:51
Real Runtime (h:m:s):        00:04:01
CPU  Elapsed (h:m:s):        00:00:59
Real Elapsed (h:m:s):        00:04:03
Memory (MB):                   956.08
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:02
Total Memory (MB):     956.08
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:pp_tree16x64 has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports_Feb22-02:35:59/generic_pp_tree16x64.db' for 'pp_tree16x64' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:03).
@file(wallace.tcl) 135: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work
QoS Summary for pp_tree16x64
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                       135
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                       135
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     23,538
Total Cell Area:               23,538
Leaf Instances:                 8,818
Total Instances:                8,818
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:51
Real Runtime (h:m:s):        00:04:01
CPU  Elapsed (h:m:s):        00:00:59
Real Elapsed (h:m:s):        00:04:03
Memory (MB):                   956.08
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:04
Total Memory (MB):     956.08
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(wallace.tcl) 146: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(wallace.tcl) 147: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'pp_tree16x64' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) |  92.7( 82.4) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:04:00) |  00:00:01(00:00:01) |   3.7(  2.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:05) |  00:00:01(00:00:05) |   3.7( 14.7) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) |  89.4( 82.4) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:04:00) |  00:00:01(00:00:01) |   3.5(  2.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:05) |  00:00:01(00:00:05) |   3.5( 14.7) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:04:05) |  00:00:01(00:00:00) |   3.5(  0.0) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'pp_tree16x64'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) pp_tree16x64...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) pp_tree16x64
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:    19 ps
Target path end-point (Port: pp_tree16x64/SUM[63])

           Pin                       Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock VCLK)               <<<  launch                               0 R 
(counter.sdc_line_11_65_1)      ext delay                                
P1[62]                     (u)  in port                 4  4.4           
g38489/in_1                                                              
g38489/z                   (u)  unmapped_complex2       1  1.0           
g38490/in_1                                                              
g38490/z                   (u)  unmapped_nand2          2  2.2           
g37123/in_0                                                              
g37123/z                   (u)  unmapped_complex2       1  1.1           
g37124/in_1                                                              
g37124/z                   (u)  unmapped_nand2          4  4.0           
g35802/in_0                                                              
g35802/z                   (u)  unmapped_complex2       1  1.0           
g35803/in_1                                                              
g35803/z                   (u)  unmapped_nand2          2  2.2           
g35095/in_1                                                              
g35095/z                   (u)  unmapped_complex2       1  1.0           
g35096/in_1                                                              
g35096/z                   (u)  unmapped_nand2          4  4.4           
g33867/in_1                                                              
g33867/z                   (u)  unmapped_complex2       1  1.0           
g33868/in_1                                                              
g33868/z                   (u)  unmapped_nand2          2  2.2           
g33415/in_0                                                              
g33415/z                   (u)  unmapped_complex2       1  1.1           
g33416/in_1                                                              
g33416/z                   (u)  unmapped_nand2          3  3.0           
g31860/in_1                                                              
g31860/z                   (u)  unmapped_nand2          1  1.1           
g31592/in_0                                                              
g31592/z                   (u)  unmapped_nand2          2  2.0           
g31261/in_0                                                              
g31261/z                   (u)  unmapped_complex2       1  1.0           
g31262/in_1                                                              
g31262/z                   (u)  unmapped_nand2          2  2.2           
g31033/in_0                                                              
g31033/z                   (u)  unmapped_complex2       1  1.1           
g31034/in_1                                                              
g31034/z                   (u)  unmapped_nand2          2  2.0           
g30775/in_0                                                              
g30775/z                   (u)  unmapped_complex2       1  1.0           
g30776/in_1                                                              
g30776/z                   (u)  unmapped_nand2          2  2.2           
g30760/in_0                                                              
g30760/z                   (u)  unmapped_complex2       1  1.1           
g30761/in_1                                                              
g30761/z                   (u)  unmapped_nand2          2  2.0           
g30675/in_0                                                              
g30675/z                   (u)  unmapped_complex2       1  1.0           
g30676/in_1                                                              
g30676/z                   (u)  unmapped_nand2          3  3.3           
g30668/in_0                                                              
g30668/z                   (u)  unmapped_complex2       1  1.1           
g30669/in_1                                                              
g30669/z                   (u)  unmapped_nand2          2  2.0           
g30664/in_0                                                              
g30664/z                   (u)  unmapped_complex2       1  1.0           
g30665/in_1                                                              
g30665/z                   (u)  unmapped_nand2          1  0.0           
SUM[63]                    <<<  interconnect                             
                                out port                                 
(counter.sdc_line_14)           ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                    capture                           1300 R 
-------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : P1[62]
End-point    : SUM[63]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 268ps.
 
          Restructuring (delay-based) pp_tree16x64...
          Done restructuring (delay-based) pp_tree16x64
        Optimizing component pp_tree16x64...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 96 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 96 CPUs usable)
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                     Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock VCLK)                   launch                                     0 R 
(counter.sdc_line_11_1_1)      ext delay                       +533     533 R 
P0[62]                         in port            1  1.1    0    +0     533 R 
g59794/A                                                         +0     533   
g59794/S                       ADDFX1             1  0.7   12   +63     596 F 
g59483/CI                                                        +0     596   
g59483/S                       ADDFX1             1  1.1   13   +64     661 R 
g59330/B                                                         +0     661   
g59330/S                       ADDFX1             1  0.7   12   +65     726 F 
g59263/CI                                                        +0     726   
g59263/CO                      ADDFX1             1  0.5   10   +43     768 F 
g59182/B                                                         +0     768   
g59182/Y                       XNOR2X1            1  0.6    8   +35     804 R 
g59175/B                                                         +0     804   
g59175/Y                       XNOR2X1            1  0.5    8   +31     834 F 
g59150/B                                                         +0     834   
g59150/Y                       XNOR2X1            1  0.6    8   +35     870 R 
g59110/B                                                         +0     870   
g59110/Y                       XNOR2X1            1  0.5    8   +31     900 F 
g59105/B                                                         +0     900   
g59105/Y                       XNOR2X1            1  0.7    9   +36     936 R 
g59045/CI                                                        +0     936   
g59045/S                       ADDFX1             1  0.0    7   +58     994 F 
SUM[63]                   <<<  interconnect                 7    +0     994 F 
                               out port                          +0     994 F 
(counter.sdc_line_14)          ext delay                       +133    1127 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                   capture                                 1300 R 
------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     173ps 
Start-point  : P0[62]
End-point    : SUM[63]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 4569        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2O                19      173              1300 

 
Global incremental target info
==============================
Cost Group 'I2O' target slack:    13 ps
Target path end-point (Port: pp_tree16x64/SUM[63])

          Pin                     Type       Fanout Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock VCLK)              <<<  launch                          0 R 
(counter.sdc_line_11_1_1)      ext delay                           
P0[62]                         in port            1  1.1           
g59794/A                                                           
g59794/S                       ADDFX1             1  0.7           
g59483/CI                                                          
g59483/S                       ADDFX1             1  1.1           
g59330/B                                                           
g59330/S                       ADDFX1             1  0.7           
g59263/CI                                                          
g59263/CO                      ADDFX1             1  0.5           
g59182/B                                                           
g59182/Y                       XNOR2X1            1  0.6           
g59175/B                                                           
g59175/Y                       XNOR2X1            1  0.5           
g59150/B                                                           
g59150/Y                       XNOR2X1            1  0.6           
g59110/B                                                           
g59110/Y                       XNOR2X1            1  0.5           
g59105/B                                                           
g59105/Y                       XNOR2X1            1  0.7           
g59045/CI                                                          
g59045/S                       ADDFX1             1  0.0           
SUM[63]                   <<<  interconnect                        
                               out port                            
(counter.sdc_line_14)          ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                   capture                      1300 R 
-------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : P0[62]
End-point    : SUM[63]

The global mapper estimates a slack for this path of 172ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
          Pin                     Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock VCLK)                   launch                                     0 R 
(counter.sdc_line_11_1_1)      ext delay                       +533     533 R 
P0[62]                         in port            1  1.1    0    +0     533 R 
g59794/A                                                         +0     533   
g59794/S                       ADDFX1             1  0.7   12   +63     596 F 
g59483/CI                                                        +0     596   
g59483/S                       ADDFX1             1  1.1   13   +64     661 R 
g59330/B                                                         +0     661   
g59330/S                       ADDFX1             1  0.7   12   +65     726 F 
g59263/CI                                                        +0     726   
g59263/CO                      ADDFX1             1  0.5   10   +43     768 F 
g59182/B                                                         +0     768   
g59182/Y                       XNOR2X1            1  0.6    8   +35     804 R 
g59175/B                                                         +0     804   
g59175/Y                       XNOR2X1            1  0.5    8   +31     834 F 
g59150/B                                                         +0     834   
g59150/Y                       XNOR2X1            1  0.6    8   +35     870 R 
g59110/B                                                         +0     870   
g59110/Y                       XNOR2X1            1  0.5    8   +31     900 F 
g59105/B                                                         +0     900   
g59105/Y                       XNOR2X1            1  0.7    9   +36     936 R 
g59045/CI                                                        +0     936   
g59045/S                       ADDFX1             1  0.0    7   +58     994 F 
SUM[63]                   <<<  interconnect                 7    +0     994 F 
                               out port                          +0     994 F 
(counter.sdc_line_14)          ext delay                       +133    1127 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                   capture                                 1300 R 
------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     173ps 
Start-point  : P0[62]
End-point    : SUM[63]

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                4569        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           I2O                13      173              1300 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

PBS_Techmap-Global Mapping - Elapsed_Time 19, CPU_Time 16.931577000000004
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) |  56.0( 52.8) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:04:00) |  00:00:01(00:00:01) |   2.2(  1.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:05) |  00:00:01(00:00:05) |   2.2(  9.4) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:04:05) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:04:24) |  00:00:16(00:00:19) |  37.4( 35.8) |    2:36:56 (Feb22) |  296.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/pp_tree16x64/fv_map.fv.json' for netlist 'fv/pp_tree16x64/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/pp_tree16x64/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/pp_tree16x64/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) |  54.8( 52.8) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:04:00) |  00:00:01(00:00:01) |   2.2(  1.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:05) |  00:00:01(00:00:05) |   2.2(  9.4) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:04:05) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:04:24) |  00:00:16(00:00:19) |  36.5( 35.8) |    2:36:56 (Feb22) |  296.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:24) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:56 (Feb22) |  298.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) |  54.8( 51.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:04:00) |  00:00:01(00:00:01) |   2.2(  1.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:05) |  00:00:01(00:00:05) |   2.2(  9.3) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:04:05) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:04:24) |  00:00:16(00:00:19) |  36.5( 35.2) |    2:36:56 (Feb22) |  296.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:24) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:56 (Feb22) |  298.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:01) |   0.0(  1.9) |    2:36:57 (Feb22) |  298.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:pp_tree16x64 ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:pp_tree16x64
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:pp_tree16x64'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) |  54.8( 51.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:04:00) |  00:00:01(00:00:01) |   2.2(  1.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:05) |  00:00:01(00:00:05) |   2.2(  9.3) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:04:05) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:04:24) |  00:00:16(00:00:19) |  36.5( 35.2) |    2:36:56 (Feb22) |  296.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:24) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:56 (Feb22) |  298.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:01) |   0.0(  1.9) |    2:36:57 (Feb22) |  298.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:57 (Feb22) |  298.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                  4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                   4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) |  54.8( 51.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:04:00) |  00:00:01(00:00:01) |   2.2(  1.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:05) |  00:00:01(00:00:05) |   2.2(  9.3) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:04:05) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:04:24) |  00:00:16(00:00:19) |  36.5( 35.2) |    2:36:56 (Feb22) |  296.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:24) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:56 (Feb22) |  298.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:01) |   0.0(  1.9) |    2:36:57 (Feb22) |  298.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:57 (Feb22) |  298.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:57 (Feb22) |  298.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:03:31) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:03 (Feb22) |  238.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:03:59) |  00:00:25(00:00:28) |  54.8( 51.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:04:00) |  00:00:01(00:00:01) |   2.2(  1.9) |    2:36:32 (Feb22) |  320.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:05) |  00:00:01(00:00:05) |   2.2(  9.3) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:04:05) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:37 (Feb22) |  279.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:04:24) |  00:00:16(00:00:19) |  36.5( 35.2) |    2:36:56 (Feb22) |  296.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:24) |  00:00:01(00:00:00) |   2.2(  0.0) |    2:36:56 (Feb22) |  298.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:01) |   0.0(  1.9) |    2:36:57 (Feb22) |  298.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:57 (Feb22) |  298.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:57 (Feb22) |  298.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:36:57 (Feb22) |  298.5 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -      8818     23537       279
##>M:Pre Cleanup                        0         -         -      8818     23537       279
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -       920      4569       298
##>M:Const Prop                         0       172         0       920      4569       298
##>M:Cleanup                            0       172         0       920      4569       298
##>M:MBCI                               0         -         -       920      4569       298
##>M:Misc                              20
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       21
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'pp_tree16x64'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            42             24                                      syn_map
@file(wallace.tcl) 148: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(wallace.tcl) 149: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:32:32 (Feb22) |  137.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:03:30) |  00:00:16(00:03:30) |  25.3( 79.2) |    2:36:02 (Feb22) |  238.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:01) |  00:00:28(00:00:31) |  44.8( 11.7) |    2:36:33 (Feb22) |  320.1 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:18(00:00:24) |  29.9(  9.1) |    2:36:57 (Feb22) |  298.5 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(wallace.tcl) 150: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work
QoS Summary for pp_tree16x64
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       135             173
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                       135             173
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     23,538           4,569
Total Cell Area:               23,538           4,569
Leaf Instances:                 8,818             920
Total Instances:                8,818             920
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:51        00:00:42
Real Runtime (h:m:s):        00:04:01        00:00:24
CPU  Elapsed (h:m:s):        00:00:59        00:01:41
Real Elapsed (h:m:s):        00:04:03        00:04:27
Memory (MB):                   956.08          929.47
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:25
Total Memory (MB):     929.47
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
Finished exporting design database to file 'reports_Feb22-02:35:59/map_pp_tree16x64.db' for 'pp_tree16x64' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:01, real = 00:02).
@file(wallace.tcl) 151: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work
QoS Summary for pp_tree16x64
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                       135             173
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                       135             173
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                  no_value        no_value
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     23,538           4,569
Total Cell Area:               23,538           4,569
Leaf Instances:                 8,818             920
Total Instances:                8,818             920
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:51        00:00:42
Real Runtime (h:m:s):        00:04:01        00:00:24
CPU  Elapsed (h:m:s):        00:00:59        00:01:41
Real Elapsed (h:m:s):        00:04:03        00:04:27
Memory (MB):                   956.08          929.47
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:27
Total Memory (MB):     929.47
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(wallace.tcl) 152: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(wallace.tcl) 155: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
@file(wallace.tcl) 160: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Feb22-02:35:59/rtl2intermediate.lec.do'.
@file(wallace.tcl) 172: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(wallace.tcl) 173: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'pp_tree16x64' using 'high' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:pp_tree16x64
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:pp_tree16x64'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                  4569        0         0         0        0        0
 const_prop                 4569        0         0         0        0        0
 hi_fo_buf                  4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        58  (        0 /        0 )  0.19
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        10  (        0 /       10 )  0.01
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   4569        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'pp_tree16x64'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              4                                      syn_opt
@file(wallace.tcl) 174: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work
QoS Summary for pp_tree16x64
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       135             173             173
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                       135             173             173
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     23,538           4,569           4,569
Total Cell Area:               23,538           4,569           4,569
Leaf Instances:                 8,818             920             920
Total Instances:                8,818             920             920
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:51        00:00:42        00:00:02
Real Runtime (h:m:s):        00:04:01        00:00:24        00:00:04
CPU  Elapsed (h:m:s):        00:00:59        00:01:41        00:01:43
Real Elapsed (h:m:s):        00:04:03        00:04:27        00:04:31
Memory (MB):                   956.08          929.47          926.47
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:29
Total Memory (MB):     926.47
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
Finished exporting design database to file 'reports_Feb22-02:35:59/syn_opt_pp_tree16x64.db' for 'pp_tree16x64' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(wallace.tcl) 175: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work
QoS Summary for pp_tree16x64
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                       135             173             173
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                       135             173             173
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     23,538           4,569           4,569
Total Cell Area:               23,538           4,569           4,569
Leaf Instances:                 8,818             920             920
Total Instances:                8,818             920             920
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:51        00:00:42        00:00:02
Real Runtime (h:m:s):        00:04:01        00:00:24        00:00:04
CPU  Elapsed (h:m:s):        00:00:59        00:01:41        00:01:43
Real Elapsed (h:m:s):        00:04:03        00:04:27        00:04:31
Memory (MB):                   956.08          929.47          926.47
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:30
Total Memory (MB):     926.47
Executable Version:    17.22-s017_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(wallace.tcl) 177: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(wallace.tcl) 178: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:32:32 (Feb22) |  137.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:03:30) |  00:00:16(00:03:30) |  24.5( 77.8) |    2:36:02 (Feb22) |  238.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:01) |  00:00:28(00:00:31) |  43.5( 11.5) |    2:36:33 (Feb22) |  320.1 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:18(00:00:24) |  29.0(  8.9) |    2:36:57 (Feb22) |  298.5 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:04:30) |  00:00:02(00:00:05) |   3.1(  1.9) |    2:37:02 (Feb22) |  269.7 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(wallace.tcl) 180: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
@file(wallace.tcl) 192: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(wallace.tcl) 193: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
@file(wallace.tcl) 194: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work
QoS Summary for pp_tree16x64
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       135             173             173             173
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                       135             173             173             173
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                         0               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     23,538           4,569           4,569           4,569
Total Cell Area:               23,538           4,569           4,569           4,569
Leaf Instances:                 8,818             920             920             920
Total Instances:                8,818             920             920             920
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:51        00:00:42        00:00:02        00:00:01
Real Runtime (h:m:s):        00:04:01        00:00:24        00:00:04        00:00:02
CPU  Elapsed (h:m:s):        00:00:59        00:01:41        00:01:43        00:01:44
Real Elapsed (h:m:s):        00:04:03        00:04:27        00:04:31        00:04:33
Memory (MB):                   956.08          929.47          926.47          926.47
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:04:31
Total Memory (MB):     926.47
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'pp_tree16x64'.
Finished exporting design database to file 'reports_Feb22-02:35:59/final_pp_tree16x64.db' for 'pp_tree16x64' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(wallace.tcl) 195: report_summary -directory $_REPORTS_PATH


Working Directory = /home/sgeuser114/Desktop/venkat/singleCycleProcessor/wallaceTreeBlock/work
QoS Summary for pp_tree16x64
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                       135             173             173             173
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                       135             173             173             173
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                  no_value        no_value        no_value        no_value
  I2O (ps):                         0               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     23,538           4,569           4,569           4,569
Total Cell Area:               23,538           4,569           4,569           4,569
Leaf Instances:                 8,818             920             920             920
Total Instances:                8,818             920             920             920
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:51        00:00:42        00:00:02        00:00:01
Real Runtime (h:m:s):        00:04:01        00:00:24        00:00:04        00:00:02
CPU  Elapsed (h:m:s):        00:00:59        00:01:41        00:01:43        00:01:44
Real Elapsed (h:m:s):        00:04:03        00:04:27        00:04:31        00:04:33
Memory (MB):                   956.08          929.47          926.47          926.47
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:04:32
Total Memory (MB):     926.47
Executable Version:    17.22-s017_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(wallace.tcl) 198: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(wallace.tcl) 206: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/pp_tree16x64/pp_tree16x64_mv.fv.json' for netlist 'outputs_Feb22-02:35:59/pp_tree16x64_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Feb22-02:35:59/intermediate2final.lec.do'.
@file(wallace.tcl) 210: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(wallace.tcl) 211: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    2:32:32 (Feb22) |  137.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:03:30) |  00:00:16(00:03:30) |  23.8( 76.9) |    2:36:02 (Feb22) |  238.4 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:52(00:04:01) |  00:00:28(00:00:31) |  42.2( 11.4) |    2:36:33 (Feb22) |  320.1 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:04:25) |  00:00:18(00:00:24) |  28.1(  8.8) |    2:36:57 (Feb22) |  298.5 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:04:30) |  00:00:02(00:00:05) |   3.0(  1.8) |    2:37:02 (Feb22) |  269.7 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:15(00:04:33) |  00:00:02(00:00:03) |   3.0(  1.1) |    2:37:05 (Feb22) |  269.7 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(wallace.tcl) 212: puts "============================"
============================
@file(wallace.tcl) 213: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(wallace.tcl) 214: puts "============================"
============================
@file(wallace.tcl) 216: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source tcl/wallace.tcl
no gcells found!
@genus:root: 2> 
@genus:root: 2> gui_show
@genus:root: 3> 
@genus:root: 3> 
@genus:root: 3> exit
Normal exit.