# Advanced-Scripting-Techniques-in-Design-and-Synthesis

### Lecture 1: Introduction to TCL task 
</br>
The task is to take a User Interface to take an Excel file as an input and provide the output as a datasheet. </br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/d854fc7c-2961-4f39-bad0-c55c524c2a40)


### Checking the contents of the CSV file

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6d15afa1-8e5c-447e-bc84-6f618b78ffa4)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6d63c62b-d393-4772-a1b7-9e1bada86e74)</br>

### Lecture 2: Introduction to sub-task
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/ff578704-857b-4b6e-8bb4-c9051f6e2988)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/702b5843-2fff-439f-93af-632cd6bc62c9)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/8bb1a14c-763f-44e0-895a-a83feee8e2cf)</br>

</br>
 
### YOSYS tool will help to synthesize the design.
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b5f6337b-a6dc-4a9c-8f2b-d934c22583a4)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/021a98b3-4a88-48a2-8b18-dd070204b9a7)</br>


### Convert csv file into an SDC file. (Creating input and output ports)
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/7fc06c42-7661-46d9-b5ac-6fcb3a5156b4)</br>

### OpenTimer is used to create the datasheet or performance chart.
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/3a2f715c-6975-41ad-965d-cdf68084a842)</br>
</br>

## Section 2: Sub-Task One: VSDSYNTH Toolbox usage scenarios 
### Lecture 3: Scenario 1 – The user doesn't provide an input CSV file 
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/48ae8ba8-b681-49fd-a525-e2f5082b0ed7)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b89992a9-2ee3-4848-a353-94bd77a51817)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/88ce2f6b-112e-4e23-8a6a-b8e5a79a6a3d)</br>
 
### CSV file not provided.
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/71ffaba3-4226-4f65-ba72-893b7b19fb92)</br>

### Lecture 4: Scenarios 2 & 3 - User providing incorrect CSV or typing "-help." 
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/239652c4-f678-4085-8e8f-1a651e826517)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/0c53401c-3707-4702-84ea-498bfdd269a6)</br>

### Checking incorrect CSV file
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b625c8b1-3e01-46cc-8d32-4bd87c9753c3)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/5d469363-95a3-4141-97fd-745757183edc)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/0181ed72-6d25-46bd-97c9-6ddcd9c4c064)</br>
</br>
### Creating “-help” for user guidance
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/7e226a4d-a6bc-4496-a39e-f5d308a5ecb9)</br>

## Day 2: Variable Creation and Processing Constraints from CSV</br>
### Lecture 5: Various tasks involved in format conversion.</br>
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/ab0f80f5-48a5-4672-86b1-f9e7bd4c52f7)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/7be6d2d6-b2d3-48f4-a587-3bce59ed6335)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/3c794ea7-fa11-49b4-a0a1-9f5c6b0ff999)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/fd9a708e-39f8-4da0-b855-76a171e65078)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/d56ab1c1-f884-43d7-929a-8100e22f28b7)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6a1cbad2-07e9-4dc4-b7c8-fcf13c8120dc)</br>
</br>

### Lecture 6: Auto-Create variables using matrix and arrays.</br>
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2da37485-8819-491c-b894-1ffbf4f463bc)</br>

Set filename [lindex $argv 0]</br>
</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/797f973b-a570-4ba0-a6eb-cf27ddc3f620)</br>


### Lecture 7: Initialize variables for auto-creation variables task.</br>
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/d9cfc731-5019-4235-acb9-b1e6487d8d81)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/4723d7d3-229d-4846-bd38-1d3cfd76f3bf)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b3619ad5-04aa-49ad-933a-84f12f4ecb9f)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/90bc752f-094b-4ec1-b721-3cb85ef30212)</br>

MAP FILE TO MATRIX</br>
</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/9f12b643-186b-49d7-818a-dec86e6fe251)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/661e2f0c-d127-4112-ab39-a37c3fe1b417)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/82de4e3e-a97b-4db6-8fa6-6436b44e8927)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/1c6b87b5-1bc3-4bdf-8499-3837cd99fb2c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/5c5b3fbe-2696-4a57-a6e2-64d3c8484e70)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/f241b6b8-4ac2-4180-afe0-03f4d494bcc3)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b8632977-68b6-4950-911a-356cf41e11bb)</br>

### Lecture 8: Auto creation of the first variable – DesignName</br>
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b9cf94cb-4e20-41ab-a6da-572cbdba053f)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/fcef21ed-71e2-44d9-8c26-112c47ac0119)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/c8a3f060-21de-4393-82ff-99016a12d48c)</br>
$DesignName = openMSP430</br>
</br>

### Lecture 9: Auto creation of variables complete.</br>
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/15cec14a-2952-4c74-a968-89b3e09eb959)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6faeb26e-777f-4716-9371-ba6fb45b3506)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/9aeee527-b178-4864-b203-9db8896bc11e)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/873a6818-2917-46d9-b56a-52cd2aa81d66)</br>
 
Mapping the matrix to the matrix. Then mapping matrix variables to a CSV file.</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/a0e7f868-ad1e-4db7-b4be-1221bd5a1720)</br>

### Lecture 10: Variable Creation DEMO using TCL.</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/964de725-3e97-4014-a19a-85ef6eef455c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/e0fdc80e-2b50-4cd1-973a-4d6c02af502d)</br>
 
Checking the auto-creation of the variables</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/c6170bd1-eb83-4684-bc41-9b7cd80f083b)</br>

## Section 4: Sub-Task Two - From CSV to format[1] and SDC - Processing constraints, CSV</br>
### Lecture 12: Checking the existence of files and folders mentioned in design_details.csv</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/0d07da72-16f7-4f35-a1a3-bf7db7bf75b9)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/cc94e2d3-d3df-44eb-9fc8-d144eb55824c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/98bb7d89-3d5b-4530-9d92-46eb4fb0c049)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2d8d07bd-d90a-4099-ba57-b3a4ed2f355f)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2f44c28d-ff05-4246-b14c-4ff161dec1d3)</br> 

### Lecture 13: Convert the constraints.csv file to a matrix object.</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/0f7b3d9c-89f7-4652-85a9-11936422ed22)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6e7201ca-0b10-4819-93ef-5d749d0d9593)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/a8b1b702-ada1-4920-8d9a-8f49e2f67910)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6ec54759-7d0a-4139-9f04-a6cc237b8d71)</br>

### Lecture 14: Compute row numbers using complex matrix processing.</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/297d903e-bae5-401e-ae08-c39035de85dc)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2fb37b07-b396-4cfe-88f9-16b7e25a5f78)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/07778601-7d81-4b2b-93c8-bfe40b0f312a)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/8a01936b-48fb-4e44-bb74-c100a3969f5f)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/f42dc3ce-cd0e-4664-91fb-b23411a919ca)</br>

### Lecture 15: DEMO for computing row numbers</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/036a2a41-3d91-47ab-b6df-c9a38f7b6a66)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b55077a9-17b9-40a1-a54d-b5fe253df9c6)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/881e68a8-bc78-4c04-a078-5b2117c181d8)</br>

## Day 3: Processing Clock and Input Constraints</br>
</br>
## Section 5: Sub-Task Two - From CSV to format[1] and SDC - Processing clock constraints</br>

### Lecture 16: Algorithm to identify the column number for clock latency constraints</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/8b63687b-2d47-489b-8753-3d685fac27db)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/de6898c8-beaa-412c-86fc-e492175df11d)</br>

</br>
 
### Lecture 17: Start writing clock latency constraints in the SDC file</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/c35e7ee0-11a1-4171-9106-9155b6514f7c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/0c493ed4-5176-4e59-8479-5222fc6040d3)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/549ff4ae-7888-43b5-9442-3ce2eccdb6b9)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/59f67d8e-5e5a-4c81-a4fc-51f1992deec2)</br>

</br>

### Lecture 18: Complete clock latency constraints and clock slew constraints in the SDC file</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/5e8a1a96-6b93-4bf3-a6bf-34925ede0acf)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/ec8dee50-5cd5-4d2b-bbd1-757364d71565)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/0d272922-8494-49ed-b90b-17b4469408e5)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/051435fe-67da-481c-8e52-256e670693a9)</br>

</br>

### Lecture 19: Code to create clock constraints with clock period and duty cycle</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/8dafdd05-ea81-4a7f-aa4e-022c2289ba08)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/1c2330b9-68bb-4746-a72c-fed3a699a993)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/dbc731a9-86c0-4a6e-927f-dbb2e7053862)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/455b7517-cb46-4eeb-87d1-b045d7368203)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/0935e176-9919-4a91-8455-5ede9df7428d)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/309272fc-8c4b-4e7d-a952-acc7ba72506c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/a8af8298-b602-4433-9c88-99521da061e4)</br>

</br>

### Lecture 20: DEMO for creating complete clock constraints</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/7d2e8f32-5ff7-42f3-8583-cd27fa772ef7)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/4950119d-9b64-4347-8c41-2f09b960062c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/65d3191e-759e-4641-a9f6-c1a4bbf32d3f)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/54844d7c-bce4-45c9-be5f-0bb8f0f227a7)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/45342607-3140-428b-80c7-7ebf2ababcce)</br>

 
</br>
 
 
## Section 6: Sub-Task Two - From CSV to format[1] and SDC - Processing input constraints</br>
### Lecture 21: Introduction to differentiating between bits and a bus.</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/e0ec720d-5227-46de-b1e4-3c12321498f3)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6ebaf9e7-3ba6-4dcd-b98d-f10165eaca92)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/435b37c5-4f7b-4a47-805f-e40634632031)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/4394167f-ef71-4eda-961e-128afdd1defe)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/a470c7d0-1432-42c9-9135-54da4e66f0e1)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/5910a8da-5150-4de0-90fd-f2d598313af1)</br>

</br>

### Lecture 22: Algorithm to categorize input ports as bits and bussed.</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/34654aae-64cc-4de5-b919-a342341f6fb1)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2a2076d8-15e5-4df6-bee1-d9ef062ac06d)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/3d02b99e-baa8-4640-8bcd-0ce259580de3)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/ba816177-98b7-4f88-8c40-1b763e2911d7)</br>

</br>

### Lecture 23: File Access and pattern creation steps</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/0521a6fe-1bd6-4936-90c4-b5abec0c9f87)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/3817740d-cb07-4e1c-8240-a9eeedb6a71a)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/7cb311aa-bbab-40ce-8a49-9f15cba42385)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/a57b4432-abaa-4992-91b1-d3aa9fe8a0be)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/32ecc217-f366-429b-9a7a-49e3b81b9e55)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/bee21c90-3d0f-4662-85b4-a2e2e9f3ed33)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2299d19c-a615-4ed2-935c-5418c9a0710b)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/671efc3d-fc63-4734-9f0a-3420642cff68)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/42a3b637-9310-425f-80f7-d108a6c09ef2)</br>

</br>

### Lecture 24: Regular expression and regular substitute to get fixed space strings.</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/7849e562-f1a2-4e01-8c7c-e5b394f91983)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/9254c8b1-d4b6-4cf7-8051-da16a51254d3)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/9a1d0398-5b35-4a0e-8d67-b5732c4e7ca9)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/73ded9c1-fa59-48cf-8d3e-2a5b8fdc5b80)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/d33f6c82-9352-47b8-894a-022c96292363)</br>

</br>

### Lecture 25: Demo for grepping input ports from all Verilog and reformatting for fixed space</br>
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/a7ce9006-8f2a-43b8-a3c2-8a81f105c089)
</br>

### Lecture 26: Read, split, uniquify, sort, and join input ports to remove duplication.</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2c615cdc-3c7a-4f22-a85c-da237f893254)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/cb30b783-fe9d-4a1a-b159-1a17faef089b)</br>
While $i = 5.</br>
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/1d7ac3bc-7477-4026-a98b-adafb2fc40d0)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/61ec2b2c-687e-4be4-8337-dd4d83b90598)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/4b17f679-5402-48d9-89d9-b489f8dfb6a3)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b0a5f781-699b-4e03-86d9-35c0e775fedc)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/bb7fe9c7-da64-422b-8283-c2acaaca35b2)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/790f6f91-5d06-4f1e-b629-48059eaa2e30)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/f8afd5fa-a45b-4f0d-a41f-22e090cc1b81)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/629bc97f-c752-4af2-ad1b-4769306dc43c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/8ca7f2c5-319c-4120-b4ef-f19ef911783b)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/3379c3d6-16a7-4d61-8e4d-45f5ee861da1)</br>

</br>

### Lecture 27: Evaluate the string length and Demo of bits/bussed differentiation script.</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/85ff65ba-26f2-42f9-9476-8d0261fbd627)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/fff748c5-22e1-4768-81c9-0d8d6e4ca5be)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/25119c7a-665c-4812-abf7-ac5c73fbef7c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/90ad8ac9-1bea-4c85-a0f6-2e084dfae60a)</br>

### Lecture 28: Demo for input constraints generation and bits/bussed differentiation
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/4e1c80f3-88ff-41b7-85ab-cf8ab4a735ce)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/f68ded97-b44b-4ce6-a09c-468a60b08c55)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/1d3dcc95-4ad6-418d-9a99-29ec2ea54596)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/eef37337-e1be-4b67-bcc7-860bde79fb0a)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/af0c2f27-e591-4dcc-9fe7-a0d6f67c6cc6)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/4965369a-e907-4d6c-b06c-2d3c3fa6092c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/a2fc3cb7-6082-4e8c-bceb-b364db4f8176)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/5163d9a8-15a0-4d8e-97a4-dc5fa36f5979)</br>
</br>


### Day 4: Complete Scripting and Yosys Synthesis Introduction</br>

Section 7: Full script for download and Conclusion</br>
</br>

![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/fedd0c25-9f57-4ded-8403-d90985d3ca0d)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/00a3ba4c-b48f-4ce4-9df8-5893c852a3d6)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b2465726-06c2-4ec4-b57d-4537e38ce658)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/968a0f5e-8a6f-41b9-964d-de5d6d282ffd)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/911ab48f-1cab-4ebf-8d03-ca57cd6df811)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/1634080c-b72f-4d2b-a4a0-121d53e1d324)</br>

</br>

## Lecture 29: Constraints generation logic for the output port and Conclusion!!</br>
### Section 8: Introduction to Yosys synthesis tool usage</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/78467c81-0b4a-4e02-bb75-8602893ddee8)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6b9dbe93-14a5-4a90-9ba8-9a7f0db6b3ca)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/5b07d61c-550f-4914-a1e4-d29708ea38a1)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/c3349673-60c2-4059-bb33-143613972dba)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/a7b015b4-51a5-425a-9f7e-09eb9cd6a09f)</br>

</br>

### Lecture 2: Example of a memory module RTL description</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/01410a6a-6fa3-4c54-b184-00c34c75672d)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2ec606ac-8454-4bd3-9fdc-623f04af8c0d)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6ed9a136-3784-4d71-8fe2-3cd35d0d0547)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/e20d0af5-dec0-4865-b226-98de90f6210f)</br>

</br>

### Lecture 3: Memory functionality and Synthesis using Yosys</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/f3caa5e9-2f8f-4c49-acdd-75aa16dd2c19)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/56640722-890d-4c65-a5e2-b8dfe81ef5f6)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/0ecd4d51-2b8a-49ea-95ed-7414ab3a30e1)</br>

</br>

### Lecture 4: Components and Gate level netlist description of Synthesized memory</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2d3090df-6fea-4e5e-a844-f4b299ab8a79)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/932bc847-49e2-4f47-b8d4-817592606f69)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/9d9008c8-5885-4235-b331-f88c64592198)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/ffe9e780-9dda-4554-a421-f00c9f4fbff4)</br>

</br>

### Lecture 5: Memory Write operation discussed in detail</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/026e5d0a-06ef-4019-aee3-1552e476af14)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/ade9ac5f-9e4d-4924-ac10-300a3d6eed4c)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/a218fa8b-99c1-45d5-a7cb-f6d7dd209727)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/2a6ca5de-feb9-4682-bc7a-bde9b55b91a6)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/e3e2930d-075e-4113-8df6-01c8e07c6165)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/bddf2ab5-c623-4543-8621-c4d2a0458500)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/6a8e27d5-12d5-4f32-b58c-789a11acc76f)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/7a686f94-8e86-4655-9eef-a0efe645d8ed)</br>


### Lecture 6: Memory Read operation and TCL scripting agenda</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/71e9cff2-864f-4cd3-a874-eb253f1e80d3)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/9bcfb903-4124-4c63-a0ef-46e35ea06c7b)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/dab915d4-060e-468f-b58b-f1a00d402a10)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b8f2ffd7-ca57-4325-9ac2-da8175e21f9e)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/f5e52e2b-bf6b-4c00-8cc5-e8178e6c2181)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/f900878f-457f-4eeb-a376-d768d77d4fb5)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/7fd146b7-7a6f-4734-b4fa-85e92b8c2576)</br>
![image](https://github.com/srsapireddy/Advanced-TCL-Scripting/assets/32967087/b43dbfdc-cd01-4dcd-a7a3-d517c58f1dc4)</br>

</br>

## Section 9: Hierarchy check and error handling script creation for Yosys</br>
</br>
### Lecture 7: Script to do a hierarchy check</br>
### Lecture 8: Demo for hierarchy check script generation</br>
### Lecture 9: Demo for error handling concept in hierarchy check</br>
### Lecture 10: Error handling script for hierarchy check</br>
### Lecture 11: Demo for error handling script</br></br>

## Day 5: Advanced Scripting Techniques and Quality of Results Generation</br>

## Section 10: Synthesis main file scripting and output file editing</br>

### Lecture 12: Synthesis script creation and demo</br>
### Lecture 13: Need and script to edit Yosys output netlist</br>
### Lecture 14: Demo to edit output netlist and Introduction to 'procs'</br>

## Section 11: World of 'Procs'</br>

Lecture 15: Redirect stdout proc and demo of TCL array command</br>
Lecture 16: 'set_multi_cpu_usage' proc</br>
Lecture 17: Demo for 'set_multi_cpu_usage' proc</br>
Lecture 18: read_lib and read_verilog proc demo</br>

Section 12: read_sdc proc - interpret clock generation constraints</br>

Lecture 19: Read SDC file and replace square brackets by 'null'</br>
Lecture 20: Evaluate clock period and clock port name from processed SDC</br>
Lecture 21: Evaluate duty cycle and create clock in opentimer format</br>
Lecture 22: Demo to convert constraints from SDC format to opentimer format</br>
Section 13: read_sdc proc - interpret IO delays and transition constraints</br>

Lecture 23: Grep clock latency and port name from SDC file</br>
Lecture 24: Convert set_clock_latency SDC to opentimer format</br>
Lecture 25: Demo to convert set_clock_latency in SDC to arrival_time in opentimer</br>
Lecture 26: Script and demo convert transition and input delay to opentimer format</br>
Lecture 27: Script and demo to convert output SDC constraints to opentimer format</br>
Section 14: Process bussed ports and configuration file creation</br>

Lecture 28: Script to expand bussed input ports for arrival time constraints</br>
Lecture 29: Script and demo to convert all bussed constraints to bit-blasted</br>
Lecture 30: Opentimer configuration file creation</br>
Section 15: Quality of results (QOR) generation algorithm</br>

Lecture 31: Script to obtain STA runtime</br>
Lecture 32: Script to obtain WNS and FEP for reg2out violations</br>
Lecture 33: Script and demo for instance count, WNS, and FEP for setup and hold</br>
Lecture 34: Script and demo for report formatting</br>
Section 16: Conclusion</br>

Lecture 35: Conclusion and acknowledgments</br>
