{
    "nl": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/34-openroad-cts/pm32.nl.v",
    "pnl": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/34-openroad-cts/pm32.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/34-openroad-cts/pm32.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/34-openroad-cts/pm32.odb",
    "sdc": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/34-openroad-cts/pm32.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/12-openroad-staprepnr/nom_tt_025C_1v80/pm32__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/12-openroad-staprepnr/nom_ss_100C_1v60/pm32__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/12-openroad-staprepnr/nom_ff_n40C_1v95/pm32__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/05-yosys-jsonheader/pm32.h.json",
    "vh": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/28-odb-writeverilogheader/pm32.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 442,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1117,
        "design__instance__area": 8719.61,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.000532475,
        "power__switching__total": 0.00021118,
        "power__leakage__total": 4.90457e-09,
        "power__total": 0.000743661,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.256337,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.256953,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.193264,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 18.5151,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.193264,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 23.5827,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 329,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 8,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6331300107835965,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 16.446510396850343,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.63313,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 22.26903,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 296,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 8,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.030879744080262908,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 18.69845664562313,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.03088,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 24.018097,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 11,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.256337,
        "clock__skew__worst_setup": 0.256953,
        "timing__hold__ws": 0.193264,
        "timing__setup__ws": 18.5151,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.193264,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 23.5827,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 138.155 148.875",
        "design__core__bbox": "5.52 10.88 132.48 136.0",
        "design__io": 134,
        "design__die__area": 20567.8,
        "design__core__area": 15885.2,
        "design__instance__count__stdcell": 1117,
        "design__instance__area__stdcell": 8719.61,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.548913,
        "design__instance__utilization__stdcell": 0.548913,
        "design__instance__count__class:inverter": 164,
        "design__instance__count__class:sequential_cell": 170,
        "design__instance__count__class:multi_input_combinational_cell": 348,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 92,
        "design__instance__count__class:tap_cell": 216,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 132,
        "design__io__hpwl": 6984948,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 315.671,
        "design__instance__displacement__mean": 0.261,
        "design__instance__displacement__max": 9.66,
        "route__wirelength__estimated": 14855.2,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 187,
        "design__instance__count__class:clock_buffer": 21,
        "design__instance__count__class:clock_inverter": 11
    }
}