

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Tue Aug  6 22:21:00 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT_LP
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  37470|  37470|  37470|  37470|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-------+-------+-------+-------+---------+
        |                       |            |    Latency    |    Interval   | Pipeline|
        |        Instance       |   Module   |  min  |  max  |  min  |  max  |   Type  |
        +-----------------------+------------+-------+-------+-------+-------+---------+
        |grp_dense_1_fu_435     |dense_1     |  11411|  11411|  11411|  11411|   none  |
        |grp_conv_2_fu_447      |conv_2      |   9900|   9900|   9900|   9900|   none  |
        |grp_conv_1_fu_575      |conv_1      |   6802|   6802|   6802|   6802|   none  |
        |grp_dense_out_fu_588   |dense_out   |    982|    982|    982|    982|   none  |
        |grp_max_pool_1_fu_600  |max_pool_1  |   1021|   1021|   1021|   1021|   none  |
        |grp_max_pool_2_fu_620  |max_pool_2  |    805|    805|    805|    805|   none  |
        |grp_flat_fu_628        |flat        |    402|    402|    402|    402|   none  |
        +-----------------------+------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------------------------+------+------+----------+-----------+-----------+------+----------+
        |                            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                    |  1624|  1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1                 |    56|    56|         2|          -|          -|    28|    no    |
        |- DENSE_2_LOOP_FLAT_2_LOOP  |  4508|  4508|        12|          3|          1|  1500|    yes   |
        +----------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    318|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       72|    119|   59171|  53075|    0|
|Memory           |       34|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|    875|    -|
|Register         |        0|      -|     435|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      106|    119|   59702|  54362|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       37|     54|      56|    102|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U       |cnn_CRTL_BUS_s_axi    |        0|      0|     36|     40|    0|
    |cnn_fadd_32ns_32ncud_U152  |cnn_fadd_32ns_32ncud  |        0|      2|    227|    403|    0|
    |cnn_fcmp_32ns_32neOg_U154  |cnn_fcmp_32ns_32neOg  |        0|      0|     66|    239|    0|
    |cnn_fmul_32ns_32ndEe_U153  |cnn_fmul_32ns_32ndEe  |        0|      3|    128|    320|    0|
    |grp_conv_1_fu_575          |conv_1                |        6|     31|   6324|   7429|    0|
    |grp_conv_2_fu_447          |conv_2                |        0|     56|  14546|  13247|    0|
    |grp_dense_1_fu_435         |dense_1               |       65|     12|  34535|  24117|    0|
    |grp_dense_out_fu_588       |dense_out             |        1|     14|   1869|   3679|    0|
    |grp_flat_fu_628            |flat                  |        0|      0|     76|    390|    0|
    |grp_max_pool_1_fu_600      |max_pool_1            |        0|      1|    860|   1787|    0|
    |grp_max_pool_2_fu_620      |max_pool_2            |        0|      0|    504|   1424|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                      |                      |       72|    119|  59171|  53075|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_input_U      |cnn_conv_1_input      |        2|   0|   0|    0|   784|   32|     1|        25088|
    |conv_1_out_0_U      |cnn_conv_1_out_0      |        4|   0|   0|    0|  2028|   32|     1|        64896|
    |conv_1_out_1_U      |cnn_conv_1_out_0      |        4|   0|   0|    0|  2028|   32|     1|        64896|
    |conv_2_out_U        |cnn_conv_2_out        |        4|   0|   0|    0|  1936|   32|     1|        61952|
    |dense_1_out_U       |cnn_dense_1_out       |        1|   0|   0|    0|    50|   32|     1|         1600|
    |dense_2_bias_U      |cnn_dense_2_bias      |        0|  32|  15|    0|    30|   32|     1|          960|
    |dense_2_out_U       |cnn_dense_2_out       |        0|  64|  15|    0|    30|   32|     1|          960|
    |dense_2_weights_U   |cnn_dense_2_weights   |        4|   0|   0|    0|  1500|   32|     1|        48000|
    |flat_array_U        |cnn_flat_array        |        2|   0|   0|    0|   400|   32|     1|        12800|
    |max_pool_1_out_0_U  |cnn_max_pool_1_oubgk  |        2|   0|   0|    0|   169|   32|     1|         5408|
    |max_pool_1_out_1_U  |cnn_max_pool_1_oubgk  |        2|   0|   0|    0|   169|   32|     1|         5408|
    |max_pool_1_out_2_U  |cnn_max_pool_1_oubgk  |        2|   0|   0|    0|   169|   32|     1|         5408|
    |max_pool_1_out_3_U  |cnn_max_pool_1_oubgk  |        2|   0|   0|    0|   169|   32|     1|         5408|
    |max_pool_1_out_4_U  |cnn_max_pool_1_oubgk  |        2|   0|   0|    0|   169|   32|     1|         5408|
    |max_pool_1_out_5_U  |cnn_max_pool_1_oubgk  |        2|   0|   0|    0|   169|   32|     1|         5408|
    |max_pool_2_out_U    |cnn_max_pool_2_out    |        1|   0|   0|    0|   400|   32|     1|        12800|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |       34|  96|  30|    0| 10200|  512|    16|       326400|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_816_p2       |     +    |      0|  0|  12|          12|          12|
    |add_ln27_fu_722_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln28_fu_727_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln9_fu_743_p2        |     +    |      0|  0|  13|          11|           1|
    |i_1_fu_749_p2            |     +    |      0|  0|  15|           5|           1|
    |i_fu_659_p2              |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_665_p2          |     +    |      0|  0|  14|          10|           5|
    |j_1_fu_707_p2            |     +    |      0|  0|  15|           5|           1|
    |j_fu_827_p2              |     +    |      0|  0|  15|           6|           1|
    |sub_ln14_fu_810_p2       |     -    |      0|  0|  12|          12|          12|
    |sub_ln27_fu_695_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln19_fu_884_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_840_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_755_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln19_2_fu_872_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_866_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_fu_653_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_701_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_fu_737_p2       |   icmp   |      0|  0|  13|          11|          11|
    |or_ln19_fu_878_p2        |    or    |      0|  0|   2|           1|           1|
    |dense_2_out_d0           |  select  |      0|  0|  32|           1|           1|
    |select_ln14_1_fu_761_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln14_2_fu_769_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln14_fu_832_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 318|         169|         101|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter3                  |    9|          2|    1|          2|
    |ap_phi_mux_i_0_i_phi_fu_405_p4           |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_394_p4  |    9|          2|   11|         22|
    |ap_phi_mux_j_0_i_phi_fu_428_p4           |    9|          2|    6|         12|
    |ap_phi_mux_sum_0_i_phi_fu_416_p4         |    9|          2|   32|         64|
    |conv_1_input_address0                    |   15|          3|   10|         30|
    |conv_1_input_ce0                         |   15|          3|    1|          3|
    |conv_1_input_ce1                         |    9|          2|    1|          2|
    |conv_1_out_0_address0                    |   15|          3|   11|         33|
    |conv_1_out_0_ce0                         |   15|          3|    1|          3|
    |conv_1_out_0_ce1                         |    9|          2|    1|          2|
    |conv_1_out_0_we0                         |    9|          2|    1|          2|
    |conv_1_out_1_address0                    |   15|          3|   11|         33|
    |conv_1_out_1_ce0                         |   15|          3|    1|          3|
    |conv_1_out_1_ce1                         |    9|          2|    1|          2|
    |conv_1_out_1_we0                         |    9|          2|    1|          2|
    |conv_2_out_address0                      |   15|          3|   11|         33|
    |conv_2_out_ce0                           |   15|          3|    1|          3|
    |conv_2_out_ce1                           |    9|          2|    1|          2|
    |conv_2_out_we0                           |    9|          2|    1|          2|
    |dense_1_out_address0                     |   15|          3|    6|         18|
    |dense_1_out_ce0                          |   15|          3|    1|          3|
    |dense_1_out_we0                          |    9|          2|    1|          2|
    |dense_2_out_address0                     |   15|          3|    5|         15|
    |dense_2_out_ce0                          |   15|          3|    1|          3|
    |flat_array_address0                      |   15|          3|    9|         27|
    |flat_array_ce0                           |   15|          3|    1|          3|
    |flat_array_ce1                           |    9|          2|    1|          2|
    |flat_array_we0                           |    9|          2|    1|          2|
    |grp_fu_636_p0                            |   15|          3|   32|         96|
    |grp_fu_636_p1                            |   15|          3|   32|         96|
    |i_0_i_reg_401                            |    9|          2|    5|         10|
    |i_0_reg_358                              |    9|          2|    5|         10|
    |indvar_flatten_reg_390                   |    9|          2|   11|         22|
    |ix_in_0_reg_346                          |    9|          2|   10|         20|
    |ix_in_1_reg_369                          |    9|          2|   10|         20|
    |j_0_i_reg_424                            |    9|          2|    6|         12|
    |j_0_reg_379                              |    9|          2|    5|         10|
    |max_pool_1_out_0_address0                |   15|          3|    8|         24|
    |max_pool_1_out_0_ce0                     |   15|          3|    1|          3|
    |max_pool_1_out_0_ce1                     |    9|          2|    1|          2|
    |max_pool_1_out_0_we0                     |    9|          2|    1|          2|
    |max_pool_1_out_1_address0                |   15|          3|    8|         24|
    |max_pool_1_out_1_ce0                     |   15|          3|    1|          3|
    |max_pool_1_out_1_ce1                     |    9|          2|    1|          2|
    |max_pool_1_out_1_we0                     |    9|          2|    1|          2|
    |max_pool_1_out_2_address0                |   15|          3|    8|         24|
    |max_pool_1_out_2_ce0                     |   15|          3|    1|          3|
    |max_pool_1_out_2_ce1                     |    9|          2|    1|          2|
    |max_pool_1_out_2_we0                     |    9|          2|    1|          2|
    |max_pool_1_out_3_address0                |   15|          3|    8|         24|
    |max_pool_1_out_3_ce0                     |   15|          3|    1|          3|
    |max_pool_1_out_3_ce1                     |    9|          2|    1|          2|
    |max_pool_1_out_3_we0                     |    9|          2|    1|          2|
    |max_pool_1_out_4_address0                |   15|          3|    8|         24|
    |max_pool_1_out_4_ce0                     |   15|          3|    1|          3|
    |max_pool_1_out_4_ce1                     |    9|          2|    1|          2|
    |max_pool_1_out_4_we0                     |    9|          2|    1|          2|
    |max_pool_1_out_5_address0                |   15|          3|    8|         24|
    |max_pool_1_out_5_ce0                     |   15|          3|    1|          3|
    |max_pool_1_out_5_ce1                     |    9|          2|    1|          2|
    |max_pool_1_out_5_we0                     |    9|          2|    1|          2|
    |max_pool_2_out_address0                  |   15|          3|    9|         27|
    |max_pool_2_out_ce0                       |   15|          3|    1|          3|
    |max_pool_2_out_we0                       |    9|          2|    1|          2|
    |sum_0_i_reg_412                          |    9|          2|   32|         64|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  875|        183|  361|        939|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln27_reg_929                     |  11|   0|   11|          0|
    |add_ln28_reg_934                     |  10|   0|   10|          0|
    |add_ln9_reg_943                      |  11|   0|   11|          0|
    |ap_CS_fsm                            |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |grp_conv_1_fu_575_ap_start_reg       |   1|   0|    1|          0|
    |grp_conv_2_fu_447_ap_start_reg       |   1|   0|    1|          0|
    |grp_dense_1_fu_435_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_out_fu_588_ap_start_reg    |   1|   0|    1|          0|
    |grp_flat_fu_628_ap_start_reg         |   1|   0|    1|          0|
    |grp_max_pool_1_fu_600_ap_start_reg   |   1|   0|    1|          0|
    |grp_max_pool_2_fu_620_ap_start_reg   |   1|   0|    1|          0|
    |i_0_i_reg_401                        |   5|   0|    5|          0|
    |i_0_reg_358                          |   5|   0|    5|          0|
    |i_reg_901                            |   5|   0|    5|          0|
    |icmp_ln13_1_reg_1000                 |   1|   0|    1|          0|
    |icmp_ln13_reg_948                    |   1|   0|    1|          0|
    |icmp_ln9_reg_939                     |   1|   0|    1|          0|
    |indvar_flatten_reg_390               |  11|   0|   11|          0|
    |ix_in_0_reg_346                      |  10|   0|   10|          0|
    |ix_in_1_reg_369                      |  10|   0|   10|          0|
    |ix_in_reg_906                        |  10|   0|   10|          0|
    |j_0_i_reg_424                        |   6|   0|    6|          0|
    |j_0_reg_379                          |   5|   0|    5|          0|
    |j_1_reg_919                          |   5|   0|    5|          0|
    |j_reg_989                            |   6|   0|    6|          0|
    |select_ln14_1_reg_953                |   6|   0|    6|          0|
    |select_ln14_2_reg_958                |   5|   0|    5|          0|
    |select_ln14_2_reg_958_pp0_iter1_reg  |   5|   0|    5|          0|
    |sub_ln27_reg_911                     |   9|   0|   11|          2|
    |sum_0_i_reg_412                      |  32|   0|   32|          0|
    |sum_reg_1009                         |  32|   0|   32|          0|
    |tmp_7_i_reg_984                      |  32|   0|   32|          0|
    |tmp_i_reg_1025                       |  32|   0|   32|          0|
    |zext_ln14_reg_1004                   |   5|   0|   64|         59|
    |zext_ln14_reg_1004_pp0_iter3_reg     |   5|   0|   64|         59|
    |icmp_ln13_1_reg_1000                 |  64|  32|    1|          0|
    |icmp_ln9_reg_939                     |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 435|  64|  429|        120|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 28 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 16 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%conv_1_input = alloca [784 x float], align 4" [cnn/cnn.cpp:19]   --->   Operation 33 'alloca' 'conv_1_input' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141, [1 x i8]* @p_str141, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141) nounwind" [cnn/cnn.cpp:18]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141, [1 x i8]* @p_str141, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141) nounwind" [cnn/cnn.cpp:18]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str242, i32 0, i32 0, [1 x i8]* @p_str141, i32 0, i32 0, [9 x i8]* @p_str343, [1 x i8]* @p_str141, [1 x i8]* @p_str141, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str141) nounwind" [cnn/cnn.cpp:18]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/cnn.cpp:23]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %.loopexit.loopexit ]"   --->   Operation 38 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 39 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn/cnn.cpp:23]   --->   Operation 40 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/cnn.cpp:23]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %meminst.preheader, label %1" [cnn/cnn.cpp:23]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn/cnn.cpp:28]   --->   Operation 44 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_45 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn/cnn.cpp:27]   --->   Operation 45 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %tmp_45 to i11" [cnn/cnn.cpp:27]   --->   Operation 46 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_46 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn/cnn.cpp:27]   --->   Operation 47 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %tmp_46 to i11" [cnn/cnn.cpp:27]   --->   Operation 48 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%sub_ln27 = sub i11 %zext_ln27, %zext_ln27_2" [cnn/cnn.cpp:27]   --->   Operation 49 'sub' 'sub_ln27' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 50 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input, [2028 x float]* @conv_1_out_0, [2028 x float]* @conv_1_out_1) nounwind" [cnn/cnn.cpp:33]   --->   Operation 51 'call' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %1 ], [ %add_ln28, %3 ]" [cnn/cnn.cpp:28]   --->   Operation 52 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 53 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn/cnn.cpp:25]   --->   Operation 54 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_0, 1" [cnn/cnn.cpp:25]   --->   Operation 56 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.loopexit.loopexit, label %3" [cnn/cnn.cpp:25]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i10 %ix_in_1 to i64" [cnn/cnn.cpp:27]   --->   Operation 58 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27_1" [cnn/cnn.cpp:27]   --->   Operation 59 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 60 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i5 %j_0 to i11" [cnn/cnn.cpp:27]   --->   Operation 61 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.63ns)   --->   "%add_ln27 = add i11 %sub_ln27, %zext_ln27_3" [cnn/cnn.cpp:27]   --->   Operation 62 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %ix_in_1, 1" [cnn/cnn.cpp:28]   --->   Operation 63 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 65 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 65 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i11 %add_ln27 to i64" [cnn/cnn.cpp:27]   --->   Operation 66 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%conv_1_input_addr = getelementptr [784 x float]* %conv_1_input, i64 0, i64 %sext_ln27" [cnn/cnn.cpp:27]   --->   Operation 67 'getelementptr' 'conv_1_input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.25ns)   --->   "store float %cnn_input_load, float* %conv_1_input_addr, align 4" [cnn/cnn.cpp:27]   --->   Operation 68 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %2" [cnn/cnn.cpp:25]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x float]* %conv_1_input, [2028 x float]* @conv_1_out_0, [2028 x float]* @conv_1_out_1) nounwind" [cnn/cnn.cpp:33]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind" [cnn/cnn.cpp:38]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([169 x float]* @max_pool_1_out_0, [169 x float]* @max_pool_1_out_1, [169 x float]* @max_pool_1_out_2, [169 x float]* @max_pool_1_out_3, [169 x float]* @max_pool_1_out_4, [169 x float]* @max_pool_1_out_5) nounwind" [cnn/cnn.cpp:38]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind" [cnn/cnn.cpp:43]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind" [cnn/cnn.cpp:48]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x float]* @flat_array) nounwind" [cnn/cnn.cpp:53]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 79 [2/2] (0.00ns)   --->   "call fastcc void @dense_1([50 x float]* @dense_1_out) nounwind" [cnn/cnn.cpp:58]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 1.76>
ST_15 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @dense_1([50 x float]* @dense_1_out) nounwind" [cnn/cnn.cpp:58]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 81 [1/1] (1.76ns)   --->   "br label %4" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 13> <Delay = 11.2>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %meminst.preheader ], [ %add_ln9, %ifFalse ]" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 82 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %meminst.preheader ], [ %select_ln14_2, %ifFalse ]" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 83 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%sum_0_i = phi float [ 0.000000e+00, %meminst.preheader ], [ %sum, %ifFalse ]"   --->   Operation 84 'phi' 'sum_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ 0, %meminst.preheader ], [ %j, %ifFalse ]"   --->   Operation 85 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (1.88ns)   --->   "%icmp_ln9 = icmp eq i11 %indvar_flatten, -548" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 86 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [1/1] (1.63ns)   --->   "%add_ln9 = add i11 %indvar_flatten, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 87 'add' 'add_ln9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %dense_2.exit, label %FLAT_2_LOOP" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i_0_i, 1" [cnn/dense_2.cpp:9->cnn/cnn.cpp:63]   --->   Operation 89 'add' 'i_1' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0_i, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 90 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (1.18ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i6 0, i6 %j_0_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 91 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (1.21ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i5 %i_1, i5 %i_0_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 92 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %select_ln14_2 to i12" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 93 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i6 %select_ln14_1 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 94 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_47 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln14_1, i5 0)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 95 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln14_401 = zext i11 %tmp_47 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 96 'zext' 'zext_ln14_401' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_48 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %select_ln14_1, i1 false)" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 97 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln14_402 = zext i7 %tmp_48 to i12" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 98 'zext' 'zext_ln14_402' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_401, %zext_ln14_402" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 99 'sub' 'sub_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 100 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14 = add i12 %sub_ln14, %zext_ln13" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 100 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 101 'sext' 'sext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 102 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 103 'getelementptr' 'dense_1_out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_16 : Operation 104 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 104 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_16 : Operation 105 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 105 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>

State 17 <SV = 14> <Delay = 15.6>
ST_17 : Operation 106 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 106 'load' 'dense_1_out_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_17 : Operation 107 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 107 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_17 : Operation 108 [2/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 108 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 12.3>
ST_18 : Operation 109 [1/2] (12.3ns)   --->   "%tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 109 'fmul' 'tmp_7_i' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 110 [1/1] (1.82ns)   --->   "%j = add i6 %select_ln14_1, 1" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 110 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 11.2>
ST_19 : Operation 111 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp_ln13, float 0.000000e+00, float %sum_0_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 111 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 112 [4/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 112 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (1.42ns)   --->   "%icmp_ln13_1 = icmp eq i6 %j, -14" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 113 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 114 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 21.7>
ST_20 : Operation 115 [3/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 115 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 21.7>
ST_21 : Operation 116 [2/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 116 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 21.7>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %select_ln14_2 to i64" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 117 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_22 : Operation 118 [1/4] (10.5ns)   --->   "%sum = fadd float %select_ln14, %tmp_7_i" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 118 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 119 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_22 : Operation 120 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 120 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>

State 23 <SV = 20> <Delay = 13.7>
ST_23 : Operation 121 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 121 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1500> <ROM>
ST_23 : Operation 122 [4/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 122 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 10.5>
ST_24 : Operation 123 [3/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 123 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 10.5>
ST_25 : Operation 124 [2/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 124 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 15.9>
ST_26 : Operation 125 [1/4] (10.5ns)   --->   "%tmp_i = fadd float %sum, %dense_2_bias_load" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 125 'fadd' 'tmp_i' <Predicate = (icmp_ln13_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 126 [2/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 126 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 8.73>
ST_27 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @DENSE_2_LOOP_FLAT_2_s)"   --->   Operation 127 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1500, i64 1500, i64 1500) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_36' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str122) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 129 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_14_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str122) nounwind" [cnn/dense_2.cpp:13->cnn/cnn.cpp:63]   --->   Operation 130 'specregionbegin' 'tmp_14_i' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str223) nounwind" [cnn/dense_2.cpp:14->cnn/cnn.cpp:63]   --->   Operation 131 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str122, i32 %tmp_14_i) nounwind" [cnn/dense_2.cpp:15->cnn/cnn.cpp:63]   --->   Operation 132 'specregionend' 'empty_37' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 133 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 133 'getelementptr' 'dense_2_out_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp_i to i32" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 134 'bitcast' 'bitcast_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 135 'partselect' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 136 'trunc' 'trunc_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_27 : Operation 137 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp, -1" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 137 'icmp' 'icmp_ln19' <Predicate = (icmp_ln13_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 138 [1/1] (2.44ns)   --->   "%icmp_ln19_2 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 138 'icmp' 'icmp_ln19_2' <Predicate = (icmp_ln13_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_2, %icmp_ln19" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 139 'or' 'or_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 140 [1/2] (5.43ns)   --->   "%tmp_s = fcmp olt float %tmp_i, 0.000000e+00" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 140 'fcmp' 'tmp_s' <Predicate = (icmp_ln13_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_s" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 141 'and' 'and_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i" [cnn/dense_2.cpp:19->cnn/cnn.cpp:63]   --->   Operation 142 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 143 [1/1] (2.32ns)   --->   "store float %select_ln19, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17->cnn/cnn.cpp:63]   --->   Operation 143 'store' <Predicate = (icmp_ln13_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 144 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 145 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 28 <SV = 14> <Delay = 0.00>
ST_28 : Operation 146 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 15> <Delay = 0.00>
ST_29 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([10 x float]* %prediction) nounwind" [cnn/cnn.cpp:66]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "ret void" [cnn/cnn.cpp:67]   --->   Operation 148 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ conv_1_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111111]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_out_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_0_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_1_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_2_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_1_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dense_1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000000000000000]
conv_1_input         (alloca           ) [ 001111000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln18   (specinterface    ) [ 000000000000000000000000000000]
br_ln23              (br               ) [ 011110000000000000000000000000]
ix_in_0              (phi              ) [ 001110000000000000000000000000]
i_0                  (phi              ) [ 001000000000000000000000000000]
icmp_ln23            (icmp             ) [ 001110000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000]
i                    (add              ) [ 011110000000000000000000000000]
br_ln23              (br               ) [ 000000000000000000000000000000]
ix_in                (add              ) [ 011110000000000000000000000000]
tmp_45               (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln27            (zext             ) [ 000000000000000000000000000000]
tmp_46               (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln27_2          (zext             ) [ 000000000000000000000000000000]
sub_ln27             (sub              ) [ 000110000000000000000000000000]
br_ln25              (br               ) [ 001110000000000000000000000000]
ix_in_1              (phi              ) [ 000100000000000000000000000000]
j_0                  (phi              ) [ 000100000000000000000000000000]
icmp_ln25            (icmp             ) [ 001110000000000000000000000000]
empty_35             (speclooptripcount) [ 000000000000000000000000000000]
j_1                  (add              ) [ 001110000000000000000000000000]
br_ln25              (br               ) [ 000000000000000000000000000000]
zext_ln27_1          (zext             ) [ 000000000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 000010000000000000000000000000]
zext_ln27_3          (zext             ) [ 000000000000000000000000000000]
add_ln27             (add              ) [ 000010000000000000000000000000]
add_ln28             (add              ) [ 001110000000000000000000000000]
br_ln0               (br               ) [ 011110000000000000000000000000]
cnn_input_load       (load             ) [ 000000000000000000000000000000]
sext_ln27            (sext             ) [ 000000000000000000000000000000]
conv_1_input_addr    (getelementptr    ) [ 000000000000000000000000000000]
store_ln27           (store            ) [ 000000000000000000000000000000]
br_ln25              (br               ) [ 001110000000000000000000000000]
call_ln33            (call             ) [ 000000000000000000000000000000]
call_ln38            (call             ) [ 000000000000000000000000000000]
call_ln43            (call             ) [ 000000000000000000000000000000]
call_ln48            (call             ) [ 000000000000000000000000000000]
call_ln53            (call             ) [ 000000000000000000000000000000]
call_ln58            (call             ) [ 000000000000000000000000000000]
br_ln9               (br               ) [ 000000000000000111111111111100]
indvar_flatten       (phi              ) [ 000000000000000010000000000000]
i_0_i                (phi              ) [ 000000000000000010000000000000]
sum_0_i              (phi              ) [ 000000000000000011110000000000]
j_0_i                (phi              ) [ 000000000000000010000000000000]
icmp_ln9             (icmp             ) [ 000000000000000011111111111100]
add_ln9              (add              ) [ 000000000000000111111111111100]
br_ln9               (br               ) [ 000000000000000000000000000000]
i_1                  (add              ) [ 000000000000000000000000000000]
icmp_ln13            (icmp             ) [ 000000000000000011110000000000]
select_ln14_1        (select           ) [ 000000000000000001100000000000]
select_ln14_2        (select           ) [ 000000000000000111111111111100]
zext_ln13            (zext             ) [ 000000000000000000000000000000]
zext_ln14_4          (zext             ) [ 000000000000000000000000000000]
tmp_47               (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln14_401        (zext             ) [ 000000000000000000000000000000]
tmp_48               (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln14_402        (zext             ) [ 000000000000000000000000000000]
sub_ln14             (sub              ) [ 000000000000000000000000000000]
add_ln14             (add              ) [ 000000000000000000000000000000]
sext_ln14            (sext             ) [ 000000000000000000000000000000]
dense_2_weights_addr (getelementptr    ) [ 000000000000000001000000000000]
dense_1_out_addr     (getelementptr    ) [ 000000000000000001000000000000]
dense_1_out_load     (load             ) [ 000000000000000000100000000000]
dense_2_weights_load (load             ) [ 000000000000000000100000000000]
tmp_7_i              (fmul             ) [ 000000000000000011111110000000]
j                    (add              ) [ 000000000000000111111111111100]
select_ln14          (select           ) [ 000000000000000011101110000000]
icmp_ln13_1          (icmp             ) [ 000000000000000011101111111100]
br_ln13              (br               ) [ 000000000000000000000000000000]
zext_ln14            (zext             ) [ 000000000000000011100001111100]
sum                  (fadd             ) [ 000000000000000111100001111100]
dense_2_bias_addr    (getelementptr    ) [ 000000000000000001000001000000]
dense_2_bias_load    (load             ) [ 000000000000000011100000111000]
tmp_i                (fadd             ) [ 000000000000000000100000000100]
specloopname_ln0     (specloopname     ) [ 000000000000000000000000000000]
empty_36             (speclooptripcount) [ 000000000000000000000000000000]
specloopname_ln13    (specloopname     ) [ 000000000000000000000000000000]
tmp_14_i             (specregionbegin  ) [ 000000000000000000000000000000]
specpipeline_ln14    (specpipeline     ) [ 000000000000000000000000000000]
empty_37             (specregionend    ) [ 000000000000000000000000000000]
dense_2_out_addr     (getelementptr    ) [ 000000000000000000000000000000]
bitcast_ln19         (bitcast          ) [ 000000000000000000000000000000]
tmp                  (partselect       ) [ 000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 000000000000000000000000000000]
icmp_ln19            (icmp             ) [ 000000000000000000000000000000]
icmp_ln19_2          (icmp             ) [ 000000000000000000000000000000]
or_ln19              (or               ) [ 000000000000000000000000000000]
tmp_s                (fcmp             ) [ 000000000000000000000000000000]
and_ln19             (and              ) [ 000000000000000000000000000000]
select_ln19          (select           ) [ 000000000000000000000000000000]
store_ln17           (store            ) [ 000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000000000000000000]
br_ln0               (br               ) [ 000000000000000111111111111100]
call_ln66            (call             ) [ 000000000000000000000000000000]
ret_ln67             (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights"/><MemPortTyVec>1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_pool_1_out_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_pool_1_out_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_pool_1_out_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_pool_1_out_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="max_pool_1_out_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="max_pool_1_out_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_2_weights_0_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_2_weights_0_0_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_2_weights_0_0_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_2_weights_0_0_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_2_weights_0_0_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_2_weights_0_0_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_2_weights_0_1_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_2_weights_0_1_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_2_weights_0_1_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_2_weights_0_1_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_2_weights_0_1_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_2_weights_0_1_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_2_weights_0_2_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_2_weights_0_2_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_2_weights_0_2_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_2_weights_0_2_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_2_weights_0_2_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_2_weights_0_2_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_0_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_2_weights_1_0_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_2_weights_1_0_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_2_weights_1_0_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_2_weights_1_0_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_2_weights_1_0_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_2_weights_1_0_5">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_2_weights_1_1_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_2_weights_1_1_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_2_weights_1_1_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_2_weights_1_1_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_2_weights_1_1_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_2_weights_1_1_5">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_2_weights_1_2_0">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_2_weights_1_2_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_2_weights_1_2_2">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_2_weights_1_2_3">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_2_weights_1_2_4">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_2_weights_1_2_5">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_1_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_2_weights_2_0_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_2_weights_2_0_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_2_weights_2_0_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_2_weights_2_0_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv_2_weights_2_0_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_2_weights_2_0_5">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_2_weights_2_1_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv_2_weights_2_1_1">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_2_weights_2_1_2">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_2_weights_2_1_3">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv_2_weights_2_1_4">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv_2_weights_2_1_5">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv_2_weights_2_2_0">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv_2_weights_2_2_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv_2_weights_2_2_2">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv_2_weights_2_2_3">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv_2_weights_2_2_4">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="conv_2_weights_2_2_5">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_2_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="conv_2_bias">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="conv_2_out">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="max_pool_2_out">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="flat_array">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="dense_1_weights">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="dense_1_bias">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="dense_1_out">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="dense_2_bias">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="dense_2_out">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="dense_2_weights">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="dense_out_bias">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="dense_out_weights">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str242"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DENSE_2_LOOP_FLAT_2_s"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="264" class="1004" name="conv_1_input_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="cnn_input_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="conv_1_input_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="11" slack="0"/>
<pin id="285" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_addr/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln27_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="dense_2_weights_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="12" slack="0"/>
<pin id="298" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/16 "/>
</bind>
</comp>

<comp id="301" class="1004" name="dense_1_out_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/16 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_out_load/16 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/16 "/>
</bind>
</comp>

<comp id="320" class="1004" name="dense_2_bias_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/22 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/22 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dense_2_out_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="5"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/27 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln17_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/27 "/>
</bind>
</comp>

<comp id="346" class="1005" name="ix_in_0_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="ix_in_0_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="10" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_0_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_0_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="ix_in_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="371" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="ix_in_1_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="379" class="1005" name="j_0_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="1"/>
<pin id="381" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="j_0_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="390" class="1005" name="indvar_flatten_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="1"/>
<pin id="392" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="indvar_flatten_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="11" slack="0"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/16 "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_0_i_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="1"/>
<pin id="403" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_0_i_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/16 "/>
</bind>
</comp>

<comp id="412" class="1005" name="sum_0_i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="sum_0_i_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="32" slack="1"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i/16 "/>
</bind>
</comp>

<comp id="424" class="1005" name="j_0_i_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="1"/>
<pin id="426" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="j_0_i_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="6" slack="1"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/16 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_dense_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="32" slack="0"/>
<pin id="439" dir="0" index="3" bw="32" slack="0"/>
<pin id="440" dir="0" index="4" bw="32" slack="0"/>
<pin id="441" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_conv_2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="0" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="0" index="3" bw="32" slack="0"/>
<pin id="452" dir="0" index="4" bw="32" slack="0"/>
<pin id="453" dir="0" index="5" bw="32" slack="0"/>
<pin id="454" dir="0" index="6" bw="32" slack="0"/>
<pin id="455" dir="0" index="7" bw="32" slack="0"/>
<pin id="456" dir="0" index="8" bw="32" slack="0"/>
<pin id="457" dir="0" index="9" bw="32" slack="0"/>
<pin id="458" dir="0" index="10" bw="32" slack="0"/>
<pin id="459" dir="0" index="11" bw="32" slack="0"/>
<pin id="460" dir="0" index="12" bw="32" slack="0"/>
<pin id="461" dir="0" index="13" bw="32" slack="0"/>
<pin id="462" dir="0" index="14" bw="32" slack="0"/>
<pin id="463" dir="0" index="15" bw="32" slack="0"/>
<pin id="464" dir="0" index="16" bw="32" slack="0"/>
<pin id="465" dir="0" index="17" bw="32" slack="0"/>
<pin id="466" dir="0" index="18" bw="32" slack="0"/>
<pin id="467" dir="0" index="19" bw="32" slack="0"/>
<pin id="468" dir="0" index="20" bw="32" slack="0"/>
<pin id="469" dir="0" index="21" bw="32" slack="0"/>
<pin id="470" dir="0" index="22" bw="32" slack="0"/>
<pin id="471" dir="0" index="23" bw="32" slack="0"/>
<pin id="472" dir="0" index="24" bw="32" slack="0"/>
<pin id="473" dir="0" index="25" bw="32" slack="0"/>
<pin id="474" dir="0" index="26" bw="32" slack="0"/>
<pin id="475" dir="0" index="27" bw="32" slack="0"/>
<pin id="476" dir="0" index="28" bw="32" slack="0"/>
<pin id="477" dir="0" index="29" bw="32" slack="0"/>
<pin id="478" dir="0" index="30" bw="32" slack="0"/>
<pin id="479" dir="0" index="31" bw="32" slack="0"/>
<pin id="480" dir="0" index="32" bw="32" slack="0"/>
<pin id="481" dir="0" index="33" bw="32" slack="0"/>
<pin id="482" dir="0" index="34" bw="32" slack="0"/>
<pin id="483" dir="0" index="35" bw="32" slack="0"/>
<pin id="484" dir="0" index="36" bw="32" slack="0"/>
<pin id="485" dir="0" index="37" bw="32" slack="0"/>
<pin id="486" dir="0" index="38" bw="32" slack="0"/>
<pin id="487" dir="0" index="39" bw="32" slack="0"/>
<pin id="488" dir="0" index="40" bw="32" slack="0"/>
<pin id="489" dir="0" index="41" bw="32" slack="0"/>
<pin id="490" dir="0" index="42" bw="32" slack="0"/>
<pin id="491" dir="0" index="43" bw="32" slack="0"/>
<pin id="492" dir="0" index="44" bw="32" slack="0"/>
<pin id="493" dir="0" index="45" bw="32" slack="0"/>
<pin id="494" dir="0" index="46" bw="32" slack="0"/>
<pin id="495" dir="0" index="47" bw="32" slack="0"/>
<pin id="496" dir="0" index="48" bw="32" slack="0"/>
<pin id="497" dir="0" index="49" bw="32" slack="0"/>
<pin id="498" dir="0" index="50" bw="32" slack="0"/>
<pin id="499" dir="0" index="51" bw="32" slack="0"/>
<pin id="500" dir="0" index="52" bw="32" slack="0"/>
<pin id="501" dir="0" index="53" bw="32" slack="0"/>
<pin id="502" dir="0" index="54" bw="32" slack="0"/>
<pin id="503" dir="0" index="55" bw="32" slack="0"/>
<pin id="504" dir="0" index="56" bw="32" slack="0"/>
<pin id="505" dir="0" index="57" bw="32" slack="0"/>
<pin id="506" dir="0" index="58" bw="32" slack="0"/>
<pin id="507" dir="0" index="59" bw="32" slack="0"/>
<pin id="508" dir="0" index="60" bw="32" slack="0"/>
<pin id="509" dir="0" index="61" bw="32" slack="0"/>
<pin id="510" dir="0" index="62" bw="32" slack="0"/>
<pin id="511" dir="1" index="63" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_conv_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="0" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="32" slack="0"/>
<pin id="579" dir="0" index="3" bw="32" slack="0"/>
<pin id="580" dir="0" index="4" bw="32" slack="0"/>
<pin id="581" dir="0" index="5" bw="32" slack="0"/>
<pin id="582" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_dense_out_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="0" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="32" slack="0"/>
<pin id="592" dir="0" index="3" bw="32" slack="0"/>
<pin id="593" dir="0" index="4" bw="32" slack="0"/>
<pin id="594" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/28 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_max_pool_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="0" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="0" index="3" bw="32" slack="0"/>
<pin id="605" dir="0" index="4" bw="32" slack="0"/>
<pin id="606" dir="0" index="5" bw="32" slack="0"/>
<pin id="607" dir="0" index="6" bw="32" slack="0"/>
<pin id="608" dir="0" index="7" bw="32" slack="0"/>
<pin id="609" dir="0" index="8" bw="32" slack="0"/>
<pin id="610" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="grp_max_pool_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="0" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="0" index="2" bw="32" slack="0"/>
<pin id="624" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_flat_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="0" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="32" slack="0"/>
<pin id="632" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/19 tmp_i/23 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i/17 "/>
</bind>
</comp>

<comp id="647" class="1004" name="grp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln23_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="0" index="1" bw="5" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="i_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="ix_in_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="0" index="1" bw="6" slack="0"/>
<pin id="668" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_45_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="0"/>
<pin id="673" dir="0" index="1" bw="5" slack="0"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln27_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_46_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="7" slack="0"/>
<pin id="685" dir="0" index="1" bw="5" slack="0"/>
<pin id="686" dir="0" index="2" bw="1" slack="0"/>
<pin id="687" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln27_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sub_ln27_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="0"/>
<pin id="697" dir="0" index="1" bw="7" slack="0"/>
<pin id="698" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln25_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="0"/>
<pin id="703" dir="0" index="1" bw="5" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="j_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln27_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln27_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln27_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="11" slack="1"/>
<pin id="724" dir="0" index="1" bw="5" slack="0"/>
<pin id="725" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln28_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sext_ln27_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="11" slack="1"/>
<pin id="735" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln9_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="11" slack="0"/>
<pin id="739" dir="0" index="1" bw="11" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/16 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln9_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/16 "/>
</bind>
</comp>

<comp id="749" class="1004" name="i_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/16 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln13_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="0"/>
<pin id="757" dir="0" index="1" bw="6" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/16 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln14_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="6" slack="0"/>
<pin id="764" dir="0" index="2" bw="6" slack="0"/>
<pin id="765" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/16 "/>
</bind>
</comp>

<comp id="769" class="1004" name="select_ln14_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="5" slack="0"/>
<pin id="772" dir="0" index="2" bw="5" slack="0"/>
<pin id="773" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/16 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln13_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/16 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln14_4_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/16 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_47_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="11" slack="0"/>
<pin id="788" dir="0" index="1" bw="6" slack="0"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/16 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln14_401_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="0"/>
<pin id="796" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_401/16 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_48_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="7" slack="0"/>
<pin id="800" dir="0" index="1" bw="6" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/16 "/>
</bind>
</comp>

<comp id="806" class="1004" name="zext_ln14_402_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="0"/>
<pin id="808" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_402/16 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sub_ln14_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="0"/>
<pin id="812" dir="0" index="1" bw="7" slack="0"/>
<pin id="813" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/16 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln14_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="0"/>
<pin id="818" dir="0" index="1" bw="5" slack="0"/>
<pin id="819" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/16 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln14_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="12" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/16 "/>
</bind>
</comp>

<comp id="827" class="1004" name="j_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="2"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/18 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln14_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="3"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="0" index="2" bw="32" slack="3"/>
<pin id="836" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/19 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln13_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="1"/>
<pin id="842" dir="0" index="1" bw="6" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/19 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln14_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="5" slack="6"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/22 "/>
</bind>
</comp>

<comp id="849" class="1004" name="bitcast_ln19_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/27 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="0" index="2" bw="6" slack="0"/>
<pin id="856" dir="0" index="3" bw="6" slack="0"/>
<pin id="857" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/27 "/>
</bind>
</comp>

<comp id="862" class="1004" name="trunc_ln19_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/27 "/>
</bind>
</comp>

<comp id="866" class="1004" name="icmp_ln19_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/27 "/>
</bind>
</comp>

<comp id="872" class="1004" name="icmp_ln19_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="23" slack="0"/>
<pin id="874" dir="0" index="1" bw="23" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/27 "/>
</bind>
</comp>

<comp id="878" class="1004" name="or_ln19_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/27 "/>
</bind>
</comp>

<comp id="884" class="1004" name="and_ln19_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/27 "/>
</bind>
</comp>

<comp id="890" class="1004" name="select_ln19_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="0" index="2" bw="32" slack="1"/>
<pin id="894" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/27 "/>
</bind>
</comp>

<comp id="901" class="1005" name="i_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="0"/>
<pin id="903" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="906" class="1005" name="ix_in_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="0"/>
<pin id="908" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="911" class="1005" name="sub_ln27_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="11" slack="1"/>
<pin id="913" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln27 "/>
</bind>
</comp>

<comp id="919" class="1005" name="j_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="0"/>
<pin id="921" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="cnn_input_addr_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="10" slack="1"/>
<pin id="926" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="929" class="1005" name="add_ln27_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="11" slack="1"/>
<pin id="931" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln28_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="0"/>
<pin id="936" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="939" class="1005" name="icmp_ln9_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="1"/>
<pin id="941" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="943" class="1005" name="add_ln9_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="11" slack="0"/>
<pin id="945" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="948" class="1005" name="icmp_ln13_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="3"/>
<pin id="950" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="953" class="1005" name="select_ln14_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="6" slack="2"/>
<pin id="955" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="select_ln14_2_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="5" slack="0"/>
<pin id="960" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="dense_2_weights_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="11" slack="1"/>
<pin id="966" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="dense_1_out_addr_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="1"/>
<pin id="971" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr "/>
</bind>
</comp>

<comp id="974" class="1005" name="dense_1_out_load_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="979" class="1005" name="dense_2_weights_load_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_7_i_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="989" class="1005" name="j_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="6" slack="1"/>
<pin id="991" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="995" class="1005" name="select_ln14_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="icmp_ln13_1_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="3"/>
<pin id="1002" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="zext_ln14_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="64" slack="5"/>
<pin id="1006" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="sum_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="1015" class="1005" name="dense_2_bias_addr_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="5" slack="1"/>
<pin id="1017" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="1020" class="1005" name="dense_2_bias_load_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

<comp id="1025" class="1005" name="tmp_i_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="267"><net_src comp="162" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="198" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="198" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="275" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="150" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="198" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="144" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="198" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="294" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="146" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="198" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="148" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="198" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="176" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="361"><net_src comp="178" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="378"><net_src comp="346" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="178" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="212" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="178" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="214" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="416" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="427"><net_src comp="216" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="442"><net_src comp="210" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="144" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="140" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="142" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="446"><net_src comp="138" pin="0"/><net_sink comp="435" pin=4"/></net>

<net id="512"><net_src comp="204" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="513"><net_src comp="134" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="514"><net_src comp="24" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="515"><net_src comp="12" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="447" pin=4"/></net>

<net id="517"><net_src comp="14" pin="0"/><net_sink comp="447" pin=5"/></net>

<net id="518"><net_src comp="28" pin="0"/><net_sink comp="447" pin=6"/></net>

<net id="519"><net_src comp="16" pin="0"/><net_sink comp="447" pin=7"/></net>

<net id="520"><net_src comp="30" pin="0"/><net_sink comp="447" pin=8"/></net>

<net id="521"><net_src comp="18" pin="0"/><net_sink comp="447" pin=9"/></net>

<net id="522"><net_src comp="32" pin="0"/><net_sink comp="447" pin=10"/></net>

<net id="523"><net_src comp="20" pin="0"/><net_sink comp="447" pin=11"/></net>

<net id="524"><net_src comp="34" pin="0"/><net_sink comp="447" pin=12"/></net>

<net id="525"><net_src comp="22" pin="0"/><net_sink comp="447" pin=13"/></net>

<net id="526"><net_src comp="36" pin="0"/><net_sink comp="447" pin=14"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="447" pin=15"/></net>

<net id="528"><net_src comp="40" pin="0"/><net_sink comp="447" pin=16"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="447" pin=17"/></net>

<net id="530"><net_src comp="44" pin="0"/><net_sink comp="447" pin=18"/></net>

<net id="531"><net_src comp="46" pin="0"/><net_sink comp="447" pin=19"/></net>

<net id="532"><net_src comp="48" pin="0"/><net_sink comp="447" pin=20"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="447" pin=21"/></net>

<net id="534"><net_src comp="52" pin="0"/><net_sink comp="447" pin=22"/></net>

<net id="535"><net_src comp="54" pin="0"/><net_sink comp="447" pin=23"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="447" pin=24"/></net>

<net id="537"><net_src comp="58" pin="0"/><net_sink comp="447" pin=25"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="447" pin=26"/></net>

<net id="539"><net_src comp="62" pin="0"/><net_sink comp="447" pin=27"/></net>

<net id="540"><net_src comp="64" pin="0"/><net_sink comp="447" pin=28"/></net>

<net id="541"><net_src comp="66" pin="0"/><net_sink comp="447" pin=29"/></net>

<net id="542"><net_src comp="68" pin="0"/><net_sink comp="447" pin=30"/></net>

<net id="543"><net_src comp="70" pin="0"/><net_sink comp="447" pin=31"/></net>

<net id="544"><net_src comp="72" pin="0"/><net_sink comp="447" pin=32"/></net>

<net id="545"><net_src comp="74" pin="0"/><net_sink comp="447" pin=33"/></net>

<net id="546"><net_src comp="76" pin="0"/><net_sink comp="447" pin=34"/></net>

<net id="547"><net_src comp="78" pin="0"/><net_sink comp="447" pin=35"/></net>

<net id="548"><net_src comp="80" pin="0"/><net_sink comp="447" pin=36"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="447" pin=37"/></net>

<net id="550"><net_src comp="84" pin="0"/><net_sink comp="447" pin=38"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="447" pin=39"/></net>

<net id="552"><net_src comp="88" pin="0"/><net_sink comp="447" pin=40"/></net>

<net id="553"><net_src comp="90" pin="0"/><net_sink comp="447" pin=41"/></net>

<net id="554"><net_src comp="92" pin="0"/><net_sink comp="447" pin=42"/></net>

<net id="555"><net_src comp="94" pin="0"/><net_sink comp="447" pin=43"/></net>

<net id="556"><net_src comp="96" pin="0"/><net_sink comp="447" pin=44"/></net>

<net id="557"><net_src comp="98" pin="0"/><net_sink comp="447" pin=45"/></net>

<net id="558"><net_src comp="100" pin="0"/><net_sink comp="447" pin=46"/></net>

<net id="559"><net_src comp="102" pin="0"/><net_sink comp="447" pin=47"/></net>

<net id="560"><net_src comp="104" pin="0"/><net_sink comp="447" pin=48"/></net>

<net id="561"><net_src comp="106" pin="0"/><net_sink comp="447" pin=49"/></net>

<net id="562"><net_src comp="108" pin="0"/><net_sink comp="447" pin=50"/></net>

<net id="563"><net_src comp="110" pin="0"/><net_sink comp="447" pin=51"/></net>

<net id="564"><net_src comp="112" pin="0"/><net_sink comp="447" pin=52"/></net>

<net id="565"><net_src comp="114" pin="0"/><net_sink comp="447" pin=53"/></net>

<net id="566"><net_src comp="116" pin="0"/><net_sink comp="447" pin=54"/></net>

<net id="567"><net_src comp="118" pin="0"/><net_sink comp="447" pin=55"/></net>

<net id="568"><net_src comp="120" pin="0"/><net_sink comp="447" pin=56"/></net>

<net id="569"><net_src comp="122" pin="0"/><net_sink comp="447" pin=57"/></net>

<net id="570"><net_src comp="124" pin="0"/><net_sink comp="447" pin=58"/></net>

<net id="571"><net_src comp="126" pin="0"/><net_sink comp="447" pin=59"/></net>

<net id="572"><net_src comp="128" pin="0"/><net_sink comp="447" pin=60"/></net>

<net id="573"><net_src comp="130" pin="0"/><net_sink comp="447" pin=61"/></net>

<net id="574"><net_src comp="132" pin="0"/><net_sink comp="447" pin=62"/></net>

<net id="583"><net_src comp="196" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="8" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="585"><net_src comp="10" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="586"><net_src comp="4" pin="0"/><net_sink comp="575" pin=4"/></net>

<net id="587"><net_src comp="6" pin="0"/><net_sink comp="575" pin=5"/></net>

<net id="595"><net_src comp="262" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="2" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="152" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="154" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="599"><net_src comp="148" pin="0"/><net_sink comp="588" pin=4"/></net>

<net id="611"><net_src comp="202" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="612"><net_src comp="12" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="613"><net_src comp="14" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="614"><net_src comp="16" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="615"><net_src comp="18" pin="0"/><net_sink comp="600" pin=4"/></net>

<net id="616"><net_src comp="20" pin="0"/><net_sink comp="600" pin=5"/></net>

<net id="617"><net_src comp="22" pin="0"/><net_sink comp="600" pin=6"/></net>

<net id="618"><net_src comp="8" pin="0"/><net_sink comp="600" pin=7"/></net>

<net id="619"><net_src comp="10" pin="0"/><net_sink comp="600" pin=8"/></net>

<net id="625"><net_src comp="206" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="136" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="134" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="208" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="138" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="136" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="327" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="308" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="314" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="636" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="214" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="362" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="180" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="362" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="186" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="350" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="188" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="190" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="362" pin="4"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="178" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="671" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="192" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="362" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="194" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="683" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="679" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="691" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="383" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="180" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="383" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="186" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="372" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="721"><net_src comp="383" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="372" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="200" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="733" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="741"><net_src comp="394" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="218" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="394" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="220" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="405" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="186" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="428" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="222" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="216" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="428" pin="4"/><net_sink comp="761" pin=2"/></net>

<net id="774"><net_src comp="755" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="749" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="405" pin="4"/><net_sink comp="769" pin=2"/></net>

<net id="780"><net_src comp="769" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="761" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="791"><net_src comp="224" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="761" pin="3"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="178" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="226" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="761" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="228" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="798" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="794" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="810" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="777" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="831"><net_src comp="230" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="214" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="412" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="839"><net_src comp="832" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="844"><net_src comp="222" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="845" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="858"><net_src comp="252" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="849" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="254" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="256" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="865"><net_src comp="849" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="852" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="258" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="862" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="260" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="872" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="866" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="647" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="884" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="214" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="890" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="904"><net_src comp="659" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="909"><net_src comp="665" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="914"><net_src comp="695" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="922"><net_src comp="707" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="927"><net_src comp="268" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="932"><net_src comp="722" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="937"><net_src comp="727" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="942"><net_src comp="737" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="946"><net_src comp="743" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="951"><net_src comp="755" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="956"><net_src comp="761" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="961"><net_src comp="769" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="967"><net_src comp="294" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="972"><net_src comp="301" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="977"><net_src comp="308" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="982"><net_src comp="314" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="987"><net_src comp="641" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="992"><net_src comp="827" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="998"><net_src comp="832" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1003"><net_src comp="840" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="845" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1012"><net_src comp="636" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1018"><net_src comp="320" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1023"><net_src comp="327" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1028"><net_src comp="636" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1031"><net_src comp="1025" pin="1"/><net_sink comp="890" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {28 29 }
	Port: conv_1_out_0 | {2 5 }
	Port: conv_1_out_1 | {2 5 }
	Port: max_pool_1_out_0 | {6 7 }
	Port: max_pool_1_out_1 | {6 7 }
	Port: max_pool_1_out_2 | {6 7 }
	Port: max_pool_1_out_3 | {6 7 }
	Port: max_pool_1_out_4 | {6 7 }
	Port: max_pool_1_out_5 | {6 7 }
	Port: conv_2_out | {8 9 }
	Port: max_pool_2_out | {10 11 }
	Port: flat_array | {12 13 }
	Port: dense_1_out | {14 15 }
	Port: dense_2_out | {27 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights | {2 5 }
	Port: cnn : conv_1_bias | {2 5 }
	Port: cnn : conv_1_out_0 | {6 7 }
	Port: cnn : conv_1_out_1 | {6 7 }
	Port: cnn : max_pool_1_out_0 | {8 9 }
	Port: cnn : max_pool_1_out_1 | {8 9 }
	Port: cnn : max_pool_1_out_2 | {8 9 }
	Port: cnn : max_pool_1_out_3 | {8 9 }
	Port: cnn : max_pool_1_out_4 | {8 9 }
	Port: cnn : max_pool_1_out_5 | {8 9 }
	Port: cnn : conv_2_weights_0_0_0 | {8 9 }
	Port: cnn : conv_2_weights_0_0_1 | {8 9 }
	Port: cnn : conv_2_weights_0_0_2 | {8 9 }
	Port: cnn : conv_2_weights_0_0_3 | {8 9 }
	Port: cnn : conv_2_weights_0_0_4 | {8 9 }
	Port: cnn : conv_2_weights_0_0_5 | {8 9 }
	Port: cnn : conv_2_weights_0_1_0 | {8 9 }
	Port: cnn : conv_2_weights_0_1_1 | {8 9 }
	Port: cnn : conv_2_weights_0_1_2 | {8 9 }
	Port: cnn : conv_2_weights_0_1_3 | {8 9 }
	Port: cnn : conv_2_weights_0_1_4 | {8 9 }
	Port: cnn : conv_2_weights_0_1_5 | {8 9 }
	Port: cnn : conv_2_weights_0_2_0 | {8 9 }
	Port: cnn : conv_2_weights_0_2_1 | {8 9 }
	Port: cnn : conv_2_weights_0_2_2 | {8 9 }
	Port: cnn : conv_2_weights_0_2_3 | {8 9 }
	Port: cnn : conv_2_weights_0_2_4 | {8 9 }
	Port: cnn : conv_2_weights_0_2_5 | {8 9 }
	Port: cnn : conv_2_weights_1_0_0 | {8 9 }
	Port: cnn : conv_2_weights_1_0_1 | {8 9 }
	Port: cnn : conv_2_weights_1_0_2 | {8 9 }
	Port: cnn : conv_2_weights_1_0_3 | {8 9 }
	Port: cnn : conv_2_weights_1_0_4 | {8 9 }
	Port: cnn : conv_2_weights_1_0_5 | {8 9 }
	Port: cnn : conv_2_weights_1_1_0 | {8 9 }
	Port: cnn : conv_2_weights_1_1_1 | {8 9 }
	Port: cnn : conv_2_weights_1_1_2 | {8 9 }
	Port: cnn : conv_2_weights_1_1_3 | {8 9 }
	Port: cnn : conv_2_weights_1_1_4 | {8 9 }
	Port: cnn : conv_2_weights_1_1_5 | {8 9 }
	Port: cnn : conv_2_weights_1_2_0 | {8 9 }
	Port: cnn : conv_2_weights_1_2_1 | {8 9 }
	Port: cnn : conv_2_weights_1_2_2 | {8 9 }
	Port: cnn : conv_2_weights_1_2_3 | {8 9 }
	Port: cnn : conv_2_weights_1_2_4 | {8 9 }
	Port: cnn : conv_2_weights_1_2_5 | {8 9 }
	Port: cnn : conv_2_weights_2_0_0 | {8 9 }
	Port: cnn : conv_2_weights_2_0_1 | {8 9 }
	Port: cnn : conv_2_weights_2_0_2 | {8 9 }
	Port: cnn : conv_2_weights_2_0_3 | {8 9 }
	Port: cnn : conv_2_weights_2_0_4 | {8 9 }
	Port: cnn : conv_2_weights_2_0_5 | {8 9 }
	Port: cnn : conv_2_weights_2_1_0 | {8 9 }
	Port: cnn : conv_2_weights_2_1_1 | {8 9 }
	Port: cnn : conv_2_weights_2_1_2 | {8 9 }
	Port: cnn : conv_2_weights_2_1_3 | {8 9 }
	Port: cnn : conv_2_weights_2_1_4 | {8 9 }
	Port: cnn : conv_2_weights_2_1_5 | {8 9 }
	Port: cnn : conv_2_weights_2_2_0 | {8 9 }
	Port: cnn : conv_2_weights_2_2_1 | {8 9 }
	Port: cnn : conv_2_weights_2_2_2 | {8 9 }
	Port: cnn : conv_2_weights_2_2_3 | {8 9 }
	Port: cnn : conv_2_weights_2_2_4 | {8 9 }
	Port: cnn : conv_2_weights_2_2_5 | {8 9 }
	Port: cnn : conv_2_bias | {8 9 }
	Port: cnn : conv_2_out | {10 11 }
	Port: cnn : max_pool_2_out | {12 13 }
	Port: cnn : flat_array | {14 15 }
	Port: cnn : dense_1_weights | {14 15 }
	Port: cnn : dense_1_bias | {14 15 }
	Port: cnn : dense_1_out | {16 17 }
	Port: cnn : dense_2_bias | {22 23 }
	Port: cnn : dense_2_out | {28 29 }
	Port: cnn : dense_2_weights | {16 17 }
	Port: cnn : dense_out_bias | {28 29 }
	Port: cnn : dense_out_weights | {28 29 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		tmp_45 : 1
		zext_ln27 : 2
		tmp_46 : 1
		zext_ln27_2 : 2
		sub_ln27 : 3
	State 3
		icmp_ln25 : 1
		j_1 : 1
		br_ln25 : 2
		zext_ln27_1 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		zext_ln27_3 : 1
		add_ln27 : 2
		add_ln28 : 1
	State 4
		conv_1_input_addr : 1
		store_ln27 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		i_1 : 1
		icmp_ln13 : 1
		select_ln14_1 : 2
		select_ln14_2 : 2
		zext_ln13 : 3
		zext_ln14_4 : 3
		tmp_47 : 3
		zext_ln14_401 : 4
		tmp_48 : 3
		zext_ln14_402 : 4
		sub_ln14 : 5
		add_ln14 : 6
		sext_ln14 : 7
		dense_2_weights_addr : 8
		dense_1_out_addr : 4
		dense_1_out_load : 5
		dense_2_weights_load : 9
	State 17
		tmp_7_i : 1
	State 18
	State 19
		sum : 1
		br_ln13 : 1
	State 20
	State 21
	State 22
		dense_2_bias_addr : 1
		dense_2_bias_load : 2
	State 23
		tmp_i : 1
	State 24
	State 25
	State 26
		tmp_s : 1
	State 27
		empty_37 : 1
		tmp : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_2 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_dense_1_fu_435  |    0    |    12   | 43.7331 |  20241  |  14615  |    0    |
|          |   grp_conv_2_fu_447   |    0    |    56   | 210.772 |  10545  |  11166  |    0    |
|          |   grp_conv_1_fu_575   |    0    |    31   | 71.4748 |   5023  |   6431  |    0    |
|   call   |  grp_dense_out_fu_588 |    0    |    14   |  19.642 |   1814  |   3319  |    0    |
|          | grp_max_pool_1_fu_600 |    0    |    1    |  22.997 |   736   |   1665  |    0    |
|          | grp_max_pool_2_fu_620 |    0    |    0    | 12.7948 |   485   |   1278  |    0    |
|          |    grp_flat_fu_628    |    0    |    0    |  1.769  |   129   |   269   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_636      |    0    |    2    |    0    |   227   |   403   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_641      |    0    |    3    |    0    |   128   |   320   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fcmp   |       grp_fu_647      |    0    |    0    |    0    |    66   |   239   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_659       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_665     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       j_1_fu_707      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln27_fu_722    |    0    |    0    |    0    |    0    |    13   |    0    |
|    add   |    add_ln28_fu_727    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |     add_ln9_fu_743    |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       i_1_fu_749      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln14_fu_816    |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        j_fu_827       |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_653   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_701   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln9_fu_737    |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |    icmp_ln13_fu_755   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln13_1_fu_840  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln19_fu_866   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln19_2_fu_872  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |  select_ln14_1_fu_761 |    0    |    0    |    0    |    0    |    6    |    0    |
|  select  |  select_ln14_2_fu_769 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |   select_ln14_fu_832  |    0    |    0    |    0    |    0    |    32   |    0    |
|          |   select_ln19_fu_890  |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln27_fu_695    |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    sub_ln14_fu_810    |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    or    |     or_ln19_fu_878    |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    and   |    and_ln19_fu_884    |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     tmp_45_fu_671     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|     tmp_46_fu_683     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_47_fu_786     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_48_fu_798     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    zext_ln27_fu_679   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_691  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_1_fu_713  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_718  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln13_fu_777   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln14_4_fu_781  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_401_fu_794 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln14_402_fu_806 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln14_fu_845   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |    sext_ln27_fu_733   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    sext_ln14_fu_822   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|partselect|       tmp_fu_852      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln19_fu_862   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |   119   | 383.183 |  39394  |  40022  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|     conv_1_bias    |    0   |   32   |    3   |    -   |
|    conv_1_input    |    2   |    0   |    0   |    0   |
|    conv_1_out_0    |    4   |    0   |    0   |    0   |
|    conv_1_out_1    |    4   |    0   |    0   |    0   |
|   conv_1_weights   |    6   |    0   |    0   |    -   |
|     conv_2_bias    |    0   |   32   |    8   |    -   |
|     conv_2_out     |    4   |    0   |    0   |    0   |
|conv_2_weights_0_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_0_2_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_1_2_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_0_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_1_5|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_0|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_1|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_2|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_3|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_4|    0   |   32   |    8   |    -   |
|conv_2_weights_2_2_5|    0   |   32   |    8   |    -   |
|    dense_1_bias    |    1   |    0   |    0   |    -   |
|     dense_1_out    |    1   |    0   |    0   |    0   |
|   dense_1_weights  |   64   |    0   |    0   |    -   |
|    dense_2_bias    |    0   |   32   |   15   |    -   |
|     dense_2_out    |    0   |   64   |   15   |    0   |
|   dense_2_weights  |    4   |    0   |    0   |    -   |
|   dense_out_bias   |    0   |   32   |    5   |    -   |
|  dense_out_weights |    1   |    0   |    0   |    -   |
|     flat_array     |    2   |    0   |    0   |    0   |
|  max_pool_1_out_0  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_1  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_2  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_3  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_4  |    2   |    0   |    0   |    0   |
|  max_pool_1_out_5  |    2   |    0   |    0   |    0   |
|   max_pool_2_out   |    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   106  |  1920  |   478  |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln27_reg_929      |   11   |
|      add_ln28_reg_934      |   10   |
|       add_ln9_reg_943      |   11   |
|   cnn_input_addr_reg_924   |   10   |
|  dense_1_out_addr_reg_969  |    6   |
|  dense_1_out_load_reg_974  |   32   |
| dense_2_bias_addr_reg_1015 |    5   |
| dense_2_bias_load_reg_1020 |   32   |
|dense_2_weights_addr_reg_964|   11   |
|dense_2_weights_load_reg_979|   32   |
|        i_0_i_reg_401       |    5   |
|         i_0_reg_358        |    5   |
|          i_reg_901         |    5   |
|    icmp_ln13_1_reg_1000    |    1   |
|      icmp_ln13_reg_948     |    1   |
|      icmp_ln9_reg_939      |    1   |
|   indvar_flatten_reg_390   |   11   |
|       ix_in_0_reg_346      |   10   |
|       ix_in_1_reg_369      |   10   |
|        ix_in_reg_906       |   10   |
|        j_0_i_reg_424       |    6   |
|         j_0_reg_379        |    5   |
|         j_1_reg_919        |    5   |
|          j_reg_989         |    6   |
|    select_ln14_1_reg_953   |    6   |
|    select_ln14_2_reg_958   |    5   |
|     select_ln14_reg_995    |   32   |
|      sub_ln27_reg_911      |   11   |
|       sum_0_i_reg_412      |   32   |
|        sum_reg_1009        |   32   |
|       tmp_7_i_reg_984      |   32   |
|       tmp_i_reg_1025       |   32   |
|     zext_ln14_reg_1004     |   64   |
+----------------------------+--------+
|            Total           |   487  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_275 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_308 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_314 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_327 |  p0  |   2  |   5  |   10   ||    9    |
|  ix_in_0_reg_346  |  p0  |   2  |  10  |   20   ||    9    |
|  sum_0_i_reg_412  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_636    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_636    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_641    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_641    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_647    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   532  || 19.5505 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   119  |   383  |  39394 |  40022 |    0   |
|   Memory  |   106  |    -   |    -   |  1920  |   478  |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   111  |    -   |
|  Register |    -   |    -   |    -   |   487  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   106  |   119  |   402  |  41801 |  40611 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
