INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/up_down_counter/up_down_counter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/up_down_counter/up_down_counter.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_up_down_counter
