SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/pic_starvation_prevention.sv
TOPLEVEL        = interrupt_controller
MODULE          = test_int_controller
PYTHONPATH      = /src
HASH            = 17-interrupt-controller-with-starvation-prevention
WAVE            = 1