$date
	Fri Jan 30 09:49:30 2026
$end
$version
	Questa Altera Starter FPGA Edition Version 2025.2
$end
$timescale
	1ns
$end

$scope module top $end

$scope module in $end
$var wire 1 ! clk $end
$upscope $end

$scope module out $end
$var wire 1 " clk $end
$upscope $end

$scope module in $end
$var wire 1 ! clk $end
$upscope $end

$scope module out $end
$var wire 1 " clk $end
$upscope $end

$scope module svtests_uvm_vcd_smoke_inst $end
$var reg 8 # svtests_vcd_smoke_counter [7:0] $end
$var reg 1 $ svtests_vcd_smoke_done $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0$
0"
0!
$end
#1
b1 #
#2
b10 #
#3
b11 #
#4
b100 #
#5
b101 #
1!
1"
#6
b110 #
#7
b111 #
#8
b1000 #
#9
b1001 #
#10
b1010 #
0!
0"
#11
b1011 #
#12
b1100 #
#13
b1101 #
#14
b1110 #
#15
b1111 #
1!
1"
#16
b10000 #
1$
#20
0!
0"
#25
1!
1"
#30
0!
0"
#35
1!
1"
#40
0!
0"
#45
1!
1"
#50
0!
0"
#55
1!
1"
#60
0!
0"
#65
1!
1"
#70
0!
0"
#75
1!
1"
#80
0!
0"
#85
1!
1"
#90
0!
0"
#95
1!
1"
#100
0!
0"
#105
1!
1"
#110
0!
0"
#115
1!
1"
#120
0!
0"
#125
1!
1"
