`timescale 1ns / 1ps
`include "defines.vh"

module NPC(
    input  wire  [1:0]  npc_op_i,
    input  wire [31:0]  pc_i, 
    input  wire    br_i,  
    input  wire [31:0]  offset_i, 
    output reg [31:0]  npc_o, 
    output reg  [31:0]  pc4_o  
);


always @(*) begin
    pc4_o = pc_i + 32'd4; //PC+4æŒ‡ä»¤åœ°å€
    case (npc_op_i)
        `NPC_PC4: begin
            npc_o = pc_i + 32'd4;
        end
        `NPC_JMP: begin
            npc_o = pc_i + offset_i; //è·³è½¬æŒ‡ä»¤åœ°å€
        end
        `NPC_BRC: begin
            if (br_i) begin //åˆ†æ”¯è·³è½¬
                npc_o = pc_i + offset_i; //è·³è½¬æŒ‡ä»¤åœ°å€
            end else begin //ä¸åˆ†æ”¯è·³è½?
                npc_o = pc_i + 32'd4; //PC+4æŒ‡ä»¤åœ°å€
            end
        end
        default: begin
            npc_o = pc_i + 32'd4; //é»˜è®¤PC+4æŒ‡ä»¤åœ°å€
        end
    endcase
end

endmodule