/-
Copyright (c) 2022 RISC Zero. All rights reserved.
-/

import RiscV.Bits
import RiscV.Encoded
import RiscV.Instruction
import RiscV.Memory
import RiscV.Opcode
import RiscV.Register
