Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 01:49:43 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[1]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[22]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[1]/CK (SDFFR_X1)                         0.00       0.00 r
  y_reg_in/Q_reg[1]/Q (SDFFR_X1)                          0.09       0.09 r
  y_reg_in/Q[1] (reg_N24_1)                               0.00       0.09 r
  recoding_block_1/y_tri[0] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.09 r
  recoding_block_1/U2/ZN (XNOR2_X1)                       0.08       0.16 r
  recoding_block_1/MUX_X/sel (mux2_n_bit25_3)             0.00       0.16 r
  recoding_block_1/MUX_X/U4/Z (BUF_X2)                    0.06       0.22 r
  recoding_block_1/MUX_X/U30/Z (MUX2_X1)                  0.08       0.31 f
  recoding_block_1/MUX_X/o[24] (mux2_n_bit25_3)           0.00       0.31 f
  recoding_block_1/MUX_0/i1[24] (mux2_n_bit25_2)          0.00       0.31 f
  recoding_block_1/MUX_0/U31/Z (MUX2_X1)                  0.07       0.38 f
  recoding_block_1/MUX_0/o[24] (mux2_n_bit25_2)           0.00       0.38 f
  recoding_block_1/x_absY[24] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.38 f
  bitwiseInverterX_1/dataIn[24] (bitwiseInv_n_bit25_1)
                                                          0.00       0.38 f
  bitwiseInverterX_1/U19/ZN (XNOR2_X1)                    0.05       0.42 r
  bitwiseInverterX_1/dataOut[24] (bitwiseInv_n_bit25_1)
                                                          0.00       0.42 r
  U28/ZN (INV_X1)                                         0.03       0.45 f
  lv4_c26_FA_0/i1 (fullAdder_191)                         0.00       0.45 f
  lv4_c26_FA_0/HA_0/i1 (halfAdder_383)                    0.00       0.45 f
  lv4_c26_FA_0/HA_0/U4/Z (XOR2_X1)                        0.07       0.52 f
  lv4_c26_FA_0/HA_0/s (halfAdder_383)                     0.00       0.52 f
  lv4_c26_FA_0/HA_1/i1 (halfAdder_382)                    0.00       0.52 f
  lv4_c26_FA_0/HA_1/U1/Z (XOR2_X1)                        0.07       0.59 f
  lv4_c26_FA_0/HA_1/s (halfAdder_382)                     0.00       0.59 f
  lv4_c26_FA_0/s (fullAdder_191)                          0.00       0.59 f
  lv3_c26_FA_1/i1 (fullAdder_145)                         0.00       0.59 f
  lv3_c26_FA_1/HA_0/i1 (halfAdder_291)                    0.00       0.59 f
  lv3_c26_FA_1/HA_0/U3/Z (XOR2_X1)                        0.07       0.67 f
  lv3_c26_FA_1/HA_0/s (halfAdder_291)                     0.00       0.67 f
  lv3_c26_FA_1/HA_1/i1 (halfAdder_290)                    0.00       0.67 f
  lv3_c26_FA_1/HA_1/U1/ZN (AND2_X1)                       0.04       0.71 f
  lv3_c26_FA_1/HA_1/co (halfAdder_290)                    0.00       0.71 f
  lv3_c26_FA_1/U1/ZN (OR2_X2)                             0.05       0.76 f
  lv3_c26_FA_1/co (fullAdder_145)                         0.00       0.76 f
  lv2_c27_FA_0/i1 (fullAdder_89)                          0.00       0.76 f
  lv2_c27_FA_0/HA_0/i1 (halfAdder_179)                    0.00       0.76 f
  lv2_c27_FA_0/HA_0/U2/Z (XOR2_X1)                        0.08       0.84 f
  lv2_c27_FA_0/HA_0/s (halfAdder_179)                     0.00       0.84 f
  lv2_c27_FA_0/HA_1/i1 (halfAdder_178)                    0.00       0.84 f
  lv2_c27_FA_0/HA_1/U3/ZN (AND2_X1)                       0.04       0.88 f
  lv2_c27_FA_0/HA_1/co (halfAdder_178)                    0.00       0.88 f
  lv2_c27_FA_0/U1/ZN (OR2_X2)                             0.05       0.93 f
  lv2_c27_FA_0/co (fullAdder_89)                          0.00       0.93 f
  lv1_c28_FA_0/i0 (fullAdder_47)                          0.00       0.93 f
  lv1_c28_FA_0/HA_0/i0 (halfAdder_95)                     0.00       0.93 f
  lv1_c28_FA_0/HA_0/U4/Z (XOR2_X1)                        0.07       1.01 f
  lv1_c28_FA_0/HA_0/s (halfAdder_95)                      0.00       1.01 f
  lv1_c28_FA_0/HA_1/i1 (halfAdder_94)                     0.00       1.01 f
  lv1_c28_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       1.05 f
  lv1_c28_FA_0/HA_1/co (halfAdder_94)                     0.00       1.05 f
  lv1_c28_FA_0/U1/ZN (OR2_X2)                             0.05       1.10 f
  lv1_c28_FA_0/co (fullAdder_47)                          0.00       1.10 f
  lv0_c29_FA_0/i0 (fullAdder_15)                          0.00       1.10 f
  lv0_c29_FA_0/HA_0/i0 (halfAdder_31)                     0.00       1.10 f
  lv0_c29_FA_0/HA_0/U4/ZN (XNOR2_X1)                      0.06       1.16 f
  lv0_c29_FA_0/HA_0/s (halfAdder_31)                      0.00       1.16 f
  lv0_c29_FA_0/HA_1/i1 (halfAdder_30)                     0.00       1.16 f
  lv0_c29_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.20 f
  lv0_c29_FA_0/HA_1/co (halfAdder_30)                     0.00       1.20 f
  lv0_c29_FA_0/U1/ZN (OR2_X2)                             0.06       1.26 f
  lv0_c29_FA_0/co (fullAdder_15)                          0.00       1.26 f
  add_3744/A[19] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.26 f
  add_3744/U371/ZN (NOR2_X1)                              0.04       1.30 r
  add_3744/U604/ZN (OAI21_X1)                             0.04       1.34 f
  add_3744/U519/ZN (AOI21_X1)                             0.06       1.40 r
  add_3744/U638/ZN (OAI21_X1)                             0.04       1.44 f
  add_3744/U545/ZN (AOI21_X1)                             0.08       1.51 r
  add_3744/U632/ZN (OAI21_X1)                             0.04       1.55 f
  add_3744/U587/ZN (XNOR2_X1)                             0.06       1.61 f
  add_3744/SUM[33] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.61 f
  p_reg_out/D[22] (reg_N24_0)                             0.00       1.61 f
  p_reg_out/U51/ZN (NAND2_X1)                             0.03       1.64 r
  p_reg_out/U52/ZN (NAND2_X1)                             0.02       1.66 f
  p_reg_out/Q_reg[22]/D (DFFR_X1)                         0.01       1.67 f
  data arrival time                                                  1.67

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[22]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


1
