Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Oct 05 09:20:38 2018
| Host         : sn237s02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.313        0.000                      0                  372        0.183        0.000                      0                  372        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.313        0.000                      0                  372        0.183        0.000                      0                  372        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 pressed_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_value_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 0.952ns (14.832%)  route 5.467ns (85.168%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.639     5.160    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y1          FDRE                                         r  pressed_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  pressed_reg[2][7]/Q
                         net (fo=4, routed)           1.272     6.888    pressed_reg[2]__0[7]
    SLICE_X61Y1          LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pressed[2][19]_i_18/O
                         net (fo=1, routed)           0.566     7.579    pressed[2][19]_i_18_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.703 f  pressed[2][19]_i_8/O
                         net (fo=1, routed)           0.686     8.389    pressed[2][19]_i_8_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.513 r  pressed[2][19]_i_2/O
                         net (fo=22, routed)          1.898    10.410    output_value117_out
    SLICE_X60Y6          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  output_value[16]_i_2/O
                         net (fo=17, routed)          1.044    11.579    output_value[16]_i_2_n_0
    SLICE_X62Y10         FDRE                                         r  output_value_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.517    14.858    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  output_value_reg[13]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.892    output_value_reg[13]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.339ns (38.555%)  route 3.728ns (61.445%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.638     5.159    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.244     6.859    refresh_counter_reg[0]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.983 r  pressed[0][19]_i_36/O
                         net (fo=1, routed)           0.000     6.983    pressed[0][19]_i_36_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.515 r  pressed_reg[0][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.515    pressed_reg[0][19]_i_23_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  pressed_reg[0][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.629    pressed_reg[0][19]_i_14_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  pressed_reg[0][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.743    pressed_reg[0][19]_i_9_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  pressed_reg[0][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.857    pressed_reg[0][19]_i_3_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.191 r  pressed_reg[0][19]_i_16/O[1]
                         net (fo=1, routed)           0.807     8.998    pressed_reg[0][19]_i_16_n_6
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.303     9.301 r  pressed[0][19]_i_17/O
                         net (fo=1, routed)           0.307     9.608    pressed[0][19]_i_17_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  pressed[0][19]_i_5/O
                         net (fo=1, routed)           0.658    10.391    pressed[0][19]_i_5_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    10.515 r  pressed[0][19]_i_1/O
                         net (fo=20, routed)          0.711    11.226    pressed14_out
    SLICE_X57Y0          FDRE                                         r  pressed_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.454    14.795    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  pressed_reg[0][0]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y0          FDRE (Setup_fdre_C_R)       -0.429    14.591    pressed_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.339ns (38.555%)  route 3.728ns (61.445%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.638     5.159    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.244     6.859    refresh_counter_reg[0]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.983 r  pressed[0][19]_i_36/O
                         net (fo=1, routed)           0.000     6.983    pressed[0][19]_i_36_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.515 r  pressed_reg[0][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.515    pressed_reg[0][19]_i_23_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  pressed_reg[0][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.629    pressed_reg[0][19]_i_14_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  pressed_reg[0][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.743    pressed_reg[0][19]_i_9_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  pressed_reg[0][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.857    pressed_reg[0][19]_i_3_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.191 r  pressed_reg[0][19]_i_16/O[1]
                         net (fo=1, routed)           0.807     8.998    pressed_reg[0][19]_i_16_n_6
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.303     9.301 r  pressed[0][19]_i_17/O
                         net (fo=1, routed)           0.307     9.608    pressed[0][19]_i_17_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  pressed[0][19]_i_5/O
                         net (fo=1, routed)           0.658    10.391    pressed[0][19]_i_5_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    10.515 r  pressed[0][19]_i_1/O
                         net (fo=20, routed)          0.711    11.226    pressed14_out
    SLICE_X57Y0          FDRE                                         r  pressed_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.454    14.795    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  pressed_reg[0][1]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y0          FDRE (Setup_fdre_C_R)       -0.429    14.591    pressed_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.339ns (38.555%)  route 3.728ns (61.445%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.638     5.159    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.244     6.859    refresh_counter_reg[0]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.983 r  pressed[0][19]_i_36/O
                         net (fo=1, routed)           0.000     6.983    pressed[0][19]_i_36_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.515 r  pressed_reg[0][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.515    pressed_reg[0][19]_i_23_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  pressed_reg[0][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.629    pressed_reg[0][19]_i_14_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  pressed_reg[0][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.743    pressed_reg[0][19]_i_9_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  pressed_reg[0][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.857    pressed_reg[0][19]_i_3_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.191 r  pressed_reg[0][19]_i_16/O[1]
                         net (fo=1, routed)           0.807     8.998    pressed_reg[0][19]_i_16_n_6
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.303     9.301 r  pressed[0][19]_i_17/O
                         net (fo=1, routed)           0.307     9.608    pressed[0][19]_i_17_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  pressed[0][19]_i_5/O
                         net (fo=1, routed)           0.658    10.391    pressed[0][19]_i_5_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    10.515 r  pressed[0][19]_i_1/O
                         net (fo=20, routed)          0.711    11.226    pressed14_out
    SLICE_X57Y0          FDRE                                         r  pressed_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.454    14.795    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  pressed_reg[0][2]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y0          FDRE (Setup_fdre_C_R)       -0.429    14.591    pressed_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.339ns (38.555%)  route 3.728ns (61.445%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.638     5.159    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.244     6.859    refresh_counter_reg[0]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.983 r  pressed[0][19]_i_36/O
                         net (fo=1, routed)           0.000     6.983    pressed[0][19]_i_36_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.515 r  pressed_reg[0][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.515    pressed_reg[0][19]_i_23_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  pressed_reg[0][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.629    pressed_reg[0][19]_i_14_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  pressed_reg[0][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.743    pressed_reg[0][19]_i_9_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  pressed_reg[0][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.857    pressed_reg[0][19]_i_3_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.191 r  pressed_reg[0][19]_i_16/O[1]
                         net (fo=1, routed)           0.807     8.998    pressed_reg[0][19]_i_16_n_6
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.303     9.301 r  pressed[0][19]_i_17/O
                         net (fo=1, routed)           0.307     9.608    pressed[0][19]_i_17_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  pressed[0][19]_i_5/O
                         net (fo=1, routed)           0.658    10.391    pressed[0][19]_i_5_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    10.515 r  pressed[0][19]_i_1/O
                         net (fo=20, routed)          0.711    11.226    pressed14_out
    SLICE_X57Y0          FDRE                                         r  pressed_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.454    14.795    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y0          FDRE                                         r  pressed_reg[0][3]/C
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y0          FDRE (Setup_fdre_C_R)       -0.429    14.591    pressed_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 pressed_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_value_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.952ns (15.162%)  route 5.327ns (84.838%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.639     5.160    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y1          FDRE                                         r  pressed_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  pressed_reg[2][7]/Q
                         net (fo=4, routed)           1.272     6.888    pressed_reg[2]__0[7]
    SLICE_X61Y1          LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pressed[2][19]_i_18/O
                         net (fo=1, routed)           0.566     7.579    pressed[2][19]_i_18_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.703 f  pressed[2][19]_i_8/O
                         net (fo=1, routed)           0.686     8.389    pressed[2][19]_i_8_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.513 r  pressed[2][19]_i_2/O
                         net (fo=22, routed)          1.898    10.410    output_value117_out
    SLICE_X60Y6          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  output_value[16]_i_2/O
                         net (fo=17, routed)          0.905    11.439    output_value[16]_i_2_n_0
    SLICE_X62Y9          FDRE                                         r  output_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.517    14.858    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  output_value_reg[10]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.892    output_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 pressed_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_value_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.952ns (15.162%)  route 5.327ns (84.838%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.639     5.160    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y1          FDRE                                         r  pressed_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  pressed_reg[2][7]/Q
                         net (fo=4, routed)           1.272     6.888    pressed_reg[2]__0[7]
    SLICE_X61Y1          LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pressed[2][19]_i_18/O
                         net (fo=1, routed)           0.566     7.579    pressed[2][19]_i_18_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.703 f  pressed[2][19]_i_8/O
                         net (fo=1, routed)           0.686     8.389    pressed[2][19]_i_8_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.513 r  pressed[2][19]_i_2/O
                         net (fo=22, routed)          1.898    10.410    output_value117_out
    SLICE_X60Y6          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  output_value[16]_i_2/O
                         net (fo=17, routed)          0.905    11.439    output_value[16]_i_2_n_0
    SLICE_X62Y9          FDRE                                         r  output_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.517    14.858    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  output_value_reg[8]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.892    output_value_reg[8]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 pressed_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_value_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.952ns (15.162%)  route 5.327ns (84.838%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.639     5.160    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y1          FDRE                                         r  pressed_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.456     5.616 f  pressed_reg[2][7]/Q
                         net (fo=4, routed)           1.272     6.888    pressed_reg[2]__0[7]
    SLICE_X61Y1          LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pressed[2][19]_i_18/O
                         net (fo=1, routed)           0.566     7.579    pressed[2][19]_i_18_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.703 f  pressed[2][19]_i_8/O
                         net (fo=1, routed)           0.686     8.389    pressed[2][19]_i_8_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.513 r  pressed[2][19]_i_2/O
                         net (fo=22, routed)          1.898    10.410    output_value117_out
    SLICE_X60Y6          LUT4 (Prop_lut4_I1_O)        0.124    10.534 r  output_value[16]_i_2/O
                         net (fo=17, routed)          0.905    11.439    output_value[16]_i_2_n_0
    SLICE_X62Y9          FDRE                                         r  output_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.517    14.858    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  output_value_reg[9]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X62Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.892    output_value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 2.339ns (39.274%)  route 3.617ns (60.726%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.638     5.159    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.244     6.859    refresh_counter_reg[0]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.983 r  pressed[0][19]_i_36/O
                         net (fo=1, routed)           0.000     6.983    pressed[0][19]_i_36_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.515 r  pressed_reg[0][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.515    pressed_reg[0][19]_i_23_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  pressed_reg[0][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.629    pressed_reg[0][19]_i_14_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  pressed_reg[0][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.743    pressed_reg[0][19]_i_9_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  pressed_reg[0][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.857    pressed_reg[0][19]_i_3_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.191 r  pressed_reg[0][19]_i_16/O[1]
                         net (fo=1, routed)           0.807     8.998    pressed_reg[0][19]_i_16_n_6
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.303     9.301 r  pressed[0][19]_i_17/O
                         net (fo=1, routed)           0.307     9.608    pressed[0][19]_i_17_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  pressed[0][19]_i_5/O
                         net (fo=1, routed)           0.658    10.391    pressed[0][19]_i_5_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    10.515 r  pressed[0][19]_i_1/O
                         net (fo=20, routed)          0.600    11.115    pressed14_out
    SLICE_X57Y3          FDRE                                         r  pressed_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.453    14.794    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y3          FDRE                                         r  pressed_reg[0][12]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y3          FDRE (Setup_fdre_C_R)       -0.429    14.590    pressed_reg[0][12]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 2.339ns (39.274%)  route 3.617ns (60.726%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.638     5.159    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          1.244     6.859    refresh_counter_reg[0]
    SLICE_X57Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.983 r  pressed[0][19]_i_36/O
                         net (fo=1, routed)           0.000     6.983    pressed[0][19]_i_36_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.515 r  pressed_reg[0][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.515    pressed_reg[0][19]_i_23_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  pressed_reg[0][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.629    pressed_reg[0][19]_i_14_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  pressed_reg[0][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.743    pressed_reg[0][19]_i_9_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  pressed_reg[0][19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.857    pressed_reg[0][19]_i_3_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.191 r  pressed_reg[0][19]_i_16/O[1]
                         net (fo=1, routed)           0.807     8.998    pressed_reg[0][19]_i_16_n_6
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.303     9.301 r  pressed[0][19]_i_17/O
                         net (fo=1, routed)           0.307     9.608    pressed[0][19]_i_17_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I4_O)        0.124     9.732 r  pressed[0][19]_i_5/O
                         net (fo=1, routed)           0.658    10.391    pressed[0][19]_i_5_n_0
    SLICE_X56Y3          LUT4 (Prop_lut4_I2_O)        0.124    10.515 r  pressed[0][19]_i_1/O
                         net (fo=20, routed)          0.600    11.115    pressed14_out
    SLICE_X57Y3          FDRE                                         r  pressed_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.453    14.794    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y3          FDRE                                         r  pressed_reg[0][13]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y3          FDRE (Setup_fdre_C_R)       -0.429    14.590    pressed_reg[0][13]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  3.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.140%)  route 0.124ns (46.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  refresh_counter_reg[6]/Q
                         net (fo=12, routed)          0.124     1.742    refresh_counter_reg[6]
    SLICE_X59Y3          FDRE                                         r  pressed_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y3          FDRE                                         r  pressed_reg[4][6]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y3          FDRE (Hold_fdre_C_D)         0.066     1.559    pressed_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 refresh_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.221%)  route 0.134ns (48.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  refresh_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  refresh_counter_reg[5]/Q
                         net (fo=12, routed)          0.134     1.752    refresh_counter_reg[5]
    SLICE_X59Y3          FDRE                                         r  pressed_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y3          FDRE                                         r  pressed_reg[4][5]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X59Y3          FDRE (Hold_fdre_C_D)         0.070     1.563    pressed_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.211%)  route 0.134ns (48.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.595     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  refresh_counter_reg[2]/Q
                         net (fo=12, routed)          0.134     1.753    refresh_counter_reg[2]
    SLICE_X59Y2          FDRE                                         r  pressed_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  pressed_reg[4][2]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X59Y2          FDRE (Hold_fdre_C_D)         0.066     1.560    pressed_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.001%)  route 0.147ns (50.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.595     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  refresh_counter_reg[0]/Q
                         net (fo=12, routed)          0.147     1.766    refresh_counter_reg[0]
    SLICE_X59Y1          FDRE                                         r  pressed_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y1          FDRE                                         r  pressed_reg[3][0]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X59Y1          FDRE (Hold_fdre_C_D)         0.070     1.564    pressed_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 refresh_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.672%)  route 0.143ns (50.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y5          FDRE                                         r  refresh_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  refresh_counter_reg[13]/Q
                         net (fo=12, routed)          0.143     1.761    refresh_counter_reg[13]
    SLICE_X58Y4          FDRE                                         r  pressed_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y4          FDRE                                         r  pressed_reg[4][13]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X58Y4          FDRE (Hold_fdre_C_D)         0.066     1.559    pressed_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.676%)  route 0.149ns (51.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.595     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y2          FDRE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  refresh_counter_reg[1]/Q
                         net (fo=12, routed)          0.149     1.768    refresh_counter_reg[1]
    SLICE_X59Y2          FDRE                                         r  pressed_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  pressed_reg[4][1]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X59Y2          FDRE (Hold_fdre_C_D)         0.070     1.564    pressed_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[4][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.668%)  route 0.149ns (51.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  refresh_counter_reg[16]/Q
                         net (fo=12, routed)          0.149     1.767    refresh_counter_reg[16]
    SLICE_X58Y5          FDRE                                         r  pressed_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  pressed_reg[4][16]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X58Y5          FDRE (Hold_fdre_C_D)         0.070     1.563    pressed_reg[4][16]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.827%)  route 0.154ns (52.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y5          FDRE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  refresh_counter_reg[14]/Q
                         net (fo=12, routed)          0.154     1.772    refresh_counter_reg[14]
    SLICE_X58Y4          FDRE                                         r  pressed_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y4          FDRE                                         r  pressed_reg[4][14]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X58Y4          FDRE (Hold_fdre_C_D)         0.070     1.563    pressed_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.711%)  route 0.161ns (53.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y5          FDRE                                         r  refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  refresh_counter_reg[12]/Q
                         net (fo=12, routed)          0.161     1.779    refresh_counter_reg[12]
    SLICE_X58Y4          FDRE                                         r  pressed_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y4          FDRE                                         r  pressed_reg[4][12]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X58Y4          FDRE (Hold_fdre_C_D)         0.070     1.563    pressed_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pressed_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.213%)  route 0.164ns (53.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.477    CLK100MHZ_IBUF_BUFG
    SLICE_X61Y3          FDRE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  refresh_counter_reg[7]/Q
                         net (fo=12, routed)          0.164     1.782    refresh_counter_reg[7]
    SLICE_X59Y2          FDRE                                         r  pressed_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  pressed_reg[4][7]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X59Y2          FDRE (Hold_fdre_C_D)         0.072     1.566    pressed_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37   LED_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31   LED_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y51   LED_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y51   LED_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y44   LED_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y51   LED_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    LED_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y7    output_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   output_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   output_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   output_value_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y44   LED_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     LED_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     LED_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y4    pressed_reg[1][17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y4    pressed_reg[1][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y4    pressed_reg[1][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    pressed_reg[2][16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y3    pressed_reg[2][17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    pressed_reg[2][18]/C



