// hssi_ss_dr_cpu.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_dr_cpu (
		input  wire        clk_clk,                        //                     clk.clk,          Clock Input
		input  wire [15:0] cpu_cmd_type_export,            //            cpu_cmd_type.export
		input  wire [31:0] cpu_cmd_export,                 //                 cpu_cmd.export
		input  wire [31:0] cpu_wr_data_export,             //             cpu_wr_data.export
		input  wire        cpu_cmd_start_export,           //           cpu_cmd_start.export
		output wire [3:0]  cpu_cmd_complete_export,        //        cpu_cmd_complete.export
		output wire [31:0] cpu_rd_data_export,             //             cpu_rd_data.export
		output wire [25:0] cpu_reconfig_address,           //            cpu_reconfig.address
		output wire [0:0]  cpu_reconfig_burstcount,        //                        .burstcount
		output wire        cpu_reconfig_read,              //                        .read
		output wire        cpu_reconfig_write,             //                        .write
		input  wire        cpu_reconfig_waitrequest,       //                        .waitrequest
		input  wire        cpu_reconfig_readdatavalid,     //                        .readdatavalid
		output wire [3:0]  cpu_reconfig_byteenable,        //                        .byteenable
		input  wire [31:0] cpu_reconfig_readdata,          //                        .readdata
		output wire [31:0] cpu_reconfig_writedata,         //                        .writedata
		output wire        cpu_reconfig_lock,              //                        .lock
		output wire        cpu_reconfig_debugaccess,       //                        .debugaccess
		input  wire        reset_reset,                    //                   reset.reset,        Reset Input
		input  wire [1:0]  cpu_p0_base_profile_export,     //     cpu_p0_base_profile.export
		output wire [3:0]  cpu_p0_curr_profile_export,     //     cpu_p0_curr_profile.export
		output wire [3:0]  cpu_p0_reset_pio_export,        //        cpu_p0_reset_pio.export
		output wire [19:0] cpu_p0_port_params_export,      //      cpu_p0_port_params.export
		input  wire [1:0]  cpu_p1_base_profile_export,     //     cpu_p1_base_profile.export
		output wire [3:0]  cpu_p1_curr_profile_export,     //     cpu_p1_curr_profile.export
		output wire [3:0]  cpu_p1_reset_pio_export,        //        cpu_p1_reset_pio.export
		output wire [19:0] cpu_p1_port_params_export,      //      cpu_p1_port_params.export
		input  wire [1:0]  cpu_p2_base_profile_export,     //     cpu_p2_base_profile.export
		output wire [3:0]  cpu_p2_curr_profile_export,     //     cpu_p2_curr_profile.export
		output wire [3:0]  cpu_p2_reset_pio_export,        //        cpu_p2_reset_pio.export
		output wire [19:0] cpu_p2_port_params_export,      //      cpu_p2_port_params.export
		input  wire [1:0]  cpu_p3_base_profile_export,     //     cpu_p3_base_profile.export
		output wire [3:0]  cpu_p3_curr_profile_export,     //     cpu_p3_curr_profile.export
		output wire [3:0]  cpu_p3_reset_pio_export,        //        cpu_p3_reset_pio.export
		output wire [19:0] cpu_p3_port_params_export,      //      cpu_p3_port_params.export
		input  wire [1:0]  cpu_p4_base_profile_export,     //     cpu_p4_base_profile.export
		output wire [3:0]  cpu_p4_curr_profile_export,     //     cpu_p4_curr_profile.export
		output wire [3:0]  cpu_p4_reset_pio_export,        //        cpu_p4_reset_pio.export
		output wire [19:0] cpu_p4_port_params_export,      //      cpu_p4_port_params.export
		input  wire [1:0]  cpu_p5_base_profile_export,     //     cpu_p5_base_profile.export
		output wire [3:0]  cpu_p5_curr_profile_export,     //     cpu_p5_curr_profile.export
		output wire [3:0]  cpu_p5_reset_pio_export,        //        cpu_p5_reset_pio.export
		output wire [19:0] cpu_p5_port_params_export,      //      cpu_p5_port_params.export
		input  wire [1:0]  cpu_p6_base_profile_export,     //     cpu_p6_base_profile.export
		output wire [3:0]  cpu_p6_curr_profile_export,     //     cpu_p6_curr_profile.export
		output wire [3:0]  cpu_p6_reset_pio_export,        //        cpu_p6_reset_pio.export
		output wire [19:0] cpu_p6_port_params_export,      //      cpu_p6_port_params.export
		input  wire [1:0]  cpu_p7_base_profile_export,     //     cpu_p7_base_profile.export
		output wire [3:0]  cpu_p7_curr_profile_export,     //     cpu_p7_curr_profile.export
		output wire [3:0]  cpu_p7_reset_pio_export,        //        cpu_p7_reset_pio.export
		output wire [19:0] cpu_p7_port_params_export,      //      cpu_p7_port_params.export
		input  wire [1:0]  cpu_p8_base_profile_export,     //     cpu_p8_base_profile.export
		output wire [3:0]  cpu_p8_curr_profile_export,     //     cpu_p8_curr_profile.export
		output wire [3:0]  cpu_p8_reset_pio_export,        //        cpu_p8_reset_pio.export
		output wire [19:0] cpu_p8_port_params_export,      //      cpu_p8_port_params.export
		input  wire [1:0]  cpu_p9_base_profile_export,     //     cpu_p9_base_profile.export
		output wire [3:0]  cpu_p9_curr_profile_export,     //     cpu_p9_curr_profile.export
		output wire [3:0]  cpu_p9_reset_pio_export,        //        cpu_p9_reset_pio.export
		output wire [19:0] cpu_p9_port_params_export,      //      cpu_p9_port_params.export
		input  wire [1:0]  cpu_p10_base_profile_export,    //    cpu_p10_base_profile.export
		output wire [3:0]  cpu_p10_curr_profile_export,    //    cpu_p10_curr_profile.export
		output wire [3:0]  cpu_p10_reset_pio_export,       //       cpu_p10_reset_pio.export
		output wire [19:0] cpu_p10_port_params_export,     //     cpu_p10_port_params.export
		input  wire [1:0]  cpu_p11_base_profile_export,    //    cpu_p11_base_profile.export
		output wire [3:0]  cpu_p11_curr_profile_export,    //    cpu_p11_curr_profile.export
		output wire [3:0]  cpu_p11_reset_pio_export,       //       cpu_p11_reset_pio.export
		output wire [19:0] cpu_p11_port_params_export,     //     cpu_p11_port_params.export
		input  wire [1:0]  cpu_p12_base_profile_export,    //    cpu_p12_base_profile.export
		output wire [3:0]  cpu_p12_curr_profile_export,    //    cpu_p12_curr_profile.export
		output wire [3:0]  cpu_p12_reset_pio_export,       //       cpu_p12_reset_pio.export
		output wire [19:0] cpu_p12_port_params_export,     //     cpu_p12_port_params.export
		input  wire [1:0]  cpu_p13_base_profile_export,    //    cpu_p13_base_profile.export
		output wire [3:0]  cpu_p13_curr_profile_export,    //    cpu_p13_curr_profile.export
		output wire [3:0]  cpu_p13_reset_pio_export,       //       cpu_p13_reset_pio.export
		output wire [19:0] cpu_p13_port_params_export,     //     cpu_p13_port_params.export
		input  wire [1:0]  cpu_p14_base_profile_export,    //    cpu_p14_base_profile.export
		output wire [3:0]  cpu_p14_curr_profile_export,    //    cpu_p14_curr_profile.export
		output wire [3:0]  cpu_p14_reset_pio_export,       //       cpu_p14_reset_pio.export
		output wire [19:0] cpu_p14_port_params_export,     //     cpu_p14_port_params.export
		input  wire [1:0]  cpu_p15_base_profile_export,    //    cpu_p15_base_profile.export
		output wire [3:0]  cpu_p15_curr_profile_export,    //    cpu_p15_curr_profile.export
		output wire [3:0]  cpu_p15_reset_pio_export,       //       cpu_p15_reset_pio.export
		output wire [19:0] cpu_p15_port_params_export,     //     cpu_p15_port_params.export
		input  wire [15:0] cpu_port_dr_en_export,          //          cpu_port_dr_en.export
		input  wire [15:0] cpu_load_recipe_enable_export,  //  cpu_load_recipe_enable.export
		input  wire [15:0] cpu_qhip_enable_export,         //         cpu_qhip_enable.export
		input  wire [31:0] cpu_qhip_num_channels_export,   //   cpu_qhip_num_channels.export
		input  wire [15:0] cpu_xcvr_channel_enable_export, // cpu_xcvr_channel_enable.export
		input  wire [15:0] cpu_xcvr_ready_export,          //          cpu_xcvr_ready.export
		input  wire [15:0] cpu_tx_pma_ready_export,        //        cpu_tx_pma_ready.export
		input  wire [15:0] cpu_rx_pma_ready_export,        //        cpu_rx_pma_ready.export
		output wire [15:0] cpu_load_recipe_error_export,   //   cpu_load_recipe_error.export
		output wire [15:0] cpu_xcvr_cal_error_export,      //      cpu_xcvr_cal_error.export
		input  wire [15:0] cpu_anlt_vsr_en_export,         //         cpu_anlt_vsr_en.export
		output wire [31:0] cpu_hotplug_disable_export,     //     cpu_hotplug_disable.export
		input  wire [15:0] cpu_hotplug_paused_export       //      cpu_hotplug_paused.export
	);

	hssi_ss_1_hssi_ss_dr_cpu_191_cfu7vua hssi_ss_dr_cpu (
		.clk_clk                        (clk_clk),                        //   input,   width = 1,                     clk.clk
		.cpu_cmd_type_export            (cpu_cmd_type_export),            //   input,  width = 16,            cpu_cmd_type.export
		.cpu_cmd_export                 (cpu_cmd_export),                 //   input,  width = 32,                 cpu_cmd.export
		.cpu_wr_data_export             (cpu_wr_data_export),             //   input,  width = 32,             cpu_wr_data.export
		.cpu_cmd_start_export           (cpu_cmd_start_export),           //   input,   width = 1,           cpu_cmd_start.export
		.cpu_cmd_complete_export        (cpu_cmd_complete_export),        //  output,   width = 4,        cpu_cmd_complete.export
		.cpu_rd_data_export             (cpu_rd_data_export),             //  output,  width = 32,             cpu_rd_data.export
		.cpu_reconfig_address           (cpu_reconfig_address),           //  output,  width = 26,            cpu_reconfig.address
		.cpu_reconfig_burstcount        (cpu_reconfig_burstcount),        //  output,   width = 1,                        .burstcount
		.cpu_reconfig_read              (cpu_reconfig_read),              //  output,   width = 1,                        .read
		.cpu_reconfig_write             (cpu_reconfig_write),             //  output,   width = 1,                        .write
		.cpu_reconfig_waitrequest       (cpu_reconfig_waitrequest),       //   input,   width = 1,                        .waitrequest
		.cpu_reconfig_readdatavalid     (cpu_reconfig_readdatavalid),     //   input,   width = 1,                        .readdatavalid
		.cpu_reconfig_byteenable        (cpu_reconfig_byteenable),        //  output,   width = 4,                        .byteenable
		.cpu_reconfig_readdata          (cpu_reconfig_readdata),          //   input,  width = 32,                        .readdata
		.cpu_reconfig_writedata         (cpu_reconfig_writedata),         //  output,  width = 32,                        .writedata
		.cpu_reconfig_lock              (cpu_reconfig_lock),              //  output,   width = 1,                        .lock
		.cpu_reconfig_debugaccess       (cpu_reconfig_debugaccess),       //  output,   width = 1,                        .debugaccess
		.reset_reset                    (reset_reset),                    //   input,   width = 1,                   reset.reset
		.cpu_p0_base_profile_export     (cpu_p0_base_profile_export),     //   input,   width = 2,     cpu_p0_base_profile.export
		.cpu_p0_curr_profile_export     (cpu_p0_curr_profile_export),     //  output,   width = 4,     cpu_p0_curr_profile.export
		.cpu_p0_reset_pio_export        (cpu_p0_reset_pio_export),        //  output,   width = 4,        cpu_p0_reset_pio.export
		.cpu_p0_port_params_export      (cpu_p0_port_params_export),      //  output,  width = 20,      cpu_p0_port_params.export
		.cpu_p1_base_profile_export     (cpu_p1_base_profile_export),     //   input,   width = 2,     cpu_p1_base_profile.export
		.cpu_p1_curr_profile_export     (cpu_p1_curr_profile_export),     //  output,   width = 4,     cpu_p1_curr_profile.export
		.cpu_p1_reset_pio_export        (cpu_p1_reset_pio_export),        //  output,   width = 4,        cpu_p1_reset_pio.export
		.cpu_p1_port_params_export      (cpu_p1_port_params_export),      //  output,  width = 20,      cpu_p1_port_params.export
		.cpu_p2_base_profile_export     (cpu_p2_base_profile_export),     //   input,   width = 2,     cpu_p2_base_profile.export
		.cpu_p2_curr_profile_export     (cpu_p2_curr_profile_export),     //  output,   width = 4,     cpu_p2_curr_profile.export
		.cpu_p2_reset_pio_export        (cpu_p2_reset_pio_export),        //  output,   width = 4,        cpu_p2_reset_pio.export
		.cpu_p2_port_params_export      (cpu_p2_port_params_export),      //  output,  width = 20,      cpu_p2_port_params.export
		.cpu_p3_base_profile_export     (cpu_p3_base_profile_export),     //   input,   width = 2,     cpu_p3_base_profile.export
		.cpu_p3_curr_profile_export     (cpu_p3_curr_profile_export),     //  output,   width = 4,     cpu_p3_curr_profile.export
		.cpu_p3_reset_pio_export        (cpu_p3_reset_pio_export),        //  output,   width = 4,        cpu_p3_reset_pio.export
		.cpu_p3_port_params_export      (cpu_p3_port_params_export),      //  output,  width = 20,      cpu_p3_port_params.export
		.cpu_p4_base_profile_export     (cpu_p4_base_profile_export),     //   input,   width = 2,     cpu_p4_base_profile.export
		.cpu_p4_curr_profile_export     (cpu_p4_curr_profile_export),     //  output,   width = 4,     cpu_p4_curr_profile.export
		.cpu_p4_reset_pio_export        (cpu_p4_reset_pio_export),        //  output,   width = 4,        cpu_p4_reset_pio.export
		.cpu_p4_port_params_export      (cpu_p4_port_params_export),      //  output,  width = 20,      cpu_p4_port_params.export
		.cpu_p5_base_profile_export     (cpu_p5_base_profile_export),     //   input,   width = 2,     cpu_p5_base_profile.export
		.cpu_p5_curr_profile_export     (cpu_p5_curr_profile_export),     //  output,   width = 4,     cpu_p5_curr_profile.export
		.cpu_p5_reset_pio_export        (cpu_p5_reset_pio_export),        //  output,   width = 4,        cpu_p5_reset_pio.export
		.cpu_p5_port_params_export      (cpu_p5_port_params_export),      //  output,  width = 20,      cpu_p5_port_params.export
		.cpu_p6_base_profile_export     (cpu_p6_base_profile_export),     //   input,   width = 2,     cpu_p6_base_profile.export
		.cpu_p6_curr_profile_export     (cpu_p6_curr_profile_export),     //  output,   width = 4,     cpu_p6_curr_profile.export
		.cpu_p6_reset_pio_export        (cpu_p6_reset_pio_export),        //  output,   width = 4,        cpu_p6_reset_pio.export
		.cpu_p6_port_params_export      (cpu_p6_port_params_export),      //  output,  width = 20,      cpu_p6_port_params.export
		.cpu_p7_base_profile_export     (cpu_p7_base_profile_export),     //   input,   width = 2,     cpu_p7_base_profile.export
		.cpu_p7_curr_profile_export     (cpu_p7_curr_profile_export),     //  output,   width = 4,     cpu_p7_curr_profile.export
		.cpu_p7_reset_pio_export        (cpu_p7_reset_pio_export),        //  output,   width = 4,        cpu_p7_reset_pio.export
		.cpu_p7_port_params_export      (cpu_p7_port_params_export),      //  output,  width = 20,      cpu_p7_port_params.export
		.cpu_p8_base_profile_export     (cpu_p8_base_profile_export),     //   input,   width = 2,     cpu_p8_base_profile.export
		.cpu_p8_curr_profile_export     (cpu_p8_curr_profile_export),     //  output,   width = 4,     cpu_p8_curr_profile.export
		.cpu_p8_reset_pio_export        (cpu_p8_reset_pio_export),        //  output,   width = 4,        cpu_p8_reset_pio.export
		.cpu_p8_port_params_export      (cpu_p8_port_params_export),      //  output,  width = 20,      cpu_p8_port_params.export
		.cpu_p9_base_profile_export     (cpu_p9_base_profile_export),     //   input,   width = 2,     cpu_p9_base_profile.export
		.cpu_p9_curr_profile_export     (cpu_p9_curr_profile_export),     //  output,   width = 4,     cpu_p9_curr_profile.export
		.cpu_p9_reset_pio_export        (cpu_p9_reset_pio_export),        //  output,   width = 4,        cpu_p9_reset_pio.export
		.cpu_p9_port_params_export      (cpu_p9_port_params_export),      //  output,  width = 20,      cpu_p9_port_params.export
		.cpu_p10_base_profile_export    (cpu_p10_base_profile_export),    //   input,   width = 2,    cpu_p10_base_profile.export
		.cpu_p10_curr_profile_export    (cpu_p10_curr_profile_export),    //  output,   width = 4,    cpu_p10_curr_profile.export
		.cpu_p10_reset_pio_export       (cpu_p10_reset_pio_export),       //  output,   width = 4,       cpu_p10_reset_pio.export
		.cpu_p10_port_params_export     (cpu_p10_port_params_export),     //  output,  width = 20,     cpu_p10_port_params.export
		.cpu_p11_base_profile_export    (cpu_p11_base_profile_export),    //   input,   width = 2,    cpu_p11_base_profile.export
		.cpu_p11_curr_profile_export    (cpu_p11_curr_profile_export),    //  output,   width = 4,    cpu_p11_curr_profile.export
		.cpu_p11_reset_pio_export       (cpu_p11_reset_pio_export),       //  output,   width = 4,       cpu_p11_reset_pio.export
		.cpu_p11_port_params_export     (cpu_p11_port_params_export),     //  output,  width = 20,     cpu_p11_port_params.export
		.cpu_p12_base_profile_export    (cpu_p12_base_profile_export),    //   input,   width = 2,    cpu_p12_base_profile.export
		.cpu_p12_curr_profile_export    (cpu_p12_curr_profile_export),    //  output,   width = 4,    cpu_p12_curr_profile.export
		.cpu_p12_reset_pio_export       (cpu_p12_reset_pio_export),       //  output,   width = 4,       cpu_p12_reset_pio.export
		.cpu_p12_port_params_export     (cpu_p12_port_params_export),     //  output,  width = 20,     cpu_p12_port_params.export
		.cpu_p13_base_profile_export    (cpu_p13_base_profile_export),    //   input,   width = 2,    cpu_p13_base_profile.export
		.cpu_p13_curr_profile_export    (cpu_p13_curr_profile_export),    //  output,   width = 4,    cpu_p13_curr_profile.export
		.cpu_p13_reset_pio_export       (cpu_p13_reset_pio_export),       //  output,   width = 4,       cpu_p13_reset_pio.export
		.cpu_p13_port_params_export     (cpu_p13_port_params_export),     //  output,  width = 20,     cpu_p13_port_params.export
		.cpu_p14_base_profile_export    (cpu_p14_base_profile_export),    //   input,   width = 2,    cpu_p14_base_profile.export
		.cpu_p14_curr_profile_export    (cpu_p14_curr_profile_export),    //  output,   width = 4,    cpu_p14_curr_profile.export
		.cpu_p14_reset_pio_export       (cpu_p14_reset_pio_export),       //  output,   width = 4,       cpu_p14_reset_pio.export
		.cpu_p14_port_params_export     (cpu_p14_port_params_export),     //  output,  width = 20,     cpu_p14_port_params.export
		.cpu_p15_base_profile_export    (cpu_p15_base_profile_export),    //   input,   width = 2,    cpu_p15_base_profile.export
		.cpu_p15_curr_profile_export    (cpu_p15_curr_profile_export),    //  output,   width = 4,    cpu_p15_curr_profile.export
		.cpu_p15_reset_pio_export       (cpu_p15_reset_pio_export),       //  output,   width = 4,       cpu_p15_reset_pio.export
		.cpu_p15_port_params_export     (cpu_p15_port_params_export),     //  output,  width = 20,     cpu_p15_port_params.export
		.cpu_port_dr_en_export          (cpu_port_dr_en_export),          //   input,  width = 16,          cpu_port_dr_en.export
		.cpu_load_recipe_enable_export  (cpu_load_recipe_enable_export),  //   input,  width = 16,  cpu_load_recipe_enable.export
		.cpu_qhip_enable_export         (cpu_qhip_enable_export),         //   input,  width = 16,         cpu_qhip_enable.export
		.cpu_qhip_num_channels_export   (cpu_qhip_num_channels_export),   //   input,  width = 32,   cpu_qhip_num_channels.export
		.cpu_xcvr_channel_enable_export (cpu_xcvr_channel_enable_export), //   input,  width = 16, cpu_xcvr_channel_enable.export
		.cpu_xcvr_ready_export          (cpu_xcvr_ready_export),          //   input,  width = 16,          cpu_xcvr_ready.export
		.cpu_tx_pma_ready_export        (cpu_tx_pma_ready_export),        //   input,  width = 16,        cpu_tx_pma_ready.export
		.cpu_rx_pma_ready_export        (cpu_rx_pma_ready_export),        //   input,  width = 16,        cpu_rx_pma_ready.export
		.cpu_load_recipe_error_export   (cpu_load_recipe_error_export),   //  output,  width = 16,   cpu_load_recipe_error.export
		.cpu_xcvr_cal_error_export      (cpu_xcvr_cal_error_export),      //  output,  width = 16,      cpu_xcvr_cal_error.export
		.cpu_anlt_vsr_en_export         (cpu_anlt_vsr_en_export),         //   input,  width = 16,         cpu_anlt_vsr_en.export
		.cpu_hotplug_disable_export     (cpu_hotplug_disable_export),     //  output,  width = 32,     cpu_hotplug_disable.export
		.cpu_hotplug_paused_export      (cpu_hotplug_paused_export)       //   input,  width = 16,      cpu_hotplug_paused.export
	);

endmodule
