

================================================================
== Vitis HLS Report for 'IGCN'
================================================================
* Date:           Thu Oct 27 18:21:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        IGCN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffv900-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.965 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- IGCN_label0  |      120|      120|        12|          -|          -|    10|        no|
        | + t_label1    |       10|       10|         2|          -|          -|     5|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 3 
5 --> 4 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv16 = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size"   --->   Operation 9 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%testarr = alloca i64 1" [IGCN/igcn.cpp:10]   --->   Operation 10 'alloca' 'testarr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 50> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outputarr = alloca i64 1" [IGCN/igcn.cpp:11]   --->   Operation 11 'alloca' 'outputarr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%test_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %test" [IGCN/igcn.cpp:13]   --->   Operation 12 'read' 'test_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %test_read" [IGCN/igcn.cpp:12]   --->   Operation 13 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (4.33ns)   --->   "%call_ln12 = call void @IGCN_Pipeline_VITIS_LOOP_12_1, i32 %size_read, i31 %testarr, i31 %trunc_ln12" [IGCN/igcn.cpp:12]   --->   Operation 14 'call' 'call_ln12' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln16 = store i4 0, i4 %i_1" [IGCN/igcn.cpp:16]   --->   Operation 15 'store' 'store_ln16' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln16 = store i6 5, i6 %indvars_iv16" [IGCN/igcn.cpp:16]   --->   Operation 16 'store' 'store_ln16' <Predicate = true> <Delay = 1.14>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [IGCN/igcn.cpp:9]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln12 = call void @IGCN_Pipeline_VITIS_LOOP_12_1, i32 %size_read, i31 %testarr, i31 %trunc_ln12" [IGCN/igcn.cpp:12]   --->   Operation 24 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc10" [IGCN/igcn.cpp:16]   --->   Operation 25 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [IGCN/igcn.cpp:17]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.08ns)   --->   "%icmp_ln16 = icmp_eq  i4 %i, i4 10" [IGCN/igcn.cpp:16]   --->   Operation 27 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.40ns)   --->   "%add_ln17 = add i4 %i, i4 1" [IGCN/igcn.cpp:17]   --->   Operation 29 'add' 'add_ln17' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc10.split, void %for.inc22.preheader" [IGCN/igcn.cpp:16]   --->   Operation 30 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %i" [IGCN/igcn.cpp:16]   --->   Operation 31 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/ubuntu/VitisCodes/IGCN/solution1/directives.tcl:7]   --->   Operation 32 'specpipeline' 'specpipeline_ln7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [IGCN/igcn.cpp:16]   --->   Operation 33 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i, i2 0" [IGCN/igcn.cpp:17]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.14ns)   --->   "%br_ln5 = br void %for.inc.i" [IGCN/igcn.cpp:5]   --->   Operation 35 'br' 'br_ln5' <Predicate = (!icmp_ln16)> <Delay = 1.14>
ST_3 : Operation 36 [2/2] (3.06ns)   --->   "%call_ln0 = call void @IGCN_Pipeline_VITIS_LOOP_19_2, i32 %size_read, i32 %outputarr, i32 %output_r"   --->   Operation 36 'call' 'call_ln0' <Predicate = (icmp_ln16)> <Delay = 3.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln5, void %for.inc.i.split, i6 0, void %for.inc10.split" [IGCN/igcn.cpp:5]   --->   Operation 37 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%indvars_iv16_load = load i6 %indvars_iv16" [IGCN/igcn.cpp:5]   --->   Operation 38 'load' 'indvars_iv16_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i6 %i_3" [IGCN/igcn.cpp:5]   --->   Operation 39 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.20ns)   --->   "%icmp_ln5 = icmp_eq  i6 %i_3, i6 %indvars_iv16_load" [IGCN/igcn.cpp:5]   --->   Operation 40 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.51ns)   --->   "%add_ln5 = add i6 %i_3, i6 1" [IGCN/igcn.cpp:5]   --->   Operation 41 'add' 'add_ln5' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.inc.i.split, void %_Z1tPiiS_.exit" [IGCN/igcn.cpp:5]   --->   Operation 42 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln6_1 = add i6 %zext_ln16, i6 %i_3" [IGCN/igcn.cpp:6]   --->   Operation 43 'add' 'add_ln6_1' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%add_ln6 = add i6 %add_ln6_1, i6 %shl_ln" [IGCN/igcn.cpp:6]   --->   Operation 44 'add' 'add_ln6' <Predicate = (!icmp_ln5)> <Delay = 2.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i6 %add_ln6" [IGCN/igcn.cpp:6]   --->   Operation 45 'zext' 'zext_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%testarr_addr = getelementptr i31 %testarr, i64 0, i64 %zext_ln6" [IGCN/igcn.cpp:6]   --->   Operation 46 'getelementptr' 'testarr_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.41ns)   --->   "%testarr_load = load i6 %testarr_addr" [IGCN/igcn.cpp:6]   --->   Operation 47 'load' 'testarr_load' <Predicate = (!icmp_ln5)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 50> <RAM>
ST_4 : Operation 48 [1/1] (1.51ns)   --->   "%add_ln16 = add i6 %indvars_iv16_load, i6 5" [IGCN/igcn.cpp:16]   --->   Operation 48 'add' 'add_ln16' <Predicate = (icmp_ln5)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.14ns)   --->   "%store_ln16 = store i4 %add_ln17, i4 %i_1" [IGCN/igcn.cpp:16]   --->   Operation 49 'store' 'store_ln16' <Predicate = (icmp_ln5)> <Delay = 1.14>
ST_4 : Operation 50 [1/1] (1.14ns)   --->   "%store_ln16 = store i6 %add_ln16, i6 %indvars_iv16" [IGCN/igcn.cpp:16]   --->   Operation 50 'store' 'store_ln16' <Predicate = (icmp_ln5)> <Delay = 1.14>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc10" [IGCN/igcn.cpp:16]   --->   Operation 51 'br' 'br_ln16' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.83>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [/home/ubuntu/VitisCodes/IGCN/solution1/directives.tcl:8]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [IGCN/igcn.cpp:5]   --->   Operation 53 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/2] (2.41ns)   --->   "%testarr_load = load i6 %testarr_addr" [IGCN/igcn.cpp:6]   --->   Operation 54 'load' 'testarr_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 50> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %testarr_load, i1 0" [IGCN/igcn.cpp:6]   --->   Operation 55 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%outputarr_addr = getelementptr i32 %outputarr, i64 0, i64 %zext_ln5" [IGCN/igcn.cpp:6]   --->   Operation 56 'getelementptr' 'outputarr_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.41ns)   --->   "%store_ln6 = store i32 %shl_ln6, i6 %outputarr_addr" [IGCN/igcn.cpp:6]   --->   Operation 57 'store' 'store_ln6' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc.i" [IGCN/igcn.cpp:5]   --->   Operation 58 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.41>
ST_6 : Operation 59 [1/2] (2.41ns)   --->   "%call_ln0 = call void @IGCN_Pipeline_VITIS_LOOP_19_2, i32 %size_read, i32 %outputarr, i32 %output_r"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [IGCN/igcn.cpp:24]   --->   Operation 60 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.33ns
The critical path consists of the following:
	wire read operation ('size') on port 'size' [13]  (0 ns)
	'call' operation ('call_ln12', IGCN/igcn.cpp:12) to 'IGCN_Pipeline_VITIS_LOOP_12_1' [18]  (4.33 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 4.14ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'IGCN_Pipeline_VITIS_LOOP_19_2' [59]  (3.06 ns)
	blocking operation 1.08 ns on control path)

 <State 4>: 4.96ns
The critical path consists of the following:
	'phi' operation ('i', IGCN/igcn.cpp:5) with incoming values : ('add_ln5', IGCN/igcn.cpp:5) [35]  (0 ns)
	'add' operation ('add_ln6_1', IGCN/igcn.cpp:6) [44]  (0 ns)
	'add' operation ('add_ln6', IGCN/igcn.cpp:6) [45]  (2.55 ns)
	'getelementptr' operation ('testarr_addr', IGCN/igcn.cpp:6) [47]  (0 ns)
	'load' operation ('testarr_load', IGCN/igcn.cpp:6) on array 'testarr', IGCN/igcn.cpp:10 [48]  (2.42 ns)

 <State 5>: 4.83ns
The critical path consists of the following:
	'load' operation ('testarr_load', IGCN/igcn.cpp:6) on array 'testarr', IGCN/igcn.cpp:10 [48]  (2.42 ns)
	'store' operation ('store_ln6', IGCN/igcn.cpp:6) of variable 'shl_ln6', IGCN/igcn.cpp:6 on array 'outputarr', IGCN/igcn.cpp:11 [51]  (2.42 ns)

 <State 6>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'IGCN_Pipeline_VITIS_LOOP_19_2' [59]  (2.42 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
