Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Sep  5 03:01:40 2022
| Host         : XPS-9520 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bmp_top_control_sets_placed.rpt
| Design       : bmp_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |              33 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------+--------------------------------+------------------+----------------+--------------+
|       Clock Signal      |     Enable Signal     |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-----------------------+--------------------------------+------------------+----------------+--------------+
|  u_i2c_dri/dri_clk_BUFG | u_i2c_dri/scl_i_1_n_0 | u_i2c_dri/cur_state[7]_i_2_n_0 |                1 |              1 |         1.00 |
|  u_i2c_dri/dri_clk_BUFG |                       |                                |                2 |              7 |         3.50 |
|  sysclk_IBUF_BUFG       |                       | u_i2c_dri/cur_state[7]_i_2_n_0 |                3 |             11 |         3.67 |
|  u_i2c_dri/dri_clk_BUFG |                       | u_i2c_dri/cur_state[7]_i_2_n_0 |               13 |             22 |         1.69 |
+-------------------------+-----------------------+--------------------------------+------------------+----------------+--------------+


