WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 258482 cumulative IPC: 3.869 (Simulation time: 00 hr 00 min 06 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 258482 cumulative IPC: 3.869 (Simulation time: 00 hr 00 min 06 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 677501 cumulative IPC: 1.476 (Simulation time: 00 hr 00 min 21 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 677501 cumulative IPC: 1.476 (Simulation time: 00 hr 00 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_768B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.476 instructions: 1000001 cycles: 677501
CPU 0 Branch Prediction Accuracy: 98.02% MPKI: 6.6 Average ROB Occupancy at Mispredict: 24.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.134
BRANCH_CONDITIONAL: 5.25
BRANCH_DIRECT_CALL: 0.038
BRANCH_INDIRECT_CALL: 0.213
BRANCH_RETURN: 0.969

LLC TOTAL        ACCESS:      23410 HIT:      20031 MISS:       3379
LLC LOAD         ACCESS:      16020 HIT:      15886 MISS:        134
LLC RFO          ACCESS:       3137 HIT:         77 MISS:       3060
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       3428 HIT:       3428 MISS:          0
LLC TRANSLATION  ACCESS:        825 HIT:        640 MISS:        185
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 503.6 cycles
cpu0_DTLB TOTAL        ACCESS:     293000 HIT:     267517 MISS:      25483
cpu0_DTLB LOAD         ACCESS:     293000 HIT:     267517 MISS:      25483
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.065 cycles
cpu0_ITLB TOTAL        ACCESS:      21723 HIT:      20809 MISS:        914
cpu0_ITLB LOAD         ACCESS:      21723 HIT:      20809 MISS:        914
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.444 cycles
cpu0_L1D TOTAL        ACCESS:     322847 HIT:      96113 MISS:     226734
cpu0_L1D LOAD         ACCESS:     262464 HIT:      52151 MISS:     210313
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      58433 HIT:      43711 MISS:      14722
cpu0_L1D TRANSLATION  ACCESS:       1950 HIT:        251 MISS:       1699
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.91 cycles
cpu0_L1I TOTAL        ACCESS:      23791 HIT:      22839 MISS:        952
cpu0_L1I LOAD         ACCESS:      23791 HIT:      22839 MISS:        952
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.482 cycles
cpu0_L2C TOTAL        ACCESS:      63584 HIT:      43602 MISS:      19982
cpu0_L2C LOAD         ACCESS:      53726 HIT:      37706 MISS:      16020
cpu0_L2C RFO          ACCESS:       3662 HIT:        525 MISS:       3137
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       4504 HIT:       4504 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       1692 HIT:        867 MISS:        825
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 105.4 cycles
cpu0_STLB TOTAL        ACCESS:      13851 HIT:      12616 MISS:       1235
cpu0_STLB LOAD         ACCESS:      13851 HIT:      12616 MISS:       1235
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 106.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2761
  ROW_BUFFER_MISS:        618
 AVG DBUS CONGESTED CYCLE: 3.992
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
