

================================================================
== Vitis HLS Report for 'v_frmbuf_wr'
================================================================
* Date:           Fri Nov 25 21:03:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.864 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       29|  70804810|  0.193 us|  0.472 sec|   30|  70804811|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+----------+----------+-----------+-----+----------+----------+
        |                                |                     |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline |
        |            Instance            |        Module       |   min   |    max   |    min   |    max    | min |    max   |   Type   |
        +--------------------------------+---------------------+---------+----------+----------+-----------+-----+----------+----------+
        |grp_FrmbufWrHlsDataFlow_fu_186  |FrmbufWrHlsDataFlow  |       25|  70804805|  0.167 us|  0.472 sec|    7|  70804803|  dataflow|
        +--------------------------------+---------------------+---------+----------+----------+-----------+-----+----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      52|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       15|     0|    5324|    6030|    0|
|Memory           |        0|     -|       6|       6|    -|
|Multiplexer      |        -|     -|       -|      88|    -|
|Register         |        -|     -|     140|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       15|     1|    5470|    6176|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|    ~0|       2|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                    |CTRL_s_axi           |        0|   0|   238|   360|    0|
    |grp_FrmbufWrHlsDataFlow_fu_186  |FrmbufWrHlsDataFlow  |       15|   0|  4007|  4148|    0|
    |mm_video_m_axi_U                |mm_video_m_axi       |        0|   0|  1079|  1517|    0|
    |mul_15s_3ns_15_1_1_U147         |mul_15s_3ns_15_1_1   |        0|   0|     0|     5|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |Total                           |                     |       15|   0|  5324|  6030|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_15ns_16ns_31_4_1_U148  |mul_mul_15ns_16ns_31_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |BYTES_PER_PIXEL_U  |BYTES_PER_PIXEL_ROM_AUTO_1R  |        0|  3|   3|    0|    44|    3|     1|          132|
    |MEMORY2LIVE_U      |MEMORY2LIVE_ROM_AUTO_1R      |        0|  3|   3|    0|    44|    3|     1|          132|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                             |        0|  6|   6|    0|    88|    6|     2|          264|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |s_axi_CTRL_flush_done                            |       and|   0|  0|   2|           1|           0|
    |empty_65_fu_232_p2                               |      icmp|   0|  0|  10|           6|           6|
    |empty_66_fu_238_p2                               |      icmp|   0|  0|  10|           6|           5|
    |empty_68_fu_250_p2                               |      icmp|   0|  0|  10|           6|           5|
    |empty_70_fu_262_p2                               |      icmp|   0|  0|  10|           6|           5|
    |ap_sync_grp_FrmbufWrHlsDataFlow_fu_186_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_FrmbufWrHlsDataFlow_fu_186_ap_ready  |        or|   0|  0|   2|           1|           1|
    |empty_67_fu_244_p2                               |        or|   0|  0|   2|           1|           1|
    |empty_69_fu_256_p2                               |        or|   0|  0|   2|           1|           1|
    |empty_71_fu_268_p2                               |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0|  52|          30|          26|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |WidthInBytes_reg_176              |   9|          2|   15|         30|
    |ap_NS_fsm                         |  43|          8|    1|          8|
    |mm_video_AWVALID                  |   9|          2|    1|          2|
    |mm_video_BREADY                   |   9|          2|    1|          2|
    |mm_video_WVALID                   |   9|          2|    1|          2|
    |s_axis_video_TREADY_int_regslice  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  88|         18|   20|         46|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |WidthInBytes_reg_176                                 |  15|   0|   15|          0|
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |ap_sync_reg_grp_FrmbufWrHlsDataFlow_fu_186_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_FrmbufWrHlsDataFlow_fu_186_ap_ready  |   1|   0|    1|          0|
    |colorFormat_reg_383                                  |   3|   0|    3|          0|
    |empty_63_reg_334                                     |  12|   0|   12|          0|
    |empty_64_reg_339                                     |  13|   0|   13|          0|
    |empty_71_reg_349                                     |   1|   0|    1|          0|
    |empty_reg_329                                        |   6|   0|    6|          0|
    |frm_buffer_read_reg_319                              |  32|   0|   32|          0|
    |grp_FrmbufWrHlsDataFlow_fu_186_ap_start_reg          |   1|   0|    1|          0|
    |s_axi_CTRL_flush_done                                |   1|   0|    1|          0|
    |stride_read_reg_324                                  |  16|   0|   16|          0|
    |trunc_ln150_reg_358                                  |  15|   0|   15|          0|
    |zext_ln132_reg_344                                   |  16|   0|   32|         16|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 140|   0|  156|         16|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID       |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_AWREADY       |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_AWADDR        |   in|    7|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_WVALID        |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_WREADY        |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_WDATA         |   in|   32|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_WSTRB         |   in|    4|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_ARVALID       |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_ARREADY       |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_ARADDR        |   in|    7|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_RVALID        |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_RREADY        |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_RDATA         |  out|   32|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_RRESP         |  out|    2|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_BVALID        |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_BREADY        |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_BRESP         |  out|    2|       s_axi|                   CTRL|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|            v_frmbuf_wr|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|            v_frmbuf_wr|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|            v_frmbuf_wr|  return value|
|m_axi_mm_video_AWVALID   |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWREADY   |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWADDR    |  out|   32|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWID      |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWLEN     |  out|    8|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWSIZE    |  out|    3|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWBURST   |  out|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWLOCK    |  out|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWCACHE   |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWPROT    |  out|    3|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWQOS     |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWREGION  |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWUSER    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WVALID    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WREADY    |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WDATA     |  out|  256|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WSTRB     |  out|   32|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WLAST     |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WID       |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WUSER     |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARVALID   |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARREADY   |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARADDR    |  out|   32|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARID      |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARLEN     |  out|    8|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARSIZE    |  out|    3|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARBURST   |  out|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARLOCK    |  out|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARCACHE   |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARPROT    |  out|    3|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARQOS     |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARREGION  |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARUSER    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RVALID    |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RREADY    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RDATA     |   in|  256|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RLAST     |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RID       |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RUSER     |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RRESP     |   in|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BVALID    |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BREADY    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BRESP     |   in|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BID       |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BUSER     |   in|    1|       m_axi|               mm_video|       pointer|
|s_axis_video_TDATA       |   in|  120|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TVALID      |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY      |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST       |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP       |   in|   15|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB       |   in|   15|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER       |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST       |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID         |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
+-------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 5 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%frm_buffer_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %frm_buffer"   --->   Operation 8 'read' 'frm_buffer_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%video_format_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %video_format"   --->   Operation 9 'read' 'video_format_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%stride_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %stride"   --->   Operation 10 'read' 'stride_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %height"   --->   Operation 11 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %width"   --->   Operation 12 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i16 %video_format_read"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_63 = trunc i16 %height_read"   --->   Operation 14 'trunc' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_64 = trunc i16 %width_read"   --->   Operation 15 'trunc' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln73 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:73]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mm_video, void @empty_13, i32 0, i32 0, void @empty_14, i32 100, i32 2073600, void @empty_15, void @empty_11, void @empty_14, i32 16, i32 4, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %mm_video"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %width"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_18, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %height"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_4, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %stride"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stride, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_23, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stride, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %video_format"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %video_format, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_20, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %video_format, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_24, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer2, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_26, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer2, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer3, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_27, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer3, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i120 %s_axis_video_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %s_axis_video_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %s_axis_video_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_user_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_id_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_dest_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specstablecontent_ln99 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void " [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:99]   --->   Operation 46 'specstablecontent' 'specstablecontent_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specstablecontent_ln101 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void " [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:101]   --->   Operation 47 'specstablecontent' 'specstablecontent_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specstablecontent_ln103 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %stride, void " [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:103]   --->   Operation 48 'specstablecontent' 'specstablecontent_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specstablecontent_ln105 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %video_format, void " [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:105]   --->   Operation 49 'specstablecontent' 'specstablecontent_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i16 %video_format_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:132]   --->   Operation 50 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%empty_65 = icmp_eq  i6 %empty, i6 43"   --->   Operation 51 'icmp' 'empty_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%empty_66 = icmp_eq  i6 %empty, i6 25"   --->   Operation 52 'icmp' 'empty_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%empty_67 = or i1 %empty_66, i1 %empty_65"   --->   Operation 53 'or' 'empty_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%empty_68 = icmp_eq  i6 %empty, i6 23"   --->   Operation 54 'icmp' 'empty_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node empty_71)   --->   "%empty_69 = or i1 %empty_68, i1 %empty_67"   --->   Operation 55 'or' 'empty_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.78ns)   --->   "%empty_70 = icmp_eq  i6 %empty, i6 22"   --->   Operation 56 'icmp' 'empty_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.28ns) (out node of the LUT)   --->   "%empty_71 = or i1 %empty_70, i1 %empty_69"   --->   Operation 57 'or' 'empty_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_71, void %if.else, void %if.then"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%BYTES_PER_PIXEL_addr = getelementptr i3 %BYTES_PER_PIXEL, i32 0, i32 %zext_ln132" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 59 'getelementptr' 'BYTES_PER_PIXEL_addr' <Predicate = (!empty_71)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.67ns)   --->   "%BYTES_PER_PIXEL_load = load i6 %BYTES_PER_PIXEL_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 60 'load' 'BYTES_PER_PIXEL_load' <Predicate = (!empty_71)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 44> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i16 %width_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 61 'trunc' 'trunc_ln150' <Predicate = (!empty_71)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %empty_64, i2 0" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (empty_71)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i15 %shl_ln" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 63 'zext' 'zext_ln138' <Predicate = (empty_71)> <Delay = 0.00>
ST_1 : Operation 64 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln138 = mul i31 %zext_ln138, i31 43691" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 64 'mul' 'mul_ln138' <Predicate = (empty_71)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.00>
ST_2 : Operation 65 [1/2] (0.67ns)   --->   "%BYTES_PER_PIXEL_load = load i6 %BYTES_PER_PIXEL_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 65 'load' 'BYTES_PER_PIXEL_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 44> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i3 %BYTES_PER_PIXEL_load" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 66 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.33ns)   --->   "%mul_ln150 = mul i15 %trunc_ln150, i15 %zext_ln150" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 67 'mul' 'mul_ln150' <Predicate = true> <Delay = 2.33> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 3 <SV = 1> <Delay = 0.53>
ST_3 : Operation 69 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln138 = mul i31 %zext_ln138, i31 43691" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 69 'mul' 'mul_ln138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 2> <Delay = 0.53>
ST_4 : Operation 70 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln138 = mul i31 %zext_ln138, i31 43691" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 70 'mul' 'mul_ln138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 3> <Delay = 0.67>
ST_5 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln138 = mul i31 %zext_ln138, i31 43691" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 71 'mul' 'mul_ln138' <Predicate = (empty_71)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i31.i32.i32, i31 %mul_ln138, i32 17, i32 30" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 72 'partselect' 'tmp' <Predicate = (empty_71)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i14 %tmp" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 73 'zext' 'zext_ln138_1' <Predicate = (empty_71)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.42ns)   --->   "%br_ln139 = br void %if.end" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:139]   --->   Operation 74 'br' 'br_ln139' <Predicate = (empty_71)> <Delay = 0.42>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%MEMORY2LIVE_addr = getelementptr i3 %MEMORY2LIVE, i32 0, i32 %zext_ln132" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:153]   --->   Operation 75 'getelementptr' 'MEMORY2LIVE_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (0.67ns)   --->   "%colorFormat = load i6 %MEMORY2LIVE_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:153]   --->   Operation 76 'load' 'colorFormat' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 44> <ROM>

State 6 <SV = 4> <Delay = 2.51>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%WidthInBytes = phi i15 %zext_ln138_1, void %if.then, i15 %mul_ln150, void %if.else" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 77 'phi' 'WidthInBytes' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/2] (0.67ns)   --->   "%colorFormat = load i6 %MEMORY2LIVE_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:153]   --->   Operation 78 'load' 'colorFormat' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 44> <ROM>
ST_6 : Operation 79 [2/2] (1.83ns)   --->   "%call_ln154 = call void @FrmbufWrHlsDataFlow, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i256 %mm_video, i32 %frm_buffer_read, i15 %WidthInBytes, i3 %colorFormat, i13 %empty_64, i12 %empty_63, i16 %stride_read, i6 %empty" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:154]   --->   Operation 79 'call' 'call_ln154' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln154 = call void @FrmbufWrHlsDataFlow, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i256 %mm_video, i32 %frm_buffer_read, i15 %WidthInBytes, i3 %colorFormat, i13 %empty_64, i12 %empty_63, i16 %stride_read, i6 %empty" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:154]   --->   Operation 80 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln160 = ret" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:160]   --->   Operation 81 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mm_video]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ video_format]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frm_buffer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frm_buffer2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frm_buffer3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ BYTES_PER_PIXEL]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ MEMORY2LIVE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
frm_buffer_read         (read             ) [ 00111111]
video_format_read       (read             ) [ 00000000]
stride_read             (read             ) [ 00111111]
height_read             (read             ) [ 00000000]
width_read              (read             ) [ 00000000]
empty                   (trunc            ) [ 00111111]
empty_63                (trunc            ) [ 00111111]
empty_64                (trunc            ) [ 00111111]
spectopmodule_ln73      (spectopmodule    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specstablecontent_ln99  (specstablecontent) [ 00000000]
specstablecontent_ln101 (specstablecontent) [ 00000000]
specstablecontent_ln103 (specstablecontent) [ 00000000]
specstablecontent_ln105 (specstablecontent) [ 00000000]
zext_ln132              (zext             ) [ 00111100]
empty_65                (icmp             ) [ 00000000]
empty_66                (icmp             ) [ 00000000]
empty_67                (or               ) [ 00000000]
empty_68                (icmp             ) [ 00000000]
empty_69                (or               ) [ 00000000]
empty_70                (icmp             ) [ 00000000]
empty_71                (or               ) [ 01111100]
br_ln0                  (br               ) [ 00000000]
BYTES_PER_PIXEL_addr    (getelementptr    ) [ 00100000]
trunc_ln150             (trunc            ) [ 00100000]
shl_ln                  (bitconcatenate   ) [ 00000000]
zext_ln138              (zext             ) [ 00111100]
BYTES_PER_PIXEL_load    (load             ) [ 00000000]
zext_ln150              (zext             ) [ 00000000]
mul_ln150               (mul              ) [ 00100110]
br_ln0                  (br               ) [ 00100110]
mul_ln138               (mul              ) [ 00000000]
tmp                     (partselect       ) [ 00000000]
zext_ln138_1            (zext             ) [ 00100110]
br_ln139                (br               ) [ 00100110]
MEMORY2LIVE_addr        (getelementptr    ) [ 00000010]
WidthInBytes            (phi              ) [ 00000011]
colorFormat             (load             ) [ 00000001]
call_ln154              (call             ) [ 00000000]
ret_ln160               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mm_video">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_video"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stride">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="video_format">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_format"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frm_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frm_buffer"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frm_buffer2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frm_buffer2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frm_buffer3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frm_buffer3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="BYTES_PER_PIXEL">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BYTES_PER_PIXEL"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MEMORY2LIVE">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MEMORY2LIVE"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FrmbufWrHlsDataFlow"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="frm_buffer_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frm_buffer_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="video_format_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="video_format_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="stride_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="height_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="width_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="BYTES_PER_PIXEL_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BYTES_PER_PIXEL_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BYTES_PER_PIXEL_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="MEMORY2LIVE_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="16" slack="3"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MEMORY2LIVE_addr/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="colorFormat/5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="WidthInBytes_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="15" slack="1"/>
<pin id="178" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opset="WidthInBytes (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="WidthInBytes_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="15" slack="3"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WidthInBytes/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_FrmbufWrHlsDataFlow_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="120" slack="0"/>
<pin id="189" dir="0" index="2" bw="15" slack="0"/>
<pin id="190" dir="0" index="3" bw="15" slack="0"/>
<pin id="191" dir="0" index="4" bw="1" slack="0"/>
<pin id="192" dir="0" index="5" bw="1" slack="0"/>
<pin id="193" dir="0" index="6" bw="1" slack="0"/>
<pin id="194" dir="0" index="7" bw="1" slack="0"/>
<pin id="195" dir="0" index="8" bw="256" slack="0"/>
<pin id="196" dir="0" index="9" bw="32" slack="4"/>
<pin id="197" dir="0" index="10" bw="15" slack="0"/>
<pin id="198" dir="0" index="11" bw="3" slack="0"/>
<pin id="199" dir="0" index="12" bw="13" slack="4"/>
<pin id="200" dir="0" index="13" bw="12" slack="4"/>
<pin id="201" dir="0" index="14" bw="16" slack="4"/>
<pin id="202" dir="0" index="15" bw="6" slack="4"/>
<pin id="203" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln154/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="empty_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_63_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_63/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="empty_64_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_64/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln132_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_65_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="6" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_65/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="empty_66_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_66/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_67_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_67/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="empty_68_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_68/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="empty_69_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_69/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="empty_70_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_70/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="empty_71_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_71/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln150_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="15" slack="0"/>
<pin id="280" dir="0" index="1" bw="13" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln138_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="15" slack="0"/>
<pin id="288" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln150_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mul_ln150_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="1"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln150/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="0" index="1" bw="31" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="0" index="3" bw="6" slack="0"/>
<pin id="304" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln138_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/5 "/>
</bind>
</comp>

<comp id="312" class="1007" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138/1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="frm_buffer_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="4"/>
<pin id="321" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="frm_buffer_read "/>
</bind>
</comp>

<comp id="324" class="1005" name="stride_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="4"/>
<pin id="326" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="stride_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="empty_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="4"/>
<pin id="331" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="334" class="1005" name="empty_63_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="4"/>
<pin id="336" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="empty_63 "/>
</bind>
</comp>

<comp id="339" class="1005" name="empty_64_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="13" slack="4"/>
<pin id="341" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="344" class="1005" name="zext_ln132_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="3"/>
<pin id="346" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln132 "/>
</bind>
</comp>

<comp id="349" class="1005" name="empty_71_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="3"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_71 "/>
</bind>
</comp>

<comp id="353" class="1005" name="BYTES_PER_PIXEL_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="1"/>
<pin id="355" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="BYTES_PER_PIXEL_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln150_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="15" slack="1"/>
<pin id="360" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln150 "/>
</bind>
</comp>

<comp id="363" class="1005" name="zext_ln138_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="1"/>
<pin id="365" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138 "/>
</bind>
</comp>

<comp id="368" class="1005" name="mul_ln150_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="3"/>
<pin id="370" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln150 "/>
</bind>
</comp>

<comp id="373" class="1005" name="zext_ln138_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="15" slack="1"/>
<pin id="375" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="MEMORY2LIVE_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="1"/>
<pin id="380" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="MEMORY2LIVE_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="colorFormat_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="1"/>
<pin id="385" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="colorFormat "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="179" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="204"><net_src comp="118" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="186" pin=8"/></net>

<net id="213"><net_src comp="179" pin="4"/><net_sink comp="186" pin=10"/></net>

<net id="214"><net_src comp="170" pin="3"/><net_sink comp="186" pin=11"/></net>

<net id="218"><net_src comp="126" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="138" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="144" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="126" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="236"><net_src comp="215" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="98" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="215" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="100" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="232" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="215" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="102" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="244" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="215" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="104" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="256" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="144" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="106" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="223" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="108" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="157" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="112" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="114" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="116" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="311"><net_src comp="299" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="286" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="110" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="322"><net_src comp="120" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="186" pin=9"/></net>

<net id="327"><net_src comp="132" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="186" pin=14"/></net>

<net id="332"><net_src comp="215" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="186" pin=15"/></net>

<net id="337"><net_src comp="219" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="186" pin=13"/></net>

<net id="342"><net_src comp="223" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="186" pin=12"/></net>

<net id="347"><net_src comp="227" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="352"><net_src comp="268" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="150" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="361"><net_src comp="274" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="366"><net_src comp="286" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="371"><net_src comp="294" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="376"><net_src comp="308" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="381"><net_src comp="163" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="386"><net_src comp="170" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="186" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mm_video | {6 7 }
 - Input state : 
	Port: v_frmbuf_wr : width | {1 }
	Port: v_frmbuf_wr : height | {1 }
	Port: v_frmbuf_wr : stride | {1 }
	Port: v_frmbuf_wr : video_format | {1 }
	Port: v_frmbuf_wr : frm_buffer | {1 }
	Port: v_frmbuf_wr : s_axis_video_V_data_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_keep_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_strb_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_user_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_last_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_id_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_dest_V | {6 7 }
	Port: v_frmbuf_wr : BYTES_PER_PIXEL | {1 2 }
	Port: v_frmbuf_wr : MEMORY2LIVE | {5 6 }
  - Chain level:
	State 1
		empty_65 : 1
		empty_66 : 1
		empty_67 : 2
		empty_68 : 1
		empty_69 : 2
		empty_70 : 1
		empty_71 : 2
		br_ln0 : 2
		BYTES_PER_PIXEL_addr : 1
		BYTES_PER_PIXEL_load : 2
		shl_ln : 1
		zext_ln138 : 2
		mul_ln138 : 3
	State 2
		zext_ln150 : 1
		mul_ln150 : 2
	State 3
	State 4
	State 5
		tmp : 1
		zext_ln138_1 : 2
		colorFormat : 1
	State 6
		call_ln154 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_FrmbufWrHlsDataFlow_fu_186 |    0    |  2.989  |   4274  |   946   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         empty_65_fu_232        |    0    |    0    |    0    |    10   |
|   icmp   |         empty_66_fu_238        |    0    |    0    |    0    |    10   |
|          |         empty_68_fu_250        |    0    |    0    |    0    |    10   |
|          |         empty_70_fu_262        |    0    |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         empty_67_fu_244        |    0    |    0    |    0    |    2    |
|    or    |         empty_69_fu_256        |    0    |    0    |    0    |    2    |
|          |         empty_71_fu_268        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|    mul   |        mul_ln150_fu_294        |    0    |    0    |    0    |    5    |
|          |           grp_fu_312           |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |   frm_buffer_read_read_fu_120  |    0    |    0    |    0    |    0    |
|          |  video_format_read_read_fu_126 |    0    |    0    |    0    |    0    |
|   read   |     stride_read_read_fu_132    |    0    |    0    |    0    |    0    |
|          |     height_read_read_fu_138    |    0    |    0    |    0    |    0    |
|          |     width_read_read_fu_144     |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          empty_fu_215          |    0    |    0    |    0    |    0    |
|   trunc  |         empty_63_fu_219        |    0    |    0    |    0    |    0    |
|          |         empty_64_fu_223        |    0    |    0    |    0    |    0    |
|          |       trunc_ln150_fu_274       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        zext_ln132_fu_227       |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln138_fu_286       |    0    |    0    |    0    |    0    |
|          |        zext_ln150_fu_290       |    0    |    0    |    0    |    0    |
|          |       zext_ln138_1_fu_308      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|          shl_ln_fu_278         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|           tmp_fu_299           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    1    |  2.989  |   4274  |   997   |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|BYTES_PER_PIXEL|    0   |    3   |    3   |
|  MEMORY2LIVE  |    0   |    3   |    3   |
+---------------+--------+--------+--------+
|     Total     |    0   |    6   |    6   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|BYTES_PER_PIXEL_addr_reg_353|    6   |
|  MEMORY2LIVE_addr_reg_378  |    6   |
|    WidthInBytes_reg_176    |   15   |
|     colorFormat_reg_383    |    3   |
|      empty_63_reg_334      |   12   |
|      empty_64_reg_339      |   13   |
|      empty_71_reg_349      |    1   |
|        empty_reg_329       |    6   |
|   frm_buffer_read_reg_319  |   32   |
|      mul_ln150_reg_368     |   15   |
|     stride_read_reg_324    |   16   |
|     trunc_ln150_reg_358    |   15   |
|     zext_ln132_reg_344     |   32   |
|    zext_ln138_1_reg_373    |   15   |
|     zext_ln138_reg_363     |   31   |
+----------------------------+--------+
|            Total           |   218  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_157       |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_170       |  p0  |   2  |   6  |   12   ||    9    |
| grp_FrmbufWrHlsDataFlow_fu_186 |  p11 |   2  |   3  |    6   ||    9    |
|           grp_fu_312           |  p0  |   2  |  15  |   30   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   60   ||  1.708  ||    36   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    2   |  4274  |   997  |
|   Memory  |    0   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    4   |  4498  |  1039  |
+-----------+--------+--------+--------+--------+--------+
