---
layout: archive
title: "Skills"
permalink: /skills/
author_profile: true
redirect_from:
  - /skills
---
<a id="top"></a>
<a href="#top" class="back-to-top">Back to Top ⬆️</a>

## Technical Skills

<div class="skill-table">
  <table>
    <tr>
      <td>Languages</td>
      <td>Frameworks</td>
      <td>Tools</td>
      <td>Protocols</td>
    </tr>
    <tr>
      <td><a href="#verilogsystemverilog">Verilog/SystemVerilog</a></td>
      <td><a href="#universal-verification-methodology-uvm">UVM</a></td>
      <td><a href="#synopsys-vcs--design-compiler">Synopsys VCS & Design Compiler</a></td>
      <td><a href="#axi4-streammemory-mappedlite">AXI4</a></td>
    </tr>
    <tr>
      <td><a href="#c-and-c-programming">C, C++</a></td>
      <td><a href="#systemverilog-assertions-sva">SystemVerilog Assertions (SVA)</a></td>
      <td><a href="#verdi">Verdi</a></td>
      <td><a href="#usb-2030-protocol">USB 2.0/3.0+</a></td>
    </tr>
  </table>
</div>

&nbsp;

### Verilog/SystemVerilog

### C and C++ Programming

### Universal Verification Methodology (UVM)

### Synopsys VCS & Design Compiler

### Verdi

### SystemVerilog Assertions (SVA)

### AXI4 Stream/Memory-Mapped/Lite

### USB 2.0/3.0+ Protocol
