# reading /home/caie/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project butao_ass_sim_project_name
# Compile of button.sv was successful.
# Compile of rz.sv was successful.
# Compile of toggler.sv was successful.
# Compile of testbench.sv was successful.
# 4 compiles, 0 failed with no errors.
# Compile of button.sv was successful.
# Compile of toggler.sv was successful.
# Compile of testbench.sv was successful.
# 3 compiles, 0 failed with no errors.
# Compile of button.sv was successful.
# Compile of testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
# Break key hit
# Load canceled
# Compile of button.sv was successful.
# Compile of testbench.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim butao_ass_library_name.button
# vsim butao_ass_library_name.button 
# Start time: 22:27:59 on Nov 08,2024
# Loading sv_std.std
# Loading butao_ass_library_name.button
add wave -position insertpoint  \
sim:/button/clk \
sim:/button/rst_n \
sim:/button/btn_ni \
sim:/button/pressed_o \
sim:/button/btn_nr \
sim:/button/btn_nr2 \
sim:/button/btn \
sim:/button/counter \
sim:/button/btn_deb \
sim:/button/btn_deb_r
run -all
add wave -position insertpoint sim:/button/#ALWAYS#12/*
add wave -position end  sim:/button/clk
add wave -position end  sim:/button/clk
add wave -position end  sim:/button/rst_n
add wave -position end  sim:/button/btn_ni
add wave -position end  sim:/button/pressed_o
# Load canceled
# Compile of testbench.sv was successful.
run -all
# Compile of button.sv was successful.
# Compile of testbench.sv was successful.
# Compile of toggler.sv was successful.
# 3 compiles, 0 failed with no errors.
# Compile of button.sv was successful.
# Compile of testbench.sv was successful.
# Compile of toggler.sv was successful.
# 3 compiles, 0 failed with no errors.
quit -sim
# End time: 22:32:31 on Nov 08,2024, Elapsed time: 0:04:32
# Errors: 0, Warnings: 17
# Load canceled
# Compile of toggler.sv was successful.
# Compile of button.sv was successful.
# Compile of testbench.sv was successful.
# Compile of toggler.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim butao_ass_library_name.testbench
# vsim butao_ass_library_name.testbench 
# Start time: 22:34:37 on Nov 08,2024
# Loading sv_std.std
# Loading butao_ass_library_name.testbench
# Loading butao_ass_library_name.toggler
run -all
# Q = 0
# T=1   Q=1
# T=1   Q=0
# T=1   Q=1
# T=1   Q=0
# T=0   Q=0
# T=1   Q=1
# T=0   Q=1
# ** Note: $finish    : /home/caie/projects/system_verilog/tb_eduardo/sim/testbench.sv(53)
#    Time: 240 ps  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at /home/caie/projects/system_verilog/tb_eduardo/sim/testbench.sv line 53
# Compile of button.sv was successful.
# Compile of button.sv was successful.
# Compile of testbench.sv was successful.
# Compile of toggler.sv was successful.
# 3 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/testbench/*
add wave -position insertpoint sim:/testbench/*
# Load canceled
run -all
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/rst_n \
sim:/testbench/toggle \
sim:/testbench/q
# Break key hit
# Simulation stop requested.
vsim butao_ass_library_name.testbench
# End time: 10:19:04 on Nov 09,2024, Elapsed time: 11:44:27
# Errors: 0, Warnings: 5
# vsim butao_ass_library_name.testbench 
# Start time: 10:19:04 on Nov 09,2024
# Loading sv_std.std
# Loading butao_ass_library_name.testbench
# Loading butao_ass_library_name.toggler
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/rst_n
add wave -position end  sim:/testbench/toggle
add wave -position end  sim:/testbench/q
quit -sim
# End time: 13:31:05 on Nov 09,2024, Elapsed time: 3:12:01
# Errors: 0, Warnings: 1
# reading modelsim.ini
# reading /home/caie/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project test_chat
# Compile of and_gate.sv was successful.
# Compile of and_gate_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim test_chat.test_ass_tb
# vsim test_chat.test_ass_tb 
# Start time: 13:37:49 on Nov 09,2024
# Loading sv_std.std
# Loading test_chat.test_ass_tb
# Loading test_chat.test_ass
add wave -position end sim:/test_ass_tb/*
run -all
# ** Note: $stop    : /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv(17)
#    Time: 50 ps  Iteration: 0  Instance: /test_ass_tb
# Break in Module test_ass_tb at /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv line 17
# Compile of and_gate.sv was successful.
# Compile of and_gate_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
run -all
quit -sim
# End time: 15:22:25 on Nov 09,2024, Elapsed time: 1:44:36
# Errors: 0, Warnings: 7
# Load canceled
vsim test_chat.test_ass_tb
# vsim test_chat.test_ass_tb 
# Start time: 15:58:57 on Nov 09,2024
# Loading sv_std.std
# Loading test_chat.test_ass_tb
# Loading test_chat.test_ass
add wave -position end sim:/test_ass_tb/*
run -all
# ** Note: $stop    : /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv(22)
#    Time: 50 ps  Iteration: 0  Instance: /test_ass_tb
# Break in Module test_ass_tb at /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv line 22
# Compile of and_gate.sv was successful.
# Compile of and_gate_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
run -all
quit -sim
# End time: 16:00:12 on Nov 09,2024, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
vsim test_chat.test_ass_tb
# vsim test_chat.test_ass_tb 
# Start time: 16:00:30 on Nov 09,2024
# Loading sv_std.std
# Loading test_chat.test_ass_tb
# Loading test_chat.test_ass
add wave -position end sim:/test_ass_tb/*
run -all
# ** Note: $stop    : /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv(22)
#    Time: 50 ps  Iteration: 0  Instance: /test_ass_tb
# Break in Module test_ass_tb at /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv line 22
quit -sim
# End time: 16:02:09 on Nov 09,2024, Elapsed time: 0:01:39
# Errors: 0, Warnings: 1
# Compile of and_gate.sv was successful.
# Compile of and_gate_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim test_chat.test_ass_tb
# vsim test_chat.test_ass_tb 
# Start time: 16:03:19 on Nov 09,2024
# Loading sv_std.std
# Loading test_chat.test_ass_tb
# Loading test_chat.test_ass
add wave -position end  sim:/test_ass_tb/btn_1
add wave -position end  sim:/test_ass_tb/btn_2
add wave -position end  sim:/test_ass_tb/led
run -all
# ** Note: $stop    : /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv(22)
#    Time: 50 ps  Iteration: 0  Instance: /test_ass_tb
# Break in Module test_ass_tb at /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv line 22
# Compile of and_gate_tb.sv was successful.
# Compile of and_gate.sv was successful.
# Compile of and_gate_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Break key hit
# Load canceled
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading test_chat.test_ass_tb
run -all
# ** Note: $stop    : /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv(22)
#    Time: 50 ps  Iteration: 0  Instance: /test_ass_tb
# Break in Module test_ass_tb at /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv line 22
quit -sim
# End time: 16:09:31 on Nov 09,2024, Elapsed time: 0:06:12
# Errors: 0, Warnings: 1
# Compile of and_gate.sv was successful.
# Compile of and_gate_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim test_chat.test_ass_tb
# vsim test_chat.test_ass_tb 
# Start time: 16:10:40 on Nov 09,2024
# Loading sv_std.std
# Loading test_chat.test_ass_tb
# Loading test_chat.test_ass
run -all
# ** Note: $stop    : /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv(22)
#    Time: 50 ps  Iteration: 0  Instance: /test_ass_tb
# Break in Module test_ass_tb at /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv line 22
add wave -position end sim:/test_ass_tb/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: $stop    : /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv(22)
#    Time: 50 ps  Iteration: 0  Instance: /test_ass_tb
# Break in Module test_ass_tb at /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv line 22
vsim test_chat.learning_from_gpt
# End time: 16:12:19 on Nov 09,2024, Elapsed time: 0:01:39
# Errors: 0, Warnings: 1
# vsim test_chat.learning_from_gpt 
# Start time: 16:12:19 on Nov 09,2024
# Loading sv_std.std
# Loading test_chat.learning_from_gpt
quit -sim
# End time: 16:13:51 on Nov 09,2024, Elapsed time: 0:01:32
# Errors: 0, Warnings: 1
# Compile of and_gate.sv was successful.
# Compile of and_gate_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim test_chat.learning_from_gpt_ass_tb
# vsim test_chat.learning_from_gpt_ass_tb 
# Start time: 16:14:41 on Nov 09,2024
# Loading sv_std.std
# Loading test_chat.learning_from_gpt_ass_tb
# Loading test_chat.learning_from_gpt
add wave -position end sim:/learning_from_gpt_ass_tb/*
run -all
# ** Warning: (vsim-PLI-8496) $fatal : Argument number 1 is invalid. Expecting 0, 1, or 2. Using default value of 1
#    Time: 10 ps  Iteration: 0  Process: /learning_from_gpt_ass_tb/#INITIAL#10(#ublk#148358642#10) File: /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv Line: 12
# ** Fatal: Test failed: LED should be OFF
#    Time: 10 ps  Scope: learning_from_gpt_ass_tb File: /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv Line: 12
# ** Note: $finish    : /home/caie/projects/system_verilog/learning_from_gpt/tb/and_gate_tb.sv(12)
#    Time: 10 ps  Iteration: 0  Instance: /learning_from_gpt_ass_tb
# End time: 16:15:03 on Nov 09,2024, Elapsed time: 0:00:22
# Errors: 1, Warnings: 1
