git clone --depth 1 --no-tags https://github.com/joseduquem/TLS---20162.git f:/verilog_sva_gh_scraper/data/full_repos/67273486
git clone --depth 1 --no-tags https://github.com/samgianelli/FPGA-Pong.git f:/verilog_sva_gh_scraper/data/full_repos/67770333
git clone --depth 1 --no-tags https://github.com/pichu0528/8_Bit_Adder_And_Subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/67373092
git clone --depth 1 --no-tags https://github.com/0xff07/CO-HW2-32bits-Single-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/67131438
git clone --depth 1 --no-tags https://github.com/Deiugarte/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/67088902
git clone --depth 1 --no-tags https://github.com/Guan-Wei/testbench_lib.git f:/verilog_sva_gh_scraper/data/full_repos/66657329
git clone --depth 1 --no-tags https://github.com/omaigaphx/SENSE.git f:/verilog_sva_gh_scraper/data/full_repos/65968484
git clone --depth 1 --no-tags https://github.com/luiso1530/DigitalesTEC.git f:/verilog_sva_gh_scraper/data/full_repos/65268011
git clone --depth 1 --no-tags https://github.com/JTJL/IO_polling.git f:/verilog_sva_gh_scraper/data/full_repos/60976173
git clone --depth 1 --no-tags https://github.com/nadaawad/complex-design.git f:/verilog_sva_gh_scraper/data/full_repos/61117153
git clone --depth 1 --no-tags https://github.com/LiJiaT/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/64979403
git clone --depth 1 --no-tags https://github.com/evaristo1094/Proyecto_1.git f:/verilog_sva_gh_scraper/data/full_repos/66119313
git clone --depth 1 --no-tags https://github.com/wyxduee/Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/63767282
git clone --depth 1 --no-tags https://github.com/gabrielspires/OC1.git f:/verilog_sva_gh_scraper/data/full_repos/62461433
git clone --depth 1 --no-tags https://github.com/abemac/verilog-to-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/61567755
git clone --depth 1 --no-tags https://github.com/Inud/position-detector-hc-sr04-8x8-Led-Matrix-De1-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/62651100
git clone --depth 1 --no-tags https://github.com/sdbuch/esn_v.git f:/verilog_sva_gh_scraper/data/full_repos/62248032
git clone --depth 1 --no-tags https://github.com/ckcompton/4bitALU.git f:/verilog_sva_gh_scraper/data/full_repos/62917034
git clone --depth 1 --no-tags https://github.com/SQUIER22/OiAK-PROJEKT.git f:/verilog_sva_gh_scraper/data/full_repos/60282613
git clone --depth 1 --no-tags https://github.com/expiron/RemoteCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/62598261
git clone --depth 1 --no-tags https://github.com/jonsonxp/shell-vc707-riffa2-ap_fifo32.git f:/verilog_sva_gh_scraper/data/full_repos/62540093
git clone --depth 1 --no-tags https://github.com/colinww/spi-core-generator.git f:/verilog_sva_gh_scraper/data/full_repos/63711058
git clone --depth 1 --no-tags https://github.com/black0ctopus/verilog_tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/63796420
git clone --depth 1 --no-tags https://github.com/jonsonxp/shell-zybo-xillybus-ap_fifo32.git f:/verilog_sva_gh_scraper/data/full_repos/66061307
git clone --depth 1 --no-tags https://github.com/chl89828/Verilog-Factorial-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/58810323
git clone --depth 1 --no-tags https://github.com/Bernard1010/proy_3_grupo_12_sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/59056488
git clone --depth 1 --no-tags https://github.com/dsantamaria1/lab1_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/58407422
git clone --depth 1 --no-tags https://github.com/justinzhf/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/59077008
git clone --depth 1 --no-tags https://github.com/tjunxiang92/Verilog-Js-Parser.git f:/verilog_sva_gh_scraper/data/full_repos/59177763
git clone --depth 1 --no-tags https://github.com/nadaawad/real-design-one-iteration.git f:/verilog_sva_gh_scraper/data/full_repos/61879289
git clone --depth 1 --no-tags https://github.com/manjeetsingh87/16-bit-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/60038537
git clone --depth 1 --no-tags https://github.com/martin5696/Digital-Flute.git f:/verilog_sva_gh_scraper/data/full_repos/62237414
git clone --depth 1 --no-tags https://github.com/YYYYusuke/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/62294264
git clone --depth 1 --no-tags https://github.com/wittgacy/micro_ctrl_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/62490283
git clone --depth 1 --no-tags https://github.com/0xff07/CO-HW4-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/62506476
git clone --depth 1 --no-tags https://github.com/phaniram-sayapaneni/Guessing-Game.git f:/verilog_sva_gh_scraper/data/full_repos/64892263
git clone --depth 1 --no-tags https://github.com/louislxw/xillybus.git f:/verilog_sva_gh_scraper/data/full_repos/65918404
git clone --depth 1 --no-tags https://github.com/crispaGM/ANTARES-R2_PBLSD.git f:/verilog_sva_gh_scraper/data/full_repos/66845374
git clone --depth 1 --no-tags https://github.com/serhatcevikel/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/66685134
git clone --depth 1 --no-tags https://github.com/kevin-gadek/Pipelined-MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/66669278
git clone --depth 1 --no-tags https://github.com/eipi10ydz/Computer-Organization-and-Design.git f:/verilog_sva_gh_scraper/data/full_repos/57951656
git clone --depth 1 --no-tags https://github.com/Naveen8989/hello-java.git f:/verilog_sva_gh_scraper/data/full_repos/57236842
git clone --depth 1 --no-tags https://github.com/nalak11/MyComputer.git f:/verilog_sva_gh_scraper/data/full_repos/57871893
git clone --depth 1 --no-tags https://github.com/Marcoslz22/Segundo_Proyecto.git f:/verilog_sva_gh_scraper/data/full_repos/58017581
git clone --depth 1 --no-tags https://github.com/ChiWeiHsiao/single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/56970499
git clone --depth 1 --no-tags https://github.com/zhouben/CommunicationExperiment.git f:/verilog_sva_gh_scraper/data/full_repos/57050623
git clone --depth 1 --no-tags https://github.com/andrewaca/noc-processor.git f:/verilog_sva_gh_scraper/data/full_repos/59480847
git clone --depth 1 --no-tags https://github.com/danirivas/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/58216789
git clone --depth 1 --no-tags https://github.com/LuisAlfaroR/Proy_3_Grupo_11_Sem_1_16.git f:/verilog_sva_gh_scraper/data/full_repos/59515308
git clone --depth 1 --no-tags https://github.com/srossi93/DLX.git f:/verilog_sva_gh_scraper/data/full_repos/59759744
git clone --depth 1 --no-tags https://github.com/3du4rd099/Proy_1_grupo_3_lab_digitales_II_sem_2016.git f:/verilog_sva_gh_scraper/data/full_repos/65957029
git clone --depth 1 --no-tags https://github.com/mehtac12/Matrix_Inversion.git f:/verilog_sva_gh_scraper/data/full_repos/66402643
git clone --depth 1 --no-tags https://github.com/wcoto/Proyecto1.git f:/verilog_sva_gh_scraper/data/full_repos/66913662
git clone --depth 1 --no-tags https://github.com/elicassion/DE-II-PIPELINE-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/61102255
git clone --depth 1 --no-tags https://github.com/FPGAHDL/fpu.git f:/verilog_sva_gh_scraper/data/full_repos/61707206
git clone --depth 1 --no-tags https://github.com/ucla-projects/dodgeball.git f:/verilog_sva_gh_scraper/data/full_repos/60645874
git clone --depth 1 --no-tags https://github.com/Regd11/Cache2Way.git f:/verilog_sva_gh_scraper/data/full_repos/58875107
git clone --depth 1 --no-tags https://github.com/DingjZhang/Pipelining-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/59582421
git clone --depth 1 --no-tags https://github.com/elaxcc/Verilog_ChipProto.git f:/verilog_sva_gh_scraper/data/full_repos/59552988
git clone --depth 1 --no-tags https://github.com/ucla-projects/verilog-fibonacci.git f:/verilog_sva_gh_scraper/data/full_repos/59639453
git clone --depth 1 --no-tags https://github.com/franzwc/FPGA-Testes.git f:/verilog_sva_gh_scraper/data/full_repos/63715783
git clone --depth 1 --no-tags https://github.com/ysei/OSNT-Code.git f:/verilog_sva_gh_scraper/data/full_repos/63525295
git clone --depth 1 --no-tags https://github.com/MDMTseng/VerilogPlayGround.git f:/verilog_sva_gh_scraper/data/full_repos/63930526
git clone --depth 1 --no-tags https://github.com/rongguo121/rongguo121.git f:/verilog_sva_gh_scraper/data/full_repos/57012473
git clone --depth 1 --no-tags https://github.com/tengyifei/lab8_ece385.git f:/verilog_sva_gh_scraper/data/full_repos/57100764
git clone --depth 1 --no-tags https://github.com/nipunagarwala/ee382c_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/57936814
git clone --depth 1 --no-tags https://github.com/OPup/Musca.git f:/verilog_sva_gh_scraper/data/full_repos/57053469
git clone --depth 1 --no-tags https://github.com/NPWorkSpace/fibNumberGen-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/57183083
git clone --depth 1 --no-tags https://github.com/htlabnet/FPGA_DRSSTC_Interrupter_Test.git f:/verilog_sva_gh_scraper/data/full_repos/60604085
git clone --depth 1 --no-tags https://github.com/andrewjeminchoi/Crunch-A-Verilog-Game-.git f:/verilog_sva_gh_scraper/data/full_repos/62598525
git clone --depth 1 --no-tags https://github.com/g1ndac/RAM_ROM-BlackTeam.git f:/verilog_sva_gh_scraper/data/full_repos/62805126
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/online_ver_two_newton.git f:/verilog_sva_gh_scraper/data/full_repos/58287107
git clone --depth 1 --no-tags https://github.com/julioamerico/openSPI.git f:/verilog_sva_gh_scraper/data/full_repos/57401553
git clone --depth 1 --no-tags https://github.com/FPGAppyBird/fpgappy-bird.git f:/verilog_sva_gh_scraper/data/full_repos/57367107
git clone --depth 1 --no-tags https://github.com/MackenzieLeung/CPEN311.git f:/verilog_sva_gh_scraper/data/full_repos/58659508
git clone --depth 1 --no-tags https://github.com/marcegl91/sase_project.git f:/verilog_sva_gh_scraper/data/full_repos/60291757
git clone --depth 1 --no-tags https://github.com/JaapioNL/FPGAAmbilight.git f:/verilog_sva_gh_scraper/data/full_repos/60113258
git clone --depth 1 --no-tags https://github.com/billma12/eec181-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/60136925
git clone --depth 1 --no-tags https://github.com/difrojasro/mercado.git f:/verilog_sva_gh_scraper/data/full_repos/60282323
git clone --depth 1 --no-tags https://github.com/guusleijsten/vlsidesign.git f:/verilog_sva_gh_scraper/data/full_repos/59988792
git clone --depth 1 --no-tags https://github.com/nemethnoel/ALU_HF.git f:/verilog_sva_gh_scraper/data/full_repos/59370548
git clone --depth 1 --no-tags https://github.com/vysarge/pixel-controller.git f:/verilog_sva_gh_scraper/data/full_repos/59490444
git clone --depth 1 --no-tags https://github.com/SS4G/THU_synthesize_4x4.git f:/verilog_sva_gh_scraper/data/full_repos/67123681
git clone --depth 1 --no-tags https://github.com/SS4G/THU_synthesize_multi.git f:/verilog_sva_gh_scraper/data/full_repos/67322456
git clone --depth 1 --no-tags https://github.com/AlejandraArtal/Proy_2_grupo_10_sem_1_2016.git f:/verilog_sva_gh_scraper/data/full_repos/58009477
git clone --depth 1 --no-tags https://github.com/yonn28/ProyectoDIgitalII.git f:/verilog_sva_gh_scraper/data/full_repos/58281065
git clone --depth 1 --no-tags https://github.com/Adriana23/Proyecto-1-II-Semestre-2016-.git f:/verilog_sva_gh_scraper/data/full_repos/66057977
git clone --depth 1 --no-tags https://github.com/tfors/cookiecutter-fpga-verilog-module.git f:/verilog_sva_gh_scraper/data/full_repos/66208080
git clone --depth 1 --no-tags https://github.com/bbushnell95/ECE474A_Assignment1.git f:/verilog_sva_gh_scraper/data/full_repos/67573645
git clone --depth 1 --no-tags https://github.com/xshangyong/img_proc.git f:/verilog_sva_gh_scraper/data/full_repos/63008476
git clone --depth 1 --no-tags https://github.com/NadithM/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/61484139
git clone --depth 1 --no-tags https://github.com/seswaroju/AWGN-master.git f:/verilog_sva_gh_scraper/data/full_repos/62751021
git clone --depth 1 --no-tags https://github.com/maupaz92/ArquitecturaFiltros.git f:/verilog_sva_gh_scraper/data/full_repos/62969697
git clone --depth 1 --no-tags https://github.com/BHZ-BER/32bit_MipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/63052220
git clone --depth 1 --no-tags https://github.com/camrevalo/Sobel-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/62757366
git clone --depth 1 --no-tags https://github.com/Yitaek/FPGA-Frogger.git f:/verilog_sva_gh_scraper/data/full_repos/64434911
git clone --depth 1 --no-tags https://github.com/zerkxj/o_d_s_m_r.git f:/verilog_sva_gh_scraper/data/full_repos/64501078
git clone --depth 1 --no-tags https://github.com/walei163/itr-201c.git f:/verilog_sva_gh_scraper/data/full_repos/64720738
git clone --depth 1 --no-tags https://github.com/NeedsMorePie/FPGA-Bat-Shooter.git f:/verilog_sva_gh_scraper/data/full_repos/64572258
git clone --depth 1 --no-tags https://github.com/lichin-lin/CO-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/57537987
