

================================================================
== Vivado HLS Report for 'image_filter'
================================================================
* Date:           Thu Jun 23 12:19:05 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        text_isolation_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  445|  2110485|  445|  2110485| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: cols_read [1/1] 0.00ns
codeRepl:18  %cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
codeRepl:19  %rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)

ST_1: img_0_rgb_data_stream_0_V [1/1] 0.00ns
codeRepl:20  %img_0_rgb_data_stream_0_V = alloca i8, align 1

ST_1: img_0_rgb_data_stream_1_V [1/1] 0.00ns
codeRepl:23  %img_0_rgb_data_stream_1_V = alloca i8, align 1

ST_1: img_0_rgb_data_stream_2_V [1/1] 0.00ns
codeRepl:26  %img_0_rgb_data_stream_2_V = alloca i8, align 1

ST_1: img_2_rgb_data_stream_0_V [1/1] 0.00ns
codeRepl:29  %img_2_rgb_data_stream_0_V = alloca i8, align 1

ST_1: img_2_rgb_data_stream_1_V [1/1] 0.00ns
codeRepl:32  %img_2_rgb_data_stream_1_V = alloca i8, align 1

ST_1: img_2_rgb_data_stream_2_V [1/1] 0.00ns
codeRepl:35  %img_2_rgb_data_stream_2_V = alloca i8, align 1

ST_1: img_0_g_data_stream_0_V [1/1] 0.00ns
codeRepl:38  %img_0_g_data_stream_0_V = alloca i8, align 1

ST_1: img_1_g_data_stream_0_V [1/1] 0.00ns
codeRepl:41  %img_1_g_data_stream_0_V = alloca i8, align 1

ST_1: img_2_g_data_stream_0_V [1/1] 0.00ns
codeRepl:44  %img_2_g_data_stream_0_V = alloca i8, align 1

ST_1: call_ret [1/1] 0.00ns
codeRepl:54  %call_ret = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } @image_filter_Block__proc(i32 %rows_read, i32 %cols_read)

ST_1: img_0_rgb_rows_V_channel [1/1] 0.00ns
codeRepl:55  %img_0_rgb_rows_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 0

ST_1: img_0_rgb_rows_V_channel1 [1/1] 0.00ns
codeRepl:56  %img_0_rgb_rows_V_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 1

ST_1: img_0_rgb_cols_V_channel [1/1] 0.00ns
codeRepl:57  %img_0_rgb_cols_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 2

ST_1: img_0_rgb_cols_V_channel1 [1/1] 0.00ns
codeRepl:58  %img_0_rgb_cols_V_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 3

ST_1: img_2_rgb_rows_V [1/1] 0.00ns
codeRepl:59  %img_2_rgb_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 4

ST_1: img_2_rgb_cols_V [1/1] 0.00ns
codeRepl:60  %img_2_rgb_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 5

ST_1: img_0_g_rows_V [1/1] 0.00ns
codeRepl:61  %img_0_g_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 6

ST_1: img_0_g_cols_V [1/1] 0.00ns
codeRepl:62  %img_0_g_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 7

ST_1: img_1_g_rows_V [1/1] 0.00ns
codeRepl:63  %img_1_g_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 8

ST_1: img_1_g_cols_V [1/1] 0.00ns
codeRepl:64  %img_1_g_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 9

ST_1: img_2_g_rows_V [1/1] 0.00ns
codeRepl:65  %img_2_g_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 10

ST_1: img_2_g_cols_V [1/1] 0.00ns
codeRepl:66  %img_2_g_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 11

ST_1: stg_37 [2/2] 1.57ns
codeRepl:67  call fastcc void @image_filter_AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i12 %img_0_rgb_rows_V_channel, i12 %img_0_rgb_cols_V_channel, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_38 [1/2] 0.00ns
codeRepl:67  call fastcc void @image_filter_AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i12 %img_0_rgb_rows_V_channel, i12 %img_0_rgb_cols_V_channel, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_39 [2/2] 0.00ns
codeRepl:68  call fastcc void @image_filter_CvtColor(i12 %img_0_rgb_rows_V_channel1, i12 %img_0_rgb_cols_V_channel1, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_2_V, i8* %img_0_g_data_stream_0_V)


 <State 4>: 0.00ns
ST_4: stg_40 [1/2] 0.00ns
codeRepl:68  call fastcc void @image_filter_CvtColor(i12 %img_0_rgb_rows_V_channel1, i12 %img_0_rgb_cols_V_channel1, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_2_V, i8* %img_0_g_data_stream_0_V)


 <State 5>: 0.00ns
ST_5: stg_41 [2/2] 0.00ns
codeRepl:69  call fastcc void @image_filter_GaussianBlur(i12 %img_0_g_rows_V, i12 %img_0_g_cols_V, i8* %img_0_g_data_stream_0_V, i8* %img_1_g_data_stream_0_V)


 <State 6>: 0.00ns
ST_6: stg_42 [1/2] 0.00ns
codeRepl:69  call fastcc void @image_filter_GaussianBlur(i12 %img_0_g_rows_V, i12 %img_0_g_cols_V, i8* %img_0_g_data_stream_0_V, i8* %img_1_g_data_stream_0_V)


 <State 7>: 0.00ns
ST_7: stg_43 [2/2] 0.00ns
codeRepl:70  call fastcc void @image_filter_Sobel(i12 %img_1_g_rows_V, i12 %img_1_g_cols_V, i8* %img_1_g_data_stream_0_V, i8* %img_2_g_data_stream_0_V)


 <State 8>: 0.00ns
ST_8: stg_44 [1/2] 0.00ns
codeRepl:70  call fastcc void @image_filter_Sobel(i12 %img_1_g_rows_V, i12 %img_1_g_cols_V, i8* %img_1_g_data_stream_0_V, i8* %img_2_g_data_stream_0_V)


 <State 9>: 0.00ns
ST_9: stg_45 [2/2] 0.00ns
codeRepl:71  call fastcc void @image_filter_CvtColor.1(i12 %img_2_g_rows_V, i12 %img_2_g_cols_V, i8* %img_2_g_data_stream_0_V, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_2_V)


 <State 10>: 0.00ns
ST_10: stg_46 [1/2] 0.00ns
codeRepl:71  call fastcc void @image_filter_CvtColor.1(i12 %img_2_g_rows_V, i12 %img_2_g_cols_V, i8* %img_2_g_data_stream_0_V, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_2_V)


 <State 11>: 1.84ns
ST_11: stg_47 [2/2] 1.84ns
codeRepl:72  call fastcc void @image_filter_Mat2AXIvideo(i12 %img_2_rgb_rows_V, i12 %img_2_rgb_cols_V, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_2_V, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)


 <State 12>: 1.70ns
ST_12: stg_48 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1806) nounwind

ST_12: stg_49 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !7

ST_12: stg_50 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !11

ST_12: stg_51 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !15

ST_12: stg_52 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !19

ST_12: stg_53 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !23

ST_12: stg_54 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !27

ST_12: stg_55 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !31

ST_12: stg_56 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !35

ST_12: stg_57 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !39

ST_12: stg_58 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !43

ST_12: stg_59 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !47

ST_12: stg_60 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !51

ST_12: stg_61 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !55

ST_12: stg_62 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !59

ST_12: stg_63 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !63

ST_12: stg_64 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !69

ST_12: stg_65 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_12: empty [1/1] 0.00ns
codeRepl:21  %empty = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str153, i32 1, [1 x i8]* @str154, [1 x i8]* @str154, i32 1, i32 1, i8* %img_0_rgb_data_stream_0_V, i8* %img_0_rgb_data_stream_0_V)

ST_12: stg_67 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_rgb_data_stream_0_V, [8 x i8]* @str155, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str156, [1 x i8]* @str156, [8 x i8]* @str155)

ST_12: empty_12 [1/1] 0.00ns
codeRepl:24  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str157, i32 1, [1 x i8]* @str158, [1 x i8]* @str158, i32 1, i32 1, i8* %img_0_rgb_data_stream_1_V, i8* %img_0_rgb_data_stream_1_V)

ST_12: stg_69 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_rgb_data_stream_1_V, [8 x i8]* @str159, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str160, [1 x i8]* @str160, [8 x i8]* @str159)

ST_12: empty_13 [1/1] 0.00ns
codeRepl:27  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str161, i32 1, [1 x i8]* @str162, [1 x i8]* @str162, i32 1, i32 1, i8* %img_0_rgb_data_stream_2_V, i8* %img_0_rgb_data_stream_2_V)

ST_12: stg_71 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_rgb_data_stream_2_V, [8 x i8]* @str163, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str164, [1 x i8]* @str164, [8 x i8]* @str163)

ST_12: empty_14 [1/1] 0.00ns
codeRepl:30  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str165, i32 1, [1 x i8]* @str166, [1 x i8]* @str166, i32 1, i32 1, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_0_V)

ST_12: stg_73 [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_rgb_data_stream_0_V, [8 x i8]* @str167, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str168, [1 x i8]* @str168, [8 x i8]* @str167)

ST_12: empty_15 [1/1] 0.00ns
codeRepl:33  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str169, i32 1, [1 x i8]* @str170, [1 x i8]* @str170, i32 1, i32 1, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_1_V)

ST_12: stg_75 [1/1] 0.00ns
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_rgb_data_stream_1_V, [8 x i8]* @str171, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str172, [1 x i8]* @str172, [8 x i8]* @str171)

ST_12: empty_16 [1/1] 0.00ns
codeRepl:36  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @str173, i32 1, [1 x i8]* @str174, [1 x i8]* @str174, i32 1, i32 1, i8* %img_2_rgb_data_stream_2_V, i8* %img_2_rgb_data_stream_2_V)

ST_12: stg_77 [1/1] 0.00ns
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_rgb_data_stream_2_V, [8 x i8]* @str175, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str176, [1 x i8]* @str176, [8 x i8]* @str175)

ST_12: empty_17 [1/1] 0.00ns
codeRepl:39  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @str177, i32 1, [1 x i8]* @str178, [1 x i8]* @str178, i32 1, i32 1, i8* %img_0_g_data_stream_0_V, i8* %img_0_g_data_stream_0_V)

ST_12: stg_79 [1/1] 0.00ns
codeRepl:40  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_g_data_stream_0_V, [8 x i8]* @str179, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str180, [1 x i8]* @str180, [8 x i8]* @str179)

ST_12: empty_18 [1/1] 0.00ns
codeRepl:42  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @str181, i32 1, [1 x i8]* @str182, [1 x i8]* @str182, i32 1, i32 1, i8* %img_1_g_data_stream_0_V, i8* %img_1_g_data_stream_0_V)

ST_12: stg_81 [1/1] 0.00ns
codeRepl:43  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_g_data_stream_0_V, [8 x i8]* @str183, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str184, [1 x i8]* @str184, [8 x i8]* @str183)

ST_12: empty_19 [1/1] 0.00ns
codeRepl:45  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @str185, i32 1, [1 x i8]* @str186, [1 x i8]* @str186, i32 1, i32 1, i8* %img_2_g_data_stream_0_V, i8* %img_2_g_data_stream_0_V)

ST_12: stg_83 [1/1] 0.00ns
codeRepl:46  call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_g_data_stream_0_V, [8 x i8]* @str187, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str188, [1 x i8]* @str188, [8 x i8]* @str187)

ST_12: stg_84 [1/1] 0.00ns
codeRepl:47  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_12: stg_85 [1/1] 0.00ns
codeRepl:48  call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_12: stg_86 [1/1] 0.00ns
codeRepl:49  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_12: stg_87 [1/1] 0.00ns
codeRepl:50  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_12: stg_88 [1/1] 0.00ns
codeRepl:51  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_12: stg_89 [1/1] 0.00ns
codeRepl:52  call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_12: stg_90 [1/1] 0.00ns
codeRepl:53  call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_12: stg_91 [1/2] 1.70ns
codeRepl:72  call fastcc void @image_filter_Mat2AXIvideo(i12 %img_2_rgb_rows_V, i12 %img_2_rgb_cols_V, i8* %img_2_rgb_data_stream_0_V, i8* %img_2_rgb_data_stream_1_V, i8* %img_2_rgb_data_stream_2_V, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)

ST_12: stg_92 [1/1] 0.00ns
codeRepl:73  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
