(window.webpackJsonp=window.webpackJsonp||[]).push([[43],{468:function(e,i,s){"use strict";s.r(i);var a=s(2),t=Object(a.a)({},(function(){var e=this,i=e._self._c;return i("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[i("p",[e._v("In its broadest definition, computer architecture is the design of\nthe abstraction layers that allow us to implement information\nprocessing applications efficiently using available manufacturing\ntechnologies.")]),e._v(" "),i("h1",{attrs:{id:"体系结构设计"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#体系结构设计"}},[e._v("#")]),e._v(" 体系结构设计")]),e._v(" "),i("p",[e._v("Technology and Applications shape Computer Architecture")]),e._v(" "),i("h2",{attrs:{id:"upheaval-in-computer-design"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#upheaval-in-computer-design"}},[e._v("#")]),e._v(" Upheaval in Computer Design")]),e._v(" "),i("ul",[i("li",[e._v("Most of last 50 years, Moore's Law ruled\n"),i("ul",[i("li",[e._v("Technology scaling allowed continual performance/energy\nimprovements without changing software model")])])]),e._v(" "),i("li",[e._v("Last decade, technology scaling slowed/stopped\n"),i("ul",[i("li",[e._v("Dennard (voltage) scaling over (supply voltage ~fixed)")]),e._v(" "),i("li",[e._v("Moore's Law (cost/transistor) over?")]),e._v(" "),i("li",[e._v("No competitive replacement for CMOS anytime soon")]),e._v(" "),i("li",[e._v("Energy efficiency constrains everything")])])]),e._v(" "),i("li",[e._v("No “free lunch” for software developers, must consider:\n"),i("ul",[i("li",[e._v("Parallel systems")]),e._v(" "),i("li",[e._v("Heterogeneous systems")])])])]),e._v(" "),i("h1",{attrs:{id:"主要的市场"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#主要的市场"}},[e._v("#")]),e._v(" 主要的市场")]),e._v(" "),i("ol",[i("li",[e._v("Mobile(smartphone/tablet)\n"),i("ul",[i("li",[i("blockquote",[i("p",[e._v("1 billion sold/year")])])]),e._v(" "),i("li",[e._v("Market dominated by ARM-ISA-compatible general-purpose processor in\nsystem-on-a-chip (SoC)")]),e._v(" "),i("li",[e._v("Plus sea of custom accelerators (radio, image, video, graphics, audio,\nmotion, location, security, etc.)")])])]),e._v(" "),i("li",[e._v("Warehouse-Scale computer\n"),i("ul",[i("li",[e._v("100,000's cores per warehouse")]),e._v(" "),i("li",[e._v("Market dominated by x86-compatible server chips")]),e._v(" "),i("li",[e._v("Dedicated apps, plus cloud hosting of virtual machines")]),e._v(" "),i("li",[e._v("Now seeing increasing")])])]),e._v(" "),i("li",[e._v("Embedding computing\n"),i("ul",[i("li",[e._v("Wired/wireless network infrastructure, printers")]),e._v(" "),i("li",[e._v("Consumer TV/Music/Games/Automotive/Camera/MP3")]),e._v(" "),i("li",[e._v("Internet of Things!")])])])]),e._v(" "),i("h1",{attrs:{id:"新的垂直半导体业务模型"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#新的垂直半导体业务模型"}},[e._v("#")]),e._v(" 新的垂直半导体业务模型")]),e._v(" "),i("p",[e._v("Instead of buying chip company's standard product, chip\ncustomers build own differentiated designs:")]),e._v(" "),i("ul",[i("li",[e._v("Apple, Samsung, Qualcomm, Huawei for phones")]),e._v(" "),i("li",[e._v("Google, Amazon, Alibaba, Microsoft, for client/cloud")]),e._v(" "),i("li",[e._v("Tesla, Cruize for car")]),e._v(" "),i("li",[e._v("IoT products, FitBit, Apple for wearables")]),e._v(" "),i("li",[e._v("End-system value/profit justifies cost of chip design")]),e._v(" "),i("li",[e._v("can be >>$100M engineering cost to develop a new advanced chip!")])]),e._v(" "),i("h1",{attrs:{id:"risc-v-is-class-isa"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#risc-v-is-class-isa"}},[e._v("#")]),e._v(" RISC-V is class ISA")]),e._v(" "),i("ul",[i("li",[e._v("RISC-V is a new free, simple, clean, extensible ISA we\ndeveloped at Berkeley for education\n(61C/151/251A/152/252A) and research\n(ParLab/ASPIRE/ADEPT/SLICE)\n"),i("ul",[i("li",[e._v("RISC-I/II, first Berkeley RISC implementations")]),e._v(" "),i("li",[e._v("Berkeley research machines SOAR/SPUR considered RISC-III/IV")])])]),e._v(" "),i("li",[e._v("Both of the dominant ISAs (x86 and ARM) are too\ncomplex to use for teaching or research")]),e._v(" "),i("li",[e._v("RISC-V has taken off commercially")]),e._v(" "),i("li",[e._v("RISC-V Foundation manages standard riscv.org")]),e._v(" "),i("li",[e._v("Now upstream support for many tools (gcc, Linux,\nFreeBSD, …)")]),e._v(" "),i("li",[e._v("Nvidia is using RISC-V in all future GPUs")]),e._v(" "),i("li",[e._v("Western Digital is using RISC-V in all future products")]),e._v(" "),i("li",[e._v("Samsung, Qualcomm, Google, many others using RISC-V")])]),e._v(" "),i("h1",{attrs:{id:"chisel-simulators"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#chisel-simulators"}},[e._v("#")]),e._v(" Chisel simulators")]),e._v(" "),i("ul",[i("li",[e._v("Chisel is a new hardware description language we\ndeveloped at Berkeley based on Scala\n"),i("ul",[i("li",[e._v("Constructing Hardware in a Scala Embedded Language")])])]),e._v(" "),i("li",[e._v("Labs will use RISC-V processor simulators derived from\nChisel processor designs\n"),i("ul",[i("li",[e._v("Gives you much more detailed information than other simulators")]),e._v(" "),i("li",[e._v("Can map to FPGA or real chip layout")])])]),e._v(" "),i("li",[e._v("You need to learn some minimal Chisel in CS152, but we'll\nmake Chisel RTL source available so you can see all the\ndetails of our processors")]),e._v(" "),i("li",[e._v("Can do lab projects based on modifying the Chisel RTL\ncode if desired")]),e._v(" "),i("li",[e._v("This year, we'll be using Chipyard infrastructure for labs:\n"),i("ul",[i("li",[e._v("https://chipyard.readthedocs.io/en/latest/")])])])]),e._v(" "),i("h1",{attrs:{id:"chisel-design-flow"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#chisel-design-flow"}},[e._v("#")]),e._v(" Chisel Design Flow")]),e._v(" "),i("p",[e._v("common steps:")]),e._v(" "),i("ul",[i("li",[e._v("chisel design description -> chisel complier -> verilog")])]),e._v(" "),i("p",[e._v("two different following steps:")]),e._v(" "),i("ul",[i("li",[e._v("fpga tools -> fpga emulation")]),e._v(" "),i("li",[e._v("asic tools -> gds layout")])]),e._v(" "),i("h1",{attrs:{id:"five-great-ideas"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#five-great-ideas"}},[e._v("#")]),e._v(" Five great ideas")]),e._v(" "),i("ol",[i("li",[e._v("Abstraction(Layers of Representation/Interpretation)")]),e._v(" "),i("li",[e._v("Moore's Law (Designing through trends)")]),e._v(" "),i("li",[e._v("Principle of Locality (Memory Hierarchy)")]),e._v(" "),i("li",[e._v("Parallelism & Amdahl's law (which limits it)")]),e._v(" "),i("li",[e._v("Dependability via Redundancy")])])])}),[],!1,null,null,null);i.default=t.exports}}]);