Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 28 20:07:21 2023
| Host         : LAPTOP-L3QUOT52 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pipelinedcpu_control_sets_placed.rpt
| Design       : pipelinedcpu
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           10 |
| No           | No                    | Yes                    |             305 |          140 |
| No           | Yes                   | No                     |              93 |           24 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |            1096 |          907 |
| Yes          | Yes                   | No                     |              63 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|        Clock Signal        |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  fsm/clk_10Hz_reg_n_0_BUFG |                                         |                                         |                1 |              1 |
|  fsm/clk_10Hz_reg_n_0_BUFG |                                         | reset_IBUF                              |                1 |              1 |
|  memclock_reg_n_0_BUFG     | mem_stage/io_processor/iwled_i_1_n_0    |                                         |                1 |              1 |
|  sd/clkout_reg_n_0         |                                         |                                         |                2 |              3 |
|  memclock_reg_n_0_BUFG     |                                         |                                         |                2 |              4 |
|  clk_IBUF_BUFG             |                                         |                                         |                5 |              6 |
|  fsm/clk_10Hz_reg_n_0_BUFG | fsm/state0                              | reset_IBUF                              |                2 |              8 |
|  memclock_reg_n_0_BUFG     | mem_stage/io_processor/out2[7]_i_1_n_0  | mem_stage/io_processor/out1[15]_i_1_n_0 |                2 |              8 |
|  memclock_reg_n_0_BUFG     | mem_stage/io_processor/out3[7]_i_2_n_0  | mem_stage/io_processor/out3[7]_i_1_n_0  |                2 |              8 |
|  memclock_reg_n_0_BUFG     | mem_stage/io_processor/out1[15]_i_2_n_0 | mem_stage/io_processor/out1[15]_i_1_n_0 |                3 |             16 |
|  fsm/clk_10Hz_reg_n_0_BUFG | fsm/cnt[31]_i_2_n_0                     | fsm/cnt[31]_i_1_n_0                     |                8 |             31 |
|  clk_IBUF_BUFG             |                                         | sd/clkout                               |                8 |             31 |
|  clk_IBUF_BUFG             |                                         | clock                                   |                8 |             31 |
|  clk_IBUF_BUFG             |                                         | memclock                                |                8 |             31 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[19][31]_i_1_n_0    | reset_IBUF                              |               29 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[15][31]_i_1_n_0    | reset_IBUF                              |               25 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[18][31]_i_1_n_0    | reset_IBUF                              |               29 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[10][31]_i_1_n_0    | reset_IBUF                              |               29 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[12][31]_i_1_n_0    | reset_IBUF                              |               26 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[1][31]_i_1_n_0     | reset_IBUF                              |               28 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[14][31]_i_1_n_0    | reset_IBUF                              |               29 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[16][31]_i_1_n_0    | reset_IBUF                              |               30 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[11][31]_i_1_n_0    | reset_IBUF                              |               28 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[20][31]_i_1_n_0    | reset_IBUF                              |               31 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[21][31]_i_1_n_0    | reset_IBUF                              |               29 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[22][31]_i_1_n_0    | reset_IBUF                              |               28 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[26][31]_i_1_n_0    | reset_IBUF                              |               27 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[5][31]_i_1_n_0     | reset_IBUF                              |               25 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[25][31]_i_1_n_0    | reset_IBUF                              |               30 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[8][31]_i_1_n_0     | reset_IBUF                              |               26 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[6][31]_i_1_n_0     | reset_IBUF                              |               26 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[9][31]_i_1_n_0     | reset_IBUF                              |               26 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[4][31]_i_1_n_0     | reset_IBUF                              |               27 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[24][31]_i_1_n_0    | reset_IBUF                              |               29 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[30][31]_i_1_n_0    | reset_IBUF                              |               26 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[31][31]_i_1_n_0    | reset_IBUF                              |               29 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[23][31]_i_1_n_0    | reset_IBUF                              |               31 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[29][31]_i_1_n_0    | reset_IBUF                              |               28 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[3][31]_i_1_n_0     | reset_IBUF                              |               28 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[28][31]_i_1_n_0    | reset_IBUF                              |               29 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[2][31]_i_1_n_0     | reset_IBUF                              |               27 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[7][31]_i_1_n_0     | reset_IBUF                              |               27 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[13][31]_i_1_n_0    | reset_IBUF                              |               28 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[17][31]_i_1_n_0    | reset_IBUF                              |               30 |             32 |
| ~clock_reg_n_0_BUFG        | id_stage/rf/register[27][31]_i_1_n_0    | reset_IBUF                              |               30 |             32 |
|  clk_IBUF_BUFG             |                                         | reset_IBUF                              |               14 |             33 |
|  clock_reg_n_0_BUFG        | id_stage/cu/nostall                     | reset_IBUF                              |               35 |             96 |
|  clock_reg_n_0_BUFG        |                                         | reset_IBUF                              |              125 |            271 |
+----------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 3      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 8      |                     3 |
| 16+    |                    39 |
+--------+-----------------------+


