<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Sparc/SparcInstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_f1b76fdca6a2e33ab26615bd113f413d.html">Sparc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SparcInstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SparcInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SparcInstrInfo.cpp - Sparc Instruction Information ----------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the Sparc implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparcInstrInfo_8h.html">SparcInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Sparc_8h.html">Sparc.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparcMachineFunctionInfo_8h.html">SparcMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparcSubtarget_8h.html">SparcSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="SparcInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   28</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;SparcGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keywordtype">void</span> SparcInstrInfo::anchor() {}</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#a53a7cc32b74b615a06b6ad3b6b75ff32">   34</a></span>&#160;<a class="code" href="classllvm_1_1SparcInstrInfo.html#a53a7cc32b74b615a06b6ad3b6b75ff32">SparcInstrInfo::SparcInstrInfo</a>(<a class="code" href="classllvm_1_1SparcSubtarget.html">SparcSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>)</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    : <a class="code" href="classSparcGenInstrInfo.html">SparcGenInstrInfo</a>(<a class="code" href="namespaceSP.html">SP</a>::ADJCALLSTACKDOWN, <a class="code" href="namespaceSP.html">SP</a>::ADJCALLSTACKUP), RI(),</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;      Subtarget(ST) {}</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/// isLoadFromStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// load from a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// the destination along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/// any side effects other than loading from the stack slot.</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#ac5dba37045dc14e4cb842195cf4cd623">   43</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#ac5dba37045dc14e4cb842195cf4cd623">SparcInstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                             <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::LDri || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::LDXri ||</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::LDFri || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::LDDFri ||</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::LDQFri) {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0) {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    }</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  }</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/// isStoreToStackSlot - If the specified machine instruction is a direct</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// store to a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/// any side effects other than storing to the stack slot.</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#a50a175cb69d397adf1ca6185411a32b3">   62</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#a50a175cb69d397adf1ca6185411a32b3">SparcInstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::STri || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::STXri ||</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::STFri || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::STDFri ||</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == SP::STQFri) {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() &amp;&amp;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="SparcInstrInfo_8cpp.html#a28478e75269f61bcc427abf6a55d3c15">   76</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SparcInstrInfo_8cpp.html#a28478e75269f61bcc427abf6a55d3c15">IsIntegerCC</a>(<span class="keywordtype">unsigned</span> CC)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">return</span>  (CC &lt;= <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9adc2b09c7d0c6869a1f05262717986737">SPCC::ICC_VC</a>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="SparcInstrInfo_8cpp.html#a37f317c48074b11fa501731852794c78">   81</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9">SPCC::CondCodes</a> <a class="code" href="SparcInstrInfo_8cpp.html#a37f317c48074b11fa501731852794c78">GetOppositeBranchCondition</a>(<a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9">SPCC::CondCodes</a> CC)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;{</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">switch</span>(CC) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ac6bf2d66149e547cd449757df4f610de">SPCC::ICC_A</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a22b9903f646ef973374e5d773a097546">SPCC::ICC_N</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a22b9903f646ef973374e5d773a097546">SPCC::ICC_N</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ac6bf2d66149e547cd449757df4f610de">SPCC::ICC_A</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ab9a7855b45288146df6d3ab3e321c43b">SPCC::ICC_NE</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ac1dc27bfc24df99cd29246ec54419659">SPCC::ICC_E</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ac1dc27bfc24df99cd29246ec54419659">SPCC::ICC_E</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ab9a7855b45288146df6d3ab3e321c43b">SPCC::ICC_NE</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a2e9b359e236c3f89d1cd1646419a0438">SPCC::ICC_G</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a639506be5285099011780c4a03c9b371">SPCC::ICC_LE</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a639506be5285099011780c4a03c9b371">SPCC::ICC_LE</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a2e9b359e236c3f89d1cd1646419a0438">SPCC::ICC_G</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a7b7a8837c5c902680ac8aec565079596">SPCC::ICC_GE</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a3f6ef8aede46014a36966dc084d81087">SPCC::ICC_L</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a3f6ef8aede46014a36966dc084d81087">SPCC::ICC_L</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a7b7a8837c5c902680ac8aec565079596">SPCC::ICC_GE</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9aad6b4c4abc1731149339bdcac755ee87">SPCC::ICC_GU</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a58fd730a813b831ee05050e63d30405c">SPCC::ICC_LEU</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a58fd730a813b831ee05050e63d30405c">SPCC::ICC_LEU</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9aad6b4c4abc1731149339bdcac755ee87">SPCC::ICC_GU</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9add11869e4071f1b4587c8f1a7f1f6191">SPCC::ICC_CC</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a52da0658a7ccad50715ed99701281c5f">SPCC::ICC_CS</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a52da0658a7ccad50715ed99701281c5f">SPCC::ICC_CS</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9add11869e4071f1b4587c8f1a7f1f6191">SPCC::ICC_CC</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a1c26d5c90286fc0f30cb668a7a644ebc">SPCC::ICC_POS</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9afcf61d074d6039adac588209f5d9d6ad">SPCC::ICC_NEG</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9afcf61d074d6039adac588209f5d9d6ad">SPCC::ICC_NEG</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a1c26d5c90286fc0f30cb668a7a644ebc">SPCC::ICC_POS</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9adc2b09c7d0c6869a1f05262717986737">SPCC::ICC_VC</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5553287ec99a6227069fca2f37a5b34b">SPCC::ICC_VS</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5553287ec99a6227069fca2f37a5b34b">SPCC::ICC_VS</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9adc2b09c7d0c6869a1f05262717986737">SPCC::ICC_VC</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a76a3c4ea83b85ce279ada63a0fe326ed">SPCC::FCC_A</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9afbc1ae5578e45f8001bbab0162a6fb19">SPCC::FCC_N</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9afbc1ae5578e45f8001bbab0162a6fb19">SPCC::FCC_N</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a76a3c4ea83b85ce279ada63a0fe326ed">SPCC::FCC_A</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a6820b0c58a07365f1341ca30d64bd218">SPCC::FCC_U</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ab6d11f42acc70a53b6bf5d36feb0f6e8">SPCC::FCC_O</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ab6d11f42acc70a53b6bf5d36feb0f6e8">SPCC::FCC_O</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a6820b0c58a07365f1341ca30d64bd218">SPCC::FCC_U</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9aed8356273fdf3a0487c872cb3d085542">SPCC::FCC_G</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a0823c4f36acc84808ba44f1f92fe58f2">SPCC::FCC_ULE</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a607f8b24c191bb766a34c2eb1bfb63c4">SPCC::FCC_LE</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a2106f4522bd06f6daad2a8e8769a6270">SPCC::FCC_UG</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a2106f4522bd06f6daad2a8e8769a6270">SPCC::FCC_UG</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a607f8b24c191bb766a34c2eb1bfb63c4">SPCC::FCC_LE</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a0823c4f36acc84808ba44f1f92fe58f2">SPCC::FCC_ULE</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9aed8356273fdf3a0487c872cb3d085542">SPCC::FCC_G</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a965bae47c4fccd3973ecbf040869ff7f">SPCC::FCC_L</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ad38b12aa07c4354222b6b9422bbb90d6">SPCC::FCC_UGE</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ac202b4c5d9c55d73489b315c7e393836">SPCC::FCC_GE</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9afbb30e35da42c9cac83731fe3709387b">SPCC::FCC_UL</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9afbb30e35da42c9cac83731fe3709387b">SPCC::FCC_UL</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ac202b4c5d9c55d73489b315c7e393836">SPCC::FCC_GE</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ad38b12aa07c4354222b6b9422bbb90d6">SPCC::FCC_UGE</a>:  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a965bae47c4fccd3973ecbf040869ff7f">SPCC::FCC_L</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a53356323fdd97606927cec5c20cd6215">SPCC::FCC_LG</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9abaea969a35799493146fdd78c36dfa4c">SPCC::FCC_UE</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9abaea969a35799493146fdd78c36dfa4c">SPCC::FCC_UE</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a53356323fdd97606927cec5c20cd6215">SPCC::FCC_LG</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a488d679dc60c1f44701c9f0af8aa5d2c">SPCC::FCC_NE</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a80f16f53e18c59ae3681b303cda7a308">SPCC::FCC_E</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a80f16f53e18c59ae3681b303cda7a308">SPCC::FCC_E</a>:    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a488d679dc60c1f44701c9f0af8aa5d2c">SPCC::FCC_NE</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5b7c965f084c605f82332728ea6fd695">SPCC::CPCC_A</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9aed2a50a37010f4423ac39e3c9d70e0e9">SPCC::CPCC_N</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9aed2a50a37010f4423ac39e3c9d70e0e9">SPCC::CPCC_N</a>:   <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5b7c965f084c605f82332728ea6fd695">SPCC::CPCC_A</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ace7f6169293b587e4b19bfbddd78afe1">SPCC::CPCC_3</a>:   <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a6c94e6e6f8a02c568f4e366929e71610">SPCC::CPCC_2</a>:   <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a34865013450a9f70333f80e8026ff0c5">SPCC::CPCC_23</a>:  <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5775a8b0a45b23552f61cc8230aa2a94">SPCC::CPCC_1</a>:   <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a78723f1fc56f0d30c56896fd36c67608">SPCC::CPCC_13</a>:  <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a4998088f96b6dd907e3978f310514eec">SPCC::CPCC_12</a>:  <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a2e4791706cc46a23012847a51144b29f">SPCC::CPCC_123</a>: <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5e790cf356e7b5e064dd6ed341777ca1">SPCC::CPCC_0</a>:   <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a03f335ab66f5ad6aff578dcc03db5a7e">SPCC::CPCC_03</a>:  <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a86499919519df7b1c225f553d0ad8be7">SPCC::CPCC_02</a>:  <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a786c9a95f3a7dfb962b7d9dab20bade3">SPCC::CPCC_023</a>: <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a49266215e6fa6d513faca31d468e550e">SPCC::CPCC_01</a>:  <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a063209963122462fea6e9e782164a75a">SPCC::CPCC_013</a>: <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a63050d6ee6bb9f16b534a27b86aed7bd">SPCC::CPCC_012</a>:</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="comment">// &quot;Opposite&quot; code is not meaningful, as we don&#39;t know</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="comment">// what the CoProc condition means here. The cond-code will</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="comment">// only be used in inline assembler, so this code should</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <span class="comment">// not be reached in a normal compilation pass.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Meaningless inversion of co-processor cond code&quot;</span>);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid cond code&quot;</span>);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="SparcInstrInfo_8cpp.html#a4cc0df073e34014a2a8ad7f1919202d1">  143</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) { <span class="keywordflow">return</span> Opc == SP::BA; }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="SparcInstrInfo_8cpp.html#a5c6eb198e4a6fb0f4eb4dc6341f5c4ad">  145</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">return</span> Opc == SP::FBCOND || Opc == SP::BCOND;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="SparcInstrInfo_8cpp.html#a68f8437408967fd6151fbedeb1fe6ee9">  149</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">return</span> Opc == SP::BINDrr || Opc == SP::BINDri;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="SparcInstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">  153</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SparcInstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="classllvm_1_1Target.html">Target</a>,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()));</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  Target = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;}</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#ab2592d528f736ade8f940d8b80c8d040">  159</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#ab2592d528f736ade8f940d8b80c8d040">SparcInstrInfo::analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                   <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">if</span> (!isUnpredicatedTerminator(*I))</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// Get the last instruction in the block.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">unsigned</span> LastOpc = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// If there is only one terminator instruction, process it.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() || !isUnpredicatedTerminator(*--I)) {</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      TBB = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="comment">// Block ends with fall-through condbranch.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <a class="code" href="SparcInstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a>(LastInst, TBB, Cond);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    }</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Can&#39;t handle indirect branch.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  }</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="comment">// Get the instruction before it if it is a terminator.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLastInst = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">unsigned</span> SecondLastOpc = SecondLastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">// If AllowModify is true and the block ends with two or more unconditional</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// branches, delete all but the first unconditional branch.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">if</span> (AllowModify &amp;&amp; <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(SecondLastOpc)) {</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      LastInst = SecondLastInst;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      LastOpc = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() || !isUnpredicatedTerminator(*--I)) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <span class="comment">// Return now the only terminator is an unconditional branch.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        TBB = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        SecondLastInst = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        SecondLastOpc = SecondLastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      }</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// If there are three terminators, we don&#39;t know what sort of block this is.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">if</span> (SecondLastInst &amp;&amp; I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() &amp;&amp; isUnpredicatedTerminator(*--I))</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// If the block ends with a B and a Bcc, handle it.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(SecondLastOpc) &amp;&amp; <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="SparcInstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a>(SecondLastInst, TBB, Cond);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    FBB = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// If the block ends with two unconditional branches, handle it.  The second</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// one is not executed.</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(SecondLastOpc) &amp;&amp; <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    TBB = SecondLastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// ...likewise if it ends with an indirect branch followed by an unconditional</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// branch.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(SecondLastOpc) &amp;&amp; <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(LastOpc)) {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    I = LastInst;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">if</span> (AllowModify)</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      I-&gt;eraseFromParent();</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">// Otherwise, can&#39;t handle this.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;}</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#afbb00c84e6a7ad45d3b6b3839ee51e6c">  242</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#afbb00c84e6a7ad45d3b6b3839ee51e6c">SparcInstrInfo::insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                      <span class="keywordtype">int</span> *BytesAdded)<span class="keyword"> const </span>{</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB &amp;&amp; <span class="stringliteral">&quot;insertBranch must not be told to insert a fallthrough&quot;</span>);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1 || Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 0) &amp;&amp;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;         <span class="stringliteral">&quot;Sparc branch conditions should have one component!&quot;</span>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesAdded &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!FBB &amp;&amp; <span class="stringliteral">&quot;Unconditional branch with multiple successors!&quot;</span>);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(SP::BA)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// Conditional branch</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordtype">unsigned</span> CC = Cond[0].getImm();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="SparcInstrInfo_8cpp.html#a28478e75269f61bcc427abf6a55d3c15">IsIntegerCC</a>(CC))</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(SP::BCOND)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CC);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(SP::FBCOND)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CC);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">if</span> (!FBB)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(SP::BA)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(FBB);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;}</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#aa2c5040dfeccdf2f720e4a5b3739550c">  273</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#aa2c5040dfeccdf2f720e4a5b3739550c">SparcInstrInfo::removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                      <span class="keywordtype">int</span> *BytesRemoved)<span class="keyword"> const </span>{</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesRemoved &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">unsigned</span> Count = 0;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">if</span> (I-&gt;isDebugInstr())</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">if</span> (I-&gt;getOpcode() != SP::BA</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        &amp;&amp; I-&gt;getOpcode() != SP::BCOND</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        &amp;&amp; I-&gt;getOpcode() != SP::FBCOND)</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="keywordflow">break</span>; <span class="comment">// Not a branch</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    ++Count;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">return</span> Count;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#a6e398bb4a8389b3aefa2e57b9403c0b2">  297</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#a6e398bb4a8389b3aefa2e57b9403c0b2">SparcInstrInfo::reverseBranchCondition</a>(</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 1);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9">SPCC::CondCodes</a> CC = <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9">SPCC::CondCodes</a><span class="keyword">&gt;</span>(Cond[0].getImm());</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  Cond[0].setImm(<a class="code" href="SparcInstrInfo_8cpp.html#a37f317c48074b11fa501731852794c78">GetOppositeBranchCondition</a>(CC));</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;}</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#a9a944fe8585a12d5e1dd273fc415aee7">  305</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#a9a944fe8585a12d5e1dd273fc415aee7">SparcInstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                 <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordtype">unsigned</span> numSubRegs = 0;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordtype">unsigned</span> movOpc     = 0;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *subRegIdx = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordtype">bool</span> ExtraG0 = <span class="keyword">false</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DW_SubRegsIdx[]  = { SP::sub_even, SP::sub_odd };</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DFP_FP_SubRegsIdx[]  = { SP::sub_even, SP::sub_odd };</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> QFP_DFP_SubRegsIdx[] = { SP::sub_even64, SP::sub_odd64 };</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> QFP_FP_SubRegsIdx[]  = { SP::sub_even, SP::sub_odd,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                          SP::sub_odd64_then_sub_even,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                                          SP::sub_odd64_then_sub_odd };</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">if</span> (SP::IntRegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::ORrr), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SP::G0)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::IntPairRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg)) {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    subRegIdx  = DW_SubRegsIdx;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    numSubRegs = 2;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    movOpc     = SP::ORrr;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    ExtraG0 = <span class="keyword">true</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::FPRegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::FMOVS), DestReg)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::DFPRegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg)) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1SparcSubtarget.html#a67a011993122577bcff6220e5f11db00">isV9</a>()) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::FMOVD), DestReg)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="comment">// Use two FMOVS instructions.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      subRegIdx  = DFP_FP_SubRegsIdx;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      numSubRegs = 2;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      movOpc     = SP::FMOVS;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::QFPRegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg)) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1SparcSubtarget.html#a67a011993122577bcff6220e5f11db00">isV9</a>()) {</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1SparcSubtarget.html#a9b447818c0be801fa9294c814f4fbea8">hasHardQuad</a>()) {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::FMOVQ), DestReg)</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        <span class="comment">// Use two FMOVD instructions.</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        subRegIdx  = QFP_DFP_SubRegsIdx;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        numSubRegs = 2;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        movOpc     = SP::FMOVD;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      }</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="comment">// Use four FMOVS instructions.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      subRegIdx  = QFP_FP_SubRegsIdx;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      numSubRegs = 4;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      movOpc     = SP::FMOVS;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::ASRRegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;             SP::IntRegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::WRASRrr), DestReg)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SP::G0)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::IntRegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;             SP::ASRRegsRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::RDASR), DestReg)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Impossible reg-to-reg copy&quot;</span>);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordflow">if</span> (numSubRegs == 0 || subRegIdx == <span class="keyword">nullptr</span> || movOpc == 0)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;<a class="code" href="classllvm_1_1SparcInstrInfo.html#a10f382c8f32ccb2ed123bf0d4b90b77d">getRegisterInfo</a>();</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MovMI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != numSubRegs; ++i) {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(DestReg, subRegIdx[i]);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Src = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">getSubReg</a>(SrcReg, subRegIdx[i]);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Dst &amp;&amp; Src &amp;&amp; <span class="stringliteral">&quot;Bad sub-register&quot;</span>);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(movOpc), Dst);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">if</span> (ExtraG0)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SP::G0);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    MovMI = MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">getInstr</a>();</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">// Add implicit super-register defs and kills to the last MovMI.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  MovMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad0a79b68db2b8f84f92b1ee24352b3ce">addRegisterDefined</a>(DestReg, TRI);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">if</span> (KillSrc)</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    MovMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">addRegisterKilled</a>(SrcReg, TRI);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;}</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#adde2259cfb0431728fd0cabe54bfc6e8">SparcInstrInfo::</a></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#adde2259cfb0431728fd0cabe54bfc6e8">  395</a></span>&#160;<a class="code" href="classllvm_1_1SparcInstrInfo.html#adde2259cfb0431728fd0cabe54bfc6e8">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                    <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, FI), <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>,</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI), MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI));</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">// On the order of operands here: think &quot;[FrameIdx + 0] = SrcReg&quot;.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;SP::I64RegsRegClass)</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::STXri)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SP::IntRegsRegClass)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::STri)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SP::IntPairRegClass)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::STDri)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SP::FPRegsRegClass)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::STFri)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg,  <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::DFPRegsRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::STDFri)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg,  <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::QFPRegsRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="comment">// Use STQFri irrespective of its legality. If STQ is not legal, it will be</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="comment">// lowered into two STDs in eliminateFrameIndex.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::STQFri)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg,  <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Can&#39;t store this register to stack slot&quot;</span>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;}</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#ab117da05619cee4f5c8aa3ac271dd78f">SparcInstrInfo::</a></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#ab117da05619cee4f5c8aa3ac271dd78f">  434</a></span>&#160;<a class="code" href="classllvm_1_1SparcInstrInfo.html#ab117da05619cee4f5c8aa3ac271dd78f">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                     <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">if</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) DL = I-&gt;getDebugLoc();</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(*MF, FI), <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI), MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">getObjectAlignment</a>(FI));</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;SP::I64RegsRegClass)</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::LDXri), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SP::IntRegsRegClass)</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::LDri), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SP::IntPairRegClass)</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::LDDri), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SP::FPRegsRegClass)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::LDFri), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::DFPRegsRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::LDDFri), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SP::QFPRegsRegClass.hasSubClassEq(RC))</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="comment">// Use LDQFri irrespective of its legality. If LDQ is not legal, it will be</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="comment">// lowered into two LDDs in eliminateFrameIndex.</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(SP::LDQFri), DestReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Can&#39;t load this register from stack slot&quot;</span>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;}</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#adde345571518eabbc6d443d183686080">  471</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#adde345571518eabbc6d443d183686080">SparcInstrInfo::getGlobalBaseReg</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="classllvm_1_1SparcMachineFunctionInfo.html">SparcMachineFunctionInfo</a> *SparcFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SparcMachineFunctionInfo.html">SparcMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a> = SparcFI-&gt;<a class="code" href="classllvm_1_1SparcMachineFunctionInfo.html#a5a835bd2b7cb47d8bb2f2d71383c45b5">getGlobalBaseReg</a>();</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">if</span> (GlobalBaseReg != 0)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="comment">// Insert the set of GlobalBaseReg into the first MBB of the function</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FirstMBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>();</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = FirstMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *PtrRC =</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    Subtarget.<a class="code" href="classllvm_1_1SparcSubtarget.html#aa8302f5e3165c69b082f18b56abf8a6b">is64Bit</a>() ? &amp;SP::I64RegsRegClass : &amp;SP::IntRegsRegClass;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  GlobalBaseReg = RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(PtrRC);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(FirstMBB, MBBI, dl, <span class="keyword">get</span>(SP::GETPCX), GlobalBaseReg);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  SparcFI-&gt;<a class="code" href="classllvm_1_1SparcMachineFunctionInfo.html#a807f7c7cf162bfcd956bc7033f89373f">setGlobalBaseReg</a>(GlobalBaseReg);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="classllvm_1_1SparcInstrInfo.html#afdfbfb84a63a295205139121a3a02685">  494</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SparcInstrInfo.html#afdfbfb84a63a295205139121a3a02685">SparcInstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::LOAD_STACK_GUARD: {</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget.<a class="code" href="classllvm_1_1SparcSubtarget.html#a9c44693a97a032f747327cbf3d340bb6">isTargetLinux</a>() &amp;&amp;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;           <span class="stringliteral">&quot;Only Linux target is expected to contain LOAD_STACK_GUARD&quot;</span>);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">// offsetof(tcbhead_t, stack_guard) from sysdeps/sparc/nptl/tls.h in glibc.</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keyword">const</span> int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Subtarget.<a class="code" href="classllvm_1_1SparcSubtarget.html#aa8302f5e3165c69b082f18b56abf8a6b">is64Bit</a>() ? 0x28 : 0x14;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(Subtarget.<a class="code" href="classllvm_1_1SparcSubtarget.html#aa8302f5e3165c69b082f18b56abf8a6b">is64Bit</a>() ? SP::LDXri : SP::LDri));</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        .addReg(SP::G7)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  }</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  }</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;}</div><div class="ttc" id="SparcInstrInfo_8h_html"><div class="ttname"><a href="SparcInstrInfo_8h.html">SparcInstrInfo.h</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a80f16f53e18c59ae3681b303cda7a308"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a80f16f53e18c59ae3681b303cda7a308">llvm::SPCC::FCC_E</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00068">Sparc.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9afcf61d074d6039adac588209f5d9d6ad"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9afcf61d074d6039adac588209f5d9d6ad">llvm::SPCC::ICC_NEG</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00055">Sparc.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_afdfbfb84a63a295205139121a3a02685"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#afdfbfb84a63a295205139121a3a02685">llvm::SparcInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00494">SparcInstrInfo.cpp:494</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_a9a944fe8585a12d5e1dd273fc415aee7"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#a9a944fe8585a12d5e1dd273fc415aee7">llvm::SparcInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00305">SparcInstrInfo.cpp:305</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a5553287ec99a6227069fca2f37a5b34b"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5553287ec99a6227069fca2f37a5b34b">llvm::SPCC::ICC_VS</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00057">Sparc.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a4998088f96b6dd907e3978f310514eec"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a4998088f96b6dd907e3978f310514eec">llvm::SPCC::CPCC_12</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00083">Sparc.h:83</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a49266215e6fa6d513faca31d468e550e"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a49266215e6fa6d513faca31d468e550e">llvm::SPCC::CPCC_01</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00089">Sparc.h:89</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a5775a8b0a45b23552f61cc8230aa2a94"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5775a8b0a45b23552f61cc8230aa2a94">llvm::SPCC::CPCC_1</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00081">Sparc.h:81</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a22b9903f646ef973374e5d773a097546"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a22b9903f646ef973374e5d773a097546">llvm::SPCC::ICC_N</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00043">Sparc.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9abaea969a35799493146fdd78c36dfa4c"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9abaea969a35799493146fdd78c36dfa4c">llvm::SPCC::FCC_UE</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00069">Sparc.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1SparcSubtarget_html_a9b447818c0be801fa9294c814f4fbea8"><div class="ttname"><a href="classllvm_1_1SparcSubtarget.html#a9b447818c0be801fa9294c814f4fbea8">llvm::SparcSubtarget::hasHardQuad</a></div><div class="ttdeci">bool hasHardQuad() const</div><div class="ttdef"><b>Definition:</b> <a href="SparcSubtarget_8h_source.html#l00087">SparcSubtarget.h:87</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_adde2259cfb0431728fd0cabe54bfc6e8"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#adde2259cfb0431728fd0cabe54bfc6e8">llvm::SparcInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00395">SparcInstrInfo.cpp:395</a></div></div>
<div class="ttc" id="namespaceSP_html"><div class="ttname"><a href="namespaceSP.html">SP</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a03f335ab66f5ad6aff578dcc03db5a7e"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a03f335ab66f5ad6aff578dcc03db5a7e">llvm::SPCC::CPCC_03</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00086">Sparc.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a86499919519df7b1c225f553d0ad8be7"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a86499919519df7b1c225f553d0ad8be7">llvm::SPCC::CPCC_02</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00087">Sparc.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_afbb00c84e6a7ad45d3b6b3839ee51e6c"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#afbb00c84e6a7ad45d3b6b3839ee51e6c">llvm::SparcInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00242">SparcInstrInfo.cpp:242</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a2106f4522bd06f6daad2a8e8769a6270"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a2106f4522bd06f6daad2a8e8769a6270">llvm::SPCC::FCC_UG</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00063">Sparc.h:63</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">llvm::PPCISD::GlobalBaseReg</a></div><div class="ttdoc">GlobalBaseReg - On Darwin, this node represents the result of the mflr at function entry...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00147">PPCISelLowering.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1SparcSubtarget_html_a9c44693a97a032f747327cbf3d340bb6"><div class="ttname"><a href="classllvm_1_1SparcSubtarget.html#a9c44693a97a032f747327cbf3d340bb6">llvm::SparcSubtarget::isTargetLinux</a></div><div class="ttdeci">bool isTargetLinux() const</div><div class="ttdef"><b>Definition:</b> <a href="SparcSubtarget_8h_source.html#l00120">SparcSubtarget.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a607f8b24c191bb766a34c2eb1bfb63c4"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a607f8b24c191bb766a34c2eb1bfb63c4">llvm::SPCC::FCC_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00072">Sparc.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1SparcMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SparcMachineFunctionInfo.html">llvm::SparcMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcMachineFunctionInfo_8h_source.html#l00019">SparcMachineFunctionInfo.h:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a7b7a8837c5c902680ac8aec565079596"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a7b7a8837c5c902680ac8aec565079596">llvm::SPCC::ICC_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00048">Sparc.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9afbc1ae5578e45f8001bbab0162a6fb19"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9afbc1ae5578e45f8001bbab0162a6fb19">llvm::SPCC::FCC_N</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00060">Sparc.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classSparcGenInstrInfo_html"><div class="ttname"><a href="classSparcGenInstrInfo.html">SparcGenInstrInfo</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a786c9a95f3a7dfb962b7d9dab20bade3"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a786c9a95f3a7dfb962b7d9dab20bade3">llvm::SPCC::CPCC_023</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00088">Sparc.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a78723f1fc56f0d30c56896fd36c67608"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a78723f1fc56f0d30c56896fd36c67608">llvm::SPCC::CPCC_13</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00082">Sparc.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a3f6ef8aede46014a36966dc084d81087"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a3f6ef8aede46014a36966dc084d81087">llvm::SPCC::ICC_L</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00049">Sparc.h:49</a></div></div>
<div class="ttc" id="SparcInstrInfo_8cpp_html_a28478e75269f61bcc427abf6a55d3c15"><div class="ttname"><a href="SparcInstrInfo_8cpp.html#a28478e75269f61bcc427abf6a55d3c15">IsIntegerCC</a></div><div class="ttdeci">static bool IsIntegerCC(unsigned CC)</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00076">SparcInstrInfo.cpp:76</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a2e9b359e236c3f89d1cd1646419a0438"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a2e9b359e236c3f89d1cd1646419a0438">llvm::SPCC::ICC_G</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00046">Sparc.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9aad6b4c4abc1731149339bdcac755ee87"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9aad6b4c4abc1731149339bdcac755ee87">llvm::SPCC::ICC_GU</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00050">Sparc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9adc2b09c7d0c6869a1f05262717986737"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9adc2b09c7d0c6869a1f05262717986737">llvm::SPCC::ICC_VC</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00056">Sparc.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9ac1dc27bfc24df99cd29246ec54419659"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ac1dc27bfc24df99cd29246ec54419659">llvm::SPCC::ICC_E</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00045">Sparc.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a34865013450a9f70333f80e8026ff0c5"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a34865013450a9f70333f80e8026ff0c5">llvm::SPCC::CPCC_23</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00080">Sparc.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9ac202b4c5d9c55d73489b315c7e393836"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ac202b4c5d9c55d73489b315c7e393836">llvm::SPCC::FCC_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00070">Sparc.h:70</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac78902263d351fd8540aeb449d9cb53f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">llvm::MachineInstr::addRegisterKilled</a></div><div class="ttdeci">bool addRegisterKilled(Register IncomingReg, const TargetRegisterInfo *RegInfo, bool AddIfNotFound=false)</div><div class="ttdoc">We have determined MI kills a register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01785">MachineInstr.cpp:1785</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a2c74aa72029263fd570df0bc5edac5d7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a2c74aa72029263fd570df0bc5edac5d7">llvm::TargetRegisterInfo::getSubReg</a></div><div class="ttdeci">Register getSubReg(MCRegister Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00979">TargetRegisterInfo.h:979</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4c711446100d52415f8e142855c223e1"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">llvm::MachineBasicBlock::getLastNonDebugInstr</a></div><div class="ttdeci">iterator getLastNonDebugInstr()</div><div class="ttdoc">Returns an iterator to the last non-debug instruction in the basic block, or end(). </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00223">MachineBasicBlock.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9ab9a7855b45288146df6d3ab3e321c43b"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ab9a7855b45288146df6d3ab3e321c43b">llvm::SPCC::ICC_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00044">Sparc.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a5e790cf356e7b5e064dd6ed341777ca1"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5e790cf356e7b5e064dd6ed341777ca1">llvm::SPCC::CPCC_0</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00085">Sparc.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a0823c4f36acc84808ba44f1f92fe58f2"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a0823c4f36acc84808ba44f1f92fe58f2">llvm::SPCC::FCC_ULE</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00073">Sparc.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a58fd730a813b831ee05050e63d30405c"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a58fd730a813b831ee05050e63d30405c">llvm::SPCC::ICC_LEU</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00051">Sparc.h:51</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="namespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00354">AArch64InstrInfo.h:354</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a160722f9cc0cc58c8d02808a95c58b34"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a160722f9cc0cc58c8d02808a95c58b34">llvm::MachineFrameInfo::getObjectAlignment</a></div><div class="ttdeci">unsigned getObjectAlignment(int ObjectIdx) const</div><div class="ttdoc">Return the alignment of the specified stack object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00464">MachineFrameInfo.h:464</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a63050d6ee6bb9f16b534a27b86aed7bd"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a63050d6ee6bb9f16b534a27b86aed7bd">llvm::SPCC::CPCC_012</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00091">Sparc.h:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a76a3c4ea83b85ce279ada63a0fe326ed"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a76a3c4ea83b85ce279ada63a0fe326ed">llvm::SPCC::FCC_A</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00059">Sparc.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_adde345571518eabbc6d443d183686080"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#adde345571518eabbc6d443d183686080">llvm::SparcInstrInfo::getGlobalBaseReg</a></div><div class="ttdeci">unsigned getGlobalBaseReg(MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00471">SparcInstrInfo.cpp:471</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9add11869e4071f1b4587c8f1a7f1f6191"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9add11869e4071f1b4587c8f1a7f1f6191">llvm::SPCC::ICC_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00052">Sparc.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="SparcInstrInfo_8cpp_html_aae34e9ed9446266fe2dcc421cc67093f"><div class="ttname"><a href="SparcInstrInfo_8cpp.html#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a></div><div class="ttdeci">static void parseCondBranch(MachineInstr *LastInst, MachineBasicBlock *&amp;Target, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond)</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00153">SparcInstrInfo.cpp:153</a></div></div>
<div class="ttc" id="classllvm_1_1SparcSubtarget_html"><div class="ttname"><a href="classllvm_1_1SparcSubtarget.html">llvm::SparcSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcSubtarget_8h_source.html#l00031">SparcSubtarget.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_ab2592d528f736ade8f940d8b80c8d040"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#ab2592d528f736ade8f940d8b80c8d040">llvm::SparcInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00159">SparcInstrInfo.cpp:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_a10f382c8f32ccb2ed123bf0d4b90b77d"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#a10f382c8f32ccb2ed123bf0d4b90b77d">llvm::SparcInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SparcRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info. </div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00049">SparcInstrInfo.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_a6e398bb4a8389b3aefa2e57b9403c0b2"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#a6e398bb4a8389b3aefa2e57b9403c0b2">llvm::SparcInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00297">SparcInstrInfo.cpp:297</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a488d679dc60c1f44701c9f0af8aa5d2c"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a488d679dc60c1f44701c9f0af8aa5d2c">llvm::SPCC::FCC_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00067">Sparc.h:67</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9afbb30e35da42c9cac83731fe3709387b"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9afbb30e35da42c9cac83731fe3709387b">llvm::SPCC::FCC_UL</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00065">Sparc.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_aa2c5040dfeccdf2f720e4a5b3739550c"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#aa2c5040dfeccdf2f720e4a5b3739550c">llvm::SparcInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00273">SparcInstrInfo.cpp:273</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a063209963122462fea6e9e782164a75a"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a063209963122462fea6e9e782164a75a">llvm::SPCC::CPCC_013</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00090">Sparc.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a52da0658a7ccad50715ed99701281c5f"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a52da0658a7ccad50715ed99701281c5f">llvm::SPCC::ICC_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00053">Sparc.h:53</a></div></div>
<div class="ttc" id="namespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00371">AArch64InstrInfo.h:371</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a6820b0c58a07365f1341ca30d64bd218"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a6820b0c58a07365f1341ca30d64bd218">llvm::SPCC::FCC_U</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00061">Sparc.h:61</a></div></div>
<div class="ttc" id="namespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00352">AArch64InstrInfo.h:352</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_ab117da05619cee4f5c8aa3ac271dd78f"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#ab117da05619cee4f5c8aa3ac271dd78f">llvm::SparcInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00434">SparcInstrInfo.cpp:434</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9ad38b12aa07c4354222b6b9422bbb90d6"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ad38b12aa07c4354222b6b9422bbb90d6">llvm::SPCC::FCC_UGE</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00071">Sparc.h:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a5b7c965f084c605f82332728ea6fd695"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a5b7c965f084c605f82332728ea6fd695">llvm::SPCC::CPCC_A</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00076">Sparc.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_ac5dba37045dc14e4cb842195cf4cd623"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#ac5dba37045dc14e4cb842195cf4cd623">llvm::SparcInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isLoadFromStackSlot - If the specified machine instruction is a direct load from a stack slot...</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00043">SparcInstrInfo.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="SparcSubtarget_8h_html"><div class="ttname"><a href="SparcSubtarget_8h.html">SparcSubtarget.h</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1SparcMachineFunctionInfo_html_a807f7c7cf162bfcd956bc7033f89373f"><div class="ttname"><a href="classllvm_1_1SparcMachineFunctionInfo.html#a807f7c7cf162bfcd956bc7033f89373f">llvm::SparcMachineFunctionInfo::setGlobalBaseReg</a></div><div class="ttdeci">void setGlobalBaseReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SparcMachineFunctionInfo_8h_source.html#l00042">SparcMachineFunctionInfo.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9ace7f6169293b587e4b19bfbddd78afe1"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ace7f6169293b587e4b19bfbddd78afe1">llvm::SPCC::CPCC_3</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00078">Sparc.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a54ce61c9315f4d35304a86cb34388921"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a54ce61c9315f4d35304a86cb34388921">llvm::MachineInstrBuilder::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">If conversion operators fail, use this method to get the MachineInstr explicitly. ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00080">MachineInstrBuilder.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1SparcSubtarget_html_a67a011993122577bcff6220e5f11db00"><div class="ttname"><a href="classllvm_1_1SparcSubtarget.html#a67a011993122577bcff6220e5f11db00">llvm::SparcSubtarget::isV9</a></div><div class="ttdeci">bool isV9() const</div><div class="ttdef"><b>Definition:</b> <a href="SparcSubtarget_8h_source.html#l00081">SparcSubtarget.h:81</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9ac6bf2d66149e547cd449757df4f610de"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ac6bf2d66149e547cd449757df4f610de">llvm::SPCC::ICC_A</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00042">Sparc.h:42</a></div></div>
<div class="ttc" id="SparcMachineFunctionInfo_8h_html"><div class="ttname"><a href="SparcMachineFunctionInfo_8h.html">SparcMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="Sparc_8h_html"><div class="ttname"><a href="Sparc_8h.html">Sparc.h</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9ab6d11f42acc70a53b6bf5d36feb0f6e8"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9ab6d11f42acc70a53b6bf5d36feb0f6e8">llvm::SPCC::FCC_O</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00074">Sparc.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9aed2a50a37010f4423ac39e3c9d70e0e9"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9aed2a50a37010f4423ac39e3c9d70e0e9">llvm::SPCC::CPCC_N</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00077">Sparc.h:77</a></div></div>
<div class="ttc" id="SparcInstrInfo_8cpp_html_a37f317c48074b11fa501731852794c78"><div class="ttname"><a href="SparcInstrInfo_8cpp.html#a37f317c48074b11fa501731852794c78">GetOppositeBranchCondition</a></div><div class="ttdeci">static SPCC::CondCodes GetOppositeBranchCondition(SPCC::CondCodes CC)</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00081">SparcInstrInfo.cpp:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9">llvm::SPCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00041">Sparc.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_a53a7cc32b74b615a06b6ad3b6b75ff32"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#a53a7cc32b74b615a06b6ad3b6b75ff32">llvm::SparcInstrInfo::SparcInstrInfo</a></div><div class="ttdeci">SparcInstrInfo(SparcSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00034">SparcInstrInfo.cpp:34</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a2e4791706cc46a23012847a51144b29f"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a2e4791706cc46a23012847a51144b29f">llvm::SPCC::CPCC_123</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00084">Sparc.h:84</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1SparcMachineFunctionInfo_html_a5a835bd2b7cb47d8bb2f2d71383c45b5"><div class="ttname"><a href="classllvm_1_1SparcMachineFunctionInfo.html#a5a835bd2b7cb47d8bb2f2d71383c45b5">llvm::SparcMachineFunctionInfo::getGlobalBaseReg</a></div><div class="ttdeci">unsigned getGlobalBaseReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SparcMachineFunctionInfo_8h_source.html#l00041">SparcMachineFunctionInfo.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a965bae47c4fccd3973ecbf040869ff7f"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a965bae47c4fccd3973ecbf040869ff7f">llvm::SPCC::FCC_L</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00064">Sparc.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad0a79b68db2b8f84f92b1ee24352b3ce"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad0a79b68db2b8f84f92b1ee24352b3ce">llvm::MachineInstr::addRegisterDefined</a></div><div class="ttdeci">void addRegisterDefined(Register Reg, const TargetRegisterInfo *RegInfo=nullptr)</div><div class="ttdoc">We have determined MI defines a register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01933">MachineInstr.cpp:1933</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9aed8356273fdf3a0487c872cb3d085542"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9aed8356273fdf3a0487c872cb3d085542">llvm::SPCC::FCC_G</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00062">Sparc.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a1c26d5c90286fc0f30cb668a7a644ebc"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a1c26d5c90286fc0f30cb668a7a644ebc">llvm::SPCC::ICC_POS</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00054">Sparc.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a6c94e6e6f8a02c568f4e366929e71610"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a6c94e6e6f8a02c568f4e366929e71610">llvm::SPCC::CPCC_2</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00079">Sparc.h:79</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a639506be5285099011780c4a03c9b371"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a639506be5285099011780c4a03c9b371">llvm::SPCC::ICC_LE</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00047">Sparc.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1SparcSubtarget_html_aa8302f5e3165c69b082f18b56abf8a6b"><div class="ttname"><a href="classllvm_1_1SparcSubtarget.html#aa8302f5e3165c69b082f18b56abf8a6b">llvm::SparcSubtarget::is64Bit</a></div><div class="ttdeci">bool is64Bit() const</div><div class="ttdef"><b>Definition:</b> <a href="SparcSubtarget_8h_source.html#l00107">SparcSubtarget.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1SparcInstrInfo_html_a50a175cb69d397adf1ca6185411a32b3"><div class="ttname"><a href="classllvm_1_1SparcInstrInfo.html#a50a175cb69d397adf1ca6185411a32b3">llvm::SparcInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot...</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8cpp_source.html#l00062">SparcInstrInfo.cpp:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPCC_html_ab817ca090b73e64dc6c2a7dd705edda9a53356323fdd97606927cec5c20cd6215"><div class="ttname"><a href="namespacellvm_1_1SPCC.html#ab817ca090b73e64dc6c2a7dd705edda9a53356323fdd97606927cec5c20cd6215">llvm::SPCC::FCC_LG</a></div><div class="ttdef"><b>Definition:</b> <a href="Sparc_8h_source.html#l00066">Sparc.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:45 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
