
OpenMV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a540  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  0800a7d8  0800a7d8  0000b7d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a91c  0800a91c  0000b91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a924  0800a924  0000b924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a928  0800a928  0000b928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  24000000  0800a92c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000010  0800a93c  0000c010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000070  0800a99c  0000c070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002b50  240000d0  0800a9fc  0000c0d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24002c20  0800a9fc  0000cc20  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c0d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a1a0  00000000  00000000  0000c0fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bf4  00000000  00000000  0002629e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001060  00000000  00000000  00028e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb2  00000000  00000000  00029ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00038199  00000000  00000000  0002abaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ab3  00000000  00000000  00062d43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0016295d  00000000  00000000  000797f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dc153  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045c0  00000000  00000000  001dc198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001e0758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800a7c0 	.word	0x0800a7c0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	0800a7c0 	.word	0x0800a7c0

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <debug_message>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Debugging function
void debug_message(const char *message) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f7ff fe5b 	bl	80002d8 <strlen>
 8000622:	4603      	mov	r3, r0
 8000624:	b29a      	uxth	r2, r3
 8000626:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800062a:	6879      	ldr	r1, [r7, #4]
 800062c:	4803      	ldr	r0, [pc, #12]	@ (800063c <debug_message+0x28>)
 800062e:	f007 fd83 	bl	8008138 <HAL_UART_Transmit>
}
 8000632:	bf00      	nop
 8000634:	3708      	adds	r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	2400269c 	.word	0x2400269c

08000640 <HAL_UART_RxCpltCallback>:

// DMA-based UART receive function
// DMA-based UART receive function
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a08      	ldr	r2, [pc, #32]	@ (8000670 <HAL_UART_RxCpltCallback+0x30>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d10a      	bne.n	8000668 <HAL_UART_RxCpltCallback+0x28>
        // Print a debug message indicating data was received
        debug_message("Data received via DMA\n");
 8000652:	4808      	ldr	r0, [pc, #32]	@ (8000674 <HAL_UART_RxCpltCallback+0x34>)
 8000654:	f7ff ffde 	bl	8000614 <debug_message>

        // Directly transmit the received buffer over UART2
        HAL_UART_Transmit(&huart2, uart1_rx_buffer, RX_BUFFER_SIZE, HAL_MAX_DELAY);
 8000658:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800065c:	f242 3228 	movw	r2, #9000	@ 0x2328
 8000660:	4905      	ldr	r1, [pc, #20]	@ (8000678 <HAL_UART_RxCpltCallback+0x38>)
 8000662:	4806      	ldr	r0, [pc, #24]	@ (800067c <HAL_UART_RxCpltCallback+0x3c>)
 8000664:	f007 fd68 	bl	8008138 <HAL_UART_Transmit>

        // No need to restart DMA reception as we are using circular mode
    }
}
 8000668:	bf00      	nop
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40011000 	.word	0x40011000
 8000674:	0800a7d8 	.word	0x0800a7d8
 8000678:	240000ec 	.word	0x240000ec
 800067c:	24002608 	.word	0x24002608

08000680 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a16      	ldr	r2, [pc, #88]	@ (80006e8 <HAL_UART_ErrorCallback+0x68>)
 800068e:	4293      	cmp	r3, r2
 8000690:	d125      	bne.n	80006de <HAL_UART_ErrorCallback+0x5e>
        debug_message("UART error occurred!\n");
 8000692:	4816      	ldr	r0, [pc, #88]	@ (80006ec <HAL_UART_ErrorCallback+0x6c>)
 8000694:	f7ff ffbe 	bl	8000614 <debug_message>

        // Stop DMA reception
        HAL_UART_DMAStop(huart);
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f007 fe27 	bl	80082ec <HAL_UART_DMAStop>

        // Clear all possible UART error flags
        __HAL_UART_CLEAR_OREFLAG(huart);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	2208      	movs	r2, #8
 80006a4:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_FEFLAG(huart);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2202      	movs	r2, #2
 80006ac:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_NEFLAG(huart);
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	2204      	movs	r2, #4
 80006b4:	621a      	str	r2, [r3, #32]
        __HAL_UART_CLEAR_PEFLAG(huart);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	2201      	movs	r2, #1
 80006bc:	621a      	str	r2, [r3, #32]
        // Attempt to restart UART DMA reception
        if (HAL_UART_Receive_DMA(&huart1, uart1_rx_buffer, RX_BUFFER_SIZE) != HAL_OK) {
 80006be:	f242 3228 	movw	r2, #9000	@ 0x2328
 80006c2:	490b      	ldr	r1, [pc, #44]	@ (80006f0 <HAL_UART_ErrorCallback+0x70>)
 80006c4:	480b      	ldr	r0, [pc, #44]	@ (80006f4 <HAL_UART_ErrorCallback+0x74>)
 80006c6:	f007 fdc5 	bl	8008254 <HAL_UART_Receive_DMA>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d003      	beq.n	80006d8 <HAL_UART_ErrorCallback+0x58>
            debug_message("Error restarting UART DMA reception after error\n");
 80006d0:	4809      	ldr	r0, [pc, #36]	@ (80006f8 <HAL_UART_ErrorCallback+0x78>)
 80006d2:	f7ff ff9f 	bl	8000614 <debug_message>
        } else {
            debug_message("UART DMA reception restarted successfully\n");
        }
    }
}
 80006d6:	e002      	b.n	80006de <HAL_UART_ErrorCallback+0x5e>
            debug_message("UART DMA reception restarted successfully\n");
 80006d8:	4808      	ldr	r0, [pc, #32]	@ (80006fc <HAL_UART_ErrorCallback+0x7c>)
 80006da:	f7ff ff9b 	bl	8000614 <debug_message>
}
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40011000 	.word	0x40011000
 80006ec:	0800a7f0 	.word	0x0800a7f0
 80006f0:	240000ec 	.word	0x240000ec
 80006f4:	24002574 	.word	0x24002574
 80006f8:	0800a808 	.word	0x0800a808
 80006fc:	0800a83c 	.word	0x0800a83c

08000700 <Error_Handler>:

/* Error handler override for debugging */
void Error_Handler(void) {
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
    debug_message("Critical Error occurred! Entering infinite loop.\n");
 8000704:	4806      	ldr	r0, [pc, #24]	@ (8000720 <Error_Handler+0x20>)
 8000706:	f7ff ff85 	bl	8000614 <debug_message>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800070a:	b672      	cpsid	i
}
 800070c:	bf00      	nop
    __disable_irq();
    while (1) {
        HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 800070e:	2102      	movs	r1, #2
 8000710:	4804      	ldr	r0, [pc, #16]	@ (8000724 <Error_Handler+0x24>)
 8000712:	f004 fd1a 	bl	800514a <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 8000716:	2064      	movs	r0, #100	@ 0x64
 8000718:	f000 ff7e 	bl	8001618 <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 800071c:	bf00      	nop
 800071e:	e7f6      	b.n	800070e <Error_Handler+0xe>
 8000720:	0800a868 	.word	0x0800a868
 8000724:	58021000 	.word	0x58021000

08000728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072c:	f000 fee2 	bl	80014f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000730:	f000 f828 	bl	8000784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000734:	f000 fa28 	bl	8000b88 <MX_GPIO_Init>
  MX_DMA_Init();
 8000738:	f000 fa06 	bl	8000b48 <MX_DMA_Init>
  MX_USB_OTG_FS_PCD_Init();
 800073c:	f000 f9d2 	bl	8000ae4 <MX_USB_OTG_FS_PCD_Init>
  MX_USART1_UART_Init();
 8000740:	f000 f8ec 	bl	800091c <MX_USART1_UART_Init>
  MX_ETH_Init();
 8000744:	f000 f89e 	bl	8000884 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000748:	f000 f980 	bl	8000a4c <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 800074c:	f000 f932 	bl	80009b4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    debug_message("Starting UART reception...\n");
 8000750:	4808      	ldr	r0, [pc, #32]	@ (8000774 <main+0x4c>)
 8000752:	f7ff ff5f 	bl	8000614 <debug_message>

    // Start UART reception in DMA mode
    if (HAL_UART_Receive_DMA(&huart1, uart1_rx_buffer, RX_BUFFER_SIZE) != HAL_OK) {
 8000756:	f242 3228 	movw	r2, #9000	@ 0x2328
 800075a:	4907      	ldr	r1, [pc, #28]	@ (8000778 <main+0x50>)
 800075c:	4807      	ldr	r0, [pc, #28]	@ (800077c <main+0x54>)
 800075e:	f007 fd79 	bl	8008254 <HAL_UART_Receive_DMA>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d003      	beq.n	8000770 <main+0x48>
        debug_message("Error starting UART DMA reception\n");
 8000768:	4805      	ldr	r0, [pc, #20]	@ (8000780 <main+0x58>)
 800076a:	f7ff ff53 	bl	8000614 <debug_message>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800076e:	bf00      	nop
 8000770:	bf00      	nop
 8000772:	e7fd      	b.n	8000770 <main+0x48>
 8000774:	0800a89c 	.word	0x0800a89c
 8000778:	240000ec 	.word	0x240000ec
 800077c:	24002574 	.word	0x24002574
 8000780:	0800a8b8 	.word	0x0800a8b8

08000784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b09c      	sub	sp, #112	@ 0x70
 8000788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800078e:	224c      	movs	r2, #76	@ 0x4c
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f009 ffe7 	bl	800a766 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	2220      	movs	r2, #32
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f009 ffe1 	bl	800a766 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007a4:	2002      	movs	r0, #2
 80007a6:	f004 fe1b 	bl	80053e0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007aa:	2300      	movs	r3, #0
 80007ac:	603b      	str	r3, [r7, #0]
 80007ae:	4b33      	ldr	r3, [pc, #204]	@ (800087c <SystemClock_Config+0xf8>)
 80007b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007b2:	4a32      	ldr	r2, [pc, #200]	@ (800087c <SystemClock_Config+0xf8>)
 80007b4:	f023 0301 	bic.w	r3, r3, #1
 80007b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80007ba:	4b30      	ldr	r3, [pc, #192]	@ (800087c <SystemClock_Config+0xf8>)
 80007bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	603b      	str	r3, [r7, #0]
 80007c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000880 <SystemClock_Config+0xfc>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007cc:	4a2c      	ldr	r2, [pc, #176]	@ (8000880 <SystemClock_Config+0xfc>)
 80007ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007d2:	6193      	str	r3, [r2, #24]
 80007d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000880 <SystemClock_Config+0xfc>)
 80007d6:	699b      	ldr	r3, [r3, #24]
 80007d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007e0:	bf00      	nop
 80007e2:	4b27      	ldr	r3, [pc, #156]	@ (8000880 <SystemClock_Config+0xfc>)
 80007e4:	699b      	ldr	r3, [r3, #24]
 80007e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007ee:	d1f8      	bne.n	80007e2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80007f0:	2303      	movs	r3, #3
 80007f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007f4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80007fa:	2301      	movs	r3, #1
 80007fc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007fe:	2340      	movs	r3, #64	@ 0x40
 8000800:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000802:	2302      	movs	r3, #2
 8000804:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000806:	2302      	movs	r3, #2
 8000808:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800080a:	2301      	movs	r3, #1
 800080c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 800080e:	2318      	movs	r3, #24
 8000810:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000812:	2302      	movs	r3, #2
 8000814:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000816:	2304      	movs	r3, #4
 8000818:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800081a:	2302      	movs	r3, #2
 800081c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800081e:	230c      	movs	r3, #12
 8000820:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000822:	2300      	movs	r3, #0
 8000824:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800082a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800082e:	4618      	mov	r0, r3
 8000830:	f004 fe20 	bl	8005474 <HAL_RCC_OscConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800083a:	f7ff ff61 	bl	8000700 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083e:	233f      	movs	r3, #63	@ 0x3f
 8000840:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000852:	2300      	movs	r3, #0
 8000854:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800085e:	1d3b      	adds	r3, r7, #4
 8000860:	2101      	movs	r1, #1
 8000862:	4618      	mov	r0, r3
 8000864:	f005 fa60 	bl	8005d28 <HAL_RCC_ClockConfig>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <SystemClock_Config+0xee>
  {
    Error_Handler();
 800086e:	f7ff ff47 	bl	8000700 <Error_Handler>
  }
}
 8000872:	bf00      	nop
 8000874:	3770      	adds	r7, #112	@ 0x70
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	58000400 	.word	0x58000400
 8000880:	58024800 	.word	0x58024800

08000884 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000888:	4b1e      	ldr	r3, [pc, #120]	@ (8000904 <MX_ETH_Init+0x80>)
 800088a:	4a1f      	ldr	r2, [pc, #124]	@ (8000908 <MX_ETH_Init+0x84>)
 800088c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800088e:	4b1f      	ldr	r3, [pc, #124]	@ (800090c <MX_ETH_Init+0x88>)
 8000890:	2200      	movs	r2, #0
 8000892:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000894:	4b1d      	ldr	r3, [pc, #116]	@ (800090c <MX_ETH_Init+0x88>)
 8000896:	2280      	movs	r2, #128	@ 0x80
 8000898:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800089a:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <MX_ETH_Init+0x88>)
 800089c:	22e1      	movs	r2, #225	@ 0xe1
 800089e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008a0:	4b1a      	ldr	r3, [pc, #104]	@ (800090c <MX_ETH_Init+0x88>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008a6:	4b19      	ldr	r3, [pc, #100]	@ (800090c <MX_ETH_Init+0x88>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008ac:	4b17      	ldr	r3, [pc, #92]	@ (800090c <MX_ETH_Init+0x88>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008b2:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <MX_ETH_Init+0x80>)
 80008b4:	4a15      	ldr	r2, [pc, #84]	@ (800090c <MX_ETH_Init+0x88>)
 80008b6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008b8:	4b12      	ldr	r3, [pc, #72]	@ (8000904 <MX_ETH_Init+0x80>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <MX_ETH_Init+0x80>)
 80008c0:	4a13      	ldr	r2, [pc, #76]	@ (8000910 <MX_ETH_Init+0x8c>)
 80008c2:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <MX_ETH_Init+0x80>)
 80008c6:	4a13      	ldr	r2, [pc, #76]	@ (8000914 <MX_ETH_Init+0x90>)
 80008c8:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <MX_ETH_Init+0x80>)
 80008cc:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80008d0:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008d2:	480c      	ldr	r0, [pc, #48]	@ (8000904 <MX_ETH_Init+0x80>)
 80008d4:	f003 fe3c 	bl	8004550 <HAL_ETH_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80008de:	f7ff ff0f 	bl	8000700 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80008e2:	2238      	movs	r2, #56	@ 0x38
 80008e4:	2100      	movs	r1, #0
 80008e6:	480c      	ldr	r0, [pc, #48]	@ (8000918 <MX_ETH_Init+0x94>)
 80008e8:	f009 ff3d 	bl	800a766 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80008ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <MX_ETH_Init+0x94>)
 80008ee:	2221      	movs	r2, #33	@ 0x21
 80008f0:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <MX_ETH_Init+0x94>)
 80008f4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80008f8:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80008fa:	4b07      	ldr	r3, [pc, #28]	@ (8000918 <MX_ETH_Init+0x94>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000900:	bf00      	nop
 8000902:	bd80      	pop	{r7, pc}
 8000904:	2400244c 	.word	0x2400244c
 8000908:	40028000 	.word	0x40028000
 800090c:	24002c14 	.word	0x24002c14
 8000910:	24000070 	.word	0x24000070
 8000914:	24000010 	.word	0x24000010
 8000918:	24002414 	.word	0x24002414

0800091c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000920:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000922:	4a23      	ldr	r2, [pc, #140]	@ (80009b0 <MX_USART1_UART_Init+0x94>)
 8000924:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8000926:	4b21      	ldr	r3, [pc, #132]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000928:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 800092c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800092e:	4b1f      	ldr	r3, [pc, #124]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000934:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000936:	2200      	movs	r2, #0
 8000938:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800093a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000940:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000942:	220c      	movs	r2, #12
 8000944:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000946:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800094c:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 800094e:	2200      	movs	r2, #0
 8000950:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000952:	4b16      	ldr	r3, [pc, #88]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000954:	2200      	movs	r2, #0
 8000956:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000958:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 800095a:	2200      	movs	r2, #0
 800095c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800095e:	4b13      	ldr	r3, [pc, #76]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000960:	2200      	movs	r2, #0
 8000962:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000964:	4811      	ldr	r0, [pc, #68]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000966:	f007 fb97 	bl	8008098 <HAL_UART_Init>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000970:	f7ff fec6 	bl	8000700 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000974:	2100      	movs	r1, #0
 8000976:	480d      	ldr	r0, [pc, #52]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 8000978:	f009 fb23 	bl	8009fc2 <HAL_UARTEx_SetTxFifoThreshold>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000982:	f7ff febd 	bl	8000700 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000986:	2100      	movs	r1, #0
 8000988:	4808      	ldr	r0, [pc, #32]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 800098a:	f009 fb58 	bl	800a03e <HAL_UARTEx_SetRxFifoThreshold>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000994:	f7ff feb4 	bl	8000700 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000998:	4804      	ldr	r0, [pc, #16]	@ (80009ac <MX_USART1_UART_Init+0x90>)
 800099a:	f009 fad9 	bl	8009f50 <HAL_UARTEx_DisableFifoMode>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80009a4:	f7ff feac 	bl	8000700 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	24002574 	.word	0x24002574
 80009b0:	40011000 	.word	0x40011000

080009b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009b8:	4b22      	ldr	r3, [pc, #136]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009ba:	4a23      	ldr	r2, [pc, #140]	@ (8000a48 <MX_USART2_UART_Init+0x94>)
 80009bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80009be:	4b21      	ldr	r3, [pc, #132]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009c0:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80009c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009da:	220c      	movs	r2, #12
 80009dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009de:	4b19      	ldr	r3, [pc, #100]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e4:	4b17      	ldr	r3, [pc, #92]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ea:	4b16      	ldr	r3, [pc, #88]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009f0:	4b14      	ldr	r3, [pc, #80]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009f6:	4b13      	ldr	r3, [pc, #76]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009fc:	4811      	ldr	r0, [pc, #68]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 80009fe:	f007 fb4b 	bl	8008098 <HAL_UART_Init>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a08:	f7ff fe7a 	bl	8000700 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	480d      	ldr	r0, [pc, #52]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 8000a10:	f009 fad7 	bl	8009fc2 <HAL_UARTEx_SetTxFifoThreshold>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a1a:	f7ff fe71 	bl	8000700 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4808      	ldr	r0, [pc, #32]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 8000a22:	f009 fb0c 	bl	800a03e <HAL_UARTEx_SetRxFifoThreshold>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a2c:	f7ff fe68 	bl	8000700 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a30:	4804      	ldr	r0, [pc, #16]	@ (8000a44 <MX_USART2_UART_Init+0x90>)
 8000a32:	f009 fa8d 	bl	8009f50 <HAL_UARTEx_DisableFifoMode>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a3c:	f7ff fe60 	bl	8000700 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a40:	bf00      	nop
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	24002608 	.word	0x24002608
 8000a48:	40004400 	.word	0x40004400

08000a4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a50:	4b22      	ldr	r3, [pc, #136]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a52:	4a23      	ldr	r2, [pc, #140]	@ (8000ae0 <MX_USART3_UART_Init+0x94>)
 8000a54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a56:	4b21      	ldr	r3, [pc, #132]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a64:	4b1d      	ldr	r3, [pc, #116]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a70:	4b1a      	ldr	r3, [pc, #104]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a72:	220c      	movs	r2, #12
 8000a74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a76:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a7c:	4b17      	ldr	r3, [pc, #92]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a82:	4b16      	ldr	r3, [pc, #88]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a88:	4b14      	ldr	r3, [pc, #80]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a8e:	4b13      	ldr	r3, [pc, #76]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a94:	4811      	ldr	r0, [pc, #68]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000a96:	f007 faff 	bl	8008098 <HAL_UART_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000aa0:	f7ff fe2e 	bl	8000700 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	480d      	ldr	r0, [pc, #52]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000aa8:	f009 fa8b 	bl	8009fc2 <HAL_UARTEx_SetTxFifoThreshold>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000ab2:	f7ff fe25 	bl	8000700 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	4808      	ldr	r0, [pc, #32]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000aba:	f009 fac0 	bl	800a03e <HAL_UARTEx_SetRxFifoThreshold>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ac4:	f7ff fe1c 	bl	8000700 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ac8:	4804      	ldr	r0, [pc, #16]	@ (8000adc <MX_USART3_UART_Init+0x90>)
 8000aca:	f009 fa41 	bl	8009f50 <HAL_UARTEx_DisableFifoMode>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ad4:	f7ff fe14 	bl	8000700 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ad8:	bf00      	nop
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	2400269c 	.word	0x2400269c
 8000ae0:	40004800 	.word	0x40004800

08000ae4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ae8:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000aea:	4a16      	ldr	r2, [pc, #88]	@ (8000b44 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000aec:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000aee:	4b14      	ldr	r3, [pc, #80]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000af0:	2209      	movs	r2, #9
 8000af2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000af4:	4b12      	ldr	r3, [pc, #72]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000af6:	2202      	movs	r2, #2
 8000af8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000afa:	4b11      	ldr	r3, [pc, #68]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b00:	4b0f      	ldr	r3, [pc, #60]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b02:	2202      	movs	r2, #2
 8000b04:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000b06:	4b0e      	ldr	r3, [pc, #56]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b12:	4b0b      	ldr	r3, [pc, #44]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000b18:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000b1e:	4b08      	ldr	r3, [pc, #32]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b24:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b2a:	4805      	ldr	r0, [pc, #20]	@ (8000b40 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000b2c:	f004 fb27 	bl	800517e <HAL_PCD_Init>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000b36:	f7ff fde3 	bl	8000700 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	24002730 	.word	0x24002730
 8000b44:	40080000 	.word	0x40080000

08000b48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b84 <MX_DMA_Init+0x3c>)
 8000b50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b54:	4a0b      	ldr	r2, [pc, #44]	@ (8000b84 <MX_DMA_Init+0x3c>)
 8000b56:	f043 0301 	orr.w	r3, r3, #1
 8000b5a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000b5e:	4b09      	ldr	r3, [pc, #36]	@ (8000b84 <MX_DMA_Init+0x3c>)
 8000b60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000b64:	f003 0301 	and.w	r3, r3, #1
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2100      	movs	r1, #0
 8000b70:	200b      	movs	r0, #11
 8000b72:	f000 fe70 	bl	8001856 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b76:	200b      	movs	r0, #11
 8000b78:	f000 fe87 	bl	800188a <HAL_NVIC_EnableIRQ>

}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	58024400 	.word	0x58024400

08000b88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08c      	sub	sp, #48	@ 0x30
 8000b8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8e:	f107 031c 	add.w	r3, r7, #28
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
 8000b9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9e:	4b62      	ldr	r3, [pc, #392]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba4:	4a60      	ldr	r2, [pc, #384]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000ba6:	f043 0304 	orr.w	r3, r3, #4
 8000baa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bae:	4b5e      	ldr	r3, [pc, #376]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb4:	f003 0304 	and.w	r3, r3, #4
 8000bb8:	61bb      	str	r3, [r7, #24]
 8000bba:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bbc:	4b5a      	ldr	r3, [pc, #360]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000bbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc2:	4a59      	ldr	r2, [pc, #356]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000bc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bcc:	4b56      	ldr	r3, [pc, #344]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000bce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bd6:	617b      	str	r3, [r7, #20]
 8000bd8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bda:	4b53      	ldr	r3, [pc, #332]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000bdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000be0:	4a51      	ldr	r2, [pc, #324]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000be2:	f043 0301 	orr.w	r3, r3, #1
 8000be6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bea:	4b4f      	ldr	r3, [pc, #316]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	613b      	str	r3, [r7, #16]
 8000bf6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf8:	4b4b      	ldr	r3, [pc, #300]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000bfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfe:	4a4a      	ldr	r2, [pc, #296]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c00:	f043 0302 	orr.w	r3, r3, #2
 8000c04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c08:	4b47      	ldr	r3, [pc, #284]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	f003 0302 	and.w	r3, r3, #2
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c16:	4b44      	ldr	r3, [pc, #272]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1c:	4a42      	ldr	r2, [pc, #264]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c1e:	f043 0308 	orr.w	r3, r3, #8
 8000c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c26:	4b40      	ldr	r3, [pc, #256]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	f003 0308 	and.w	r3, r3, #8
 8000c30:	60bb      	str	r3, [r7, #8]
 8000c32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c34:	4b3c      	ldr	r3, [pc, #240]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c3a:	4a3b      	ldr	r2, [pc, #236]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c44:	4b38      	ldr	r3, [pc, #224]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c52:	4b35      	ldr	r3, [pc, #212]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c58:	4a33      	ldr	r2, [pc, #204]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c5a:	f043 0310 	orr.w	r3, r3, #16
 8000c5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c62:	4b31      	ldr	r3, [pc, #196]	@ (8000d28 <MX_GPIO_Init+0x1a0>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	f003 0310 	and.w	r3, r3, #16
 8000c6c:	603b      	str	r3, [r7, #0]
 8000c6e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000c76:	482d      	ldr	r0, [pc, #180]	@ (8000d2c <MX_GPIO_Init+0x1a4>)
 8000c78:	f004 fa4e 	bl	8005118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c82:	482b      	ldr	r0, [pc, #172]	@ (8000d30 <MX_GPIO_Init+0x1a8>)
 8000c84:	f004 fa48 	bl	8005118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2102      	movs	r1, #2
 8000c8c:	4829      	ldr	r0, [pc, #164]	@ (8000d34 <MX_GPIO_Init+0x1ac>)
 8000c8e:	f004 fa43 	bl	8005118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4824      	ldr	r0, [pc, #144]	@ (8000d38 <MX_GPIO_Init+0x1b0>)
 8000ca8:	f004 f886 	bl	8004db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000cac:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cbe:	f107 031c 	add.w	r3, r7, #28
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4819      	ldr	r0, [pc, #100]	@ (8000d2c <MX_GPIO_Init+0x1a4>)
 8000cc6:	f004 f877 	bl	8004db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000cca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000cdc:	f107 031c 	add.w	r3, r7, #28
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4813      	ldr	r0, [pc, #76]	@ (8000d30 <MX_GPIO_Init+0x1a8>)
 8000ce4:	f004 f868 	bl	8004db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000ce8:	2380      	movs	r3, #128	@ 0x80
 8000cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000cf6:	f107 031c 	add.w	r3, r7, #28
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	480f      	ldr	r0, [pc, #60]	@ (8000d3c <MX_GPIO_Init+0x1b4>)
 8000cfe:	f004 f85b 	bl	8004db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d02:	2302      	movs	r3, #2
 8000d04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d06:	2301      	movs	r3, #1
 8000d08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	4619      	mov	r1, r3
 8000d18:	4806      	ldr	r0, [pc, #24]	@ (8000d34 <MX_GPIO_Init+0x1ac>)
 8000d1a:	f004 f84d 	bl	8004db8 <HAL_GPIO_Init>

}
 8000d1e:	bf00      	nop
 8000d20:	3730      	adds	r7, #48	@ 0x30
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	58024400 	.word	0x58024400
 8000d2c:	58020400 	.word	0x58020400
 8000d30:	58020c00 	.word	0x58020c00
 8000d34:	58021000 	.word	0x58021000
 8000d38:	58020800 	.word	0x58020800
 8000d3c:	58021800 	.word	0x58021800

08000d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d46:	4b0a      	ldr	r3, [pc, #40]	@ (8000d70 <HAL_MspInit+0x30>)
 8000d48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d4c:	4a08      	ldr	r2, [pc, #32]	@ (8000d70 <HAL_MspInit+0x30>)
 8000d4e:	f043 0302 	orr.w	r3, r3, #2
 8000d52:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d56:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <HAL_MspInit+0x30>)
 8000d58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d5c:	f003 0302 	and.w	r3, r3, #2
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	58024400 	.word	0x58024400

08000d74 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08e      	sub	sp, #56	@ 0x38
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a59      	ldr	r2, [pc, #356]	@ (8000ef8 <HAL_ETH_MspInit+0x184>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	f040 80ab 	bne.w	8000eee <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000d98:	4b58      	ldr	r3, [pc, #352]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000d9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000d9e:	4a57      	ldr	r2, [pc, #348]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000da0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000da4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000da8:	4b54      	ldr	r3, [pc, #336]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000daa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000db2:	623b      	str	r3, [r7, #32]
 8000db4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000db6:	4b51      	ldr	r3, [pc, #324]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000db8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dbc:	4a4f      	ldr	r2, [pc, #316]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000dbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dc2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000dc6:	4b4d      	ldr	r3, [pc, #308]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000dc8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000dd0:	61fb      	str	r3, [r7, #28]
 8000dd2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000dd4:	4b49      	ldr	r3, [pc, #292]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000dd6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dda:	4a48      	ldr	r2, [pc, #288]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000ddc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000de0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000de4:	4b45      	ldr	r3, [pc, #276]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000de6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dee:	61bb      	str	r3, [r7, #24]
 8000df0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df2:	4b42      	ldr	r3, [pc, #264]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df8:	4a40      	ldr	r2, [pc, #256]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000dfa:	f043 0304 	orr.w	r3, r3, #4
 8000dfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e02:	4b3e      	ldr	r3, [pc, #248]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e08:	f003 0304 	and.w	r3, r3, #4
 8000e0c:	617b      	str	r3, [r7, #20]
 8000e0e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e10:	4b3a      	ldr	r3, [pc, #232]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e16:	4a39      	ldr	r2, [pc, #228]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e20:	4b36      	ldr	r3, [pc, #216]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	613b      	str	r3, [r7, #16]
 8000e2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2e:	4b33      	ldr	r3, [pc, #204]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e34:	4a31      	ldr	r2, [pc, #196]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e36:	f043 0302 	orr.w	r3, r3, #2
 8000e3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3e:	4b2f      	ldr	r3, [pc, #188]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e44:	f003 0302 	and.w	r3, r3, #2
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e52:	4a2a      	ldr	r2, [pc, #168]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e5c:	4b27      	ldr	r3, [pc, #156]	@ (8000efc <HAL_ETH_MspInit+0x188>)
 8000e5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e66:	60bb      	str	r3, [r7, #8]
 8000e68:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000e6a:	2332      	movs	r3, #50	@ 0x32
 8000e6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e76:	2300      	movs	r3, #0
 8000e78:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e7a:	230b      	movs	r3, #11
 8000e7c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e82:	4619      	mov	r1, r3
 8000e84:	481e      	ldr	r0, [pc, #120]	@ (8000f00 <HAL_ETH_MspInit+0x18c>)
 8000e86:	f003 ff97 	bl	8004db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000e8a:	2386      	movs	r3, #134	@ 0x86
 8000e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2300      	movs	r3, #0
 8000e98:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e9a:	230b      	movs	r3, #11
 8000e9c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	4817      	ldr	r0, [pc, #92]	@ (8000f04 <HAL_ETH_MspInit+0x190>)
 8000ea6:	f003 ff87 	bl	8004db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000eaa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ebc:	230b      	movs	r3, #11
 8000ebe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4810      	ldr	r0, [pc, #64]	@ (8000f08 <HAL_ETH_MspInit+0x194>)
 8000ec8:	f003 ff76 	bl	8004db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000ecc:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ede:	230b      	movs	r3, #11
 8000ee0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ee2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4808      	ldr	r0, [pc, #32]	@ (8000f0c <HAL_ETH_MspInit+0x198>)
 8000eea:	f003 ff65 	bl	8004db8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000eee:	bf00      	nop
 8000ef0:	3738      	adds	r7, #56	@ 0x38
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40028000 	.word	0x40028000
 8000efc:	58024400 	.word	0x58024400
 8000f00:	58020800 	.word	0x58020800
 8000f04:	58020000 	.word	0x58020000
 8000f08:	58020400 	.word	0x58020400
 8000f0c:	58021800 	.word	0x58021800

08000f10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b0c0      	sub	sp, #256	@ 0x100
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f28:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f2c:	22c0      	movs	r2, #192	@ 0xc0
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f009 fc18 	bl	800a766 <memset>
  if(huart->Instance==USART1)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4aac      	ldr	r2, [pc, #688]	@ (80011ec <HAL_UART_MspInit+0x2dc>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	f040 8094 	bne.w	800106a <HAL_UART_MspInit+0x15a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f42:	f04f 0201 	mov.w	r2, #1
 8000f46:	f04f 0300 	mov.w	r3, #0
 8000f4a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f54:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f005 fa71 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d001      	beq.n	8000f68 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8000f64:	f7ff fbcc 	bl	8000700 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f68:	4ba1      	ldr	r3, [pc, #644]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 8000f6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f6e:	4aa0      	ldr	r2, [pc, #640]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 8000f70:	f043 0310 	orr.w	r3, r3, #16
 8000f74:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000f78:	4b9d      	ldr	r3, [pc, #628]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 8000f7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f7e:	f003 0310 	and.w	r3, r3, #16
 8000f82:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f86:	4b9a      	ldr	r3, [pc, #616]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 8000f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8c:	4a98      	ldr	r2, [pc, #608]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 8000f8e:	f043 0302 	orr.w	r3, r3, #2
 8000f92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f96:	4b96      	ldr	r3, [pc, #600]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 8000f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9c:	f003 0302 	and.w	r3, r3, #2
 8000fa0:	623b      	str	r3, [r7, #32]
 8000fa2:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000fa4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000fa8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fac:	2302      	movs	r3, #2
 8000fae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000fbe:	2304      	movs	r3, #4
 8000fc0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000fc8:	4619      	mov	r1, r3
 8000fca:	488a      	ldr	r0, [pc, #552]	@ (80011f4 <HAL_UART_MspInit+0x2e4>)
 8000fcc:	f003 fef4 	bl	8004db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fd0:	2340      	movs	r3, #64	@ 0x40
 8000fd2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fe8:	2307      	movs	r3, #7
 8000fea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fee:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	487f      	ldr	r0, [pc, #508]	@ (80011f4 <HAL_UART_MspInit+0x2e4>)
 8000ff6:	f003 fedf 	bl	8004db8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8000ffa:	4b7f      	ldr	r3, [pc, #508]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 8000ffc:	4a7f      	ldr	r2, [pc, #508]	@ (80011fc <HAL_UART_MspInit+0x2ec>)
 8000ffe:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001000:	4b7d      	ldr	r3, [pc, #500]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 8001002:	2229      	movs	r2, #41	@ 0x29
 8001004:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001006:	4b7c      	ldr	r3, [pc, #496]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 8001008:	2200      	movs	r2, #0
 800100a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800100c:	4b7a      	ldr	r3, [pc, #488]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 800100e:	2200      	movs	r2, #0
 8001010:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001012:	4b79      	ldr	r3, [pc, #484]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 8001014:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001018:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800101a:	4b77      	ldr	r3, [pc, #476]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 800101c:	2200      	movs	r2, #0
 800101e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001020:	4b75      	ldr	r3, [pc, #468]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 8001022:	2200      	movs	r2, #0
 8001024:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001026:	4b74      	ldr	r3, [pc, #464]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 8001028:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800102c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800102e:	4b72      	ldr	r3, [pc, #456]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 8001030:	2200      	movs	r2, #0
 8001032:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001034:	4b70      	ldr	r3, [pc, #448]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 8001036:	2200      	movs	r2, #0
 8001038:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800103a:	486f      	ldr	r0, [pc, #444]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 800103c:	f000 fc40 	bl	80018c0 <HAL_DMA_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8001046:	f7ff fb5b 	bl	8000700 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a6a      	ldr	r2, [pc, #424]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 800104e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001052:	4a69      	ldr	r2, [pc, #420]	@ (80011f8 <HAL_UART_MspInit+0x2e8>)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001058:	2200      	movs	r2, #0
 800105a:	2100      	movs	r1, #0
 800105c:	2025      	movs	r0, #37	@ 0x25
 800105e:	f000 fbfa 	bl	8001856 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001062:	2025      	movs	r0, #37	@ 0x25
 8001064:	f000 fc11 	bl	800188a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001068:	e0bb      	b.n	80011e2 <HAL_UART_MspInit+0x2d2>
  else if(huart->Instance==USART2)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a64      	ldr	r2, [pc, #400]	@ (8001200 <HAL_UART_MspInit+0x2f0>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d16a      	bne.n	800114a <HAL_UART_MspInit+0x23a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001074:	f04f 0202 	mov.w	r2, #2
 8001078:	f04f 0300 	mov.w	r3, #0
 800107c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001080:	2300      	movs	r3, #0
 8001082:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001086:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800108a:	4618      	mov	r0, r3
 800108c:	f005 f9d8 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <HAL_UART_MspInit+0x18a>
      Error_Handler();
 8001096:	f7ff fb33 	bl	8000700 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800109a:	4b55      	ldr	r3, [pc, #340]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 800109c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010a0:	4a53      	ldr	r2, [pc, #332]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80010a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80010aa:	4b51      	ldr	r3, [pc, #324]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80010ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b4:	61fb      	str	r3, [r7, #28]
 80010b6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b8:	4b4d      	ldr	r3, [pc, #308]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80010ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010be:	4a4c      	ldr	r2, [pc, #304]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80010c0:	f043 0301 	orr.w	r3, r3, #1
 80010c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010c8:	4b49      	ldr	r3, [pc, #292]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80010ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	61bb      	str	r3, [r7, #24]
 80010d4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010d6:	4b46      	ldr	r3, [pc, #280]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80010d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010dc:	4a44      	ldr	r2, [pc, #272]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80010de:	f043 0308 	orr.w	r3, r3, #8
 80010e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010e6:	4b42      	ldr	r3, [pc, #264]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80010e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ec:	f003 0308 	and.w	r3, r3, #8
 80010f0:	617b      	str	r3, [r7, #20]
 80010f2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010f4:	2308      	movs	r3, #8
 80010f6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fa:	2302      	movs	r3, #2
 80010fc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001106:	2300      	movs	r3, #0
 8001108:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800110c:	2307      	movs	r3, #7
 800110e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001112:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001116:	4619      	mov	r1, r3
 8001118:	483a      	ldr	r0, [pc, #232]	@ (8001204 <HAL_UART_MspInit+0x2f4>)
 800111a:	f003 fe4d 	bl	8004db8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800111e:	2320      	movs	r3, #32
 8001120:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001124:	2302      	movs	r3, #2
 8001126:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001130:	2300      	movs	r3, #0
 8001132:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001136:	2307      	movs	r3, #7
 8001138:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800113c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8001140:	4619      	mov	r1, r3
 8001142:	4831      	ldr	r0, [pc, #196]	@ (8001208 <HAL_UART_MspInit+0x2f8>)
 8001144:	f003 fe38 	bl	8004db8 <HAL_GPIO_Init>
}
 8001148:	e04b      	b.n	80011e2 <HAL_UART_MspInit+0x2d2>
  else if(huart->Instance==USART3)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a2f      	ldr	r2, [pc, #188]	@ (800120c <HAL_UART_MspInit+0x2fc>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d146      	bne.n	80011e2 <HAL_UART_MspInit+0x2d2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001154:	f04f 0202 	mov.w	r2, #2
 8001158:	f04f 0300 	mov.w	r3, #0
 800115c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001160:	2300      	movs	r3, #0
 8001162:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001166:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800116a:	4618      	mov	r0, r3
 800116c:	f005 f968 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <HAL_UART_MspInit+0x26a>
      Error_Handler();
 8001176:	f7ff fac3 	bl	8000700 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800117a:	4b1d      	ldr	r3, [pc, #116]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 800117c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001180:	4a1b      	ldr	r2, [pc, #108]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 8001182:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001186:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800118a:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 800118c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001190:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001194:	613b      	str	r3, [r7, #16]
 8001196:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 800119a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800119e:	4a14      	ldr	r2, [pc, #80]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80011a0:	f043 0308 	orr.w	r3, r3, #8
 80011a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <HAL_UART_MspInit+0x2e0>)
 80011aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ae:	f003 0308 	and.w	r3, r3, #8
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80011b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2300      	movs	r3, #0
 80011cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011d0:	2307      	movs	r3, #7
 80011d2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d6:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80011da:	4619      	mov	r1, r3
 80011dc:	480a      	ldr	r0, [pc, #40]	@ (8001208 <HAL_UART_MspInit+0x2f8>)
 80011de:	f003 fdeb 	bl	8004db8 <HAL_GPIO_Init>
}
 80011e2:	bf00      	nop
 80011e4:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40011000 	.word	0x40011000
 80011f0:	58024400 	.word	0x58024400
 80011f4:	58020400 	.word	0x58020400
 80011f8:	240024fc 	.word	0x240024fc
 80011fc:	40020010 	.word	0x40020010
 8001200:	40004400 	.word	0x40004400
 8001204:	58020000 	.word	0x58020000
 8001208:	58020c00 	.word	0x58020c00
 800120c:	40004800 	.word	0x40004800

08001210 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b0ba      	sub	sp, #232	@ 0xe8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001218:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001228:	f107 0310 	add.w	r3, r7, #16
 800122c:	22c0      	movs	r2, #192	@ 0xc0
 800122e:	2100      	movs	r1, #0
 8001230:	4618      	mov	r0, r3
 8001232:	f009 fa98 	bl	800a766 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a30      	ldr	r2, [pc, #192]	@ (80012fc <HAL_PCD_MspInit+0xec>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d159      	bne.n	80012f4 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001240:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001244:	f04f 0300 	mov.w	r3, #0
 8001248:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800124c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001250:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	4618      	mov	r0, r3
 800125a:	f005 f8f1 	bl	8006440 <HAL_RCCEx_PeriphCLKConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8001264:	f7ff fa4c 	bl	8000700 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001268:	f004 f8f4 	bl	8005454 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800126c:	4b24      	ldr	r3, [pc, #144]	@ (8001300 <HAL_PCD_MspInit+0xf0>)
 800126e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001272:	4a23      	ldr	r2, [pc, #140]	@ (8001300 <HAL_PCD_MspInit+0xf0>)
 8001274:	f043 0301 	orr.w	r3, r3, #1
 8001278:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800127c:	4b20      	ldr	r3, [pc, #128]	@ (8001300 <HAL_PCD_MspInit+0xf0>)
 800127e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800128a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800128e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80012a4:	230a      	movs	r3, #10
 80012a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012aa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012ae:	4619      	mov	r1, r3
 80012b0:	4814      	ldr	r0, [pc, #80]	@ (8001304 <HAL_PCD_MspInit+0xf4>)
 80012b2:	f003 fd81 	bl	8004db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012be:	2300      	movs	r3, #0
 80012c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ca:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012ce:	4619      	mov	r1, r3
 80012d0:	480c      	ldr	r0, [pc, #48]	@ (8001304 <HAL_PCD_MspInit+0xf4>)
 80012d2:	f003 fd71 	bl	8004db8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80012d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001300 <HAL_PCD_MspInit+0xf0>)
 80012d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012dc:	4a08      	ldr	r2, [pc, #32]	@ (8001300 <HAL_PCD_MspInit+0xf0>)
 80012de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80012e2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80012e6:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <HAL_PCD_MspInit+0xf0>)
 80012e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80012f0:	60bb      	str	r3, [r7, #8]
 80012f2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80012f4:	bf00      	nop
 80012f6:	37e8      	adds	r7, #232	@ 0xe8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40080000 	.word	0x40080000
 8001300:	58024400 	.word	0x58024400
 8001304:	58020000 	.word	0x58020000

08001308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <NMI_Handler+0x4>

08001310 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001314:	bf00      	nop
 8001316:	e7fd      	b.n	8001314 <HardFault_Handler+0x4>

08001318 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <MemManage_Handler+0x4>

08001320 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <BusFault_Handler+0x4>

08001328 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800132c:	bf00      	nop
 800132e:	e7fd      	b.n	800132c <UsageFault_Handler+0x4>

08001330 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr

0800133e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800133e:	b480      	push	{r7}
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001342:	bf00      	nop
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800135e:	f000 f93b 	bl	80015d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
	...

08001368 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800136c:	4802      	ldr	r0, [pc, #8]	@ (8001378 <DMA1_Stream0_IRQHandler+0x10>)
 800136e:	f001 fdd1 	bl	8002f14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	240024fc 	.word	0x240024fc

0800137c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001380:	4802      	ldr	r0, [pc, #8]	@ (800138c <USART1_IRQHandler+0x10>)
 8001382:	f007 f849 	bl	8008418 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	24002574 	.word	0x24002574

08001390 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001394:	4b37      	ldr	r3, [pc, #220]	@ (8001474 <SystemInit+0xe4>)
 8001396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800139a:	4a36      	ldr	r2, [pc, #216]	@ (8001474 <SystemInit+0xe4>)
 800139c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013a4:	4b34      	ldr	r3, [pc, #208]	@ (8001478 <SystemInit+0xe8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 030f 	and.w	r3, r3, #15
 80013ac:	2b06      	cmp	r3, #6
 80013ae:	d807      	bhi.n	80013c0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013b0:	4b31      	ldr	r3, [pc, #196]	@ (8001478 <SystemInit+0xe8>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f023 030f 	bic.w	r3, r3, #15
 80013b8:	4a2f      	ldr	r2, [pc, #188]	@ (8001478 <SystemInit+0xe8>)
 80013ba:	f043 0307 	orr.w	r3, r3, #7
 80013be:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80013c0:	4b2e      	ldr	r3, [pc, #184]	@ (800147c <SystemInit+0xec>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a2d      	ldr	r2, [pc, #180]	@ (800147c <SystemInit+0xec>)
 80013c6:	f043 0301 	orr.w	r3, r3, #1
 80013ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80013cc:	4b2b      	ldr	r3, [pc, #172]	@ (800147c <SystemInit+0xec>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80013d2:	4b2a      	ldr	r3, [pc, #168]	@ (800147c <SystemInit+0xec>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	4929      	ldr	r1, [pc, #164]	@ (800147c <SystemInit+0xec>)
 80013d8:	4b29      	ldr	r3, [pc, #164]	@ (8001480 <SystemInit+0xf0>)
 80013da:	4013      	ands	r3, r2
 80013dc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013de:	4b26      	ldr	r3, [pc, #152]	@ (8001478 <SystemInit+0xe8>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d007      	beq.n	80013fa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013ea:	4b23      	ldr	r3, [pc, #140]	@ (8001478 <SystemInit+0xe8>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f023 030f 	bic.w	r3, r3, #15
 80013f2:	4a21      	ldr	r2, [pc, #132]	@ (8001478 <SystemInit+0xe8>)
 80013f4:	f043 0307 	orr.w	r3, r3, #7
 80013f8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80013fa:	4b20      	ldr	r3, [pc, #128]	@ (800147c <SystemInit+0xec>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001400:	4b1e      	ldr	r3, [pc, #120]	@ (800147c <SystemInit+0xec>)
 8001402:	2200      	movs	r2, #0
 8001404:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001406:	4b1d      	ldr	r3, [pc, #116]	@ (800147c <SystemInit+0xec>)
 8001408:	2200      	movs	r2, #0
 800140a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800140c:	4b1b      	ldr	r3, [pc, #108]	@ (800147c <SystemInit+0xec>)
 800140e:	4a1d      	ldr	r2, [pc, #116]	@ (8001484 <SystemInit+0xf4>)
 8001410:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001412:	4b1a      	ldr	r3, [pc, #104]	@ (800147c <SystemInit+0xec>)
 8001414:	4a1c      	ldr	r2, [pc, #112]	@ (8001488 <SystemInit+0xf8>)
 8001416:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001418:	4b18      	ldr	r3, [pc, #96]	@ (800147c <SystemInit+0xec>)
 800141a:	4a1c      	ldr	r2, [pc, #112]	@ (800148c <SystemInit+0xfc>)
 800141c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800141e:	4b17      	ldr	r3, [pc, #92]	@ (800147c <SystemInit+0xec>)
 8001420:	2200      	movs	r2, #0
 8001422:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001424:	4b15      	ldr	r3, [pc, #84]	@ (800147c <SystemInit+0xec>)
 8001426:	4a19      	ldr	r2, [pc, #100]	@ (800148c <SystemInit+0xfc>)
 8001428:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800142a:	4b14      	ldr	r3, [pc, #80]	@ (800147c <SystemInit+0xec>)
 800142c:	2200      	movs	r2, #0
 800142e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001430:	4b12      	ldr	r3, [pc, #72]	@ (800147c <SystemInit+0xec>)
 8001432:	4a16      	ldr	r2, [pc, #88]	@ (800148c <SystemInit+0xfc>)
 8001434:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001436:	4b11      	ldr	r3, [pc, #68]	@ (800147c <SystemInit+0xec>)
 8001438:	2200      	movs	r2, #0
 800143a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800143c:	4b0f      	ldr	r3, [pc, #60]	@ (800147c <SystemInit+0xec>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a0e      	ldr	r2, [pc, #56]	@ (800147c <SystemInit+0xec>)
 8001442:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001446:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001448:	4b0c      	ldr	r3, [pc, #48]	@ (800147c <SystemInit+0xec>)
 800144a:	2200      	movs	r2, #0
 800144c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800144e:	4b10      	ldr	r3, [pc, #64]	@ (8001490 <SystemInit+0x100>)
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	4b10      	ldr	r3, [pc, #64]	@ (8001494 <SystemInit+0x104>)
 8001454:	4013      	ands	r3, r2
 8001456:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800145a:	d202      	bcs.n	8001462 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800145c:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <SystemInit+0x108>)
 800145e:	2201      	movs	r2, #1
 8001460:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001462:	4b0e      	ldr	r3, [pc, #56]	@ (800149c <SystemInit+0x10c>)
 8001464:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001468:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800146a:	bf00      	nop
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	e000ed00 	.word	0xe000ed00
 8001478:	52002000 	.word	0x52002000
 800147c:	58024400 	.word	0x58024400
 8001480:	eaf6ed7f 	.word	0xeaf6ed7f
 8001484:	02020200 	.word	0x02020200
 8001488:	01ff0000 	.word	0x01ff0000
 800148c:	01010280 	.word	0x01010280
 8001490:	5c001000 	.word	0x5c001000
 8001494:	ffff0000 	.word	0xffff0000
 8001498:	51008108 	.word	0x51008108
 800149c:	52004000 	.word	0x52004000

080014a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80014a4:	f7ff ff74 	bl	8001390 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014a8:	480c      	ldr	r0, [pc, #48]	@ (80014dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014aa:	490d      	ldr	r1, [pc, #52]	@ (80014e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014ac:	4a0d      	ldr	r2, [pc, #52]	@ (80014e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014b0:	e002      	b.n	80014b8 <LoopCopyDataInit>

080014b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014b6:	3304      	adds	r3, #4

080014b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014bc:	d3f9      	bcc.n	80014b2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014be:	4a0a      	ldr	r2, [pc, #40]	@ (80014e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014c0:	4c0a      	ldr	r4, [pc, #40]	@ (80014ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80014c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c4:	e001      	b.n	80014ca <LoopFillZerobss>

080014c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c8:	3204      	adds	r2, #4

080014ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014cc:	d3fb      	bcc.n	80014c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ce:	f009 f953 	bl	800a778 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014d2:	f7ff f929 	bl	8000728 <main>
  bx  lr
 80014d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014d8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80014dc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014e0:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80014e4:	0800a92c 	.word	0x0800a92c
  ldr r2, =_sbss
 80014e8:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 80014ec:	24002c20 	.word	0x24002c20

080014f0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014f0:	e7fe      	b.n	80014f0 <ADC3_IRQHandler>
	...

080014f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014fa:	2003      	movs	r0, #3
 80014fc:	f000 f9a0 	bl	8001840 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001500:	f004 fdc8 	bl	8006094 <HAL_RCC_GetSysClockFreq>
 8001504:	4602      	mov	r2, r0
 8001506:	4b15      	ldr	r3, [pc, #84]	@ (800155c <HAL_Init+0x68>)
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	0a1b      	lsrs	r3, r3, #8
 800150c:	f003 030f 	and.w	r3, r3, #15
 8001510:	4913      	ldr	r1, [pc, #76]	@ (8001560 <HAL_Init+0x6c>)
 8001512:	5ccb      	ldrb	r3, [r1, r3]
 8001514:	f003 031f 	and.w	r3, r3, #31
 8001518:	fa22 f303 	lsr.w	r3, r2, r3
 800151c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800151e:	4b0f      	ldr	r3, [pc, #60]	@ (800155c <HAL_Init+0x68>)
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	f003 030f 	and.w	r3, r3, #15
 8001526:	4a0e      	ldr	r2, [pc, #56]	@ (8001560 <HAL_Init+0x6c>)
 8001528:	5cd3      	ldrb	r3, [r2, r3]
 800152a:	f003 031f 	and.w	r3, r3, #31
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	fa22 f303 	lsr.w	r3, r2, r3
 8001534:	4a0b      	ldr	r2, [pc, #44]	@ (8001564 <HAL_Init+0x70>)
 8001536:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001538:	4a0b      	ldr	r2, [pc, #44]	@ (8001568 <HAL_Init+0x74>)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800153e:	2000      	movs	r0, #0
 8001540:	f000 f814 	bl	800156c <HAL_InitTick>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e002      	b.n	8001554 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800154e:	f7ff fbf7 	bl	8000d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001552:	2300      	movs	r3, #0
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	58024400 	.word	0x58024400
 8001560:	0800a8dc 	.word	0x0800a8dc
 8001564:	24000004 	.word	0x24000004
 8001568:	24000000 	.word	0x24000000

0800156c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001574:	4b15      	ldr	r3, [pc, #84]	@ (80015cc <HAL_InitTick+0x60>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e021      	b.n	80015c4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001580:	4b13      	ldr	r3, [pc, #76]	@ (80015d0 <HAL_InitTick+0x64>)
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <HAL_InitTick+0x60>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	4619      	mov	r1, r3
 800158a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800158e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001592:	fbb2 f3f3 	udiv	r3, r2, r3
 8001596:	4618      	mov	r0, r3
 8001598:	f000 f985 	bl	80018a6 <HAL_SYSTICK_Config>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e00e      	b.n	80015c4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2b0f      	cmp	r3, #15
 80015aa:	d80a      	bhi.n	80015c2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015ac:	2200      	movs	r2, #0
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015b4:	f000 f94f 	bl	8001856 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015b8:	4a06      	ldr	r2, [pc, #24]	@ (80015d4 <HAL_InitTick+0x68>)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015be:	2300      	movs	r3, #0
 80015c0:	e000      	b.n	80015c4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	2400000c 	.word	0x2400000c
 80015d0:	24000000 	.word	0x24000000
 80015d4:	24000008 	.word	0x24000008

080015d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015dc:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <HAL_IncTick+0x20>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	461a      	mov	r2, r3
 80015e2:	4b06      	ldr	r3, [pc, #24]	@ (80015fc <HAL_IncTick+0x24>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4413      	add	r3, r2
 80015e8:	4a04      	ldr	r2, [pc, #16]	@ (80015fc <HAL_IncTick+0x24>)
 80015ea:	6013      	str	r3, [r2, #0]
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	2400000c 	.word	0x2400000c
 80015fc:	24002c1c 	.word	0x24002c1c

08001600 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  return uwTick;
 8001604:	4b03      	ldr	r3, [pc, #12]	@ (8001614 <HAL_GetTick+0x14>)
 8001606:	681b      	ldr	r3, [r3, #0]
}
 8001608:	4618      	mov	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	24002c1c 	.word	0x24002c1c

08001618 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001620:	f7ff ffee 	bl	8001600 <HAL_GetTick>
 8001624:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001630:	d005      	beq.n	800163e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001632:	4b0a      	ldr	r3, [pc, #40]	@ (800165c <HAL_Delay+0x44>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	461a      	mov	r2, r3
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	4413      	add	r3, r2
 800163c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800163e:	bf00      	nop
 8001640:	f7ff ffde 	bl	8001600 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	429a      	cmp	r2, r3
 800164e:	d8f7      	bhi.n	8001640 <HAL_Delay+0x28>
  {
  }
}
 8001650:	bf00      	nop
 8001652:	bf00      	nop
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	2400000c 	.word	0x2400000c

08001660 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001664:	4b03      	ldr	r3, [pc, #12]	@ (8001674 <HAL_GetREVID+0x14>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	0c1b      	lsrs	r3, r3, #16
}
 800166a:	4618      	mov	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	5c001000 	.word	0x5c001000

08001678 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001688:	4904      	ldr	r1, [pc, #16]	@ (800169c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4313      	orrs	r3, r2
 800168e:	604b      	str	r3, [r1, #4]
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	58000400 	.word	0x58000400

080016a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016b0:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <__NVIC_SetPriorityGrouping+0x40>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016bc:	4013      	ands	r3, r2
 80016be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016c8:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <__NVIC_SetPriorityGrouping+0x44>)
 80016ca:	4313      	orrs	r3, r2
 80016cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ce:	4a04      	ldr	r2, [pc, #16]	@ (80016e0 <__NVIC_SetPriorityGrouping+0x40>)
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	60d3      	str	r3, [r2, #12]
}
 80016d4:	bf00      	nop
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	e000ed00 	.word	0xe000ed00
 80016e4:	05fa0000 	.word	0x05fa0000

080016e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016ec:	4b04      	ldr	r3, [pc, #16]	@ (8001700 <__NVIC_GetPriorityGrouping+0x18>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	0a1b      	lsrs	r3, r3, #8
 80016f2:	f003 0307 	and.w	r3, r3, #7
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	e000ed00 	.word	0xe000ed00

08001704 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800170e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001712:	2b00      	cmp	r3, #0
 8001714:	db0b      	blt.n	800172e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001716:	88fb      	ldrh	r3, [r7, #6]
 8001718:	f003 021f 	and.w	r2, r3, #31
 800171c:	4907      	ldr	r1, [pc, #28]	@ (800173c <__NVIC_EnableIRQ+0x38>)
 800171e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001722:	095b      	lsrs	r3, r3, #5
 8001724:	2001      	movs	r0, #1
 8001726:	fa00 f202 	lsl.w	r2, r0, r2
 800172a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000e100 	.word	0xe000e100

08001740 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	6039      	str	r1, [r7, #0]
 800174a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800174c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001750:	2b00      	cmp	r3, #0
 8001752:	db0a      	blt.n	800176a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	b2da      	uxtb	r2, r3
 8001758:	490c      	ldr	r1, [pc, #48]	@ (800178c <__NVIC_SetPriority+0x4c>)
 800175a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800175e:	0112      	lsls	r2, r2, #4
 8001760:	b2d2      	uxtb	r2, r2
 8001762:	440b      	add	r3, r1
 8001764:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001768:	e00a      	b.n	8001780 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	b2da      	uxtb	r2, r3
 800176e:	4908      	ldr	r1, [pc, #32]	@ (8001790 <__NVIC_SetPriority+0x50>)
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	f003 030f 	and.w	r3, r3, #15
 8001776:	3b04      	subs	r3, #4
 8001778:	0112      	lsls	r2, r2, #4
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	440b      	add	r3, r1
 800177e:	761a      	strb	r2, [r3, #24]
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	e000e100 	.word	0xe000e100
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001794:	b480      	push	{r7}
 8001796:	b089      	sub	sp, #36	@ 0x24
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	f1c3 0307 	rsb	r3, r3, #7
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	bf28      	it	cs
 80017b2:	2304      	movcs	r3, #4
 80017b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	3304      	adds	r3, #4
 80017ba:	2b06      	cmp	r3, #6
 80017bc:	d902      	bls.n	80017c4 <NVIC_EncodePriority+0x30>
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	3b03      	subs	r3, #3
 80017c2:	e000      	b.n	80017c6 <NVIC_EncodePriority+0x32>
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43da      	mvns	r2, r3
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	401a      	ands	r2, r3
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	fa01 f303 	lsl.w	r3, r1, r3
 80017e6:	43d9      	mvns	r1, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ec:	4313      	orrs	r3, r2
         );
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3724      	adds	r7, #36	@ 0x24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
	...

080017fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3b01      	subs	r3, #1
 8001808:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800180c:	d301      	bcc.n	8001812 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800180e:	2301      	movs	r3, #1
 8001810:	e00f      	b.n	8001832 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001812:	4a0a      	ldr	r2, [pc, #40]	@ (800183c <SysTick_Config+0x40>)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	3b01      	subs	r3, #1
 8001818:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800181a:	210f      	movs	r1, #15
 800181c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001820:	f7ff ff8e 	bl	8001740 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001824:	4b05      	ldr	r3, [pc, #20]	@ (800183c <SysTick_Config+0x40>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800182a:	4b04      	ldr	r3, [pc, #16]	@ (800183c <SysTick_Config+0x40>)
 800182c:	2207      	movs	r2, #7
 800182e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	e000e010 	.word	0xe000e010

08001840 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff ff29 	bl	80016a0 <__NVIC_SetPriorityGrouping>
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b086      	sub	sp, #24
 800185a:	af00      	add	r7, sp, #0
 800185c:	4603      	mov	r3, r0
 800185e:	60b9      	str	r1, [r7, #8]
 8001860:	607a      	str	r2, [r7, #4]
 8001862:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001864:	f7ff ff40 	bl	80016e8 <__NVIC_GetPriorityGrouping>
 8001868:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	68b9      	ldr	r1, [r7, #8]
 800186e:	6978      	ldr	r0, [r7, #20]
 8001870:	f7ff ff90 	bl	8001794 <NVIC_EncodePriority>
 8001874:	4602      	mov	r2, r0
 8001876:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800187a:	4611      	mov	r1, r2
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff ff5f 	bl	8001740 <__NVIC_SetPriority>
}
 8001882:	bf00      	nop
 8001884:	3718      	adds	r7, #24
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
 8001890:	4603      	mov	r3, r0
 8001892:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001894:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff ff33 	bl	8001704 <__NVIC_EnableIRQ>
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	b082      	sub	sp, #8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f7ff ffa4 	bl	80017fc <SysTick_Config>
 80018b4:	4603      	mov	r3, r0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
	...

080018c0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80018c8:	f7ff fe9a 	bl	8001600 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d101      	bne.n	80018d8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e316      	b.n	8001f06 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a66      	ldr	r2, [pc, #408]	@ (8001a78 <HAL_DMA_Init+0x1b8>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d04a      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a65      	ldr	r2, [pc, #404]	@ (8001a7c <HAL_DMA_Init+0x1bc>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d045      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a63      	ldr	r2, [pc, #396]	@ (8001a80 <HAL_DMA_Init+0x1c0>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d040      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a62      	ldr	r2, [pc, #392]	@ (8001a84 <HAL_DMA_Init+0x1c4>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d03b      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a60      	ldr	r2, [pc, #384]	@ (8001a88 <HAL_DMA_Init+0x1c8>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d036      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a5f      	ldr	r2, [pc, #380]	@ (8001a8c <HAL_DMA_Init+0x1cc>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d031      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a5d      	ldr	r2, [pc, #372]	@ (8001a90 <HAL_DMA_Init+0x1d0>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d02c      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a5c      	ldr	r2, [pc, #368]	@ (8001a94 <HAL_DMA_Init+0x1d4>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d027      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a5a      	ldr	r2, [pc, #360]	@ (8001a98 <HAL_DMA_Init+0x1d8>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d022      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a59      	ldr	r2, [pc, #356]	@ (8001a9c <HAL_DMA_Init+0x1dc>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d01d      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a57      	ldr	r2, [pc, #348]	@ (8001aa0 <HAL_DMA_Init+0x1e0>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d018      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a56      	ldr	r2, [pc, #344]	@ (8001aa4 <HAL_DMA_Init+0x1e4>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d013      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a54      	ldr	r2, [pc, #336]	@ (8001aa8 <HAL_DMA_Init+0x1e8>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d00e      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a53      	ldr	r2, [pc, #332]	@ (8001aac <HAL_DMA_Init+0x1ec>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d009      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a51      	ldr	r2, [pc, #324]	@ (8001ab0 <HAL_DMA_Init+0x1f0>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d004      	beq.n	8001978 <HAL_DMA_Init+0xb8>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a50      	ldr	r2, [pc, #320]	@ (8001ab4 <HAL_DMA_Init+0x1f4>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d101      	bne.n	800197c <HAL_DMA_Init+0xbc>
 8001978:	2301      	movs	r3, #1
 800197a:	e000      	b.n	800197e <HAL_DMA_Init+0xbe>
 800197c:	2300      	movs	r3, #0
 800197e:	2b00      	cmp	r3, #0
 8001980:	f000 813b 	beq.w	8001bfa <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2202      	movs	r2, #2
 8001988:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a37      	ldr	r2, [pc, #220]	@ (8001a78 <HAL_DMA_Init+0x1b8>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d04a      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a36      	ldr	r2, [pc, #216]	@ (8001a7c <HAL_DMA_Init+0x1bc>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d045      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a34      	ldr	r2, [pc, #208]	@ (8001a80 <HAL_DMA_Init+0x1c0>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d040      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a33      	ldr	r2, [pc, #204]	@ (8001a84 <HAL_DMA_Init+0x1c4>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d03b      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a31      	ldr	r2, [pc, #196]	@ (8001a88 <HAL_DMA_Init+0x1c8>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d036      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a30      	ldr	r2, [pc, #192]	@ (8001a8c <HAL_DMA_Init+0x1cc>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d031      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a2e      	ldr	r2, [pc, #184]	@ (8001a90 <HAL_DMA_Init+0x1d0>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d02c      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a2d      	ldr	r2, [pc, #180]	@ (8001a94 <HAL_DMA_Init+0x1d4>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d027      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a2b      	ldr	r2, [pc, #172]	@ (8001a98 <HAL_DMA_Init+0x1d8>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d022      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a2a      	ldr	r2, [pc, #168]	@ (8001a9c <HAL_DMA_Init+0x1dc>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d01d      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a28      	ldr	r2, [pc, #160]	@ (8001aa0 <HAL_DMA_Init+0x1e0>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d018      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a27      	ldr	r2, [pc, #156]	@ (8001aa4 <HAL_DMA_Init+0x1e4>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d013      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a25      	ldr	r2, [pc, #148]	@ (8001aa8 <HAL_DMA_Init+0x1e8>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d00e      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a24      	ldr	r2, [pc, #144]	@ (8001aac <HAL_DMA_Init+0x1ec>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d009      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a22      	ldr	r2, [pc, #136]	@ (8001ab0 <HAL_DMA_Init+0x1f0>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d004      	beq.n	8001a34 <HAL_DMA_Init+0x174>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a21      	ldr	r2, [pc, #132]	@ (8001ab4 <HAL_DMA_Init+0x1f4>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d108      	bne.n	8001a46 <HAL_DMA_Init+0x186>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f022 0201 	bic.w	r2, r2, #1
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	e007      	b.n	8001a56 <HAL_DMA_Init+0x196>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f022 0201 	bic.w	r2, r2, #1
 8001a54:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001a56:	e02f      	b.n	8001ab8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a58:	f7ff fdd2 	bl	8001600 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b05      	cmp	r3, #5
 8001a64:	d928      	bls.n	8001ab8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2220      	movs	r2, #32
 8001a6a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2203      	movs	r2, #3
 8001a70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e246      	b.n	8001f06 <HAL_DMA_Init+0x646>
 8001a78:	40020010 	.word	0x40020010
 8001a7c:	40020028 	.word	0x40020028
 8001a80:	40020040 	.word	0x40020040
 8001a84:	40020058 	.word	0x40020058
 8001a88:	40020070 	.word	0x40020070
 8001a8c:	40020088 	.word	0x40020088
 8001a90:	400200a0 	.word	0x400200a0
 8001a94:	400200b8 	.word	0x400200b8
 8001a98:	40020410 	.word	0x40020410
 8001a9c:	40020428 	.word	0x40020428
 8001aa0:	40020440 	.word	0x40020440
 8001aa4:	40020458 	.word	0x40020458
 8001aa8:	40020470 	.word	0x40020470
 8001aac:	40020488 	.word	0x40020488
 8001ab0:	400204a0 	.word	0x400204a0
 8001ab4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1c8      	bne.n	8001a58 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	4b83      	ldr	r3, [pc, #524]	@ (8001ce0 <HAL_DMA_Init+0x420>)
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001ade:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aea:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001af6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001afe:	697a      	ldr	r2, [r7, #20]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b08:	2b04      	cmp	r3, #4
 8001b0a:	d107      	bne.n	8001b1c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b14:	4313      	orrs	r3, r2
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001b1c:	4b71      	ldr	r3, [pc, #452]	@ (8001ce4 <HAL_DMA_Init+0x424>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4b71      	ldr	r3, [pc, #452]	@ (8001ce8 <HAL_DMA_Init+0x428>)
 8001b22:	4013      	ands	r3, r2
 8001b24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b28:	d328      	bcc.n	8001b7c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	2b28      	cmp	r3, #40	@ 0x28
 8001b30:	d903      	bls.n	8001b3a <HAL_DMA_Init+0x27a>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b2e      	cmp	r3, #46	@ 0x2e
 8001b38:	d917      	bls.n	8001b6a <HAL_DMA_Init+0x2aa>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	2b3e      	cmp	r3, #62	@ 0x3e
 8001b40:	d903      	bls.n	8001b4a <HAL_DMA_Init+0x28a>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b42      	cmp	r3, #66	@ 0x42
 8001b48:	d90f      	bls.n	8001b6a <HAL_DMA_Init+0x2aa>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b46      	cmp	r3, #70	@ 0x46
 8001b50:	d903      	bls.n	8001b5a <HAL_DMA_Init+0x29a>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b48      	cmp	r3, #72	@ 0x48
 8001b58:	d907      	bls.n	8001b6a <HAL_DMA_Init+0x2aa>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	2b4e      	cmp	r3, #78	@ 0x4e
 8001b60:	d905      	bls.n	8001b6e <HAL_DMA_Init+0x2ae>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b52      	cmp	r3, #82	@ 0x52
 8001b68:	d801      	bhi.n	8001b6e <HAL_DMA_Init+0x2ae>
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e000      	b.n	8001b70 <HAL_DMA_Init+0x2b0>
 8001b6e:	2300      	movs	r3, #0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d003      	beq.n	8001b7c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b7a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	697a      	ldr	r2, [r7, #20]
 8001b82:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	f023 0307 	bic.w	r3, r3, #7
 8001b92:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b98:	697a      	ldr	r2, [r7, #20]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba2:	2b04      	cmp	r3, #4
 8001ba4:	d117      	bne.n	8001bd6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001baa:	697a      	ldr	r2, [r7, #20]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d00e      	beq.n	8001bd6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f002 fb3f 	bl	800423c <DMA_CheckFifoParam>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d008      	beq.n	8001bd6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2240      	movs	r2, #64	@ 0x40
 8001bc8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2201      	movs	r2, #1
 8001bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e197      	b.n	8001f06 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f002 fa7a 	bl	80040d8 <DMA_CalcBaseAndBitshift>
 8001be4:	4603      	mov	r3, r0
 8001be6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bec:	f003 031f 	and.w	r3, r3, #31
 8001bf0:	223f      	movs	r2, #63	@ 0x3f
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	e0cd      	b.n	8001d96 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a3b      	ldr	r2, [pc, #236]	@ (8001cec <HAL_DMA_Init+0x42c>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d022      	beq.n	8001c4a <HAL_DMA_Init+0x38a>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a39      	ldr	r2, [pc, #228]	@ (8001cf0 <HAL_DMA_Init+0x430>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d01d      	beq.n	8001c4a <HAL_DMA_Init+0x38a>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a38      	ldr	r2, [pc, #224]	@ (8001cf4 <HAL_DMA_Init+0x434>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d018      	beq.n	8001c4a <HAL_DMA_Init+0x38a>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a36      	ldr	r2, [pc, #216]	@ (8001cf8 <HAL_DMA_Init+0x438>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d013      	beq.n	8001c4a <HAL_DMA_Init+0x38a>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a35      	ldr	r2, [pc, #212]	@ (8001cfc <HAL_DMA_Init+0x43c>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d00e      	beq.n	8001c4a <HAL_DMA_Init+0x38a>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a33      	ldr	r2, [pc, #204]	@ (8001d00 <HAL_DMA_Init+0x440>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d009      	beq.n	8001c4a <HAL_DMA_Init+0x38a>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a32      	ldr	r2, [pc, #200]	@ (8001d04 <HAL_DMA_Init+0x444>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d004      	beq.n	8001c4a <HAL_DMA_Init+0x38a>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a30      	ldr	r2, [pc, #192]	@ (8001d08 <HAL_DMA_Init+0x448>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d101      	bne.n	8001c4e <HAL_DMA_Init+0x38e>
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e000      	b.n	8001c50 <HAL_DMA_Init+0x390>
 8001c4e:	2300      	movs	r3, #0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 8097 	beq.w	8001d84 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a24      	ldr	r2, [pc, #144]	@ (8001cec <HAL_DMA_Init+0x42c>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d021      	beq.n	8001ca4 <HAL_DMA_Init+0x3e4>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a22      	ldr	r2, [pc, #136]	@ (8001cf0 <HAL_DMA_Init+0x430>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d01c      	beq.n	8001ca4 <HAL_DMA_Init+0x3e4>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a21      	ldr	r2, [pc, #132]	@ (8001cf4 <HAL_DMA_Init+0x434>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d017      	beq.n	8001ca4 <HAL_DMA_Init+0x3e4>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a1f      	ldr	r2, [pc, #124]	@ (8001cf8 <HAL_DMA_Init+0x438>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d012      	beq.n	8001ca4 <HAL_DMA_Init+0x3e4>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a1e      	ldr	r2, [pc, #120]	@ (8001cfc <HAL_DMA_Init+0x43c>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d00d      	beq.n	8001ca4 <HAL_DMA_Init+0x3e4>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a1c      	ldr	r2, [pc, #112]	@ (8001d00 <HAL_DMA_Init+0x440>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d008      	beq.n	8001ca4 <HAL_DMA_Init+0x3e4>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a1b      	ldr	r2, [pc, #108]	@ (8001d04 <HAL_DMA_Init+0x444>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d003      	beq.n	8001ca4 <HAL_DMA_Init+0x3e4>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a19      	ldr	r2, [pc, #100]	@ (8001d08 <HAL_DMA_Init+0x448>)
 8001ca2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2202      	movs	r2, #2
 8001ca8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	4b13      	ldr	r3, [pc, #76]	@ (8001d0c <HAL_DMA_Init+0x44c>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	2b40      	cmp	r3, #64	@ 0x40
 8001cca:	d021      	beq.n	8001d10 <HAL_DMA_Init+0x450>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2b80      	cmp	r3, #128	@ 0x80
 8001cd2:	d102      	bne.n	8001cda <HAL_DMA_Init+0x41a>
 8001cd4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cd8:	e01b      	b.n	8001d12 <HAL_DMA_Init+0x452>
 8001cda:	2300      	movs	r3, #0
 8001cdc:	e019      	b.n	8001d12 <HAL_DMA_Init+0x452>
 8001cde:	bf00      	nop
 8001ce0:	fe10803f 	.word	0xfe10803f
 8001ce4:	5c001000 	.word	0x5c001000
 8001ce8:	ffff0000 	.word	0xffff0000
 8001cec:	58025408 	.word	0x58025408
 8001cf0:	5802541c 	.word	0x5802541c
 8001cf4:	58025430 	.word	0x58025430
 8001cf8:	58025444 	.word	0x58025444
 8001cfc:	58025458 	.word	0x58025458
 8001d00:	5802546c 	.word	0x5802546c
 8001d04:	58025480 	.word	0x58025480
 8001d08:	58025494 	.word	0x58025494
 8001d0c:	fffe000f 	.word	0xfffe000f
 8001d10:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68d2      	ldr	r2, [r2, #12]
 8001d16:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001d18:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001d20:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001d28:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001d30:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001d38:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a1b      	ldr	r3, [r3, #32]
 8001d3e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001d40:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	697a      	ldr	r2, [r7, #20]
 8001d4e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	461a      	mov	r2, r3
 8001d56:	4b6e      	ldr	r3, [pc, #440]	@ (8001f10 <HAL_DMA_Init+0x650>)
 8001d58:	4413      	add	r3, r2
 8001d5a:	4a6e      	ldr	r2, [pc, #440]	@ (8001f14 <HAL_DMA_Init+0x654>)
 8001d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d60:	091b      	lsrs	r3, r3, #4
 8001d62:	009a      	lsls	r2, r3, #2
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f002 f9b5 	bl	80040d8 <DMA_CalcBaseAndBitshift>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d76:	f003 031f 	and.w	r3, r3, #31
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	409a      	lsls	r2, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	e008      	b.n	8001d96 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2240      	movs	r2, #64	@ 0x40
 8001d88:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2203      	movs	r2, #3
 8001d8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e0b7      	b.n	8001f06 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a5f      	ldr	r2, [pc, #380]	@ (8001f18 <HAL_DMA_Init+0x658>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d072      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a5d      	ldr	r2, [pc, #372]	@ (8001f1c <HAL_DMA_Init+0x65c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d06d      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a5c      	ldr	r2, [pc, #368]	@ (8001f20 <HAL_DMA_Init+0x660>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d068      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a5a      	ldr	r2, [pc, #360]	@ (8001f24 <HAL_DMA_Init+0x664>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d063      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a59      	ldr	r2, [pc, #356]	@ (8001f28 <HAL_DMA_Init+0x668>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d05e      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a57      	ldr	r2, [pc, #348]	@ (8001f2c <HAL_DMA_Init+0x66c>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d059      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a56      	ldr	r2, [pc, #344]	@ (8001f30 <HAL_DMA_Init+0x670>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d054      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a54      	ldr	r2, [pc, #336]	@ (8001f34 <HAL_DMA_Init+0x674>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d04f      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a53      	ldr	r2, [pc, #332]	@ (8001f38 <HAL_DMA_Init+0x678>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d04a      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a51      	ldr	r2, [pc, #324]	@ (8001f3c <HAL_DMA_Init+0x67c>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d045      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a50      	ldr	r2, [pc, #320]	@ (8001f40 <HAL_DMA_Init+0x680>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d040      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a4e      	ldr	r2, [pc, #312]	@ (8001f44 <HAL_DMA_Init+0x684>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d03b      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a4d      	ldr	r2, [pc, #308]	@ (8001f48 <HAL_DMA_Init+0x688>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d036      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a4b      	ldr	r2, [pc, #300]	@ (8001f4c <HAL_DMA_Init+0x68c>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d031      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a4a      	ldr	r2, [pc, #296]	@ (8001f50 <HAL_DMA_Init+0x690>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d02c      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a48      	ldr	r2, [pc, #288]	@ (8001f54 <HAL_DMA_Init+0x694>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d027      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a47      	ldr	r2, [pc, #284]	@ (8001f58 <HAL_DMA_Init+0x698>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d022      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a45      	ldr	r2, [pc, #276]	@ (8001f5c <HAL_DMA_Init+0x69c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d01d      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a44      	ldr	r2, [pc, #272]	@ (8001f60 <HAL_DMA_Init+0x6a0>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d018      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a42      	ldr	r2, [pc, #264]	@ (8001f64 <HAL_DMA_Init+0x6a4>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d013      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a41      	ldr	r2, [pc, #260]	@ (8001f68 <HAL_DMA_Init+0x6a8>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d00e      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a3f      	ldr	r2, [pc, #252]	@ (8001f6c <HAL_DMA_Init+0x6ac>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d009      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a3e      	ldr	r2, [pc, #248]	@ (8001f70 <HAL_DMA_Init+0x6b0>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d004      	beq.n	8001e86 <HAL_DMA_Init+0x5c6>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a3c      	ldr	r2, [pc, #240]	@ (8001f74 <HAL_DMA_Init+0x6b4>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d101      	bne.n	8001e8a <HAL_DMA_Init+0x5ca>
 8001e86:	2301      	movs	r3, #1
 8001e88:	e000      	b.n	8001e8c <HAL_DMA_Init+0x5cc>
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d032      	beq.n	8001ef6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f002 fa4f 	bl	8004334 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	2b80      	cmp	r3, #128	@ 0x80
 8001e9c:	d102      	bne.n	8001ea4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685a      	ldr	r2, [r3, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eac:	b2d2      	uxtb	r2, r2
 8001eae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001eb8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d010      	beq.n	8001ee4 <HAL_DMA_Init+0x624>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	2b08      	cmp	r3, #8
 8001ec8:	d80c      	bhi.n	8001ee4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f002 facc 	bl	8004468 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	e008      	b.n	8001ef6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2200      	movs	r2, #0
 8001eee:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	a7fdabf8 	.word	0xa7fdabf8
 8001f14:	cccccccd 	.word	0xcccccccd
 8001f18:	40020010 	.word	0x40020010
 8001f1c:	40020028 	.word	0x40020028
 8001f20:	40020040 	.word	0x40020040
 8001f24:	40020058 	.word	0x40020058
 8001f28:	40020070 	.word	0x40020070
 8001f2c:	40020088 	.word	0x40020088
 8001f30:	400200a0 	.word	0x400200a0
 8001f34:	400200b8 	.word	0x400200b8
 8001f38:	40020410 	.word	0x40020410
 8001f3c:	40020428 	.word	0x40020428
 8001f40:	40020440 	.word	0x40020440
 8001f44:	40020458 	.word	0x40020458
 8001f48:	40020470 	.word	0x40020470
 8001f4c:	40020488 	.word	0x40020488
 8001f50:	400204a0 	.word	0x400204a0
 8001f54:	400204b8 	.word	0x400204b8
 8001f58:	58025408 	.word	0x58025408
 8001f5c:	5802541c 	.word	0x5802541c
 8001f60:	58025430 	.word	0x58025430
 8001f64:	58025444 	.word	0x58025444
 8001f68:	58025458 	.word	0x58025458
 8001f6c:	5802546c 	.word	0x5802546c
 8001f70:	58025480 	.word	0x58025480
 8001f74:	58025494 	.word	0x58025494

08001f78 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
 8001f84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f86:	2300      	movs	r3, #0
 8001f88:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d101      	bne.n	8001f94 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e226      	b.n	80023e2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d101      	bne.n	8001fa2 <HAL_DMA_Start_IT+0x2a>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e21f      	b.n	80023e2 <HAL_DMA_Start_IT+0x46a>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	f040 820a 	bne.w	80023cc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2202      	movs	r2, #2
 8001fbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a68      	ldr	r2, [pc, #416]	@ (800216c <HAL_DMA_Start_IT+0x1f4>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d04a      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a66      	ldr	r2, [pc, #408]	@ (8002170 <HAL_DMA_Start_IT+0x1f8>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d045      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a65      	ldr	r2, [pc, #404]	@ (8002174 <HAL_DMA_Start_IT+0x1fc>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d040      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a63      	ldr	r2, [pc, #396]	@ (8002178 <HAL_DMA_Start_IT+0x200>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d03b      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a62      	ldr	r2, [pc, #392]	@ (800217c <HAL_DMA_Start_IT+0x204>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d036      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a60      	ldr	r2, [pc, #384]	@ (8002180 <HAL_DMA_Start_IT+0x208>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d031      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a5f      	ldr	r2, [pc, #380]	@ (8002184 <HAL_DMA_Start_IT+0x20c>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d02c      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a5d      	ldr	r2, [pc, #372]	@ (8002188 <HAL_DMA_Start_IT+0x210>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d027      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a5c      	ldr	r2, [pc, #368]	@ (800218c <HAL_DMA_Start_IT+0x214>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d022      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a5a      	ldr	r2, [pc, #360]	@ (8002190 <HAL_DMA_Start_IT+0x218>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d01d      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a59      	ldr	r2, [pc, #356]	@ (8002194 <HAL_DMA_Start_IT+0x21c>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d018      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a57      	ldr	r2, [pc, #348]	@ (8002198 <HAL_DMA_Start_IT+0x220>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d013      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a56      	ldr	r2, [pc, #344]	@ (800219c <HAL_DMA_Start_IT+0x224>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d00e      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a54      	ldr	r2, [pc, #336]	@ (80021a0 <HAL_DMA_Start_IT+0x228>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d009      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a53      	ldr	r2, [pc, #332]	@ (80021a4 <HAL_DMA_Start_IT+0x22c>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d004      	beq.n	8002066 <HAL_DMA_Start_IT+0xee>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a51      	ldr	r2, [pc, #324]	@ (80021a8 <HAL_DMA_Start_IT+0x230>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d108      	bne.n	8002078 <HAL_DMA_Start_IT+0x100>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f022 0201 	bic.w	r2, r2, #1
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	e007      	b.n	8002088 <HAL_DMA_Start_IT+0x110>
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f022 0201 	bic.w	r2, r2, #1
 8002086:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	68b9      	ldr	r1, [r7, #8]
 800208e:	68f8      	ldr	r0, [r7, #12]
 8002090:	f001 fe76 	bl	8003d80 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a34      	ldr	r2, [pc, #208]	@ (800216c <HAL_DMA_Start_IT+0x1f4>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d04a      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a33      	ldr	r2, [pc, #204]	@ (8002170 <HAL_DMA_Start_IT+0x1f8>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d045      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a31      	ldr	r2, [pc, #196]	@ (8002174 <HAL_DMA_Start_IT+0x1fc>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d040      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a30      	ldr	r2, [pc, #192]	@ (8002178 <HAL_DMA_Start_IT+0x200>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d03b      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a2e      	ldr	r2, [pc, #184]	@ (800217c <HAL_DMA_Start_IT+0x204>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d036      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a2d      	ldr	r2, [pc, #180]	@ (8002180 <HAL_DMA_Start_IT+0x208>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d031      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a2b      	ldr	r2, [pc, #172]	@ (8002184 <HAL_DMA_Start_IT+0x20c>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d02c      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a2a      	ldr	r2, [pc, #168]	@ (8002188 <HAL_DMA_Start_IT+0x210>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d027      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a28      	ldr	r2, [pc, #160]	@ (800218c <HAL_DMA_Start_IT+0x214>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d022      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a27      	ldr	r2, [pc, #156]	@ (8002190 <HAL_DMA_Start_IT+0x218>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d01d      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a25      	ldr	r2, [pc, #148]	@ (8002194 <HAL_DMA_Start_IT+0x21c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d018      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a24      	ldr	r2, [pc, #144]	@ (8002198 <HAL_DMA_Start_IT+0x220>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d013      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a22      	ldr	r2, [pc, #136]	@ (800219c <HAL_DMA_Start_IT+0x224>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d00e      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a21      	ldr	r2, [pc, #132]	@ (80021a0 <HAL_DMA_Start_IT+0x228>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d009      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a1f      	ldr	r2, [pc, #124]	@ (80021a4 <HAL_DMA_Start_IT+0x22c>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d004      	beq.n	8002134 <HAL_DMA_Start_IT+0x1bc>
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a1e      	ldr	r2, [pc, #120]	@ (80021a8 <HAL_DMA_Start_IT+0x230>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d101      	bne.n	8002138 <HAL_DMA_Start_IT+0x1c0>
 8002134:	2301      	movs	r3, #1
 8002136:	e000      	b.n	800213a <HAL_DMA_Start_IT+0x1c2>
 8002138:	2300      	movs	r3, #0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d036      	beq.n	80021ac <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f023 021e 	bic.w	r2, r3, #30
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f042 0216 	orr.w	r2, r2, #22
 8002150:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002156:	2b00      	cmp	r3, #0
 8002158:	d03e      	beq.n	80021d8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f042 0208 	orr.w	r2, r2, #8
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	e035      	b.n	80021d8 <HAL_DMA_Start_IT+0x260>
 800216c:	40020010 	.word	0x40020010
 8002170:	40020028 	.word	0x40020028
 8002174:	40020040 	.word	0x40020040
 8002178:	40020058 	.word	0x40020058
 800217c:	40020070 	.word	0x40020070
 8002180:	40020088 	.word	0x40020088
 8002184:	400200a0 	.word	0x400200a0
 8002188:	400200b8 	.word	0x400200b8
 800218c:	40020410 	.word	0x40020410
 8002190:	40020428 	.word	0x40020428
 8002194:	40020440 	.word	0x40020440
 8002198:	40020458 	.word	0x40020458
 800219c:	40020470 	.word	0x40020470
 80021a0:	40020488 	.word	0x40020488
 80021a4:	400204a0 	.word	0x400204a0
 80021a8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f023 020e 	bic.w	r2, r3, #14
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f042 020a 	orr.w	r2, r2, #10
 80021be:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d007      	beq.n	80021d8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f042 0204 	orr.w	r2, r2, #4
 80021d6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a83      	ldr	r2, [pc, #524]	@ (80023ec <HAL_DMA_Start_IT+0x474>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d072      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a82      	ldr	r2, [pc, #520]	@ (80023f0 <HAL_DMA_Start_IT+0x478>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d06d      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a80      	ldr	r2, [pc, #512]	@ (80023f4 <HAL_DMA_Start_IT+0x47c>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d068      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a7f      	ldr	r2, [pc, #508]	@ (80023f8 <HAL_DMA_Start_IT+0x480>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d063      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a7d      	ldr	r2, [pc, #500]	@ (80023fc <HAL_DMA_Start_IT+0x484>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d05e      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a7c      	ldr	r2, [pc, #496]	@ (8002400 <HAL_DMA_Start_IT+0x488>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d059      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a7a      	ldr	r2, [pc, #488]	@ (8002404 <HAL_DMA_Start_IT+0x48c>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d054      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a79      	ldr	r2, [pc, #484]	@ (8002408 <HAL_DMA_Start_IT+0x490>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d04f      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a77      	ldr	r2, [pc, #476]	@ (800240c <HAL_DMA_Start_IT+0x494>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d04a      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a76      	ldr	r2, [pc, #472]	@ (8002410 <HAL_DMA_Start_IT+0x498>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d045      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a74      	ldr	r2, [pc, #464]	@ (8002414 <HAL_DMA_Start_IT+0x49c>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d040      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a73      	ldr	r2, [pc, #460]	@ (8002418 <HAL_DMA_Start_IT+0x4a0>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d03b      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a71      	ldr	r2, [pc, #452]	@ (800241c <HAL_DMA_Start_IT+0x4a4>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d036      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a70      	ldr	r2, [pc, #448]	@ (8002420 <HAL_DMA_Start_IT+0x4a8>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d031      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a6e      	ldr	r2, [pc, #440]	@ (8002424 <HAL_DMA_Start_IT+0x4ac>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d02c      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a6d      	ldr	r2, [pc, #436]	@ (8002428 <HAL_DMA_Start_IT+0x4b0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d027      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a6b      	ldr	r2, [pc, #428]	@ (800242c <HAL_DMA_Start_IT+0x4b4>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d022      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a6a      	ldr	r2, [pc, #424]	@ (8002430 <HAL_DMA_Start_IT+0x4b8>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d01d      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a68      	ldr	r2, [pc, #416]	@ (8002434 <HAL_DMA_Start_IT+0x4bc>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d018      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a67      	ldr	r2, [pc, #412]	@ (8002438 <HAL_DMA_Start_IT+0x4c0>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d013      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a65      	ldr	r2, [pc, #404]	@ (800243c <HAL_DMA_Start_IT+0x4c4>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d00e      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a64      	ldr	r2, [pc, #400]	@ (8002440 <HAL_DMA_Start_IT+0x4c8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d009      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a62      	ldr	r2, [pc, #392]	@ (8002444 <HAL_DMA_Start_IT+0x4cc>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d004      	beq.n	80022c8 <HAL_DMA_Start_IT+0x350>
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a61      	ldr	r2, [pc, #388]	@ (8002448 <HAL_DMA_Start_IT+0x4d0>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d101      	bne.n	80022cc <HAL_DMA_Start_IT+0x354>
 80022c8:	2301      	movs	r3, #1
 80022ca:	e000      	b.n	80022ce <HAL_DMA_Start_IT+0x356>
 80022cc:	2300      	movs	r3, #0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d01a      	beq.n	8002308 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d007      	beq.n	80022f0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022ee:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d007      	beq.n	8002308 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002302:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002306:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a37      	ldr	r2, [pc, #220]	@ (80023ec <HAL_DMA_Start_IT+0x474>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d04a      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a36      	ldr	r2, [pc, #216]	@ (80023f0 <HAL_DMA_Start_IT+0x478>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d045      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a34      	ldr	r2, [pc, #208]	@ (80023f4 <HAL_DMA_Start_IT+0x47c>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d040      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a33      	ldr	r2, [pc, #204]	@ (80023f8 <HAL_DMA_Start_IT+0x480>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d03b      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a31      	ldr	r2, [pc, #196]	@ (80023fc <HAL_DMA_Start_IT+0x484>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d036      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a30      	ldr	r2, [pc, #192]	@ (8002400 <HAL_DMA_Start_IT+0x488>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d031      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a2e      	ldr	r2, [pc, #184]	@ (8002404 <HAL_DMA_Start_IT+0x48c>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d02c      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a2d      	ldr	r2, [pc, #180]	@ (8002408 <HAL_DMA_Start_IT+0x490>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d027      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a2b      	ldr	r2, [pc, #172]	@ (800240c <HAL_DMA_Start_IT+0x494>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d022      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a2a      	ldr	r2, [pc, #168]	@ (8002410 <HAL_DMA_Start_IT+0x498>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d01d      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a28      	ldr	r2, [pc, #160]	@ (8002414 <HAL_DMA_Start_IT+0x49c>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d018      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a27      	ldr	r2, [pc, #156]	@ (8002418 <HAL_DMA_Start_IT+0x4a0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d013      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a25      	ldr	r2, [pc, #148]	@ (800241c <HAL_DMA_Start_IT+0x4a4>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d00e      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a24      	ldr	r2, [pc, #144]	@ (8002420 <HAL_DMA_Start_IT+0x4a8>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d009      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a22      	ldr	r2, [pc, #136]	@ (8002424 <HAL_DMA_Start_IT+0x4ac>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d004      	beq.n	80023a8 <HAL_DMA_Start_IT+0x430>
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a21      	ldr	r2, [pc, #132]	@ (8002428 <HAL_DMA_Start_IT+0x4b0>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d108      	bne.n	80023ba <HAL_DMA_Start_IT+0x442>
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f042 0201 	orr.w	r2, r2, #1
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	e012      	b.n	80023e0 <HAL_DMA_Start_IT+0x468>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f042 0201 	orr.w	r2, r2, #1
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	e009      	b.n	80023e0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80023d2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80023e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40020010 	.word	0x40020010
 80023f0:	40020028 	.word	0x40020028
 80023f4:	40020040 	.word	0x40020040
 80023f8:	40020058 	.word	0x40020058
 80023fc:	40020070 	.word	0x40020070
 8002400:	40020088 	.word	0x40020088
 8002404:	400200a0 	.word	0x400200a0
 8002408:	400200b8 	.word	0x400200b8
 800240c:	40020410 	.word	0x40020410
 8002410:	40020428 	.word	0x40020428
 8002414:	40020440 	.word	0x40020440
 8002418:	40020458 	.word	0x40020458
 800241c:	40020470 	.word	0x40020470
 8002420:	40020488 	.word	0x40020488
 8002424:	400204a0 	.word	0x400204a0
 8002428:	400204b8 	.word	0x400204b8
 800242c:	58025408 	.word	0x58025408
 8002430:	5802541c 	.word	0x5802541c
 8002434:	58025430 	.word	0x58025430
 8002438:	58025444 	.word	0x58025444
 800243c:	58025458 	.word	0x58025458
 8002440:	5802546c 	.word	0x5802546c
 8002444:	58025480 	.word	0x58025480
 8002448:	58025494 	.word	0x58025494

0800244c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002454:	f7ff f8d4 	bl	8001600 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d101      	bne.n	8002464 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e2dc      	b.n	8002a1e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d008      	beq.n	8002482 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2280      	movs	r2, #128	@ 0x80
 8002474:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e2cd      	b.n	8002a1e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a76      	ldr	r2, [pc, #472]	@ (8002660 <HAL_DMA_Abort+0x214>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d04a      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a74      	ldr	r2, [pc, #464]	@ (8002664 <HAL_DMA_Abort+0x218>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d045      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a73      	ldr	r2, [pc, #460]	@ (8002668 <HAL_DMA_Abort+0x21c>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d040      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a71      	ldr	r2, [pc, #452]	@ (800266c <HAL_DMA_Abort+0x220>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d03b      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a70      	ldr	r2, [pc, #448]	@ (8002670 <HAL_DMA_Abort+0x224>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d036      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a6e      	ldr	r2, [pc, #440]	@ (8002674 <HAL_DMA_Abort+0x228>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d031      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a6d      	ldr	r2, [pc, #436]	@ (8002678 <HAL_DMA_Abort+0x22c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d02c      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a6b      	ldr	r2, [pc, #428]	@ (800267c <HAL_DMA_Abort+0x230>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d027      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a6a      	ldr	r2, [pc, #424]	@ (8002680 <HAL_DMA_Abort+0x234>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d022      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a68      	ldr	r2, [pc, #416]	@ (8002684 <HAL_DMA_Abort+0x238>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d01d      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a67      	ldr	r2, [pc, #412]	@ (8002688 <HAL_DMA_Abort+0x23c>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d018      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a65      	ldr	r2, [pc, #404]	@ (800268c <HAL_DMA_Abort+0x240>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d013      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a64      	ldr	r2, [pc, #400]	@ (8002690 <HAL_DMA_Abort+0x244>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d00e      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a62      	ldr	r2, [pc, #392]	@ (8002694 <HAL_DMA_Abort+0x248>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d009      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a61      	ldr	r2, [pc, #388]	@ (8002698 <HAL_DMA_Abort+0x24c>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d004      	beq.n	8002522 <HAL_DMA_Abort+0xd6>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a5f      	ldr	r2, [pc, #380]	@ (800269c <HAL_DMA_Abort+0x250>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d101      	bne.n	8002526 <HAL_DMA_Abort+0xda>
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <HAL_DMA_Abort+0xdc>
 8002526:	2300      	movs	r3, #0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d013      	beq.n	8002554 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f022 021e 	bic.w	r2, r2, #30
 800253a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	695a      	ldr	r2, [r3, #20]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800254a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	e00a      	b.n	800256a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 020e 	bic.w	r2, r2, #14
 8002562:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a3c      	ldr	r2, [pc, #240]	@ (8002660 <HAL_DMA_Abort+0x214>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d072      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a3a      	ldr	r2, [pc, #232]	@ (8002664 <HAL_DMA_Abort+0x218>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d06d      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a39      	ldr	r2, [pc, #228]	@ (8002668 <HAL_DMA_Abort+0x21c>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d068      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a37      	ldr	r2, [pc, #220]	@ (800266c <HAL_DMA_Abort+0x220>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d063      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a36      	ldr	r2, [pc, #216]	@ (8002670 <HAL_DMA_Abort+0x224>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d05e      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a34      	ldr	r2, [pc, #208]	@ (8002674 <HAL_DMA_Abort+0x228>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d059      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a33      	ldr	r2, [pc, #204]	@ (8002678 <HAL_DMA_Abort+0x22c>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d054      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a31      	ldr	r2, [pc, #196]	@ (800267c <HAL_DMA_Abort+0x230>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d04f      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a30      	ldr	r2, [pc, #192]	@ (8002680 <HAL_DMA_Abort+0x234>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d04a      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a2e      	ldr	r2, [pc, #184]	@ (8002684 <HAL_DMA_Abort+0x238>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d045      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a2d      	ldr	r2, [pc, #180]	@ (8002688 <HAL_DMA_Abort+0x23c>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d040      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a2b      	ldr	r2, [pc, #172]	@ (800268c <HAL_DMA_Abort+0x240>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d03b      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002690 <HAL_DMA_Abort+0x244>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d036      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a28      	ldr	r2, [pc, #160]	@ (8002694 <HAL_DMA_Abort+0x248>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d031      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a27      	ldr	r2, [pc, #156]	@ (8002698 <HAL_DMA_Abort+0x24c>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d02c      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a25      	ldr	r2, [pc, #148]	@ (800269c <HAL_DMA_Abort+0x250>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d027      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a24      	ldr	r2, [pc, #144]	@ (80026a0 <HAL_DMA_Abort+0x254>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d022      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a22      	ldr	r2, [pc, #136]	@ (80026a4 <HAL_DMA_Abort+0x258>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d01d      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a21      	ldr	r2, [pc, #132]	@ (80026a8 <HAL_DMA_Abort+0x25c>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d018      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a1f      	ldr	r2, [pc, #124]	@ (80026ac <HAL_DMA_Abort+0x260>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d013      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a1e      	ldr	r2, [pc, #120]	@ (80026b0 <HAL_DMA_Abort+0x264>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d00e      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a1c      	ldr	r2, [pc, #112]	@ (80026b4 <HAL_DMA_Abort+0x268>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d009      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a1b      	ldr	r2, [pc, #108]	@ (80026b8 <HAL_DMA_Abort+0x26c>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d004      	beq.n	800265a <HAL_DMA_Abort+0x20e>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a19      	ldr	r2, [pc, #100]	@ (80026bc <HAL_DMA_Abort+0x270>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d132      	bne.n	80026c0 <HAL_DMA_Abort+0x274>
 800265a:	2301      	movs	r3, #1
 800265c:	e031      	b.n	80026c2 <HAL_DMA_Abort+0x276>
 800265e:	bf00      	nop
 8002660:	40020010 	.word	0x40020010
 8002664:	40020028 	.word	0x40020028
 8002668:	40020040 	.word	0x40020040
 800266c:	40020058 	.word	0x40020058
 8002670:	40020070 	.word	0x40020070
 8002674:	40020088 	.word	0x40020088
 8002678:	400200a0 	.word	0x400200a0
 800267c:	400200b8 	.word	0x400200b8
 8002680:	40020410 	.word	0x40020410
 8002684:	40020428 	.word	0x40020428
 8002688:	40020440 	.word	0x40020440
 800268c:	40020458 	.word	0x40020458
 8002690:	40020470 	.word	0x40020470
 8002694:	40020488 	.word	0x40020488
 8002698:	400204a0 	.word	0x400204a0
 800269c:	400204b8 	.word	0x400204b8
 80026a0:	58025408 	.word	0x58025408
 80026a4:	5802541c 	.word	0x5802541c
 80026a8:	58025430 	.word	0x58025430
 80026ac:	58025444 	.word	0x58025444
 80026b0:	58025458 	.word	0x58025458
 80026b4:	5802546c 	.word	0x5802546c
 80026b8:	58025480 	.word	0x58025480
 80026bc:	58025494 	.word	0x58025494
 80026c0:	2300      	movs	r3, #0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d007      	beq.n	80026d6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a6d      	ldr	r2, [pc, #436]	@ (8002890 <HAL_DMA_Abort+0x444>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d04a      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a6b      	ldr	r2, [pc, #428]	@ (8002894 <HAL_DMA_Abort+0x448>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d045      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a6a      	ldr	r2, [pc, #424]	@ (8002898 <HAL_DMA_Abort+0x44c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d040      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a68      	ldr	r2, [pc, #416]	@ (800289c <HAL_DMA_Abort+0x450>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d03b      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a67      	ldr	r2, [pc, #412]	@ (80028a0 <HAL_DMA_Abort+0x454>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d036      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a65      	ldr	r2, [pc, #404]	@ (80028a4 <HAL_DMA_Abort+0x458>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d031      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a64      	ldr	r2, [pc, #400]	@ (80028a8 <HAL_DMA_Abort+0x45c>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d02c      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a62      	ldr	r2, [pc, #392]	@ (80028ac <HAL_DMA_Abort+0x460>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d027      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a61      	ldr	r2, [pc, #388]	@ (80028b0 <HAL_DMA_Abort+0x464>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d022      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a5f      	ldr	r2, [pc, #380]	@ (80028b4 <HAL_DMA_Abort+0x468>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d01d      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a5e      	ldr	r2, [pc, #376]	@ (80028b8 <HAL_DMA_Abort+0x46c>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d018      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a5c      	ldr	r2, [pc, #368]	@ (80028bc <HAL_DMA_Abort+0x470>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d013      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a5b      	ldr	r2, [pc, #364]	@ (80028c0 <HAL_DMA_Abort+0x474>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d00e      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a59      	ldr	r2, [pc, #356]	@ (80028c4 <HAL_DMA_Abort+0x478>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d009      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a58      	ldr	r2, [pc, #352]	@ (80028c8 <HAL_DMA_Abort+0x47c>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d004      	beq.n	8002776 <HAL_DMA_Abort+0x32a>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a56      	ldr	r2, [pc, #344]	@ (80028cc <HAL_DMA_Abort+0x480>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d108      	bne.n	8002788 <HAL_DMA_Abort+0x33c>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f022 0201 	bic.w	r2, r2, #1
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	e007      	b.n	8002798 <HAL_DMA_Abort+0x34c>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f022 0201 	bic.w	r2, r2, #1
 8002796:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002798:	e013      	b.n	80027c2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800279a:	f7fe ff31 	bl	8001600 <HAL_GetTick>
 800279e:	4602      	mov	r2, r0
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	2b05      	cmp	r3, #5
 80027a6:	d90c      	bls.n	80027c2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2220      	movs	r2, #32
 80027ac:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2203      	movs	r2, #3
 80027b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e12d      	b.n	8002a1e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d1e5      	bne.n	800279a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a2f      	ldr	r2, [pc, #188]	@ (8002890 <HAL_DMA_Abort+0x444>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d04a      	beq.n	800286e <HAL_DMA_Abort+0x422>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a2d      	ldr	r2, [pc, #180]	@ (8002894 <HAL_DMA_Abort+0x448>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d045      	beq.n	800286e <HAL_DMA_Abort+0x422>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a2c      	ldr	r2, [pc, #176]	@ (8002898 <HAL_DMA_Abort+0x44c>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d040      	beq.n	800286e <HAL_DMA_Abort+0x422>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a2a      	ldr	r2, [pc, #168]	@ (800289c <HAL_DMA_Abort+0x450>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d03b      	beq.n	800286e <HAL_DMA_Abort+0x422>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a29      	ldr	r2, [pc, #164]	@ (80028a0 <HAL_DMA_Abort+0x454>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d036      	beq.n	800286e <HAL_DMA_Abort+0x422>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a27      	ldr	r2, [pc, #156]	@ (80028a4 <HAL_DMA_Abort+0x458>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d031      	beq.n	800286e <HAL_DMA_Abort+0x422>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a26      	ldr	r2, [pc, #152]	@ (80028a8 <HAL_DMA_Abort+0x45c>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d02c      	beq.n	800286e <HAL_DMA_Abort+0x422>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a24      	ldr	r2, [pc, #144]	@ (80028ac <HAL_DMA_Abort+0x460>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d027      	beq.n	800286e <HAL_DMA_Abort+0x422>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a23      	ldr	r2, [pc, #140]	@ (80028b0 <HAL_DMA_Abort+0x464>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d022      	beq.n	800286e <HAL_DMA_Abort+0x422>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a21      	ldr	r2, [pc, #132]	@ (80028b4 <HAL_DMA_Abort+0x468>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d01d      	beq.n	800286e <HAL_DMA_Abort+0x422>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a20      	ldr	r2, [pc, #128]	@ (80028b8 <HAL_DMA_Abort+0x46c>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d018      	beq.n	800286e <HAL_DMA_Abort+0x422>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a1e      	ldr	r2, [pc, #120]	@ (80028bc <HAL_DMA_Abort+0x470>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d013      	beq.n	800286e <HAL_DMA_Abort+0x422>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a1d      	ldr	r2, [pc, #116]	@ (80028c0 <HAL_DMA_Abort+0x474>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d00e      	beq.n	800286e <HAL_DMA_Abort+0x422>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a1b      	ldr	r2, [pc, #108]	@ (80028c4 <HAL_DMA_Abort+0x478>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d009      	beq.n	800286e <HAL_DMA_Abort+0x422>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a1a      	ldr	r2, [pc, #104]	@ (80028c8 <HAL_DMA_Abort+0x47c>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d004      	beq.n	800286e <HAL_DMA_Abort+0x422>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a18      	ldr	r2, [pc, #96]	@ (80028cc <HAL_DMA_Abort+0x480>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d101      	bne.n	8002872 <HAL_DMA_Abort+0x426>
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <HAL_DMA_Abort+0x428>
 8002872:	2300      	movs	r3, #0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d02b      	beq.n	80028d0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800287c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002882:	f003 031f 	and.w	r3, r3, #31
 8002886:	223f      	movs	r2, #63	@ 0x3f
 8002888:	409a      	lsls	r2, r3
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	609a      	str	r2, [r3, #8]
 800288e:	e02a      	b.n	80028e6 <HAL_DMA_Abort+0x49a>
 8002890:	40020010 	.word	0x40020010
 8002894:	40020028 	.word	0x40020028
 8002898:	40020040 	.word	0x40020040
 800289c:	40020058 	.word	0x40020058
 80028a0:	40020070 	.word	0x40020070
 80028a4:	40020088 	.word	0x40020088
 80028a8:	400200a0 	.word	0x400200a0
 80028ac:	400200b8 	.word	0x400200b8
 80028b0:	40020410 	.word	0x40020410
 80028b4:	40020428 	.word	0x40020428
 80028b8:	40020440 	.word	0x40020440
 80028bc:	40020458 	.word	0x40020458
 80028c0:	40020470 	.word	0x40020470
 80028c4:	40020488 	.word	0x40020488
 80028c8:	400204a0 	.word	0x400204a0
 80028cc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028da:	f003 031f 	and.w	r3, r3, #31
 80028de:	2201      	movs	r2, #1
 80028e0:	409a      	lsls	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a4f      	ldr	r2, [pc, #316]	@ (8002a28 <HAL_DMA_Abort+0x5dc>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d072      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a4d      	ldr	r2, [pc, #308]	@ (8002a2c <HAL_DMA_Abort+0x5e0>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d06d      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a4c      	ldr	r2, [pc, #304]	@ (8002a30 <HAL_DMA_Abort+0x5e4>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d068      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a4a      	ldr	r2, [pc, #296]	@ (8002a34 <HAL_DMA_Abort+0x5e8>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d063      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a49      	ldr	r2, [pc, #292]	@ (8002a38 <HAL_DMA_Abort+0x5ec>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d05e      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a47      	ldr	r2, [pc, #284]	@ (8002a3c <HAL_DMA_Abort+0x5f0>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d059      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a46      	ldr	r2, [pc, #280]	@ (8002a40 <HAL_DMA_Abort+0x5f4>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d054      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a44      	ldr	r2, [pc, #272]	@ (8002a44 <HAL_DMA_Abort+0x5f8>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d04f      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a43      	ldr	r2, [pc, #268]	@ (8002a48 <HAL_DMA_Abort+0x5fc>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d04a      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a41      	ldr	r2, [pc, #260]	@ (8002a4c <HAL_DMA_Abort+0x600>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d045      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a40      	ldr	r2, [pc, #256]	@ (8002a50 <HAL_DMA_Abort+0x604>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d040      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a3e      	ldr	r2, [pc, #248]	@ (8002a54 <HAL_DMA_Abort+0x608>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d03b      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a3d      	ldr	r2, [pc, #244]	@ (8002a58 <HAL_DMA_Abort+0x60c>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d036      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a3b      	ldr	r2, [pc, #236]	@ (8002a5c <HAL_DMA_Abort+0x610>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d031      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a3a      	ldr	r2, [pc, #232]	@ (8002a60 <HAL_DMA_Abort+0x614>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d02c      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a38      	ldr	r2, [pc, #224]	@ (8002a64 <HAL_DMA_Abort+0x618>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d027      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a37      	ldr	r2, [pc, #220]	@ (8002a68 <HAL_DMA_Abort+0x61c>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d022      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a35      	ldr	r2, [pc, #212]	@ (8002a6c <HAL_DMA_Abort+0x620>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d01d      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a34      	ldr	r2, [pc, #208]	@ (8002a70 <HAL_DMA_Abort+0x624>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d018      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a32      	ldr	r2, [pc, #200]	@ (8002a74 <HAL_DMA_Abort+0x628>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d013      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a31      	ldr	r2, [pc, #196]	@ (8002a78 <HAL_DMA_Abort+0x62c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d00e      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a2f      	ldr	r2, [pc, #188]	@ (8002a7c <HAL_DMA_Abort+0x630>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d009      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a2e      	ldr	r2, [pc, #184]	@ (8002a80 <HAL_DMA_Abort+0x634>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d004      	beq.n	80029d6 <HAL_DMA_Abort+0x58a>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a2c      	ldr	r2, [pc, #176]	@ (8002a84 <HAL_DMA_Abort+0x638>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d101      	bne.n	80029da <HAL_DMA_Abort+0x58e>
 80029d6:	2301      	movs	r3, #1
 80029d8:	e000      	b.n	80029dc <HAL_DMA_Abort+0x590>
 80029da:	2300      	movs	r3, #0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d015      	beq.n	8002a0c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80029e8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00c      	beq.n	8002a0c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a00:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002a0a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3718      	adds	r7, #24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40020010 	.word	0x40020010
 8002a2c:	40020028 	.word	0x40020028
 8002a30:	40020040 	.word	0x40020040
 8002a34:	40020058 	.word	0x40020058
 8002a38:	40020070 	.word	0x40020070
 8002a3c:	40020088 	.word	0x40020088
 8002a40:	400200a0 	.word	0x400200a0
 8002a44:	400200b8 	.word	0x400200b8
 8002a48:	40020410 	.word	0x40020410
 8002a4c:	40020428 	.word	0x40020428
 8002a50:	40020440 	.word	0x40020440
 8002a54:	40020458 	.word	0x40020458
 8002a58:	40020470 	.word	0x40020470
 8002a5c:	40020488 	.word	0x40020488
 8002a60:	400204a0 	.word	0x400204a0
 8002a64:	400204b8 	.word	0x400204b8
 8002a68:	58025408 	.word	0x58025408
 8002a6c:	5802541c 	.word	0x5802541c
 8002a70:	58025430 	.word	0x58025430
 8002a74:	58025444 	.word	0x58025444
 8002a78:	58025458 	.word	0x58025458
 8002a7c:	5802546c 	.word	0x5802546c
 8002a80:	58025480 	.word	0x58025480
 8002a84:	58025494 	.word	0x58025494

08002a88 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e237      	b.n	8002f0a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d004      	beq.n	8002ab0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2280      	movs	r2, #128	@ 0x80
 8002aaa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e22c      	b.n	8002f0a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a5c      	ldr	r2, [pc, #368]	@ (8002c28 <HAL_DMA_Abort_IT+0x1a0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d04a      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a5b      	ldr	r2, [pc, #364]	@ (8002c2c <HAL_DMA_Abort_IT+0x1a4>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d045      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a59      	ldr	r2, [pc, #356]	@ (8002c30 <HAL_DMA_Abort_IT+0x1a8>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d040      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a58      	ldr	r2, [pc, #352]	@ (8002c34 <HAL_DMA_Abort_IT+0x1ac>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d03b      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a56      	ldr	r2, [pc, #344]	@ (8002c38 <HAL_DMA_Abort_IT+0x1b0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d036      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a55      	ldr	r2, [pc, #340]	@ (8002c3c <HAL_DMA_Abort_IT+0x1b4>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d031      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a53      	ldr	r2, [pc, #332]	@ (8002c40 <HAL_DMA_Abort_IT+0x1b8>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d02c      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a52      	ldr	r2, [pc, #328]	@ (8002c44 <HAL_DMA_Abort_IT+0x1bc>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d027      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a50      	ldr	r2, [pc, #320]	@ (8002c48 <HAL_DMA_Abort_IT+0x1c0>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d022      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a4f      	ldr	r2, [pc, #316]	@ (8002c4c <HAL_DMA_Abort_IT+0x1c4>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d01d      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a4d      	ldr	r2, [pc, #308]	@ (8002c50 <HAL_DMA_Abort_IT+0x1c8>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d018      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a4c      	ldr	r2, [pc, #304]	@ (8002c54 <HAL_DMA_Abort_IT+0x1cc>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d013      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a4a      	ldr	r2, [pc, #296]	@ (8002c58 <HAL_DMA_Abort_IT+0x1d0>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d00e      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a49      	ldr	r2, [pc, #292]	@ (8002c5c <HAL_DMA_Abort_IT+0x1d4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d009      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a47      	ldr	r2, [pc, #284]	@ (8002c60 <HAL_DMA_Abort_IT+0x1d8>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d004      	beq.n	8002b50 <HAL_DMA_Abort_IT+0xc8>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a46      	ldr	r2, [pc, #280]	@ (8002c64 <HAL_DMA_Abort_IT+0x1dc>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d101      	bne.n	8002b54 <HAL_DMA_Abort_IT+0xcc>
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <HAL_DMA_Abort_IT+0xce>
 8002b54:	2300      	movs	r3, #0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 8086 	beq.w	8002c68 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2204      	movs	r2, #4
 8002b60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a2f      	ldr	r2, [pc, #188]	@ (8002c28 <HAL_DMA_Abort_IT+0x1a0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d04a      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a2e      	ldr	r2, [pc, #184]	@ (8002c2c <HAL_DMA_Abort_IT+0x1a4>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d045      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a2c      	ldr	r2, [pc, #176]	@ (8002c30 <HAL_DMA_Abort_IT+0x1a8>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d040      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a2b      	ldr	r2, [pc, #172]	@ (8002c34 <HAL_DMA_Abort_IT+0x1ac>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d03b      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a29      	ldr	r2, [pc, #164]	@ (8002c38 <HAL_DMA_Abort_IT+0x1b0>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d036      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a28      	ldr	r2, [pc, #160]	@ (8002c3c <HAL_DMA_Abort_IT+0x1b4>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d031      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a26      	ldr	r2, [pc, #152]	@ (8002c40 <HAL_DMA_Abort_IT+0x1b8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d02c      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a25      	ldr	r2, [pc, #148]	@ (8002c44 <HAL_DMA_Abort_IT+0x1bc>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d027      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a23      	ldr	r2, [pc, #140]	@ (8002c48 <HAL_DMA_Abort_IT+0x1c0>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d022      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a22      	ldr	r2, [pc, #136]	@ (8002c4c <HAL_DMA_Abort_IT+0x1c4>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d01d      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a20      	ldr	r2, [pc, #128]	@ (8002c50 <HAL_DMA_Abort_IT+0x1c8>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d018      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002c54 <HAL_DMA_Abort_IT+0x1cc>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d013      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a1d      	ldr	r2, [pc, #116]	@ (8002c58 <HAL_DMA_Abort_IT+0x1d0>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d00e      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a1c      	ldr	r2, [pc, #112]	@ (8002c5c <HAL_DMA_Abort_IT+0x1d4>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d009      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a1a      	ldr	r2, [pc, #104]	@ (8002c60 <HAL_DMA_Abort_IT+0x1d8>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d004      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x17c>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a19      	ldr	r2, [pc, #100]	@ (8002c64 <HAL_DMA_Abort_IT+0x1dc>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d108      	bne.n	8002c16 <HAL_DMA_Abort_IT+0x18e>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f022 0201 	bic.w	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	e178      	b.n	8002f08 <HAL_DMA_Abort_IT+0x480>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f022 0201 	bic.w	r2, r2, #1
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	e16f      	b.n	8002f08 <HAL_DMA_Abort_IT+0x480>
 8002c28:	40020010 	.word	0x40020010
 8002c2c:	40020028 	.word	0x40020028
 8002c30:	40020040 	.word	0x40020040
 8002c34:	40020058 	.word	0x40020058
 8002c38:	40020070 	.word	0x40020070
 8002c3c:	40020088 	.word	0x40020088
 8002c40:	400200a0 	.word	0x400200a0
 8002c44:	400200b8 	.word	0x400200b8
 8002c48:	40020410 	.word	0x40020410
 8002c4c:	40020428 	.word	0x40020428
 8002c50:	40020440 	.word	0x40020440
 8002c54:	40020458 	.word	0x40020458
 8002c58:	40020470 	.word	0x40020470
 8002c5c:	40020488 	.word	0x40020488
 8002c60:	400204a0 	.word	0x400204a0
 8002c64:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 020e 	bic.w	r2, r2, #14
 8002c76:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a6c      	ldr	r2, [pc, #432]	@ (8002e30 <HAL_DMA_Abort_IT+0x3a8>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d04a      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a6b      	ldr	r2, [pc, #428]	@ (8002e34 <HAL_DMA_Abort_IT+0x3ac>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d045      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a69      	ldr	r2, [pc, #420]	@ (8002e38 <HAL_DMA_Abort_IT+0x3b0>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d040      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a68      	ldr	r2, [pc, #416]	@ (8002e3c <HAL_DMA_Abort_IT+0x3b4>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d03b      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a66      	ldr	r2, [pc, #408]	@ (8002e40 <HAL_DMA_Abort_IT+0x3b8>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d036      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a65      	ldr	r2, [pc, #404]	@ (8002e44 <HAL_DMA_Abort_IT+0x3bc>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d031      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a63      	ldr	r2, [pc, #396]	@ (8002e48 <HAL_DMA_Abort_IT+0x3c0>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d02c      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a62      	ldr	r2, [pc, #392]	@ (8002e4c <HAL_DMA_Abort_IT+0x3c4>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d027      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a60      	ldr	r2, [pc, #384]	@ (8002e50 <HAL_DMA_Abort_IT+0x3c8>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d022      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a5f      	ldr	r2, [pc, #380]	@ (8002e54 <HAL_DMA_Abort_IT+0x3cc>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d01d      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a5d      	ldr	r2, [pc, #372]	@ (8002e58 <HAL_DMA_Abort_IT+0x3d0>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d018      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a5c      	ldr	r2, [pc, #368]	@ (8002e5c <HAL_DMA_Abort_IT+0x3d4>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d013      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a5a      	ldr	r2, [pc, #360]	@ (8002e60 <HAL_DMA_Abort_IT+0x3d8>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d00e      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a59      	ldr	r2, [pc, #356]	@ (8002e64 <HAL_DMA_Abort_IT+0x3dc>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d009      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a57      	ldr	r2, [pc, #348]	@ (8002e68 <HAL_DMA_Abort_IT+0x3e0>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d004      	beq.n	8002d18 <HAL_DMA_Abort_IT+0x290>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a56      	ldr	r2, [pc, #344]	@ (8002e6c <HAL_DMA_Abort_IT+0x3e4>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d108      	bne.n	8002d2a <HAL_DMA_Abort_IT+0x2a2>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f022 0201 	bic.w	r2, r2, #1
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	e007      	b.n	8002d3a <HAL_DMA_Abort_IT+0x2b2>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0201 	bic.w	r2, r2, #1
 8002d38:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a3c      	ldr	r2, [pc, #240]	@ (8002e30 <HAL_DMA_Abort_IT+0x3a8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d072      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a3a      	ldr	r2, [pc, #232]	@ (8002e34 <HAL_DMA_Abort_IT+0x3ac>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d06d      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a39      	ldr	r2, [pc, #228]	@ (8002e38 <HAL_DMA_Abort_IT+0x3b0>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d068      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a37      	ldr	r2, [pc, #220]	@ (8002e3c <HAL_DMA_Abort_IT+0x3b4>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d063      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a36      	ldr	r2, [pc, #216]	@ (8002e40 <HAL_DMA_Abort_IT+0x3b8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d05e      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a34      	ldr	r2, [pc, #208]	@ (8002e44 <HAL_DMA_Abort_IT+0x3bc>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d059      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a33      	ldr	r2, [pc, #204]	@ (8002e48 <HAL_DMA_Abort_IT+0x3c0>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d054      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a31      	ldr	r2, [pc, #196]	@ (8002e4c <HAL_DMA_Abort_IT+0x3c4>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d04f      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a30      	ldr	r2, [pc, #192]	@ (8002e50 <HAL_DMA_Abort_IT+0x3c8>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d04a      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a2e      	ldr	r2, [pc, #184]	@ (8002e54 <HAL_DMA_Abort_IT+0x3cc>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d045      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a2d      	ldr	r2, [pc, #180]	@ (8002e58 <HAL_DMA_Abort_IT+0x3d0>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d040      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a2b      	ldr	r2, [pc, #172]	@ (8002e5c <HAL_DMA_Abort_IT+0x3d4>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d03b      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a2a      	ldr	r2, [pc, #168]	@ (8002e60 <HAL_DMA_Abort_IT+0x3d8>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d036      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a28      	ldr	r2, [pc, #160]	@ (8002e64 <HAL_DMA_Abort_IT+0x3dc>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d031      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a27      	ldr	r2, [pc, #156]	@ (8002e68 <HAL_DMA_Abort_IT+0x3e0>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d02c      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a25      	ldr	r2, [pc, #148]	@ (8002e6c <HAL_DMA_Abort_IT+0x3e4>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d027      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a24      	ldr	r2, [pc, #144]	@ (8002e70 <HAL_DMA_Abort_IT+0x3e8>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d022      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a22      	ldr	r2, [pc, #136]	@ (8002e74 <HAL_DMA_Abort_IT+0x3ec>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d01d      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a21      	ldr	r2, [pc, #132]	@ (8002e78 <HAL_DMA_Abort_IT+0x3f0>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d018      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a1f      	ldr	r2, [pc, #124]	@ (8002e7c <HAL_DMA_Abort_IT+0x3f4>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d013      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a1e      	ldr	r2, [pc, #120]	@ (8002e80 <HAL_DMA_Abort_IT+0x3f8>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d00e      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a1c      	ldr	r2, [pc, #112]	@ (8002e84 <HAL_DMA_Abort_IT+0x3fc>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d009      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8002e88 <HAL_DMA_Abort_IT+0x400>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d004      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x3a2>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a19      	ldr	r2, [pc, #100]	@ (8002e8c <HAL_DMA_Abort_IT+0x404>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d132      	bne.n	8002e90 <HAL_DMA_Abort_IT+0x408>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e031      	b.n	8002e92 <HAL_DMA_Abort_IT+0x40a>
 8002e2e:	bf00      	nop
 8002e30:	40020010 	.word	0x40020010
 8002e34:	40020028 	.word	0x40020028
 8002e38:	40020040 	.word	0x40020040
 8002e3c:	40020058 	.word	0x40020058
 8002e40:	40020070 	.word	0x40020070
 8002e44:	40020088 	.word	0x40020088
 8002e48:	400200a0 	.word	0x400200a0
 8002e4c:	400200b8 	.word	0x400200b8
 8002e50:	40020410 	.word	0x40020410
 8002e54:	40020428 	.word	0x40020428
 8002e58:	40020440 	.word	0x40020440
 8002e5c:	40020458 	.word	0x40020458
 8002e60:	40020470 	.word	0x40020470
 8002e64:	40020488 	.word	0x40020488
 8002e68:	400204a0 	.word	0x400204a0
 8002e6c:	400204b8 	.word	0x400204b8
 8002e70:	58025408 	.word	0x58025408
 8002e74:	5802541c 	.word	0x5802541c
 8002e78:	58025430 	.word	0x58025430
 8002e7c:	58025444 	.word	0x58025444
 8002e80:	58025458 	.word	0x58025458
 8002e84:	5802546c 	.word	0x5802546c
 8002e88:	58025480 	.word	0x58025480
 8002e8c:	58025494 	.word	0x58025494
 8002e90:	2300      	movs	r3, #0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d028      	beq.n	8002ee8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ea0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ea4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eaa:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb0:	f003 031f 	and.w	r3, r3, #31
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	409a      	lsls	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002ec4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00c      	beq.n	8002ee8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ed8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002edc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002ee6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d003      	beq.n	8002f08 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop

08002f14 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08a      	sub	sp, #40	@ 0x28
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f20:	4b67      	ldr	r3, [pc, #412]	@ (80030c0 <HAL_DMA_IRQHandler+0x1ac>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a67      	ldr	r2, [pc, #412]	@ (80030c4 <HAL_DMA_IRQHandler+0x1b0>)
 8002f26:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2a:	0a9b      	lsrs	r3, r3, #10
 8002f2c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f32:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a5f      	ldr	r2, [pc, #380]	@ (80030c8 <HAL_DMA_IRQHandler+0x1b4>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d04a      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a5d      	ldr	r2, [pc, #372]	@ (80030cc <HAL_DMA_IRQHandler+0x1b8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d045      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a5c      	ldr	r2, [pc, #368]	@ (80030d0 <HAL_DMA_IRQHandler+0x1bc>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d040      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a5a      	ldr	r2, [pc, #360]	@ (80030d4 <HAL_DMA_IRQHandler+0x1c0>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d03b      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a59      	ldr	r2, [pc, #356]	@ (80030d8 <HAL_DMA_IRQHandler+0x1c4>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d036      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a57      	ldr	r2, [pc, #348]	@ (80030dc <HAL_DMA_IRQHandler+0x1c8>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d031      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a56      	ldr	r2, [pc, #344]	@ (80030e0 <HAL_DMA_IRQHandler+0x1cc>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d02c      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a54      	ldr	r2, [pc, #336]	@ (80030e4 <HAL_DMA_IRQHandler+0x1d0>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d027      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a53      	ldr	r2, [pc, #332]	@ (80030e8 <HAL_DMA_IRQHandler+0x1d4>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d022      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a51      	ldr	r2, [pc, #324]	@ (80030ec <HAL_DMA_IRQHandler+0x1d8>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d01d      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a50      	ldr	r2, [pc, #320]	@ (80030f0 <HAL_DMA_IRQHandler+0x1dc>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d018      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a4e      	ldr	r2, [pc, #312]	@ (80030f4 <HAL_DMA_IRQHandler+0x1e0>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d013      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a4d      	ldr	r2, [pc, #308]	@ (80030f8 <HAL_DMA_IRQHandler+0x1e4>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d00e      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a4b      	ldr	r2, [pc, #300]	@ (80030fc <HAL_DMA_IRQHandler+0x1e8>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d009      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a4a      	ldr	r2, [pc, #296]	@ (8003100 <HAL_DMA_IRQHandler+0x1ec>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d004      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xd2>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a48      	ldr	r2, [pc, #288]	@ (8003104 <HAL_DMA_IRQHandler+0x1f0>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d101      	bne.n	8002fea <HAL_DMA_IRQHandler+0xd6>
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e000      	b.n	8002fec <HAL_DMA_IRQHandler+0xd8>
 8002fea:	2300      	movs	r3, #0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 842b 	beq.w	8003848 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff6:	f003 031f 	and.w	r3, r3, #31
 8002ffa:	2208      	movs	r2, #8
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 80a2 	beq.w	800314c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a2e      	ldr	r2, [pc, #184]	@ (80030c8 <HAL_DMA_IRQHandler+0x1b4>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d04a      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a2d      	ldr	r2, [pc, #180]	@ (80030cc <HAL_DMA_IRQHandler+0x1b8>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d045      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a2b      	ldr	r2, [pc, #172]	@ (80030d0 <HAL_DMA_IRQHandler+0x1bc>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d040      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a2a      	ldr	r2, [pc, #168]	@ (80030d4 <HAL_DMA_IRQHandler+0x1c0>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d03b      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a28      	ldr	r2, [pc, #160]	@ (80030d8 <HAL_DMA_IRQHandler+0x1c4>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d036      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a27      	ldr	r2, [pc, #156]	@ (80030dc <HAL_DMA_IRQHandler+0x1c8>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d031      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a25      	ldr	r2, [pc, #148]	@ (80030e0 <HAL_DMA_IRQHandler+0x1cc>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d02c      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a24      	ldr	r2, [pc, #144]	@ (80030e4 <HAL_DMA_IRQHandler+0x1d0>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d027      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a22      	ldr	r2, [pc, #136]	@ (80030e8 <HAL_DMA_IRQHandler+0x1d4>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d022      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a21      	ldr	r2, [pc, #132]	@ (80030ec <HAL_DMA_IRQHandler+0x1d8>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d01d      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a1f      	ldr	r2, [pc, #124]	@ (80030f0 <HAL_DMA_IRQHandler+0x1dc>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d018      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a1e      	ldr	r2, [pc, #120]	@ (80030f4 <HAL_DMA_IRQHandler+0x1e0>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d013      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a1c      	ldr	r2, [pc, #112]	@ (80030f8 <HAL_DMA_IRQHandler+0x1e4>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d00e      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a1b      	ldr	r2, [pc, #108]	@ (80030fc <HAL_DMA_IRQHandler+0x1e8>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d009      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a19      	ldr	r2, [pc, #100]	@ (8003100 <HAL_DMA_IRQHandler+0x1ec>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d004      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x194>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a18      	ldr	r2, [pc, #96]	@ (8003104 <HAL_DMA_IRQHandler+0x1f0>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d12f      	bne.n	8003108 <HAL_DMA_IRQHandler+0x1f4>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0304 	and.w	r3, r3, #4
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	bf14      	ite	ne
 80030b6:	2301      	movne	r3, #1
 80030b8:	2300      	moveq	r3, #0
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	e02e      	b.n	800311c <HAL_DMA_IRQHandler+0x208>
 80030be:	bf00      	nop
 80030c0:	24000000 	.word	0x24000000
 80030c4:	1b4e81b5 	.word	0x1b4e81b5
 80030c8:	40020010 	.word	0x40020010
 80030cc:	40020028 	.word	0x40020028
 80030d0:	40020040 	.word	0x40020040
 80030d4:	40020058 	.word	0x40020058
 80030d8:	40020070 	.word	0x40020070
 80030dc:	40020088 	.word	0x40020088
 80030e0:	400200a0 	.word	0x400200a0
 80030e4:	400200b8 	.word	0x400200b8
 80030e8:	40020410 	.word	0x40020410
 80030ec:	40020428 	.word	0x40020428
 80030f0:	40020440 	.word	0x40020440
 80030f4:	40020458 	.word	0x40020458
 80030f8:	40020470 	.word	0x40020470
 80030fc:	40020488 	.word	0x40020488
 8003100:	400204a0 	.word	0x400204a0
 8003104:	400204b8 	.word	0x400204b8
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0308 	and.w	r3, r3, #8
 8003112:	2b00      	cmp	r3, #0
 8003114:	bf14      	ite	ne
 8003116:	2301      	movne	r3, #1
 8003118:	2300      	moveq	r3, #0
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b00      	cmp	r3, #0
 800311e:	d015      	beq.n	800314c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f022 0204 	bic.w	r2, r2, #4
 800312e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003134:	f003 031f 	and.w	r3, r3, #31
 8003138:	2208      	movs	r2, #8
 800313a:	409a      	lsls	r2, r3
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003144:	f043 0201 	orr.w	r2, r3, #1
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003150:	f003 031f 	and.w	r3, r3, #31
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	fa22 f303 	lsr.w	r3, r2, r3
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b00      	cmp	r3, #0
 8003160:	d06e      	beq.n	8003240 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a69      	ldr	r2, [pc, #420]	@ (800330c <HAL_DMA_IRQHandler+0x3f8>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d04a      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a67      	ldr	r2, [pc, #412]	@ (8003310 <HAL_DMA_IRQHandler+0x3fc>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d045      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a66      	ldr	r2, [pc, #408]	@ (8003314 <HAL_DMA_IRQHandler+0x400>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d040      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a64      	ldr	r2, [pc, #400]	@ (8003318 <HAL_DMA_IRQHandler+0x404>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d03b      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a63      	ldr	r2, [pc, #396]	@ (800331c <HAL_DMA_IRQHandler+0x408>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d036      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a61      	ldr	r2, [pc, #388]	@ (8003320 <HAL_DMA_IRQHandler+0x40c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d031      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a60      	ldr	r2, [pc, #384]	@ (8003324 <HAL_DMA_IRQHandler+0x410>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d02c      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a5e      	ldr	r2, [pc, #376]	@ (8003328 <HAL_DMA_IRQHandler+0x414>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d027      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a5d      	ldr	r2, [pc, #372]	@ (800332c <HAL_DMA_IRQHandler+0x418>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d022      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a5b      	ldr	r2, [pc, #364]	@ (8003330 <HAL_DMA_IRQHandler+0x41c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d01d      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a5a      	ldr	r2, [pc, #360]	@ (8003334 <HAL_DMA_IRQHandler+0x420>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d018      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a58      	ldr	r2, [pc, #352]	@ (8003338 <HAL_DMA_IRQHandler+0x424>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d013      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a57      	ldr	r2, [pc, #348]	@ (800333c <HAL_DMA_IRQHandler+0x428>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d00e      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a55      	ldr	r2, [pc, #340]	@ (8003340 <HAL_DMA_IRQHandler+0x42c>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d009      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a54      	ldr	r2, [pc, #336]	@ (8003344 <HAL_DMA_IRQHandler+0x430>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d004      	beq.n	8003202 <HAL_DMA_IRQHandler+0x2ee>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a52      	ldr	r2, [pc, #328]	@ (8003348 <HAL_DMA_IRQHandler+0x434>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d10a      	bne.n	8003218 <HAL_DMA_IRQHandler+0x304>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800320c:	2b00      	cmp	r3, #0
 800320e:	bf14      	ite	ne
 8003210:	2301      	movne	r3, #1
 8003212:	2300      	moveq	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	e003      	b.n	8003220 <HAL_DMA_IRQHandler+0x30c>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2300      	movs	r3, #0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00d      	beq.n	8003240 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003228:	f003 031f 	and.w	r3, r3, #31
 800322c:	2201      	movs	r2, #1
 800322e:	409a      	lsls	r2, r3
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003238:	f043 0202 	orr.w	r2, r3, #2
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003244:	f003 031f 	and.w	r3, r3, #31
 8003248:	2204      	movs	r2, #4
 800324a:	409a      	lsls	r2, r3
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	4013      	ands	r3, r2
 8003250:	2b00      	cmp	r3, #0
 8003252:	f000 808f 	beq.w	8003374 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a2c      	ldr	r2, [pc, #176]	@ (800330c <HAL_DMA_IRQHandler+0x3f8>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d04a      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a2a      	ldr	r2, [pc, #168]	@ (8003310 <HAL_DMA_IRQHandler+0x3fc>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d045      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a29      	ldr	r2, [pc, #164]	@ (8003314 <HAL_DMA_IRQHandler+0x400>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d040      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a27      	ldr	r2, [pc, #156]	@ (8003318 <HAL_DMA_IRQHandler+0x404>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d03b      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a26      	ldr	r2, [pc, #152]	@ (800331c <HAL_DMA_IRQHandler+0x408>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d036      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a24      	ldr	r2, [pc, #144]	@ (8003320 <HAL_DMA_IRQHandler+0x40c>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d031      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a23      	ldr	r2, [pc, #140]	@ (8003324 <HAL_DMA_IRQHandler+0x410>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d02c      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a21      	ldr	r2, [pc, #132]	@ (8003328 <HAL_DMA_IRQHandler+0x414>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d027      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a20      	ldr	r2, [pc, #128]	@ (800332c <HAL_DMA_IRQHandler+0x418>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d022      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a1e      	ldr	r2, [pc, #120]	@ (8003330 <HAL_DMA_IRQHandler+0x41c>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d01d      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a1d      	ldr	r2, [pc, #116]	@ (8003334 <HAL_DMA_IRQHandler+0x420>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d018      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003338 <HAL_DMA_IRQHandler+0x424>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d013      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a1a      	ldr	r2, [pc, #104]	@ (800333c <HAL_DMA_IRQHandler+0x428>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d00e      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a18      	ldr	r2, [pc, #96]	@ (8003340 <HAL_DMA_IRQHandler+0x42c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d009      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a17      	ldr	r2, [pc, #92]	@ (8003344 <HAL_DMA_IRQHandler+0x430>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d004      	beq.n	80032f6 <HAL_DMA_IRQHandler+0x3e2>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a15      	ldr	r2, [pc, #84]	@ (8003348 <HAL_DMA_IRQHandler+0x434>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d12a      	bne.n	800334c <HAL_DMA_IRQHandler+0x438>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0302 	and.w	r3, r3, #2
 8003300:	2b00      	cmp	r3, #0
 8003302:	bf14      	ite	ne
 8003304:	2301      	movne	r3, #1
 8003306:	2300      	moveq	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	e023      	b.n	8003354 <HAL_DMA_IRQHandler+0x440>
 800330c:	40020010 	.word	0x40020010
 8003310:	40020028 	.word	0x40020028
 8003314:	40020040 	.word	0x40020040
 8003318:	40020058 	.word	0x40020058
 800331c:	40020070 	.word	0x40020070
 8003320:	40020088 	.word	0x40020088
 8003324:	400200a0 	.word	0x400200a0
 8003328:	400200b8 	.word	0x400200b8
 800332c:	40020410 	.word	0x40020410
 8003330:	40020428 	.word	0x40020428
 8003334:	40020440 	.word	0x40020440
 8003338:	40020458 	.word	0x40020458
 800333c:	40020470 	.word	0x40020470
 8003340:	40020488 	.word	0x40020488
 8003344:	400204a0 	.word	0x400204a0
 8003348:	400204b8 	.word	0x400204b8
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2300      	movs	r3, #0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00d      	beq.n	8003374 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800335c:	f003 031f 	and.w	r3, r3, #31
 8003360:	2204      	movs	r2, #4
 8003362:	409a      	lsls	r2, r3
 8003364:	6a3b      	ldr	r3, [r7, #32]
 8003366:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800336c:	f043 0204 	orr.w	r2, r3, #4
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003378:	f003 031f 	and.w	r3, r3, #31
 800337c:	2210      	movs	r2, #16
 800337e:	409a      	lsls	r2, r3
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	4013      	ands	r3, r2
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 80a6 	beq.w	80034d6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a85      	ldr	r2, [pc, #532]	@ (80035a4 <HAL_DMA_IRQHandler+0x690>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d04a      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a83      	ldr	r2, [pc, #524]	@ (80035a8 <HAL_DMA_IRQHandler+0x694>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d045      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a82      	ldr	r2, [pc, #520]	@ (80035ac <HAL_DMA_IRQHandler+0x698>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d040      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a80      	ldr	r2, [pc, #512]	@ (80035b0 <HAL_DMA_IRQHandler+0x69c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d03b      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a7f      	ldr	r2, [pc, #508]	@ (80035b4 <HAL_DMA_IRQHandler+0x6a0>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d036      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a7d      	ldr	r2, [pc, #500]	@ (80035b8 <HAL_DMA_IRQHandler+0x6a4>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d031      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a7c      	ldr	r2, [pc, #496]	@ (80035bc <HAL_DMA_IRQHandler+0x6a8>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d02c      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a7a      	ldr	r2, [pc, #488]	@ (80035c0 <HAL_DMA_IRQHandler+0x6ac>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d027      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a79      	ldr	r2, [pc, #484]	@ (80035c4 <HAL_DMA_IRQHandler+0x6b0>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d022      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a77      	ldr	r2, [pc, #476]	@ (80035c8 <HAL_DMA_IRQHandler+0x6b4>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d01d      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a76      	ldr	r2, [pc, #472]	@ (80035cc <HAL_DMA_IRQHandler+0x6b8>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d018      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a74      	ldr	r2, [pc, #464]	@ (80035d0 <HAL_DMA_IRQHandler+0x6bc>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d013      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a73      	ldr	r2, [pc, #460]	@ (80035d4 <HAL_DMA_IRQHandler+0x6c0>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d00e      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a71      	ldr	r2, [pc, #452]	@ (80035d8 <HAL_DMA_IRQHandler+0x6c4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d009      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a70      	ldr	r2, [pc, #448]	@ (80035dc <HAL_DMA_IRQHandler+0x6c8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d004      	beq.n	800342a <HAL_DMA_IRQHandler+0x516>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a6e      	ldr	r2, [pc, #440]	@ (80035e0 <HAL_DMA_IRQHandler+0x6cc>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d10a      	bne.n	8003440 <HAL_DMA_IRQHandler+0x52c>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0308 	and.w	r3, r3, #8
 8003434:	2b00      	cmp	r3, #0
 8003436:	bf14      	ite	ne
 8003438:	2301      	movne	r3, #1
 800343a:	2300      	moveq	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	e009      	b.n	8003454 <HAL_DMA_IRQHandler+0x540>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0304 	and.w	r3, r3, #4
 800344a:	2b00      	cmp	r3, #0
 800344c:	bf14      	ite	ne
 800344e:	2301      	movne	r3, #1
 8003450:	2300      	moveq	r3, #0
 8003452:	b2db      	uxtb	r3, r3
 8003454:	2b00      	cmp	r3, #0
 8003456:	d03e      	beq.n	80034d6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345c:	f003 031f 	and.w	r3, r3, #31
 8003460:	2210      	movs	r2, #16
 8003462:	409a      	lsls	r2, r3
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d018      	beq.n	80034a8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d108      	bne.n	8003496 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003488:	2b00      	cmp	r3, #0
 800348a:	d024      	beq.n	80034d6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	4798      	blx	r3
 8003494:	e01f      	b.n	80034d6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800349a:	2b00      	cmp	r3, #0
 800349c:	d01b      	beq.n	80034d6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	4798      	blx	r3
 80034a6:	e016      	b.n	80034d6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d107      	bne.n	80034c6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0208 	bic.w	r2, r2, #8
 80034c4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034da:	f003 031f 	and.w	r3, r3, #31
 80034de:	2220      	movs	r2, #32
 80034e0:	409a      	lsls	r2, r3
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	4013      	ands	r3, r2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	f000 8110 	beq.w	800370c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a2c      	ldr	r2, [pc, #176]	@ (80035a4 <HAL_DMA_IRQHandler+0x690>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d04a      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a2b      	ldr	r2, [pc, #172]	@ (80035a8 <HAL_DMA_IRQHandler+0x694>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d045      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a29      	ldr	r2, [pc, #164]	@ (80035ac <HAL_DMA_IRQHandler+0x698>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d040      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a28      	ldr	r2, [pc, #160]	@ (80035b0 <HAL_DMA_IRQHandler+0x69c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d03b      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a26      	ldr	r2, [pc, #152]	@ (80035b4 <HAL_DMA_IRQHandler+0x6a0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d036      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a25      	ldr	r2, [pc, #148]	@ (80035b8 <HAL_DMA_IRQHandler+0x6a4>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d031      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a23      	ldr	r2, [pc, #140]	@ (80035bc <HAL_DMA_IRQHandler+0x6a8>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d02c      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a22      	ldr	r2, [pc, #136]	@ (80035c0 <HAL_DMA_IRQHandler+0x6ac>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d027      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a20      	ldr	r2, [pc, #128]	@ (80035c4 <HAL_DMA_IRQHandler+0x6b0>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d022      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a1f      	ldr	r2, [pc, #124]	@ (80035c8 <HAL_DMA_IRQHandler+0x6b4>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d01d      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a1d      	ldr	r2, [pc, #116]	@ (80035cc <HAL_DMA_IRQHandler+0x6b8>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d018      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a1c      	ldr	r2, [pc, #112]	@ (80035d0 <HAL_DMA_IRQHandler+0x6bc>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d013      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a1a      	ldr	r2, [pc, #104]	@ (80035d4 <HAL_DMA_IRQHandler+0x6c0>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d00e      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a19      	ldr	r2, [pc, #100]	@ (80035d8 <HAL_DMA_IRQHandler+0x6c4>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d009      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a17      	ldr	r2, [pc, #92]	@ (80035dc <HAL_DMA_IRQHandler+0x6c8>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d004      	beq.n	800358c <HAL_DMA_IRQHandler+0x678>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a16      	ldr	r2, [pc, #88]	@ (80035e0 <HAL_DMA_IRQHandler+0x6cc>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d12b      	bne.n	80035e4 <HAL_DMA_IRQHandler+0x6d0>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0310 	and.w	r3, r3, #16
 8003596:	2b00      	cmp	r3, #0
 8003598:	bf14      	ite	ne
 800359a:	2301      	movne	r3, #1
 800359c:	2300      	moveq	r3, #0
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	e02a      	b.n	80035f8 <HAL_DMA_IRQHandler+0x6e4>
 80035a2:	bf00      	nop
 80035a4:	40020010 	.word	0x40020010
 80035a8:	40020028 	.word	0x40020028
 80035ac:	40020040 	.word	0x40020040
 80035b0:	40020058 	.word	0x40020058
 80035b4:	40020070 	.word	0x40020070
 80035b8:	40020088 	.word	0x40020088
 80035bc:	400200a0 	.word	0x400200a0
 80035c0:	400200b8 	.word	0x400200b8
 80035c4:	40020410 	.word	0x40020410
 80035c8:	40020428 	.word	0x40020428
 80035cc:	40020440 	.word	0x40020440
 80035d0:	40020458 	.word	0x40020458
 80035d4:	40020470 	.word	0x40020470
 80035d8:	40020488 	.word	0x40020488
 80035dc:	400204a0 	.word	0x400204a0
 80035e0:	400204b8 	.word	0x400204b8
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	bf14      	ite	ne
 80035f2:	2301      	movne	r3, #1
 80035f4:	2300      	moveq	r3, #0
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 8087 	beq.w	800370c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003602:	f003 031f 	and.w	r3, r3, #31
 8003606:	2220      	movs	r2, #32
 8003608:	409a      	lsls	r2, r3
 800360a:	6a3b      	ldr	r3, [r7, #32]
 800360c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b04      	cmp	r3, #4
 8003618:	d139      	bne.n	800368e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f022 0216 	bic.w	r2, r2, #22
 8003628:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	695a      	ldr	r2, [r3, #20]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003638:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363e:	2b00      	cmp	r3, #0
 8003640:	d103      	bne.n	800364a <HAL_DMA_IRQHandler+0x736>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003646:	2b00      	cmp	r3, #0
 8003648:	d007      	beq.n	800365a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0208 	bic.w	r2, r2, #8
 8003658:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800365e:	f003 031f 	and.w	r3, r3, #31
 8003662:	223f      	movs	r2, #63	@ 0x3f
 8003664:	409a      	lsls	r2, r3
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800367e:	2b00      	cmp	r3, #0
 8003680:	f000 834a 	beq.w	8003d18 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	4798      	blx	r3
          }
          return;
 800368c:	e344      	b.n	8003d18 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d018      	beq.n	80036ce <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d108      	bne.n	80036bc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d02c      	beq.n	800370c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	4798      	blx	r3
 80036ba:	e027      	b.n	800370c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d023      	beq.n	800370c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	4798      	blx	r3
 80036cc:	e01e      	b.n	800370c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10f      	bne.n	80036fc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f022 0210 	bic.w	r2, r2, #16
 80036ea:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003710:	2b00      	cmp	r3, #0
 8003712:	f000 8306 	beq.w	8003d22 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 8088 	beq.w	8003834 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2204      	movs	r2, #4
 8003728:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a7a      	ldr	r2, [pc, #488]	@ (800391c <HAL_DMA_IRQHandler+0xa08>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d04a      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a79      	ldr	r2, [pc, #484]	@ (8003920 <HAL_DMA_IRQHandler+0xa0c>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d045      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a77      	ldr	r2, [pc, #476]	@ (8003924 <HAL_DMA_IRQHandler+0xa10>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d040      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a76      	ldr	r2, [pc, #472]	@ (8003928 <HAL_DMA_IRQHandler+0xa14>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d03b      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a74      	ldr	r2, [pc, #464]	@ (800392c <HAL_DMA_IRQHandler+0xa18>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d036      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a73      	ldr	r2, [pc, #460]	@ (8003930 <HAL_DMA_IRQHandler+0xa1c>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d031      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a71      	ldr	r2, [pc, #452]	@ (8003934 <HAL_DMA_IRQHandler+0xa20>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d02c      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a70      	ldr	r2, [pc, #448]	@ (8003938 <HAL_DMA_IRQHandler+0xa24>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d027      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a6e      	ldr	r2, [pc, #440]	@ (800393c <HAL_DMA_IRQHandler+0xa28>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d022      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a6d      	ldr	r2, [pc, #436]	@ (8003940 <HAL_DMA_IRQHandler+0xa2c>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d01d      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a6b      	ldr	r2, [pc, #428]	@ (8003944 <HAL_DMA_IRQHandler+0xa30>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d018      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a6a      	ldr	r2, [pc, #424]	@ (8003948 <HAL_DMA_IRQHandler+0xa34>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d013      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a68      	ldr	r2, [pc, #416]	@ (800394c <HAL_DMA_IRQHandler+0xa38>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d00e      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a67      	ldr	r2, [pc, #412]	@ (8003950 <HAL_DMA_IRQHandler+0xa3c>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d009      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a65      	ldr	r2, [pc, #404]	@ (8003954 <HAL_DMA_IRQHandler+0xa40>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d004      	beq.n	80037cc <HAL_DMA_IRQHandler+0x8b8>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a64      	ldr	r2, [pc, #400]	@ (8003958 <HAL_DMA_IRQHandler+0xa44>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d108      	bne.n	80037de <HAL_DMA_IRQHandler+0x8ca>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0201 	bic.w	r2, r2, #1
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	e007      	b.n	80037ee <HAL_DMA_IRQHandler+0x8da>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 0201 	bic.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	3301      	adds	r3, #1
 80037f2:	60fb      	str	r3, [r7, #12]
 80037f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d307      	bcc.n	800380a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0301 	and.w	r3, r3, #1
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1f2      	bne.n	80037ee <HAL_DMA_IRQHandler+0x8da>
 8003808:	e000      	b.n	800380c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800380a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0301 	and.w	r3, r3, #1
 8003816:	2b00      	cmp	r3, #0
 8003818:	d004      	beq.n	8003824 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2203      	movs	r2, #3
 800381e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003822:	e003      	b.n	800382c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 8272 	beq.w	8003d22 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	4798      	blx	r3
 8003846:	e26c      	b.n	8003d22 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a43      	ldr	r2, [pc, #268]	@ (800395c <HAL_DMA_IRQHandler+0xa48>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d022      	beq.n	8003898 <HAL_DMA_IRQHandler+0x984>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a42      	ldr	r2, [pc, #264]	@ (8003960 <HAL_DMA_IRQHandler+0xa4c>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d01d      	beq.n	8003898 <HAL_DMA_IRQHandler+0x984>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a40      	ldr	r2, [pc, #256]	@ (8003964 <HAL_DMA_IRQHandler+0xa50>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d018      	beq.n	8003898 <HAL_DMA_IRQHandler+0x984>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a3f      	ldr	r2, [pc, #252]	@ (8003968 <HAL_DMA_IRQHandler+0xa54>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d013      	beq.n	8003898 <HAL_DMA_IRQHandler+0x984>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a3d      	ldr	r2, [pc, #244]	@ (800396c <HAL_DMA_IRQHandler+0xa58>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d00e      	beq.n	8003898 <HAL_DMA_IRQHandler+0x984>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a3c      	ldr	r2, [pc, #240]	@ (8003970 <HAL_DMA_IRQHandler+0xa5c>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d009      	beq.n	8003898 <HAL_DMA_IRQHandler+0x984>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a3a      	ldr	r2, [pc, #232]	@ (8003974 <HAL_DMA_IRQHandler+0xa60>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d004      	beq.n	8003898 <HAL_DMA_IRQHandler+0x984>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a39      	ldr	r2, [pc, #228]	@ (8003978 <HAL_DMA_IRQHandler+0xa64>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d101      	bne.n	800389c <HAL_DMA_IRQHandler+0x988>
 8003898:	2301      	movs	r3, #1
 800389a:	e000      	b.n	800389e <HAL_DMA_IRQHandler+0x98a>
 800389c:	2300      	movs	r3, #0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 823f 	beq.w	8003d22 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b0:	f003 031f 	and.w	r3, r3, #31
 80038b4:	2204      	movs	r2, #4
 80038b6:	409a      	lsls	r2, r3
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	4013      	ands	r3, r2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f000 80cd 	beq.w	8003a5c <HAL_DMA_IRQHandler+0xb48>
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	f003 0304 	and.w	r3, r3, #4
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f000 80c7 	beq.w	8003a5c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d2:	f003 031f 	and.w	r3, r3, #31
 80038d6:	2204      	movs	r2, #4
 80038d8:	409a      	lsls	r2, r3
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d049      	beq.n	800397c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d109      	bne.n	8003906 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f000 8210 	beq.w	8003d1c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003904:	e20a      	b.n	8003d1c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	2b00      	cmp	r3, #0
 800390c:	f000 8206 	beq.w	8003d1c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003918:	e200      	b.n	8003d1c <HAL_DMA_IRQHandler+0xe08>
 800391a:	bf00      	nop
 800391c:	40020010 	.word	0x40020010
 8003920:	40020028 	.word	0x40020028
 8003924:	40020040 	.word	0x40020040
 8003928:	40020058 	.word	0x40020058
 800392c:	40020070 	.word	0x40020070
 8003930:	40020088 	.word	0x40020088
 8003934:	400200a0 	.word	0x400200a0
 8003938:	400200b8 	.word	0x400200b8
 800393c:	40020410 	.word	0x40020410
 8003940:	40020428 	.word	0x40020428
 8003944:	40020440 	.word	0x40020440
 8003948:	40020458 	.word	0x40020458
 800394c:	40020470 	.word	0x40020470
 8003950:	40020488 	.word	0x40020488
 8003954:	400204a0 	.word	0x400204a0
 8003958:	400204b8 	.word	0x400204b8
 800395c:	58025408 	.word	0x58025408
 8003960:	5802541c 	.word	0x5802541c
 8003964:	58025430 	.word	0x58025430
 8003968:	58025444 	.word	0x58025444
 800396c:	58025458 	.word	0x58025458
 8003970:	5802546c 	.word	0x5802546c
 8003974:	58025480 	.word	0x58025480
 8003978:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	f003 0320 	and.w	r3, r3, #32
 8003982:	2b00      	cmp	r3, #0
 8003984:	d160      	bne.n	8003a48 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a7f      	ldr	r2, [pc, #508]	@ (8003b88 <HAL_DMA_IRQHandler+0xc74>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d04a      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a7d      	ldr	r2, [pc, #500]	@ (8003b8c <HAL_DMA_IRQHandler+0xc78>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d045      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a7c      	ldr	r2, [pc, #496]	@ (8003b90 <HAL_DMA_IRQHandler+0xc7c>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d040      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a7a      	ldr	r2, [pc, #488]	@ (8003b94 <HAL_DMA_IRQHandler+0xc80>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d03b      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a79      	ldr	r2, [pc, #484]	@ (8003b98 <HAL_DMA_IRQHandler+0xc84>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d036      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a77      	ldr	r2, [pc, #476]	@ (8003b9c <HAL_DMA_IRQHandler+0xc88>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d031      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a76      	ldr	r2, [pc, #472]	@ (8003ba0 <HAL_DMA_IRQHandler+0xc8c>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d02c      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a74      	ldr	r2, [pc, #464]	@ (8003ba4 <HAL_DMA_IRQHandler+0xc90>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d027      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a73      	ldr	r2, [pc, #460]	@ (8003ba8 <HAL_DMA_IRQHandler+0xc94>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d022      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a71      	ldr	r2, [pc, #452]	@ (8003bac <HAL_DMA_IRQHandler+0xc98>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d01d      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a70      	ldr	r2, [pc, #448]	@ (8003bb0 <HAL_DMA_IRQHandler+0xc9c>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d018      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a6e      	ldr	r2, [pc, #440]	@ (8003bb4 <HAL_DMA_IRQHandler+0xca0>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d013      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a6d      	ldr	r2, [pc, #436]	@ (8003bb8 <HAL_DMA_IRQHandler+0xca4>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d00e      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a6b      	ldr	r2, [pc, #428]	@ (8003bbc <HAL_DMA_IRQHandler+0xca8>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d009      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a6a      	ldr	r2, [pc, #424]	@ (8003bc0 <HAL_DMA_IRQHandler+0xcac>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d004      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xb12>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a68      	ldr	r2, [pc, #416]	@ (8003bc4 <HAL_DMA_IRQHandler+0xcb0>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d108      	bne.n	8003a38 <HAL_DMA_IRQHandler+0xb24>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 0208 	bic.w	r2, r2, #8
 8003a34:	601a      	str	r2, [r3, #0]
 8003a36:	e007      	b.n	8003a48 <HAL_DMA_IRQHandler+0xb34>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f022 0204 	bic.w	r2, r2, #4
 8003a46:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 8165 	beq.w	8003d1c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a5a:	e15f      	b.n	8003d1c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a60:	f003 031f 	and.w	r3, r3, #31
 8003a64:	2202      	movs	r2, #2
 8003a66:	409a      	lsls	r2, r3
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f000 80c5 	beq.w	8003bfc <HAL_DMA_IRQHandler+0xce8>
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	f003 0302 	and.w	r3, r3, #2
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 80bf 	beq.w	8003bfc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a82:	f003 031f 	and.w	r3, r3, #31
 8003a86:	2202      	movs	r2, #2
 8003a88:	409a      	lsls	r2, r3
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d018      	beq.n	8003aca <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d109      	bne.n	8003ab6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	f000 813a 	beq.w	8003d20 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ab4:	e134      	b.n	8003d20 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 8130 	beq.w	8003d20 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ac8:	e12a      	b.n	8003d20 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	f003 0320 	and.w	r3, r3, #32
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f040 8089 	bne.w	8003be8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a2b      	ldr	r2, [pc, #172]	@ (8003b88 <HAL_DMA_IRQHandler+0xc74>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d04a      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a29      	ldr	r2, [pc, #164]	@ (8003b8c <HAL_DMA_IRQHandler+0xc78>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d045      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a28      	ldr	r2, [pc, #160]	@ (8003b90 <HAL_DMA_IRQHandler+0xc7c>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d040      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a26      	ldr	r2, [pc, #152]	@ (8003b94 <HAL_DMA_IRQHandler+0xc80>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d03b      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a25      	ldr	r2, [pc, #148]	@ (8003b98 <HAL_DMA_IRQHandler+0xc84>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d036      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a23      	ldr	r2, [pc, #140]	@ (8003b9c <HAL_DMA_IRQHandler+0xc88>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d031      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a22      	ldr	r2, [pc, #136]	@ (8003ba0 <HAL_DMA_IRQHandler+0xc8c>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d02c      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a20      	ldr	r2, [pc, #128]	@ (8003ba4 <HAL_DMA_IRQHandler+0xc90>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d027      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ba8 <HAL_DMA_IRQHandler+0xc94>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d022      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a1d      	ldr	r2, [pc, #116]	@ (8003bac <HAL_DMA_IRQHandler+0xc98>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d01d      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003bb0 <HAL_DMA_IRQHandler+0xc9c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d018      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a1a      	ldr	r2, [pc, #104]	@ (8003bb4 <HAL_DMA_IRQHandler+0xca0>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d013      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a19      	ldr	r2, [pc, #100]	@ (8003bb8 <HAL_DMA_IRQHandler+0xca4>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d00e      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a17      	ldr	r2, [pc, #92]	@ (8003bbc <HAL_DMA_IRQHandler+0xca8>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d009      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a16      	ldr	r2, [pc, #88]	@ (8003bc0 <HAL_DMA_IRQHandler+0xcac>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d004      	beq.n	8003b76 <HAL_DMA_IRQHandler+0xc62>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a14      	ldr	r2, [pc, #80]	@ (8003bc4 <HAL_DMA_IRQHandler+0xcb0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d128      	bne.n	8003bc8 <HAL_DMA_IRQHandler+0xcb4>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 0214 	bic.w	r2, r2, #20
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	e027      	b.n	8003bd8 <HAL_DMA_IRQHandler+0xcc4>
 8003b88:	40020010 	.word	0x40020010
 8003b8c:	40020028 	.word	0x40020028
 8003b90:	40020040 	.word	0x40020040
 8003b94:	40020058 	.word	0x40020058
 8003b98:	40020070 	.word	0x40020070
 8003b9c:	40020088 	.word	0x40020088
 8003ba0:	400200a0 	.word	0x400200a0
 8003ba4:	400200b8 	.word	0x400200b8
 8003ba8:	40020410 	.word	0x40020410
 8003bac:	40020428 	.word	0x40020428
 8003bb0:	40020440 	.word	0x40020440
 8003bb4:	40020458 	.word	0x40020458
 8003bb8:	40020470 	.word	0x40020470
 8003bbc:	40020488 	.word	0x40020488
 8003bc0:	400204a0 	.word	0x400204a0
 8003bc4:	400204b8 	.word	0x400204b8
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f022 020a 	bic.w	r2, r2, #10
 8003bd6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 8097 	beq.w	8003d20 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003bfa:	e091      	b.n	8003d20 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c00:	f003 031f 	and.w	r3, r3, #31
 8003c04:	2208      	movs	r2, #8
 8003c06:	409a      	lsls	r2, r3
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 8088 	beq.w	8003d22 <HAL_DMA_IRQHandler+0xe0e>
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f003 0308 	and.w	r3, r3, #8
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 8082 	beq.w	8003d22 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a41      	ldr	r2, [pc, #260]	@ (8003d28 <HAL_DMA_IRQHandler+0xe14>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d04a      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a3f      	ldr	r2, [pc, #252]	@ (8003d2c <HAL_DMA_IRQHandler+0xe18>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d045      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a3e      	ldr	r2, [pc, #248]	@ (8003d30 <HAL_DMA_IRQHandler+0xe1c>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d040      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a3c      	ldr	r2, [pc, #240]	@ (8003d34 <HAL_DMA_IRQHandler+0xe20>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d03b      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a3b      	ldr	r2, [pc, #236]	@ (8003d38 <HAL_DMA_IRQHandler+0xe24>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d036      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a39      	ldr	r2, [pc, #228]	@ (8003d3c <HAL_DMA_IRQHandler+0xe28>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d031      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a38      	ldr	r2, [pc, #224]	@ (8003d40 <HAL_DMA_IRQHandler+0xe2c>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d02c      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a36      	ldr	r2, [pc, #216]	@ (8003d44 <HAL_DMA_IRQHandler+0xe30>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d027      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a35      	ldr	r2, [pc, #212]	@ (8003d48 <HAL_DMA_IRQHandler+0xe34>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d022      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a33      	ldr	r2, [pc, #204]	@ (8003d4c <HAL_DMA_IRQHandler+0xe38>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d01d      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a32      	ldr	r2, [pc, #200]	@ (8003d50 <HAL_DMA_IRQHandler+0xe3c>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d018      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a30      	ldr	r2, [pc, #192]	@ (8003d54 <HAL_DMA_IRQHandler+0xe40>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d013      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a2f      	ldr	r2, [pc, #188]	@ (8003d58 <HAL_DMA_IRQHandler+0xe44>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d00e      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a2d      	ldr	r2, [pc, #180]	@ (8003d5c <HAL_DMA_IRQHandler+0xe48>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d009      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a2c      	ldr	r2, [pc, #176]	@ (8003d60 <HAL_DMA_IRQHandler+0xe4c>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d004      	beq.n	8003cbe <HAL_DMA_IRQHandler+0xdaa>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a2a      	ldr	r2, [pc, #168]	@ (8003d64 <HAL_DMA_IRQHandler+0xe50>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d108      	bne.n	8003cd0 <HAL_DMA_IRQHandler+0xdbc>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 021c 	bic.w	r2, r2, #28
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e007      	b.n	8003ce0 <HAL_DMA_IRQHandler+0xdcc>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 020e 	bic.w	r2, r2, #14
 8003cde:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce4:	f003 031f 	and.w	r3, r3, #31
 8003ce8:	2201      	movs	r2, #1
 8003cea:	409a      	lsls	r2, r3
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d009      	beq.n	8003d22 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	4798      	blx	r3
 8003d16:	e004      	b.n	8003d22 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003d18:	bf00      	nop
 8003d1a:	e002      	b.n	8003d22 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d1c:	bf00      	nop
 8003d1e:	e000      	b.n	8003d22 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d20:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003d22:	3728      	adds	r7, #40	@ 0x28
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40020010 	.word	0x40020010
 8003d2c:	40020028 	.word	0x40020028
 8003d30:	40020040 	.word	0x40020040
 8003d34:	40020058 	.word	0x40020058
 8003d38:	40020070 	.word	0x40020070
 8003d3c:	40020088 	.word	0x40020088
 8003d40:	400200a0 	.word	0x400200a0
 8003d44:	400200b8 	.word	0x400200b8
 8003d48:	40020410 	.word	0x40020410
 8003d4c:	40020428 	.word	0x40020428
 8003d50:	40020440 	.word	0x40020440
 8003d54:	40020458 	.word	0x40020458
 8003d58:	40020470 	.word	0x40020470
 8003d5c:	40020488 	.word	0x40020488
 8003d60:	400204a0 	.word	0x400204a0
 8003d64:	400204b8 	.word	0x400204b8

08003d68 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b087      	sub	sp, #28
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
 8003d8c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d92:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d98:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a7f      	ldr	r2, [pc, #508]	@ (8003f9c <DMA_SetConfig+0x21c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d072      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a7d      	ldr	r2, [pc, #500]	@ (8003fa0 <DMA_SetConfig+0x220>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d06d      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a7c      	ldr	r2, [pc, #496]	@ (8003fa4 <DMA_SetConfig+0x224>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d068      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a7a      	ldr	r2, [pc, #488]	@ (8003fa8 <DMA_SetConfig+0x228>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d063      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a79      	ldr	r2, [pc, #484]	@ (8003fac <DMA_SetConfig+0x22c>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d05e      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a77      	ldr	r2, [pc, #476]	@ (8003fb0 <DMA_SetConfig+0x230>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d059      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a76      	ldr	r2, [pc, #472]	@ (8003fb4 <DMA_SetConfig+0x234>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d054      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a74      	ldr	r2, [pc, #464]	@ (8003fb8 <DMA_SetConfig+0x238>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d04f      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a73      	ldr	r2, [pc, #460]	@ (8003fbc <DMA_SetConfig+0x23c>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d04a      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a71      	ldr	r2, [pc, #452]	@ (8003fc0 <DMA_SetConfig+0x240>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d045      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a70      	ldr	r2, [pc, #448]	@ (8003fc4 <DMA_SetConfig+0x244>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d040      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a6e      	ldr	r2, [pc, #440]	@ (8003fc8 <DMA_SetConfig+0x248>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d03b      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a6d      	ldr	r2, [pc, #436]	@ (8003fcc <DMA_SetConfig+0x24c>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d036      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a6b      	ldr	r2, [pc, #428]	@ (8003fd0 <DMA_SetConfig+0x250>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d031      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a6a      	ldr	r2, [pc, #424]	@ (8003fd4 <DMA_SetConfig+0x254>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d02c      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a68      	ldr	r2, [pc, #416]	@ (8003fd8 <DMA_SetConfig+0x258>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d027      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a67      	ldr	r2, [pc, #412]	@ (8003fdc <DMA_SetConfig+0x25c>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d022      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a65      	ldr	r2, [pc, #404]	@ (8003fe0 <DMA_SetConfig+0x260>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d01d      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a64      	ldr	r2, [pc, #400]	@ (8003fe4 <DMA_SetConfig+0x264>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d018      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a62      	ldr	r2, [pc, #392]	@ (8003fe8 <DMA_SetConfig+0x268>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d013      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a61      	ldr	r2, [pc, #388]	@ (8003fec <DMA_SetConfig+0x26c>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d00e      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a5f      	ldr	r2, [pc, #380]	@ (8003ff0 <DMA_SetConfig+0x270>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d009      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a5e      	ldr	r2, [pc, #376]	@ (8003ff4 <DMA_SetConfig+0x274>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d004      	beq.n	8003e8a <DMA_SetConfig+0x10a>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a5c      	ldr	r2, [pc, #368]	@ (8003ff8 <DMA_SetConfig+0x278>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d101      	bne.n	8003e8e <DMA_SetConfig+0x10e>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e000      	b.n	8003e90 <DMA_SetConfig+0x110>
 8003e8e:	2300      	movs	r3, #0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00d      	beq.n	8003eb0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003e9c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d004      	beq.n	8003eb0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003eae:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a39      	ldr	r2, [pc, #228]	@ (8003f9c <DMA_SetConfig+0x21c>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d04a      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a38      	ldr	r2, [pc, #224]	@ (8003fa0 <DMA_SetConfig+0x220>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d045      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a36      	ldr	r2, [pc, #216]	@ (8003fa4 <DMA_SetConfig+0x224>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d040      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a35      	ldr	r2, [pc, #212]	@ (8003fa8 <DMA_SetConfig+0x228>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d03b      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a33      	ldr	r2, [pc, #204]	@ (8003fac <DMA_SetConfig+0x22c>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d036      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a32      	ldr	r2, [pc, #200]	@ (8003fb0 <DMA_SetConfig+0x230>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d031      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a30      	ldr	r2, [pc, #192]	@ (8003fb4 <DMA_SetConfig+0x234>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d02c      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a2f      	ldr	r2, [pc, #188]	@ (8003fb8 <DMA_SetConfig+0x238>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d027      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a2d      	ldr	r2, [pc, #180]	@ (8003fbc <DMA_SetConfig+0x23c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d022      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a2c      	ldr	r2, [pc, #176]	@ (8003fc0 <DMA_SetConfig+0x240>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d01d      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a2a      	ldr	r2, [pc, #168]	@ (8003fc4 <DMA_SetConfig+0x244>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d018      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a29      	ldr	r2, [pc, #164]	@ (8003fc8 <DMA_SetConfig+0x248>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d013      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a27      	ldr	r2, [pc, #156]	@ (8003fcc <DMA_SetConfig+0x24c>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d00e      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a26      	ldr	r2, [pc, #152]	@ (8003fd0 <DMA_SetConfig+0x250>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d009      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a24      	ldr	r2, [pc, #144]	@ (8003fd4 <DMA_SetConfig+0x254>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d004      	beq.n	8003f50 <DMA_SetConfig+0x1d0>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a23      	ldr	r2, [pc, #140]	@ (8003fd8 <DMA_SetConfig+0x258>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d101      	bne.n	8003f54 <DMA_SetConfig+0x1d4>
 8003f50:	2301      	movs	r3, #1
 8003f52:	e000      	b.n	8003f56 <DMA_SetConfig+0x1d6>
 8003f54:	2300      	movs	r3, #0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d059      	beq.n	800400e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f5e:	f003 031f 	and.w	r3, r3, #31
 8003f62:	223f      	movs	r2, #63	@ 0x3f
 8003f64:	409a      	lsls	r2, r3
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003f78:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	2b40      	cmp	r3, #64	@ 0x40
 8003f88:	d138      	bne.n	8003ffc <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	68ba      	ldr	r2, [r7, #8]
 8003f98:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003f9a:	e086      	b.n	80040aa <DMA_SetConfig+0x32a>
 8003f9c:	40020010 	.word	0x40020010
 8003fa0:	40020028 	.word	0x40020028
 8003fa4:	40020040 	.word	0x40020040
 8003fa8:	40020058 	.word	0x40020058
 8003fac:	40020070 	.word	0x40020070
 8003fb0:	40020088 	.word	0x40020088
 8003fb4:	400200a0 	.word	0x400200a0
 8003fb8:	400200b8 	.word	0x400200b8
 8003fbc:	40020410 	.word	0x40020410
 8003fc0:	40020428 	.word	0x40020428
 8003fc4:	40020440 	.word	0x40020440
 8003fc8:	40020458 	.word	0x40020458
 8003fcc:	40020470 	.word	0x40020470
 8003fd0:	40020488 	.word	0x40020488
 8003fd4:	400204a0 	.word	0x400204a0
 8003fd8:	400204b8 	.word	0x400204b8
 8003fdc:	58025408 	.word	0x58025408
 8003fe0:	5802541c 	.word	0x5802541c
 8003fe4:	58025430 	.word	0x58025430
 8003fe8:	58025444 	.word	0x58025444
 8003fec:	58025458 	.word	0x58025458
 8003ff0:	5802546c 	.word	0x5802546c
 8003ff4:	58025480 	.word	0x58025480
 8003ff8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	60da      	str	r2, [r3, #12]
}
 800400c:	e04d      	b.n	80040aa <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a29      	ldr	r2, [pc, #164]	@ (80040b8 <DMA_SetConfig+0x338>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d022      	beq.n	800405e <DMA_SetConfig+0x2de>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a27      	ldr	r2, [pc, #156]	@ (80040bc <DMA_SetConfig+0x33c>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d01d      	beq.n	800405e <DMA_SetConfig+0x2de>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a26      	ldr	r2, [pc, #152]	@ (80040c0 <DMA_SetConfig+0x340>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d018      	beq.n	800405e <DMA_SetConfig+0x2de>
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a24      	ldr	r2, [pc, #144]	@ (80040c4 <DMA_SetConfig+0x344>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d013      	beq.n	800405e <DMA_SetConfig+0x2de>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a23      	ldr	r2, [pc, #140]	@ (80040c8 <DMA_SetConfig+0x348>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d00e      	beq.n	800405e <DMA_SetConfig+0x2de>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a21      	ldr	r2, [pc, #132]	@ (80040cc <DMA_SetConfig+0x34c>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d009      	beq.n	800405e <DMA_SetConfig+0x2de>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a20      	ldr	r2, [pc, #128]	@ (80040d0 <DMA_SetConfig+0x350>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d004      	beq.n	800405e <DMA_SetConfig+0x2de>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a1e      	ldr	r2, [pc, #120]	@ (80040d4 <DMA_SetConfig+0x354>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d101      	bne.n	8004062 <DMA_SetConfig+0x2e2>
 800405e:	2301      	movs	r3, #1
 8004060:	e000      	b.n	8004064 <DMA_SetConfig+0x2e4>
 8004062:	2300      	movs	r3, #0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d020      	beq.n	80040aa <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800406c:	f003 031f 	and.w	r3, r3, #31
 8004070:	2201      	movs	r2, #1
 8004072:	409a      	lsls	r2, r3
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	683a      	ldr	r2, [r7, #0]
 800407e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	2b40      	cmp	r3, #64	@ 0x40
 8004086:	d108      	bne.n	800409a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68ba      	ldr	r2, [r7, #8]
 8004096:	60da      	str	r2, [r3, #12]
}
 8004098:	e007      	b.n	80040aa <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	60da      	str	r2, [r3, #12]
}
 80040aa:	bf00      	nop
 80040ac:	371c      	adds	r7, #28
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	58025408 	.word	0x58025408
 80040bc:	5802541c 	.word	0x5802541c
 80040c0:	58025430 	.word	0x58025430
 80040c4:	58025444 	.word	0x58025444
 80040c8:	58025458 	.word	0x58025458
 80040cc:	5802546c 	.word	0x5802546c
 80040d0:	58025480 	.word	0x58025480
 80040d4:	58025494 	.word	0x58025494

080040d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a42      	ldr	r2, [pc, #264]	@ (80041f0 <DMA_CalcBaseAndBitshift+0x118>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d04a      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a41      	ldr	r2, [pc, #260]	@ (80041f4 <DMA_CalcBaseAndBitshift+0x11c>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d045      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a3f      	ldr	r2, [pc, #252]	@ (80041f8 <DMA_CalcBaseAndBitshift+0x120>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d040      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a3e      	ldr	r2, [pc, #248]	@ (80041fc <DMA_CalcBaseAndBitshift+0x124>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d03b      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a3c      	ldr	r2, [pc, #240]	@ (8004200 <DMA_CalcBaseAndBitshift+0x128>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d036      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a3b      	ldr	r2, [pc, #236]	@ (8004204 <DMA_CalcBaseAndBitshift+0x12c>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d031      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a39      	ldr	r2, [pc, #228]	@ (8004208 <DMA_CalcBaseAndBitshift+0x130>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d02c      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a38      	ldr	r2, [pc, #224]	@ (800420c <DMA_CalcBaseAndBitshift+0x134>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d027      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a36      	ldr	r2, [pc, #216]	@ (8004210 <DMA_CalcBaseAndBitshift+0x138>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d022      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a35      	ldr	r2, [pc, #212]	@ (8004214 <DMA_CalcBaseAndBitshift+0x13c>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d01d      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a33      	ldr	r2, [pc, #204]	@ (8004218 <DMA_CalcBaseAndBitshift+0x140>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d018      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a32      	ldr	r2, [pc, #200]	@ (800421c <DMA_CalcBaseAndBitshift+0x144>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d013      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a30      	ldr	r2, [pc, #192]	@ (8004220 <DMA_CalcBaseAndBitshift+0x148>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d00e      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a2f      	ldr	r2, [pc, #188]	@ (8004224 <DMA_CalcBaseAndBitshift+0x14c>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d009      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a2d      	ldr	r2, [pc, #180]	@ (8004228 <DMA_CalcBaseAndBitshift+0x150>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d004      	beq.n	8004180 <DMA_CalcBaseAndBitshift+0xa8>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a2c      	ldr	r2, [pc, #176]	@ (800422c <DMA_CalcBaseAndBitshift+0x154>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d101      	bne.n	8004184 <DMA_CalcBaseAndBitshift+0xac>
 8004180:	2301      	movs	r3, #1
 8004182:	e000      	b.n	8004186 <DMA_CalcBaseAndBitshift+0xae>
 8004184:	2300      	movs	r3, #0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d024      	beq.n	80041d4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	b2db      	uxtb	r3, r3
 8004190:	3b10      	subs	r3, #16
 8004192:	4a27      	ldr	r2, [pc, #156]	@ (8004230 <DMA_CalcBaseAndBitshift+0x158>)
 8004194:	fba2 2303 	umull	r2, r3, r2, r3
 8004198:	091b      	lsrs	r3, r3, #4
 800419a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	4a24      	ldr	r2, [pc, #144]	@ (8004234 <DMA_CalcBaseAndBitshift+0x15c>)
 80041a4:	5cd3      	ldrb	r3, [r2, r3]
 80041a6:	461a      	mov	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2b03      	cmp	r3, #3
 80041b0:	d908      	bls.n	80041c4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	461a      	mov	r2, r3
 80041b8:	4b1f      	ldr	r3, [pc, #124]	@ (8004238 <DMA_CalcBaseAndBitshift+0x160>)
 80041ba:	4013      	ands	r3, r2
 80041bc:	1d1a      	adds	r2, r3, #4
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80041c2:	e00d      	b.n	80041e0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	461a      	mov	r2, r3
 80041ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004238 <DMA_CalcBaseAndBitshift+0x160>)
 80041cc:	4013      	ands	r3, r2
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80041d2:	e005      	b.n	80041e0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3714      	adds	r7, #20
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr
 80041f0:	40020010 	.word	0x40020010
 80041f4:	40020028 	.word	0x40020028
 80041f8:	40020040 	.word	0x40020040
 80041fc:	40020058 	.word	0x40020058
 8004200:	40020070 	.word	0x40020070
 8004204:	40020088 	.word	0x40020088
 8004208:	400200a0 	.word	0x400200a0
 800420c:	400200b8 	.word	0x400200b8
 8004210:	40020410 	.word	0x40020410
 8004214:	40020428 	.word	0x40020428
 8004218:	40020440 	.word	0x40020440
 800421c:	40020458 	.word	0x40020458
 8004220:	40020470 	.word	0x40020470
 8004224:	40020488 	.word	0x40020488
 8004228:	400204a0 	.word	0x400204a0
 800422c:	400204b8 	.word	0x400204b8
 8004230:	aaaaaaab 	.word	0xaaaaaaab
 8004234:	0800a8ec 	.word	0x0800a8ec
 8004238:	fffffc00 	.word	0xfffffc00

0800423c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004244:	2300      	movs	r3, #0
 8004246:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d120      	bne.n	8004292 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004254:	2b03      	cmp	r3, #3
 8004256:	d858      	bhi.n	800430a <DMA_CheckFifoParam+0xce>
 8004258:	a201      	add	r2, pc, #4	@ (adr r2, 8004260 <DMA_CheckFifoParam+0x24>)
 800425a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800425e:	bf00      	nop
 8004260:	08004271 	.word	0x08004271
 8004264:	08004283 	.word	0x08004283
 8004268:	08004271 	.word	0x08004271
 800426c:	0800430b 	.word	0x0800430b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004274:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d048      	beq.n	800430e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004280:	e045      	b.n	800430e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004286:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800428a:	d142      	bne.n	8004312 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004290:	e03f      	b.n	8004312 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800429a:	d123      	bne.n	80042e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a0:	2b03      	cmp	r3, #3
 80042a2:	d838      	bhi.n	8004316 <DMA_CheckFifoParam+0xda>
 80042a4:	a201      	add	r2, pc, #4	@ (adr r2, 80042ac <DMA_CheckFifoParam+0x70>)
 80042a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042aa:	bf00      	nop
 80042ac:	080042bd 	.word	0x080042bd
 80042b0:	080042c3 	.word	0x080042c3
 80042b4:	080042bd 	.word	0x080042bd
 80042b8:	080042d5 	.word	0x080042d5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	73fb      	strb	r3, [r7, #15]
        break;
 80042c0:	e030      	b.n	8004324 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d025      	beq.n	800431a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80042d2:	e022      	b.n	800431a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80042dc:	d11f      	bne.n	800431e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80042e2:	e01c      	b.n	800431e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d902      	bls.n	80042f2 <DMA_CheckFifoParam+0xb6>
 80042ec:	2b03      	cmp	r3, #3
 80042ee:	d003      	beq.n	80042f8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80042f0:	e018      	b.n	8004324 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	73fb      	strb	r3, [r7, #15]
        break;
 80042f6:	e015      	b.n	8004324 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d00e      	beq.n	8004322 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	73fb      	strb	r3, [r7, #15]
    break;
 8004308:	e00b      	b.n	8004322 <DMA_CheckFifoParam+0xe6>
        break;
 800430a:	bf00      	nop
 800430c:	e00a      	b.n	8004324 <DMA_CheckFifoParam+0xe8>
        break;
 800430e:	bf00      	nop
 8004310:	e008      	b.n	8004324 <DMA_CheckFifoParam+0xe8>
        break;
 8004312:	bf00      	nop
 8004314:	e006      	b.n	8004324 <DMA_CheckFifoParam+0xe8>
        break;
 8004316:	bf00      	nop
 8004318:	e004      	b.n	8004324 <DMA_CheckFifoParam+0xe8>
        break;
 800431a:	bf00      	nop
 800431c:	e002      	b.n	8004324 <DMA_CheckFifoParam+0xe8>
        break;
 800431e:	bf00      	nop
 8004320:	e000      	b.n	8004324 <DMA_CheckFifoParam+0xe8>
    break;
 8004322:	bf00      	nop
    }
  }

  return status;
 8004324:	7bfb      	ldrb	r3, [r7, #15]
}
 8004326:	4618      	mov	r0, r3
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop

08004334 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a38      	ldr	r2, [pc, #224]	@ (8004428 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d022      	beq.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a36      	ldr	r2, [pc, #216]	@ (800442c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d01d      	beq.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a35      	ldr	r2, [pc, #212]	@ (8004430 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d018      	beq.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a33      	ldr	r2, [pc, #204]	@ (8004434 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d013      	beq.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a32      	ldr	r2, [pc, #200]	@ (8004438 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d00e      	beq.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a30      	ldr	r2, [pc, #192]	@ (800443c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d009      	beq.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a2f      	ldr	r2, [pc, #188]	@ (8004440 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d004      	beq.n	8004392 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a2d      	ldr	r2, [pc, #180]	@ (8004444 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d101      	bne.n	8004396 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004396:	2300      	movs	r3, #0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d01a      	beq.n	80043d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	3b08      	subs	r3, #8
 80043a4:	4a28      	ldr	r2, [pc, #160]	@ (8004448 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80043a6:	fba2 2303 	umull	r2, r3, r2, r3
 80043aa:	091b      	lsrs	r3, r3, #4
 80043ac:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	4b26      	ldr	r3, [pc, #152]	@ (800444c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80043b2:	4413      	add	r3, r2
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	461a      	mov	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a24      	ldr	r2, [pc, #144]	@ (8004450 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80043c0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f003 031f 	and.w	r3, r3, #31
 80043c8:	2201      	movs	r2, #1
 80043ca:	409a      	lsls	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80043d0:	e024      	b.n	800441c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	3b10      	subs	r3, #16
 80043da:	4a1e      	ldr	r2, [pc, #120]	@ (8004454 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80043dc:	fba2 2303 	umull	r2, r3, r2, r3
 80043e0:	091b      	lsrs	r3, r3, #4
 80043e2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004458 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d806      	bhi.n	80043fa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	4a1b      	ldr	r2, [pc, #108]	@ (800445c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d902      	bls.n	80043fa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	3308      	adds	r3, #8
 80043f8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	4b18      	ldr	r3, [pc, #96]	@ (8004460 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80043fe:	4413      	add	r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	461a      	mov	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a16      	ldr	r2, [pc, #88]	@ (8004464 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800440c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f003 031f 	and.w	r3, r3, #31
 8004414:	2201      	movs	r2, #1
 8004416:	409a      	lsls	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800441c:	bf00      	nop
 800441e:	3714      	adds	r7, #20
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr
 8004428:	58025408 	.word	0x58025408
 800442c:	5802541c 	.word	0x5802541c
 8004430:	58025430 	.word	0x58025430
 8004434:	58025444 	.word	0x58025444
 8004438:	58025458 	.word	0x58025458
 800443c:	5802546c 	.word	0x5802546c
 8004440:	58025480 	.word	0x58025480
 8004444:	58025494 	.word	0x58025494
 8004448:	cccccccd 	.word	0xcccccccd
 800444c:	16009600 	.word	0x16009600
 8004450:	58025880 	.word	0x58025880
 8004454:	aaaaaaab 	.word	0xaaaaaaab
 8004458:	400204b8 	.word	0x400204b8
 800445c:	4002040f 	.word	0x4002040f
 8004460:	10008200 	.word	0x10008200
 8004464:	40020880 	.word	0x40020880

08004468 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	b2db      	uxtb	r3, r3
 8004476:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d04a      	beq.n	8004514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2b08      	cmp	r3, #8
 8004482:	d847      	bhi.n	8004514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a25      	ldr	r2, [pc, #148]	@ (8004520 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d022      	beq.n	80044d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a24      	ldr	r2, [pc, #144]	@ (8004524 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d01d      	beq.n	80044d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a22      	ldr	r2, [pc, #136]	@ (8004528 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d018      	beq.n	80044d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a21      	ldr	r2, [pc, #132]	@ (800452c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d013      	beq.n	80044d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a1f      	ldr	r2, [pc, #124]	@ (8004530 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d00e      	beq.n	80044d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a1e      	ldr	r2, [pc, #120]	@ (8004534 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d009      	beq.n	80044d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a1c      	ldr	r2, [pc, #112]	@ (8004538 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d004      	beq.n	80044d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a1b      	ldr	r2, [pc, #108]	@ (800453c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d101      	bne.n	80044d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80044d4:	2301      	movs	r3, #1
 80044d6:	e000      	b.n	80044da <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80044d8:	2300      	movs	r3, #0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00a      	beq.n	80044f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	4b17      	ldr	r3, [pc, #92]	@ (8004540 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80044e2:	4413      	add	r3, r2
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	461a      	mov	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a15      	ldr	r2, [pc, #84]	@ (8004544 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80044f0:	671a      	str	r2, [r3, #112]	@ 0x70
 80044f2:	e009      	b.n	8004508 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	4b14      	ldr	r3, [pc, #80]	@ (8004548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80044f8:	4413      	add	r3, r2
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	461a      	mov	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a11      	ldr	r2, [pc, #68]	@ (800454c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004506:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	3b01      	subs	r3, #1
 800450c:	2201      	movs	r2, #1
 800450e:	409a      	lsls	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004514:	bf00      	nop
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	58025408 	.word	0x58025408
 8004524:	5802541c 	.word	0x5802541c
 8004528:	58025430 	.word	0x58025430
 800452c:	58025444 	.word	0x58025444
 8004530:	58025458 	.word	0x58025458
 8004534:	5802546c 	.word	0x5802546c
 8004538:	58025480 	.word	0x58025480
 800453c:	58025494 	.word	0x58025494
 8004540:	1600963f 	.word	0x1600963f
 8004544:	58025940 	.word	0x58025940
 8004548:	1000823f 	.word	0x1000823f
 800454c:	40020940 	.word	0x40020940

08004550 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e0e3      	b.n	800472a <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004568:	2b00      	cmp	r3, #0
 800456a:	d106      	bne.n	800457a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2223      	movs	r2, #35	@ 0x23
 8004570:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7fc fbfd 	bl	8000d74 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800457a:	4b6e      	ldr	r3, [pc, #440]	@ (8004734 <HAL_ETH_Init+0x1e4>)
 800457c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004580:	4a6c      	ldr	r2, [pc, #432]	@ (8004734 <HAL_ETH_Init+0x1e4>)
 8004582:	f043 0302 	orr.w	r3, r3, #2
 8004586:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800458a:	4b6a      	ldr	r3, [pc, #424]	@ (8004734 <HAL_ETH_Init+0x1e4>)
 800458c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	60bb      	str	r3, [r7, #8]
 8004596:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	7a1b      	ldrb	r3, [r3, #8]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d103      	bne.n	80045a8 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80045a0:	2000      	movs	r0, #0
 80045a2:	f7fd f869 	bl	8001678 <HAL_SYSCFG_ETHInterfaceSelect>
 80045a6:	e003      	b.n	80045b0 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80045a8:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80045ac:	f7fd f864 	bl	8001678 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80045b0:	4b61      	ldr	r3, [pc, #388]	@ (8004738 <HAL_ETH_Init+0x1e8>)
 80045b2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	6812      	ldr	r2, [r2, #0]
 80045c2:	f043 0301 	orr.w	r3, r3, #1
 80045c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80045ca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045cc:	f7fd f818 	bl	8001600 <HAL_GetTick>
 80045d0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80045d2:	e011      	b.n	80045f8 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80045d4:	f7fd f814 	bl	8001600 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80045e2:	d909      	bls.n	80045f8 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2204      	movs	r2, #4
 80045e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	22e0      	movs	r2, #224	@ 0xe0
 80045f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e098      	b.n	800472a <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1e4      	bne.n	80045d4 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f89e 	bl	800474c <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8004610:	f001 feba 	bl	8006388 <HAL_RCC_GetHCLKFreq>
 8004614:	4603      	mov	r3, r0
 8004616:	4a49      	ldr	r2, [pc, #292]	@ (800473c <HAL_ETH_Init+0x1ec>)
 8004618:	fba2 2303 	umull	r2, r3, r2, r3
 800461c:	0c9a      	lsrs	r2, r3, #18
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3a01      	subs	r2, #1
 8004624:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f000 fa81 	bl	8004b30 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004636:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800463a:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	6812      	ldr	r2, [r2, #0]
 8004642:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004646:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800464a:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	2b00      	cmp	r3, #0
 8004658:	d009      	beq.n	800466e <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	22e0      	movs	r2, #224	@ 0xe0
 8004666:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e05d      	b.n	800472a <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004676:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800467a:	4b31      	ldr	r3, [pc, #196]	@ (8004740 <HAL_ETH_Init+0x1f0>)
 800467c:	4013      	ands	r3, r2
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	6952      	ldr	r2, [r2, #20]
 8004682:	0051      	lsls	r1, r2, #1
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6812      	ldr	r2, [r2, #0]
 8004688:	430b      	orrs	r3, r1
 800468a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800468e:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 fae9 	bl	8004c6a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 fb2f 	bl	8004cfc <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	3305      	adds	r3, #5
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	021a      	lsls	r2, r3, #8
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	3304      	adds	r3, #4
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	4619      	mov	r1, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	3303      	adds	r3, #3
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	061a      	lsls	r2, r3, #24
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	3302      	adds	r3, #2
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	041b      	lsls	r3, r3, #16
 80046d0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	3301      	adds	r3, #1
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80046dc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80046ea:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80046ec:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	4b11      	ldr	r3, [pc, #68]	@ (8004744 <HAL_ETH_Init+0x1f4>)
 80046fe:	430b      	orrs	r3, r1
 8004700:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	4b0d      	ldr	r3, [pc, #52]	@ (8004748 <HAL_ETH_Init+0x1f8>)
 8004712:	430b      	orrs	r3, r1
 8004714:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2210      	movs	r2, #16
 8004724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	58024400 	.word	0x58024400
 8004738:	58000400 	.word	0x58000400
 800473c:	431bde83 	.word	0x431bde83
 8004740:	ffff8001 	.word	0xffff8001
 8004744:	0c020060 	.word	0x0c020060
 8004748:	0c20c000 	.word	0x0c20c000

0800474c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800475c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004764:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004766:	f001 fe0f 	bl	8006388 <HAL_RCC_GetHCLKFreq>
 800476a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	4a1a      	ldr	r2, [pc, #104]	@ (80047d8 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d804      	bhi.n	800477e <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	e022      	b.n	80047c4 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	4a16      	ldr	r2, [pc, #88]	@ (80047dc <HAL_ETH_SetMDIOClockRange+0x90>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d204      	bcs.n	8004790 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800478c:	60fb      	str	r3, [r7, #12]
 800478e:	e019      	b.n	80047c4 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	4a13      	ldr	r2, [pc, #76]	@ (80047e0 <HAL_ETH_SetMDIOClockRange+0x94>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d915      	bls.n	80047c4 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	4a12      	ldr	r2, [pc, #72]	@ (80047e4 <HAL_ETH_SetMDIOClockRange+0x98>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d804      	bhi.n	80047aa <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047a6:	60fb      	str	r3, [r7, #12]
 80047a8:	e00c      	b.n	80047c4 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	4a0e      	ldr	r2, [pc, #56]	@ (80047e8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d804      	bhi.n	80047bc <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	e003      	b.n	80047c4 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 80047c2:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 80047ce:	bf00      	nop
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	02160ebf 	.word	0x02160ebf
 80047dc:	03938700 	.word	0x03938700
 80047e0:	05f5e0ff 	.word	0x05f5e0ff
 80047e4:	08f0d17f 	.word	0x08f0d17f
 80047e8:	0ee6b27f 	.word	0x0ee6b27f

080047ec <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80047fe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	791b      	ldrb	r3, [r3, #4]
 8004804:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8004806:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	7b1b      	ldrb	r3, [r3, #12]
 800480c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 800480e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	7b5b      	ldrb	r3, [r3, #13]
 8004814:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004816:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	7b9b      	ldrb	r3, [r3, #14]
 800481c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 800481e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	7bdb      	ldrb	r3, [r3, #15]
 8004824:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004826:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004828:	683a      	ldr	r2, [r7, #0]
 800482a:	7c12      	ldrb	r2, [r2, #16]
 800482c:	2a00      	cmp	r2, #0
 800482e:	d102      	bne.n	8004836 <ETH_SetMACConfig+0x4a>
 8004830:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004834:	e000      	b.n	8004838 <ETH_SetMACConfig+0x4c>
 8004836:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004838:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	7c52      	ldrb	r2, [r2, #17]
 800483e:	2a00      	cmp	r2, #0
 8004840:	d102      	bne.n	8004848 <ETH_SetMACConfig+0x5c>
 8004842:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004846:	e000      	b.n	800484a <ETH_SetMACConfig+0x5e>
 8004848:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800484a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	7c9b      	ldrb	r3, [r3, #18]
 8004850:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004852:	431a      	orrs	r2, r3
               macconf->Speed |
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8004858:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 800485e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	7f1b      	ldrb	r3, [r3, #28]
 8004864:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8004866:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	7f5b      	ldrb	r3, [r3, #29]
 800486c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 800486e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004870:	683a      	ldr	r2, [r7, #0]
 8004872:	7f92      	ldrb	r2, [r2, #30]
 8004874:	2a00      	cmp	r2, #0
 8004876:	d102      	bne.n	800487e <ETH_SetMACConfig+0x92>
 8004878:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800487c:	e000      	b.n	8004880 <ETH_SetMACConfig+0x94>
 800487e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004880:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	7fdb      	ldrb	r3, [r3, #31]
 8004886:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004888:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004890:	2a00      	cmp	r2, #0
 8004892:	d102      	bne.n	800489a <ETH_SetMACConfig+0xae>
 8004894:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004898:	e000      	b.n	800489c <ETH_SetMACConfig+0xb0>
 800489a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800489c:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80048a2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048aa:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80048ac:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 80048b2:	4313      	orrs	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	4b56      	ldr	r3, [pc, #344]	@ (8004a18 <ETH_SetMACConfig+0x22c>)
 80048be:	4013      	ands	r3, r2
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	6812      	ldr	r2, [r2, #0]
 80048c4:	68f9      	ldr	r1, [r7, #12]
 80048c6:	430b      	orrs	r3, r1
 80048c8:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ce:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80048d6:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80048d8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80048e0:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80048e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80048ea:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80048ec:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80048f4:	2a00      	cmp	r2, #0
 80048f6:	d102      	bne.n	80048fe <ETH_SetMACConfig+0x112>
 80048f8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80048fc:	e000      	b.n	8004900 <ETH_SetMACConfig+0x114>
 80048fe:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004900:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004906:	4313      	orrs	r3, r2
 8004908:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	685a      	ldr	r2, [r3, #4]
 8004910:	4b42      	ldr	r3, [pc, #264]	@ (8004a1c <ETH_SetMACConfig+0x230>)
 8004912:	4013      	ands	r3, r2
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	6812      	ldr	r2, [r2, #0]
 8004918:	68f9      	ldr	r1, [r7, #12]
 800491a:	430b      	orrs	r3, r1
 800491c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004924:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800492a:	4313      	orrs	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68da      	ldr	r2, [r3, #12]
 8004934:	4b3a      	ldr	r3, [pc, #232]	@ (8004a20 <ETH_SetMACConfig+0x234>)
 8004936:	4013      	ands	r3, r2
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	6812      	ldr	r2, [r2, #0]
 800493c:	68f9      	ldr	r1, [r7, #12]
 800493e:	430b      	orrs	r3, r1
 8004940:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004948:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800494e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8004956:	2a00      	cmp	r2, #0
 8004958:	d101      	bne.n	800495e <ETH_SetMACConfig+0x172>
 800495a:	2280      	movs	r2, #128	@ 0x80
 800495c:	e000      	b.n	8004960 <ETH_SetMACConfig+0x174>
 800495e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8004960:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004966:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004968:	4313      	orrs	r3, r2
 800496a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004972:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8004976:	4013      	ands	r3, r2
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	6812      	ldr	r2, [r2, #0]
 800497c:	68f9      	ldr	r1, [r7, #12]
 800497e:	430b      	orrs	r3, r1
 8004980:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8004988:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8004990:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800499e:	f023 0103 	bic.w	r1, r3, #3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	430a      	orrs	r2, r1
 80049aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 80049b6:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80049d2:	2a00      	cmp	r2, #0
 80049d4:	d101      	bne.n	80049da <ETH_SetMACConfig+0x1ee>
 80049d6:	2240      	movs	r2, #64	@ 0x40
 80049d8:	e000      	b.n	80049dc <ETH_SetMACConfig+0x1f0>
 80049da:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80049dc:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80049e4:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80049e6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80049ee:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80049fc:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8004a0c:	bf00      	nop
 8004a0e:	3714      	adds	r7, #20
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr
 8004a18:	00048083 	.word	0x00048083
 8004a1c:	c0f88000 	.word	0xc0f88000
 8004a20:	fffffef0 	.word	0xfffffef0

08004a24 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	4b38      	ldr	r3, [pc, #224]	@ (8004b1c <ETH_SetDMAConfig+0xf8>)
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	6811      	ldr	r1, [r2, #0]
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6812      	ldr	r2, [r2, #0]
 8004a44:	430b      	orrs	r3, r1
 8004a46:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a4a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	791b      	ldrb	r3, [r3, #4]
 8004a50:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004a56:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	7b1b      	ldrb	r3, [r3, #12]
 8004a5c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	4b2c      	ldr	r3, [pc, #176]	@ (8004b20 <ETH_SetDMAConfig+0xfc>)
 8004a6e:	4013      	ands	r3, r2
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	6812      	ldr	r2, [r2, #0]
 8004a74:	68f9      	ldr	r1, [r7, #12]
 8004a76:	430b      	orrs	r3, r1
 8004a78:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a7c:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	7b5b      	ldrb	r3, [r3, #13]
 8004a82:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a94:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8004a98:	4b22      	ldr	r3, [pc, #136]	@ (8004b24 <ETH_SetDMAConfig+0x100>)
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	6812      	ldr	r2, [r2, #0]
 8004aa0:	68f9      	ldr	r1, [r7, #12]
 8004aa2:	430b      	orrs	r3, r1
 8004aa4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004aa8:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	7d1b      	ldrb	r3, [r3, #20]
 8004ab4:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8004ab6:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	7f5b      	ldrb	r3, [r3, #29]
 8004abc:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004aca:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8004ace:	4b16      	ldr	r3, [pc, #88]	@ (8004b28 <ETH_SetDMAConfig+0x104>)
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	6812      	ldr	r2, [r2, #0]
 8004ad6:	68f9      	ldr	r1, [r7, #12]
 8004ad8:	430b      	orrs	r3, r1
 8004ada:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004ade:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	7f1b      	ldrb	r3, [r3, #28]
 8004ae6:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8004aec:	4313      	orrs	r3, r2
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004af8:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8004afc:	4b0b      	ldr	r3, [pc, #44]	@ (8004b2c <ETH_SetDMAConfig+0x108>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	6812      	ldr	r2, [r2, #0]
 8004b04:	68f9      	ldr	r1, [r7, #12]
 8004b06:	430b      	orrs	r3, r1
 8004b08:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004b0c:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8004b10:	bf00      	nop
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	ffff87fd 	.word	0xffff87fd
 8004b20:	ffff2ffe 	.word	0xffff2ffe
 8004b24:	fffec000 	.word	0xfffec000
 8004b28:	ffc0efef 	.word	0xffc0efef
 8004b2c:	7fc0ffff 	.word	0x7fc0ffff

08004b30 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b0a4      	sub	sp, #144	@ 0x90
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8004b42:	2300      	movs	r3, #0
 8004b44:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8004b54:	2301      	movs	r3, #1
 8004b56:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8004b60:	2300      	movs	r3, #0
 8004b62:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8004b66:	2301      	movs	r3, #1
 8004b68:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004b6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004b70:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8004b72:	2300      	movs	r3, #0
 8004b74:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8004b82:	2300      	movs	r3, #0
 8004b84:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8004b88:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8004b8c:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8004b94:	2300      	movs	r3, #0
 8004b96:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8004baa:	2300      	movs	r3, #0
 8004bac:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8004bc8:	2320      	movs	r3, #32
 8004bca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8004bda:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8004bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004be0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004be4:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8004be6:	2300      	movs	r3, #0
 8004be8:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8004bec:	2302      	movs	r3, #2
 8004bee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8004c04:	2301      	movs	r3, #1
 8004c06:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004c14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004c18:	4619      	mov	r1, r3
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f7ff fde6 	bl	80047ec <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004c20:	2301      	movs	r3, #1
 8004c22:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004c24:	2301      	movs	r3, #1
 8004c26:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8004c32:	2300      	movs	r3, #0
 8004c34:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8004c36:	2300      	movs	r3, #0
 8004c38:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004c3a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004c3e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8004c40:	2300      	movs	r3, #0
 8004c42:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004c44:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004c48:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8004c50:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8004c54:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004c56:	f107 0308 	add.w	r3, r7, #8
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f7ff fee1 	bl	8004a24 <ETH_SetDMAConfig>
}
 8004c62:	bf00      	nop
 8004c64:	3790      	adds	r7, #144	@ 0x90
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b085      	sub	sp, #20
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004c72:	2300      	movs	r3, #0
 8004c74:	60fb      	str	r3, [r7, #12]
 8004c76:	e01d      	b.n	8004cb4 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	68d9      	ldr	r1, [r3, #12]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	005b      	lsls	r3, r3, #1
 8004c82:	4413      	add	r3, r2
 8004c84:	00db      	lsls	r3, r3, #3
 8004c86:	440b      	add	r3, r1
 8004c88:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	2200      	movs	r2, #0
 8004c94:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004ca2:	68b9      	ldr	r1, [r7, #8]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	3206      	adds	r2, #6
 8004caa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	3301      	adds	r3, #1
 8004cb2:	60fb      	str	r3, [r7, #12]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2b03      	cmp	r3, #3
 8004cb8:	d9de      	bls.n	8004c78 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cc8:	461a      	mov	r2, r3
 8004cca:	2303      	movs	r3, #3
 8004ccc:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68da      	ldr	r2, [r3, #12]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cdc:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	68da      	ldr	r2, [r3, #12]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004cec:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8004cf0:	bf00      	nop
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004d04:	2300      	movs	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
 8004d08:	e023      	b.n	8004d52 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6919      	ldr	r1, [r3, #16]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	4613      	mov	r3, r2
 8004d12:	005b      	lsls	r3, r3, #1
 8004d14:	4413      	add	r3, r2
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	440b      	add	r3, r1
 8004d1a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	2200      	movs	r2, #0
 8004d26:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2200      	movs	r2, #0
 8004d32:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	2200      	movs	r2, #0
 8004d38:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004d40:	68b9      	ldr	r1, [r7, #8]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	3212      	adds	r2, #18
 8004d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	60fb      	str	r3, [r7, #12]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2b03      	cmp	r3, #3
 8004d56:	d9d8      	bls.n	8004d0a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d7e:	461a      	mov	r2, r3
 8004d80:	2303      	movs	r3, #3
 8004d82:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	691a      	ldr	r2, [r3, #16]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004d92:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	691b      	ldr	r3, [r3, #16]
 8004d9a:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004da6:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8004daa:	bf00      	nop
 8004dac:	3714      	adds	r7, #20
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
	...

08004db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b089      	sub	sp, #36	@ 0x24
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004dc6:	4b89      	ldr	r3, [pc, #548]	@ (8004fec <HAL_GPIO_Init+0x234>)
 8004dc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004dca:	e194      	b.n	80050f6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	2101      	movs	r1, #1
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8004dd8:	4013      	ands	r3, r2
 8004dda:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	f000 8186 	beq.w	80050f0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f003 0303 	and.w	r3, r3, #3
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d005      	beq.n	8004dfc <HAL_GPIO_Init+0x44>
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f003 0303 	and.w	r3, r3, #3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d130      	bne.n	8004e5e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	2203      	movs	r2, #3
 8004e08:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0c:	43db      	mvns	r3, r3
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	4013      	ands	r3, r2
 8004e12:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	68da      	ldr	r2, [r3, #12]
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	005b      	lsls	r3, r3, #1
 8004e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	69ba      	ldr	r2, [r7, #24]
 8004e2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e32:	2201      	movs	r2, #1
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3a:	43db      	mvns	r3, r3
 8004e3c:	69ba      	ldr	r2, [r7, #24]
 8004e3e:	4013      	ands	r3, r2
 8004e40:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	091b      	lsrs	r3, r3, #4
 8004e48:	f003 0201 	and.w	r2, r3, #1
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	69ba      	ldr	r2, [r7, #24]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	2b03      	cmp	r3, #3
 8004e68:	d017      	beq.n	8004e9a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	2203      	movs	r2, #3
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	43db      	mvns	r3, r3
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	689a      	ldr	r2, [r3, #8]
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f003 0303 	and.w	r3, r3, #3
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d123      	bne.n	8004eee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	08da      	lsrs	r2, r3, #3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	3208      	adds	r2, #8
 8004eae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	f003 0307 	and.w	r3, r3, #7
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	220f      	movs	r2, #15
 8004ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec2:	43db      	mvns	r3, r3
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	691a      	ldr	r2, [r3, #16]
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eda:	69ba      	ldr	r2, [r7, #24]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	08da      	lsrs	r2, r3, #3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	3208      	adds	r2, #8
 8004ee8:	69b9      	ldr	r1, [r7, #24]
 8004eea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	005b      	lsls	r3, r3, #1
 8004ef8:	2203      	movs	r2, #3
 8004efa:	fa02 f303 	lsl.w	r3, r2, r3
 8004efe:	43db      	mvns	r3, r3
 8004f00:	69ba      	ldr	r2, [r7, #24]
 8004f02:	4013      	ands	r3, r2
 8004f04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f003 0203 	and.w	r2, r3, #3
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	fa02 f303 	lsl.w	r3, r2, r3
 8004f16:	69ba      	ldr	r2, [r7, #24]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f000 80e0 	beq.w	80050f0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f30:	4b2f      	ldr	r3, [pc, #188]	@ (8004ff0 <HAL_GPIO_Init+0x238>)
 8004f32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f36:	4a2e      	ldr	r2, [pc, #184]	@ (8004ff0 <HAL_GPIO_Init+0x238>)
 8004f38:	f043 0302 	orr.w	r3, r3, #2
 8004f3c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004f40:	4b2b      	ldr	r3, [pc, #172]	@ (8004ff0 <HAL_GPIO_Init+0x238>)
 8004f42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f46:	f003 0302 	and.w	r3, r3, #2
 8004f4a:	60fb      	str	r3, [r7, #12]
 8004f4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f4e:	4a29      	ldr	r2, [pc, #164]	@ (8004ff4 <HAL_GPIO_Init+0x23c>)
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	089b      	lsrs	r3, r3, #2
 8004f54:	3302      	adds	r3, #2
 8004f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	f003 0303 	and.w	r3, r3, #3
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	220f      	movs	r2, #15
 8004f66:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6a:	43db      	mvns	r3, r3
 8004f6c:	69ba      	ldr	r2, [r7, #24]
 8004f6e:	4013      	ands	r3, r2
 8004f70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a20      	ldr	r2, [pc, #128]	@ (8004ff8 <HAL_GPIO_Init+0x240>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d052      	beq.n	8005020 <HAL_GPIO_Init+0x268>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8004ffc <HAL_GPIO_Init+0x244>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d031      	beq.n	8004fe6 <HAL_GPIO_Init+0x22e>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a1e      	ldr	r2, [pc, #120]	@ (8005000 <HAL_GPIO_Init+0x248>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d02b      	beq.n	8004fe2 <HAL_GPIO_Init+0x22a>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a1d      	ldr	r2, [pc, #116]	@ (8005004 <HAL_GPIO_Init+0x24c>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d025      	beq.n	8004fde <HAL_GPIO_Init+0x226>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a1c      	ldr	r2, [pc, #112]	@ (8005008 <HAL_GPIO_Init+0x250>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d01f      	beq.n	8004fda <HAL_GPIO_Init+0x222>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800500c <HAL_GPIO_Init+0x254>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d019      	beq.n	8004fd6 <HAL_GPIO_Init+0x21e>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8005010 <HAL_GPIO_Init+0x258>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d013      	beq.n	8004fd2 <HAL_GPIO_Init+0x21a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a19      	ldr	r2, [pc, #100]	@ (8005014 <HAL_GPIO_Init+0x25c>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d00d      	beq.n	8004fce <HAL_GPIO_Init+0x216>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a18      	ldr	r2, [pc, #96]	@ (8005018 <HAL_GPIO_Init+0x260>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d007      	beq.n	8004fca <HAL_GPIO_Init+0x212>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a17      	ldr	r2, [pc, #92]	@ (800501c <HAL_GPIO_Init+0x264>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d101      	bne.n	8004fc6 <HAL_GPIO_Init+0x20e>
 8004fc2:	2309      	movs	r3, #9
 8004fc4:	e02d      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fc6:	230a      	movs	r3, #10
 8004fc8:	e02b      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fca:	2308      	movs	r3, #8
 8004fcc:	e029      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fce:	2307      	movs	r3, #7
 8004fd0:	e027      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fd2:	2306      	movs	r3, #6
 8004fd4:	e025      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fd6:	2305      	movs	r3, #5
 8004fd8:	e023      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fda:	2304      	movs	r3, #4
 8004fdc:	e021      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e01f      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fe2:	2302      	movs	r3, #2
 8004fe4:	e01d      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e01b      	b.n	8005022 <HAL_GPIO_Init+0x26a>
 8004fea:	bf00      	nop
 8004fec:	58000080 	.word	0x58000080
 8004ff0:	58024400 	.word	0x58024400
 8004ff4:	58000400 	.word	0x58000400
 8004ff8:	58020000 	.word	0x58020000
 8004ffc:	58020400 	.word	0x58020400
 8005000:	58020800 	.word	0x58020800
 8005004:	58020c00 	.word	0x58020c00
 8005008:	58021000 	.word	0x58021000
 800500c:	58021400 	.word	0x58021400
 8005010:	58021800 	.word	0x58021800
 8005014:	58021c00 	.word	0x58021c00
 8005018:	58022000 	.word	0x58022000
 800501c:	58022400 	.word	0x58022400
 8005020:	2300      	movs	r3, #0
 8005022:	69fa      	ldr	r2, [r7, #28]
 8005024:	f002 0203 	and.w	r2, r2, #3
 8005028:	0092      	lsls	r2, r2, #2
 800502a:	4093      	lsls	r3, r2
 800502c:	69ba      	ldr	r2, [r7, #24]
 800502e:	4313      	orrs	r3, r2
 8005030:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005032:	4938      	ldr	r1, [pc, #224]	@ (8005114 <HAL_GPIO_Init+0x35c>)
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	089b      	lsrs	r3, r3, #2
 8005038:	3302      	adds	r3, #2
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005040:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	43db      	mvns	r3, r3
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	4013      	ands	r3, r2
 8005050:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800505e:	69ba      	ldr	r2, [r7, #24]
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005066:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800506e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	43db      	mvns	r3, r3
 800507a:	69ba      	ldr	r2, [r7, #24]
 800507c:	4013      	ands	r3, r2
 800507e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d003      	beq.n	8005094 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	4313      	orrs	r3, r2
 8005092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005094:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	43db      	mvns	r3, r3
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4013      	ands	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d003      	beq.n	80050c0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	4313      	orrs	r3, r2
 80050be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	43db      	mvns	r3, r3
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	4013      	ands	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d003      	beq.n	80050ea <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80050e2:	69ba      	ldr	r2, [r7, #24]
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	3301      	adds	r3, #1
 80050f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	f47f ae63 	bne.w	8004dcc <HAL_GPIO_Init+0x14>
  }
}
 8005106:	bf00      	nop
 8005108:	bf00      	nop
 800510a:	3724      	adds	r7, #36	@ 0x24
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	58000400 	.word	0x58000400

08005118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	460b      	mov	r3, r1
 8005122:	807b      	strh	r3, [r7, #2]
 8005124:	4613      	mov	r3, r2
 8005126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005128:	787b      	ldrb	r3, [r7, #1]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d003      	beq.n	8005136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800512e:	887a      	ldrh	r2, [r7, #2]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005134:	e003      	b.n	800513e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005136:	887b      	ldrh	r3, [r7, #2]
 8005138:	041a      	lsls	r2, r3, #16
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	619a      	str	r2, [r3, #24]
}
 800513e:	bf00      	nop
 8005140:	370c      	adds	r7, #12
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800514a:	b480      	push	{r7}
 800514c:	b085      	sub	sp, #20
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
 8005152:	460b      	mov	r3, r1
 8005154:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800515c:	887a      	ldrh	r2, [r7, #2]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	4013      	ands	r3, r2
 8005162:	041a      	lsls	r2, r3, #16
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	43d9      	mvns	r1, r3
 8005168:	887b      	ldrh	r3, [r7, #2]
 800516a:	400b      	ands	r3, r1
 800516c:	431a      	orrs	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	619a      	str	r2, [r3, #24]
}
 8005172:	bf00      	nop
 8005174:	3714      	adds	r7, #20
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr

0800517e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800517e:	b580      	push	{r7, lr}
 8005180:	b086      	sub	sp, #24
 8005182:	af02      	add	r7, sp, #8
 8005184:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d101      	bne.n	8005190 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e0fe      	b.n	800538e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b00      	cmp	r3, #0
 800519a:	d106      	bne.n	80051aa <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f7fc f833 	bl	8001210 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2203      	movs	r2, #3
 80051ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f005 f840 	bl	800a23c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6818      	ldr	r0, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	7c1a      	ldrb	r2, [r3, #16]
 80051c4:	f88d 2000 	strb.w	r2, [sp]
 80051c8:	3304      	adds	r3, #4
 80051ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051cc:	f004 ffc4 	bl	800a158 <USB_CoreInit>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d005      	beq.n	80051e2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2202      	movs	r2, #2
 80051da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e0d5      	b.n	800538e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2100      	movs	r1, #0
 80051e8:	4618      	mov	r0, r3
 80051ea:	f005 f838 	bl	800a25e <USB_SetCurrentMode>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d005      	beq.n	8005200 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2202      	movs	r2, #2
 80051f8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e0c6      	b.n	800538e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005200:	2300      	movs	r3, #0
 8005202:	73fb      	strb	r3, [r7, #15]
 8005204:	e04a      	b.n	800529c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005206:	7bfa      	ldrb	r2, [r7, #15]
 8005208:	6879      	ldr	r1, [r7, #4]
 800520a:	4613      	mov	r3, r2
 800520c:	00db      	lsls	r3, r3, #3
 800520e:	4413      	add	r3, r2
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	440b      	add	r3, r1
 8005214:	3315      	adds	r3, #21
 8005216:	2201      	movs	r2, #1
 8005218:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800521a:	7bfa      	ldrb	r2, [r7, #15]
 800521c:	6879      	ldr	r1, [r7, #4]
 800521e:	4613      	mov	r3, r2
 8005220:	00db      	lsls	r3, r3, #3
 8005222:	4413      	add	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	440b      	add	r3, r1
 8005228:	3314      	adds	r3, #20
 800522a:	7bfa      	ldrb	r2, [r7, #15]
 800522c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800522e:	7bfa      	ldrb	r2, [r7, #15]
 8005230:	7bfb      	ldrb	r3, [r7, #15]
 8005232:	b298      	uxth	r0, r3
 8005234:	6879      	ldr	r1, [r7, #4]
 8005236:	4613      	mov	r3, r2
 8005238:	00db      	lsls	r3, r3, #3
 800523a:	4413      	add	r3, r2
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	440b      	add	r3, r1
 8005240:	332e      	adds	r3, #46	@ 0x2e
 8005242:	4602      	mov	r2, r0
 8005244:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005246:	7bfa      	ldrb	r2, [r7, #15]
 8005248:	6879      	ldr	r1, [r7, #4]
 800524a:	4613      	mov	r3, r2
 800524c:	00db      	lsls	r3, r3, #3
 800524e:	4413      	add	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	440b      	add	r3, r1
 8005254:	3318      	adds	r3, #24
 8005256:	2200      	movs	r2, #0
 8005258:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800525a:	7bfa      	ldrb	r2, [r7, #15]
 800525c:	6879      	ldr	r1, [r7, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	00db      	lsls	r3, r3, #3
 8005262:	4413      	add	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	440b      	add	r3, r1
 8005268:	331c      	adds	r3, #28
 800526a:	2200      	movs	r2, #0
 800526c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800526e:	7bfa      	ldrb	r2, [r7, #15]
 8005270:	6879      	ldr	r1, [r7, #4]
 8005272:	4613      	mov	r3, r2
 8005274:	00db      	lsls	r3, r3, #3
 8005276:	4413      	add	r3, r2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	440b      	add	r3, r1
 800527c:	3320      	adds	r3, #32
 800527e:	2200      	movs	r2, #0
 8005280:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005282:	7bfa      	ldrb	r2, [r7, #15]
 8005284:	6879      	ldr	r1, [r7, #4]
 8005286:	4613      	mov	r3, r2
 8005288:	00db      	lsls	r3, r3, #3
 800528a:	4413      	add	r3, r2
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	440b      	add	r3, r1
 8005290:	3324      	adds	r3, #36	@ 0x24
 8005292:	2200      	movs	r2, #0
 8005294:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005296:	7bfb      	ldrb	r3, [r7, #15]
 8005298:	3301      	adds	r3, #1
 800529a:	73fb      	strb	r3, [r7, #15]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	791b      	ldrb	r3, [r3, #4]
 80052a0:	7bfa      	ldrb	r2, [r7, #15]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d3af      	bcc.n	8005206 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052a6:	2300      	movs	r3, #0
 80052a8:	73fb      	strb	r3, [r7, #15]
 80052aa:	e044      	b.n	8005336 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80052ac:	7bfa      	ldrb	r2, [r7, #15]
 80052ae:	6879      	ldr	r1, [r7, #4]
 80052b0:	4613      	mov	r3, r2
 80052b2:	00db      	lsls	r3, r3, #3
 80052b4:	4413      	add	r3, r2
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	440b      	add	r3, r1
 80052ba:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80052be:	2200      	movs	r2, #0
 80052c0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80052c2:	7bfa      	ldrb	r2, [r7, #15]
 80052c4:	6879      	ldr	r1, [r7, #4]
 80052c6:	4613      	mov	r3, r2
 80052c8:	00db      	lsls	r3, r3, #3
 80052ca:	4413      	add	r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	440b      	add	r3, r1
 80052d0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80052d4:	7bfa      	ldrb	r2, [r7, #15]
 80052d6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80052d8:	7bfa      	ldrb	r2, [r7, #15]
 80052da:	6879      	ldr	r1, [r7, #4]
 80052dc:	4613      	mov	r3, r2
 80052de:	00db      	lsls	r3, r3, #3
 80052e0:	4413      	add	r3, r2
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	440b      	add	r3, r1
 80052e6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80052ea:	2200      	movs	r2, #0
 80052ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80052ee:	7bfa      	ldrb	r2, [r7, #15]
 80052f0:	6879      	ldr	r1, [r7, #4]
 80052f2:	4613      	mov	r3, r2
 80052f4:	00db      	lsls	r3, r3, #3
 80052f6:	4413      	add	r3, r2
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	440b      	add	r3, r1
 80052fc:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005300:	2200      	movs	r2, #0
 8005302:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005304:	7bfa      	ldrb	r2, [r7, #15]
 8005306:	6879      	ldr	r1, [r7, #4]
 8005308:	4613      	mov	r3, r2
 800530a:	00db      	lsls	r3, r3, #3
 800530c:	4413      	add	r3, r2
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	440b      	add	r3, r1
 8005312:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005316:	2200      	movs	r2, #0
 8005318:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800531a:	7bfa      	ldrb	r2, [r7, #15]
 800531c:	6879      	ldr	r1, [r7, #4]
 800531e:	4613      	mov	r3, r2
 8005320:	00db      	lsls	r3, r3, #3
 8005322:	4413      	add	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	440b      	add	r3, r1
 8005328:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800532c:	2200      	movs	r2, #0
 800532e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005330:	7bfb      	ldrb	r3, [r7, #15]
 8005332:	3301      	adds	r3, #1
 8005334:	73fb      	strb	r3, [r7, #15]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	791b      	ldrb	r3, [r3, #4]
 800533a:	7bfa      	ldrb	r2, [r7, #15]
 800533c:	429a      	cmp	r2, r3
 800533e:	d3b5      	bcc.n	80052ac <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6818      	ldr	r0, [r3, #0]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	7c1a      	ldrb	r2, [r3, #16]
 8005348:	f88d 2000 	strb.w	r2, [sp]
 800534c:	3304      	adds	r3, #4
 800534e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005350:	f004 ffd2 	bl	800a2f8 <USB_DevInit>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d005      	beq.n	8005366 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2202      	movs	r2, #2
 800535e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e013      	b.n	800538e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	7b1b      	ldrb	r3, [r3, #12]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d102      	bne.n	8005382 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 f80b 	bl	8005398 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4618      	mov	r0, r3
 8005388:	f005 f98d 	bl	800a6a6 <USB_DevDisconnect>

  return HAL_OK;
 800538c:	2300      	movs	r3, #0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
	...

08005398 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005398:	b480      	push	{r7}
 800539a:	b085      	sub	sp, #20
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053c6:	4b05      	ldr	r3, [pc, #20]	@ (80053dc <HAL_PCDEx_ActivateLPM+0x44>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3714      	adds	r7, #20
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr
 80053dc:	10000003 	.word	0x10000003

080053e0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80053e8:	4b19      	ldr	r3, [pc, #100]	@ (8005450 <HAL_PWREx_ConfigSupply+0x70>)
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	f003 0304 	and.w	r3, r3, #4
 80053f0:	2b04      	cmp	r3, #4
 80053f2:	d00a      	beq.n	800540a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80053f4:	4b16      	ldr	r3, [pc, #88]	@ (8005450 <HAL_PWREx_ConfigSupply+0x70>)
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	f003 0307 	and.w	r3, r3, #7
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d001      	beq.n	8005406 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e01f      	b.n	8005446 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005406:	2300      	movs	r3, #0
 8005408:	e01d      	b.n	8005446 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800540a:	4b11      	ldr	r3, [pc, #68]	@ (8005450 <HAL_PWREx_ConfigSupply+0x70>)
 800540c:	68db      	ldr	r3, [r3, #12]
 800540e:	f023 0207 	bic.w	r2, r3, #7
 8005412:	490f      	ldr	r1, [pc, #60]	@ (8005450 <HAL_PWREx_ConfigSupply+0x70>)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	4313      	orrs	r3, r2
 8005418:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800541a:	f7fc f8f1 	bl	8001600 <HAL_GetTick>
 800541e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005420:	e009      	b.n	8005436 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005422:	f7fc f8ed 	bl	8001600 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005430:	d901      	bls.n	8005436 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e007      	b.n	8005446 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005436:	4b06      	ldr	r3, [pc, #24]	@ (8005450 <HAL_PWREx_ConfigSupply+0x70>)
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800543e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005442:	d1ee      	bne.n	8005422 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3710      	adds	r7, #16
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	58024800 	.word	0x58024800

08005454 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005454:	b480      	push	{r7}
 8005456:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005458:	4b05      	ldr	r3, [pc, #20]	@ (8005470 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	4a04      	ldr	r2, [pc, #16]	@ (8005470 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800545e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005462:	60d3      	str	r3, [r2, #12]
}
 8005464:	bf00      	nop
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	58024800 	.word	0x58024800

08005474 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b08c      	sub	sp, #48	@ 0x30
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d102      	bne.n	8005488 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	f000 bc48 	b.w	8005d18 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 8088 	beq.w	80055a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005496:	4b99      	ldr	r3, [pc, #612]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800549e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80054a0:	4b96      	ldr	r3, [pc, #600]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80054a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80054a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054a8:	2b10      	cmp	r3, #16
 80054aa:	d007      	beq.n	80054bc <HAL_RCC_OscConfig+0x48>
 80054ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ae:	2b18      	cmp	r3, #24
 80054b0:	d111      	bne.n	80054d6 <HAL_RCC_OscConfig+0x62>
 80054b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b4:	f003 0303 	and.w	r3, r3, #3
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d10c      	bne.n	80054d6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054bc:	4b8f      	ldr	r3, [pc, #572]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d06d      	beq.n	80055a4 <HAL_RCC_OscConfig+0x130>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d169      	bne.n	80055a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	f000 bc21 	b.w	8005d18 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054de:	d106      	bne.n	80054ee <HAL_RCC_OscConfig+0x7a>
 80054e0:	4b86      	ldr	r3, [pc, #536]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a85      	ldr	r2, [pc, #532]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80054e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054ea:	6013      	str	r3, [r2, #0]
 80054ec:	e02e      	b.n	800554c <HAL_RCC_OscConfig+0xd8>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10c      	bne.n	8005510 <HAL_RCC_OscConfig+0x9c>
 80054f6:	4b81      	ldr	r3, [pc, #516]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a80      	ldr	r2, [pc, #512]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80054fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005500:	6013      	str	r3, [r2, #0]
 8005502:	4b7e      	ldr	r3, [pc, #504]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a7d      	ldr	r2, [pc, #500]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005508:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800550c:	6013      	str	r3, [r2, #0]
 800550e:	e01d      	b.n	800554c <HAL_RCC_OscConfig+0xd8>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005518:	d10c      	bne.n	8005534 <HAL_RCC_OscConfig+0xc0>
 800551a:	4b78      	ldr	r3, [pc, #480]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a77      	ldr	r2, [pc, #476]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005520:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005524:	6013      	str	r3, [r2, #0]
 8005526:	4b75      	ldr	r3, [pc, #468]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a74      	ldr	r2, [pc, #464]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 800552c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005530:	6013      	str	r3, [r2, #0]
 8005532:	e00b      	b.n	800554c <HAL_RCC_OscConfig+0xd8>
 8005534:	4b71      	ldr	r3, [pc, #452]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a70      	ldr	r2, [pc, #448]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 800553a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	4b6e      	ldr	r3, [pc, #440]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a6d      	ldr	r2, [pc, #436]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005546:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800554a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d013      	beq.n	800557c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005554:	f7fc f854 	bl	8001600 <HAL_GetTick>
 8005558:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800555c:	f7fc f850 	bl	8001600 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b64      	cmp	r3, #100	@ 0x64
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e3d4      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800556e:	4b63      	ldr	r3, [pc, #396]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0f0      	beq.n	800555c <HAL_RCC_OscConfig+0xe8>
 800557a:	e014      	b.n	80055a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800557c:	f7fc f840 	bl	8001600 <HAL_GetTick>
 8005580:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005582:	e008      	b.n	8005596 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005584:	f7fc f83c 	bl	8001600 <HAL_GetTick>
 8005588:	4602      	mov	r2, r0
 800558a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558c:	1ad3      	subs	r3, r2, r3
 800558e:	2b64      	cmp	r3, #100	@ 0x64
 8005590:	d901      	bls.n	8005596 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e3c0      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005596:	4b59      	ldr	r3, [pc, #356]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d1f0      	bne.n	8005584 <HAL_RCC_OscConfig+0x110>
 80055a2:	e000      	b.n	80055a6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 80ca 	beq.w	8005748 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055b4:	4b51      	ldr	r3, [pc, #324]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055bc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80055be:	4b4f      	ldr	r3, [pc, #316]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80055c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80055c4:	6a3b      	ldr	r3, [r7, #32]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d007      	beq.n	80055da <HAL_RCC_OscConfig+0x166>
 80055ca:	6a3b      	ldr	r3, [r7, #32]
 80055cc:	2b18      	cmp	r3, #24
 80055ce:	d156      	bne.n	800567e <HAL_RCC_OscConfig+0x20a>
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	f003 0303 	and.w	r3, r3, #3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d151      	bne.n	800567e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80055da:	4b48      	ldr	r3, [pc, #288]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0304 	and.w	r3, r3, #4
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d005      	beq.n	80055f2 <HAL_RCC_OscConfig+0x17e>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e392      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80055f2:	4b42      	ldr	r3, [pc, #264]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f023 0219 	bic.w	r2, r3, #25
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	493f      	ldr	r1, [pc, #252]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005600:	4313      	orrs	r3, r2
 8005602:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005604:	f7fb fffc 	bl	8001600 <HAL_GetTick>
 8005608:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800560a:	e008      	b.n	800561e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800560c:	f7fb fff8 	bl	8001600 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	2b02      	cmp	r3, #2
 8005618:	d901      	bls.n	800561e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e37c      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800561e:	4b37      	ldr	r3, [pc, #220]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	2b00      	cmp	r3, #0
 8005628:	d0f0      	beq.n	800560c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800562a:	f7fc f819 	bl	8001660 <HAL_GetREVID>
 800562e:	4603      	mov	r3, r0
 8005630:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005634:	4293      	cmp	r3, r2
 8005636:	d817      	bhi.n	8005668 <HAL_RCC_OscConfig+0x1f4>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	691b      	ldr	r3, [r3, #16]
 800563c:	2b40      	cmp	r3, #64	@ 0x40
 800563e:	d108      	bne.n	8005652 <HAL_RCC_OscConfig+0x1de>
 8005640:	4b2e      	ldr	r3, [pc, #184]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005648:	4a2c      	ldr	r2, [pc, #176]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 800564a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800564e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005650:	e07a      	b.n	8005748 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005652:	4b2a      	ldr	r3, [pc, #168]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	031b      	lsls	r3, r3, #12
 8005660:	4926      	ldr	r1, [pc, #152]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005662:	4313      	orrs	r3, r2
 8005664:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005666:	e06f      	b.n	8005748 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005668:	4b24      	ldr	r3, [pc, #144]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	061b      	lsls	r3, r3, #24
 8005676:	4921      	ldr	r1, [pc, #132]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005678:	4313      	orrs	r3, r2
 800567a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800567c:	e064      	b.n	8005748 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d047      	beq.n	8005716 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005686:	4b1d      	ldr	r3, [pc, #116]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f023 0219 	bic.w	r2, r3, #25
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	491a      	ldr	r1, [pc, #104]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 8005694:	4313      	orrs	r3, r2
 8005696:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005698:	f7fb ffb2 	bl	8001600 <HAL_GetTick>
 800569c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800569e:	e008      	b.n	80056b2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056a0:	f7fb ffae 	bl	8001600 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e332      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80056b2:	4b12      	ldr	r3, [pc, #72]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0304 	and.w	r3, r3, #4
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d0f0      	beq.n	80056a0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056be:	f7fb ffcf 	bl	8001660 <HAL_GetREVID>
 80056c2:	4603      	mov	r3, r0
 80056c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d819      	bhi.n	8005700 <HAL_RCC_OscConfig+0x28c>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	691b      	ldr	r3, [r3, #16]
 80056d0:	2b40      	cmp	r3, #64	@ 0x40
 80056d2:	d108      	bne.n	80056e6 <HAL_RCC_OscConfig+0x272>
 80056d4:	4b09      	ldr	r3, [pc, #36]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80056dc:	4a07      	ldr	r2, [pc, #28]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80056de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056e2:	6053      	str	r3, [r2, #4]
 80056e4:	e030      	b.n	8005748 <HAL_RCC_OscConfig+0x2d4>
 80056e6:	4b05      	ldr	r3, [pc, #20]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	031b      	lsls	r3, r3, #12
 80056f4:	4901      	ldr	r1, [pc, #4]	@ (80056fc <HAL_RCC_OscConfig+0x288>)
 80056f6:	4313      	orrs	r3, r2
 80056f8:	604b      	str	r3, [r1, #4]
 80056fa:	e025      	b.n	8005748 <HAL_RCC_OscConfig+0x2d4>
 80056fc:	58024400 	.word	0x58024400
 8005700:	4b9a      	ldr	r3, [pc, #616]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	061b      	lsls	r3, r3, #24
 800570e:	4997      	ldr	r1, [pc, #604]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005710:	4313      	orrs	r3, r2
 8005712:	604b      	str	r3, [r1, #4]
 8005714:	e018      	b.n	8005748 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005716:	4b95      	ldr	r3, [pc, #596]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a94      	ldr	r2, [pc, #592]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800571c:	f023 0301 	bic.w	r3, r3, #1
 8005720:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005722:	f7fb ff6d 	bl	8001600 <HAL_GetTick>
 8005726:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005728:	e008      	b.n	800573c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800572a:	f7fb ff69 	bl	8001600 <HAL_GetTick>
 800572e:	4602      	mov	r2, r0
 8005730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	2b02      	cmp	r3, #2
 8005736:	d901      	bls.n	800573c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005738:	2303      	movs	r3, #3
 800573a:	e2ed      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800573c:	4b8b      	ldr	r3, [pc, #556]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0304 	and.w	r3, r3, #4
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1f0      	bne.n	800572a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0310 	and.w	r3, r3, #16
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 80a9 	beq.w	80058a8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005756:	4b85      	ldr	r3, [pc, #532]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800575e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005760:	4b82      	ldr	r3, [pc, #520]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005764:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	2b08      	cmp	r3, #8
 800576a:	d007      	beq.n	800577c <HAL_RCC_OscConfig+0x308>
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	2b18      	cmp	r3, #24
 8005770:	d13a      	bne.n	80057e8 <HAL_RCC_OscConfig+0x374>
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	f003 0303 	and.w	r3, r3, #3
 8005778:	2b01      	cmp	r3, #1
 800577a:	d135      	bne.n	80057e8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800577c:	4b7b      	ldr	r3, [pc, #492]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005784:	2b00      	cmp	r3, #0
 8005786:	d005      	beq.n	8005794 <HAL_RCC_OscConfig+0x320>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	69db      	ldr	r3, [r3, #28]
 800578c:	2b80      	cmp	r3, #128	@ 0x80
 800578e:	d001      	beq.n	8005794 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e2c1      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005794:	f7fb ff64 	bl	8001660 <HAL_GetREVID>
 8005798:	4603      	mov	r3, r0
 800579a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800579e:	4293      	cmp	r3, r2
 80057a0:	d817      	bhi.n	80057d2 <HAL_RCC_OscConfig+0x35e>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	2b20      	cmp	r3, #32
 80057a8:	d108      	bne.n	80057bc <HAL_RCC_OscConfig+0x348>
 80057aa:	4b70      	ldr	r3, [pc, #448]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80057b2:	4a6e      	ldr	r2, [pc, #440]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80057b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80057b8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80057ba:	e075      	b.n	80058a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80057bc:	4b6b      	ldr	r3, [pc, #428]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	069b      	lsls	r3, r3, #26
 80057ca:	4968      	ldr	r1, [pc, #416]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80057d0:	e06a      	b.n	80058a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80057d2:	4b66      	ldr	r3, [pc, #408]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	061b      	lsls	r3, r3, #24
 80057e0:	4962      	ldr	r1, [pc, #392]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80057e2:	4313      	orrs	r3, r2
 80057e4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80057e6:	e05f      	b.n	80058a8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	69db      	ldr	r3, [r3, #28]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d042      	beq.n	8005876 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80057f0:	4b5e      	ldr	r3, [pc, #376]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a5d      	ldr	r2, [pc, #372]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80057f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057fc:	f7fb ff00 	bl	8001600 <HAL_GetTick>
 8005800:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005802:	e008      	b.n	8005816 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005804:	f7fb fefc 	bl	8001600 <HAL_GetTick>
 8005808:	4602      	mov	r2, r0
 800580a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	2b02      	cmp	r3, #2
 8005810:	d901      	bls.n	8005816 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005812:	2303      	movs	r3, #3
 8005814:	e280      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005816:	4b55      	ldr	r3, [pc, #340]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0f0      	beq.n	8005804 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005822:	f7fb ff1d 	bl	8001660 <HAL_GetREVID>
 8005826:	4603      	mov	r3, r0
 8005828:	f241 0203 	movw	r2, #4099	@ 0x1003
 800582c:	4293      	cmp	r3, r2
 800582e:	d817      	bhi.n	8005860 <HAL_RCC_OscConfig+0x3ec>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a1b      	ldr	r3, [r3, #32]
 8005834:	2b20      	cmp	r3, #32
 8005836:	d108      	bne.n	800584a <HAL_RCC_OscConfig+0x3d6>
 8005838:	4b4c      	ldr	r3, [pc, #304]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005840:	4a4a      	ldr	r2, [pc, #296]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005842:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005846:	6053      	str	r3, [r2, #4]
 8005848:	e02e      	b.n	80058a8 <HAL_RCC_OscConfig+0x434>
 800584a:	4b48      	ldr	r3, [pc, #288]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	069b      	lsls	r3, r3, #26
 8005858:	4944      	ldr	r1, [pc, #272]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800585a:	4313      	orrs	r3, r2
 800585c:	604b      	str	r3, [r1, #4]
 800585e:	e023      	b.n	80058a8 <HAL_RCC_OscConfig+0x434>
 8005860:	4b42      	ldr	r3, [pc, #264]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a1b      	ldr	r3, [r3, #32]
 800586c:	061b      	lsls	r3, r3, #24
 800586e:	493f      	ldr	r1, [pc, #252]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005870:	4313      	orrs	r3, r2
 8005872:	60cb      	str	r3, [r1, #12]
 8005874:	e018      	b.n	80058a8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005876:	4b3d      	ldr	r3, [pc, #244]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a3c      	ldr	r2, [pc, #240]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800587c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005880:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005882:	f7fb febd 	bl	8001600 <HAL_GetTick>
 8005886:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005888:	e008      	b.n	800589c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800588a:	f7fb feb9 	bl	8001600 <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	2b02      	cmp	r3, #2
 8005896:	d901      	bls.n	800589c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005898:	2303      	movs	r3, #3
 800589a:	e23d      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800589c:	4b33      	ldr	r3, [pc, #204]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d1f0      	bne.n	800588a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0308 	and.w	r3, r3, #8
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d036      	beq.n	8005922 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d019      	beq.n	80058f0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058bc:	4b2b      	ldr	r3, [pc, #172]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80058be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058c0:	4a2a      	ldr	r2, [pc, #168]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80058c2:	f043 0301 	orr.w	r3, r3, #1
 80058c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058c8:	f7fb fe9a 	bl	8001600 <HAL_GetTick>
 80058cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80058ce:	e008      	b.n	80058e2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058d0:	f7fb fe96 	bl	8001600 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e21a      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80058e2:	4b22      	ldr	r3, [pc, #136]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80058e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d0f0      	beq.n	80058d0 <HAL_RCC_OscConfig+0x45c>
 80058ee:	e018      	b.n	8005922 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058f0:	4b1e      	ldr	r3, [pc, #120]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80058f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058f4:	4a1d      	ldr	r2, [pc, #116]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 80058f6:	f023 0301 	bic.w	r3, r3, #1
 80058fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058fc:	f7fb fe80 	bl	8001600 <HAL_GetTick>
 8005900:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005902:	e008      	b.n	8005916 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005904:	f7fb fe7c 	bl	8001600 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b02      	cmp	r3, #2
 8005910:	d901      	bls.n	8005916 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e200      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005916:	4b15      	ldr	r3, [pc, #84]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800591a:	f003 0302 	and.w	r3, r3, #2
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1f0      	bne.n	8005904 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0320 	and.w	r3, r3, #32
 800592a:	2b00      	cmp	r3, #0
 800592c:	d039      	beq.n	80059a2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d01c      	beq.n	8005970 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005936:	4b0d      	ldr	r3, [pc, #52]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a0c      	ldr	r2, [pc, #48]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800593c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005940:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005942:	f7fb fe5d 	bl	8001600 <HAL_GetTick>
 8005946:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800594a:	f7fb fe59 	bl	8001600 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e1dd      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800595c:	4b03      	ldr	r3, [pc, #12]	@ (800596c <HAL_RCC_OscConfig+0x4f8>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0f0      	beq.n	800594a <HAL_RCC_OscConfig+0x4d6>
 8005968:	e01b      	b.n	80059a2 <HAL_RCC_OscConfig+0x52e>
 800596a:	bf00      	nop
 800596c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005970:	4b9b      	ldr	r3, [pc, #620]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a9a      	ldr	r2, [pc, #616]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005976:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800597a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800597c:	f7fb fe40 	bl	8001600 <HAL_GetTick>
 8005980:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005982:	e008      	b.n	8005996 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005984:	f7fb fe3c 	bl	8001600 <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	2b02      	cmp	r3, #2
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e1c0      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005996:	4b92      	ldr	r3, [pc, #584]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1f0      	bne.n	8005984 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 0304 	and.w	r3, r3, #4
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 8081 	beq.w	8005ab2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80059b0:	4b8c      	ldr	r3, [pc, #560]	@ (8005be4 <HAL_RCC_OscConfig+0x770>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a8b      	ldr	r2, [pc, #556]	@ (8005be4 <HAL_RCC_OscConfig+0x770>)
 80059b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80059bc:	f7fb fe20 	bl	8001600 <HAL_GetTick>
 80059c0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059c2:	e008      	b.n	80059d6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059c4:	f7fb fe1c 	bl	8001600 <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	2b64      	cmp	r3, #100	@ 0x64
 80059d0:	d901      	bls.n	80059d6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e1a0      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80059d6:	4b83      	ldr	r3, [pc, #524]	@ (8005be4 <HAL_RCC_OscConfig+0x770>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0f0      	beq.n	80059c4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d106      	bne.n	80059f8 <HAL_RCC_OscConfig+0x584>
 80059ea:	4b7d      	ldr	r3, [pc, #500]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 80059ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059ee:	4a7c      	ldr	r2, [pc, #496]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80059f6:	e02d      	b.n	8005a54 <HAL_RCC_OscConfig+0x5e0>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d10c      	bne.n	8005a1a <HAL_RCC_OscConfig+0x5a6>
 8005a00:	4b77      	ldr	r3, [pc, #476]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a04:	4a76      	ldr	r2, [pc, #472]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a06:	f023 0301 	bic.w	r3, r3, #1
 8005a0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a0c:	4b74      	ldr	r3, [pc, #464]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a10:	4a73      	ldr	r2, [pc, #460]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a12:	f023 0304 	bic.w	r3, r3, #4
 8005a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a18:	e01c      	b.n	8005a54 <HAL_RCC_OscConfig+0x5e0>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	2b05      	cmp	r3, #5
 8005a20:	d10c      	bne.n	8005a3c <HAL_RCC_OscConfig+0x5c8>
 8005a22:	4b6f      	ldr	r3, [pc, #444]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a26:	4a6e      	ldr	r2, [pc, #440]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a28:	f043 0304 	orr.w	r3, r3, #4
 8005a2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a2e:	4b6c      	ldr	r3, [pc, #432]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a32:	4a6b      	ldr	r2, [pc, #428]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a34:	f043 0301 	orr.w	r3, r3, #1
 8005a38:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a3a:	e00b      	b.n	8005a54 <HAL_RCC_OscConfig+0x5e0>
 8005a3c:	4b68      	ldr	r3, [pc, #416]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a40:	4a67      	ldr	r2, [pc, #412]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a42:	f023 0301 	bic.w	r3, r3, #1
 8005a46:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a48:	4b65      	ldr	r3, [pc, #404]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4c:	4a64      	ldr	r2, [pc, #400]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a4e:	f023 0304 	bic.w	r3, r3, #4
 8005a52:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d015      	beq.n	8005a88 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a5c:	f7fb fdd0 	bl	8001600 <HAL_GetTick>
 8005a60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a62:	e00a      	b.n	8005a7a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a64:	f7fb fdcc 	bl	8001600 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d901      	bls.n	8005a7a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e14e      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a7a:	4b59      	ldr	r3, [pc, #356]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a7e:	f003 0302 	and.w	r3, r3, #2
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0ee      	beq.n	8005a64 <HAL_RCC_OscConfig+0x5f0>
 8005a86:	e014      	b.n	8005ab2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a88:	f7fb fdba 	bl	8001600 <HAL_GetTick>
 8005a8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005a8e:	e00a      	b.n	8005aa6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a90:	f7fb fdb6 	bl	8001600 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e138      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005aa6:	4b4e      	ldr	r3, [pc, #312]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1ee      	bne.n	8005a90 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	f000 812d 	beq.w	8005d16 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005abc:	4b48      	ldr	r3, [pc, #288]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ac4:	2b18      	cmp	r3, #24
 8005ac6:	f000 80bd 	beq.w	8005c44 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	f040 809e 	bne.w	8005c10 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ad4:	4b42      	ldr	r3, [pc, #264]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a41      	ldr	r2, [pc, #260]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005ada:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ade:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae0:	f7fb fd8e 	bl	8001600 <HAL_GetTick>
 8005ae4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ae8:	f7fb fd8a 	bl	8001600 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e10e      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005afa:	4b39      	ldr	r3, [pc, #228]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d1f0      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b06:	4b36      	ldr	r3, [pc, #216]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b0a:	4b37      	ldr	r3, [pc, #220]	@ (8005be8 <HAL_RCC_OscConfig+0x774>)
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005b12:	687a      	ldr	r2, [r7, #4]
 8005b14:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005b16:	0112      	lsls	r2, r2, #4
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	4931      	ldr	r1, [pc, #196]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b24:	3b01      	subs	r3, #1
 8005b26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	025b      	lsls	r3, r3, #9
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	431a      	orrs	r2, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3a:	3b01      	subs	r3, #1
 8005b3c:	041b      	lsls	r3, r3, #16
 8005b3e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005b42:	431a      	orrs	r2, r3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	061b      	lsls	r3, r3, #24
 8005b4c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005b50:	4923      	ldr	r1, [pc, #140]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005b56:	4b22      	ldr	r3, [pc, #136]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5a:	4a21      	ldr	r2, [pc, #132]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b5c:	f023 0301 	bic.w	r3, r3, #1
 8005b60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005b62:	4b1f      	ldr	r3, [pc, #124]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b66:	4b21      	ldr	r3, [pc, #132]	@ (8005bec <HAL_RCC_OscConfig+0x778>)
 8005b68:	4013      	ands	r3, r2
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b6e:	00d2      	lsls	r2, r2, #3
 8005b70:	491b      	ldr	r1, [pc, #108]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005b76:	4b1a      	ldr	r3, [pc, #104]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7a:	f023 020c 	bic.w	r2, r3, #12
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b82:	4917      	ldr	r1, [pc, #92]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b84:	4313      	orrs	r3, r2
 8005b86:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005b88:	4b15      	ldr	r3, [pc, #84]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8c:	f023 0202 	bic.w	r2, r3, #2
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b94:	4912      	ldr	r1, [pc, #72]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b96:	4313      	orrs	r3, r2
 8005b98:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005b9a:	4b11      	ldr	r3, [pc, #68]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b9e:	4a10      	ldr	r2, [pc, #64]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ba4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005baa:	4a0d      	ldr	r2, [pc, #52]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005bac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb6:	4a0a      	ldr	r2, [pc, #40]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005bb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005bbe:	4b08      	ldr	r3, [pc, #32]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc2:	4a07      	ldr	r2, [pc, #28]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005bc4:	f043 0301 	orr.w	r3, r3, #1
 8005bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bca:	4b05      	ldr	r3, [pc, #20]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a04      	ldr	r2, [pc, #16]	@ (8005be0 <HAL_RCC_OscConfig+0x76c>)
 8005bd0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd6:	f7fb fd13 	bl	8001600 <HAL_GetTick>
 8005bda:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005bdc:	e011      	b.n	8005c02 <HAL_RCC_OscConfig+0x78e>
 8005bde:	bf00      	nop
 8005be0:	58024400 	.word	0x58024400
 8005be4:	58024800 	.word	0x58024800
 8005be8:	fffffc0c 	.word	0xfffffc0c
 8005bec:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bf0:	f7fb fd06 	bl	8001600 <HAL_GetTick>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	2b02      	cmp	r3, #2
 8005bfc:	d901      	bls.n	8005c02 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e08a      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c02:	4b47      	ldr	r3, [pc, #284]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d0f0      	beq.n	8005bf0 <HAL_RCC_OscConfig+0x77c>
 8005c0e:	e082      	b.n	8005d16 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c10:	4b43      	ldr	r3, [pc, #268]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a42      	ldr	r2, [pc, #264]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005c16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c1c:	f7fb fcf0 	bl	8001600 <HAL_GetTick>
 8005c20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c22:	e008      	b.n	8005c36 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c24:	f7fb fcec 	bl	8001600 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d901      	bls.n	8005c36 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e070      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005c36:	4b3a      	ldr	r3, [pc, #232]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1f0      	bne.n	8005c24 <HAL_RCC_OscConfig+0x7b0>
 8005c42:	e068      	b.n	8005d16 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005c44:	4b36      	ldr	r3, [pc, #216]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c48:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005c4a:	4b35      	ldr	r3, [pc, #212]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c4e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d031      	beq.n	8005cbc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	f003 0203 	and.w	r2, r3, #3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d12a      	bne.n	8005cbc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	091b      	lsrs	r3, r3, #4
 8005c6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d122      	bne.n	8005cbc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c80:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d11a      	bne.n	8005cbc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	0a5b      	lsrs	r3, r3, #9
 8005c8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c92:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d111      	bne.n	8005cbc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	0c1b      	lsrs	r3, r3, #16
 8005c9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	d108      	bne.n	8005cbc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	0e1b      	lsrs	r3, r3, #24
 8005cae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d001      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e02b      	b.n	8005d18 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005cc0:	4b17      	ldr	r3, [pc, #92]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cc4:	08db      	lsrs	r3, r3, #3
 8005cc6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005cca:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d01f      	beq.n	8005d16 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005cd6:	4b12      	ldr	r3, [pc, #72]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cda:	4a11      	ldr	r2, [pc, #68]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005cdc:	f023 0301 	bic.w	r3, r3, #1
 8005ce0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005ce2:	f7fb fc8d 	bl	8001600 <HAL_GetTick>
 8005ce6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005ce8:	bf00      	nop
 8005cea:	f7fb fc89 	bl	8001600 <HAL_GetTick>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d0f9      	beq.n	8005cea <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005cf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8005d24 <HAL_RCC_OscConfig+0x8b0>)
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005d02:	00d2      	lsls	r2, r2, #3
 8005d04:	4906      	ldr	r1, [pc, #24]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005d0a:	4b05      	ldr	r3, [pc, #20]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d0e:	4a04      	ldr	r2, [pc, #16]	@ (8005d20 <HAL_RCC_OscConfig+0x8ac>)
 8005d10:	f043 0301 	orr.w	r3, r3, #1
 8005d14:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3730      	adds	r7, #48	@ 0x30
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	58024400 	.word	0x58024400
 8005d24:	ffff0007 	.word	0xffff0007

08005d28 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b086      	sub	sp, #24
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e19c      	b.n	8006076 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d3c:	4b8a      	ldr	r3, [pc, #552]	@ (8005f68 <HAL_RCC_ClockConfig+0x240>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 030f 	and.w	r3, r3, #15
 8005d44:	683a      	ldr	r2, [r7, #0]
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d910      	bls.n	8005d6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d4a:	4b87      	ldr	r3, [pc, #540]	@ (8005f68 <HAL_RCC_ClockConfig+0x240>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f023 020f 	bic.w	r2, r3, #15
 8005d52:	4985      	ldr	r1, [pc, #532]	@ (8005f68 <HAL_RCC_ClockConfig+0x240>)
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d5a:	4b83      	ldr	r3, [pc, #524]	@ (8005f68 <HAL_RCC_ClockConfig+0x240>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 030f 	and.w	r3, r3, #15
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d001      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e184      	b.n	8006076 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d010      	beq.n	8005d9a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	691a      	ldr	r2, [r3, #16]
 8005d7c:	4b7b      	ldr	r3, [pc, #492]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d908      	bls.n	8005d9a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005d88:	4b78      	ldr	r3, [pc, #480]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005d8a:	699b      	ldr	r3, [r3, #24]
 8005d8c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	4975      	ldr	r1, [pc, #468]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0308 	and.w	r3, r3, #8
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d010      	beq.n	8005dc8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	695a      	ldr	r2, [r3, #20]
 8005daa:	4b70      	ldr	r3, [pc, #448]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d908      	bls.n	8005dc8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005db6:	4b6d      	ldr	r3, [pc, #436]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	496a      	ldr	r1, [pc, #424]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 0310 	and.w	r3, r3, #16
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d010      	beq.n	8005df6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	699a      	ldr	r2, [r3, #24]
 8005dd8:	4b64      	ldr	r3, [pc, #400]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005dda:	69db      	ldr	r3, [r3, #28]
 8005ddc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d908      	bls.n	8005df6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005de4:	4b61      	ldr	r3, [pc, #388]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	699b      	ldr	r3, [r3, #24]
 8005df0:	495e      	ldr	r1, [pc, #376]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0320 	and.w	r3, r3, #32
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d010      	beq.n	8005e24 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	69da      	ldr	r2, [r3, #28]
 8005e06:	4b59      	ldr	r3, [pc, #356]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d908      	bls.n	8005e24 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005e12:	4b56      	ldr	r3, [pc, #344]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	4953      	ldr	r1, [pc, #332]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 0302 	and.w	r3, r3, #2
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d010      	beq.n	8005e52 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	68da      	ldr	r2, [r3, #12]
 8005e34:	4b4d      	ldr	r3, [pc, #308]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	f003 030f 	and.w	r3, r3, #15
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d908      	bls.n	8005e52 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e40:	4b4a      	ldr	r3, [pc, #296]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	f023 020f 	bic.w	r2, r3, #15
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	4947      	ldr	r1, [pc, #284]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d055      	beq.n	8005f0a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005e5e:	4b43      	ldr	r3, [pc, #268]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	4940      	ldr	r1, [pc, #256]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	2b02      	cmp	r3, #2
 8005e76:	d107      	bne.n	8005e88 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e78:	4b3c      	ldr	r3, [pc, #240]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d121      	bne.n	8005ec8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e0f6      	b.n	8006076 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	2b03      	cmp	r3, #3
 8005e8e:	d107      	bne.n	8005ea0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e90:	4b36      	ldr	r3, [pc, #216]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d115      	bne.n	8005ec8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e0ea      	b.n	8006076 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d107      	bne.n	8005eb8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005ea8:	4b30      	ldr	r3, [pc, #192]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d109      	bne.n	8005ec8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e0de      	b.n	8006076 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005eb8:	4b2c      	ldr	r3, [pc, #176]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 0304 	and.w	r3, r3, #4
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e0d6      	b.n	8006076 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ec8:	4b28      	ldr	r3, [pc, #160]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005eca:	691b      	ldr	r3, [r3, #16]
 8005ecc:	f023 0207 	bic.w	r2, r3, #7
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	4925      	ldr	r1, [pc, #148]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eda:	f7fb fb91 	bl	8001600 <HAL_GetTick>
 8005ede:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ee0:	e00a      	b.n	8005ef8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ee2:	f7fb fb8d 	bl	8001600 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d901      	bls.n	8005ef8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e0be      	b.n	8006076 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ef8:	4b1c      	ldr	r3, [pc, #112]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	00db      	lsls	r3, r3, #3
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d1eb      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0302 	and.w	r3, r3, #2
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d010      	beq.n	8005f38 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	68da      	ldr	r2, [r3, #12]
 8005f1a:	4b14      	ldr	r3, [pc, #80]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	f003 030f 	and.w	r3, r3, #15
 8005f22:	429a      	cmp	r2, r3
 8005f24:	d208      	bcs.n	8005f38 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f26:	4b11      	ldr	r3, [pc, #68]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005f28:	699b      	ldr	r3, [r3, #24]
 8005f2a:	f023 020f 	bic.w	r2, r3, #15
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	490e      	ldr	r1, [pc, #56]	@ (8005f6c <HAL_RCC_ClockConfig+0x244>)
 8005f34:	4313      	orrs	r3, r2
 8005f36:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f38:	4b0b      	ldr	r3, [pc, #44]	@ (8005f68 <HAL_RCC_ClockConfig+0x240>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 030f 	and.w	r3, r3, #15
 8005f40:	683a      	ldr	r2, [r7, #0]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d214      	bcs.n	8005f70 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f46:	4b08      	ldr	r3, [pc, #32]	@ (8005f68 <HAL_RCC_ClockConfig+0x240>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f023 020f 	bic.w	r2, r3, #15
 8005f4e:	4906      	ldr	r1, [pc, #24]	@ (8005f68 <HAL_RCC_ClockConfig+0x240>)
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f56:	4b04      	ldr	r3, [pc, #16]	@ (8005f68 <HAL_RCC_ClockConfig+0x240>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 030f 	and.w	r3, r3, #15
 8005f5e:	683a      	ldr	r2, [r7, #0]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d005      	beq.n	8005f70 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e086      	b.n	8006076 <HAL_RCC_ClockConfig+0x34e>
 8005f68:	52002000 	.word	0x52002000
 8005f6c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0304 	and.w	r3, r3, #4
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d010      	beq.n	8005f9e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	691a      	ldr	r2, [r3, #16]
 8005f80:	4b3f      	ldr	r3, [pc, #252]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8005f82:	699b      	ldr	r3, [r3, #24]
 8005f84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d208      	bcs.n	8005f9e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005f8c:	4b3c      	ldr	r3, [pc, #240]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	4939      	ldr	r1, [pc, #228]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0308 	and.w	r3, r3, #8
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d010      	beq.n	8005fcc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	695a      	ldr	r2, [r3, #20]
 8005fae:	4b34      	ldr	r3, [pc, #208]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8005fb0:	69db      	ldr	r3, [r3, #28]
 8005fb2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d208      	bcs.n	8005fcc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005fba:	4b31      	ldr	r3, [pc, #196]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8005fbc:	69db      	ldr	r3, [r3, #28]
 8005fbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	492e      	ldr	r1, [pc, #184]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0310 	and.w	r3, r3, #16
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d010      	beq.n	8005ffa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	699a      	ldr	r2, [r3, #24]
 8005fdc:	4b28      	ldr	r3, [pc, #160]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8005fde:	69db      	ldr	r3, [r3, #28]
 8005fe0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d208      	bcs.n	8005ffa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005fe8:	4b25      	ldr	r3, [pc, #148]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8005fea:	69db      	ldr	r3, [r3, #28]
 8005fec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	699b      	ldr	r3, [r3, #24]
 8005ff4:	4922      	ldr	r1, [pc, #136]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0320 	and.w	r3, r3, #32
 8006002:	2b00      	cmp	r3, #0
 8006004:	d010      	beq.n	8006028 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	69da      	ldr	r2, [r3, #28]
 800600a:	4b1d      	ldr	r3, [pc, #116]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 800600c:	6a1b      	ldr	r3, [r3, #32]
 800600e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006012:	429a      	cmp	r2, r3
 8006014:	d208      	bcs.n	8006028 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006016:	4b1a      	ldr	r3, [pc, #104]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	69db      	ldr	r3, [r3, #28]
 8006022:	4917      	ldr	r1, [pc, #92]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8006024:	4313      	orrs	r3, r2
 8006026:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006028:	f000 f834 	bl	8006094 <HAL_RCC_GetSysClockFreq>
 800602c:	4602      	mov	r2, r0
 800602e:	4b14      	ldr	r3, [pc, #80]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	0a1b      	lsrs	r3, r3, #8
 8006034:	f003 030f 	and.w	r3, r3, #15
 8006038:	4912      	ldr	r1, [pc, #72]	@ (8006084 <HAL_RCC_ClockConfig+0x35c>)
 800603a:	5ccb      	ldrb	r3, [r1, r3]
 800603c:	f003 031f 	and.w	r3, r3, #31
 8006040:	fa22 f303 	lsr.w	r3, r2, r3
 8006044:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006046:	4b0e      	ldr	r3, [pc, #56]	@ (8006080 <HAL_RCC_ClockConfig+0x358>)
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	f003 030f 	and.w	r3, r3, #15
 800604e:	4a0d      	ldr	r2, [pc, #52]	@ (8006084 <HAL_RCC_ClockConfig+0x35c>)
 8006050:	5cd3      	ldrb	r3, [r2, r3]
 8006052:	f003 031f 	and.w	r3, r3, #31
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	fa22 f303 	lsr.w	r3, r2, r3
 800605c:	4a0a      	ldr	r2, [pc, #40]	@ (8006088 <HAL_RCC_ClockConfig+0x360>)
 800605e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006060:	4a0a      	ldr	r2, [pc, #40]	@ (800608c <HAL_RCC_ClockConfig+0x364>)
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006066:	4b0a      	ldr	r3, [pc, #40]	@ (8006090 <HAL_RCC_ClockConfig+0x368>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4618      	mov	r0, r3
 800606c:	f7fb fa7e 	bl	800156c <HAL_InitTick>
 8006070:	4603      	mov	r3, r0
 8006072:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006074:	7bfb      	ldrb	r3, [r7, #15]
}
 8006076:	4618      	mov	r0, r3
 8006078:	3718      	adds	r7, #24
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	58024400 	.word	0x58024400
 8006084:	0800a8dc 	.word	0x0800a8dc
 8006088:	24000004 	.word	0x24000004
 800608c:	24000000 	.word	0x24000000
 8006090:	24000008 	.word	0x24000008

08006094 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006094:	b480      	push	{r7}
 8006096:	b089      	sub	sp, #36	@ 0x24
 8006098:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800609a:	4bb3      	ldr	r3, [pc, #716]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060a2:	2b18      	cmp	r3, #24
 80060a4:	f200 8155 	bhi.w	8006352 <HAL_RCC_GetSysClockFreq+0x2be>
 80060a8:	a201      	add	r2, pc, #4	@ (adr r2, 80060b0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80060aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ae:	bf00      	nop
 80060b0:	08006115 	.word	0x08006115
 80060b4:	08006353 	.word	0x08006353
 80060b8:	08006353 	.word	0x08006353
 80060bc:	08006353 	.word	0x08006353
 80060c0:	08006353 	.word	0x08006353
 80060c4:	08006353 	.word	0x08006353
 80060c8:	08006353 	.word	0x08006353
 80060cc:	08006353 	.word	0x08006353
 80060d0:	0800613b 	.word	0x0800613b
 80060d4:	08006353 	.word	0x08006353
 80060d8:	08006353 	.word	0x08006353
 80060dc:	08006353 	.word	0x08006353
 80060e0:	08006353 	.word	0x08006353
 80060e4:	08006353 	.word	0x08006353
 80060e8:	08006353 	.word	0x08006353
 80060ec:	08006353 	.word	0x08006353
 80060f0:	08006141 	.word	0x08006141
 80060f4:	08006353 	.word	0x08006353
 80060f8:	08006353 	.word	0x08006353
 80060fc:	08006353 	.word	0x08006353
 8006100:	08006353 	.word	0x08006353
 8006104:	08006353 	.word	0x08006353
 8006108:	08006353 	.word	0x08006353
 800610c:	08006353 	.word	0x08006353
 8006110:	08006147 	.word	0x08006147
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006114:	4b94      	ldr	r3, [pc, #592]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 0320 	and.w	r3, r3, #32
 800611c:	2b00      	cmp	r3, #0
 800611e:	d009      	beq.n	8006134 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006120:	4b91      	ldr	r3, [pc, #580]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	08db      	lsrs	r3, r3, #3
 8006126:	f003 0303 	and.w	r3, r3, #3
 800612a:	4a90      	ldr	r2, [pc, #576]	@ (800636c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800612c:	fa22 f303 	lsr.w	r3, r2, r3
 8006130:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006132:	e111      	b.n	8006358 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006134:	4b8d      	ldr	r3, [pc, #564]	@ (800636c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006136:	61bb      	str	r3, [r7, #24]
      break;
 8006138:	e10e      	b.n	8006358 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800613a:	4b8d      	ldr	r3, [pc, #564]	@ (8006370 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800613c:	61bb      	str	r3, [r7, #24]
      break;
 800613e:	e10b      	b.n	8006358 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006140:	4b8c      	ldr	r3, [pc, #560]	@ (8006374 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006142:	61bb      	str	r3, [r7, #24]
      break;
 8006144:	e108      	b.n	8006358 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006146:	4b88      	ldr	r3, [pc, #544]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800614a:	f003 0303 	and.w	r3, r3, #3
 800614e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006150:	4b85      	ldr	r3, [pc, #532]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006154:	091b      	lsrs	r3, r3, #4
 8006156:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800615a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800615c:	4b82      	ldr	r3, [pc, #520]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800615e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006166:	4b80      	ldr	r3, [pc, #512]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800616a:	08db      	lsrs	r3, r3, #3
 800616c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	fb02 f303 	mul.w	r3, r2, r3
 8006176:	ee07 3a90 	vmov	s15, r3
 800617a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800617e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 80e1 	beq.w	800634c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	2b02      	cmp	r3, #2
 800618e:	f000 8083 	beq.w	8006298 <HAL_RCC_GetSysClockFreq+0x204>
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	2b02      	cmp	r3, #2
 8006196:	f200 80a1 	bhi.w	80062dc <HAL_RCC_GetSysClockFreq+0x248>
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d003      	beq.n	80061a8 <HAL_RCC_GetSysClockFreq+0x114>
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d056      	beq.n	8006254 <HAL_RCC_GetSysClockFreq+0x1c0>
 80061a6:	e099      	b.n	80062dc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061a8:	4b6f      	ldr	r3, [pc, #444]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0320 	and.w	r3, r3, #32
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d02d      	beq.n	8006210 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061b4:	4b6c      	ldr	r3, [pc, #432]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	08db      	lsrs	r3, r3, #3
 80061ba:	f003 0303 	and.w	r3, r3, #3
 80061be:	4a6b      	ldr	r2, [pc, #428]	@ (800636c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80061c0:	fa22 f303 	lsr.w	r3, r2, r3
 80061c4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	ee07 3a90 	vmov	s15, r3
 80061cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	ee07 3a90 	vmov	s15, r3
 80061d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061de:	4b62      	ldr	r3, [pc, #392]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80061e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e6:	ee07 3a90 	vmov	s15, r3
 80061ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80061f2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006378 <HAL_RCC_GetSysClockFreq+0x2e4>
 80061f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800620a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800620e:	e087      	b.n	8006320 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	ee07 3a90 	vmov	s15, r3
 8006216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800621a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800637c <HAL_RCC_GetSysClockFreq+0x2e8>
 800621e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006222:	4b51      	ldr	r3, [pc, #324]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800622a:	ee07 3a90 	vmov	s15, r3
 800622e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006232:	ed97 6a02 	vldr	s12, [r7, #8]
 8006236:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006378 <HAL_RCC_GetSysClockFreq+0x2e4>
 800623a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800623e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006242:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006246:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800624a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800624e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006252:	e065      	b.n	8006320 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	ee07 3a90 	vmov	s15, r3
 800625a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800625e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006380 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006262:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006266:	4b40      	ldr	r3, [pc, #256]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800626a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800626e:	ee07 3a90 	vmov	s15, r3
 8006272:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006276:	ed97 6a02 	vldr	s12, [r7, #8]
 800627a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006378 <HAL_RCC_GetSysClockFreq+0x2e4>
 800627e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006282:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006286:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800628a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800628e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006292:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006296:	e043      	b.n	8006320 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	ee07 3a90 	vmov	s15, r3
 800629e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062a2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006384 <HAL_RCC_GetSysClockFreq+0x2f0>
 80062a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062aa:	4b2f      	ldr	r3, [pc, #188]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062b2:	ee07 3a90 	vmov	s15, r3
 80062b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80062be:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006378 <HAL_RCC_GetSysClockFreq+0x2e4>
 80062c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80062da:	e021      	b.n	8006320 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	ee07 3a90 	vmov	s15, r3
 80062e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062e6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006380 <HAL_RCC_GetSysClockFreq+0x2ec>
 80062ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062f6:	ee07 3a90 	vmov	s15, r3
 80062fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006302:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006378 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006306:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800630a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800630e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006312:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800631a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800631e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006320:	4b11      	ldr	r3, [pc, #68]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006324:	0a5b      	lsrs	r3, r3, #9
 8006326:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800632a:	3301      	adds	r3, #1
 800632c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	ee07 3a90 	vmov	s15, r3
 8006334:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006338:	edd7 6a07 	vldr	s13, [r7, #28]
 800633c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006340:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006344:	ee17 3a90 	vmov	r3, s15
 8006348:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800634a:	e005      	b.n	8006358 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800634c:	2300      	movs	r3, #0
 800634e:	61bb      	str	r3, [r7, #24]
      break;
 8006350:	e002      	b.n	8006358 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006352:	4b07      	ldr	r3, [pc, #28]	@ (8006370 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006354:	61bb      	str	r3, [r7, #24]
      break;
 8006356:	bf00      	nop
  }

  return sysclockfreq;
 8006358:	69bb      	ldr	r3, [r7, #24]
}
 800635a:	4618      	mov	r0, r3
 800635c:	3724      	adds	r7, #36	@ 0x24
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr
 8006366:	bf00      	nop
 8006368:	58024400 	.word	0x58024400
 800636c:	03d09000 	.word	0x03d09000
 8006370:	003d0900 	.word	0x003d0900
 8006374:	007a1200 	.word	0x007a1200
 8006378:	46000000 	.word	0x46000000
 800637c:	4c742400 	.word	0x4c742400
 8006380:	4a742400 	.word	0x4a742400
 8006384:	4af42400 	.word	0x4af42400

08006388 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800638e:	f7ff fe81 	bl	8006094 <HAL_RCC_GetSysClockFreq>
 8006392:	4602      	mov	r2, r0
 8006394:	4b10      	ldr	r3, [pc, #64]	@ (80063d8 <HAL_RCC_GetHCLKFreq+0x50>)
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	0a1b      	lsrs	r3, r3, #8
 800639a:	f003 030f 	and.w	r3, r3, #15
 800639e:	490f      	ldr	r1, [pc, #60]	@ (80063dc <HAL_RCC_GetHCLKFreq+0x54>)
 80063a0:	5ccb      	ldrb	r3, [r1, r3]
 80063a2:	f003 031f 	and.w	r3, r3, #31
 80063a6:	fa22 f303 	lsr.w	r3, r2, r3
 80063aa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80063ac:	4b0a      	ldr	r3, [pc, #40]	@ (80063d8 <HAL_RCC_GetHCLKFreq+0x50>)
 80063ae:	699b      	ldr	r3, [r3, #24]
 80063b0:	f003 030f 	and.w	r3, r3, #15
 80063b4:	4a09      	ldr	r2, [pc, #36]	@ (80063dc <HAL_RCC_GetHCLKFreq+0x54>)
 80063b6:	5cd3      	ldrb	r3, [r2, r3]
 80063b8:	f003 031f 	and.w	r3, r3, #31
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	fa22 f303 	lsr.w	r3, r2, r3
 80063c2:	4a07      	ldr	r2, [pc, #28]	@ (80063e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80063c4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80063c6:	4a07      	ldr	r2, [pc, #28]	@ (80063e4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80063cc:	4b04      	ldr	r3, [pc, #16]	@ (80063e0 <HAL_RCC_GetHCLKFreq+0x58>)
 80063ce:	681b      	ldr	r3, [r3, #0]
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3708      	adds	r7, #8
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	58024400 	.word	0x58024400
 80063dc:	0800a8dc 	.word	0x0800a8dc
 80063e0:	24000004 	.word	0x24000004
 80063e4:	24000000 	.word	0x24000000

080063e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80063ec:	f7ff ffcc 	bl	8006388 <HAL_RCC_GetHCLKFreq>
 80063f0:	4602      	mov	r2, r0
 80063f2:	4b06      	ldr	r3, [pc, #24]	@ (800640c <HAL_RCC_GetPCLK1Freq+0x24>)
 80063f4:	69db      	ldr	r3, [r3, #28]
 80063f6:	091b      	lsrs	r3, r3, #4
 80063f8:	f003 0307 	and.w	r3, r3, #7
 80063fc:	4904      	ldr	r1, [pc, #16]	@ (8006410 <HAL_RCC_GetPCLK1Freq+0x28>)
 80063fe:	5ccb      	ldrb	r3, [r1, r3]
 8006400:	f003 031f 	and.w	r3, r3, #31
 8006404:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006408:	4618      	mov	r0, r3
 800640a:	bd80      	pop	{r7, pc}
 800640c:	58024400 	.word	0x58024400
 8006410:	0800a8dc 	.word	0x0800a8dc

08006414 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006418:	f7ff ffb6 	bl	8006388 <HAL_RCC_GetHCLKFreq>
 800641c:	4602      	mov	r2, r0
 800641e:	4b06      	ldr	r3, [pc, #24]	@ (8006438 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006420:	69db      	ldr	r3, [r3, #28]
 8006422:	0a1b      	lsrs	r3, r3, #8
 8006424:	f003 0307 	and.w	r3, r3, #7
 8006428:	4904      	ldr	r1, [pc, #16]	@ (800643c <HAL_RCC_GetPCLK2Freq+0x28>)
 800642a:	5ccb      	ldrb	r3, [r1, r3]
 800642c:	f003 031f 	and.w	r3, r3, #31
 8006430:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006434:	4618      	mov	r0, r3
 8006436:	bd80      	pop	{r7, pc}
 8006438:	58024400 	.word	0x58024400
 800643c:	0800a8dc 	.word	0x0800a8dc

08006440 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006440:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006444:	b0ca      	sub	sp, #296	@ 0x128
 8006446:	af00      	add	r7, sp, #0
 8006448:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800644c:	2300      	movs	r3, #0
 800644e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006452:	2300      	movs	r3, #0
 8006454:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800645c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006460:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006464:	2500      	movs	r5, #0
 8006466:	ea54 0305 	orrs.w	r3, r4, r5
 800646a:	d049      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800646c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006470:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006472:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006476:	d02f      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006478:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800647c:	d828      	bhi.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800647e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006482:	d01a      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006484:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006488:	d822      	bhi.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800648a:	2b00      	cmp	r3, #0
 800648c:	d003      	beq.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800648e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006492:	d007      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006494:	e01c      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006496:	4bb8      	ldr	r3, [pc, #736]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649a:	4ab7      	ldr	r2, [pc, #732]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800649c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80064a2:	e01a      	b.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80064a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064a8:	3308      	adds	r3, #8
 80064aa:	2102      	movs	r1, #2
 80064ac:	4618      	mov	r0, r3
 80064ae:	f001 fc8f 	bl	8007dd0 <RCCEx_PLL2_Config>
 80064b2:	4603      	mov	r3, r0
 80064b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80064b8:	e00f      	b.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80064ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064be:	3328      	adds	r3, #40	@ 0x28
 80064c0:	2102      	movs	r1, #2
 80064c2:	4618      	mov	r0, r3
 80064c4:	f001 fd36 	bl	8007f34 <RCCEx_PLL3_Config>
 80064c8:	4603      	mov	r3, r0
 80064ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80064ce:	e004      	b.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064d6:	e000      	b.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80064d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10a      	bne.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80064e2:	4ba5      	ldr	r3, [pc, #660]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80064e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064e6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80064ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80064f0:	4aa1      	ldr	r2, [pc, #644]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80064f2:	430b      	orrs	r3, r1
 80064f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80064f6:	e003      	b.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006508:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800650c:	f04f 0900 	mov.w	r9, #0
 8006510:	ea58 0309 	orrs.w	r3, r8, r9
 8006514:	d047      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800651a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800651c:	2b04      	cmp	r3, #4
 800651e:	d82a      	bhi.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006520:	a201      	add	r2, pc, #4	@ (adr r2, 8006528 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006526:	bf00      	nop
 8006528:	0800653d 	.word	0x0800653d
 800652c:	0800654b 	.word	0x0800654b
 8006530:	08006561 	.word	0x08006561
 8006534:	0800657f 	.word	0x0800657f
 8006538:	0800657f 	.word	0x0800657f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800653c:	4b8e      	ldr	r3, [pc, #568]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800653e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006540:	4a8d      	ldr	r2, [pc, #564]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006542:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006546:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006548:	e01a      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800654a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800654e:	3308      	adds	r3, #8
 8006550:	2100      	movs	r1, #0
 8006552:	4618      	mov	r0, r3
 8006554:	f001 fc3c 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006558:	4603      	mov	r3, r0
 800655a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800655e:	e00f      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006564:	3328      	adds	r3, #40	@ 0x28
 8006566:	2100      	movs	r1, #0
 8006568:	4618      	mov	r0, r3
 800656a:	f001 fce3 	bl	8007f34 <RCCEx_PLL3_Config>
 800656e:	4603      	mov	r3, r0
 8006570:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006574:	e004      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800657c:	e000      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800657e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006580:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10a      	bne.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006588:	4b7b      	ldr	r3, [pc, #492]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800658a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800658c:	f023 0107 	bic.w	r1, r3, #7
 8006590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006596:	4a78      	ldr	r2, [pc, #480]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006598:	430b      	orrs	r3, r1
 800659a:	6513      	str	r3, [r2, #80]	@ 0x50
 800659c:	e003      	b.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800659e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80065a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ae:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80065b2:	f04f 0b00 	mov.w	fp, #0
 80065b6:	ea5a 030b 	orrs.w	r3, sl, fp
 80065ba:	d04c      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80065bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065c6:	d030      	beq.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80065c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065cc:	d829      	bhi.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80065ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80065d0:	d02d      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80065d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80065d4:	d825      	bhi.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80065d6:	2b80      	cmp	r3, #128	@ 0x80
 80065d8:	d018      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80065da:	2b80      	cmp	r3, #128	@ 0x80
 80065dc:	d821      	bhi.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d002      	beq.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80065e2:	2b40      	cmp	r3, #64	@ 0x40
 80065e4:	d007      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80065e6:	e01c      	b.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065e8:	4b63      	ldr	r3, [pc, #396]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ec:	4a62      	ldr	r2, [pc, #392]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80065ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80065f4:	e01c      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065fa:	3308      	adds	r3, #8
 80065fc:	2100      	movs	r1, #0
 80065fe:	4618      	mov	r0, r3
 8006600:	f001 fbe6 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006604:	4603      	mov	r3, r0
 8006606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800660a:	e011      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800660c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006610:	3328      	adds	r3, #40	@ 0x28
 8006612:	2100      	movs	r1, #0
 8006614:	4618      	mov	r0, r3
 8006616:	f001 fc8d 	bl	8007f34 <RCCEx_PLL3_Config>
 800661a:	4603      	mov	r3, r0
 800661c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006620:	e006      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006628:	e002      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800662a:	bf00      	nop
 800662c:	e000      	b.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800662e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006630:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006634:	2b00      	cmp	r3, #0
 8006636:	d10a      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006638:	4b4f      	ldr	r3, [pc, #316]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800663a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800663c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006646:	4a4c      	ldr	r2, [pc, #304]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006648:	430b      	orrs	r3, r1
 800664a:	6513      	str	r3, [r2, #80]	@ 0x50
 800664c:	e003      	b.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800664e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006652:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800665a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006662:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006666:	2300      	movs	r3, #0
 8006668:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800666c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006670:	460b      	mov	r3, r1
 8006672:	4313      	orrs	r3, r2
 8006674:	d053      	beq.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800667a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800667e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006682:	d035      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006684:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006688:	d82e      	bhi.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800668a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800668e:	d031      	beq.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006690:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006694:	d828      	bhi.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006696:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800669a:	d01a      	beq.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800669c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80066a0:	d822      	bhi.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d003      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80066a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80066aa:	d007      	beq.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80066ac:	e01c      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066ae:	4b32      	ldr	r3, [pc, #200]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b2:	4a31      	ldr	r2, [pc, #196]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80066ba:	e01c      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80066bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066c0:	3308      	adds	r3, #8
 80066c2:	2100      	movs	r1, #0
 80066c4:	4618      	mov	r0, r3
 80066c6:	f001 fb83 	bl	8007dd0 <RCCEx_PLL2_Config>
 80066ca:	4603      	mov	r3, r0
 80066cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80066d0:	e011      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80066d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d6:	3328      	adds	r3, #40	@ 0x28
 80066d8:	2100      	movs	r1, #0
 80066da:	4618      	mov	r0, r3
 80066dc:	f001 fc2a 	bl	8007f34 <RCCEx_PLL3_Config>
 80066e0:	4603      	mov	r3, r0
 80066e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80066e6:	e006      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066ee:	e002      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80066f0:	bf00      	nop
 80066f2:	e000      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80066f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10b      	bne.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80066fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006702:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800670a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800670e:	4a1a      	ldr	r2, [pc, #104]	@ (8006778 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006710:	430b      	orrs	r3, r1
 8006712:	6593      	str	r3, [r2, #88]	@ 0x58
 8006714:	e003      	b.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800671a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800671e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006726:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800672a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800672e:	2300      	movs	r3, #0
 8006730:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006734:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006738:	460b      	mov	r3, r1
 800673a:	4313      	orrs	r3, r2
 800673c:	d056      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800673e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006742:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006746:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800674a:	d038      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800674c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006750:	d831      	bhi.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006752:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006756:	d034      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006758:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800675c:	d82b      	bhi.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800675e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006762:	d01d      	beq.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006764:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006768:	d825      	bhi.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800676a:	2b00      	cmp	r3, #0
 800676c:	d006      	beq.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800676e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006772:	d00a      	beq.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006774:	e01f      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006776:	bf00      	nop
 8006778:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800677c:	4ba2      	ldr	r3, [pc, #648]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800677e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006780:	4aa1      	ldr	r2, [pc, #644]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006782:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006786:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006788:	e01c      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800678a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800678e:	3308      	adds	r3, #8
 8006790:	2100      	movs	r1, #0
 8006792:	4618      	mov	r0, r3
 8006794:	f001 fb1c 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006798:	4603      	mov	r3, r0
 800679a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800679e:	e011      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80067a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067a4:	3328      	adds	r3, #40	@ 0x28
 80067a6:	2100      	movs	r1, #0
 80067a8:	4618      	mov	r0, r3
 80067aa:	f001 fbc3 	bl	8007f34 <RCCEx_PLL3_Config>
 80067ae:	4603      	mov	r3, r0
 80067b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067b4:	e006      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067bc:	e002      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80067be:	bf00      	nop
 80067c0:	e000      	b.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80067c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d10b      	bne.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80067cc:	4b8e      	ldr	r3, [pc, #568]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80067ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067d0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80067d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80067dc:	4a8a      	ldr	r2, [pc, #552]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80067de:	430b      	orrs	r3, r1
 80067e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80067e2:	e003      	b.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80067ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80067f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80067fc:	2300      	movs	r3, #0
 80067fe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006802:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006806:	460b      	mov	r3, r1
 8006808:	4313      	orrs	r3, r2
 800680a:	d03a      	beq.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800680c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006812:	2b30      	cmp	r3, #48	@ 0x30
 8006814:	d01f      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006816:	2b30      	cmp	r3, #48	@ 0x30
 8006818:	d819      	bhi.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800681a:	2b20      	cmp	r3, #32
 800681c:	d00c      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800681e:	2b20      	cmp	r3, #32
 8006820:	d815      	bhi.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d019      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006826:	2b10      	cmp	r3, #16
 8006828:	d111      	bne.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800682a:	4b77      	ldr	r3, [pc, #476]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800682c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800682e:	4a76      	ldr	r2, [pc, #472]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006830:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006834:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006836:	e011      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800683c:	3308      	adds	r3, #8
 800683e:	2102      	movs	r1, #2
 8006840:	4618      	mov	r0, r3
 8006842:	f001 fac5 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006846:	4603      	mov	r3, r0
 8006848:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800684c:	e006      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006854:	e002      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006856:	bf00      	nop
 8006858:	e000      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800685a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800685c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10a      	bne.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006864:	4b68      	ldr	r3, [pc, #416]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006866:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006868:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800686c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006872:	4a65      	ldr	r2, [pc, #404]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006874:	430b      	orrs	r3, r1
 8006876:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006878:	e003      	b.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800687a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800687e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800688a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800688e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006892:	2300      	movs	r3, #0
 8006894:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006898:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800689c:	460b      	mov	r3, r1
 800689e:	4313      	orrs	r3, r2
 80068a0:	d051      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80068a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068ac:	d035      	beq.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80068ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068b2:	d82e      	bhi.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80068b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80068b8:	d031      	beq.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80068ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80068be:	d828      	bhi.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80068c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068c4:	d01a      	beq.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80068c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ca:	d822      	bhi.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d003      	beq.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80068d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068d4:	d007      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80068d6:	e01c      	b.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068d8:	4b4b      	ldr	r3, [pc, #300]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80068da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068dc:	4a4a      	ldr	r2, [pc, #296]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80068de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80068e4:	e01c      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ea:	3308      	adds	r3, #8
 80068ec:	2100      	movs	r1, #0
 80068ee:	4618      	mov	r0, r3
 80068f0:	f001 fa6e 	bl	8007dd0 <RCCEx_PLL2_Config>
 80068f4:	4603      	mov	r3, r0
 80068f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80068fa:	e011      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80068fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006900:	3328      	adds	r3, #40	@ 0x28
 8006902:	2100      	movs	r1, #0
 8006904:	4618      	mov	r0, r3
 8006906:	f001 fb15 	bl	8007f34 <RCCEx_PLL3_Config>
 800690a:	4603      	mov	r3, r0
 800690c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006910:	e006      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006918:	e002      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800691a:	bf00      	nop
 800691c:	e000      	b.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800691e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006920:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006924:	2b00      	cmp	r3, #0
 8006926:	d10a      	bne.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006928:	4b37      	ldr	r3, [pc, #220]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800692a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800692c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006936:	4a34      	ldr	r2, [pc, #208]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006938:	430b      	orrs	r3, r1
 800693a:	6513      	str	r3, [r2, #80]	@ 0x50
 800693c:	e003      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800693e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006942:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800694a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800694e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006952:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006956:	2300      	movs	r3, #0
 8006958:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800695c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006960:	460b      	mov	r3, r1
 8006962:	4313      	orrs	r3, r2
 8006964:	d056      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800696a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800696c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006970:	d033      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006972:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006976:	d82c      	bhi.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006978:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800697c:	d02f      	beq.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800697e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006982:	d826      	bhi.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006984:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006988:	d02b      	beq.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800698a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800698e:	d820      	bhi.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006990:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006994:	d012      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006996:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800699a:	d81a      	bhi.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800699c:	2b00      	cmp	r3, #0
 800699e:	d022      	beq.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80069a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069a4:	d115      	bne.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80069a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069aa:	3308      	adds	r3, #8
 80069ac:	2101      	movs	r1, #1
 80069ae:	4618      	mov	r0, r3
 80069b0:	f001 fa0e 	bl	8007dd0 <RCCEx_PLL2_Config>
 80069b4:	4603      	mov	r3, r0
 80069b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80069ba:	e015      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80069bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069c0:	3328      	adds	r3, #40	@ 0x28
 80069c2:	2101      	movs	r1, #1
 80069c4:	4618      	mov	r0, r3
 80069c6:	f001 fab5 	bl	8007f34 <RCCEx_PLL3_Config>
 80069ca:	4603      	mov	r3, r0
 80069cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80069d0:	e00a      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069d8:	e006      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80069da:	bf00      	nop
 80069dc:	e004      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80069de:	bf00      	nop
 80069e0:	e002      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80069e2:	bf00      	nop
 80069e4:	e000      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80069e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10d      	bne.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80069f0:	4b05      	ldr	r3, [pc, #20]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80069f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80069f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069fe:	4a02      	ldr	r2, [pc, #8]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a00:	430b      	orrs	r3, r1
 8006a02:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a04:	e006      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006a06:	bf00      	nop
 8006a08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006a20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a24:	2300      	movs	r3, #0
 8006a26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a2a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006a2e:	460b      	mov	r3, r1
 8006a30:	4313      	orrs	r3, r2
 8006a32:	d055      	beq.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a38:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006a3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006a40:	d033      	beq.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006a42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006a46:	d82c      	bhi.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a4c:	d02f      	beq.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a52:	d826      	bhi.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006a54:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006a58:	d02b      	beq.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006a5a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006a5e:	d820      	bhi.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006a60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a64:	d012      	beq.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006a66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a6a:	d81a      	bhi.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d022      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006a70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a74:	d115      	bne.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	2101      	movs	r1, #1
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f001 f9a6 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006a84:	4603      	mov	r3, r0
 8006a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006a8a:	e015      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a90:	3328      	adds	r3, #40	@ 0x28
 8006a92:	2101      	movs	r1, #1
 8006a94:	4618      	mov	r0, r3
 8006a96:	f001 fa4d 	bl	8007f34 <RCCEx_PLL3_Config>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006aa0:	e00a      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006aa8:	e006      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006aaa:	bf00      	nop
 8006aac:	e004      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006aae:	bf00      	nop
 8006ab0:	e002      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006ab2:	bf00      	nop
 8006ab4:	e000      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006ab6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ab8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d10b      	bne.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006ac0:	4ba3      	ldr	r3, [pc, #652]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ac4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006acc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ad0:	4a9f      	ldr	r2, [pc, #636]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ad2:	430b      	orrs	r3, r1
 8006ad4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ad6:	e003      	b.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ad8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006adc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006aec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006af0:	2300      	movs	r3, #0
 8006af2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006af6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006afa:	460b      	mov	r3, r1
 8006afc:	4313      	orrs	r3, r2
 8006afe:	d037      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b0a:	d00e      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006b0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b10:	d816      	bhi.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d018      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006b16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b1a:	d111      	bne.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b1c:	4b8c      	ldr	r3, [pc, #560]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b20:	4a8b      	ldr	r2, [pc, #556]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006b28:	e00f      	b.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b2e:	3308      	adds	r3, #8
 8006b30:	2101      	movs	r1, #1
 8006b32:	4618      	mov	r0, r3
 8006b34:	f001 f94c 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006b3e:	e004      	b.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b46:	e000      	b.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006b48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d10a      	bne.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006b52:	4b7f      	ldr	r3, [pc, #508]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b56:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b60:	4a7b      	ldr	r2, [pc, #492]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006b62:	430b      	orrs	r3, r1
 8006b64:	6513      	str	r3, [r2, #80]	@ 0x50
 8006b66:	e003      	b.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b78:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006b7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b80:	2300      	movs	r3, #0
 8006b82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006b86:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	d039      	beq.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006b90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b96:	2b03      	cmp	r3, #3
 8006b98:	d81c      	bhi.n	8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ba0:	08006bdd 	.word	0x08006bdd
 8006ba4:	08006bb1 	.word	0x08006bb1
 8006ba8:	08006bbf 	.word	0x08006bbf
 8006bac:	08006bdd 	.word	0x08006bdd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bb0:	4b67      	ldr	r3, [pc, #412]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb4:	4a66      	ldr	r2, [pc, #408]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006bbc:	e00f      	b.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bc2:	3308      	adds	r3, #8
 8006bc4:	2102      	movs	r1, #2
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f001 f902 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006bd2:	e004      	b.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006bda:	e000      	b.n	8006bde <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006bdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006bde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d10a      	bne.n	8006bfc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006be6:	4b5a      	ldr	r3, [pc, #360]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bea:	f023 0103 	bic.w	r1, r3, #3
 8006bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bf4:	4a56      	ldr	r2, [pc, #344]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006bf6:	430b      	orrs	r3, r1
 8006bf8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006bfa:	e003      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c0c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006c10:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c14:	2300      	movs	r3, #0
 8006c16:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c1a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006c1e:	460b      	mov	r3, r1
 8006c20:	4313      	orrs	r3, r2
 8006c22:	f000 809f 	beq.w	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006c26:	4b4b      	ldr	r3, [pc, #300]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a4a      	ldr	r2, [pc, #296]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c30:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006c32:	f7fa fce5 	bl	8001600 <HAL_GetTick>
 8006c36:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c3a:	e00b      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c3c:	f7fa fce0 	bl	8001600 <HAL_GetTick>
 8006c40:	4602      	mov	r2, r0
 8006c42:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	2b64      	cmp	r3, #100	@ 0x64
 8006c4a:	d903      	bls.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c52:	e005      	b.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c54:	4b3f      	ldr	r3, [pc, #252]	@ (8006d54 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d0ed      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006c60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d179      	bne.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006c68:	4b39      	ldr	r3, [pc, #228]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c6a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c70:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006c74:	4053      	eors	r3, r2
 8006c76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d015      	beq.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c7e:	4b34      	ldr	r3, [pc, #208]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c86:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c8a:	4b31      	ldr	r3, [pc, #196]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c8e:	4a30      	ldr	r2, [pc, #192]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c94:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c96:	4b2e      	ldr	r3, [pc, #184]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c9a:	4a2d      	ldr	r2, [pc, #180]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006c9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ca0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ca4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006ca8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006cb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cb6:	d118      	bne.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cb8:	f7fa fca2 	bl	8001600 <HAL_GetTick>
 8006cbc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006cc0:	e00d      	b.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cc2:	f7fa fc9d 	bl	8001600 <HAL_GetTick>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006ccc:	1ad2      	subs	r2, r2, r3
 8006cce:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d903      	bls.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006cdc:	e005      	b.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006cde:	4b1c      	ldr	r3, [pc, #112]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ce2:	f003 0302 	and.w	r3, r3, #2
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d0eb      	beq.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006cea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d129      	bne.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cf6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006cfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006cfe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d02:	d10e      	bne.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006d04:	4b12      	ldr	r3, [pc, #72]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006d14:	091a      	lsrs	r2, r3, #4
 8006d16:	4b10      	ldr	r3, [pc, #64]	@ (8006d58 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006d18:	4013      	ands	r3, r2
 8006d1a:	4a0d      	ldr	r2, [pc, #52]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d1c:	430b      	orrs	r3, r1
 8006d1e:	6113      	str	r3, [r2, #16]
 8006d20:	e005      	b.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006d22:	4b0b      	ldr	r3, [pc, #44]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d24:	691b      	ldr	r3, [r3, #16]
 8006d26:	4a0a      	ldr	r2, [pc, #40]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d28:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006d2c:	6113      	str	r3, [r2, #16]
 8006d2e:	4b08      	ldr	r3, [pc, #32]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d30:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d36:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006d3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d3e:	4a04      	ldr	r2, [pc, #16]	@ (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d40:	430b      	orrs	r3, r1
 8006d42:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d44:	e00e      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006d4e:	e009      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006d50:	58024400 	.word	0x58024400
 8006d54:	58024800 	.word	0x58024800
 8006d58:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6c:	f002 0301 	and.w	r3, r2, #1
 8006d70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d74:	2300      	movs	r3, #0
 8006d76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d7a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	4313      	orrs	r3, r2
 8006d82:	f000 8089 	beq.w	8006e98 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d8c:	2b28      	cmp	r3, #40	@ 0x28
 8006d8e:	d86b      	bhi.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006d90:	a201      	add	r2, pc, #4	@ (adr r2, 8006d98 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d96:	bf00      	nop
 8006d98:	08006e71 	.word	0x08006e71
 8006d9c:	08006e69 	.word	0x08006e69
 8006da0:	08006e69 	.word	0x08006e69
 8006da4:	08006e69 	.word	0x08006e69
 8006da8:	08006e69 	.word	0x08006e69
 8006dac:	08006e69 	.word	0x08006e69
 8006db0:	08006e69 	.word	0x08006e69
 8006db4:	08006e69 	.word	0x08006e69
 8006db8:	08006e3d 	.word	0x08006e3d
 8006dbc:	08006e69 	.word	0x08006e69
 8006dc0:	08006e69 	.word	0x08006e69
 8006dc4:	08006e69 	.word	0x08006e69
 8006dc8:	08006e69 	.word	0x08006e69
 8006dcc:	08006e69 	.word	0x08006e69
 8006dd0:	08006e69 	.word	0x08006e69
 8006dd4:	08006e69 	.word	0x08006e69
 8006dd8:	08006e53 	.word	0x08006e53
 8006ddc:	08006e69 	.word	0x08006e69
 8006de0:	08006e69 	.word	0x08006e69
 8006de4:	08006e69 	.word	0x08006e69
 8006de8:	08006e69 	.word	0x08006e69
 8006dec:	08006e69 	.word	0x08006e69
 8006df0:	08006e69 	.word	0x08006e69
 8006df4:	08006e69 	.word	0x08006e69
 8006df8:	08006e71 	.word	0x08006e71
 8006dfc:	08006e69 	.word	0x08006e69
 8006e00:	08006e69 	.word	0x08006e69
 8006e04:	08006e69 	.word	0x08006e69
 8006e08:	08006e69 	.word	0x08006e69
 8006e0c:	08006e69 	.word	0x08006e69
 8006e10:	08006e69 	.word	0x08006e69
 8006e14:	08006e69 	.word	0x08006e69
 8006e18:	08006e71 	.word	0x08006e71
 8006e1c:	08006e69 	.word	0x08006e69
 8006e20:	08006e69 	.word	0x08006e69
 8006e24:	08006e69 	.word	0x08006e69
 8006e28:	08006e69 	.word	0x08006e69
 8006e2c:	08006e69 	.word	0x08006e69
 8006e30:	08006e69 	.word	0x08006e69
 8006e34:	08006e69 	.word	0x08006e69
 8006e38:	08006e71 	.word	0x08006e71
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e40:	3308      	adds	r3, #8
 8006e42:	2101      	movs	r1, #1
 8006e44:	4618      	mov	r0, r3
 8006e46:	f000 ffc3 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006e50:	e00f      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e56:	3328      	adds	r3, #40	@ 0x28
 8006e58:	2101      	movs	r1, #1
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f001 f86a 	bl	8007f34 <RCCEx_PLL3_Config>
 8006e60:	4603      	mov	r3, r0
 8006e62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006e66:	e004      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e6e:	e000      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006e70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10a      	bne.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006e7a:	4bbf      	ldr	r3, [pc, #764]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e7e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e88:	4abb      	ldr	r2, [pc, #748]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006e8a:	430b      	orrs	r3, r1
 8006e8c:	6553      	str	r3, [r2, #84]	@ 0x54
 8006e8e:	e003      	b.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea0:	f002 0302 	and.w	r3, r2, #2
 8006ea4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006eae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006eb2:	460b      	mov	r3, r1
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	d041      	beq.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ebc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ebe:	2b05      	cmp	r3, #5
 8006ec0:	d824      	bhi.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ec8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec8:	08006f15 	.word	0x08006f15
 8006ecc:	08006ee1 	.word	0x08006ee1
 8006ed0:	08006ef7 	.word	0x08006ef7
 8006ed4:	08006f15 	.word	0x08006f15
 8006ed8:	08006f15 	.word	0x08006f15
 8006edc:	08006f15 	.word	0x08006f15
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	2101      	movs	r1, #1
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f000 ff71 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006ef4:	e00f      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006efa:	3328      	adds	r3, #40	@ 0x28
 8006efc:	2101      	movs	r1, #1
 8006efe:	4618      	mov	r0, r3
 8006f00:	f001 f818 	bl	8007f34 <RCCEx_PLL3_Config>
 8006f04:	4603      	mov	r3, r0
 8006f06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006f0a:	e004      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f12:	e000      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006f14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10a      	bne.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006f1e:	4b96      	ldr	r3, [pc, #600]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f22:	f023 0107 	bic.w	r1, r3, #7
 8006f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f2c:	4a92      	ldr	r2, [pc, #584]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006f2e:	430b      	orrs	r3, r1
 8006f30:	6553      	str	r3, [r2, #84]	@ 0x54
 8006f32:	e003      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f44:	f002 0304 	and.w	r3, r2, #4
 8006f48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f52:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006f56:	460b      	mov	r3, r1
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	d044      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006f64:	2b05      	cmp	r3, #5
 8006f66:	d825      	bhi.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006f68:	a201      	add	r2, pc, #4	@ (adr r2, 8006f70 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f6e:	bf00      	nop
 8006f70:	08006fbd 	.word	0x08006fbd
 8006f74:	08006f89 	.word	0x08006f89
 8006f78:	08006f9f 	.word	0x08006f9f
 8006f7c:	08006fbd 	.word	0x08006fbd
 8006f80:	08006fbd 	.word	0x08006fbd
 8006f84:	08006fbd 	.word	0x08006fbd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f8c:	3308      	adds	r3, #8
 8006f8e:	2101      	movs	r1, #1
 8006f90:	4618      	mov	r0, r3
 8006f92:	f000 ff1d 	bl	8007dd0 <RCCEx_PLL2_Config>
 8006f96:	4603      	mov	r3, r0
 8006f98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006f9c:	e00f      	b.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa2:	3328      	adds	r3, #40	@ 0x28
 8006fa4:	2101      	movs	r1, #1
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f000 ffc4 	bl	8007f34 <RCCEx_PLL3_Config>
 8006fac:	4603      	mov	r3, r0
 8006fae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006fb2:	e004      	b.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fba:	e000      	b.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8006fbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10b      	bne.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006fc6:	4b6c      	ldr	r3, [pc, #432]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fca:	f023 0107 	bic.w	r1, r3, #7
 8006fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006fd6:	4a68      	ldr	r2, [pc, #416]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006fd8:	430b      	orrs	r3, r1
 8006fda:	6593      	str	r3, [r2, #88]	@ 0x58
 8006fdc:	e003      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fe2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fee:	f002 0320 	and.w	r3, r2, #32
 8006ff2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ffc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007000:	460b      	mov	r3, r1
 8007002:	4313      	orrs	r3, r2
 8007004:	d055      	beq.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800700a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800700e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007012:	d033      	beq.n	800707c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007014:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007018:	d82c      	bhi.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800701a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800701e:	d02f      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007020:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007024:	d826      	bhi.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007026:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800702a:	d02b      	beq.n	8007084 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800702c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007030:	d820      	bhi.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007032:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007036:	d012      	beq.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007038:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800703c:	d81a      	bhi.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800703e:	2b00      	cmp	r3, #0
 8007040:	d022      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007042:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007046:	d115      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800704c:	3308      	adds	r3, #8
 800704e:	2100      	movs	r1, #0
 8007050:	4618      	mov	r0, r3
 8007052:	f000 febd 	bl	8007dd0 <RCCEx_PLL2_Config>
 8007056:	4603      	mov	r3, r0
 8007058:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800705c:	e015      	b.n	800708a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800705e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007062:	3328      	adds	r3, #40	@ 0x28
 8007064:	2102      	movs	r1, #2
 8007066:	4618      	mov	r0, r3
 8007068:	f000 ff64 	bl	8007f34 <RCCEx_PLL3_Config>
 800706c:	4603      	mov	r3, r0
 800706e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007072:	e00a      	b.n	800708a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800707a:	e006      	b.n	800708a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800707c:	bf00      	nop
 800707e:	e004      	b.n	800708a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007080:	bf00      	nop
 8007082:	e002      	b.n	800708a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007084:	bf00      	nop
 8007086:	e000      	b.n	800708a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007088:	bf00      	nop
    }

    if (ret == HAL_OK)
 800708a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10b      	bne.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007092:	4b39      	ldr	r3, [pc, #228]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007096:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800709a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800709e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070a2:	4a35      	ldr	r2, [pc, #212]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80070a4:	430b      	orrs	r3, r1
 80070a6:	6553      	str	r3, [r2, #84]	@ 0x54
 80070a8:	e003      	b.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80070b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ba:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80070be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80070c2:	2300      	movs	r3, #0
 80070c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80070c8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80070cc:	460b      	mov	r3, r1
 80070ce:	4313      	orrs	r3, r2
 80070d0:	d058      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80070d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070da:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80070de:	d033      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80070e0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80070e4:	d82c      	bhi.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80070e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070ea:	d02f      	beq.n	800714c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80070ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070f0:	d826      	bhi.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80070f2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070f6:	d02b      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80070f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070fc:	d820      	bhi.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80070fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007102:	d012      	beq.n	800712a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007104:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007108:	d81a      	bhi.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800710a:	2b00      	cmp	r3, #0
 800710c:	d022      	beq.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800710e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007112:	d115      	bne.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007118:	3308      	adds	r3, #8
 800711a:	2100      	movs	r1, #0
 800711c:	4618      	mov	r0, r3
 800711e:	f000 fe57 	bl	8007dd0 <RCCEx_PLL2_Config>
 8007122:	4603      	mov	r3, r0
 8007124:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007128:	e015      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800712a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712e:	3328      	adds	r3, #40	@ 0x28
 8007130:	2102      	movs	r1, #2
 8007132:	4618      	mov	r0, r3
 8007134:	f000 fefe 	bl	8007f34 <RCCEx_PLL3_Config>
 8007138:	4603      	mov	r3, r0
 800713a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800713e:	e00a      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007146:	e006      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007148:	bf00      	nop
 800714a:	e004      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800714c:	bf00      	nop
 800714e:	e002      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007150:	bf00      	nop
 8007152:	e000      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007154:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007156:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800715a:	2b00      	cmp	r3, #0
 800715c:	d10e      	bne.n	800717c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800715e:	4b06      	ldr	r3, [pc, #24]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007162:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800716a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800716e:	4a02      	ldr	r2, [pc, #8]	@ (8007178 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007170:	430b      	orrs	r3, r1
 8007172:	6593      	str	r3, [r2, #88]	@ 0x58
 8007174:	e006      	b.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007176:	bf00      	nop
 8007178:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800717c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007180:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007190:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007194:	2300      	movs	r3, #0
 8007196:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800719a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800719e:	460b      	mov	r3, r1
 80071a0:	4313      	orrs	r3, r2
 80071a2:	d055      	beq.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80071a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80071ac:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80071b0:	d033      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80071b2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80071b6:	d82c      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80071b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071bc:	d02f      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80071be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071c2:	d826      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80071c4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80071c8:	d02b      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80071ca:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80071ce:	d820      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80071d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071d4:	d012      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80071d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071da:	d81a      	bhi.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d022      	beq.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80071e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071e4:	d115      	bne.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ea:	3308      	adds	r3, #8
 80071ec:	2100      	movs	r1, #0
 80071ee:	4618      	mov	r0, r3
 80071f0:	f000 fdee 	bl	8007dd0 <RCCEx_PLL2_Config>
 80071f4:	4603      	mov	r3, r0
 80071f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80071fa:	e015      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80071fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007200:	3328      	adds	r3, #40	@ 0x28
 8007202:	2102      	movs	r1, #2
 8007204:	4618      	mov	r0, r3
 8007206:	f000 fe95 	bl	8007f34 <RCCEx_PLL3_Config>
 800720a:	4603      	mov	r3, r0
 800720c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007210:	e00a      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007218:	e006      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800721a:	bf00      	nop
 800721c:	e004      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800721e:	bf00      	nop
 8007220:	e002      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007222:	bf00      	nop
 8007224:	e000      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007226:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007228:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800722c:	2b00      	cmp	r3, #0
 800722e:	d10b      	bne.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007230:	4ba1      	ldr	r3, [pc, #644]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007234:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800723c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007240:	4a9d      	ldr	r2, [pc, #628]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007242:	430b      	orrs	r3, r1
 8007244:	6593      	str	r3, [r2, #88]	@ 0x58
 8007246:	e003      	b.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007248:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800724c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007258:	f002 0308 	and.w	r3, r2, #8
 800725c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007260:	2300      	movs	r3, #0
 8007262:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007266:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800726a:	460b      	mov	r3, r1
 800726c:	4313      	orrs	r3, r2
 800726e:	d01e      	beq.n	80072ae <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007274:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007278:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800727c:	d10c      	bne.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800727e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007282:	3328      	adds	r3, #40	@ 0x28
 8007284:	2102      	movs	r1, #2
 8007286:	4618      	mov	r0, r3
 8007288:	f000 fe54 	bl	8007f34 <RCCEx_PLL3_Config>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d002      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007298:	4b87      	ldr	r3, [pc, #540]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800729a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800729c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80072a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072a8:	4a83      	ldr	r2, [pc, #524]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80072aa:	430b      	orrs	r3, r1
 80072ac:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80072ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b6:	f002 0310 	and.w	r3, r2, #16
 80072ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80072be:	2300      	movs	r3, #0
 80072c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80072c4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80072c8:	460b      	mov	r3, r1
 80072ca:	4313      	orrs	r3, r2
 80072cc:	d01e      	beq.n	800730c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80072ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80072d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072da:	d10c      	bne.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80072dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e0:	3328      	adds	r3, #40	@ 0x28
 80072e2:	2102      	movs	r1, #2
 80072e4:	4618      	mov	r0, r3
 80072e6:	f000 fe25 	bl	8007f34 <RCCEx_PLL3_Config>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d002      	beq.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80072f6:	4b70      	ldr	r3, [pc, #448]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80072f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80072fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007302:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007306:	4a6c      	ldr	r2, [pc, #432]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007308:	430b      	orrs	r3, r1
 800730a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800730c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007314:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007318:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800731c:	2300      	movs	r3, #0
 800731e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007322:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007326:	460b      	mov	r3, r1
 8007328:	4313      	orrs	r3, r2
 800732a:	d03e      	beq.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800732c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007330:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007334:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007338:	d022      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800733a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800733e:	d81b      	bhi.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007340:	2b00      	cmp	r3, #0
 8007342:	d003      	beq.n	800734c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007348:	d00b      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800734a:	e015      	b.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800734c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007350:	3308      	adds	r3, #8
 8007352:	2100      	movs	r1, #0
 8007354:	4618      	mov	r0, r3
 8007356:	f000 fd3b 	bl	8007dd0 <RCCEx_PLL2_Config>
 800735a:	4603      	mov	r3, r0
 800735c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007360:	e00f      	b.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007366:	3328      	adds	r3, #40	@ 0x28
 8007368:	2102      	movs	r1, #2
 800736a:	4618      	mov	r0, r3
 800736c:	f000 fde2 	bl	8007f34 <RCCEx_PLL3_Config>
 8007370:	4603      	mov	r3, r0
 8007372:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007376:	e004      	b.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800737e:	e000      	b.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007380:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007386:	2b00      	cmp	r3, #0
 8007388:	d10b      	bne.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800738a:	4b4b      	ldr	r3, [pc, #300]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800738c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800738e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007396:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800739a:	4a47      	ldr	r2, [pc, #284]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800739c:	430b      	orrs	r3, r1
 800739e:	6593      	str	r3, [r2, #88]	@ 0x58
 80073a0:	e003      	b.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80073aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80073b6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80073b8:	2300      	movs	r3, #0
 80073ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80073bc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80073c0:	460b      	mov	r3, r1
 80073c2:	4313      	orrs	r3, r2
 80073c4:	d03b      	beq.n	800743e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80073c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80073d2:	d01f      	beq.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80073d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80073d8:	d818      	bhi.n	800740c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80073da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073de:	d003      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80073e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80073e4:	d007      	beq.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80073e6:	e011      	b.n	800740c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073e8:	4b33      	ldr	r3, [pc, #204]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80073ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ec:	4a32      	ldr	r2, [pc, #200]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80073ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80073f4:	e00f      	b.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80073f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073fa:	3328      	adds	r3, #40	@ 0x28
 80073fc:	2101      	movs	r1, #1
 80073fe:	4618      	mov	r0, r3
 8007400:	f000 fd98 	bl	8007f34 <RCCEx_PLL3_Config>
 8007404:	4603      	mov	r3, r0
 8007406:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800740a:	e004      	b.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007412:	e000      	b.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007414:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007416:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800741a:	2b00      	cmp	r3, #0
 800741c:	d10b      	bne.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800741e:	4b26      	ldr	r3, [pc, #152]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007422:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800742a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800742e:	4a22      	ldr	r2, [pc, #136]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007430:	430b      	orrs	r3, r1
 8007432:	6553      	str	r3, [r2, #84]	@ 0x54
 8007434:	e003      	b.n	800743e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800743a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800743e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007446:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800744a:	673b      	str	r3, [r7, #112]	@ 0x70
 800744c:	2300      	movs	r3, #0
 800744e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007450:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007454:	460b      	mov	r3, r1
 8007456:	4313      	orrs	r3, r2
 8007458:	d034      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800745a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800745e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007460:	2b00      	cmp	r3, #0
 8007462:	d003      	beq.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007468:	d007      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800746a:	e011      	b.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800746c:	4b12      	ldr	r3, [pc, #72]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800746e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007470:	4a11      	ldr	r2, [pc, #68]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007472:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007476:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007478:	e00e      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800747a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800747e:	3308      	adds	r3, #8
 8007480:	2102      	movs	r1, #2
 8007482:	4618      	mov	r0, r3
 8007484:	f000 fca4 	bl	8007dd0 <RCCEx_PLL2_Config>
 8007488:	4603      	mov	r3, r0
 800748a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800748e:	e003      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007496:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007498:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800749c:	2b00      	cmp	r3, #0
 800749e:	d10d      	bne.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80074a0:	4b05      	ldr	r3, [pc, #20]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074a4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80074a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074ae:	4a02      	ldr	r2, [pc, #8]	@ (80074b8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074b0:	430b      	orrs	r3, r1
 80074b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80074b4:	e006      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80074b6:	bf00      	nop
 80074b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80074c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074cc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80074d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074d2:	2300      	movs	r3, #0
 80074d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80074d6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80074da:	460b      	mov	r3, r1
 80074dc:	4313      	orrs	r3, r2
 80074de:	d00c      	beq.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80074e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e4:	3328      	adds	r3, #40	@ 0x28
 80074e6:	2102      	movs	r1, #2
 80074e8:	4618      	mov	r0, r3
 80074ea:	f000 fd23 	bl	8007f34 <RCCEx_PLL3_Config>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d002      	beq.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80074fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007502:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007506:	663b      	str	r3, [r7, #96]	@ 0x60
 8007508:	2300      	movs	r3, #0
 800750a:	667b      	str	r3, [r7, #100]	@ 0x64
 800750c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007510:	460b      	mov	r3, r1
 8007512:	4313      	orrs	r3, r2
 8007514:	d038      	beq.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800751a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800751e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007522:	d018      	beq.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007524:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007528:	d811      	bhi.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800752a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800752e:	d014      	beq.n	800755a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007530:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007534:	d80b      	bhi.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007536:	2b00      	cmp	r3, #0
 8007538:	d011      	beq.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800753a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800753e:	d106      	bne.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007540:	4bc3      	ldr	r3, [pc, #780]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007544:	4ac2      	ldr	r2, [pc, #776]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007546:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800754a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800754c:	e008      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007554:	e004      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007556:	bf00      	nop
 8007558:	e002      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800755a:	bf00      	nop
 800755c:	e000      	b.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800755e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007560:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007564:	2b00      	cmp	r3, #0
 8007566:	d10b      	bne.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007568:	4bb9      	ldr	r3, [pc, #740]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800756a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800756c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007574:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007578:	4ab5      	ldr	r2, [pc, #724]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800757a:	430b      	orrs	r3, r1
 800757c:	6553      	str	r3, [r2, #84]	@ 0x54
 800757e:	e003      	b.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007580:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007584:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800758c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007590:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007594:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007596:	2300      	movs	r3, #0
 8007598:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800759a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800759e:	460b      	mov	r3, r1
 80075a0:	4313      	orrs	r3, r2
 80075a2:	d009      	beq.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80075a4:	4baa      	ldr	r3, [pc, #680]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80075a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80075ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075b2:	4aa7      	ldr	r2, [pc, #668]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80075b4:	430b      	orrs	r3, r1
 80075b6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80075b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80075c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80075c6:	2300      	movs	r3, #0
 80075c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80075ca:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80075ce:	460b      	mov	r3, r1
 80075d0:	4313      	orrs	r3, r2
 80075d2:	d00a      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80075d4:	4b9e      	ldr	r3, [pc, #632]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80075dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80075e4:	4a9a      	ldr	r2, [pc, #616]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80075e6:	430b      	orrs	r3, r1
 80075e8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80075ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80075f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075f8:	2300      	movs	r3, #0
 80075fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075fc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007600:	460b      	mov	r3, r1
 8007602:	4313      	orrs	r3, r2
 8007604:	d009      	beq.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007606:	4b92      	ldr	r3, [pc, #584]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800760a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800760e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007614:	4a8e      	ldr	r2, [pc, #568]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007616:	430b      	orrs	r3, r1
 8007618:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800761a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007626:	643b      	str	r3, [r7, #64]	@ 0x40
 8007628:	2300      	movs	r3, #0
 800762a:	647b      	str	r3, [r7, #68]	@ 0x44
 800762c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007630:	460b      	mov	r3, r1
 8007632:	4313      	orrs	r3, r2
 8007634:	d00e      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007636:	4b86      	ldr	r3, [pc, #536]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	4a85      	ldr	r2, [pc, #532]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800763c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007640:	6113      	str	r3, [r2, #16]
 8007642:	4b83      	ldr	r3, [pc, #524]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007644:	6919      	ldr	r1, [r3, #16]
 8007646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800764a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800764e:	4a80      	ldr	r2, [pc, #512]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007650:	430b      	orrs	r3, r1
 8007652:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007660:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007662:	2300      	movs	r3, #0
 8007664:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007666:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800766a:	460b      	mov	r3, r1
 800766c:	4313      	orrs	r3, r2
 800766e:	d009      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007670:	4b77      	ldr	r3, [pc, #476]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007674:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800767c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800767e:	4a74      	ldr	r2, [pc, #464]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007680:	430b      	orrs	r3, r1
 8007682:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007690:	633b      	str	r3, [r7, #48]	@ 0x30
 8007692:	2300      	movs	r3, #0
 8007694:	637b      	str	r3, [r7, #52]	@ 0x34
 8007696:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800769a:	460b      	mov	r3, r1
 800769c:	4313      	orrs	r3, r2
 800769e:	d00a      	beq.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80076a0:	4b6b      	ldr	r3, [pc, #428]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80076a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076a4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80076a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80076b0:	4a67      	ldr	r2, [pc, #412]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80076b2:	430b      	orrs	r3, r1
 80076b4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80076b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076be:	2100      	movs	r1, #0
 80076c0:	62b9      	str	r1, [r7, #40]	@ 0x28
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076c8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80076cc:	460b      	mov	r3, r1
 80076ce:	4313      	orrs	r3, r2
 80076d0:	d011      	beq.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d6:	3308      	adds	r3, #8
 80076d8:	2100      	movs	r1, #0
 80076da:	4618      	mov	r0, r3
 80076dc:	f000 fb78 	bl	8007dd0 <RCCEx_PLL2_Config>
 80076e0:	4603      	mov	r3, r0
 80076e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80076e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d003      	beq.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80076f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fe:	2100      	movs	r1, #0
 8007700:	6239      	str	r1, [r7, #32]
 8007702:	f003 0302 	and.w	r3, r3, #2
 8007706:	627b      	str	r3, [r7, #36]	@ 0x24
 8007708:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800770c:	460b      	mov	r3, r1
 800770e:	4313      	orrs	r3, r2
 8007710:	d011      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007716:	3308      	adds	r3, #8
 8007718:	2101      	movs	r1, #1
 800771a:	4618      	mov	r0, r3
 800771c:	f000 fb58 	bl	8007dd0 <RCCEx_PLL2_Config>
 8007720:	4603      	mov	r3, r0
 8007722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007726:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800772a:	2b00      	cmp	r3, #0
 800772c:	d003      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800772e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007732:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800773a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773e:	2100      	movs	r1, #0
 8007740:	61b9      	str	r1, [r7, #24]
 8007742:	f003 0304 	and.w	r3, r3, #4
 8007746:	61fb      	str	r3, [r7, #28]
 8007748:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800774c:	460b      	mov	r3, r1
 800774e:	4313      	orrs	r3, r2
 8007750:	d011      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007756:	3308      	adds	r3, #8
 8007758:	2102      	movs	r1, #2
 800775a:	4618      	mov	r0, r3
 800775c:	f000 fb38 	bl	8007dd0 <RCCEx_PLL2_Config>
 8007760:	4603      	mov	r3, r0
 8007762:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007766:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800776a:	2b00      	cmp	r3, #0
 800776c:	d003      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800776e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007772:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800777a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777e:	2100      	movs	r1, #0
 8007780:	6139      	str	r1, [r7, #16]
 8007782:	f003 0308 	and.w	r3, r3, #8
 8007786:	617b      	str	r3, [r7, #20]
 8007788:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800778c:	460b      	mov	r3, r1
 800778e:	4313      	orrs	r3, r2
 8007790:	d011      	beq.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007796:	3328      	adds	r3, #40	@ 0x28
 8007798:	2100      	movs	r1, #0
 800779a:	4618      	mov	r0, r3
 800779c:	f000 fbca 	bl	8007f34 <RCCEx_PLL3_Config>
 80077a0:	4603      	mov	r3, r0
 80077a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80077a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d003      	beq.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80077b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077be:	2100      	movs	r1, #0
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	f003 0310 	and.w	r3, r3, #16
 80077c6:	60fb      	str	r3, [r7, #12]
 80077c8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80077cc:	460b      	mov	r3, r1
 80077ce:	4313      	orrs	r3, r2
 80077d0:	d011      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80077d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d6:	3328      	adds	r3, #40	@ 0x28
 80077d8:	2101      	movs	r1, #1
 80077da:	4618      	mov	r0, r3
 80077dc:	f000 fbaa 	bl	8007f34 <RCCEx_PLL3_Config>
 80077e0:	4603      	mov	r3, r0
 80077e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80077e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d003      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80077f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077fe:	2100      	movs	r1, #0
 8007800:	6039      	str	r1, [r7, #0]
 8007802:	f003 0320 	and.w	r3, r3, #32
 8007806:	607b      	str	r3, [r7, #4]
 8007808:	e9d7 1200 	ldrd	r1, r2, [r7]
 800780c:	460b      	mov	r3, r1
 800780e:	4313      	orrs	r3, r2
 8007810:	d011      	beq.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007816:	3328      	adds	r3, #40	@ 0x28
 8007818:	2102      	movs	r1, #2
 800781a:	4618      	mov	r0, r3
 800781c:	f000 fb8a 	bl	8007f34 <RCCEx_PLL3_Config>
 8007820:	4603      	mov	r3, r0
 8007822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800782e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007832:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007836:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800783a:	2b00      	cmp	r3, #0
 800783c:	d101      	bne.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800783e:	2300      	movs	r3, #0
 8007840:	e000      	b.n	8007844 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
}
 8007844:	4618      	mov	r0, r3
 8007846:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800784a:	46bd      	mov	sp, r7
 800784c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007850:	58024400 	.word	0x58024400

08007854 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007858:	f7fe fd96 	bl	8006388 <HAL_RCC_GetHCLKFreq>
 800785c:	4602      	mov	r2, r0
 800785e:	4b06      	ldr	r3, [pc, #24]	@ (8007878 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007860:	6a1b      	ldr	r3, [r3, #32]
 8007862:	091b      	lsrs	r3, r3, #4
 8007864:	f003 0307 	and.w	r3, r3, #7
 8007868:	4904      	ldr	r1, [pc, #16]	@ (800787c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800786a:	5ccb      	ldrb	r3, [r1, r3]
 800786c:	f003 031f 	and.w	r3, r3, #31
 8007870:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007874:	4618      	mov	r0, r3
 8007876:	bd80      	pop	{r7, pc}
 8007878:	58024400 	.word	0x58024400
 800787c:	0800a8dc 	.word	0x0800a8dc

08007880 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007880:	b480      	push	{r7}
 8007882:	b089      	sub	sp, #36	@ 0x24
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007888:	4ba1      	ldr	r3, [pc, #644]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800788a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800788c:	f003 0303 	and.w	r3, r3, #3
 8007890:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007892:	4b9f      	ldr	r3, [pc, #636]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007896:	0b1b      	lsrs	r3, r3, #12
 8007898:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800789c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800789e:	4b9c      	ldr	r3, [pc, #624]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a2:	091b      	lsrs	r3, r3, #4
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80078aa:	4b99      	ldr	r3, [pc, #612]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078ae:	08db      	lsrs	r3, r3, #3
 80078b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078b4:	693a      	ldr	r2, [r7, #16]
 80078b6:	fb02 f303 	mul.w	r3, r2, r3
 80078ba:	ee07 3a90 	vmov	s15, r3
 80078be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	f000 8111 	beq.w	8007af0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	f000 8083 	beq.w	80079dc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	2b02      	cmp	r3, #2
 80078da:	f200 80a1 	bhi.w	8007a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d003      	beq.n	80078ec <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d056      	beq.n	8007998 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80078ea:	e099      	b.n	8007a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078ec:	4b88      	ldr	r3, [pc, #544]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f003 0320 	and.w	r3, r3, #32
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d02d      	beq.n	8007954 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80078f8:	4b85      	ldr	r3, [pc, #532]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	08db      	lsrs	r3, r3, #3
 80078fe:	f003 0303 	and.w	r3, r3, #3
 8007902:	4a84      	ldr	r2, [pc, #528]	@ (8007b14 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007904:	fa22 f303 	lsr.w	r3, r2, r3
 8007908:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	ee07 3a90 	vmov	s15, r3
 8007910:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	ee07 3a90 	vmov	s15, r3
 800791a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800791e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007922:	4b7b      	ldr	r3, [pc, #492]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800792a:	ee07 3a90 	vmov	s15, r3
 800792e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007932:	ed97 6a03 	vldr	s12, [r7, #12]
 8007936:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007b18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800793a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800793e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007942:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800794a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800794e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007952:	e087      	b.n	8007a64 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	ee07 3a90 	vmov	s15, r3
 800795a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800795e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007b1c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007966:	4b6a      	ldr	r3, [pc, #424]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800796a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800796e:	ee07 3a90 	vmov	s15, r3
 8007972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007976:	ed97 6a03 	vldr	s12, [r7, #12]
 800797a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007b18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800797e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007986:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800798a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800798e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007992:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007996:	e065      	b.n	8007a64 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	ee07 3a90 	vmov	s15, r3
 800799e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007b20 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80079a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079aa:	4b59      	ldr	r3, [pc, #356]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079b2:	ee07 3a90 	vmov	s15, r3
 80079b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80079be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007b18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079da:	e043      	b.n	8007a64 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	ee07 3a90 	vmov	s15, r3
 80079e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007b24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80079ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079ee:	4b48      	ldr	r3, [pc, #288]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079f6:	ee07 3a90 	vmov	s15, r3
 80079fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a02:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007b18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a1e:	e021      	b.n	8007a64 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	ee07 3a90 	vmov	s15, r3
 8007a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a2a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007b20 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a32:	4b37      	ldr	r3, [pc, #220]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a3a:	ee07 3a90 	vmov	s15, r3
 8007a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a42:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a46:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007b18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a62:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007a64:	4b2a      	ldr	r3, [pc, #168]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a68:	0a5b      	lsrs	r3, r3, #9
 8007a6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a6e:	ee07 3a90 	vmov	s15, r3
 8007a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a7e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a8a:	ee17 2a90 	vmov	r2, s15
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007a92:	4b1f      	ldr	r3, [pc, #124]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a96:	0c1b      	lsrs	r3, r3, #16
 8007a98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a9c:	ee07 3a90 	vmov	s15, r3
 8007aa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aa4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007aa8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007aac:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ab0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ab4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ab8:	ee17 2a90 	vmov	r2, s15
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007ac0:	4b13      	ldr	r3, [pc, #76]	@ (8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ac4:	0e1b      	lsrs	r3, r3, #24
 8007ac6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007aca:	ee07 3a90 	vmov	s15, r3
 8007ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ad2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ad6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ada:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ade:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ae2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ae6:	ee17 2a90 	vmov	r2, s15
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007aee:	e008      	b.n	8007b02 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	609a      	str	r2, [r3, #8]
}
 8007b02:	bf00      	nop
 8007b04:	3724      	adds	r7, #36	@ 0x24
 8007b06:	46bd      	mov	sp, r7
 8007b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0c:	4770      	bx	lr
 8007b0e:	bf00      	nop
 8007b10:	58024400 	.word	0x58024400
 8007b14:	03d09000 	.word	0x03d09000
 8007b18:	46000000 	.word	0x46000000
 8007b1c:	4c742400 	.word	0x4c742400
 8007b20:	4a742400 	.word	0x4a742400
 8007b24:	4af42400 	.word	0x4af42400

08007b28 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b089      	sub	sp, #36	@ 0x24
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b30:	4ba1      	ldr	r3, [pc, #644]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b34:	f003 0303 	and.w	r3, r3, #3
 8007b38:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007b3a:	4b9f      	ldr	r3, [pc, #636]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b3e:	0d1b      	lsrs	r3, r3, #20
 8007b40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b44:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007b46:	4b9c      	ldr	r3, [pc, #624]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b4a:	0a1b      	lsrs	r3, r3, #8
 8007b4c:	f003 0301 	and.w	r3, r3, #1
 8007b50:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007b52:	4b99      	ldr	r3, [pc, #612]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b56:	08db      	lsrs	r3, r3, #3
 8007b58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	fb02 f303 	mul.w	r3, r2, r3
 8007b62:	ee07 3a90 	vmov	s15, r3
 8007b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b6a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	f000 8111 	beq.w	8007d98 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	2b02      	cmp	r3, #2
 8007b7a:	f000 8083 	beq.w	8007c84 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007b7e:	69bb      	ldr	r3, [r7, #24]
 8007b80:	2b02      	cmp	r3, #2
 8007b82:	f200 80a1 	bhi.w	8007cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007b86:	69bb      	ldr	r3, [r7, #24]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d003      	beq.n	8007b94 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d056      	beq.n	8007c40 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007b92:	e099      	b.n	8007cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b94:	4b88      	ldr	r3, [pc, #544]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f003 0320 	and.w	r3, r3, #32
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d02d      	beq.n	8007bfc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007ba0:	4b85      	ldr	r3, [pc, #532]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	08db      	lsrs	r3, r3, #3
 8007ba6:	f003 0303 	and.w	r3, r3, #3
 8007baa:	4a84      	ldr	r2, [pc, #528]	@ (8007dbc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007bac:	fa22 f303 	lsr.w	r3, r2, r3
 8007bb0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	ee07 3a90 	vmov	s15, r3
 8007bb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	ee07 3a90 	vmov	s15, r3
 8007bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bca:	4b7b      	ldr	r3, [pc, #492]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bd2:	ee07 3a90 	vmov	s15, r3
 8007bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bda:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bde:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bf6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007bfa:	e087      	b.n	8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	ee07 3a90 	vmov	s15, r3
 8007c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c06:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007dc4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c0e:	4b6a      	ldr	r3, [pc, #424]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c16:	ee07 3a90 	vmov	s15, r3
 8007c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c22:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c3e:	e065      	b.n	8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	ee07 3a90 	vmov	s15, r3
 8007c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c4a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c52:	4b59      	ldr	r3, [pc, #356]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c5a:	ee07 3a90 	vmov	s15, r3
 8007c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c62:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c66:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c82:	e043      	b.n	8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	ee07 3a90 	vmov	s15, r3
 8007c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c8e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007dcc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007c92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c96:	4b48      	ldr	r3, [pc, #288]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c9e:	ee07 3a90 	vmov	s15, r3
 8007ca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ca6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007caa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cc6:	e021      	b.n	8007d0c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	ee07 3a90 	vmov	s15, r3
 8007cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cd2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007cd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cda:	4b37      	ldr	r3, [pc, #220]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ce2:	ee07 3a90 	vmov	s15, r3
 8007ce6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cea:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007d0a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d10:	0a5b      	lsrs	r3, r3, #9
 8007d12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d16:	ee07 3a90 	vmov	s15, r3
 8007d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d26:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d32:	ee17 2a90 	vmov	r2, s15
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007d3a:	4b1f      	ldr	r3, [pc, #124]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d3e:	0c1b      	lsrs	r3, r3, #16
 8007d40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d44:	ee07 3a90 	vmov	s15, r3
 8007d48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d4c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d50:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d54:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d60:	ee17 2a90 	vmov	r2, s15
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007d68:	4b13      	ldr	r3, [pc, #76]	@ (8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d6c:	0e1b      	lsrs	r3, r3, #24
 8007d6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d72:	ee07 3a90 	vmov	s15, r3
 8007d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d7e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d82:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d8e:	ee17 2a90 	vmov	r2, s15
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007d96:	e008      	b.n	8007daa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2200      	movs	r2, #0
 8007da2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	609a      	str	r2, [r3, #8]
}
 8007daa:	bf00      	nop
 8007dac:	3724      	adds	r7, #36	@ 0x24
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop
 8007db8:	58024400 	.word	0x58024400
 8007dbc:	03d09000 	.word	0x03d09000
 8007dc0:	46000000 	.word	0x46000000
 8007dc4:	4c742400 	.word	0x4c742400
 8007dc8:	4a742400 	.word	0x4a742400
 8007dcc:	4af42400 	.word	0x4af42400

08007dd0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007dde:	4b53      	ldr	r3, [pc, #332]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de2:	f003 0303 	and.w	r3, r3, #3
 8007de6:	2b03      	cmp	r3, #3
 8007de8:	d101      	bne.n	8007dee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e099      	b.n	8007f22 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007dee:	4b4f      	ldr	r3, [pc, #316]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a4e      	ldr	r2, [pc, #312]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007df4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007df8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007dfa:	f7f9 fc01 	bl	8001600 <HAL_GetTick>
 8007dfe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007e00:	e008      	b.n	8007e14 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007e02:	f7f9 fbfd 	bl	8001600 <HAL_GetTick>
 8007e06:	4602      	mov	r2, r0
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	1ad3      	subs	r3, r2, r3
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d901      	bls.n	8007e14 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007e10:	2303      	movs	r3, #3
 8007e12:	e086      	b.n	8007f22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007e14:	4b45      	ldr	r3, [pc, #276]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d1f0      	bne.n	8007e02 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007e20:	4b42      	ldr	r3, [pc, #264]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e24:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	031b      	lsls	r3, r3, #12
 8007e2e:	493f      	ldr	r1, [pc, #252]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e30:	4313      	orrs	r3, r2
 8007e32:	628b      	str	r3, [r1, #40]	@ 0x28
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	3b01      	subs	r3, #1
 8007e44:	025b      	lsls	r3, r3, #9
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	431a      	orrs	r2, r3
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	68db      	ldr	r3, [r3, #12]
 8007e4e:	3b01      	subs	r3, #1
 8007e50:	041b      	lsls	r3, r3, #16
 8007e52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007e56:	431a      	orrs	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	691b      	ldr	r3, [r3, #16]
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	061b      	lsls	r3, r3, #24
 8007e60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007e64:	4931      	ldr	r1, [pc, #196]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e66:	4313      	orrs	r3, r2
 8007e68:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007e6a:	4b30      	ldr	r3, [pc, #192]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e6e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	695b      	ldr	r3, [r3, #20]
 8007e76:	492d      	ldr	r1, [pc, #180]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e80:	f023 0220 	bic.w	r2, r3, #32
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	699b      	ldr	r3, [r3, #24]
 8007e88:	4928      	ldr	r1, [pc, #160]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007e8e:	4b27      	ldr	r3, [pc, #156]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e92:	4a26      	ldr	r2, [pc, #152]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e94:	f023 0310 	bic.w	r3, r3, #16
 8007e98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007e9a:	4b24      	ldr	r3, [pc, #144]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007e9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e9e:	4b24      	ldr	r3, [pc, #144]	@ (8007f30 <RCCEx_PLL2_Config+0x160>)
 8007ea0:	4013      	ands	r3, r2
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	69d2      	ldr	r2, [r2, #28]
 8007ea6:	00d2      	lsls	r2, r2, #3
 8007ea8:	4920      	ldr	r1, [pc, #128]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007eae:	4b1f      	ldr	r3, [pc, #124]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007eb4:	f043 0310 	orr.w	r3, r3, #16
 8007eb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d106      	bne.n	8007ece <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec4:	4a19      	ldr	r2, [pc, #100]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007ec6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007eca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007ecc:	e00f      	b.n	8007eee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d106      	bne.n	8007ee2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007ed4:	4b15      	ldr	r3, [pc, #84]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed8:	4a14      	ldr	r2, [pc, #80]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007eda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ede:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007ee0:	e005      	b.n	8007eee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007ee2:	4b12      	ldr	r3, [pc, #72]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee6:	4a11      	ldr	r2, [pc, #68]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007ee8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007eec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007eee:	4b0f      	ldr	r3, [pc, #60]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a0e      	ldr	r2, [pc, #56]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007ef4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ef8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007efa:	f7f9 fb81 	bl	8001600 <HAL_GetTick>
 8007efe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007f00:	e008      	b.n	8007f14 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007f02:	f7f9 fb7d 	bl	8001600 <HAL_GetTick>
 8007f06:	4602      	mov	r2, r0
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	1ad3      	subs	r3, r2, r3
 8007f0c:	2b02      	cmp	r3, #2
 8007f0e:	d901      	bls.n	8007f14 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007f10:	2303      	movs	r3, #3
 8007f12:	e006      	b.n	8007f22 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007f14:	4b05      	ldr	r3, [pc, #20]	@ (8007f2c <RCCEx_PLL2_Config+0x15c>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d0f0      	beq.n	8007f02 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3710      	adds	r7, #16
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}
 8007f2a:	bf00      	nop
 8007f2c:	58024400 	.word	0x58024400
 8007f30:	ffff0007 	.word	0xffff0007

08007f34 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b084      	sub	sp, #16
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f42:	4b53      	ldr	r3, [pc, #332]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f46:	f003 0303 	and.w	r3, r3, #3
 8007f4a:	2b03      	cmp	r3, #3
 8007f4c:	d101      	bne.n	8007f52 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e099      	b.n	8008086 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007f52:	4b4f      	ldr	r3, [pc, #316]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a4e      	ldr	r2, [pc, #312]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007f58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f5e:	f7f9 fb4f 	bl	8001600 <HAL_GetTick>
 8007f62:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007f64:	e008      	b.n	8007f78 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007f66:	f7f9 fb4b 	bl	8001600 <HAL_GetTick>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	1ad3      	subs	r3, r2, r3
 8007f70:	2b02      	cmp	r3, #2
 8007f72:	d901      	bls.n	8007f78 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007f74:	2303      	movs	r3, #3
 8007f76:	e086      	b.n	8008086 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007f78:	4b45      	ldr	r3, [pc, #276]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d1f0      	bne.n	8007f66 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007f84:	4b42      	ldr	r3, [pc, #264]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f88:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	051b      	lsls	r3, r3, #20
 8007f92:	493f      	ldr	r1, [pc, #252]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007f94:	4313      	orrs	r3, r2
 8007f96:	628b      	str	r3, [r1, #40]	@ 0x28
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	3b01      	subs	r3, #1
 8007f9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	025b      	lsls	r3, r3, #9
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	431a      	orrs	r2, r3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	3b01      	subs	r3, #1
 8007fb4:	041b      	lsls	r3, r3, #16
 8007fb6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007fba:	431a      	orrs	r2, r3
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	691b      	ldr	r3, [r3, #16]
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	061b      	lsls	r3, r3, #24
 8007fc4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007fc8:	4931      	ldr	r1, [pc, #196]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007fce:	4b30      	ldr	r3, [pc, #192]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	492d      	ldr	r1, [pc, #180]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007fe0:	4b2b      	ldr	r3, [pc, #172]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	699b      	ldr	r3, [r3, #24]
 8007fec:	4928      	ldr	r1, [pc, #160]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007ff2:	4b27      	ldr	r3, [pc, #156]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff6:	4a26      	ldr	r2, [pc, #152]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8007ff8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ffc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007ffe:	4b24      	ldr	r3, [pc, #144]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8008000:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008002:	4b24      	ldr	r3, [pc, #144]	@ (8008094 <RCCEx_PLL3_Config+0x160>)
 8008004:	4013      	ands	r3, r2
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	69d2      	ldr	r2, [r2, #28]
 800800a:	00d2      	lsls	r2, r2, #3
 800800c:	4920      	ldr	r1, [pc, #128]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 800800e:	4313      	orrs	r3, r2
 8008010:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008012:	4b1f      	ldr	r3, [pc, #124]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8008014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008016:	4a1e      	ldr	r2, [pc, #120]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8008018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800801c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d106      	bne.n	8008032 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008024:	4b1a      	ldr	r3, [pc, #104]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8008026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008028:	4a19      	ldr	r2, [pc, #100]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 800802a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800802e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008030:	e00f      	b.n	8008052 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	2b01      	cmp	r3, #1
 8008036:	d106      	bne.n	8008046 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008038:	4b15      	ldr	r3, [pc, #84]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 800803a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800803c:	4a14      	ldr	r2, [pc, #80]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 800803e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008042:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008044:	e005      	b.n	8008052 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008046:	4b12      	ldr	r3, [pc, #72]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8008048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804a:	4a11      	ldr	r2, [pc, #68]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 800804c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008050:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008052:	4b0f      	ldr	r3, [pc, #60]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a0e      	ldr	r2, [pc, #56]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 8008058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800805c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800805e:	f7f9 facf 	bl	8001600 <HAL_GetTick>
 8008062:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008064:	e008      	b.n	8008078 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008066:	f7f9 facb 	bl	8001600 <HAL_GetTick>
 800806a:	4602      	mov	r2, r0
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	1ad3      	subs	r3, r2, r3
 8008070:	2b02      	cmp	r3, #2
 8008072:	d901      	bls.n	8008078 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008074:	2303      	movs	r3, #3
 8008076:	e006      	b.n	8008086 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008078:	4b05      	ldr	r3, [pc, #20]	@ (8008090 <RCCEx_PLL3_Config+0x15c>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008080:	2b00      	cmp	r3, #0
 8008082:	d0f0      	beq.n	8008066 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008084:	7bfb      	ldrb	r3, [r7, #15]
}
 8008086:	4618      	mov	r0, r3
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	58024400 	.word	0x58024400
 8008094:	ffff0007 	.word	0xffff0007

08008098 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d101      	bne.n	80080aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	e042      	b.n	8008130 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d106      	bne.n	80080c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f7f8 ff27 	bl	8000f10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2224      	movs	r2, #36	@ 0x24
 80080c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f022 0201 	bic.w	r2, r2, #1
 80080d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d002      	beq.n	80080e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f001 fada 	bl	800969c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 fd6f 	bl	8008bcc <UART_SetConfig>
 80080ee:	4603      	mov	r3, r0
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d101      	bne.n	80080f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	e01b      	b.n	8008130 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	685a      	ldr	r2, [r3, #4]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008106:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	689a      	ldr	r2, [r3, #8]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008116:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f042 0201 	orr.w	r2, r2, #1
 8008126:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f001 fb59 	bl	80097e0 <UART_CheckIdleState>
 800812e:	4603      	mov	r3, r0
}
 8008130:	4618      	mov	r0, r3
 8008132:	3708      	adds	r7, #8
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b08a      	sub	sp, #40	@ 0x28
 800813c:	af02      	add	r7, sp, #8
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	603b      	str	r3, [r7, #0]
 8008144:	4613      	mov	r3, r2
 8008146:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800814e:	2b20      	cmp	r3, #32
 8008150:	d17b      	bne.n	800824a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d002      	beq.n	800815e <HAL_UART_Transmit+0x26>
 8008158:	88fb      	ldrh	r3, [r7, #6]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d101      	bne.n	8008162 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	e074      	b.n	800824c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2200      	movs	r2, #0
 8008166:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2221      	movs	r2, #33	@ 0x21
 800816e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008172:	f7f9 fa45 	bl	8001600 <HAL_GetTick>
 8008176:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	88fa      	ldrh	r2, [r7, #6]
 800817c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	88fa      	ldrh	r2, [r7, #6]
 8008184:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008190:	d108      	bne.n	80081a4 <HAL_UART_Transmit+0x6c>
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d104      	bne.n	80081a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800819a:	2300      	movs	r3, #0
 800819c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	61bb      	str	r3, [r7, #24]
 80081a2:	e003      	b.n	80081ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081a8:	2300      	movs	r3, #0
 80081aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80081ac:	e030      	b.n	8008210 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	9300      	str	r3, [sp, #0]
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	2200      	movs	r2, #0
 80081b6:	2180      	movs	r1, #128	@ 0x80
 80081b8:	68f8      	ldr	r0, [r7, #12]
 80081ba:	f001 fbbb 	bl	8009934 <UART_WaitOnFlagUntilTimeout>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d005      	beq.n	80081d0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2220      	movs	r2, #32
 80081c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80081cc:	2303      	movs	r3, #3
 80081ce:	e03d      	b.n	800824c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d10b      	bne.n	80081ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80081d6:	69bb      	ldr	r3, [r7, #24]
 80081d8:	881b      	ldrh	r3, [r3, #0]
 80081da:	461a      	mov	r2, r3
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80081e6:	69bb      	ldr	r3, [r7, #24]
 80081e8:	3302      	adds	r3, #2
 80081ea:	61bb      	str	r3, [r7, #24]
 80081ec:	e007      	b.n	80081fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80081ee:	69fb      	ldr	r3, [r7, #28]
 80081f0:	781a      	ldrb	r2, [r3, #0]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	3301      	adds	r3, #1
 80081fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008204:	b29b      	uxth	r3, r3
 8008206:	3b01      	subs	r3, #1
 8008208:	b29a      	uxth	r2, r3
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008216:	b29b      	uxth	r3, r3
 8008218:	2b00      	cmp	r3, #0
 800821a:	d1c8      	bne.n	80081ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	9300      	str	r3, [sp, #0]
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	2200      	movs	r2, #0
 8008224:	2140      	movs	r1, #64	@ 0x40
 8008226:	68f8      	ldr	r0, [r7, #12]
 8008228:	f001 fb84 	bl	8009934 <UART_WaitOnFlagUntilTimeout>
 800822c:	4603      	mov	r3, r0
 800822e:	2b00      	cmp	r3, #0
 8008230:	d005      	beq.n	800823e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2220      	movs	r2, #32
 8008236:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800823a:	2303      	movs	r3, #3
 800823c:	e006      	b.n	800824c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	2220      	movs	r2, #32
 8008242:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008246:	2300      	movs	r3, #0
 8008248:	e000      	b.n	800824c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800824a:	2302      	movs	r3, #2
  }
}
 800824c:	4618      	mov	r0, r3
 800824e:	3720      	adds	r7, #32
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b08a      	sub	sp, #40	@ 0x28
 8008258:	af00      	add	r7, sp, #0
 800825a:	60f8      	str	r0, [r7, #12]
 800825c:	60b9      	str	r1, [r7, #8]
 800825e:	4613      	mov	r3, r2
 8008260:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008268:	2b20      	cmp	r3, #32
 800826a:	d137      	bne.n	80082dc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d002      	beq.n	8008278 <HAL_UART_Receive_DMA+0x24>
 8008272:	88fb      	ldrh	r3, [r7, #6]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d101      	bne.n	800827c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008278:	2301      	movs	r3, #1
 800827a:	e030      	b.n	80082de <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2200      	movs	r2, #0
 8008280:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a18      	ldr	r2, [pc, #96]	@ (80082e8 <HAL_UART_Receive_DMA+0x94>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d01f      	beq.n	80082cc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008296:	2b00      	cmp	r3, #0
 8008298:	d018      	beq.n	80082cc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	e853 3f00 	ldrex	r3, [r3]
 80082a6:	613b      	str	r3, [r7, #16]
   return(result);
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80082ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	461a      	mov	r2, r3
 80082b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b8:	623b      	str	r3, [r7, #32]
 80082ba:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082bc:	69f9      	ldr	r1, [r7, #28]
 80082be:	6a3a      	ldr	r2, [r7, #32]
 80082c0:	e841 2300 	strex	r3, r2, [r1]
 80082c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80082c6:	69bb      	ldr	r3, [r7, #24]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1e6      	bne.n	800829a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80082cc:	88fb      	ldrh	r3, [r7, #6]
 80082ce:	461a      	mov	r2, r3
 80082d0:	68b9      	ldr	r1, [r7, #8]
 80082d2:	68f8      	ldr	r0, [r7, #12]
 80082d4:	f001 fb9c 	bl	8009a10 <UART_Start_Receive_DMA>
 80082d8:	4603      	mov	r3, r0
 80082da:	e000      	b.n	80082de <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80082dc:	2302      	movs	r3, #2
  }
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3728      	adds	r7, #40	@ 0x28
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	58000c00 	.word	0x58000c00

080082ec <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b090      	sub	sp, #64	@ 0x40
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008302:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800830e:	2b80      	cmp	r3, #128	@ 0x80
 8008310:	d139      	bne.n	8008386 <HAL_UART_DMAStop+0x9a>
 8008312:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008314:	2b21      	cmp	r3, #33	@ 0x21
 8008316:	d136      	bne.n	8008386 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	3308      	adds	r3, #8
 800831e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008320:	6a3b      	ldr	r3, [r7, #32]
 8008322:	e853 3f00 	ldrex	r3, [r3]
 8008326:	61fb      	str	r3, [r7, #28]
   return(result);
 8008328:	69fb      	ldr	r3, [r7, #28]
 800832a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800832e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	3308      	adds	r3, #8
 8008336:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008338:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800833a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800833e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008340:	e841 2300 	strex	r3, r2, [r1]
 8008344:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008348:	2b00      	cmp	r3, #0
 800834a:	d1e5      	bne.n	8008318 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008350:	2b00      	cmp	r3, #0
 8008352:	d015      	beq.n	8008380 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008358:	4618      	mov	r0, r3
 800835a:	f7fa f877 	bl	800244c <HAL_DMA_Abort>
 800835e:	4603      	mov	r3, r0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00d      	beq.n	8008380 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008368:	4618      	mov	r0, r3
 800836a:	f7fb fcfd 	bl	8003d68 <HAL_DMA_GetError>
 800836e:	4603      	mov	r3, r0
 8008370:	2b20      	cmp	r3, #32
 8008372:	d105      	bne.n	8008380 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2210      	movs	r2, #16
 8008378:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800837c:	2303      	movs	r3, #3
 800837e:	e047      	b.n	8008410 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f001 fbeb 	bl	8009b5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008390:	2b40      	cmp	r3, #64	@ 0x40
 8008392:	d13c      	bne.n	800840e <HAL_UART_DMAStop+0x122>
 8008394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008396:	2b22      	cmp	r3, #34	@ 0x22
 8008398:	d139      	bne.n	800840e <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	3308      	adds	r3, #8
 80083a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	e853 3f00 	ldrex	r3, [r3]
 80083a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	3308      	adds	r3, #8
 80083b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083ba:	61ba      	str	r2, [r7, #24]
 80083bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083be:	6979      	ldr	r1, [r7, #20]
 80083c0:	69ba      	ldr	r2, [r7, #24]
 80083c2:	e841 2300 	strex	r3, r2, [r1]
 80083c6:	613b      	str	r3, [r7, #16]
   return(result);
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1e5      	bne.n	800839a <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d017      	beq.n	8008408 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083de:	4618      	mov	r0, r3
 80083e0:	f7fa f834 	bl	800244c <HAL_DMA_Abort>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00e      	beq.n	8008408 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7fb fcb9 	bl	8003d68 <HAL_DMA_GetError>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b20      	cmp	r3, #32
 80083fa:	d105      	bne.n	8008408 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2210      	movs	r2, #16
 8008400:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8008404:	2303      	movs	r3, #3
 8008406:	e003      	b.n	8008410 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f001 fbe9 	bl	8009be0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	3740      	adds	r7, #64	@ 0x40
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b0ba      	sub	sp, #232	@ 0xe8
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	69db      	ldr	r3, [r3, #28]
 8008426:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800843e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008442:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008446:	4013      	ands	r3, r2
 8008448:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800844c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008450:	2b00      	cmp	r3, #0
 8008452:	d11b      	bne.n	800848c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008458:	f003 0320 	and.w	r3, r3, #32
 800845c:	2b00      	cmp	r3, #0
 800845e:	d015      	beq.n	800848c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008464:	f003 0320 	and.w	r3, r3, #32
 8008468:	2b00      	cmp	r3, #0
 800846a:	d105      	bne.n	8008478 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800846c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008470:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008474:	2b00      	cmp	r3, #0
 8008476:	d009      	beq.n	800848c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800847c:	2b00      	cmp	r3, #0
 800847e:	f000 8377 	beq.w	8008b70 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	4798      	blx	r3
      }
      return;
 800848a:	e371      	b.n	8008b70 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800848c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008490:	2b00      	cmp	r3, #0
 8008492:	f000 8123 	beq.w	80086dc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008496:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800849a:	4b8d      	ldr	r3, [pc, #564]	@ (80086d0 <HAL_UART_IRQHandler+0x2b8>)
 800849c:	4013      	ands	r3, r2
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d106      	bne.n	80084b0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80084a2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80084a6:	4b8b      	ldr	r3, [pc, #556]	@ (80086d4 <HAL_UART_IRQHandler+0x2bc>)
 80084a8:	4013      	ands	r3, r2
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	f000 8116 	beq.w	80086dc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80084b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084b4:	f003 0301 	and.w	r3, r3, #1
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d011      	beq.n	80084e0 <HAL_UART_IRQHandler+0xc8>
 80084bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d00b      	beq.n	80084e0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	2201      	movs	r2, #1
 80084ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084d6:	f043 0201 	orr.w	r2, r3, #1
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80084e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084e4:	f003 0302 	and.w	r3, r3, #2
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d011      	beq.n	8008510 <HAL_UART_IRQHandler+0xf8>
 80084ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084f0:	f003 0301 	and.w	r3, r3, #1
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d00b      	beq.n	8008510 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	2202      	movs	r2, #2
 80084fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008506:	f043 0204 	orr.w	r2, r3, #4
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008514:	f003 0304 	and.w	r3, r3, #4
 8008518:	2b00      	cmp	r3, #0
 800851a:	d011      	beq.n	8008540 <HAL_UART_IRQHandler+0x128>
 800851c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008520:	f003 0301 	and.w	r3, r3, #1
 8008524:	2b00      	cmp	r3, #0
 8008526:	d00b      	beq.n	8008540 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2204      	movs	r2, #4
 800852e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008536:	f043 0202 	orr.w	r2, r3, #2
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008544:	f003 0308 	and.w	r3, r3, #8
 8008548:	2b00      	cmp	r3, #0
 800854a:	d017      	beq.n	800857c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800854c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008550:	f003 0320 	and.w	r3, r3, #32
 8008554:	2b00      	cmp	r3, #0
 8008556:	d105      	bne.n	8008564 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008558:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800855c:	4b5c      	ldr	r3, [pc, #368]	@ (80086d0 <HAL_UART_IRQHandler+0x2b8>)
 800855e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008560:	2b00      	cmp	r3, #0
 8008562:	d00b      	beq.n	800857c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	2208      	movs	r2, #8
 800856a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008572:	f043 0208 	orr.w	r2, r3, #8
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800857c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008584:	2b00      	cmp	r3, #0
 8008586:	d012      	beq.n	80085ae <HAL_UART_IRQHandler+0x196>
 8008588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800858c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00c      	beq.n	80085ae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800859c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085a4:	f043 0220 	orr.w	r2, r3, #32
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f000 82dd 	beq.w	8008b74 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80085ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085be:	f003 0320 	and.w	r3, r3, #32
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d013      	beq.n	80085ee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80085c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085ca:	f003 0320 	and.w	r3, r3, #32
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d105      	bne.n	80085de <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80085d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d007      	beq.n	80085ee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d003      	beq.n	80085ee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008602:	2b40      	cmp	r3, #64	@ 0x40
 8008604:	d005      	beq.n	8008612 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008606:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800860a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800860e:	2b00      	cmp	r3, #0
 8008610:	d054      	beq.n	80086bc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f001 fae4 	bl	8009be0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	689b      	ldr	r3, [r3, #8]
 800861e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008622:	2b40      	cmp	r3, #64	@ 0x40
 8008624:	d146      	bne.n	80086b4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	3308      	adds	r3, #8
 800862c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008630:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008634:	e853 3f00 	ldrex	r3, [r3]
 8008638:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800863c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008644:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	3308      	adds	r3, #8
 800864e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008652:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008656:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800865e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008662:	e841 2300 	strex	r3, r2, [r1]
 8008666:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800866a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800866e:	2b00      	cmp	r3, #0
 8008670:	d1d9      	bne.n	8008626 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008678:	2b00      	cmp	r3, #0
 800867a:	d017      	beq.n	80086ac <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008682:	4a15      	ldr	r2, [pc, #84]	@ (80086d8 <HAL_UART_IRQHandler+0x2c0>)
 8008684:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800868c:	4618      	mov	r0, r3
 800868e:	f7fa f9fb 	bl	8002a88 <HAL_DMA_Abort_IT>
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d019      	beq.n	80086cc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800869e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80086a6:	4610      	mov	r0, r2
 80086a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086aa:	e00f      	b.n	80086cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f7f7 ffe7 	bl	8000680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086b2:	e00b      	b.n	80086cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7f7 ffe3 	bl	8000680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086ba:	e007      	b.n	80086cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f7f7 ffdf 	bl	8000680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80086ca:	e253      	b.n	8008b74 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086cc:	bf00      	nop
    return;
 80086ce:	e251      	b.n	8008b74 <HAL_UART_IRQHandler+0x75c>
 80086d0:	10000001 	.word	0x10000001
 80086d4:	04000120 	.word	0x04000120
 80086d8:	08009e93 	.word	0x08009e93

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	f040 81e7 	bne.w	8008ab4 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80086e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086ea:	f003 0310 	and.w	r3, r3, #16
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	f000 81e0 	beq.w	8008ab4 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80086f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086f8:	f003 0310 	and.w	r3, r3, #16
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 81d9 	beq.w	8008ab4 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	2210      	movs	r2, #16
 8008708:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008714:	2b40      	cmp	r3, #64	@ 0x40
 8008716:	f040 8151 	bne.w	80089bc <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a96      	ldr	r2, [pc, #600]	@ (800897c <HAL_UART_IRQHandler+0x564>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d068      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a93      	ldr	r2, [pc, #588]	@ (8008980 <HAL_UART_IRQHandler+0x568>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d061      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a91      	ldr	r2, [pc, #580]	@ (8008984 <HAL_UART_IRQHandler+0x56c>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d05a      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a8e      	ldr	r2, [pc, #568]	@ (8008988 <HAL_UART_IRQHandler+0x570>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d053      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a8c      	ldr	r2, [pc, #560]	@ (800898c <HAL_UART_IRQHandler+0x574>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d04c      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a89      	ldr	r2, [pc, #548]	@ (8008990 <HAL_UART_IRQHandler+0x578>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d045      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a87      	ldr	r2, [pc, #540]	@ (8008994 <HAL_UART_IRQHandler+0x57c>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d03e      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a84      	ldr	r2, [pc, #528]	@ (8008998 <HAL_UART_IRQHandler+0x580>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d037      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a82      	ldr	r2, [pc, #520]	@ (800899c <HAL_UART_IRQHandler+0x584>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d030      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a7f      	ldr	r2, [pc, #508]	@ (80089a0 <HAL_UART_IRQHandler+0x588>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d029      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a7d      	ldr	r2, [pc, #500]	@ (80089a4 <HAL_UART_IRQHandler+0x58c>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d022      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a7a      	ldr	r2, [pc, #488]	@ (80089a8 <HAL_UART_IRQHandler+0x590>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d01b      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a78      	ldr	r2, [pc, #480]	@ (80089ac <HAL_UART_IRQHandler+0x594>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d014      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a75      	ldr	r2, [pc, #468]	@ (80089b0 <HAL_UART_IRQHandler+0x598>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d00d      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a73      	ldr	r2, [pc, #460]	@ (80089b4 <HAL_UART_IRQHandler+0x59c>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d006      	beq.n	80087fa <HAL_UART_IRQHandler+0x3e2>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a70      	ldr	r2, [pc, #448]	@ (80089b8 <HAL_UART_IRQHandler+0x5a0>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d106      	bne.n	8008808 <HAL_UART_IRQHandler+0x3f0>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	b29b      	uxth	r3, r3
 8008806:	e005      	b.n	8008814 <HAL_UART_IRQHandler+0x3fc>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	b29b      	uxth	r3, r3
 8008814:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008818:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800881c:	2b00      	cmp	r3, #0
 800881e:	f000 81ab 	beq.w	8008b78 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008828:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800882c:	429a      	cmp	r2, r3
 800882e:	f080 81a3 	bcs.w	8008b78 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008838:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008842:	69db      	ldr	r3, [r3, #28]
 8008844:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008848:	f000 8087 	beq.w	800895a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008854:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008858:	e853 3f00 	ldrex	r3, [r3]
 800885c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008860:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008864:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008868:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	461a      	mov	r2, r3
 8008872:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008876:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800887a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008882:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008886:	e841 2300 	strex	r3, r2, [r1]
 800888a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800888e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1da      	bne.n	800884c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	3308      	adds	r3, #8
 800889c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800889e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088a0:	e853 3f00 	ldrex	r3, [r3]
 80088a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80088a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80088a8:	f023 0301 	bic.w	r3, r3, #1
 80088ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	3308      	adds	r3, #8
 80088b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80088ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80088be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80088c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80088c6:	e841 2300 	strex	r3, r2, [r1]
 80088ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80088cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d1e1      	bne.n	8008896 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	3308      	adds	r3, #8
 80088d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80088dc:	e853 3f00 	ldrex	r3, [r3]
 80088e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80088e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80088e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	3308      	adds	r3, #8
 80088f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80088f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80088f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80088fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80088fe:	e841 2300 	strex	r3, r2, [r1]
 8008902:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008904:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008906:	2b00      	cmp	r3, #0
 8008908:	d1e3      	bne.n	80088d2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2220      	movs	r2, #32
 800890e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008920:	e853 3f00 	ldrex	r3, [r3]
 8008924:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008926:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008928:	f023 0310 	bic.w	r3, r3, #16
 800892c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	461a      	mov	r2, r3
 8008936:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800893a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800893c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008940:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008942:	e841 2300 	strex	r3, r2, [r1]
 8008946:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008948:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800894a:	2b00      	cmp	r3, #0
 800894c:	d1e4      	bne.n	8008918 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008954:	4618      	mov	r0, r3
 8008956:	f7f9 fd79 	bl	800244c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2202      	movs	r2, #2
 800895e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800896c:	b29b      	uxth	r3, r3
 800896e:	1ad3      	subs	r3, r2, r3
 8008970:	b29b      	uxth	r3, r3
 8008972:	4619      	mov	r1, r3
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f91d 	bl	8008bb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800897a:	e0fd      	b.n	8008b78 <HAL_UART_IRQHandler+0x760>
 800897c:	40020010 	.word	0x40020010
 8008980:	40020028 	.word	0x40020028
 8008984:	40020040 	.word	0x40020040
 8008988:	40020058 	.word	0x40020058
 800898c:	40020070 	.word	0x40020070
 8008990:	40020088 	.word	0x40020088
 8008994:	400200a0 	.word	0x400200a0
 8008998:	400200b8 	.word	0x400200b8
 800899c:	40020410 	.word	0x40020410
 80089a0:	40020428 	.word	0x40020428
 80089a4:	40020440 	.word	0x40020440
 80089a8:	40020458 	.word	0x40020458
 80089ac:	40020470 	.word	0x40020470
 80089b0:	40020488 	.word	0x40020488
 80089b4:	400204a0 	.word	0x400204a0
 80089b8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	1ad3      	subs	r3, r2, r3
 80089cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f000 80cf 	beq.w	8008b7c <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 80089de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f000 80ca 	beq.w	8008b7c <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f0:	e853 3f00 	ldrex	r3, [r3]
 80089f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80089f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80089fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	461a      	mov	r2, r3
 8008a06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008a0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a0c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a12:	e841 2300 	strex	r3, r2, [r1]
 8008a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d1e4      	bne.n	80089e8 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	3308      	adds	r3, #8
 8008a24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a28:	e853 3f00 	ldrex	r3, [r3]
 8008a2c:	623b      	str	r3, [r7, #32]
   return(result);
 8008a2e:	6a3a      	ldr	r2, [r7, #32]
 8008a30:	4b55      	ldr	r3, [pc, #340]	@ (8008b88 <HAL_UART_IRQHandler+0x770>)
 8008a32:	4013      	ands	r3, r2
 8008a34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	3308      	adds	r3, #8
 8008a3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008a42:	633a      	str	r2, [r7, #48]	@ 0x30
 8008a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a4a:	e841 2300 	strex	r3, r2, [r1]
 8008a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d1e3      	bne.n	8008a1e <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2220      	movs	r2, #32
 8008a5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2200      	movs	r2, #0
 8008a62:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	e853 3f00 	ldrex	r3, [r3]
 8008a76:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f023 0310 	bic.w	r3, r3, #16
 8008a7e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	461a      	mov	r2, r3
 8008a88:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008a8c:	61fb      	str	r3, [r7, #28]
 8008a8e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a90:	69b9      	ldr	r1, [r7, #24]
 8008a92:	69fa      	ldr	r2, [r7, #28]
 8008a94:	e841 2300 	strex	r3, r2, [r1]
 8008a98:	617b      	str	r3, [r7, #20]
   return(result);
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d1e4      	bne.n	8008a6a <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2202      	movs	r2, #2
 8008aa4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008aa6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008aaa:	4619      	mov	r1, r3
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f000 f881 	bl	8008bb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008ab2:	e063      	b.n	8008b7c <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ab8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00e      	beq.n	8008ade <HAL_UART_IRQHandler+0x6c6>
 8008ac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ac4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d008      	beq.n	8008ade <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008ad4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f001 fa1c 	bl	8009f14 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008adc:	e051      	b.n	8008b82 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d014      	beq.n	8008b14 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d105      	bne.n	8008b02 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008af6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008afa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d008      	beq.n	8008b14 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d03a      	beq.n	8008b80 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	4798      	blx	r3
    }
    return;
 8008b12:	e035      	b.n	8008b80 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d009      	beq.n	8008b34 <HAL_UART_IRQHandler+0x71c>
 8008b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d003      	beq.n	8008b34 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f001 f9c6 	bl	8009ebe <UART_EndTransmit_IT>
    return;
 8008b32:	e026      	b.n	8008b82 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008b34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d009      	beq.n	8008b54 <HAL_UART_IRQHandler+0x73c>
 8008b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b44:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d003      	beq.n	8008b54 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f001 f9f5 	bl	8009f3c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b52:	e016      	b.n	8008b82 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008b54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d010      	beq.n	8008b82 <HAL_UART_IRQHandler+0x76a>
 8008b60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	da0c      	bge.n	8008b82 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f001 f9dd 	bl	8009f28 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b6e:	e008      	b.n	8008b82 <HAL_UART_IRQHandler+0x76a>
      return;
 8008b70:	bf00      	nop
 8008b72:	e006      	b.n	8008b82 <HAL_UART_IRQHandler+0x76a>
    return;
 8008b74:	bf00      	nop
 8008b76:	e004      	b.n	8008b82 <HAL_UART_IRQHandler+0x76a>
      return;
 8008b78:	bf00      	nop
 8008b7a:	e002      	b.n	8008b82 <HAL_UART_IRQHandler+0x76a>
      return;
 8008b7c:	bf00      	nop
 8008b7e:	e000      	b.n	8008b82 <HAL_UART_IRQHandler+0x76a>
    return;
 8008b80:	bf00      	nop
  }
}
 8008b82:	37e8      	adds	r7, #232	@ 0xe8
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}
 8008b88:	effffffe 	.word	0xeffffffe

08008b8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008b94:	bf00      	nop
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008bc0:	bf00      	nop
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008bd0:	b092      	sub	sp, #72	@ 0x48
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	689a      	ldr	r2, [r3, #8]
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	691b      	ldr	r3, [r3, #16]
 8008be4:	431a      	orrs	r2, r3
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	431a      	orrs	r2, r3
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	69db      	ldr	r3, [r3, #28]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	4bbe      	ldr	r3, [pc, #760]	@ (8008ef4 <UART_SetConfig+0x328>)
 8008bfc:	4013      	ands	r3, r2
 8008bfe:	697a      	ldr	r2, [r7, #20]
 8008c00:	6812      	ldr	r2, [r2, #0]
 8008c02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008c04:	430b      	orrs	r3, r1
 8008c06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	68da      	ldr	r2, [r3, #12]
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	430a      	orrs	r2, r1
 8008c1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	699b      	ldr	r3, [r3, #24]
 8008c22:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	4ab3      	ldr	r2, [pc, #716]	@ (8008ef8 <UART_SetConfig+0x32c>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d004      	beq.n	8008c38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	6a1b      	ldr	r3, [r3, #32]
 8008c32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c34:	4313      	orrs	r3, r2
 8008c36:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	689a      	ldr	r2, [r3, #8]
 8008c3e:	4baf      	ldr	r3, [pc, #700]	@ (8008efc <UART_SetConfig+0x330>)
 8008c40:	4013      	ands	r3, r2
 8008c42:	697a      	ldr	r2, [r7, #20]
 8008c44:	6812      	ldr	r2, [r2, #0]
 8008c46:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008c48:	430b      	orrs	r3, r1
 8008c4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c52:	f023 010f 	bic.w	r1, r3, #15
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	430a      	orrs	r2, r1
 8008c60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	4aa6      	ldr	r2, [pc, #664]	@ (8008f00 <UART_SetConfig+0x334>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d177      	bne.n	8008d5c <UART_SetConfig+0x190>
 8008c6c:	4ba5      	ldr	r3, [pc, #660]	@ (8008f04 <UART_SetConfig+0x338>)
 8008c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c74:	2b28      	cmp	r3, #40	@ 0x28
 8008c76:	d86d      	bhi.n	8008d54 <UART_SetConfig+0x188>
 8008c78:	a201      	add	r2, pc, #4	@ (adr r2, 8008c80 <UART_SetConfig+0xb4>)
 8008c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c7e:	bf00      	nop
 8008c80:	08008d25 	.word	0x08008d25
 8008c84:	08008d55 	.word	0x08008d55
 8008c88:	08008d55 	.word	0x08008d55
 8008c8c:	08008d55 	.word	0x08008d55
 8008c90:	08008d55 	.word	0x08008d55
 8008c94:	08008d55 	.word	0x08008d55
 8008c98:	08008d55 	.word	0x08008d55
 8008c9c:	08008d55 	.word	0x08008d55
 8008ca0:	08008d2d 	.word	0x08008d2d
 8008ca4:	08008d55 	.word	0x08008d55
 8008ca8:	08008d55 	.word	0x08008d55
 8008cac:	08008d55 	.word	0x08008d55
 8008cb0:	08008d55 	.word	0x08008d55
 8008cb4:	08008d55 	.word	0x08008d55
 8008cb8:	08008d55 	.word	0x08008d55
 8008cbc:	08008d55 	.word	0x08008d55
 8008cc0:	08008d35 	.word	0x08008d35
 8008cc4:	08008d55 	.word	0x08008d55
 8008cc8:	08008d55 	.word	0x08008d55
 8008ccc:	08008d55 	.word	0x08008d55
 8008cd0:	08008d55 	.word	0x08008d55
 8008cd4:	08008d55 	.word	0x08008d55
 8008cd8:	08008d55 	.word	0x08008d55
 8008cdc:	08008d55 	.word	0x08008d55
 8008ce0:	08008d3d 	.word	0x08008d3d
 8008ce4:	08008d55 	.word	0x08008d55
 8008ce8:	08008d55 	.word	0x08008d55
 8008cec:	08008d55 	.word	0x08008d55
 8008cf0:	08008d55 	.word	0x08008d55
 8008cf4:	08008d55 	.word	0x08008d55
 8008cf8:	08008d55 	.word	0x08008d55
 8008cfc:	08008d55 	.word	0x08008d55
 8008d00:	08008d45 	.word	0x08008d45
 8008d04:	08008d55 	.word	0x08008d55
 8008d08:	08008d55 	.word	0x08008d55
 8008d0c:	08008d55 	.word	0x08008d55
 8008d10:	08008d55 	.word	0x08008d55
 8008d14:	08008d55 	.word	0x08008d55
 8008d18:	08008d55 	.word	0x08008d55
 8008d1c:	08008d55 	.word	0x08008d55
 8008d20:	08008d4d 	.word	0x08008d4d
 8008d24:	2301      	movs	r3, #1
 8008d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d2a:	e222      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008d2c:	2304      	movs	r3, #4
 8008d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d32:	e21e      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008d34:	2308      	movs	r3, #8
 8008d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d3a:	e21a      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008d3c:	2310      	movs	r3, #16
 8008d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d42:	e216      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008d44:	2320      	movs	r3, #32
 8008d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d4a:	e212      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008d4c:	2340      	movs	r3, #64	@ 0x40
 8008d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d52:	e20e      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008d54:	2380      	movs	r3, #128	@ 0x80
 8008d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d5a:	e20a      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a69      	ldr	r2, [pc, #420]	@ (8008f08 <UART_SetConfig+0x33c>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d130      	bne.n	8008dc8 <UART_SetConfig+0x1fc>
 8008d66:	4b67      	ldr	r3, [pc, #412]	@ (8008f04 <UART_SetConfig+0x338>)
 8008d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d6a:	f003 0307 	and.w	r3, r3, #7
 8008d6e:	2b05      	cmp	r3, #5
 8008d70:	d826      	bhi.n	8008dc0 <UART_SetConfig+0x1f4>
 8008d72:	a201      	add	r2, pc, #4	@ (adr r2, 8008d78 <UART_SetConfig+0x1ac>)
 8008d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d78:	08008d91 	.word	0x08008d91
 8008d7c:	08008d99 	.word	0x08008d99
 8008d80:	08008da1 	.word	0x08008da1
 8008d84:	08008da9 	.word	0x08008da9
 8008d88:	08008db1 	.word	0x08008db1
 8008d8c:	08008db9 	.word	0x08008db9
 8008d90:	2300      	movs	r3, #0
 8008d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d96:	e1ec      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008d98:	2304      	movs	r3, #4
 8008d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d9e:	e1e8      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008da0:	2308      	movs	r3, #8
 8008da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008da6:	e1e4      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008da8:	2310      	movs	r3, #16
 8008daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dae:	e1e0      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008db0:	2320      	movs	r3, #32
 8008db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008db6:	e1dc      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008db8:	2340      	movs	r3, #64	@ 0x40
 8008dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dbe:	e1d8      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008dc0:	2380      	movs	r3, #128	@ 0x80
 8008dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dc6:	e1d4      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a4f      	ldr	r2, [pc, #316]	@ (8008f0c <UART_SetConfig+0x340>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d130      	bne.n	8008e34 <UART_SetConfig+0x268>
 8008dd2:	4b4c      	ldr	r3, [pc, #304]	@ (8008f04 <UART_SetConfig+0x338>)
 8008dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dd6:	f003 0307 	and.w	r3, r3, #7
 8008dda:	2b05      	cmp	r3, #5
 8008ddc:	d826      	bhi.n	8008e2c <UART_SetConfig+0x260>
 8008dde:	a201      	add	r2, pc, #4	@ (adr r2, 8008de4 <UART_SetConfig+0x218>)
 8008de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008de4:	08008dfd 	.word	0x08008dfd
 8008de8:	08008e05 	.word	0x08008e05
 8008dec:	08008e0d 	.word	0x08008e0d
 8008df0:	08008e15 	.word	0x08008e15
 8008df4:	08008e1d 	.word	0x08008e1d
 8008df8:	08008e25 	.word	0x08008e25
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e02:	e1b6      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e04:	2304      	movs	r3, #4
 8008e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e0a:	e1b2      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e0c:	2308      	movs	r3, #8
 8008e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e12:	e1ae      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e14:	2310      	movs	r3, #16
 8008e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e1a:	e1aa      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e1c:	2320      	movs	r3, #32
 8008e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e22:	e1a6      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e24:	2340      	movs	r3, #64	@ 0x40
 8008e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e2a:	e1a2      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e2c:	2380      	movs	r3, #128	@ 0x80
 8008e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e32:	e19e      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a35      	ldr	r2, [pc, #212]	@ (8008f10 <UART_SetConfig+0x344>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d130      	bne.n	8008ea0 <UART_SetConfig+0x2d4>
 8008e3e:	4b31      	ldr	r3, [pc, #196]	@ (8008f04 <UART_SetConfig+0x338>)
 8008e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e42:	f003 0307 	and.w	r3, r3, #7
 8008e46:	2b05      	cmp	r3, #5
 8008e48:	d826      	bhi.n	8008e98 <UART_SetConfig+0x2cc>
 8008e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e50 <UART_SetConfig+0x284>)
 8008e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e50:	08008e69 	.word	0x08008e69
 8008e54:	08008e71 	.word	0x08008e71
 8008e58:	08008e79 	.word	0x08008e79
 8008e5c:	08008e81 	.word	0x08008e81
 8008e60:	08008e89 	.word	0x08008e89
 8008e64:	08008e91 	.word	0x08008e91
 8008e68:	2300      	movs	r3, #0
 8008e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e6e:	e180      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e70:	2304      	movs	r3, #4
 8008e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e76:	e17c      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e78:	2308      	movs	r3, #8
 8008e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e7e:	e178      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e80:	2310      	movs	r3, #16
 8008e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e86:	e174      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e88:	2320      	movs	r3, #32
 8008e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e8e:	e170      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e90:	2340      	movs	r3, #64	@ 0x40
 8008e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e96:	e16c      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008e98:	2380      	movs	r3, #128	@ 0x80
 8008e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e9e:	e168      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8008f14 <UART_SetConfig+0x348>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d142      	bne.n	8008f30 <UART_SetConfig+0x364>
 8008eaa:	4b16      	ldr	r3, [pc, #88]	@ (8008f04 <UART_SetConfig+0x338>)
 8008eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008eae:	f003 0307 	and.w	r3, r3, #7
 8008eb2:	2b05      	cmp	r3, #5
 8008eb4:	d838      	bhi.n	8008f28 <UART_SetConfig+0x35c>
 8008eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8008ebc <UART_SetConfig+0x2f0>)
 8008eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ebc:	08008ed5 	.word	0x08008ed5
 8008ec0:	08008edd 	.word	0x08008edd
 8008ec4:	08008ee5 	.word	0x08008ee5
 8008ec8:	08008eed 	.word	0x08008eed
 8008ecc:	08008f19 	.word	0x08008f19
 8008ed0:	08008f21 	.word	0x08008f21
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eda:	e14a      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008edc:	2304      	movs	r3, #4
 8008ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ee2:	e146      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008ee4:	2308      	movs	r3, #8
 8008ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eea:	e142      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008eec:	2310      	movs	r3, #16
 8008eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ef2:	e13e      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008ef4:	cfff69f3 	.word	0xcfff69f3
 8008ef8:	58000c00 	.word	0x58000c00
 8008efc:	11fff4ff 	.word	0x11fff4ff
 8008f00:	40011000 	.word	0x40011000
 8008f04:	58024400 	.word	0x58024400
 8008f08:	40004400 	.word	0x40004400
 8008f0c:	40004800 	.word	0x40004800
 8008f10:	40004c00 	.word	0x40004c00
 8008f14:	40005000 	.word	0x40005000
 8008f18:	2320      	movs	r3, #32
 8008f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f1e:	e128      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008f20:	2340      	movs	r3, #64	@ 0x40
 8008f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f26:	e124      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008f28:	2380      	movs	r3, #128	@ 0x80
 8008f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f2e:	e120      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	4acb      	ldr	r2, [pc, #812]	@ (8009264 <UART_SetConfig+0x698>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d176      	bne.n	8009028 <UART_SetConfig+0x45c>
 8008f3a:	4bcb      	ldr	r3, [pc, #812]	@ (8009268 <UART_SetConfig+0x69c>)
 8008f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f42:	2b28      	cmp	r3, #40	@ 0x28
 8008f44:	d86c      	bhi.n	8009020 <UART_SetConfig+0x454>
 8008f46:	a201      	add	r2, pc, #4	@ (adr r2, 8008f4c <UART_SetConfig+0x380>)
 8008f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f4c:	08008ff1 	.word	0x08008ff1
 8008f50:	08009021 	.word	0x08009021
 8008f54:	08009021 	.word	0x08009021
 8008f58:	08009021 	.word	0x08009021
 8008f5c:	08009021 	.word	0x08009021
 8008f60:	08009021 	.word	0x08009021
 8008f64:	08009021 	.word	0x08009021
 8008f68:	08009021 	.word	0x08009021
 8008f6c:	08008ff9 	.word	0x08008ff9
 8008f70:	08009021 	.word	0x08009021
 8008f74:	08009021 	.word	0x08009021
 8008f78:	08009021 	.word	0x08009021
 8008f7c:	08009021 	.word	0x08009021
 8008f80:	08009021 	.word	0x08009021
 8008f84:	08009021 	.word	0x08009021
 8008f88:	08009021 	.word	0x08009021
 8008f8c:	08009001 	.word	0x08009001
 8008f90:	08009021 	.word	0x08009021
 8008f94:	08009021 	.word	0x08009021
 8008f98:	08009021 	.word	0x08009021
 8008f9c:	08009021 	.word	0x08009021
 8008fa0:	08009021 	.word	0x08009021
 8008fa4:	08009021 	.word	0x08009021
 8008fa8:	08009021 	.word	0x08009021
 8008fac:	08009009 	.word	0x08009009
 8008fb0:	08009021 	.word	0x08009021
 8008fb4:	08009021 	.word	0x08009021
 8008fb8:	08009021 	.word	0x08009021
 8008fbc:	08009021 	.word	0x08009021
 8008fc0:	08009021 	.word	0x08009021
 8008fc4:	08009021 	.word	0x08009021
 8008fc8:	08009021 	.word	0x08009021
 8008fcc:	08009011 	.word	0x08009011
 8008fd0:	08009021 	.word	0x08009021
 8008fd4:	08009021 	.word	0x08009021
 8008fd8:	08009021 	.word	0x08009021
 8008fdc:	08009021 	.word	0x08009021
 8008fe0:	08009021 	.word	0x08009021
 8008fe4:	08009021 	.word	0x08009021
 8008fe8:	08009021 	.word	0x08009021
 8008fec:	08009019 	.word	0x08009019
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ff6:	e0bc      	b.n	8009172 <UART_SetConfig+0x5a6>
 8008ff8:	2304      	movs	r3, #4
 8008ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ffe:	e0b8      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009000:	2308      	movs	r3, #8
 8009002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009006:	e0b4      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009008:	2310      	movs	r3, #16
 800900a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800900e:	e0b0      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009010:	2320      	movs	r3, #32
 8009012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009016:	e0ac      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009018:	2340      	movs	r3, #64	@ 0x40
 800901a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800901e:	e0a8      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009020:	2380      	movs	r3, #128	@ 0x80
 8009022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009026:	e0a4      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a8f      	ldr	r2, [pc, #572]	@ (800926c <UART_SetConfig+0x6a0>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d130      	bne.n	8009094 <UART_SetConfig+0x4c8>
 8009032:	4b8d      	ldr	r3, [pc, #564]	@ (8009268 <UART_SetConfig+0x69c>)
 8009034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009036:	f003 0307 	and.w	r3, r3, #7
 800903a:	2b05      	cmp	r3, #5
 800903c:	d826      	bhi.n	800908c <UART_SetConfig+0x4c0>
 800903e:	a201      	add	r2, pc, #4	@ (adr r2, 8009044 <UART_SetConfig+0x478>)
 8009040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009044:	0800905d 	.word	0x0800905d
 8009048:	08009065 	.word	0x08009065
 800904c:	0800906d 	.word	0x0800906d
 8009050:	08009075 	.word	0x08009075
 8009054:	0800907d 	.word	0x0800907d
 8009058:	08009085 	.word	0x08009085
 800905c:	2300      	movs	r3, #0
 800905e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009062:	e086      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009064:	2304      	movs	r3, #4
 8009066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800906a:	e082      	b.n	8009172 <UART_SetConfig+0x5a6>
 800906c:	2308      	movs	r3, #8
 800906e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009072:	e07e      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009074:	2310      	movs	r3, #16
 8009076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800907a:	e07a      	b.n	8009172 <UART_SetConfig+0x5a6>
 800907c:	2320      	movs	r3, #32
 800907e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009082:	e076      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009084:	2340      	movs	r3, #64	@ 0x40
 8009086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800908a:	e072      	b.n	8009172 <UART_SetConfig+0x5a6>
 800908c:	2380      	movs	r3, #128	@ 0x80
 800908e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009092:	e06e      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a75      	ldr	r2, [pc, #468]	@ (8009270 <UART_SetConfig+0x6a4>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d130      	bne.n	8009100 <UART_SetConfig+0x534>
 800909e:	4b72      	ldr	r3, [pc, #456]	@ (8009268 <UART_SetConfig+0x69c>)
 80090a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090a2:	f003 0307 	and.w	r3, r3, #7
 80090a6:	2b05      	cmp	r3, #5
 80090a8:	d826      	bhi.n	80090f8 <UART_SetConfig+0x52c>
 80090aa:	a201      	add	r2, pc, #4	@ (adr r2, 80090b0 <UART_SetConfig+0x4e4>)
 80090ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b0:	080090c9 	.word	0x080090c9
 80090b4:	080090d1 	.word	0x080090d1
 80090b8:	080090d9 	.word	0x080090d9
 80090bc:	080090e1 	.word	0x080090e1
 80090c0:	080090e9 	.word	0x080090e9
 80090c4:	080090f1 	.word	0x080090f1
 80090c8:	2300      	movs	r3, #0
 80090ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ce:	e050      	b.n	8009172 <UART_SetConfig+0x5a6>
 80090d0:	2304      	movs	r3, #4
 80090d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090d6:	e04c      	b.n	8009172 <UART_SetConfig+0x5a6>
 80090d8:	2308      	movs	r3, #8
 80090da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090de:	e048      	b.n	8009172 <UART_SetConfig+0x5a6>
 80090e0:	2310      	movs	r3, #16
 80090e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090e6:	e044      	b.n	8009172 <UART_SetConfig+0x5a6>
 80090e8:	2320      	movs	r3, #32
 80090ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ee:	e040      	b.n	8009172 <UART_SetConfig+0x5a6>
 80090f0:	2340      	movs	r3, #64	@ 0x40
 80090f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090f6:	e03c      	b.n	8009172 <UART_SetConfig+0x5a6>
 80090f8:	2380      	movs	r3, #128	@ 0x80
 80090fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090fe:	e038      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a5b      	ldr	r2, [pc, #364]	@ (8009274 <UART_SetConfig+0x6a8>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d130      	bne.n	800916c <UART_SetConfig+0x5a0>
 800910a:	4b57      	ldr	r3, [pc, #348]	@ (8009268 <UART_SetConfig+0x69c>)
 800910c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800910e:	f003 0307 	and.w	r3, r3, #7
 8009112:	2b05      	cmp	r3, #5
 8009114:	d826      	bhi.n	8009164 <UART_SetConfig+0x598>
 8009116:	a201      	add	r2, pc, #4	@ (adr r2, 800911c <UART_SetConfig+0x550>)
 8009118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800911c:	08009135 	.word	0x08009135
 8009120:	0800913d 	.word	0x0800913d
 8009124:	08009145 	.word	0x08009145
 8009128:	0800914d 	.word	0x0800914d
 800912c:	08009155 	.word	0x08009155
 8009130:	0800915d 	.word	0x0800915d
 8009134:	2302      	movs	r3, #2
 8009136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913a:	e01a      	b.n	8009172 <UART_SetConfig+0x5a6>
 800913c:	2304      	movs	r3, #4
 800913e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009142:	e016      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009144:	2308      	movs	r3, #8
 8009146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914a:	e012      	b.n	8009172 <UART_SetConfig+0x5a6>
 800914c:	2310      	movs	r3, #16
 800914e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009152:	e00e      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009154:	2320      	movs	r3, #32
 8009156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800915a:	e00a      	b.n	8009172 <UART_SetConfig+0x5a6>
 800915c:	2340      	movs	r3, #64	@ 0x40
 800915e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009162:	e006      	b.n	8009172 <UART_SetConfig+0x5a6>
 8009164:	2380      	movs	r3, #128	@ 0x80
 8009166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800916a:	e002      	b.n	8009172 <UART_SetConfig+0x5a6>
 800916c:	2380      	movs	r3, #128	@ 0x80
 800916e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a3f      	ldr	r2, [pc, #252]	@ (8009274 <UART_SetConfig+0x6a8>)
 8009178:	4293      	cmp	r3, r2
 800917a:	f040 80f8 	bne.w	800936e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800917e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009182:	2b20      	cmp	r3, #32
 8009184:	dc46      	bgt.n	8009214 <UART_SetConfig+0x648>
 8009186:	2b02      	cmp	r3, #2
 8009188:	f2c0 8082 	blt.w	8009290 <UART_SetConfig+0x6c4>
 800918c:	3b02      	subs	r3, #2
 800918e:	2b1e      	cmp	r3, #30
 8009190:	d87e      	bhi.n	8009290 <UART_SetConfig+0x6c4>
 8009192:	a201      	add	r2, pc, #4	@ (adr r2, 8009198 <UART_SetConfig+0x5cc>)
 8009194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009198:	0800921b 	.word	0x0800921b
 800919c:	08009291 	.word	0x08009291
 80091a0:	08009223 	.word	0x08009223
 80091a4:	08009291 	.word	0x08009291
 80091a8:	08009291 	.word	0x08009291
 80091ac:	08009291 	.word	0x08009291
 80091b0:	08009233 	.word	0x08009233
 80091b4:	08009291 	.word	0x08009291
 80091b8:	08009291 	.word	0x08009291
 80091bc:	08009291 	.word	0x08009291
 80091c0:	08009291 	.word	0x08009291
 80091c4:	08009291 	.word	0x08009291
 80091c8:	08009291 	.word	0x08009291
 80091cc:	08009291 	.word	0x08009291
 80091d0:	08009243 	.word	0x08009243
 80091d4:	08009291 	.word	0x08009291
 80091d8:	08009291 	.word	0x08009291
 80091dc:	08009291 	.word	0x08009291
 80091e0:	08009291 	.word	0x08009291
 80091e4:	08009291 	.word	0x08009291
 80091e8:	08009291 	.word	0x08009291
 80091ec:	08009291 	.word	0x08009291
 80091f0:	08009291 	.word	0x08009291
 80091f4:	08009291 	.word	0x08009291
 80091f8:	08009291 	.word	0x08009291
 80091fc:	08009291 	.word	0x08009291
 8009200:	08009291 	.word	0x08009291
 8009204:	08009291 	.word	0x08009291
 8009208:	08009291 	.word	0x08009291
 800920c:	08009291 	.word	0x08009291
 8009210:	08009283 	.word	0x08009283
 8009214:	2b40      	cmp	r3, #64	@ 0x40
 8009216:	d037      	beq.n	8009288 <UART_SetConfig+0x6bc>
 8009218:	e03a      	b.n	8009290 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800921a:	f7fe fb1b 	bl	8007854 <HAL_RCCEx_GetD3PCLK1Freq>
 800921e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009220:	e03c      	b.n	800929c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009222:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009226:	4618      	mov	r0, r3
 8009228:	f7fe fb2a 	bl	8007880 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800922c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800922e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009230:	e034      	b.n	800929c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009232:	f107 0318 	add.w	r3, r7, #24
 8009236:	4618      	mov	r0, r3
 8009238:	f7fe fc76 	bl	8007b28 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800923c:	69fb      	ldr	r3, [r7, #28]
 800923e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009240:	e02c      	b.n	800929c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009242:	4b09      	ldr	r3, [pc, #36]	@ (8009268 <UART_SetConfig+0x69c>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f003 0320 	and.w	r3, r3, #32
 800924a:	2b00      	cmp	r3, #0
 800924c:	d016      	beq.n	800927c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800924e:	4b06      	ldr	r3, [pc, #24]	@ (8009268 <UART_SetConfig+0x69c>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	08db      	lsrs	r3, r3, #3
 8009254:	f003 0303 	and.w	r3, r3, #3
 8009258:	4a07      	ldr	r2, [pc, #28]	@ (8009278 <UART_SetConfig+0x6ac>)
 800925a:	fa22 f303 	lsr.w	r3, r2, r3
 800925e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009260:	e01c      	b.n	800929c <UART_SetConfig+0x6d0>
 8009262:	bf00      	nop
 8009264:	40011400 	.word	0x40011400
 8009268:	58024400 	.word	0x58024400
 800926c:	40007800 	.word	0x40007800
 8009270:	40007c00 	.word	0x40007c00
 8009274:	58000c00 	.word	0x58000c00
 8009278:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800927c:	4b9d      	ldr	r3, [pc, #628]	@ (80094f4 <UART_SetConfig+0x928>)
 800927e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009280:	e00c      	b.n	800929c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009282:	4b9d      	ldr	r3, [pc, #628]	@ (80094f8 <UART_SetConfig+0x92c>)
 8009284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009286:	e009      	b.n	800929c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009288:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800928c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800928e:	e005      	b.n	800929c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009290:	2300      	movs	r3, #0
 8009292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009294:	2301      	movs	r3, #1
 8009296:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800929a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800929c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f000 81de 	beq.w	8009660 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a8:	4a94      	ldr	r2, [pc, #592]	@ (80094fc <UART_SetConfig+0x930>)
 80092aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092ae:	461a      	mov	r2, r3
 80092b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80092b6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	685a      	ldr	r2, [r3, #4]
 80092bc:	4613      	mov	r3, r2
 80092be:	005b      	lsls	r3, r3, #1
 80092c0:	4413      	add	r3, r2
 80092c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d305      	bcc.n	80092d4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	685b      	ldr	r3, [r3, #4]
 80092cc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d903      	bls.n	80092dc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80092d4:	2301      	movs	r3, #1
 80092d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80092da:	e1c1      	b.n	8009660 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092de:	2200      	movs	r2, #0
 80092e0:	60bb      	str	r3, [r7, #8]
 80092e2:	60fa      	str	r2, [r7, #12]
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092e8:	4a84      	ldr	r2, [pc, #528]	@ (80094fc <UART_SetConfig+0x930>)
 80092ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092ee:	b29b      	uxth	r3, r3
 80092f0:	2200      	movs	r2, #0
 80092f2:	603b      	str	r3, [r7, #0]
 80092f4:	607a      	str	r2, [r7, #4]
 80092f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80092fe:	f7f6 fff3 	bl	80002e8 <__aeabi_uldivmod>
 8009302:	4602      	mov	r2, r0
 8009304:	460b      	mov	r3, r1
 8009306:	4610      	mov	r0, r2
 8009308:	4619      	mov	r1, r3
 800930a:	f04f 0200 	mov.w	r2, #0
 800930e:	f04f 0300 	mov.w	r3, #0
 8009312:	020b      	lsls	r3, r1, #8
 8009314:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009318:	0202      	lsls	r2, r0, #8
 800931a:	6979      	ldr	r1, [r7, #20]
 800931c:	6849      	ldr	r1, [r1, #4]
 800931e:	0849      	lsrs	r1, r1, #1
 8009320:	2000      	movs	r0, #0
 8009322:	460c      	mov	r4, r1
 8009324:	4605      	mov	r5, r0
 8009326:	eb12 0804 	adds.w	r8, r2, r4
 800932a:	eb43 0905 	adc.w	r9, r3, r5
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	469a      	mov	sl, r3
 8009336:	4693      	mov	fp, r2
 8009338:	4652      	mov	r2, sl
 800933a:	465b      	mov	r3, fp
 800933c:	4640      	mov	r0, r8
 800933e:	4649      	mov	r1, r9
 8009340:	f7f6 ffd2 	bl	80002e8 <__aeabi_uldivmod>
 8009344:	4602      	mov	r2, r0
 8009346:	460b      	mov	r3, r1
 8009348:	4613      	mov	r3, r2
 800934a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800934c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009352:	d308      	bcc.n	8009366 <UART_SetConfig+0x79a>
 8009354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800935a:	d204      	bcs.n	8009366 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009362:	60da      	str	r2, [r3, #12]
 8009364:	e17c      	b.n	8009660 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800936c:	e178      	b.n	8009660 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	69db      	ldr	r3, [r3, #28]
 8009372:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009376:	f040 80c5 	bne.w	8009504 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800937a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800937e:	2b20      	cmp	r3, #32
 8009380:	dc48      	bgt.n	8009414 <UART_SetConfig+0x848>
 8009382:	2b00      	cmp	r3, #0
 8009384:	db7b      	blt.n	800947e <UART_SetConfig+0x8b2>
 8009386:	2b20      	cmp	r3, #32
 8009388:	d879      	bhi.n	800947e <UART_SetConfig+0x8b2>
 800938a:	a201      	add	r2, pc, #4	@ (adr r2, 8009390 <UART_SetConfig+0x7c4>)
 800938c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009390:	0800941b 	.word	0x0800941b
 8009394:	08009423 	.word	0x08009423
 8009398:	0800947f 	.word	0x0800947f
 800939c:	0800947f 	.word	0x0800947f
 80093a0:	0800942b 	.word	0x0800942b
 80093a4:	0800947f 	.word	0x0800947f
 80093a8:	0800947f 	.word	0x0800947f
 80093ac:	0800947f 	.word	0x0800947f
 80093b0:	0800943b 	.word	0x0800943b
 80093b4:	0800947f 	.word	0x0800947f
 80093b8:	0800947f 	.word	0x0800947f
 80093bc:	0800947f 	.word	0x0800947f
 80093c0:	0800947f 	.word	0x0800947f
 80093c4:	0800947f 	.word	0x0800947f
 80093c8:	0800947f 	.word	0x0800947f
 80093cc:	0800947f 	.word	0x0800947f
 80093d0:	0800944b 	.word	0x0800944b
 80093d4:	0800947f 	.word	0x0800947f
 80093d8:	0800947f 	.word	0x0800947f
 80093dc:	0800947f 	.word	0x0800947f
 80093e0:	0800947f 	.word	0x0800947f
 80093e4:	0800947f 	.word	0x0800947f
 80093e8:	0800947f 	.word	0x0800947f
 80093ec:	0800947f 	.word	0x0800947f
 80093f0:	0800947f 	.word	0x0800947f
 80093f4:	0800947f 	.word	0x0800947f
 80093f8:	0800947f 	.word	0x0800947f
 80093fc:	0800947f 	.word	0x0800947f
 8009400:	0800947f 	.word	0x0800947f
 8009404:	0800947f 	.word	0x0800947f
 8009408:	0800947f 	.word	0x0800947f
 800940c:	0800947f 	.word	0x0800947f
 8009410:	08009471 	.word	0x08009471
 8009414:	2b40      	cmp	r3, #64	@ 0x40
 8009416:	d02e      	beq.n	8009476 <UART_SetConfig+0x8aa>
 8009418:	e031      	b.n	800947e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800941a:	f7fc ffe5 	bl	80063e8 <HAL_RCC_GetPCLK1Freq>
 800941e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009420:	e033      	b.n	800948a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009422:	f7fc fff7 	bl	8006414 <HAL_RCC_GetPCLK2Freq>
 8009426:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009428:	e02f      	b.n	800948a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800942a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800942e:	4618      	mov	r0, r3
 8009430:	f7fe fa26 	bl	8007880 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009438:	e027      	b.n	800948a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800943a:	f107 0318 	add.w	r3, r7, #24
 800943e:	4618      	mov	r0, r3
 8009440:	f7fe fb72 	bl	8007b28 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009444:	69fb      	ldr	r3, [r7, #28]
 8009446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009448:	e01f      	b.n	800948a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800944a:	4b2d      	ldr	r3, [pc, #180]	@ (8009500 <UART_SetConfig+0x934>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f003 0320 	and.w	r3, r3, #32
 8009452:	2b00      	cmp	r3, #0
 8009454:	d009      	beq.n	800946a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009456:	4b2a      	ldr	r3, [pc, #168]	@ (8009500 <UART_SetConfig+0x934>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	08db      	lsrs	r3, r3, #3
 800945c:	f003 0303 	and.w	r3, r3, #3
 8009460:	4a24      	ldr	r2, [pc, #144]	@ (80094f4 <UART_SetConfig+0x928>)
 8009462:	fa22 f303 	lsr.w	r3, r2, r3
 8009466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009468:	e00f      	b.n	800948a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800946a:	4b22      	ldr	r3, [pc, #136]	@ (80094f4 <UART_SetConfig+0x928>)
 800946c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800946e:	e00c      	b.n	800948a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009470:	4b21      	ldr	r3, [pc, #132]	@ (80094f8 <UART_SetConfig+0x92c>)
 8009472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009474:	e009      	b.n	800948a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800947a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800947c:	e005      	b.n	800948a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800947e:	2300      	movs	r3, #0
 8009480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009488:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800948a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800948c:	2b00      	cmp	r3, #0
 800948e:	f000 80e7 	beq.w	8009660 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009496:	4a19      	ldr	r2, [pc, #100]	@ (80094fc <UART_SetConfig+0x930>)
 8009498:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800949c:	461a      	mov	r2, r3
 800949e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80094a4:	005a      	lsls	r2, r3, #1
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	685b      	ldr	r3, [r3, #4]
 80094aa:	085b      	lsrs	r3, r3, #1
 80094ac:	441a      	add	r2, r3
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80094b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ba:	2b0f      	cmp	r3, #15
 80094bc:	d916      	bls.n	80094ec <UART_SetConfig+0x920>
 80094be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094c4:	d212      	bcs.n	80094ec <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80094c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	f023 030f 	bic.w	r3, r3, #15
 80094ce:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80094d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094d2:	085b      	lsrs	r3, r3, #1
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	f003 0307 	and.w	r3, r3, #7
 80094da:	b29a      	uxth	r2, r3
 80094dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80094de:	4313      	orrs	r3, r2
 80094e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80094e8:	60da      	str	r2, [r3, #12]
 80094ea:	e0b9      	b.n	8009660 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80094ec:	2301      	movs	r3, #1
 80094ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80094f2:	e0b5      	b.n	8009660 <UART_SetConfig+0xa94>
 80094f4:	03d09000 	.word	0x03d09000
 80094f8:	003d0900 	.word	0x003d0900
 80094fc:	0800a8f4 	.word	0x0800a8f4
 8009500:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009504:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009508:	2b20      	cmp	r3, #32
 800950a:	dc49      	bgt.n	80095a0 <UART_SetConfig+0x9d4>
 800950c:	2b00      	cmp	r3, #0
 800950e:	db7c      	blt.n	800960a <UART_SetConfig+0xa3e>
 8009510:	2b20      	cmp	r3, #32
 8009512:	d87a      	bhi.n	800960a <UART_SetConfig+0xa3e>
 8009514:	a201      	add	r2, pc, #4	@ (adr r2, 800951c <UART_SetConfig+0x950>)
 8009516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800951a:	bf00      	nop
 800951c:	080095a7 	.word	0x080095a7
 8009520:	080095af 	.word	0x080095af
 8009524:	0800960b 	.word	0x0800960b
 8009528:	0800960b 	.word	0x0800960b
 800952c:	080095b7 	.word	0x080095b7
 8009530:	0800960b 	.word	0x0800960b
 8009534:	0800960b 	.word	0x0800960b
 8009538:	0800960b 	.word	0x0800960b
 800953c:	080095c7 	.word	0x080095c7
 8009540:	0800960b 	.word	0x0800960b
 8009544:	0800960b 	.word	0x0800960b
 8009548:	0800960b 	.word	0x0800960b
 800954c:	0800960b 	.word	0x0800960b
 8009550:	0800960b 	.word	0x0800960b
 8009554:	0800960b 	.word	0x0800960b
 8009558:	0800960b 	.word	0x0800960b
 800955c:	080095d7 	.word	0x080095d7
 8009560:	0800960b 	.word	0x0800960b
 8009564:	0800960b 	.word	0x0800960b
 8009568:	0800960b 	.word	0x0800960b
 800956c:	0800960b 	.word	0x0800960b
 8009570:	0800960b 	.word	0x0800960b
 8009574:	0800960b 	.word	0x0800960b
 8009578:	0800960b 	.word	0x0800960b
 800957c:	0800960b 	.word	0x0800960b
 8009580:	0800960b 	.word	0x0800960b
 8009584:	0800960b 	.word	0x0800960b
 8009588:	0800960b 	.word	0x0800960b
 800958c:	0800960b 	.word	0x0800960b
 8009590:	0800960b 	.word	0x0800960b
 8009594:	0800960b 	.word	0x0800960b
 8009598:	0800960b 	.word	0x0800960b
 800959c:	080095fd 	.word	0x080095fd
 80095a0:	2b40      	cmp	r3, #64	@ 0x40
 80095a2:	d02e      	beq.n	8009602 <UART_SetConfig+0xa36>
 80095a4:	e031      	b.n	800960a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095a6:	f7fc ff1f 	bl	80063e8 <HAL_RCC_GetPCLK1Freq>
 80095aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80095ac:	e033      	b.n	8009616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095ae:	f7fc ff31 	bl	8006414 <HAL_RCC_GetPCLK2Freq>
 80095b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80095b4:	e02f      	b.n	8009616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe f960 	bl	8007880 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80095c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095c4:	e027      	b.n	8009616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80095c6:	f107 0318 	add.w	r3, r7, #24
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7fe faac 	bl	8007b28 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80095d0:	69fb      	ldr	r3, [r7, #28]
 80095d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095d4:	e01f      	b.n	8009616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80095d6:	4b2d      	ldr	r3, [pc, #180]	@ (800968c <UART_SetConfig+0xac0>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f003 0320 	and.w	r3, r3, #32
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d009      	beq.n	80095f6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80095e2:	4b2a      	ldr	r3, [pc, #168]	@ (800968c <UART_SetConfig+0xac0>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	08db      	lsrs	r3, r3, #3
 80095e8:	f003 0303 	and.w	r3, r3, #3
 80095ec:	4a28      	ldr	r2, [pc, #160]	@ (8009690 <UART_SetConfig+0xac4>)
 80095ee:	fa22 f303 	lsr.w	r3, r2, r3
 80095f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80095f4:	e00f      	b.n	8009616 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80095f6:	4b26      	ldr	r3, [pc, #152]	@ (8009690 <UART_SetConfig+0xac4>)
 80095f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095fa:	e00c      	b.n	8009616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80095fc:	4b25      	ldr	r3, [pc, #148]	@ (8009694 <UART_SetConfig+0xac8>)
 80095fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009600:	e009      	b.n	8009616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009602:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009608:	e005      	b.n	8009616 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800960a:	2300      	movs	r3, #0
 800960c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800960e:	2301      	movs	r3, #1
 8009610:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009614:	bf00      	nop
    }

    if (pclk != 0U)
 8009616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009618:	2b00      	cmp	r3, #0
 800961a:	d021      	beq.n	8009660 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009620:	4a1d      	ldr	r2, [pc, #116]	@ (8009698 <UART_SetConfig+0xacc>)
 8009622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009626:	461a      	mov	r2, r3
 8009628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800962a:	fbb3 f2f2 	udiv	r2, r3, r2
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	085b      	lsrs	r3, r3, #1
 8009634:	441a      	add	r2, r3
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	685b      	ldr	r3, [r3, #4]
 800963a:	fbb2 f3f3 	udiv	r3, r2, r3
 800963e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009642:	2b0f      	cmp	r3, #15
 8009644:	d909      	bls.n	800965a <UART_SetConfig+0xa8e>
 8009646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800964c:	d205      	bcs.n	800965a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800964e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009650:	b29a      	uxth	r2, r3
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	60da      	str	r2, [r3, #12]
 8009658:	e002      	b.n	8009660 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800965a:	2301      	movs	r3, #1
 800965c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	2201      	movs	r2, #1
 8009664:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	2201      	movs	r2, #1
 800966c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	2200      	movs	r2, #0
 8009674:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	2200      	movs	r2, #0
 800967a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800967c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009680:	4618      	mov	r0, r3
 8009682:	3748      	adds	r7, #72	@ 0x48
 8009684:	46bd      	mov	sp, r7
 8009686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800968a:	bf00      	nop
 800968c:	58024400 	.word	0x58024400
 8009690:	03d09000 	.word	0x03d09000
 8009694:	003d0900 	.word	0x003d0900
 8009698:	0800a8f4 	.word	0x0800a8f4

0800969c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800969c:	b480      	push	{r7}
 800969e:	b083      	sub	sp, #12
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096a8:	f003 0308 	and.w	r3, r3, #8
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d00a      	beq.n	80096c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	430a      	orrs	r2, r1
 80096c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ca:	f003 0301 	and.w	r3, r3, #1
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00a      	beq.n	80096e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	430a      	orrs	r2, r1
 80096e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096ec:	f003 0302 	and.w	r3, r3, #2
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d00a      	beq.n	800970a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	430a      	orrs	r2, r1
 8009708:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800970e:	f003 0304 	and.w	r3, r3, #4
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00a      	beq.n	800972c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	430a      	orrs	r2, r1
 800972a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009730:	f003 0310 	and.w	r3, r3, #16
 8009734:	2b00      	cmp	r3, #0
 8009736:	d00a      	beq.n	800974e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	430a      	orrs	r2, r1
 800974c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009752:	f003 0320 	and.w	r3, r3, #32
 8009756:	2b00      	cmp	r3, #0
 8009758:	d00a      	beq.n	8009770 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	430a      	orrs	r2, r1
 800976e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009778:	2b00      	cmp	r3, #0
 800977a:	d01a      	beq.n	80097b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	430a      	orrs	r2, r1
 8009790:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009796:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800979a:	d10a      	bne.n	80097b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	430a      	orrs	r2, r1
 80097b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d00a      	beq.n	80097d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	430a      	orrs	r2, r1
 80097d2:	605a      	str	r2, [r3, #4]
  }
}
 80097d4:	bf00      	nop
 80097d6:	370c      	adds	r7, #12
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b098      	sub	sp, #96	@ 0x60
 80097e4:	af02      	add	r7, sp, #8
 80097e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2200      	movs	r2, #0
 80097ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80097f0:	f7f7 ff06 	bl	8001600 <HAL_GetTick>
 80097f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f003 0308 	and.w	r3, r3, #8
 8009800:	2b08      	cmp	r3, #8
 8009802:	d12f      	bne.n	8009864 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009804:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009808:	9300      	str	r3, [sp, #0]
 800980a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800980c:	2200      	movs	r2, #0
 800980e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 f88e 	bl	8009934 <UART_WaitOnFlagUntilTimeout>
 8009818:	4603      	mov	r3, r0
 800981a:	2b00      	cmp	r3, #0
 800981c:	d022      	beq.n	8009864 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009826:	e853 3f00 	ldrex	r3, [r3]
 800982a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800982c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800982e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009832:	653b      	str	r3, [r7, #80]	@ 0x50
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	461a      	mov	r2, r3
 800983a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800983c:	647b      	str	r3, [r7, #68]	@ 0x44
 800983e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009840:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009842:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009844:	e841 2300 	strex	r3, r2, [r1]
 8009848:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800984a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800984c:	2b00      	cmp	r3, #0
 800984e:	d1e6      	bne.n	800981e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2220      	movs	r2, #32
 8009854:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2200      	movs	r2, #0
 800985c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009860:	2303      	movs	r3, #3
 8009862:	e063      	b.n	800992c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f003 0304 	and.w	r3, r3, #4
 800986e:	2b04      	cmp	r3, #4
 8009870:	d149      	bne.n	8009906 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009872:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009876:	9300      	str	r3, [sp, #0]
 8009878:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800987a:	2200      	movs	r2, #0
 800987c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f000 f857 	bl	8009934 <UART_WaitOnFlagUntilTimeout>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d03c      	beq.n	8009906 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009894:	e853 3f00 	ldrex	r3, [r3]
 8009898:	623b      	str	r3, [r7, #32]
   return(result);
 800989a:	6a3b      	ldr	r3, [r7, #32]
 800989c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	461a      	mov	r2, r3
 80098a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80098ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098b2:	e841 2300 	strex	r3, r2, [r1]
 80098b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1e6      	bne.n	800988c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3308      	adds	r3, #8
 80098c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	e853 3f00 	ldrex	r3, [r3]
 80098cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f023 0301 	bic.w	r3, r3, #1
 80098d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	3308      	adds	r3, #8
 80098dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098de:	61fa      	str	r2, [r7, #28]
 80098e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e2:	69b9      	ldr	r1, [r7, #24]
 80098e4:	69fa      	ldr	r2, [r7, #28]
 80098e6:	e841 2300 	strex	r3, r2, [r1]
 80098ea:	617b      	str	r3, [r7, #20]
   return(result);
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d1e5      	bne.n	80098be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2220      	movs	r2, #32
 80098f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009902:	2303      	movs	r3, #3
 8009904:	e012      	b.n	800992c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2220      	movs	r2, #32
 800990a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2220      	movs	r2, #32
 8009912:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2200      	movs	r2, #0
 800991a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800992a:	2300      	movs	r3, #0
}
 800992c:	4618      	mov	r0, r3
 800992e:	3758      	adds	r7, #88	@ 0x58
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}

08009934 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	60b9      	str	r1, [r7, #8]
 800993e:	603b      	str	r3, [r7, #0]
 8009940:	4613      	mov	r3, r2
 8009942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009944:	e04f      	b.n	80099e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009946:	69bb      	ldr	r3, [r7, #24]
 8009948:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800994c:	d04b      	beq.n	80099e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800994e:	f7f7 fe57 	bl	8001600 <HAL_GetTick>
 8009952:	4602      	mov	r2, r0
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	1ad3      	subs	r3, r2, r3
 8009958:	69ba      	ldr	r2, [r7, #24]
 800995a:	429a      	cmp	r2, r3
 800995c:	d302      	bcc.n	8009964 <UART_WaitOnFlagUntilTimeout+0x30>
 800995e:	69bb      	ldr	r3, [r7, #24]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d101      	bne.n	8009968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009964:	2303      	movs	r3, #3
 8009966:	e04e      	b.n	8009a06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f003 0304 	and.w	r3, r3, #4
 8009972:	2b00      	cmp	r3, #0
 8009974:	d037      	beq.n	80099e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	2b80      	cmp	r3, #128	@ 0x80
 800997a:	d034      	beq.n	80099e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	2b40      	cmp	r3, #64	@ 0x40
 8009980:	d031      	beq.n	80099e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	69db      	ldr	r3, [r3, #28]
 8009988:	f003 0308 	and.w	r3, r3, #8
 800998c:	2b08      	cmp	r3, #8
 800998e:	d110      	bne.n	80099b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	2208      	movs	r2, #8
 8009996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009998:	68f8      	ldr	r0, [r7, #12]
 800999a:	f000 f921 	bl	8009be0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2208      	movs	r2, #8
 80099a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2200      	movs	r2, #0
 80099aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80099ae:	2301      	movs	r3, #1
 80099b0:	e029      	b.n	8009a06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	69db      	ldr	r3, [r3, #28]
 80099b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099c0:	d111      	bne.n	80099e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099cc:	68f8      	ldr	r0, [r7, #12]
 80099ce:	f000 f907 	bl	8009be0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2220      	movs	r2, #32
 80099d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2200      	movs	r2, #0
 80099de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80099e2:	2303      	movs	r3, #3
 80099e4:	e00f      	b.n	8009a06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	69da      	ldr	r2, [r3, #28]
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	4013      	ands	r3, r2
 80099f0:	68ba      	ldr	r2, [r7, #8]
 80099f2:	429a      	cmp	r2, r3
 80099f4:	bf0c      	ite	eq
 80099f6:	2301      	moveq	r3, #1
 80099f8:	2300      	movne	r3, #0
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	461a      	mov	r2, r3
 80099fe:	79fb      	ldrb	r3, [r7, #7]
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d0a0      	beq.n	8009946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a04:	2300      	movs	r3, #0
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3710      	adds	r7, #16
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
	...

08009a10 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b096      	sub	sp, #88	@ 0x58
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	60f8      	str	r0, [r7, #12]
 8009a18:	60b9      	str	r1, [r7, #8]
 8009a1a:	4613      	mov	r3, r2
 8009a1c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	68ba      	ldr	r2, [r7, #8]
 8009a22:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	88fa      	ldrh	r2, [r7, #6]
 8009a28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	2222      	movs	r2, #34	@ 0x22
 8009a38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d02d      	beq.n	8009aa2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a4c:	4a40      	ldr	r2, [pc, #256]	@ (8009b50 <UART_Start_Receive_DMA+0x140>)
 8009a4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a56:	4a3f      	ldr	r2, [pc, #252]	@ (8009b54 <UART_Start_Receive_DMA+0x144>)
 8009a58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a60:	4a3d      	ldr	r2, [pc, #244]	@ (8009b58 <UART_Start_Receive_DMA+0x148>)
 8009a62:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	3324      	adds	r3, #36	@ 0x24
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a80:	461a      	mov	r2, r3
 8009a82:	88fb      	ldrh	r3, [r7, #6]
 8009a84:	f7f8 fa78 	bl	8001f78 <HAL_DMA_Start_IT>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d009      	beq.n	8009aa2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2210      	movs	r2, #16
 8009a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2220      	movs	r2, #32
 8009a9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e051      	b.n	8009b46 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	691b      	ldr	r3, [r3, #16]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d018      	beq.n	8009adc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ab2:	e853 3f00 	ldrex	r3, [r3]
 8009ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009abe:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	461a      	mov	r2, r3
 8009ac6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009aca:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009acc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009ace:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ad0:	e841 2300 	strex	r3, r2, [r1]
 8009ad4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009ad6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d1e6      	bne.n	8009aaa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	3308      	adds	r3, #8
 8009ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae6:	e853 3f00 	ldrex	r3, [r3]
 8009aea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aee:	f043 0301 	orr.w	r3, r3, #1
 8009af2:	653b      	str	r3, [r7, #80]	@ 0x50
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	3308      	adds	r3, #8
 8009afa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009afc:	637a      	str	r2, [r7, #52]	@ 0x34
 8009afe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b00:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b04:	e841 2300 	strex	r3, r2, [r1]
 8009b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d1e5      	bne.n	8009adc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	3308      	adds	r3, #8
 8009b16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b18:	697b      	ldr	r3, [r7, #20]
 8009b1a:	e853 3f00 	ldrex	r3, [r3]
 8009b1e:	613b      	str	r3, [r7, #16]
   return(result);
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	3308      	adds	r3, #8
 8009b2e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b30:	623a      	str	r2, [r7, #32]
 8009b32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b34:	69f9      	ldr	r1, [r7, #28]
 8009b36:	6a3a      	ldr	r2, [r7, #32]
 8009b38:	e841 2300 	strex	r3, r2, [r1]
 8009b3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b3e:	69bb      	ldr	r3, [r7, #24]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1e5      	bne.n	8009b10 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009b44:	2300      	movs	r3, #0
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3758      	adds	r7, #88	@ 0x58
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}
 8009b4e:	bf00      	nop
 8009b50:	08009cad 	.word	0x08009cad
 8009b54:	08009dd5 	.word	0x08009dd5
 8009b58:	08009e13 	.word	0x08009e13

08009b5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b08f      	sub	sp, #60	@ 0x3c
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b6a:	6a3b      	ldr	r3, [r7, #32]
 8009b6c:	e853 3f00 	ldrex	r3, [r3]
 8009b70:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b72:	69fb      	ldr	r3, [r7, #28]
 8009b74:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009b78:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	461a      	mov	r2, r3
 8009b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b84:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b8a:	e841 2300 	strex	r3, r2, [r1]
 8009b8e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d1e6      	bne.n	8009b64 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	3308      	adds	r3, #8
 8009b9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	e853 3f00 	ldrex	r3, [r3]
 8009ba4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009bac:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	3308      	adds	r3, #8
 8009bb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bb6:	61ba      	str	r2, [r7, #24]
 8009bb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bba:	6979      	ldr	r1, [r7, #20]
 8009bbc:	69ba      	ldr	r2, [r7, #24]
 8009bbe:	e841 2300 	strex	r3, r2, [r1]
 8009bc2:	613b      	str	r3, [r7, #16]
   return(result);
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d1e5      	bne.n	8009b96 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2220      	movs	r2, #32
 8009bce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009bd2:	bf00      	nop
 8009bd4:	373c      	adds	r7, #60	@ 0x3c
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr
	...

08009be0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b095      	sub	sp, #84	@ 0x54
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bf0:	e853 3f00 	ldrex	r3, [r3]
 8009bf4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	461a      	mov	r2, r3
 8009c04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c06:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c08:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c0e:	e841 2300 	strex	r3, r2, [r1]
 8009c12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d1e6      	bne.n	8009be8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	3308      	adds	r3, #8
 8009c20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c22:	6a3b      	ldr	r3, [r7, #32]
 8009c24:	e853 3f00 	ldrex	r3, [r3]
 8009c28:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c2a:	69fa      	ldr	r2, [r7, #28]
 8009c2c:	4b1e      	ldr	r3, [pc, #120]	@ (8009ca8 <UART_EndRxTransfer+0xc8>)
 8009c2e:	4013      	ands	r3, r2
 8009c30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	3308      	adds	r3, #8
 8009c38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c42:	e841 2300 	strex	r3, r2, [r1]
 8009c46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d1e5      	bne.n	8009c1a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d118      	bne.n	8009c88 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	e853 3f00 	ldrex	r3, [r3]
 8009c62:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	f023 0310 	bic.w	r3, r3, #16
 8009c6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	461a      	mov	r2, r3
 8009c72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c74:	61bb      	str	r3, [r7, #24]
 8009c76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c78:	6979      	ldr	r1, [r7, #20]
 8009c7a:	69ba      	ldr	r2, [r7, #24]
 8009c7c:	e841 2300 	strex	r3, r2, [r1]
 8009c80:	613b      	str	r3, [r7, #16]
   return(result);
 8009c82:	693b      	ldr	r3, [r7, #16]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d1e6      	bne.n	8009c56 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2220      	movs	r2, #32
 8009c8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009c9c:	bf00      	nop
 8009c9e:	3754      	adds	r7, #84	@ 0x54
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca6:	4770      	bx	lr
 8009ca8:	effffffe 	.word	0xeffffffe

08009cac <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b09c      	sub	sp, #112	@ 0x70
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cb8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	69db      	ldr	r3, [r3, #28]
 8009cbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009cc2:	d071      	beq.n	8009da8 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009cc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ccc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cd4:	e853 3f00 	ldrex	r3, [r3]
 8009cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009cda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ce0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ce2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009cea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cec:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009cf0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009cf2:	e841 2300 	strex	r3, r2, [r1]
 8009cf6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009cf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d1e6      	bne.n	8009ccc <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	3308      	adds	r3, #8
 8009d04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d08:	e853 3f00 	ldrex	r3, [r3]
 8009d0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d10:	f023 0301 	bic.w	r3, r3, #1
 8009d14:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	3308      	adds	r3, #8
 8009d1c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009d1e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009d20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d26:	e841 2300 	strex	r3, r2, [r1]
 8009d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d1e5      	bne.n	8009cfe <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	3308      	adds	r3, #8
 8009d38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d3c:	e853 3f00 	ldrex	r3, [r3]
 8009d40:	623b      	str	r3, [r7, #32]
   return(result);
 8009d42:	6a3b      	ldr	r3, [r7, #32]
 8009d44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d48:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	3308      	adds	r3, #8
 8009d50:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009d52:	633a      	str	r2, [r7, #48]	@ 0x30
 8009d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d5a:	e841 2300 	strex	r3, r2, [r1]
 8009d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1e5      	bne.n	8009d32 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009d66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d68:	2220      	movs	r2, #32
 8009d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	d118      	bne.n	8009da8 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7c:	693b      	ldr	r3, [r7, #16]
 8009d7e:	e853 3f00 	ldrex	r3, [r3]
 8009d82:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f023 0310 	bic.w	r3, r3, #16
 8009d8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	461a      	mov	r2, r3
 8009d92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d94:	61fb      	str	r3, [r7, #28]
 8009d96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d98:	69b9      	ldr	r1, [r7, #24]
 8009d9a:	69fa      	ldr	r2, [r7, #28]
 8009d9c:	e841 2300 	strex	r3, r2, [r1]
 8009da0:	617b      	str	r3, [r7, #20]
   return(result);
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d1e6      	bne.n	8009d76 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009da8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009daa:	2200      	movs	r2, #0
 8009dac:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009db0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009db2:	2b01      	cmp	r3, #1
 8009db4:	d107      	bne.n	8009dc6 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009db6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009db8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009dbc:	4619      	mov	r1, r3
 8009dbe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009dc0:	f7fe fef8 	bl	8008bb4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009dc4:	e002      	b.n	8009dcc <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009dc6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009dc8:	f7f6 fc3a 	bl	8000640 <HAL_UART_RxCpltCallback>
}
 8009dcc:	bf00      	nop
 8009dce:	3770      	adds	r7, #112	@ 0x70
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b084      	sub	sp, #16
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009de0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2201      	movs	r2, #1
 8009de6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d109      	bne.n	8009e04 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009df6:	085b      	lsrs	r3, r3, #1
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	68f8      	ldr	r0, [r7, #12]
 8009dfe:	f7fe fed9 	bl	8008bb4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e02:	e002      	b.n	8009e0a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009e04:	68f8      	ldr	r0, [r7, #12]
 8009e06:	f7fe fecb 	bl	8008ba0 <HAL_UART_RxHalfCpltCallback>
}
 8009e0a:	bf00      	nop
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b086      	sub	sp, #24
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e1e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e26:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e2e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	689b      	ldr	r3, [r3, #8]
 8009e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e3a:	2b80      	cmp	r3, #128	@ 0x80
 8009e3c:	d109      	bne.n	8009e52 <UART_DMAError+0x40>
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	2b21      	cmp	r3, #33	@ 0x21
 8009e42:	d106      	bne.n	8009e52 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	2200      	movs	r2, #0
 8009e48:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009e4c:	6978      	ldr	r0, [r7, #20]
 8009e4e:	f7ff fe85 	bl	8009b5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009e52:	697b      	ldr	r3, [r7, #20]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	689b      	ldr	r3, [r3, #8]
 8009e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e5c:	2b40      	cmp	r3, #64	@ 0x40
 8009e5e:	d109      	bne.n	8009e74 <UART_DMAError+0x62>
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2b22      	cmp	r3, #34	@ 0x22
 8009e64:	d106      	bne.n	8009e74 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009e6e:	6978      	ldr	r0, [r7, #20]
 8009e70:	f7ff feb6 	bl	8009be0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e7a:	f043 0210 	orr.w	r2, r3, #16
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e84:	6978      	ldr	r0, [r7, #20]
 8009e86:	f7f6 fbfb 	bl	8000680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e8a:	bf00      	nop
 8009e8c:	3718      	adds	r7, #24
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}

08009e92 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009e92:	b580      	push	{r7, lr}
 8009e94:	b084      	sub	sp, #16
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009eb0:	68f8      	ldr	r0, [r7, #12]
 8009eb2:	f7f6 fbe5 	bl	8000680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009eb6:	bf00      	nop
 8009eb8:	3710      	adds	r7, #16
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}

08009ebe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ebe:	b580      	push	{r7, lr}
 8009ec0:	b088      	sub	sp, #32
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	e853 3f00 	ldrex	r3, [r3]
 8009ed2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009eda:	61fb      	str	r3, [r7, #28]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	69fb      	ldr	r3, [r7, #28]
 8009ee4:	61bb      	str	r3, [r7, #24]
 8009ee6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee8:	6979      	ldr	r1, [r7, #20]
 8009eea:	69ba      	ldr	r2, [r7, #24]
 8009eec:	e841 2300 	strex	r3, r2, [r1]
 8009ef0:	613b      	str	r3, [r7, #16]
   return(result);
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d1e6      	bne.n	8009ec6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2220      	movs	r2, #32
 8009efc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2200      	movs	r2, #0
 8009f04:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f7fe fe40 	bl	8008b8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f0c:	bf00      	nop
 8009f0e:	3720      	adds	r7, #32
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b083      	sub	sp, #12
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f1c:	bf00      	nop
 8009f1e:	370c      	adds	r7, #12
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr

08009f28 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009f30:	bf00      	nop
 8009f32:	370c      	adds	r7, #12
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009f44:	bf00      	nop
 8009f46:	370c      	adds	r7, #12
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4e:	4770      	bx	lr

08009f50 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009f50:	b480      	push	{r7}
 8009f52:	b085      	sub	sp, #20
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d101      	bne.n	8009f66 <HAL_UARTEx_DisableFifoMode+0x16>
 8009f62:	2302      	movs	r3, #2
 8009f64:	e027      	b.n	8009fb6 <HAL_UARTEx_DisableFifoMode+0x66>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2201      	movs	r2, #1
 8009f6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2224      	movs	r2, #36	@ 0x24
 8009f72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	681a      	ldr	r2, [r3, #0]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f022 0201 	bic.w	r2, r2, #1
 8009f8c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009f94:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	68fa      	ldr	r2, [r7, #12]
 8009fa2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2220      	movs	r2, #32
 8009fa8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3714      	adds	r7, #20
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc0:	4770      	bx	lr

08009fc2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fc2:	b580      	push	{r7, lr}
 8009fc4:	b084      	sub	sp, #16
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	6078      	str	r0, [r7, #4]
 8009fca:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d101      	bne.n	8009fda <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009fd6:	2302      	movs	r3, #2
 8009fd8:	e02d      	b.n	800a036 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2224      	movs	r2, #36	@ 0x24
 8009fe6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f022 0201 	bic.w	r2, r2, #1
 800a000:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	689b      	ldr	r3, [r3, #8]
 800a008:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	683a      	ldr	r2, [r7, #0]
 800a012:	430a      	orrs	r2, r1
 800a014:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f000 f850 	bl	800a0bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	68fa      	ldr	r2, [r7, #12]
 800a022:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2220      	movs	r2, #32
 800a028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b084      	sub	sp, #16
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
 800a046:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d101      	bne.n	800a056 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a052:	2302      	movs	r3, #2
 800a054:	e02d      	b.n	800a0b2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2201      	movs	r2, #1
 800a05a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2224      	movs	r2, #36	@ 0x24
 800a062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	681a      	ldr	r2, [r3, #0]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f022 0201 	bic.w	r2, r2, #1
 800a07c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	689b      	ldr	r3, [r3, #8]
 800a084:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	683a      	ldr	r2, [r7, #0]
 800a08e:	430a      	orrs	r2, r1
 800a090:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 f812 	bl	800a0bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2220      	movs	r2, #32
 800a0a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
	...

0800a0bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b085      	sub	sp, #20
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d108      	bne.n	800a0de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a0dc:	e031      	b.n	800a142 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a0de:	2310      	movs	r3, #16
 800a0e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a0e2:	2310      	movs	r3, #16
 800a0e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	0e5b      	lsrs	r3, r3, #25
 800a0ee:	b2db      	uxtb	r3, r3
 800a0f0:	f003 0307 	and.w	r3, r3, #7
 800a0f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	0f5b      	lsrs	r3, r3, #29
 800a0fe:	b2db      	uxtb	r3, r3
 800a100:	f003 0307 	and.w	r3, r3, #7
 800a104:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a106:	7bbb      	ldrb	r3, [r7, #14]
 800a108:	7b3a      	ldrb	r2, [r7, #12]
 800a10a:	4911      	ldr	r1, [pc, #68]	@ (800a150 <UARTEx_SetNbDataToProcess+0x94>)
 800a10c:	5c8a      	ldrb	r2, [r1, r2]
 800a10e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a112:	7b3a      	ldrb	r2, [r7, #12]
 800a114:	490f      	ldr	r1, [pc, #60]	@ (800a154 <UARTEx_SetNbDataToProcess+0x98>)
 800a116:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a118:	fb93 f3f2 	sdiv	r3, r3, r2
 800a11c:	b29a      	uxth	r2, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a124:	7bfb      	ldrb	r3, [r7, #15]
 800a126:	7b7a      	ldrb	r2, [r7, #13]
 800a128:	4909      	ldr	r1, [pc, #36]	@ (800a150 <UARTEx_SetNbDataToProcess+0x94>)
 800a12a:	5c8a      	ldrb	r2, [r1, r2]
 800a12c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a130:	7b7a      	ldrb	r2, [r7, #13]
 800a132:	4908      	ldr	r1, [pc, #32]	@ (800a154 <UARTEx_SetNbDataToProcess+0x98>)
 800a134:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a136:	fb93 f3f2 	sdiv	r3, r3, r2
 800a13a:	b29a      	uxth	r2, r3
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a142:	bf00      	nop
 800a144:	3714      	adds	r7, #20
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr
 800a14e:	bf00      	nop
 800a150:	0800a90c 	.word	0x0800a90c
 800a154:	0800a914 	.word	0x0800a914

0800a158 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a158:	b084      	sub	sp, #16
 800a15a:	b580      	push	{r7, lr}
 800a15c:	b084      	sub	sp, #16
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
 800a162:	f107 001c 	add.w	r0, r7, #28
 800a166:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a16a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a16e:	2b01      	cmp	r3, #1
 800a170:	d121      	bne.n	800a1b6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a176:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	68da      	ldr	r2, [r3, #12]
 800a182:	4b2c      	ldr	r3, [pc, #176]	@ (800a234 <USB_CoreInit+0xdc>)
 800a184:	4013      	ands	r3, r2
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	68db      	ldr	r3, [r3, #12]
 800a18e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a196:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a19a:	2b01      	cmp	r3, #1
 800a19c:	d105      	bne.n	800a1aa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	68db      	ldr	r3, [r3, #12]
 800a1a2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	f000 faaa 	bl	800a704 <USB_CoreReset>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	73fb      	strb	r3, [r7, #15]
 800a1b4:	e01b      	b.n	800a1ee <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	68db      	ldr	r3, [r3, #12]
 800a1ba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 fa9e 	bl	800a704 <USB_CoreReset>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a1cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d106      	bne.n	800a1e2 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1d8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	639a      	str	r2, [r3, #56]	@ 0x38
 800a1e0:	e005      	b.n	800a1ee <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a1ee:	7fbb      	ldrb	r3, [r7, #30]
 800a1f0:	2b01      	cmp	r3, #1
 800a1f2:	d116      	bne.n	800a222 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1f8:	b29a      	uxth	r2, r3
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a202:	4b0d      	ldr	r3, [pc, #52]	@ (800a238 <USB_CoreInit+0xe0>)
 800a204:	4313      	orrs	r3, r2
 800a206:	687a      	ldr	r2, [r7, #4]
 800a208:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	689b      	ldr	r3, [r3, #8]
 800a20e:	f043 0206 	orr.w	r2, r3, #6
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	f043 0220 	orr.w	r2, r3, #32
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a222:	7bfb      	ldrb	r3, [r7, #15]
}
 800a224:	4618      	mov	r0, r3
 800a226:	3710      	adds	r7, #16
 800a228:	46bd      	mov	sp, r7
 800a22a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a22e:	b004      	add	sp, #16
 800a230:	4770      	bx	lr
 800a232:	bf00      	nop
 800a234:	ffbdffbf 	.word	0xffbdffbf
 800a238:	03ee0000 	.word	0x03ee0000

0800a23c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b083      	sub	sp, #12
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	f023 0201 	bic.w	r2, r3, #1
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a250:	2300      	movs	r3, #0
}
 800a252:	4618      	mov	r0, r3
 800a254:	370c      	adds	r7, #12
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr

0800a25e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a25e:	b580      	push	{r7, lr}
 800a260:	b084      	sub	sp, #16
 800a262:	af00      	add	r7, sp, #0
 800a264:	6078      	str	r0, [r7, #4]
 800a266:	460b      	mov	r3, r1
 800a268:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a26a:	2300      	movs	r3, #0
 800a26c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	68db      	ldr	r3, [r3, #12]
 800a272:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a27a:	78fb      	ldrb	r3, [r7, #3]
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	d115      	bne.n	800a2ac <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	68db      	ldr	r3, [r3, #12]
 800a284:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a28c:	200a      	movs	r0, #10
 800a28e:	f7f7 f9c3 	bl	8001618 <HAL_Delay>
      ms += 10U;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	330a      	adds	r3, #10
 800a296:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 fa25 	bl	800a6e8 <USB_GetMode>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	d01e      	beq.n	800a2e2 <USB_SetCurrentMode+0x84>
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	2bc7      	cmp	r3, #199	@ 0xc7
 800a2a8:	d9f0      	bls.n	800a28c <USB_SetCurrentMode+0x2e>
 800a2aa:	e01a      	b.n	800a2e2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a2ac:	78fb      	ldrb	r3, [r7, #3]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d115      	bne.n	800a2de <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	68db      	ldr	r3, [r3, #12]
 800a2b6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a2be:	200a      	movs	r0, #10
 800a2c0:	f7f7 f9aa 	bl	8001618 <HAL_Delay>
      ms += 10U;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	330a      	adds	r3, #10
 800a2c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 fa0c 	bl	800a6e8 <USB_GetMode>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d005      	beq.n	800a2e2 <USB_SetCurrentMode+0x84>
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	2bc7      	cmp	r3, #199	@ 0xc7
 800a2da:	d9f0      	bls.n	800a2be <USB_SetCurrentMode+0x60>
 800a2dc:	e001      	b.n	800a2e2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a2de:	2301      	movs	r3, #1
 800a2e0:	e005      	b.n	800a2ee <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	2bc8      	cmp	r3, #200	@ 0xc8
 800a2e6:	d101      	bne.n	800a2ec <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	e000      	b.n	800a2ee <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a2ec:	2300      	movs	r3, #0
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3710      	adds	r7, #16
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}
	...

0800a2f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a2f8:	b084      	sub	sp, #16
 800a2fa:	b580      	push	{r7, lr}
 800a2fc:	b086      	sub	sp, #24
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	6078      	str	r0, [r7, #4]
 800a302:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a306:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a30a:	2300      	movs	r3, #0
 800a30c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a312:	2300      	movs	r3, #0
 800a314:	613b      	str	r3, [r7, #16]
 800a316:	e009      	b.n	800a32c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	693b      	ldr	r3, [r7, #16]
 800a31c:	3340      	adds	r3, #64	@ 0x40
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	4413      	add	r3, r2
 800a322:	2200      	movs	r2, #0
 800a324:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	3301      	adds	r3, #1
 800a32a:	613b      	str	r3, [r7, #16]
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	2b0e      	cmp	r3, #14
 800a330:	d9f2      	bls.n	800a318 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a332:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a336:	2b00      	cmp	r3, #0
 800a338:	d11c      	bne.n	800a374 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	68fa      	ldr	r2, [r7, #12]
 800a344:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a348:	f043 0302 	orr.w	r3, r3, #2
 800a34c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a352:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	601a      	str	r2, [r3, #0]
 800a372:	e005      	b.n	800a380 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a378:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a386:	461a      	mov	r2, r3
 800a388:	2300      	movs	r3, #0
 800a38a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a38c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a390:	2b01      	cmp	r3, #1
 800a392:	d10d      	bne.n	800a3b0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a394:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d104      	bne.n	800a3a6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a39c:	2100      	movs	r1, #0
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f000 f968 	bl	800a674 <USB_SetDevSpeed>
 800a3a4:	e008      	b.n	800a3b8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a3a6:	2101      	movs	r1, #1
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f000 f963 	bl	800a674 <USB_SetDevSpeed>
 800a3ae:	e003      	b.n	800a3b8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a3b0:	2103      	movs	r1, #3
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 f95e 	bl	800a674 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a3b8:	2110      	movs	r1, #16
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f000 f8fa 	bl	800a5b4 <USB_FlushTxFifo>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d001      	beq.n	800a3ca <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f000 f924 	bl	800a618 <USB_FlushRxFifo>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d001      	beq.n	800a3da <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a3fe:	2300      	movs	r3, #0
 800a400:	613b      	str	r3, [r7, #16]
 800a402:	e043      	b.n	800a48c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	015a      	lsls	r2, r3, #5
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	4413      	add	r3, r2
 800a40c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a416:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a41a:	d118      	bne.n	800a44e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d10a      	bne.n	800a438 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	015a      	lsls	r2, r3, #5
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	4413      	add	r3, r2
 800a42a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a42e:	461a      	mov	r2, r3
 800a430:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a434:	6013      	str	r3, [r2, #0]
 800a436:	e013      	b.n	800a460 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	015a      	lsls	r2, r3, #5
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	4413      	add	r3, r2
 800a440:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a444:	461a      	mov	r2, r3
 800a446:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a44a:	6013      	str	r3, [r2, #0]
 800a44c:	e008      	b.n	800a460 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a44e:	693b      	ldr	r3, [r7, #16]
 800a450:	015a      	lsls	r2, r3, #5
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	4413      	add	r3, r2
 800a456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a45a:	461a      	mov	r2, r3
 800a45c:	2300      	movs	r3, #0
 800a45e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a460:	693b      	ldr	r3, [r7, #16]
 800a462:	015a      	lsls	r2, r3, #5
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	4413      	add	r3, r2
 800a468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a46c:	461a      	mov	r2, r3
 800a46e:	2300      	movs	r3, #0
 800a470:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	015a      	lsls	r2, r3, #5
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	4413      	add	r3, r2
 800a47a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a47e:	461a      	mov	r2, r3
 800a480:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a484:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	3301      	adds	r3, #1
 800a48a:	613b      	str	r3, [r7, #16]
 800a48c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a490:	461a      	mov	r2, r3
 800a492:	693b      	ldr	r3, [r7, #16]
 800a494:	4293      	cmp	r3, r2
 800a496:	d3b5      	bcc.n	800a404 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a498:	2300      	movs	r3, #0
 800a49a:	613b      	str	r3, [r7, #16]
 800a49c:	e043      	b.n	800a526 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	015a      	lsls	r2, r3, #5
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	4413      	add	r3, r2
 800a4a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4b4:	d118      	bne.n	800a4e8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d10a      	bne.n	800a4d2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	015a      	lsls	r2, r3, #5
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a4ce:	6013      	str	r3, [r2, #0]
 800a4d0:	e013      	b.n	800a4fa <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	015a      	lsls	r2, r3, #5
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	4413      	add	r3, r2
 800a4da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4de:	461a      	mov	r2, r3
 800a4e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a4e4:	6013      	str	r3, [r2, #0]
 800a4e6:	e008      	b.n	800a4fa <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a4e8:	693b      	ldr	r3, [r7, #16]
 800a4ea:	015a      	lsls	r2, r3, #5
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	4413      	add	r3, r2
 800a4f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4f4:	461a      	mov	r2, r3
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	015a      	lsls	r2, r3, #5
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	4413      	add	r3, r2
 800a502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a506:	461a      	mov	r2, r3
 800a508:	2300      	movs	r3, #0
 800a50a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a50c:	693b      	ldr	r3, [r7, #16]
 800a50e:	015a      	lsls	r2, r3, #5
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	4413      	add	r3, r2
 800a514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a518:	461a      	mov	r2, r3
 800a51a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a51e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	3301      	adds	r3, #1
 800a524:	613b      	str	r3, [r7, #16]
 800a526:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a52a:	461a      	mov	r2, r3
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	4293      	cmp	r3, r2
 800a530:	d3b5      	bcc.n	800a49e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a538:	691b      	ldr	r3, [r3, #16]
 800a53a:	68fa      	ldr	r2, [r7, #12]
 800a53c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a540:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a544:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2200      	movs	r2, #0
 800a54a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a552:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a554:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d105      	bne.n	800a568 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	699b      	ldr	r3, [r3, #24]
 800a560:	f043 0210 	orr.w	r2, r3, #16
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	699a      	ldr	r2, [r3, #24]
 800a56c:	4b0f      	ldr	r3, [pc, #60]	@ (800a5ac <USB_DevInit+0x2b4>)
 800a56e:	4313      	orrs	r3, r2
 800a570:	687a      	ldr	r2, [r7, #4]
 800a572:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a574:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d005      	beq.n	800a588 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	699b      	ldr	r3, [r3, #24]
 800a580:	f043 0208 	orr.w	r2, r3, #8
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a588:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a58c:	2b01      	cmp	r3, #1
 800a58e:	d105      	bne.n	800a59c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	699a      	ldr	r2, [r3, #24]
 800a594:	4b06      	ldr	r3, [pc, #24]	@ (800a5b0 <USB_DevInit+0x2b8>)
 800a596:	4313      	orrs	r3, r2
 800a598:	687a      	ldr	r2, [r7, #4]
 800a59a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a59c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3718      	adds	r7, #24
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5a8:	b004      	add	sp, #16
 800a5aa:	4770      	bx	lr
 800a5ac:	803c3800 	.word	0x803c3800
 800a5b0:	40000004 	.word	0x40000004

0800a5b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b085      	sub	sp, #20
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
 800a5bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5ce:	d901      	bls.n	800a5d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a5d0:	2303      	movs	r3, #3
 800a5d2:	e01b      	b.n	800a60c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	691b      	ldr	r3, [r3, #16]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	daf2      	bge.n	800a5c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	019b      	lsls	r3, r3, #6
 800a5e4:	f043 0220 	orr.w	r2, r3, #32
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5f8:	d901      	bls.n	800a5fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a5fa:	2303      	movs	r3, #3
 800a5fc:	e006      	b.n	800a60c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	691b      	ldr	r3, [r3, #16]
 800a602:	f003 0320 	and.w	r3, r3, #32
 800a606:	2b20      	cmp	r3, #32
 800a608:	d0f0      	beq.n	800a5ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a60a:	2300      	movs	r3, #0
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	3714      	adds	r7, #20
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr

0800a618 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a618:	b480      	push	{r7}
 800a61a:	b085      	sub	sp, #20
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a620:	2300      	movs	r3, #0
 800a622:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	3301      	adds	r3, #1
 800a628:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a630:	d901      	bls.n	800a636 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a632:	2303      	movs	r3, #3
 800a634:	e018      	b.n	800a668 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	691b      	ldr	r3, [r3, #16]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	daf2      	bge.n	800a624 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a63e:	2300      	movs	r3, #0
 800a640:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2210      	movs	r2, #16
 800a646:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	3301      	adds	r3, #1
 800a64c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a654:	d901      	bls.n	800a65a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a656:	2303      	movs	r3, #3
 800a658:	e006      	b.n	800a668 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	691b      	ldr	r3, [r3, #16]
 800a65e:	f003 0310 	and.w	r3, r3, #16
 800a662:	2b10      	cmp	r3, #16
 800a664:	d0f0      	beq.n	800a648 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a666:	2300      	movs	r3, #0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3714      	adds	r7, #20
 800a66c:	46bd      	mov	sp, r7
 800a66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a672:	4770      	bx	lr

0800a674 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a674:	b480      	push	{r7}
 800a676:	b085      	sub	sp, #20
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	460b      	mov	r3, r1
 800a67e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a68a:	681a      	ldr	r2, [r3, #0]
 800a68c:	78fb      	ldrb	r3, [r7, #3]
 800a68e:	68f9      	ldr	r1, [r7, #12]
 800a690:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a694:	4313      	orrs	r3, r2
 800a696:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a698:	2300      	movs	r3, #0
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	3714      	adds	r7, #20
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a4:	4770      	bx	lr

0800a6a6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6a6:	b480      	push	{r7}
 800a6a8:	b085      	sub	sp, #20
 800a6aa:	af00      	add	r7, sp, #0
 800a6ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	68fa      	ldr	r2, [r7, #12]
 800a6bc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a6c0:	f023 0303 	bic.w	r3, r3, #3
 800a6c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	68fa      	ldr	r2, [r7, #12]
 800a6d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6d4:	f043 0302 	orr.w	r3, r3, #2
 800a6d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a6da:	2300      	movs	r3, #0
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3714      	adds	r7, #20
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr

0800a6e8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b083      	sub	sp, #12
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	695b      	ldr	r3, [r3, #20]
 800a6f4:	f003 0301 	and.w	r3, r3, #1
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	370c      	adds	r7, #12
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr

0800a704 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a704:	b480      	push	{r7}
 800a706:	b085      	sub	sp, #20
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a70c:	2300      	movs	r3, #0
 800a70e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	3301      	adds	r3, #1
 800a714:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a71c:	d901      	bls.n	800a722 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a71e:	2303      	movs	r3, #3
 800a720:	e01b      	b.n	800a75a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	691b      	ldr	r3, [r3, #16]
 800a726:	2b00      	cmp	r3, #0
 800a728:	daf2      	bge.n	800a710 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a72a:	2300      	movs	r3, #0
 800a72c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	691b      	ldr	r3, [r3, #16]
 800a732:	f043 0201 	orr.w	r2, r3, #1
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	3301      	adds	r3, #1
 800a73e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a746:	d901      	bls.n	800a74c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a748:	2303      	movs	r3, #3
 800a74a:	e006      	b.n	800a75a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	691b      	ldr	r3, [r3, #16]
 800a750:	f003 0301 	and.w	r3, r3, #1
 800a754:	2b01      	cmp	r3, #1
 800a756:	d0f0      	beq.n	800a73a <USB_CoreReset+0x36>

  return HAL_OK;
 800a758:	2300      	movs	r3, #0
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	3714      	adds	r7, #20
 800a75e:	46bd      	mov	sp, r7
 800a760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a764:	4770      	bx	lr

0800a766 <memset>:
 800a766:	4402      	add	r2, r0
 800a768:	4603      	mov	r3, r0
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d100      	bne.n	800a770 <memset+0xa>
 800a76e:	4770      	bx	lr
 800a770:	f803 1b01 	strb.w	r1, [r3], #1
 800a774:	e7f9      	b.n	800a76a <memset+0x4>
	...

0800a778 <__libc_init_array>:
 800a778:	b570      	push	{r4, r5, r6, lr}
 800a77a:	4d0d      	ldr	r5, [pc, #52]	@ (800a7b0 <__libc_init_array+0x38>)
 800a77c:	4c0d      	ldr	r4, [pc, #52]	@ (800a7b4 <__libc_init_array+0x3c>)
 800a77e:	1b64      	subs	r4, r4, r5
 800a780:	10a4      	asrs	r4, r4, #2
 800a782:	2600      	movs	r6, #0
 800a784:	42a6      	cmp	r6, r4
 800a786:	d109      	bne.n	800a79c <__libc_init_array+0x24>
 800a788:	4d0b      	ldr	r5, [pc, #44]	@ (800a7b8 <__libc_init_array+0x40>)
 800a78a:	4c0c      	ldr	r4, [pc, #48]	@ (800a7bc <__libc_init_array+0x44>)
 800a78c:	f000 f818 	bl	800a7c0 <_init>
 800a790:	1b64      	subs	r4, r4, r5
 800a792:	10a4      	asrs	r4, r4, #2
 800a794:	2600      	movs	r6, #0
 800a796:	42a6      	cmp	r6, r4
 800a798:	d105      	bne.n	800a7a6 <__libc_init_array+0x2e>
 800a79a:	bd70      	pop	{r4, r5, r6, pc}
 800a79c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7a0:	4798      	blx	r3
 800a7a2:	3601      	adds	r6, #1
 800a7a4:	e7ee      	b.n	800a784 <__libc_init_array+0xc>
 800a7a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7aa:	4798      	blx	r3
 800a7ac:	3601      	adds	r6, #1
 800a7ae:	e7f2      	b.n	800a796 <__libc_init_array+0x1e>
 800a7b0:	0800a924 	.word	0x0800a924
 800a7b4:	0800a924 	.word	0x0800a924
 800a7b8:	0800a924 	.word	0x0800a924
 800a7bc:	0800a928 	.word	0x0800a928

0800a7c0 <_init>:
 800a7c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7c2:	bf00      	nop
 800a7c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7c6:	bc08      	pop	{r3}
 800a7c8:	469e      	mov	lr, r3
 800a7ca:	4770      	bx	lr

0800a7cc <_fini>:
 800a7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ce:	bf00      	nop
 800a7d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7d2:	bc08      	pop	{r3}
 800a7d4:	469e      	mov	lr, r3
 800a7d6:	4770      	bx	lr
