C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\synwork\pll_clk_base_comp.srs  -top  pll_clk_base  -hdllog  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\synlog\pll_clk_base_compiler.srr  -encrypt  -mp  4  -verification_mode 0 -rtl_xmr_naming  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver   -I C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\  -I C:\lscc\diamond\3.12\synpbase\lib   -v2001  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\syn_results\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\lscc\diamond\3.12\cae_library\synthesis\verilog\ecp5um.v -lib work C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v -lib work C:\project\PCIe_ECP5_MF\work\diamond\versa_ecp5\xclk_subsys\pll_clk_base\pll_clk_base.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe -osyn ..\synwork\pll_clk_base_comp.srs -top pll_clk_base -hdllog ..\synlog\pll_clk_base_compiler.srr -encrypt -mp 4 -verification_mode 0 -rtl_xmr_naming -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -I ..\ -I ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib -v2001 -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\verilog\ecp5um.v -lib work ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v -lib work ..\..\pll_clk_base.v -jobname "compiler"
rc:0 success:1 runtime:2
file:..\synwork\pll_clk_base_comp.srs|io:o|time:1645972921|size:4894|exec:0|csum:
file:..\synlog\pll_clk_base_compiler.srr|io:o|time:1645972921|size:20055|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v|io:i|time:1640161406|size:89971|exec:0|csum:960D298011FBC8C19CD387FCAA9B362C
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1640161408|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\verilog\ecp5um.v|io:i|time:1542238330|size:85677|exec:0|csum:27A7D23A09D3E96D636319789AEA4044
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v|io:i|time:1606287228|size:39414|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:..\..\pll_clk_base.v|io:i|time:1645972918|size:3761|exec:0|csum:F54EE325999133AEC01636B465E0E485
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1640161165|size:5584896|exec:1|csum:0CAD0FA9F8F73B8ADB61CE7E9AF5AE3E
