(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : pc065c_fibv2_toplevel_19.brd                  )
(    Software Version : 17.4S033                                      )
(    Date/Time        : Thu Apr  4 14:23:07 2024                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:\Users\phdgc\Downloads\uob-hep-pc065\design_files\worklib\pc065b_fibv2_toplevel\packaged'
Design Directory:            'C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/physical'
Old design name:             'C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/physical/pc065c_fibv2_toplevel_19.brd'
New design name:             'C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/physical/pc065c_fibv2_toplevel_20.brd'

CmdLine: netrev -proj C:\Users\phdgc\Downloads\uob-hep-pc065\design_files\pc065c_fibv2_toplevel.cpm -y 1 -z -O C:\Users\phdgc\Downloads\uob-hep-pc065\design_files\worklib\pc065b_fibv2_toplevel\physical\pc065c_fibv2_toplevel_19.brd C:\Users\phdgc\Downloads\uob-hep-pc065\design_files\worklib\pc065b_fibv2_toplevel\physical\pc065c_fibv2_toplevel_20.brd -w C:\Users\phdgc\Downloads\uob-hep-pc065\design_files\temp\constraints_difference_report.xml -$

------ Preparing to read pst files ------

Starting to read C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/packaged/pstchip.dat 
   Finished reading C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/packaged/pstchip.dat (00:00:00.24)
Starting to read C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/packaged/pstxprt.dat 
   Finished reading C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/packaged/pstxprt.dat (00:00:00.00)
Starting to read C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/packaged/pstxnet.dat 
   Finished reading C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/packaged/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Diff3 Import
	Constraint File:    C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065b_fibv2_toplevel/packaged/pstcmdb.dat
	Allegro Baseline:   C:/Users/phdgc/AppData/Local/Temp/#Taaaaah47596.tmp
	Start time: Thu Apr  4 14:23:07 2024
===========================================================
NOTE: Constraint information is up-to-date. No processing was required.
===========================================================
Finished Constraint Update	Time: Thu Apr  4 14:23:07 2024
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_17.4/share/local/pcb/modules 

PSMPATH =  . 
           F:/cad/bris_cdslib/lib_psd14.x/symbols 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/qfp 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           /projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/symbols 
           /projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/formats 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/soic 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/discrete 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/dip 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/so 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/bga 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/qfp 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/passif 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/cap 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/led 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/rel 
           /projects/HEP_Instrumentation/cad/ral_cdslib/lib_psd15.x/symbols 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/sw 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/mec 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/pwr 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/res 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           Z:/cad/bris_cdslib/lib_psd14.x/symbols 
           Z:/cad/bris_cdslib/lib_psd14.x/formats 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/connector 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/soic 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/discrete 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/dip 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/so 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/symbols/bga 
           Z:/cad/cern_cds 
           C:/SPB_Data/cis_hep_partslib/Allegro_Library/symbols 
           C:/Users/phdgc/AppData/Roaming/SPB_Data/downloaded_parts/allegropcb 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           /software/CAD/Cadence/SPB17.40.034/share/local/pcb/padstacks 
           /software/CAD/Cadence/SPB17.40.034/share/pcb/pcb_lib/symbols 
           /software/CAD/Cadence/SPB17.40.034/share/pcb/allegrolib/symbols 
           /projects/HEP_Instrumentation/cad/bris_cdslib/lib_psd14.x/pads 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           /projects/HEP_Instrumentation/cad/ral_cdslib/lib_psd15.x/pads 
           ./symbols 
           /projects/HEP_Instrumentation/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           ../../../../cis_hep_partslib/cis_hep_partslib/Allegro_Library/pads/ 
           F:/cad/bris_cdslib/lib_psd14.x/pads 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           F:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack_smd 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstack3 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/padstackm 
           Z:/cad/cern_cdslib/lib_psd17.x/pe_allegro_lib/padstacks/mechanical 
           Z:/cad/bris_cdslib/lib_psd14.x/pads 
           C:/SPB_Data/cis_hep_partslib/Allegro_Library/pads 
           C:/Users/phdgc/AppData/Roaming/SPB_Data/downloaded_parts/allegropcb 


------ Summary Statistics ------


netrev run on Apr 4 14:23:07 2024
   DESIGN NAME : 'PC065B_FIBV2_TOPLEVEL'
   PACKAGING ON 04-Apr-2024 AT 14:23:04

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   DIRECTORIES  <none>
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   LIBRARIES  'uob_hep_pc065a_lib' 'bris_cds_analogue' 'bris_cds_discrete'
              'bris_cds_logic' 'bris_cds_special' 'bris_cds_standard'
              'cnconnector' 'cndiscrete' 'cnpassive' 'cnpower' 'cnmech'
              'cninterface' 'cnmemory' 'standard'
   MASTER_LIBRARIES  <none>
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:01:57
elapsed time  0:00:00

