//
// Generated (version 2021.1-SP7.1-NL<build 128400>) at Thu Aug 15 14:40:49 2024
//

module parallel_adc_capture
(
    input [15:0] adc_data,
    input adc_busy,
    input nt_adc_reset_1,
    input sys_clk,
    output [15:0] adc_ch1_data_out,
    output [15:0] adc_ch2_data_out,
    output [15:0] adc_ch3_data_out,
    output [15:0] adc_ch4_data_out,
    output [15:0] adc_ch5_data_out,
    output [15:0] adc_ch6_data_out,
    output [15:0] adc_ch7_data_out,
    output [15:0] adc_ch8_data_out,
    output _N0,
    output adc_read_done,
    output clk_convst
);
    wire [31:0] N15;
    wire N33;
    wire N168;
    wire [3:0] N169;
    wire N177;
    wire N181;
    wire N185;
    wire N189;
    wire N193;
    wire N197;
    wire N201;
    wire N205;
    wire _N1490;
    wire _N2317;
    wire _N2318;
    wire _N2319;
    wire _N2320;
    wire _N2323;
    wire _N2324;
    wire _N2325;
    wire _N2326;
    wire _N2327;
    wire _N2361;
    wire _N2382;
    wire _N2384;
    wire _N2385;
    wire [3:0] adc_channel_read;
    wire clk_adc_par;
    wire [31:0] cycle_cnt;
    wire start_read_data;
    wire [32:0] \u_ad7606/u_parallel_adc_capture/N11.co ;

    GTP_LUT3 /* N6 */ #(
            .INIT(8'b11111101))
        N6 (
            .Z (_N0),
            .I0 (start_read_data),
            .I1 (adc_channel_read[3]),
            .I2 (clk_adc_par));
	// LUT = (~I0)|(I1)|(I2) ;
	// ../hdl/parallel_adc_capture.v:65

    GTP_LUT5CARRY /* \N11.fsub_1  */ #(
            .INIT(32'b10110011101100110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_1  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [1] ),
            .Z (N15[0]),
            .CIN (),
            .I0 (_N1490),
            .I1 (cycle_cnt[0]),
            .I2 (_N2361),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & I2) | (~I1) ;
	// CARRY = I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_2  */ #(
            .INIT(32'b11101100101100111111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_2  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [2] ),
            .Z (N15[1]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [1] ),
            .I0 (_N1490),
            .I1 (cycle_cnt[0]),
            .I2 (_N2361),
            .I3 (cycle_cnt[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I1 & ~I3) | (I1 & I3) | (I0 & I2) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_3  */ #(
            .INIT(32'b11101101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_3  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [3] ),
            .Z (N15[2]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [2] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[2]),
            .I3 (_N2361),
            .I4 (cycle_cnt[2]),
            .ID ());
	// LUT = (I1 & I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_4  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_4  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [4] ),
            .Z (N15[3]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [3] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[3]),
            .I3 (_N2361),
            .I4 (cycle_cnt[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_5  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_5  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [5] ),
            .Z (N15[4]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [4] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[4]),
            .I3 (_N2361),
            .I4 (cycle_cnt[4]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_6  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_6  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [6] ),
            .Z (N15[5]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [5] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[5]),
            .I3 (_N2361),
            .I4 (cycle_cnt[5]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_7  */ #(
            .INIT(32'b11101101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_7  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [7] ),
            .Z (N15[6]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [6] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[6]),
            .I3 (_N2361),
            .I4 (cycle_cnt[6]),
            .ID ());
	// LUT = (I1 & I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_8  */ #(
            .INIT(32'b11101101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_8  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [8] ),
            .Z (N15[7]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [7] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[7]),
            .I3 (_N2361),
            .I4 (cycle_cnt[7]),
            .ID ());
	// LUT = (I1 & I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_9  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_9  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [9] ),
            .Z (N15[8]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [8] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[8]),
            .I3 (_N2361),
            .I4 (cycle_cnt[8]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_10  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_10  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [10] ),
            .Z (N15[9]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [9] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[9]),
            .I3 (_N2361),
            .I4 (cycle_cnt[9]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_11  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_11  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [11] ),
            .Z (N15[10]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [10] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[10]),
            .I3 (_N2361),
            .I4 (cycle_cnt[10]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_12  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_12  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [12] ),
            .Z (N15[11]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [11] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[11]),
            .I3 (_N2361),
            .I4 (cycle_cnt[11]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_13  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_13  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [13] ),
            .Z (N15[12]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [12] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[12]),
            .I3 (_N2361),
            .I4 (cycle_cnt[12]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_14  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_14  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [14] ),
            .Z (N15[13]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [13] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[13]),
            .I3 (_N2361),
            .I4 (cycle_cnt[13]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_15  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_15  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [15] ),
            .Z (N15[14]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [14] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[14]),
            .I3 (_N2361),
            .I4 (cycle_cnt[14]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_16  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_16  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [16] ),
            .Z (N15[15]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [15] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[15]),
            .I3 (_N2361),
            .I4 (cycle_cnt[15]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_17  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_17  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [17] ),
            .Z (N15[16]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [16] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[16]),
            .I3 (_N2361),
            .I4 (cycle_cnt[16]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_18  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_18  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [18] ),
            .Z (N15[17]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [17] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[17]),
            .I3 (_N2361),
            .I4 (cycle_cnt[17]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_19  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_19  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [19] ),
            .Z (N15[18]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [18] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[18]),
            .I3 (_N2361),
            .I4 (cycle_cnt[18]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_20  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_20  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [20] ),
            .Z (N15[19]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [19] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[19]),
            .I3 (_N2361),
            .I4 (cycle_cnt[19]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_21  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_21  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [21] ),
            .Z (N15[20]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [20] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[20]),
            .I3 (_N2361),
            .I4 (cycle_cnt[20]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_22  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_22  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [22] ),
            .Z (N15[21]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [21] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[21]),
            .I3 (_N2361),
            .I4 (cycle_cnt[21]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_23  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_23  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [23] ),
            .Z (N15[22]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [22] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[22]),
            .I3 (_N2361),
            .I4 (cycle_cnt[22]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_24  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_24  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [24] ),
            .Z (N15[23]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [23] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[23]),
            .I3 (_N2361),
            .I4 (cycle_cnt[23]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_25  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_25  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [25] ),
            .Z (N15[24]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [24] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[24]),
            .I3 (_N2361),
            .I4 (cycle_cnt[24]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_26  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_26  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [26] ),
            .Z (N15[25]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [25] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[25]),
            .I3 (_N2361),
            .I4 (cycle_cnt[25]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_27  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_27  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [27] ),
            .Z (N15[26]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [26] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[26]),
            .I3 (_N2361),
            .I4 (cycle_cnt[26]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_28  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_28  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [28] ),
            .Z (N15[27]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [27] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[27]),
            .I3 (_N2361),
            .I4 (cycle_cnt[27]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_29  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_29  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [29] ),
            .Z (N15[28]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [28] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[28]),
            .I3 (_N2361),
            .I4 (cycle_cnt[28]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_30  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_30  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [30] ),
            .Z (N15[29]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [29] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[29]),
            .I3 (_N2361),
            .I4 (cycle_cnt[29]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_31  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_31  (
            .COUT (\u_ad7606/u_parallel_adc_capture/N11.co [31] ),
            .Z (N15[30]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [30] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[30]),
            .I3 (_N2361),
            .I4 (cycle_cnt[30]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5CARRY /* \N11.fsub_32  */ #(
            .INIT(32'b00100001101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N11.fsub_32  (
            .COUT (),
            .Z (N15[31]),
            .CIN (\u_ad7606/u_parallel_adc_capture/N11.co [31] ),
            .I0 (),
            .I1 (_N1490),
            .I2 (cycle_cnt[31]),
            .I3 (_N2361),
            .I4 (cycle_cnt[31]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../hdl/parallel_adc_capture.v:76

    GTP_LUT5 /* N33 */ #(
            .INIT(32'b10000000000000100000000000000000))
        N33_vname (
            .Z (N33),
            .I0 (_N2384),
            .I1 (cycle_cnt[6]),
            .I2 (cycle_cnt[5]),
            .I3 (cycle_cnt[2]),
            .I4 (_N2385));
    // defparam N33_vname.orig_name = N33;
	// LUT = (I0&~I1&~I2&~I3&I4)|(I0&I1&I2&I3&I4) ;
	// ../hdl/parallel_adc_capture.v:87

    GTP_LUT3 /* N148_39 */ #(
            .INIT(8'b00000001))
        N148_39 (
            .Z (_N2361),
            .I0 (cycle_cnt[5]),
            .I1 (cycle_cnt[2]),
            .I2 (cycle_cnt[6]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT5 /* N148_44 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N148_44 (
            .Z (_N2323),
            .I0 (cycle_cnt[4]),
            .I1 (cycle_cnt[3]),
            .I2 (cycle_cnt[30]),
            .I3 (cycle_cnt[1]),
            .I4 (cycle_cnt[7]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N148_48 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N148_48 (
            .Z (_N2324),
            .I0 (cycle_cnt[8]),
            .I1 (cycle_cnt[12]),
            .I2 (cycle_cnt[11]),
            .I3 (cycle_cnt[10]),
            .I4 (cycle_cnt[9]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N148_52 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N148_52 (
            .Z (_N2325),
            .I0 (cycle_cnt[16]),
            .I1 (cycle_cnt[15]),
            .I2 (cycle_cnt[14]),
            .I3 (cycle_cnt[13]),
            .I4 (cycle_cnt[17]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N148_56 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N148_56 (
            .Z (_N2326),
            .I0 (cycle_cnt[21]),
            .I1 (cycle_cnt[20]),
            .I2 (cycle_cnt[19]),
            .I3 (cycle_cnt[18]),
            .I4 (cycle_cnt[22]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N148_60 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N148_60 (
            .Z (_N2327),
            .I0 (cycle_cnt[26]),
            .I1 (cycle_cnt[25]),
            .I2 (cycle_cnt[24]),
            .I3 (cycle_cnt[23]),
            .I4 (cycle_cnt[27]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT4 /* N148_63 */ #(
            .INIT(16'b0000000000000001))
        N148_63 (
            .Z (_N2382),
            .I0 (cycle_cnt[31]),
            .I1 (cycle_cnt[29]),
            .I2 (cycle_cnt[28]),
            .I3 (cycle_cnt[0]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT2 /* N148_66 */ #(
            .INIT(4'b1000))
        N148_66 (
            .Z (_N2384),
            .I0 (_N2326),
            .I1 (_N2327));
	// LUT = I0&I1 ;

    GTP_LUT4 /* N148_67 */ #(
            .INIT(16'b1000000000000000))
        N148_67 (
            .Z (_N2385),
            .I0 (_N2324),
            .I1 (_N2323),
            .I2 (_N2382),
            .I3 (_N2325));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N148_68 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N148_68 (
            .Z (_N1490),
            .I0 (_N2325),
            .I1 (_N2324),
            .I2 (_N2323),
            .I3 (_N2382),
            .I4 (_N2384));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT2 /* N168 */ #(
            .INIT(4'b1110))
        N168_vname (
            .Z (N168),
            .I0 (adc_channel_read[3]),
            .I1 (start_read_data));
    // defparam N168_vname.orig_name = N168;
	// LUT = (I0)|(I1) ;
	// ../hdl/parallel_adc_capture.v:93

    GTP_LUT2 /* \N169[0]  */ #(
            .INIT(4'b0001))
        \N169[0]  (
            .Z (N169[0]),
            .I0 (adc_channel_read[0]),
            .I1 (adc_channel_read[3]));
	// LUT = ~I0&~I1 ;
	// ../hdl/parallel_adc_capture.v:93

    GTP_LUT3 /* \N169[1]  */ #(
            .INIT(8'b00000110))
        \N169[1]  (
            .Z (N169[1]),
            .I0 (adc_channel_read[1]),
            .I1 (adc_channel_read[0]),
            .I2 (adc_channel_read[3]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// ../hdl/parallel_adc_capture.v:93

    GTP_LUT4 /* \N169[2]  */ #(
            .INIT(16'b0000000001101010))
        \N169[2]  (
            .Z (N169[2]),
            .I0 (adc_channel_read[2]),
            .I1 (adc_channel_read[1]),
            .I2 (adc_channel_read[0]),
            .I3 (adc_channel_read[3]));
	// LUT = (I0&~I2&~I3)|(I0&~I1&~I3)|(~I0&I1&I2&~I3) ;
	// ../hdl/parallel_adc_capture.v:93

    GTP_LUT4 /* \N169[3]_6  */ #(
            .INIT(16'b0000000010000000))
        \N169[3]_6  (
            .Z (N169[3]),
            .I0 (adc_channel_read[2]),
            .I1 (adc_channel_read[1]),
            .I2 (adc_channel_read[0]),
            .I3 (adc_channel_read[3]));
	// LUT = I0&I1&I2&~I3 ;

    GTP_LUT5 /* N177 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N177_vname (
            .Z (N177),
            .I0 (adc_channel_read[3]),
            .I1 (adc_channel_read[2]),
            .I2 (adc_channel_read[1]),
            .I3 (adc_channel_read[0]),
            .I4 (start_read_data));
    // defparam N177_vname.orig_name = N177;
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N181 */ #(
            .INIT(32'b00000001000000000000000000000000))
        N181_vname (
            .Z (N181),
            .I0 (adc_channel_read[3]),
            .I1 (adc_channel_read[2]),
            .I2 (adc_channel_read[1]),
            .I3 (adc_channel_read[0]),
            .I4 (start_read_data));
    // defparam N181_vname.orig_name = N181;
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT5 /* N185 */ #(
            .INIT(32'b00000000000100000000000000000000))
        N185_vname (
            .Z (N185),
            .I0 (adc_channel_read[3]),
            .I1 (adc_channel_read[2]),
            .I2 (adc_channel_read[1]),
            .I3 (adc_channel_read[0]),
            .I4 (start_read_data));
    // defparam N185_vname.orig_name = N185;
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    GTP_LUT5 /* N189 */ #(
            .INIT(32'b00010000000000000000000000000000))
        N189_vname (
            .Z (N189),
            .I0 (adc_channel_read[3]),
            .I1 (adc_channel_read[2]),
            .I2 (adc_channel_read[1]),
            .I3 (adc_channel_read[0]),
            .I4 (start_read_data));
    // defparam N189_vname.orig_name = N189;
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_LUT5 /* N193 */ #(
            .INIT(32'b00000000000001000000000000000000))
        N193_vname (
            .Z (N193),
            .I0 (adc_channel_read[3]),
            .I1 (adc_channel_read[2]),
            .I2 (adc_channel_read[1]),
            .I3 (adc_channel_read[0]),
            .I4 (start_read_data));
    // defparam N193_vname.orig_name = N193;
	// LUT = ~I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N197 */ #(
            .INIT(32'b00000100000000000000000000000000))
        N197_vname (
            .Z (N197),
            .I0 (adc_channel_read[3]),
            .I1 (adc_channel_read[2]),
            .I2 (adc_channel_read[1]),
            .I3 (adc_channel_read[0]),
            .I4 (start_read_data));
    // defparam N197_vname.orig_name = N197;
	// LUT = ~I0&I1&~I2&I3&I4 ;

    GTP_LUT5 /* N201 */ #(
            .INIT(32'b00000000010000000000000000000000))
        N201_vname (
            .Z (N201),
            .I0 (adc_channel_read[3]),
            .I1 (adc_channel_read[2]),
            .I2 (adc_channel_read[1]),
            .I3 (adc_channel_read[0]),
            .I4 (start_read_data));
    // defparam N201_vname.orig_name = N201;
	// LUT = ~I0&I1&I2&~I3&I4 ;

    GTP_LUT5 /* N205 */ #(
            .INIT(32'b01000000000000000000000000000000))
        N205_vname (
            .Z (N205),
            .I0 (adc_channel_read[3]),
            .I1 (adc_channel_read[2]),
            .I2 (adc_channel_read[1]),
            .I3 (adc_channel_read[0]),
            .I4 (start_read_data));
    // defparam N205_vname.orig_name = N205;
	// LUT = ~I0&I1&I2&I3&I4 ;

    GTP_DFF_CE /* \adc_ch1_data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[0]  (
            .Q (adc_ch1_data_out[0]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[0]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[1]  (
            .Q (adc_ch1_data_out[1]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[1]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[2]  (
            .Q (adc_ch1_data_out[2]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[2]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[3]  (
            .Q (adc_ch1_data_out[3]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[3]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[4]  (
            .Q (adc_ch1_data_out[4]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[4]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[5]  (
            .Q (adc_ch1_data_out[5]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[5]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[6]  (
            .Q (adc_ch1_data_out[6]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[6]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[7]  (
            .Q (adc_ch1_data_out[7]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[7]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[8]  (
            .Q (adc_ch1_data_out[8]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[8]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[9]  (
            .Q (adc_ch1_data_out[9]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[9]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[10]  (
            .Q (adc_ch1_data_out[10]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[10]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[11]  (
            .Q (adc_ch1_data_out[11]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[11]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[12]  (
            .Q (adc_ch1_data_out[12]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[12]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[13]  (
            .Q (adc_ch1_data_out[13]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[13]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[14]  (
            .Q (adc_ch1_data_out[14]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[14]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch1_data_out[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch1_data_out[15]  (
            .Q (adc_ch1_data_out[15]),
            .C (nt_adc_reset_1),
            .CE (N177),
            .CLK (clk_adc_par),
            .D (adc_data[15]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[0]  (
            .Q (adc_ch2_data_out[0]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[0]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[1]  (
            .Q (adc_ch2_data_out[1]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[1]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[2]  (
            .Q (adc_ch2_data_out[2]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[2]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[3]  (
            .Q (adc_ch2_data_out[3]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[3]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[4]  (
            .Q (adc_ch2_data_out[4]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[4]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[5]  (
            .Q (adc_ch2_data_out[5]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[5]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[6]  (
            .Q (adc_ch2_data_out[6]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[6]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[7]  (
            .Q (adc_ch2_data_out[7]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[7]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[8]  (
            .Q (adc_ch2_data_out[8]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[8]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[9]  (
            .Q (adc_ch2_data_out[9]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[9]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[10]  (
            .Q (adc_ch2_data_out[10]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[10]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[11]  (
            .Q (adc_ch2_data_out[11]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[11]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[12]  (
            .Q (adc_ch2_data_out[12]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[12]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[13]  (
            .Q (adc_ch2_data_out[13]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[13]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[14]  (
            .Q (adc_ch2_data_out[14]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[14]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch2_data_out[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch2_data_out[15]  (
            .Q (adc_ch2_data_out[15]),
            .C (nt_adc_reset_1),
            .CE (N181),
            .CLK (clk_adc_par),
            .D (adc_data[15]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[0]  (
            .Q (adc_ch3_data_out[0]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[0]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[1]  (
            .Q (adc_ch3_data_out[1]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[1]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[2]  (
            .Q (adc_ch3_data_out[2]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[2]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[3]  (
            .Q (adc_ch3_data_out[3]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[3]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[4]  (
            .Q (adc_ch3_data_out[4]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[4]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[5]  (
            .Q (adc_ch3_data_out[5]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[5]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[6]  (
            .Q (adc_ch3_data_out[6]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[6]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[7]  (
            .Q (adc_ch3_data_out[7]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[7]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[8]  (
            .Q (adc_ch3_data_out[8]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[8]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[9]  (
            .Q (adc_ch3_data_out[9]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[9]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[10]  (
            .Q (adc_ch3_data_out[10]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[10]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[11]  (
            .Q (adc_ch3_data_out[11]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[11]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[12]  (
            .Q (adc_ch3_data_out[12]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[12]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[13]  (
            .Q (adc_ch3_data_out[13]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[13]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[14]  (
            .Q (adc_ch3_data_out[14]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[14]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch3_data_out[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch3_data_out[15]  (
            .Q (adc_ch3_data_out[15]),
            .C (nt_adc_reset_1),
            .CE (N185),
            .CLK (clk_adc_par),
            .D (adc_data[15]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[0]  (
            .Q (adc_ch4_data_out[0]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[0]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[1]  (
            .Q (adc_ch4_data_out[1]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[1]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[2]  (
            .Q (adc_ch4_data_out[2]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[2]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[3]  (
            .Q (adc_ch4_data_out[3]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[3]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[4]  (
            .Q (adc_ch4_data_out[4]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[4]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[5]  (
            .Q (adc_ch4_data_out[5]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[5]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[6]  (
            .Q (adc_ch4_data_out[6]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[6]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[7]  (
            .Q (adc_ch4_data_out[7]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[7]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[8]  (
            .Q (adc_ch4_data_out[8]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[8]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[9]  (
            .Q (adc_ch4_data_out[9]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[9]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[10]  (
            .Q (adc_ch4_data_out[10]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[10]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[11]  (
            .Q (adc_ch4_data_out[11]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[11]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[12]  (
            .Q (adc_ch4_data_out[12]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[12]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[13]  (
            .Q (adc_ch4_data_out[13]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[13]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[14]  (
            .Q (adc_ch4_data_out[14]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[14]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch4_data_out[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch4_data_out[15]  (
            .Q (adc_ch4_data_out[15]),
            .C (nt_adc_reset_1),
            .CE (N189),
            .CLK (clk_adc_par),
            .D (adc_data[15]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[0]  (
            .Q (adc_ch5_data_out[0]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[0]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[1]  (
            .Q (adc_ch5_data_out[1]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[1]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[2]  (
            .Q (adc_ch5_data_out[2]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[2]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[3]  (
            .Q (adc_ch5_data_out[3]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[3]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[4]  (
            .Q (adc_ch5_data_out[4]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[4]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[5]  (
            .Q (adc_ch5_data_out[5]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[5]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[6]  (
            .Q (adc_ch5_data_out[6]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[6]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[7]  (
            .Q (adc_ch5_data_out[7]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[7]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[8]  (
            .Q (adc_ch5_data_out[8]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[8]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[9]  (
            .Q (adc_ch5_data_out[9]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[9]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[10]  (
            .Q (adc_ch5_data_out[10]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[10]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[11]  (
            .Q (adc_ch5_data_out[11]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[11]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[12]  (
            .Q (adc_ch5_data_out[12]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[12]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[13]  (
            .Q (adc_ch5_data_out[13]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[13]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[14]  (
            .Q (adc_ch5_data_out[14]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[14]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch5_data_out[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch5_data_out[15]  (
            .Q (adc_ch5_data_out[15]),
            .C (nt_adc_reset_1),
            .CE (N193),
            .CLK (clk_adc_par),
            .D (adc_data[15]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[0]  (
            .Q (adc_ch6_data_out[0]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[0]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[1]  (
            .Q (adc_ch6_data_out[1]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[1]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[2]  (
            .Q (adc_ch6_data_out[2]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[2]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[3]  (
            .Q (adc_ch6_data_out[3]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[3]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[4]  (
            .Q (adc_ch6_data_out[4]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[4]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[5]  (
            .Q (adc_ch6_data_out[5]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[5]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[6]  (
            .Q (adc_ch6_data_out[6]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[6]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[7]  (
            .Q (adc_ch6_data_out[7]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[7]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[8]  (
            .Q (adc_ch6_data_out[8]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[8]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[9]  (
            .Q (adc_ch6_data_out[9]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[9]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[10]  (
            .Q (adc_ch6_data_out[10]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[10]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[11]  (
            .Q (adc_ch6_data_out[11]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[11]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[12]  (
            .Q (adc_ch6_data_out[12]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[12]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[13]  (
            .Q (adc_ch6_data_out[13]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[13]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[14]  (
            .Q (adc_ch6_data_out[14]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[14]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch6_data_out[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch6_data_out[15]  (
            .Q (adc_ch6_data_out[15]),
            .C (nt_adc_reset_1),
            .CE (N197),
            .CLK (clk_adc_par),
            .D (adc_data[15]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[0]  (
            .Q (adc_ch7_data_out[0]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[0]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[1]  (
            .Q (adc_ch7_data_out[1]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[1]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[2]  (
            .Q (adc_ch7_data_out[2]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[2]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[3]  (
            .Q (adc_ch7_data_out[3]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[3]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[4]  (
            .Q (adc_ch7_data_out[4]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[4]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[5]  (
            .Q (adc_ch7_data_out[5]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[5]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[6]  (
            .Q (adc_ch7_data_out[6]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[6]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[7]  (
            .Q (adc_ch7_data_out[7]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[7]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[8]  (
            .Q (adc_ch7_data_out[8]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[8]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[9]  (
            .Q (adc_ch7_data_out[9]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[9]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[10]  (
            .Q (adc_ch7_data_out[10]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[10]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[11]  (
            .Q (adc_ch7_data_out[11]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[11]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[12]  (
            .Q (adc_ch7_data_out[12]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[12]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[13]  (
            .Q (adc_ch7_data_out[13]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[13]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[14]  (
            .Q (adc_ch7_data_out[14]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[14]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch7_data_out[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch7_data_out[15]  (
            .Q (adc_ch7_data_out[15]),
            .C (nt_adc_reset_1),
            .CE (N201),
            .CLK (clk_adc_par),
            .D (adc_data[15]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[0]  (
            .Q (adc_ch8_data_out[0]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[0]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[1]  (
            .Q (adc_ch8_data_out[1]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[1]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[2]  (
            .Q (adc_ch8_data_out[2]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[2]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[3]  (
            .Q (adc_ch8_data_out[3]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[3]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[4]  (
            .Q (adc_ch8_data_out[4]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[4]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[5]  (
            .Q (adc_ch8_data_out[5]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[5]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[6]  (
            .Q (adc_ch8_data_out[6]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[6]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[7]  (
            .Q (adc_ch8_data_out[7]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[7]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[8]  (
            .Q (adc_ch8_data_out[8]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[8]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[9]  (
            .Q (adc_ch8_data_out[9]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[9]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[10]  (
            .Q (adc_ch8_data_out[10]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[10]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[11]  (
            .Q (adc_ch8_data_out[11]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[11]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[12]  (
            .Q (adc_ch8_data_out[12]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[12]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[13]  (
            .Q (adc_ch8_data_out[13]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[13]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[14]  (
            .Q (adc_ch8_data_out[14]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[14]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_ch8_data_out[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_ch8_data_out[15]  (
            .Q (adc_ch8_data_out[15]),
            .C (nt_adc_reset_1),
            .CE (N205),
            .CLK (clk_adc_par),
            .D (adc_data[15]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_channel_read[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_channel_read[0]  (
            .Q (adc_channel_read[0]),
            .C (nt_adc_reset_1),
            .CE (N168),
            .CLK (clk_adc_par),
            .D (N169[0]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_channel_read[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_channel_read[1]  (
            .Q (adc_channel_read[1]),
            .C (nt_adc_reset_1),
            .CE (N168),
            .CLK (clk_adc_par),
            .D (N169[1]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_channel_read[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_channel_read[2]  (
            .Q (adc_channel_read[2]),
            .C (nt_adc_reset_1),
            .CE (N168),
            .CLK (clk_adc_par),
            .D (N169[2]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_CE /* \adc_channel_read[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_channel_read[3]  (
            .Q (adc_channel_read[3]),
            .C (nt_adc_reset_1),
            .CE (N168),
            .CLK (clk_adc_par),
            .D (N169[3]));
	// ../hdl/parallel_adc_capture.v:93

    GTP_DFF_C /* adc_read_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        adc_read_done_vname (
            .Q (adc_read_done),
            .C (nt_adc_reset_1),
            .CLK (clk_adc_par),
            .D (_N2320));
    // defparam adc_read_done_vname.orig_name = adc_read_done;
	// ../hdl/parallel_adc_capture.v:93

    GTP_LUT3 /* adc_read_done_ce_mux */ #(
            .INIT(8'b01010100))
        adc_read_done_ce_mux (
            .Z (_N2320),
            .I0 (adc_busy),
            .I1 (adc_read_done),
            .I2 (adc_channel_read[3]));
	// LUT = (~I0&I1)|(~I0&I2) ;

    GTP_DFF_C /* clk_adc_par */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        clk_adc_par_vname (
            .Q (clk_adc_par),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (_N2318));
    // defparam clk_adc_par_vname.orig_name = clk_adc_par;
	// ../hdl/parallel_adc_capture.v:69

    GTP_LUT2 /* clk_adc_par_ce_mux */ #(
            .INIT(4'b1001))
        clk_adc_par_ce_mux (
            .Z (_N2318),
            .I0 (cycle_cnt[0]),
            .I1 (clk_adc_par));
	// LUT = (~I0&~I1)|(I0&I1) ;

    GTP_DFF_P /* clk_convst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        clk_convst_vname (
            .Q (clk_convst),
            .CLK (sys_clk),
            .D (_N2317),
            .P (nt_adc_reset_1));
    // defparam clk_convst_vname.orig_name = clk_convst;
	// ../hdl/parallel_adc_capture.v:69

    GTP_LUT2 /* clk_convst_ce_mux */ #(
            .INIT(4'b0110))
        clk_convst_ce_mux (
            .Z (_N2317),
            .I0 (clk_convst),
            .I1 (N33));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_DFF_P /* \cycle_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \cycle_cnt[0]  (
            .Q (cycle_cnt[0]),
            .CLK (sys_clk),
            .D (N15[0]),
            .P (nt_adc_reset_1));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_P /* \cycle_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \cycle_cnt[1]  (
            .Q (cycle_cnt[1]),
            .CLK (sys_clk),
            .D (N15[1]),
            .P (nt_adc_reset_1));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_P /* \cycle_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \cycle_cnt[2]  (
            .Q (cycle_cnt[2]),
            .CLK (sys_clk),
            .D (N15[2]),
            .P (nt_adc_reset_1));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[3]  (
            .Q (cycle_cnt[3]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[3]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[4]  (
            .Q (cycle_cnt[4]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[4]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[5]  (
            .Q (cycle_cnt[5]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[5]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_P /* \cycle_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \cycle_cnt[6]  (
            .Q (cycle_cnt[6]),
            .CLK (sys_clk),
            .D (N15[6]),
            .P (nt_adc_reset_1));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_P /* \cycle_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \cycle_cnt[7]  (
            .Q (cycle_cnt[7]),
            .CLK (sys_clk),
            .D (N15[7]),
            .P (nt_adc_reset_1));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[8]  (
            .Q (cycle_cnt[8]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[8]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[9]  (
            .Q (cycle_cnt[9]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[9]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[10]  (
            .Q (cycle_cnt[10]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[10]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[11]  (
            .Q (cycle_cnt[11]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[11]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[12]  (
            .Q (cycle_cnt[12]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[12]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[13]  (
            .Q (cycle_cnt[13]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[13]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[14]  (
            .Q (cycle_cnt[14]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[14]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[15]  (
            .Q (cycle_cnt[15]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[15]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[16]  (
            .Q (cycle_cnt[16]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[16]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[17]  (
            .Q (cycle_cnt[17]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[17]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[18]  (
            .Q (cycle_cnt[18]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[18]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[19]  (
            .Q (cycle_cnt[19]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[19]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[20]  (
            .Q (cycle_cnt[20]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[20]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[21]  (
            .Q (cycle_cnt[21]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[21]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[22]  (
            .Q (cycle_cnt[22]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[22]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[23]  (
            .Q (cycle_cnt[23]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[23]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[24]  (
            .Q (cycle_cnt[24]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[24]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[25]  (
            .Q (cycle_cnt[25]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[25]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[26]  (
            .Q (cycle_cnt[26]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[26]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[27]  (
            .Q (cycle_cnt[27]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[27]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[28]  (
            .Q (cycle_cnt[28]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[28]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[29]  (
            .Q (cycle_cnt[29]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[29]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[30]  (
            .Q (cycle_cnt[30]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[30]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* \cycle_cnt[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[31]  (
            .Q (cycle_cnt[31]),
            .C (nt_adc_reset_1),
            .CLK (sys_clk),
            .D (N15[31]));
	// ../hdl/parallel_adc_capture.v:69

    GTP_DFF_C /* start_read_data */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        start_read_data_vname (
            .Q (start_read_data),
            .C (nt_adc_reset_1),
            .CLK (clk_adc_par),
            .D (_N2319));
    // defparam start_read_data_vname.orig_name = start_read_data;
	// ../hdl/parallel_adc_capture.v:93

    GTP_LUT4 /* start_read_data_ce_mux */ #(
            .INIT(16'b0101010100000001))
        start_read_data_ce_mux (
            .Z (_N2319),
            .I0 (adc_channel_read[3]),
            .I1 (adc_busy),
            .I2 (adc_read_done),
            .I3 (start_read_data));
	// LUT = (~I0&I3)|(~I0&~I1&~I2) ;


endmodule


module ad7606
(
    input [15:0] adc_data,
    input adc_busy,
    input nt_adc_reset_1,
    input sys_clk,
    output [15:0] adc_ch1_data_out,
    output [15:0] adc_ch2_data_out,
    output [15:0] adc_ch3_data_out,
    output [15:0] adc_ch4_data_out,
    output [15:0] adc_ch5_data_out,
    output [15:0] adc_ch6_data_out,
    output [15:0] adc_ch7_data_out,
    output [15:0] adc_ch8_data_out,
    output adc_rd_n,
    output adc_read_done,
    output \u_parallel_adc_capture/clk_convst 
);

    parallel_adc_capture u_parallel_adc_capture (
            .adc_ch1_data_out (adc_ch1_data_out),
            .adc_ch2_data_out (adc_ch2_data_out),
            .adc_ch3_data_out (adc_ch3_data_out),
            .adc_ch4_data_out (adc_ch4_data_out),
            .adc_ch5_data_out (adc_ch5_data_out),
            .adc_ch6_data_out (adc_ch6_data_out),
            .adc_ch7_data_out (adc_ch7_data_out),
            .adc_ch8_data_out (adc_ch8_data_out),
            .adc_data (adc_data),
            ._N0 (adc_rd_n),
            .adc_read_done (adc_read_done),
            .clk_convst (\u_parallel_adc_capture/clk_convst ),
            .adc_busy (adc_busy),
            .nt_adc_reset_1 (nt_adc_reset_1),
            .sys_clk (sys_clk));
	// ../hdl/ad7606.v:67


endmodule


module ip_clk
(
    input clkin1,
    output clkout0,
    output clkout1,
    output nt_csi_pclk,
    output pll_lock
);
    wire clkout0_2pad;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;

    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(24), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(1), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(15), 
            .STATIC_RATIO1(20), 
            .STATIC_RATIO2(10), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(25), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(15), 
            .STATIC_DUTY1(20), 
            .STATIC_DUTY2(10), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (nt_csi_pclk),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../ipcore/ip_clk/ip_clk.v:234


endmodule


module ipm_distributed_sdpram_v1_2_ip_fifo
(
    input [8:0] rd_addr,
    input [8:0] wr_addr,
    input [7:0] wr_data,
    input nt_adc_reset_1,
    input nt_csi_pclk,
    input wr_clk,
    input wr_en,
    output [7:0] rd_data
);
    wire _N353;
    wire _N354;
    wire _N355;
    wire _N356;
    wire _N357;
    wire _N358;
    wire _N359;
    wire _N360;
    wire _N362;
    wire _N363;
    wire _N364;
    wire _N365;
    wire _N366;
    wire _N367;
    wire _N368;
    wire _N369;
    wire _N371;
    wire _N372;
    wire _N373;
    wire _N374;
    wire _N375;
    wire _N376;
    wire _N377;
    wire _N378;
    wire _N380;
    wire _N381;
    wire _N382;
    wire _N383;
    wire _N384;
    wire _N385;
    wire _N386;
    wire _N387;
    wire _N389;
    wire _N390;
    wire _N391;
    wire _N392;
    wire _N393;
    wire _N394;
    wire _N395;
    wire _N396;
    wire _N398;
    wire _N399;
    wire _N400;
    wire _N401;
    wire _N402;
    wire _N403;
    wire _N404;
    wire _N405;
    wire _N407;
    wire _N408;
    wire _N409;
    wire _N410;
    wire _N411;
    wire _N412;
    wire _N413;
    wire _N414;
    wire _N416;
    wire _N417;
    wire _N418;
    wire _N419;
    wire _N420;
    wire _N421;
    wire _N422;
    wire _N423;
    wire _N425;
    wire _N426;
    wire _N427;
    wire _N428;
    wire _N429;
    wire _N430;
    wire _N431;
    wire _N432;
    wire _N434;
    wire _N435;
    wire _N436;
    wire _N437;
    wire _N438;
    wire _N439;
    wire _N440;
    wire _N441;
    wire _N443;
    wire _N444;
    wire _N445;
    wire _N446;
    wire _N447;
    wire _N448;
    wire _N449;
    wire _N450;
    wire _N452;
    wire _N453;
    wire _N454;
    wire _N455;
    wire _N456;
    wire _N457;
    wire _N458;
    wire _N459;
    wire _N461;
    wire _N462;
    wire _N463;
    wire _N464;
    wire _N465;
    wire _N466;
    wire _N467;
    wire _N468;
    wire _N470;
    wire _N471;
    wire _N472;
    wire _N473;
    wire _N474;
    wire _N475;
    wire _N476;
    wire _N477;
    wire _N479;
    wire _N480;
    wire _N481;
    wire _N482;
    wire _N483;
    wire _N484;
    wire _N485;
    wire _N486;
    wire _N488;
    wire _N489;
    wire _N490;
    wire _N491;
    wire _N492;
    wire _N493;
    wire _N494;
    wire _N495;
    wire _N608;
    wire _N616;
    wire _N624;
    wire _N632;
    wire _N640;
    wire _N648;
    wire _N656;
    wire _N664;
    wire _N672;
    wire _N680;
    wire _N688;
    wire _N696;
    wire _N704;
    wire _N712;
    wire _N720;
    wire _N728;
    wire _N939;
    wire _N940;
    wire _N941;
    wire _N942;
    wire _N943;
    wire _N944;
    wire _N945;
    wire _N946;
    wire _N963;
    wire _N964;
    wire _N965;
    wire _N966;
    wire _N967;
    wire _N968;
    wire _N969;
    wire _N970;
    wire _N971;
    wire _N972;
    wire _N973;
    wire _N974;
    wire _N975;
    wire _N976;
    wire _N977;
    wire _N978;
    wire _N995;
    wire _N996;
    wire _N997;
    wire _N998;
    wire _N999;
    wire _N1000;
    wire _N1001;
    wire _N1002;
    wire _N1019;
    wire _N1020;
    wire _N1021;
    wire _N1022;
    wire _N1023;
    wire _N1024;
    wire _N1025;
    wire _N1026;
    wire _N1027;
    wire _N1028;
    wire _N1029;
    wire _N1030;
    wire _N1031;
    wire _N1032;
    wire _N1033;
    wire _N1034;
    wire _N1035;
    wire _N1036;
    wire _N1037;
    wire _N1038;
    wire _N1039;
    wire _N1040;
    wire _N1041;
    wire _N1042;

    GTP_RAM32X1DP /* mem_0_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N353),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N608));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_0_0_we */ #(
            .INIT(32'b00000000000000010000000000000000))
        mem_0_0_we (
            .Z (_N608),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_RAM32X1DP /* mem_0_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N354),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N608));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_0_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N355),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N608));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_0_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N356),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N608));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_0_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N357),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N608));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_0_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N358),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N608));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_0_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N359),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N608));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_0_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_0_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N360),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N608));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_1_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N362),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N616));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_1_0_we */ #(
            .INIT(32'b00000000000100000000000000000000))
        mem_1_0_we (
            .Z (_N616),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    GTP_RAM32X1DP /* mem_1_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N363),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N616));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_1_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N364),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N616));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_1_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N365),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N616));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_1_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N366),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N616));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_1_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N367),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N616));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_1_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N368),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N616));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_1_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_1_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N369),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N616));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_2_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N371),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N624));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_2_0_we */ #(
            .INIT(32'b00000000000001000000000000000000))
        mem_2_0_we (
            .Z (_N624),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = ~I0&I1&~I2&~I3&I4 ;

    GTP_RAM32X1DP /* mem_2_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N372),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N624));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_2_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N373),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N624));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_2_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N374),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N624));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_2_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N375),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N624));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_2_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N376),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N624));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_2_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N377),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N624));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_2_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_2_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N378),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N624));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_3_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N380),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N632));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_3_0_we */ #(
            .INIT(32'b00000000010000000000000000000000))
        mem_3_0_we (
            .Z (_N632),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = ~I0&I1&I2&~I3&I4 ;

    GTP_RAM32X1DP /* mem_3_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N381),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N632));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_3_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N382),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N632));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_3_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N383),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N632));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_3_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N384),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N632));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_3_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N385),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N632));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_3_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N386),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N632));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_3_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_3_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N387),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N632));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_4_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N389),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N640));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_4_0_we */ #(
            .INIT(32'b00000000000000100000000000000000))
        mem_4_0_we (
            .Z (_N640),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_RAM32X1DP /* mem_4_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N390),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N640));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_4_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N391),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N640));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_4_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N392),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N640));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_4_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N393),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N640));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_4_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N394),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N640));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_4_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N395),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N640));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_4_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_4_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N396),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N640));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_5_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N398),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N648));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_5_0_we */ #(
            .INIT(32'b00000000001000000000000000000000))
        mem_5_0_we (
            .Z (_N648),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = I0&~I1&I2&~I3&I4 ;

    GTP_RAM32X1DP /* mem_5_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N399),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N648));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_5_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N400),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N648));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_5_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N401),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N648));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_5_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N402),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N648));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_5_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N403),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N648));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_5_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N404),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N648));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_5_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_5_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N405),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N648));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_6_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N407),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N656));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_6_0_we */ #(
            .INIT(32'b00000000000010000000000000000000))
        mem_6_0_we (
            .Z (_N656),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_RAM32X1DP /* mem_6_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N408),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N656));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_6_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N409),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N656));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_6_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N410),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N656));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_6_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N411),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N656));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_6_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N412),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N656));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_6_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N413),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N656));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_6_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_6_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N414),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N656));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_7_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N416),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N664));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_7_0_we */ #(
            .INIT(32'b00000000100000000000000000000000))
        mem_7_0_we (
            .Z (_N664),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_RAM32X1DP /* mem_7_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N417),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N664));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_7_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N418),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N664));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_7_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N419),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N664));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_7_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N420),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N664));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_7_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N421),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N664));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_7_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N422),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N664));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_7_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_7_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N423),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N664));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_8_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N425),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N672));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_8_0_we */ #(
            .INIT(32'b00000001000000000000000000000000))
        mem_8_0_we (
            .Z (_N672),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_8_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N426),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N672));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_8_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N427),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N672));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_8_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N428),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N672));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_8_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N429),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N672));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_8_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N430),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N672));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_8_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N431),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N672));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_8_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_8_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N432),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N672));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_9_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N434),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N680));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_9_0_we */ #(
            .INIT(32'b00010000000000000000000000000000))
        mem_9_0_we (
            .Z (_N680),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_9_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N435),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N680));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_9_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N436),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N680));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_9_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N437),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N680));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_9_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N438),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N680));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_9_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N439),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N680));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_9_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N440),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N680));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_9_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_9_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N441),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N680));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_10_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N443),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N688));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_10_0_we */ #(
            .INIT(32'b00000100000000000000000000000000))
        mem_10_0_we (
            .Z (_N688),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = ~I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_10_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N444),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N688));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_10_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N445),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N688));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_10_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N446),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N688));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_10_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N447),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N688));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_10_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N448),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N688));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_10_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N449),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N688));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_10_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_10_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N450),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N688));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_11_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N452),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N696));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_11_0_we */ #(
            .INIT(32'b01000000000000000000000000000000))
        mem_11_0_we (
            .Z (_N696),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = ~I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_11_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N453),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N696));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_11_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N454),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N696));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_11_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N455),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N696));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_11_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N456),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N696));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_11_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N457),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N696));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_11_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N458),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N696));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_11_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_11_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N459),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N696));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_12_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N461),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N704));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_12_0_we */ #(
            .INIT(32'b00000010000000000000000000000000))
        mem_12_0_we (
            .Z (_N704),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_12_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N462),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N704));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_12_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N463),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N704));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_12_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N464),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N704));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_12_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N465),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N704));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_12_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N466),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N704));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_12_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N467),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N704));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_12_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_12_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N468),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N704));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_13_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N470),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N712));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_13_0_we */ #(
            .INIT(32'b00100000000000000000000000000000))
        mem_13_0_we (
            .Z (_N712),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = I0&~I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_13_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N471),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N712));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_13_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N472),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N712));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_13_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N473),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N712));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_13_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N474),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N712));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_13_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N475),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N712));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_13_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N476),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N712));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_13_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_13_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N477),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N712));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_14_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N479),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N720));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_14_0_we */ #(
            .INIT(32'b00001000000000000000000000000000))
        mem_14_0_we (
            .Z (_N720),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_14_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N480),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N720));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_14_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N481),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N720));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_14_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N482),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N720));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_14_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N483),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N720));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_14_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N484),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N720));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_14_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N485),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N720));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_14_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_14_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N486),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N720));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_15_0 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_0 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N488),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (_N728));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_LUT5 /* mem_15_0_we */ #(
            .INIT(32'b10000000000000000000000000000000))
        mem_15_0_we (
            .Z (_N728),
            .I0 (wr_addr[7]),
            .I1 (wr_addr[6]),
            .I2 (wr_addr[5]),
            .I3 (wr_addr[8]),
            .I4 (wr_en));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_RAM32X1DP /* mem_15_1 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_1 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N489),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (_N728));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_15_2 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_2 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N490),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (_N728));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_15_3 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_3 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N491),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (_N728));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_15_4 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_4 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N492),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (_N728));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_15_5 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_5 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N493),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (_N728));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_15_6 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_6 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N494),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (_N728));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_RAM32X1DP /* mem_15_7 */ #(
            .INIT(32'b00000000000000000000000000000000))
        mem_15_7 (
            .RADDR ({rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0]}),
            .WADDR ({wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0]}),
            .DO (_N495),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (_N728));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_sdpram_v1_2_ip_fifo.v:82

    GTP_DFF_C /* \mem_doreg[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[0]  (
            .Q (rd_data[0]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (_N1035));

    GTP_DFF_C /* \mem_doreg[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[1]  (
            .Q (rd_data[1]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (_N1036));

    GTP_DFF_C /* \mem_doreg[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[2]  (
            .Q (rd_data[2]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (_N1037));

    GTP_DFF_C /* \mem_doreg[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[3]  (
            .Q (rd_data[3]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (_N1038));

    GTP_DFF_C /* \mem_doreg[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[4]  (
            .Q (rd_data[4]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (_N1039));

    GTP_DFF_C /* \mem_doreg[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[5]  (
            .Q (rd_data[5]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (_N1040));

    GTP_DFF_C /* \mem_doreg[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[6]  (
            .Q (rd_data[6]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (_N1041));

    GTP_DFF_C /* \mem_doreg[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \mem_doreg[7]  (
            .Q (rd_data[7]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (_N1042));

    GTP_LUT5M /* \mem_mux_b_3[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[0]  (
            .Z (_N939),
            .I0 (_N416),
            .I1 (_N488),
            .I2 (_N452),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N380));

    GTP_LUT5M /* \mem_mux_b_3[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[1]  (
            .Z (_N940),
            .I0 (_N417),
            .I1 (_N489),
            .I2 (_N453),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N381));

    GTP_LUT5M /* \mem_mux_b_3[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[2]  (
            .Z (_N941),
            .I0 (_N418),
            .I1 (_N490),
            .I2 (_N454),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N382));

    GTP_LUT5M /* \mem_mux_b_3[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[3]  (
            .Z (_N942),
            .I0 (_N419),
            .I1 (_N491),
            .I2 (_N455),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N383));

    GTP_LUT5M /* \mem_mux_b_3[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[4]  (
            .Z (_N943),
            .I0 (_N420),
            .I1 (_N492),
            .I2 (_N456),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N384));

    GTP_LUT5M /* \mem_mux_b_3[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[5]  (
            .Z (_N944),
            .I0 (_N421),
            .I1 (_N493),
            .I2 (_N457),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N385));

    GTP_LUT5M /* \mem_mux_b_3[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[6]  (
            .Z (_N945),
            .I0 (_N422),
            .I1 (_N494),
            .I2 (_N458),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N386));

    GTP_LUT5M /* \mem_mux_b_3[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_3[7]  (
            .Z (_N946),
            .I0 (_N423),
            .I1 (_N495),
            .I2 (_N459),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N387));

    GTP_LUT5M /* \mem_mux_b_6[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[0]  (
            .Z (_N963),
            .I0 (_N398),
            .I1 (_N470),
            .I2 (_N434),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N362));

    GTP_LUT5M /* \mem_mux_b_6[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[1]  (
            .Z (_N964),
            .I0 (_N399),
            .I1 (_N471),
            .I2 (_N435),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N363));

    GTP_LUT5M /* \mem_mux_b_6[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[2]  (
            .Z (_N965),
            .I0 (_N400),
            .I1 (_N472),
            .I2 (_N436),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N364));

    GTP_LUT5M /* \mem_mux_b_6[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[3]  (
            .Z (_N966),
            .I0 (_N401),
            .I1 (_N473),
            .I2 (_N437),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N365));

    GTP_LUT5M /* \mem_mux_b_6[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[4]  (
            .Z (_N967),
            .I0 (_N402),
            .I1 (_N474),
            .I2 (_N438),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N366));

    GTP_LUT5M /* \mem_mux_b_6[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[5]  (
            .Z (_N968),
            .I0 (_N403),
            .I1 (_N475),
            .I2 (_N439),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N367));

    GTP_LUT5M /* \mem_mux_b_6[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[6]  (
            .Z (_N969),
            .I0 (_N404),
            .I1 (_N476),
            .I2 (_N440),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N368));

    GTP_LUT5M /* \mem_mux_b_6[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_6[7]  (
            .Z (_N970),
            .I0 (_N405),
            .I1 (_N477),
            .I2 (_N441),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N369));

    GTP_MUX2LUT6 \mem_mux_b_7[0]  (
            .Z (_N971),
            .I0 (_N963),
            .I1 (_N939),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_7[1]  (
            .Z (_N972),
            .I0 (_N964),
            .I1 (_N940),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_7[2]  (
            .Z (_N973),
            .I0 (_N965),
            .I1 (_N941),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_7[3]  (
            .Z (_N974),
            .I0 (_N966),
            .I1 (_N942),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_7[4]  (
            .Z (_N975),
            .I0 (_N967),
            .I1 (_N943),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_7[5]  (
            .Z (_N976),
            .I0 (_N968),
            .I1 (_N944),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_7[6]  (
            .Z (_N977),
            .I0 (_N969),
            .I1 (_N945),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_7[7]  (
            .Z (_N978),
            .I0 (_N970),
            .I1 (_N946),
            .S (rd_addr[6]));

    GTP_LUT5M /* \mem_mux_b_10[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[0]  (
            .Z (_N995),
            .I0 (_N407),
            .I1 (_N479),
            .I2 (_N443),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N371));

    GTP_LUT5M /* \mem_mux_b_10[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[1]  (
            .Z (_N996),
            .I0 (_N408),
            .I1 (_N480),
            .I2 (_N444),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N372));

    GTP_LUT5M /* \mem_mux_b_10[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[2]  (
            .Z (_N997),
            .I0 (_N409),
            .I1 (_N481),
            .I2 (_N445),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N373));

    GTP_LUT5M /* \mem_mux_b_10[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[3]  (
            .Z (_N998),
            .I0 (_N410),
            .I1 (_N482),
            .I2 (_N446),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N374));

    GTP_LUT5M /* \mem_mux_b_10[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[4]  (
            .Z (_N999),
            .I0 (_N411),
            .I1 (_N483),
            .I2 (_N447),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N375));

    GTP_LUT5M /* \mem_mux_b_10[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[5]  (
            .Z (_N1000),
            .I0 (_N412),
            .I1 (_N484),
            .I2 (_N448),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N376));

    GTP_LUT5M /* \mem_mux_b_10[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[6]  (
            .Z (_N1001),
            .I0 (_N413),
            .I1 (_N485),
            .I2 (_N449),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N377));

    GTP_LUT5M /* \mem_mux_b_10[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_10[7]  (
            .Z (_N1002),
            .I0 (_N414),
            .I1 (_N486),
            .I2 (_N450),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N378));

    GTP_LUT5M /* \mem_mux_b_13[0]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[0]  (
            .Z (_N1019),
            .I0 (_N389),
            .I1 (_N461),
            .I2 (_N425),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N353));

    GTP_LUT5M /* \mem_mux_b_13[1]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[1]  (
            .Z (_N1020),
            .I0 (_N390),
            .I1 (_N462),
            .I2 (_N426),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N354));

    GTP_LUT5M /* \mem_mux_b_13[2]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[2]  (
            .Z (_N1021),
            .I0 (_N391),
            .I1 (_N463),
            .I2 (_N427),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N355));

    GTP_LUT5M /* \mem_mux_b_13[3]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[3]  (
            .Z (_N1022),
            .I0 (_N392),
            .I1 (_N464),
            .I2 (_N428),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N356));

    GTP_LUT5M /* \mem_mux_b_13[4]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[4]  (
            .Z (_N1023),
            .I0 (_N393),
            .I1 (_N465),
            .I2 (_N429),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N357));

    GTP_LUT5M /* \mem_mux_b_13[5]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[5]  (
            .Z (_N1024),
            .I0 (_N394),
            .I1 (_N466),
            .I2 (_N430),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N358));

    GTP_LUT5M /* \mem_mux_b_13[6]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[6]  (
            .Z (_N1025),
            .I0 (_N395),
            .I1 (_N467),
            .I2 (_N431),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N359));

    GTP_LUT5M /* \mem_mux_b_13[7]  */ #(
            .INIT(32'b11001100101010101111000010101010))
        \mem_mux_b_13[7]  (
            .Z (_N1026),
            .I0 (_N396),
            .I1 (_N468),
            .I2 (_N432),
            .I3 (rd_addr[8]),
            .I4 (rd_addr[7]),
            .ID (_N360));

    GTP_MUX2LUT6 \mem_mux_b_14[0]  (
            .Z (_N1027),
            .I0 (_N1019),
            .I1 (_N995),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_14[1]  (
            .Z (_N1028),
            .I0 (_N1020),
            .I1 (_N996),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_14[2]  (
            .Z (_N1029),
            .I0 (_N1021),
            .I1 (_N997),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_14[3]  (
            .Z (_N1030),
            .I0 (_N1022),
            .I1 (_N998),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_14[4]  (
            .Z (_N1031),
            .I0 (_N1023),
            .I1 (_N999),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_14[5]  (
            .Z (_N1032),
            .I0 (_N1024),
            .I1 (_N1000),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_14[6]  (
            .Z (_N1033),
            .I0 (_N1025),
            .I1 (_N1001),
            .S (rd_addr[6]));

    GTP_MUX2LUT6 \mem_mux_b_14[7]  (
            .Z (_N1034),
            .I0 (_N1026),
            .I1 (_N1002),
            .S (rd_addr[6]));

    GTP_MUX2LUT7 \mem_mux_b_15[0]  (
            .Z (_N1035),
            .I0 (_N1027),
            .I1 (_N971),
            .S (rd_addr[5]));

    GTP_MUX2LUT7 \mem_mux_b_15[1]  (
            .Z (_N1036),
            .I0 (_N1028),
            .I1 (_N972),
            .S (rd_addr[5]));

    GTP_MUX2LUT7 \mem_mux_b_15[2]  (
            .Z (_N1037),
            .I0 (_N1029),
            .I1 (_N973),
            .S (rd_addr[5]));

    GTP_MUX2LUT7 \mem_mux_b_15[3]  (
            .Z (_N1038),
            .I0 (_N1030),
            .I1 (_N974),
            .S (rd_addr[5]));

    GTP_MUX2LUT7 \mem_mux_b_15[4]  (
            .Z (_N1039),
            .I0 (_N1031),
            .I1 (_N975),
            .S (rd_addr[5]));

    GTP_MUX2LUT7 \mem_mux_b_15[5]  (
            .Z (_N1040),
            .I0 (_N1032),
            .I1 (_N976),
            .S (rd_addr[5]));

    GTP_MUX2LUT7 \mem_mux_b_15[6]  (
            .Z (_N1041),
            .I0 (_N1033),
            .I1 (_N977),
            .S (rd_addr[5]));

    GTP_MUX2LUT7 \mem_mux_b_15[7]  (
            .Z (_N1042),
            .I0 (_N1034),
            .I1 (_N978),
            .S (rd_addr[5]));


endmodule


module ipm_distributed_fifo_ctr_v1_0
(
    input _N3,
    input nt_adc_reset_1,
    input nt_csi_pclk,
    input r_en,
    input wr_clk,
    output [8:0] rd_addr,
    output [8:0] wr_addr,
    output almost_full,
    output wfull
);
    wire N246;
    wire N247;
    wire N249;
    wire [31:0] N254;
    wire N256;
    wire [31:0] N260;
    wire N266;
    wire N356;
    wire _N2;
    wire _N536;
    wire _N537;
    wire _N538;
    wire _N539;
    wire _N540;
    wire _N541;
    wire _N542;
    wire _N543;
    wire _N544;
    wire _N545;
    wire _N547;
    wire _N548;
    wire _N549;
    wire _N550;
    wire _N551;
    wire _N552;
    wire _N553;
    wire _N554;
    wire _N555;
    wire _N556;
    wire _N740;
    wire _N745;
    wire _N2341;
    wire _N2352;
    wire [9:0] rbin;
    wire [9:0] rbnext;
    wire rempty;
    wire [9:0] rgnext;
    wire [9:0] rptr;
    wire [9:0] rwptr1;
    wire [9:0] rwptr2;
    wire [8:0] \u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N246.co ;
    wire [10:0] \u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N249.co ;
    wire [12:0] \u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co ;
    wire [11:0] \u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co ;
    wire [10:0] \u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N266.co ;
    wire [9:0] wbin;
    wire [9:0] wbnext;
    wire [9:0] wgnext;
    wire [9:0] wptr;
    wire [9:0] wrptr1;
    wire [9:0] wrptr2;
    wire wrptr2_2ndmsb;
    wire [9:0] wrptr2_b;

    GTP_DFF_C /* \ASYN_CTRL.asyn_almost_full  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.asyn_almost_full  (
            .Q (almost_full),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (N356));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:184

    GTP_DFF_P /* \ASYN_CTRL.asyn_rempty  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \ASYN_CTRL.asyn_rempty  (
            .Q (rempty),
            .CLK (nt_csi_pclk),
            .D (N266),
            .P (nt_adc_reset_1));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:194

    GTP_DFF_C /* \ASYN_CTRL.asyn_wfull  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.asyn_wfull  (
            .Q (wfull),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (N247));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:174

    GTP_DFF_C /* \ASYN_CTRL.raddr_msb  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.raddr_msb  (
            .Q (rd_addr[8]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rbnext[8]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[0]  (
            .Q (rd_addr[0]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rgnext[0]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[1]  (
            .Q (rd_addr[1]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rgnext[1]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[2]  (
            .Q (rd_addr[2]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rgnext[2]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[3]  (
            .Q (rd_addr[3]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rgnext[3]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[4]  (
            .Q (rd_addr[4]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rgnext[4]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[5]  (
            .Q (rd_addr[5]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rgnext[5]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[6]  (
            .Q (rd_addr[6]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rgnext[6]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[7]  (
            .Q (rd_addr[7]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rgnext[7]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[8]  (
            .Q (rptr[8]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rgnext[8]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rptr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rptr[9]  (
            .Q (rptr[9]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rbnext[9]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[0]  (
            .Q (rwptr1[0]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wr_addr[0]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[1]  (
            .Q (rwptr1[1]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wr_addr[1]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[2]  (
            .Q (rwptr1[2]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wr_addr[2]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[3]  (
            .Q (rwptr1[3]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wr_addr[3]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[4]  (
            .Q (rwptr1[4]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wr_addr[4]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[5]  (
            .Q (rwptr1[5]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wr_addr[5]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[6]  (
            .Q (rwptr1[6]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wr_addr[6]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[7]  (
            .Q (rwptr1[7]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wr_addr[7]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[8]  (
            .Q (rwptr1[8]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wptr[8]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.rwptr1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.rwptr1[9]  (
            .Q (rwptr1[9]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (wptr[9]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \ASYN_CTRL.waddr_msb  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.waddr_msb  (
            .Q (wr_addr[8]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wbnext[8]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[0]  (
            .Q (wr_addr[0]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wgnext[0]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[1]  (
            .Q (wr_addr[1]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wgnext[1]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[2]  (
            .Q (wr_addr[2]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wgnext[2]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[3]  (
            .Q (wr_addr[3]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wgnext[3]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[4]  (
            .Q (wr_addr[4]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wgnext[4]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[5]  (
            .Q (wr_addr[5]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wgnext[5]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[6]  (
            .Q (wr_addr[6]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wgnext[6]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[7]  (
            .Q (wr_addr[7]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wgnext[7]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[8]  (
            .Q (wptr[8]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wgnext[8]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wptr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wptr[9]  (
            .Q (wptr[9]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wbnext[9]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[0]  (
            .Q (wrptr1[0]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rd_addr[0]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[1]  (
            .Q (wrptr1[1]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rd_addr[1]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[2]  (
            .Q (wrptr1[2]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rd_addr[2]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[3]  (
            .Q (wrptr1[3]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rd_addr[3]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[4]  (
            .Q (wrptr1[4]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rd_addr[4]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[5]  (
            .Q (wrptr1[5]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rd_addr[5]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[6]  (
            .Q (wrptr1[6]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rd_addr[6]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[7]  (
            .Q (wrptr1[7]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rd_addr[7]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[8]  (
            .Q (wrptr1[8]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rptr[8]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \ASYN_CTRL.wrptr1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ASYN_CTRL.wrptr1[9]  (
            .Q (wrptr1[9]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (rptr[9]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_LUT2 /* N2_1 */ #(
            .INIT(4'b0110))
        N2_1 (
            .Z (wbin[8]),
            .I0 (wptr[8]),
            .I1 (wptr[9]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N2_2 */ #(
            .INIT(8'b10010110))
        N2_2 (
            .Z (wbin[7]),
            .I0 (wptr[9]),
            .I1 (wptr[8]),
            .I2 (wr_addr[7]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N2_3 */ #(
            .INIT(8'b10010110))
        N2_3 (
            .Z (wbin[3]),
            .I0 (wr_addr[4]),
            .I1 (wr_addr[3]),
            .I2 (wbin[5]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N2_4 */ #(
            .INIT(16'b0110100110010110))
        N2_4 (
            .Z (wbin[2]),
            .I0 (wr_addr[4]),
            .I1 (wr_addr[3]),
            .I2 (wr_addr[2]),
            .I3 (wbin[5]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N2_5 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N2_5 (
            .Z (wbin[1]),
            .I0 (wr_addr[4]),
            .I1 (wr_addr[3]),
            .I2 (wr_addr[2]),
            .I3 (wr_addr[1]),
            .I4 (wbin[5]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT4 /* N12_1 */ #(
            .INIT(16'b0110100110010110))
        N12_1 (
            .Z (wbin[6]),
            .I0 (wr_addr[6]),
            .I1 (wptr[9]),
            .I2 (wptr[8]),
            .I3 (wr_addr[7]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N12_2 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N12_2 (
            .Z (wbin[5]),
            .I0 (wr_addr[6]),
            .I1 (wr_addr[5]),
            .I2 (wptr[9]),
            .I3 (wptr[8]),
            .I4 (wr_addr[7]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT2 /* N17_1 */ #(
            .INIT(4'b0110))
        N17_1 (
            .Z (wbin[4]),
            .I0 (wr_addr[4]),
            .I1 (wbin[5]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT5CARRY /* N53_3_0 */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_0 (
            .COUT (_N536),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* N53_3_1 */ #(
            .INIT(32'b01101001100101101100001100111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_1 (
            .COUT (_N537),
            .Z (wbnext[0]),
            .CIN (_N536),
            .I0 (),
            .I1 (wr_addr[0]),
            .I2 (_N3),
            .I3 (wbin[1]),
            .I4 (_N3),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N53_3_2 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_2 (
            .COUT (_N538),
            .Z (wbnext[1]),
            .CIN (_N537),
            .I0 (),
            .I1 (wr_addr[1]),
            .I2 (),
            .I3 (wbin[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N53_3_3 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_3 (
            .COUT (_N539),
            .Z (wbnext[2]),
            .CIN (_N538),
            .I0 (),
            .I1 (wr_addr[2]),
            .I2 (),
            .I3 (wbin[3]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N53_3_4 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_4 (
            .COUT (_N540),
            .Z (wbnext[3]),
            .CIN (_N539),
            .I0 (),
            .I1 (wr_addr[3]),
            .I2 (),
            .I3 (wbin[4]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N53_3_5 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_5 (
            .COUT (_N541),
            .Z (wbnext[4]),
            .CIN (_N540),
            .I0 (),
            .I1 (wr_addr[4]),
            .I2 (),
            .I3 (wbin[5]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N53_3_6 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_6 (
            .COUT (_N542),
            .Z (wbnext[5]),
            .CIN (_N541),
            .I0 (),
            .I1 (wr_addr[5]),
            .I2 (),
            .I3 (wbin[6]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N53_3_7 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_7 (
            .COUT (_N543),
            .Z (wbnext[6]),
            .CIN (_N542),
            .I0 (),
            .I1 (wr_addr[6]),
            .I2 (),
            .I3 (wbin[7]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N53_3_8 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_8 (
            .COUT (_N544),
            .Z (wbnext[7]),
            .CIN (_N543),
            .I0 (),
            .I1 (wr_addr[7]),
            .I2 (),
            .I3 (wbin[8]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N53_3_9 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_9 (
            .COUT (_N545),
            .Z (wbnext[8]),
            .CIN (_N544),
            .I0 (),
            .I1 (wptr[8]),
            .I2 (),
            .I3 (wptr[9]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N53_3_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N53_3_10 (
            .COUT (),
            .Z (wbnext[9]),
            .CIN (_N545),
            .I0 (),
            .I1 (wptr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;

    GTP_LUT2 /* N57_0 */ #(
            .INIT(4'b0110))
        N57_0 (
            .Z (wgnext[0]),
            .I0 (wbnext[0]),
            .I1 (wbnext[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N57_1 */ #(
            .INIT(4'b0110))
        N57_1 (
            .Z (wgnext[1]),
            .I0 (wbnext[1]),
            .I1 (wbnext[2]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N57_2 */ #(
            .INIT(4'b0110))
        N57_2 (
            .Z (wgnext[2]),
            .I0 (wbnext[2]),
            .I1 (wbnext[3]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N57_3 */ #(
            .INIT(4'b0110))
        N57_3 (
            .Z (wgnext[3]),
            .I0 (wbnext[3]),
            .I1 (wbnext[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N57_4 */ #(
            .INIT(4'b0110))
        N57_4 (
            .Z (wgnext[4]),
            .I0 (wbnext[4]),
            .I1 (wbnext[5]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N57_5 */ #(
            .INIT(4'b0110))
        N57_5 (
            .Z (wgnext[5]),
            .I0 (wbnext[5]),
            .I1 (wbnext[6]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N57_6 */ #(
            .INIT(4'b0110))
        N57_6 (
            .Z (wgnext[6]),
            .I0 (wbnext[6]),
            .I1 (wbnext[7]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N57_7 */ #(
            .INIT(4'b0110))
        N57_7 (
            .Z (wgnext[7]),
            .I0 (wbnext[7]),
            .I1 (wbnext[8]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N57_8 */ #(
            .INIT(4'b0110))
        N57_8 (
            .Z (wgnext[8]),
            .I0 (wbnext[8]),
            .I1 (wbnext[9]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT4 /* N72 */ #(
            .INIT(16'b0110100110010110))
        N72 (
            .Z (wrptr2_b[0]),
            .I0 (wrptr2[2]),
            .I1 (wrptr2[1]),
            .I2 (wrptr2[0]),
            .I3 (wrptr2_b[3]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N72_1 */ #(
            .INIT(4'b0110))
        N72_1 (
            .Z (wrptr2_2ndmsb),
            .I0 (wrptr2[8]),
            .I1 (wrptr2[9]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N72_2 */ #(
            .INIT(8'b10010110))
        N72_2 (
            .Z (wrptr2_b[7]),
            .I0 (wrptr2[7]),
            .I1 (wrptr2[8]),
            .I2 (wrptr2[9]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N72_3 */ #(
            .INIT(16'b0110100110010110))
        N72_3 (
            .Z (wrptr2_b[6]),
            .I0 (wrptr2[7]),
            .I1 (wrptr2[6]),
            .I2 (wrptr2[8]),
            .I3 (wrptr2[9]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N72_4 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N72_4 (
            .Z (wrptr2_b[5]),
            .I0 (wrptr2[7]),
            .I1 (wrptr2[6]),
            .I2 (wrptr2[5]),
            .I3 (wrptr2[8]),
            .I4 (wrptr2[9]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* N72_5 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N72_5 (
            .Z (wrptr2_b[3]),
            .I0 (wrptr2[6]),
            .I1 (wrptr2[5]),
            .I2 (wrptr2[4]),
            .I3 (wrptr2[3]),
            .I4 (wrptr2_b[7]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT4 /* N72_6 */ #(
            .INIT(16'b0110100110010110))
        N72_6 (
            .Z (wrptr2_b[2]),
            .I0 (wrptr2[4]),
            .I1 (wrptr2[3]),
            .I2 (wrptr2[2]),
            .I3 (wrptr2_b[5]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N72_7 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N72_7 (
            .Z (wrptr2_b[1]),
            .I0 (wrptr2[4]),
            .I1 (wrptr2[3]),
            .I2 (wrptr2[2]),
            .I3 (wrptr2[1]),
            .I4 (wrptr2_b[5]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT4 /* N77_1 */ #(
            .INIT(16'b0110100110010110))
        N77_1 (
            .Z (wrptr2_b[4]),
            .I0 (wrptr2[6]),
            .I1 (wrptr2[5]),
            .I2 (wrptr2[4]),
            .I3 (wrptr2_b[7]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N124_1 */ #(
            .INIT(4'b0110))
        N124_1 (
            .Z (rbin[8]),
            .I0 (rptr[8]),
            .I1 (rptr[9]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N124_2 */ #(
            .INIT(8'b10010110))
        N124_2 (
            .Z (rbin[7]),
            .I0 (rptr[9]),
            .I1 (rptr[8]),
            .I2 (rd_addr[7]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N124_3 */ #(
            .INIT(16'b0110100110010110))
        N124_3 (
            .Z (rbin[6]),
            .I0 (rd_addr[6]),
            .I1 (rptr[9]),
            .I2 (rptr[8]),
            .I3 (rd_addr[7]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N124_4 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N124_4 (
            .Z (rbin[5]),
            .I0 (rd_addr[6]),
            .I1 (rd_addr[5]),
            .I2 (rptr[9]),
            .I3 (rptr[8]),
            .I4 (rd_addr[7]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT2 /* N124_5 */ #(
            .INIT(4'b0110))
        N124_5 (
            .Z (rbin[4]),
            .I0 (rd_addr[4]),
            .I1 (rbin[5]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N124_6 */ #(
            .INIT(8'b10010110))
        N124_6 (
            .Z (rbin[3]),
            .I0 (rd_addr[4]),
            .I1 (rd_addr[3]),
            .I2 (rbin[5]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N124_7 */ #(
            .INIT(16'b0110100110010110))
        N124_7 (
            .Z (rbin[2]),
            .I0 (rd_addr[4]),
            .I1 (rd_addr[3]),
            .I2 (rd_addr[2]),
            .I3 (rbin[5]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N124_8 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N124_8 (
            .Z (rbin[1]),
            .I0 (rd_addr[4]),
            .I1 (rd_addr[3]),
            .I2 (rd_addr[2]),
            .I3 (rd_addr[1]),
            .I4 (rbin[5]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT2 /* N175_1 */ #(
            .INIT(4'b0100))
        N175_1 (
            .Z (_N2),
            .I0 (rempty),
            .I1 (r_en));
	// LUT = ~I0&I1 ;

    GTP_LUT5CARRY /* N175_3_0 */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_0 (
            .COUT (_N547),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* N175_3_1 */ #(
            .INIT(32'b01101001100101101100001100111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_1 (
            .COUT (_N548),
            .Z (rbnext[0]),
            .CIN (_N547),
            .I0 (),
            .I1 (rd_addr[0]),
            .I2 (_N2),
            .I3 (rbin[1]),
            .I4 (_N2),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N175_3_2 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_2 (
            .COUT (_N549),
            .Z (rbnext[1]),
            .CIN (_N548),
            .I0 (),
            .I1 (rd_addr[1]),
            .I2 (),
            .I3 (rbin[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N175_3_3 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_3 (
            .COUT (_N550),
            .Z (rbnext[2]),
            .CIN (_N549),
            .I0 (),
            .I1 (rd_addr[2]),
            .I2 (),
            .I3 (rbin[3]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N175_3_4 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_4 (
            .COUT (_N551),
            .Z (rbnext[3]),
            .CIN (_N550),
            .I0 (),
            .I1 (rd_addr[3]),
            .I2 (),
            .I3 (rbin[4]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N175_3_5 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_5 (
            .COUT (_N552),
            .Z (rbnext[4]),
            .CIN (_N551),
            .I0 (),
            .I1 (rd_addr[4]),
            .I2 (),
            .I3 (rbin[5]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N175_3_6 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_6 (
            .COUT (_N553),
            .Z (rbnext[5]),
            .CIN (_N552),
            .I0 (),
            .I1 (rd_addr[5]),
            .I2 (),
            .I3 (rbin[6]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N175_3_7 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_7 (
            .COUT (_N554),
            .Z (rbnext[6]),
            .CIN (_N553),
            .I0 (),
            .I1 (rd_addr[6]),
            .I2 (),
            .I3 (rbin[7]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N175_3_8 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_8 (
            .COUT (_N555),
            .Z (rbnext[7]),
            .CIN (_N554),
            .I0 (),
            .I1 (rd_addr[7]),
            .I2 (),
            .I3 (rbin[8]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N175_3_9 */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_9 (
            .COUT (_N556),
            .Z (rbnext[8]),
            .CIN (_N555),
            .I0 (),
            .I1 (rptr[8]),
            .I2 (),
            .I3 (rptr[9]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N175_3_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N175_3_10 (
            .COUT (),
            .Z (rbnext[9]),
            .CIN (_N556),
            .I0 (),
            .I1 (rptr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;

    GTP_LUT2 /* N179_0 */ #(
            .INIT(4'b0110))
        N179_0 (
            .Z (rgnext[0]),
            .I0 (rbnext[0]),
            .I1 (rbnext[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N179_1 */ #(
            .INIT(4'b0110))
        N179_1 (
            .Z (rgnext[1]),
            .I0 (rbnext[1]),
            .I1 (rbnext[2]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N179_2 */ #(
            .INIT(4'b0110))
        N179_2 (
            .Z (rgnext[2]),
            .I0 (rbnext[2]),
            .I1 (rbnext[3]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N179_3 */ #(
            .INIT(4'b0110))
        N179_3 (
            .Z (rgnext[3]),
            .I0 (rbnext[3]),
            .I1 (rbnext[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N179_4 */ #(
            .INIT(4'b0110))
        N179_4 (
            .Z (rgnext[4]),
            .I0 (rbnext[4]),
            .I1 (rbnext[5]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N179_5 */ #(
            .INIT(4'b0110))
        N179_5 (
            .Z (rgnext[5]),
            .I0 (rbnext[5]),
            .I1 (rbnext[6]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N179_6 */ #(
            .INIT(4'b0110))
        N179_6 (
            .Z (rgnext[6]),
            .I0 (rbnext[6]),
            .I1 (rbnext[7]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N179_7 */ #(
            .INIT(4'b0110))
        N179_7 (
            .Z (rgnext[7]),
            .I0 (rbnext[7]),
            .I1 (rbnext[8]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N179_8 */ #(
            .INIT(4'b0110))
        N179_8 (
            .Z (rgnext[8]),
            .I0 (rbnext[8]),
            .I1 (rbnext[9]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT5CARRY /* \N246.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N246.eq_0  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N246.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wrptr2[0]),
            .I1 (wgnext[0]),
            .I2 (wrptr2[1]),
            .I3 (wgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5CARRY /* \N246.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N246.eq_1  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N246.co [2] ),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N246.co [0] ),
            .I0 (wrptr2[2]),
            .I1 (wgnext[2]),
            .I2 (wrptr2[3]),
            .I3 (wgnext[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5CARRY /* \N246.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N246.eq_2  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N246.co [4] ),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N246.co [2] ),
            .I0 (wrptr2[4]),
            .I1 (wgnext[4]),
            .I2 (wrptr2[5]),
            .I3 (wgnext[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5CARRY /* \N246.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N246.eq_3  (
            .COUT (N246),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N246.co [4] ),
            .I0 (wrptr2[6]),
            .I1 (wgnext[6]),
            .I2 (wrptr2[7]),
            .I3 (wgnext[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5 /* N247_3 */ #(
            .INIT(32'b00011000010000100000000000000000))
        N247_3 (
            .Z (N247),
            .I0 (wbnext[9]),
            .I1 (wbnext[8]),
            .I2 (wrptr2[9]),
            .I3 (wrptr2[8]),
            .I4 (N246));
	// LUT = (I0&~I1&~I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4) ;

    GTP_LUT5CARRY /* \N249.lt_0  */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N249.lt_0  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N249.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wrptr2_b[0]),
            .I1 (wbnext[0]),
            .I2 (wrptr2_b[1]),
            .I3 (wbnext[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:188

    GTP_LUT5CARRY /* \N249.lt_1  */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N249.lt_1  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N249.co [2] ),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N249.co [0] ),
            .I0 (wrptr2_b[2]),
            .I1 (wbnext[2]),
            .I2 (wrptr2_b[3]),
            .I3 (wbnext[3]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:188

    GTP_LUT5CARRY /* \N249.lt_2  */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N249.lt_2  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N249.co [4] ),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N249.co [2] ),
            .I0 (wrptr2_b[4]),
            .I1 (wbnext[4]),
            .I2 (wrptr2_b[5]),
            .I3 (wbnext[5]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:188

    GTP_LUT5CARRY /* \N249.lt_3  */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N249.lt_3  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N249.co [6] ),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N249.co [4] ),
            .I0 (wrptr2_b[6]),
            .I1 (wbnext[6]),
            .I2 (wrptr2_b[7]),
            .I3 (wbnext[7]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:188

    GTP_LUT5CARRY /* \N249.lt_4  */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N249.lt_4  (
            .COUT (N249),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N249.co [6] ),
            .I0 (wrptr2_2ndmsb),
            .I1 (wbnext[8]),
            .I2 (wrptr2[9]),
            .I3 (wbnext[9]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:188

    GTP_LUT5CARRY /* \N254.fsub_0  */ #(
            .INIT(32'b11111111111111110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_0  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [0] ),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_1  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_1  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [1] ),
            .Z (N254[0]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [0] ),
            .I0 (),
            .I1 (wrptr2[0]),
            .I2 (wbnext[0]),
            .I3 (wrptr2_b[1]),
            .I4 (wbnext[0]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_2  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_2  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [2] ),
            .Z (N254[1]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [1] ),
            .I0 (),
            .I1 (wrptr2[1]),
            .I2 (wbnext[1]),
            .I3 (wrptr2_b[2]),
            .I4 (wbnext[1]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_3  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_3  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [3] ),
            .Z (N254[2]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [2] ),
            .I0 (),
            .I1 (wrptr2[2]),
            .I2 (wbnext[2]),
            .I3 (wrptr2_b[3]),
            .I4 (wbnext[2]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_4  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_4  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [4] ),
            .Z (N254[3]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [3] ),
            .I0 (),
            .I1 (wrptr2[3]),
            .I2 (wbnext[3]),
            .I3 (wrptr2_b[4]),
            .I4 (wbnext[3]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_5  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_5  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [5] ),
            .Z (N254[4]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [4] ),
            .I0 (),
            .I1 (wrptr2[4]),
            .I2 (wbnext[4]),
            .I3 (wrptr2_b[5]),
            .I4 (wbnext[4]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_6  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_6  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [6] ),
            .Z (N254[5]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [5] ),
            .I0 (),
            .I1 (wrptr2[5]),
            .I2 (wbnext[5]),
            .I3 (wrptr2_b[6]),
            .I4 (wbnext[5]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_7  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_7  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [7] ),
            .Z (N254[6]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [6] ),
            .I0 (),
            .I1 (wrptr2[6]),
            .I2 (wbnext[6]),
            .I3 (wrptr2_b[7]),
            .I4 (wbnext[6]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_8  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_8  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [8] ),
            .Z (N254[7]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [7] ),
            .I0 (),
            .I1 (wrptr2_2ndmsb),
            .I2 (wbnext[7]),
            .I3 (wrptr2[7]),
            .I4 (wbnext[7]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_9  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_9  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [9] ),
            .Z (N254[8]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [8] ),
            .I0 (),
            .I1 (wrptr2[8]),
            .I2 (wbnext[8]),
            .I3 (wrptr2[9]),
            .I4 (wbnext[8]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_10  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_10  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [10] ),
            .Z (N254[9]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [9] ),
            .I0 (),
            .I1 (wrptr2[9]),
            .I2 (wbnext[9]),
            .I3 (),
            .I4 (wbnext[9]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2) | (I0 & I1 & ~I2) | (I0 & ~I1 & I2) | (~I0 & I1 & I2) ;
	// CARRY = (~I1 & ~I2) | (I1 & I2) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_11  */ #(
            .INIT(32'b10101010101010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_11  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [11] ),
            .Z (N254[10]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [10] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0) ;
	// CARRY = I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5CARRY /* \N254.fsub_12  */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N254.fsub_12  (
            .COUT (),
            .Z (N254[11]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N254.co [11] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = () ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:189

    GTP_LUT5 /* N256_mux8_8 */ #(
            .INIT(32'b01111111111111111111111111111111))
        N256_mux8_8 (
            .Z (_N2352),
            .I0 (N254[7]),
            .I1 (N254[6]),
            .I2 (N254[1]),
            .I3 (N254[0]),
            .I4 (N254[8]));
	// LUT = (~I4)|(~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N256_mux8_9 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N256_mux8_9 (
            .Z (_N745),
            .I0 (N254[5]),
            .I1 (N254[4]),
            .I2 (N254[3]),
            .I3 (N254[2]),
            .I4 (_N2352));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT4 /* N256_mux11_4 */ #(
            .INIT(16'b0000000100000000))
        N256_mux11_4 (
            .Z (N256),
            .I0 (N254[11]),
            .I1 (N254[10]),
            .I2 (N254[9]),
            .I3 (_N745));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5CARRY /* \N260.fsub_0  */ #(
            .INIT(32'b11111111111111110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_0  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [0] ),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_1  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_1  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [1] ),
            .Z (N260[0]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [0] ),
            .I0 (),
            .I1 (wrptr2[0]),
            .I2 (wbnext[0]),
            .I3 (wrptr2_b[1]),
            .I4 (wbnext[0]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_2  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_2  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [2] ),
            .Z (N260[1]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [1] ),
            .I0 (),
            .I1 (wrptr2[1]),
            .I2 (wbnext[1]),
            .I3 (wrptr2_b[2]),
            .I4 (wbnext[1]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_3  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_3  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [3] ),
            .Z (N260[2]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [2] ),
            .I0 (),
            .I1 (wrptr2[2]),
            .I2 (wbnext[2]),
            .I3 (wrptr2_b[3]),
            .I4 (wbnext[2]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_4  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_4  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [4] ),
            .Z (N260[3]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [3] ),
            .I0 (),
            .I1 (wrptr2[3]),
            .I2 (wbnext[3]),
            .I3 (wrptr2_b[4]),
            .I4 (wbnext[3]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_5  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_5  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [5] ),
            .Z (N260[4]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [4] ),
            .I0 (),
            .I1 (wrptr2[4]),
            .I2 (wbnext[4]),
            .I3 (wrptr2_b[5]),
            .I4 (wbnext[4]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_6  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_6  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [6] ),
            .Z (N260[5]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [5] ),
            .I0 (),
            .I1 (wrptr2[5]),
            .I2 (wbnext[5]),
            .I3 (wrptr2_b[6]),
            .I4 (wbnext[5]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_7  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_7  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [7] ),
            .Z (N260[6]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [6] ),
            .I0 (),
            .I1 (wrptr2[6]),
            .I2 (wbnext[6]),
            .I3 (wrptr2_b[7]),
            .I4 (wbnext[6]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_8  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_8  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [8] ),
            .Z (N260[7]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [7] ),
            .I0 (),
            .I1 (wrptr2_2ndmsb),
            .I2 (wbnext[7]),
            .I3 (wrptr2[7]),
            .I4 (wbnext[7]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_9  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_9  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [9] ),
            .Z (N260[8]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [8] ),
            .I0 (),
            .I1 (wrptr2[8]),
            .I2 (wbnext[8]),
            .I3 (wrptr2[9]),
            .I4 (wbnext[8]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_10  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_10  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [10] ),
            .Z (N260[9]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [9] ),
            .I0 (),
            .I1 (wrptr2[9]),
            .I2 (wbnext[9]),
            .I3 (),
            .I4 (wbnext[9]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2) | (I0 & I1 & ~I2) | (I0 & ~I1 & I2) | (~I0 & I1 & I2) ;
	// CARRY = (~I1 & ~I2) | (I1 & I2) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5CARRY /* \N260.fsub_11  */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N260.fsub_11  (
            .COUT (),
            .Z (N260[10]),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N260.co [10] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = () ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:191

    GTP_LUT5 /* N262_mux8_8 */ #(
            .INIT(32'b01111111111111111111111111111111))
        N262_mux8_8 (
            .Z (_N2341),
            .I0 (N260[7]),
            .I1 (N260[6]),
            .I2 (N260[1]),
            .I3 (N260[0]),
            .I4 (N260[8]));
	// LUT = (~I4)|(~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N262_mux8_9 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N262_mux8_9 (
            .Z (_N740),
            .I0 (N260[5]),
            .I1 (N260[4]),
            .I2 (N260[3]),
            .I3 (N260[2]),
            .I4 (_N2341));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT5CARRY /* \N266.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N266.eq_0  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N266.co [0] ),
            .Z (),
            .CIN (),
            .I0 (rwptr2[0]),
            .I1 (rgnext[0]),
            .I2 (rwptr2[1]),
            .I3 (rgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N266.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N266.eq_1  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N266.co [2] ),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N266.co [0] ),
            .I0 (rwptr2[2]),
            .I1 (rgnext[2]),
            .I2 (rwptr2[3]),
            .I3 (rgnext[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N266.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N266.eq_2  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N266.co [4] ),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N266.co [2] ),
            .I0 (rwptr2[4]),
            .I1 (rgnext[4]),
            .I2 (rwptr2[5]),
            .I3 (rgnext[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N266.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N266.eq_3  (
            .COUT (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N266.co [6] ),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N266.co [4] ),
            .I0 (rwptr2[6]),
            .I1 (rgnext[6]),
            .I2 (rwptr2[7]),
            .I3 (rgnext[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N266.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N266.eq_4  (
            .COUT (N266),
            .Z (),
            .CIN (\u_parallel_csi_tx/u_ip_fifo/u_ipm_distributed_fifo_ip_fifo/u_ipm_distributed_fifo_ctr/N266.co [6] ),
            .I0 (rwptr2[8]),
            .I1 (rgnext[8]),
            .I2 (rwptr2[9]),
            .I3 (rbnext[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5 /* N356_0 */ #(
            .INIT(32'b00000000111111011111111111111101))
        N356_0 (
            .Z (N356),
            .I0 (_N740),
            .I1 (N260[10]),
            .I2 (N260[9]),
            .I3 (N249),
            .I4 (N256));
	// LUT = (I3&~I4)|(~I0&~I3)|(I1&~I3)|(I2&~I3) ;

    GTP_DFF_C /* \rwptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[0]  (
            .Q (rwptr2[0]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[0]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[1]  (
            .Q (rwptr2[1]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[1]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[2]  (
            .Q (rwptr2[2]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[2]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[3]  (
            .Q (rwptr2[3]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[3]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[4]  (
            .Q (rwptr2[4]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[4]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[5]  (
            .Q (rwptr2[5]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[5]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[6]  (
            .Q (rwptr2[6]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[6]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[7]  (
            .Q (rwptr2[7]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[7]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[8]  (
            .Q (rwptr2[8]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[8]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[9]  (
            .Q (rwptr2[9]),
            .C (nt_adc_reset_1),
            .CLK (nt_csi_pclk),
            .D (rwptr1[9]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \wrptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[0]  (
            .Q (wrptr2[0]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[0]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[1]  (
            .Q (wrptr2[1]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[1]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[2]  (
            .Q (wrptr2[2]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[2]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[3]  (
            .Q (wrptr2[3]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[3]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[4]  (
            .Q (wrptr2[4]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[4]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[5]  (
            .Q (wrptr2[5]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[5]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[6]  (
            .Q (wrptr2[6]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[6]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[7]  (
            .Q (wrptr2[7]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[7]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[8]  (
            .Q (wrptr2[8]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[8]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[9]  (
            .Q (wrptr2[9]),
            .C (nt_adc_reset_1),
            .CLK (wr_clk),
            .D (wrptr1[9]));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_ctr_v1_0.v:112


endmodule


module ipm_distributed_fifo_v1_2_ip_fifo
(
    input [7:0] wr_data,
    input nt_adc_reset_1,
    input nt_csi_pclk,
    input rd_en,
    input wr_clk,
    input wr_en,
    output [7:0] rd_data,
    output almost_full
);
    wire full;
    wire [8:0] rd_addr;
    wire [8:0] wr_addr;
    wire wr_en_real;

    GTP_LUT2 /* N1 */ #(
            .INIT(4'b0100))
        N1 (
            .Z (wr_en_real),
            .I0 (full),
            .I1 (wr_en));
	// LUT = ~I0&I1 ;
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_v1_2_ip_fifo.v:55

(* PAP_RAM_STYLE="select_ram" *)    ipm_distributed_sdpram_v1_2_ip_fifo ipm_distributed_sdpram_ip_fifo (
            .rd_data (rd_data),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data (wr_data),
            .nt_adc_reset_1 (nt_adc_reset_1),
            .nt_csi_pclk (nt_csi_pclk),
            .wr_clk (wr_clk),
            .wr_en (wr_en_real));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_v1_2_ip_fifo.v:64

    ipm_distributed_fifo_ctr_v1_0 u_ipm_distributed_fifo_ctr (
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .almost_full (almost_full),
            .wfull (full),
            ._N3 (wr_en_real),
            .nt_adc_reset_1 (nt_adc_reset_1),
            .nt_csi_pclk (nt_csi_pclk),
            .r_en (rd_en),
            .wr_clk (wr_clk));
	// ../ipcore/ip_fifo/rtl/ipm_distributed_fifo_v1_2_ip_fifo.v:84


endmodule


module ip_fifo
(
    input [7:0] wr_data,
    input nt_adc_reset_1,
    input nt_csi_pclk,
    input rd_en,
    input wr_clk,
    input wr_en,
    output [7:0] rd_data,
    output almost_full
);

    ipm_distributed_fifo_v1_2_ip_fifo u_ipm_distributed_fifo_ip_fifo (
            .rd_data (rd_data),
            .wr_data (wr_data),
            .almost_full (almost_full),
            .nt_adc_reset_1 (nt_adc_reset_1),
            .nt_csi_pclk (nt_csi_pclk),
            .rd_en (rd_en),
            .wr_clk (wr_clk),
            .wr_en (wr_en));
	// ../ipcore/ip_fifo/ip_fifo.v:89


endmodule


module parallel_csi_tx
(
    input [7:0] fifo_data_in,
    input fifo_wr_clk,
    input fifo_wr_en,
    input nt_adc_reset_1,
    input nt_csi_pclk,
    output [7:0] csi_data,
    output csi_hsync,
    output csi_vsync
);
    wire N9;
    wire N69;
    wire N85;
    wire N87;
    wire N88;
    wire N91;
    wire N93;
    wire [15:0] N94;
    wire N97;
    wire [15:0] N98;
    wire N99;
    wire [15:0] N100;
    wire _N0;
    wire _N497;
    wire _N498;
    wire _N499;
    wire _N500;
    wire _N501;
    wire _N502;
    wire _N503;
    wire _N504;
    wire _N505;
    wire _N506;
    wire _N507;
    wire _N508;
    wire _N509;
    wire _N510;
    wire _N511;
    wire _N514;
    wire _N515;
    wire _N516;
    wire _N517;
    wire _N518;
    wire _N519;
    wire _N520;
    wire _N521;
    wire _N522;
    wire _N523;
    wire _N524;
    wire _N525;
    wire _N526;
    wire _N527;
    wire _N528;
    wire _N2321;
    wire _N2322;
    wire _N2329;
    wire _N2330;
    wire _N2331;
    wire _N2332;
    wire _N2333;
    wire _N2334;
    wire _N2400;
    wire _N2401;
    wire fifo_almost_full;
    wire [7:0] fifo_data_out;
    wire fifo_rd_en;
    wire [15:0] hs_cnt;
    wire [15:0] line_data_cnt;
    wire [15:0] vblank_cnt;

    GTP_LUT3 /* N9_mux2 */ #(
            .INIT(8'b00110111))
        N9_mux2 (
            .Z (N9),
            .I0 (vblank_cnt[1]),
            .I1 (vblank_cnt[3]),
            .I2 (vblank_cnt[2]));
	// LUT = (~I1)|(~I0&~I2) ;

    GTP_LUT5CARRY /* N24_1 */ #(
            .INIT(32'b00110001001100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_1 (
            .COUT (_N497),
            .Z (N94[0]),
            .CIN (),
            .I0 (N85),
            .I1 (hs_cnt[0]),
            .I2 (N9),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I1 & I2) | (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_2 */ #(
            .INIT(32'b00110001110001001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_2 (
            .COUT (_N498),
            .Z (N94[1]),
            .CIN (_N497),
            .I0 (N85),
            .I1 (hs_cnt[0]),
            .I2 (N9),
            .I3 (hs_cnt[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I1 & I2 & ~I3) | (~I0 & I1 & ~I3) | (~I1 & I2 & I3) | (~I0 & ~I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_3 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_3 (
            .COUT (_N499),
            .Z (N94[2]),
            .CIN (_N498),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[2]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_4 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_4 (
            .COUT (_N500),
            .Z (N94[3]),
            .CIN (_N499),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[3]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_5 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_5 (
            .COUT (_N501),
            .Z (N94[4]),
            .CIN (_N500),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[4]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_6 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_6 (
            .COUT (_N502),
            .Z (N94[5]),
            .CIN (_N501),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[5]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_7 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_7 (
            .COUT (_N503),
            .Z (N94[6]),
            .CIN (_N502),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[6]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_8 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_8 (
            .COUT (_N504),
            .Z (N94[7]),
            .CIN (_N503),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[7]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_9 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_9 (
            .COUT (_N505),
            .Z (N94[8]),
            .CIN (_N504),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[8]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_10 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_10 (
            .COUT (_N506),
            .Z (N94[9]),
            .CIN (_N505),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[9]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_11 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_11 (
            .COUT (_N507),
            .Z (N94[10]),
            .CIN (_N506),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[10]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_12 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_12 (
            .COUT (_N508),
            .Z (N94[11]),
            .CIN (_N507),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[11]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_13 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_13 (
            .COUT (_N509),
            .Z (N94[12]),
            .CIN (_N508),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[12]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_14 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_14 (
            .COUT (_N510),
            .Z (N94[13]),
            .CIN (_N509),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[13]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_15 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_15 (
            .COUT (_N511),
            .Z (N94[14]),
            .CIN (_N510),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[14]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N24_16 */ #(
            .INIT(32'b01011010000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N24_16 (
            .COUT (),
            .Z (N94[15]),
            .CIN (_N511),
            .I0 (),
            .I1 (N85),
            .I2 (hs_cnt[15]),
            .I3 (N9),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I2 & I3) | (~I0 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:94

    GTP_LUT5CARRY /* N26_1 */ #(
            .INIT(32'b00000001000000010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_1 (
            .COUT (_N514),
            .Z (N98[0]),
            .CIN (),
            .I0 (N69),
            .I1 (line_data_cnt[0]),
            .I2 (N91),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2) ;
	// CARRY = I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_2 */ #(
            .INIT(32'b00000001000001001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_2 (
            .COUT (_N515),
            .Z (N98[1]),
            .CIN (_N514),
            .I0 (N69),
            .I1 (line_data_cnt[0]),
            .I2 (N91),
            .I3 (line_data_cnt[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_3 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_3 (
            .COUT (_N516),
            .Z (N98[2]),
            .CIN (_N515),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[2]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_4 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_4 (
            .COUT (_N517),
            .Z (N98[3]),
            .CIN (_N516),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[3]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_5 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_5 (
            .COUT (_N518),
            .Z (N98[4]),
            .CIN (_N517),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[4]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_6 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_6 (
            .COUT (_N519),
            .Z (N98[5]),
            .CIN (_N518),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[5]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_7 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_7 (
            .COUT (_N520),
            .Z (N98[6]),
            .CIN (_N519),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[6]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_8 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_8 (
            .COUT (_N521),
            .Z (N98[7]),
            .CIN (_N520),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[7]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_9 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_9 (
            .COUT (_N522),
            .Z (N98[8]),
            .CIN (_N521),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[8]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_10 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_10 (
            .COUT (_N523),
            .Z (N98[9]),
            .CIN (_N522),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[9]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_11 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_11 (
            .COUT (_N524),
            .Z (N98[10]),
            .CIN (_N523),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[10]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_12 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_12 (
            .COUT (_N525),
            .Z (N98[11]),
            .CIN (_N524),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[11]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_13 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_13 (
            .COUT (_N526),
            .Z (N98[12]),
            .CIN (_N525),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[12]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_14 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_14 (
            .COUT (_N527),
            .Z (N98[13]),
            .CIN (_N526),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[13]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_15 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_15 (
            .COUT (_N528),
            .Z (N98[14]),
            .CIN (_N527),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[14]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5CARRY /* N26_16 */ #(
            .INIT(32'b00000000000100101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N26_16 (
            .COUT (),
            .Z (N98[15]),
            .CIN (_N528),
            .I0 (),
            .I1 (N69),
            .I2 (line_data_cnt[15]),
            .I3 (N91),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) ;
	// CARRY = (I2) ? CIN : I4 ;
	// ../hdl/parallel_csi_tx.v:96

    GTP_LUT5 /* N69_9 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N69_9 (
            .Z (_N2329),
            .I0 (line_data_cnt[13]),
            .I1 (line_data_cnt[12]),
            .I2 (line_data_cnt[11]),
            .I3 (line_data_cnt[10]),
            .I4 (line_data_cnt[9]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N69_13 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N69_13 (
            .Z (_N2330),
            .I0 (line_data_cnt[1]),
            .I1 (line_data_cnt[15]),
            .I2 (line_data_cnt[14]),
            .I3 (line_data_cnt[0]),
            .I4 (line_data_cnt[2]));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT5 /* N69_17 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N69_17 (
            .Z (_N2331),
            .I0 (line_data_cnt[6]),
            .I1 (line_data_cnt[5]),
            .I2 (line_data_cnt[4]),
            .I3 (line_data_cnt[3]),
            .I4 (line_data_cnt[7]));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N69_20 */ #(
            .INIT(16'b1000000000000000))
        N69_20 (
            .Z (N69),
            .I0 (_N2330),
            .I1 (_N2329),
            .I2 (line_data_cnt[8]),
            .I3 (_N2331));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N85_9 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N85_9 (
            .Z (_N2332),
            .I0 (hs_cnt[3]),
            .I1 (hs_cnt[2]),
            .I2 (hs_cnt[1]),
            .I3 (hs_cnt[0]),
            .I4 (hs_cnt[4]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N85_13 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N85_13 (
            .Z (_N2333),
            .I0 (hs_cnt[7]),
            .I1 (hs_cnt[6]),
            .I2 (hs_cnt[5]),
            .I3 (hs_cnt[10]),
            .I4 (hs_cnt[8]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N85_17 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N85_17 (
            .Z (_N2334),
            .I0 (hs_cnt[14]),
            .I1 (hs_cnt[13]),
            .I2 (hs_cnt[12]),
            .I3 (hs_cnt[11]),
            .I4 (hs_cnt[15]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT2 /* N85_18 */ #(
            .INIT(4'b1000))
        N85_18 (
            .Z (_N2400),
            .I0 (hs_cnt[9]),
            .I1 (_N2332));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N85_19 */ #(
            .INIT(4'b1000))
        N85_19 (
            .Z (_N2401),
            .I0 (_N2333),
            .I1 (_N2334));
	// LUT = I0&I1 ;

    GTP_LUT3 /* N85_20 */ #(
            .INIT(8'b10000000))
        N85_20 (
            .Z (N85),
            .I0 (_N2334),
            .I1 (_N2333),
            .I2 (_N2400));
	// LUT = I0&I1&I2 ;

    GTP_INV N87_vname (
            .Z (N87),
            .I (nt_csi_pclk));
    // defparam N87_vname.orig_name = N87;

    GTP_LUT3 /* N88 */ #(
            .INIT(8'b11001000))
        N88_vname (
            .Z (N88),
            .I0 (vblank_cnt[1]),
            .I1 (vblank_cnt[3]),
            .I2 (vblank_cnt[2]));
    // defparam N88_vname.orig_name = N88;
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT4 /* N91 */ #(
            .INIT(16'b0000100000000000))
        N91_vname (
            .Z (N91),
            .I0 (_N2334),
            .I1 (_N2333),
            .I2 (N9),
            .I3 (_N2400));
    // defparam N91_vname.orig_name = N91;
	// LUT = I0&I1&~I2&I3 ;
	// ../hdl/parallel_csi_tx.v:77

    GTP_LUT5 /* N97 */ #(
            .INIT(32'b00001111000010000000111100000000))
        N97_vname (
            .Z (N97),
            .I0 (_N2334),
            .I1 (_N2333),
            .I2 (N9),
            .I3 (fifo_rd_en),
            .I4 (_N2400));
    // defparam N97_vname.orig_name = N97;
	// LUT = (~I2&I3)|(I0&I1&~I2&I4) ;
	// ../hdl/parallel_csi_tx.v:66

    GTP_LUT4 /* N99 */ #(
            .INIT(16'b1111100011110000))
        N99_vname (
            .Z (N99),
            .I0 (_N2334),
            .I1 (_N2333),
            .I2 (N9),
            .I3 (_N2400));
    // defparam N99_vname.orig_name = N99;
	// LUT = (I2)|(I0&I1&I3) ;
	// ../hdl/parallel_csi_tx.v:66

    GTP_LUT4 /* \N100[0]  */ #(
            .INIT(16'b0000001100010011))
        \N100[0]  (
            .Z (N100[0]),
            .I0 (vblank_cnt[1]),
            .I1 (vblank_cnt[0]),
            .I2 (vblank_cnt[3]),
            .I3 (vblank_cnt[2]));
	// LUT = (~I1&~I2)|(~I0&~I1&~I3) ;
	// ../hdl/parallel_csi_tx.v:66

    GTP_LUT4 /* \N100[1]  */ #(
            .INIT(16'b0000011001000110))
        \N100[1]  (
            .Z (N100[1]),
            .I0 (vblank_cnt[1]),
            .I1 (vblank_cnt[0]),
            .I2 (vblank_cnt[3]),
            .I3 (vblank_cnt[2]));
	// LUT = (~I0&I1&~I3)|(I0&~I1&~I2)|(~I0&I1&~I2) ;
	// ../hdl/parallel_csi_tx.v:66

    GTP_LUT4 /* \N100[2]  */ #(
            .INIT(16'b0000011100001000))
        \N100[2]  (
            .Z (N100[2]),
            .I0 (vblank_cnt[1]),
            .I1 (vblank_cnt[0]),
            .I2 (vblank_cnt[3]),
            .I3 (vblank_cnt[2]));
	// LUT = (~I1&~I2&I3)|(~I0&~I2&I3)|(I0&I1&~I2&~I3) ;
	// ../hdl/parallel_csi_tx.v:66

    GTP_LUT4 /* \N100[3]  */ #(
            .INIT(16'b0000100001010000))
        \N100[3]  (
            .Z (N100[3]),
            .I0 (vblank_cnt[1]),
            .I1 (vblank_cnt[0]),
            .I2 (vblank_cnt[3]),
            .I3 (vblank_cnt[2]));
	// LUT = (~I0&I2&~I3)|(I0&I1&~I2&I3) ;
	// ../hdl/parallel_csi_tx.v:66

    GTP_LUT5 /* N112_1 */ #(
            .INIT(32'b00001110000010100000110000000000))
        N112_1 (
            .Z (N93),
            .I0 (_N2400),
            .I1 (N69),
            .I2 (N9),
            .I3 (fifo_rd_en),
            .I4 (_N2401));
	// LUT = (I0&~I2&I4)|(I1&~I2&I3) ;

    GTP_LUT5 /* N116 */ #(
            .INIT(32'b11110111000000001111111100000000))
        N116 (
            .Z (_N0),
            .I0 (_N2334),
            .I1 (_N2333),
            .I2 (N9),
            .I3 (fifo_rd_en),
            .I4 (_N2400));
	// LUT = (I3&~I4)|(~I1&I3)|(~I0&I3)|(I2&I3) ;
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \csi_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \csi_data[0]  (
            .Q (csi_data[0]),
            .C (nt_adc_reset_1),
            .CE (N88),
            .CLK (N87),
            .D (fifo_data_out[0]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \csi_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \csi_data[1]  (
            .Q (csi_data[1]),
            .C (nt_adc_reset_1),
            .CE (N88),
            .CLK (N87),
            .D (fifo_data_out[1]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \csi_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \csi_data[2]  (
            .Q (csi_data[2]),
            .C (nt_adc_reset_1),
            .CE (N88),
            .CLK (N87),
            .D (fifo_data_out[2]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \csi_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \csi_data[3]  (
            .Q (csi_data[3]),
            .C (nt_adc_reset_1),
            .CE (N88),
            .CLK (N87),
            .D (fifo_data_out[3]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \csi_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \csi_data[4]  (
            .Q (csi_data[4]),
            .C (nt_adc_reset_1),
            .CE (N88),
            .CLK (N87),
            .D (fifo_data_out[4]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \csi_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \csi_data[5]  (
            .Q (csi_data[5]),
            .C (nt_adc_reset_1),
            .CE (N88),
            .CLK (N87),
            .D (fifo_data_out[5]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \csi_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \csi_data[6]  (
            .Q (csi_data[6]),
            .C (nt_adc_reset_1),
            .CE (N88),
            .CLK (N87),
            .D (fifo_data_out[6]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \csi_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \csi_data[7]  (
            .Q (csi_data[7]),
            .C (nt_adc_reset_1),
            .CE (N88),
            .CLK (N87),
            .D (fifo_data_out[7]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_C /* fifo_rd_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        fifo_rd_en_vname (
            .Q (fifo_rd_en),
            .C (nt_adc_reset_1),
            .CLK (N87),
            .D (_N2322));
    // defparam fifo_rd_en_vname.orig_name = fifo_rd_en;
	// ../hdl/parallel_csi_tx.v:66

    GTP_LUT5M /* fifo_rd_en_ce_mux */ #(
            .INIT(32'b11111111000101010000000000101010))
        fifo_rd_en_ce_mux (
            .Z (_N2322),
            .I0 (N69),
            .I1 (_N2401),
            .I2 (_N2400),
            .I3 (N9),
            .I4 (fifo_rd_en),
            .ID (fifo_almost_full));

    GTP_DFF_CE /* \hs_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[0]  (
            .Q (hs_cnt[0]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[0]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[1]  (
            .Q (hs_cnt[1]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[1]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[2]  (
            .Q (hs_cnt[2]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[2]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[3]  (
            .Q (hs_cnt[3]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[3]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[4]  (
            .Q (hs_cnt[4]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[4]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[5]  (
            .Q (hs_cnt[5]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[5]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[6]  (
            .Q (hs_cnt[6]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[6]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[7]  (
            .Q (hs_cnt[7]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[7]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[8]  (
            .Q (hs_cnt[8]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[8]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[9]  (
            .Q (hs_cnt[9]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[9]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[10]  (
            .Q (hs_cnt[10]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[10]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[11]  (
            .Q (hs_cnt[11]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[11]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[12]  (
            .Q (hs_cnt[12]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[12]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[13]  (
            .Q (hs_cnt[13]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[13]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[14]  (
            .Q (hs_cnt[14]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[14]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \hs_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \hs_cnt[15]  (
            .Q (hs_cnt[15]),
            .C (nt_adc_reset_1),
            .CE (N93),
            .CLK (N87),
            .D (N94[15]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* hsync */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        hsync (
            .Q (csi_hsync),
            .C (nt_adc_reset_1),
            .CE (N88),
            .CLK (N87),
            .D (_N0));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[0]  (
            .Q (line_data_cnt[0]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[0]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[1]  (
            .Q (line_data_cnt[1]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[1]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[2]  (
            .Q (line_data_cnt[2]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[2]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[3]  (
            .Q (line_data_cnt[3]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[3]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[4]  (
            .Q (line_data_cnt[4]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[4]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[5]  (
            .Q (line_data_cnt[5]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[5]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[6]  (
            .Q (line_data_cnt[6]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[6]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[7]  (
            .Q (line_data_cnt[7]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[7]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[8]  (
            .Q (line_data_cnt[8]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[8]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[9]  (
            .Q (line_data_cnt[9]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[9]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[10]  (
            .Q (line_data_cnt[10]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[10]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[11]  (
            .Q (line_data_cnt[11]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[11]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[12]  (
            .Q (line_data_cnt[12]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[12]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[13]  (
            .Q (line_data_cnt[13]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[13]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[14]  (
            .Q (line_data_cnt[14]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[14]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \line_data_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \line_data_cnt[15]  (
            .Q (line_data_cnt[15]),
            .C (nt_adc_reset_1),
            .CE (N97),
            .CLK (N87),
            .D (N98[15]));
	// ../hdl/parallel_csi_tx.v:66

    ip_fifo u_ip_fifo (
            .rd_data (fifo_data_out),
            .wr_data (fifo_data_in),
            .almost_full (fifo_almost_full),
            .nt_adc_reset_1 (nt_adc_reset_1),
            .nt_csi_pclk (nt_csi_pclk),
            .rd_en (fifo_rd_en),
            .wr_clk (fifo_wr_clk),
            .wr_en (fifo_wr_en));
	// ../hdl/parallel_csi_tx.v:50

    GTP_DFF_CE /* \vblank_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vblank_cnt[0]  (
            .Q (vblank_cnt[0]),
            .C (nt_adc_reset_1),
            .CE (N99),
            .CLK (N87),
            .D (N100[0]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \vblank_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vblank_cnt[1]  (
            .Q (vblank_cnt[1]),
            .C (nt_adc_reset_1),
            .CE (N99),
            .CLK (N87),
            .D (N100[1]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \vblank_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vblank_cnt[2]  (
            .Q (vblank_cnt[2]),
            .C (nt_adc_reset_1),
            .CE (N99),
            .CLK (N87),
            .D (N100[2]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_CE /* \vblank_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vblank_cnt[3]  (
            .Q (vblank_cnt[3]),
            .C (nt_adc_reset_1),
            .CE (N99),
            .CLK (N87),
            .D (N100[3]));
	// ../hdl/parallel_csi_tx.v:66

    GTP_DFF_C /* vsync */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        vsync (
            .Q (csi_vsync),
            .C (nt_adc_reset_1),
            .CLK (N87),
            .D (_N2321));
	// ../hdl/parallel_csi_tx.v:66

    GTP_LUT5 /* vsync_ce_mux */ #(
            .INIT(32'b00001111000001110000111100001111))
        vsync_ce_mux (
            .Z (_N2321),
            .I0 (_N2334),
            .I1 (_N2333),
            .I2 (N9),
            .I3 (csi_vsync),
            .I4 (_N2400));
	// LUT = (~I2&~I4)|(~I1&~I2)|(~I0&~I2)|(~I2&I3) ;


endmodule


module ad7606_csi
(
    input [15:0] adc_data,
    input adc_busy,
    input sys_clk,
    output [2:0] adc_os,
    output [7:0] csi_data,
    output adc_convst_a,
    output adc_convst_b,
    output adc_cs_n,
    output adc_range,
    output adc_rd_n,
    output adc_reset,
    output csi_hsync,
    output csi_pclk,
    output csi_vsync
);
    wire N23;
    wire N26;
    wire N103;
    wire N105;
    wire _N811;
    wire _N812;
    wire _N813;
    wire _N814;
    wire _N815;
    wire _N816;
    wire _N817;
    wire _N818;
    wire _N835;
    wire _N836;
    wire _N837;
    wire _N838;
    wire _N839;
    wire _N840;
    wire _N841;
    wire _N842;
    wire _N843;
    wire _N844;
    wire _N845;
    wire _N846;
    wire _N847;
    wire _N848;
    wire _N849;
    wire _N850;
    wire _N867;
    wire _N868;
    wire _N869;
    wire _N870;
    wire _N871;
    wire _N872;
    wire _N873;
    wire _N874;
    wire _N891;
    wire _N892;
    wire _N893;
    wire _N894;
    wire _N895;
    wire _N896;
    wire _N897;
    wire _N898;
    wire _N899;
    wire _N900;
    wire _N901;
    wire _N902;
    wire _N903;
    wire _N904;
    wire _N905;
    wire _N906;
    wire _N907;
    wire _N908;
    wire _N909;
    wire _N910;
    wire _N911;
    wire _N912;
    wire _N913;
    wire _N914;
    wire _N1044;
    wire _N1045;
    wire _N1046;
    wire _N1047;
    wire _N1048;
    wire _N1049;
    wire _N1050;
    wire _N1051;
    wire _N1053;
    wire _N1054;
    wire _N1055;
    wire _N1064;
    wire _N1334;
    wire [15:0] adc_ch1_data_out;
    wire [15:0] adc_ch2_data_out;
    wire [15:0] adc_ch3_data_out;
    wire [15:0] adc_ch4_data_out;
    wire [15:0] adc_ch5_data_out;
    wire [15:0] adc_ch6_data_out;
    wire [15:0] adc_ch7_data_out;
    wire [15:0] adc_ch8_data_out;
    wire [7:0] adc_data_cnt;
    wire adc_read_done;
    wire adc_refclk;
    wire [7:0] fifo_data_in;
    wire fifo_wr_clk;
    wire fifo_wr_en;
    wire nt_adc_busy;
    wire [15:0] nt_adc_data;
    wire nt_adc_rd_n;
    wire nt_adc_reset;
    wire nt_adc_reset_1;
    wire [7:0] nt_csi_data;
    wire nt_csi_hsync;
    wire nt_csi_pclk;
    wire nt_csi_vsync;
    wire nt_sys_clk;
    wire rst_n;
    wire \u_ad7606/u_parallel_adc_capture/clk_convst ;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

    GTP_LUT1 /* N20 */ #(
            .INIT(2'b01))
        N20 (
            .Z (nt_adc_reset),
            .I0 (rst_n));
	// LUT = ~I0 ;

    GTP_INV N20_0 (
            .Z (nt_adc_reset_1),
            .I (rst_n));

    GTP_LUT2 /* N23 */ #(
            .INIT(4'b1110))
        N23_vname (
            .Z (N23),
            .I0 (adc_read_done),
            .I1 (fifo_wr_en));
    // defparam N23_vname.orig_name = N23;
	// LUT = (I0)|(I1) ;
	// ../hdl/ad7606_csi.v:106

    GTP_LUT1 /* N26 */ #(
            .INIT(2'b01))
        N26_vname (
            .Z (N26),
            .I0 (adc_data_cnt[4]));
    // defparam N26_vname.orig_name = N26;
	// LUT = ~I0 ;

    GTP_LUT5M /* \N66_2[0]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_2[0]  (
            .Z (_N811),
            .I0 (adc_ch6_data_out[8]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[8]),
            .I3 (adc_ch4_data_out[8]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[8]));

    GTP_LUT5M /* \N66_2[1]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_2[1]  (
            .Z (_N812),
            .I0 (adc_ch6_data_out[9]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[9]),
            .I3 (adc_ch4_data_out[9]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[9]));

    GTP_LUT5M /* \N66_2[2]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_2[2]  (
            .Z (_N813),
            .I0 (adc_ch6_data_out[10]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[10]),
            .I3 (adc_ch4_data_out[10]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[10]));

    GTP_LUT5M /* \N66_2[3]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_2[3]  (
            .Z (_N814),
            .I0 (adc_ch6_data_out[11]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[11]),
            .I3 (adc_ch4_data_out[11]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[11]));

    GTP_LUT5M /* \N66_2[4]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_2[4]  (
            .Z (_N815),
            .I0 (adc_ch6_data_out[12]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[12]),
            .I3 (adc_ch4_data_out[12]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[12]));

    GTP_LUT5M /* \N66_2[5]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_2[5]  (
            .Z (_N816),
            .I0 (adc_ch6_data_out[13]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[13]),
            .I3 (adc_ch4_data_out[13]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[13]));

    GTP_LUT5M /* \N66_2[6]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_2[6]  (
            .Z (_N817),
            .I0 (adc_ch6_data_out[14]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[14]),
            .I3 (adc_ch4_data_out[14]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[14]));

    GTP_LUT5M /* \N66_2[7]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_2[7]  (
            .Z (_N818),
            .I0 (adc_ch6_data_out[15]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[15]),
            .I3 (adc_ch4_data_out[15]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[15]));

    GTP_LUT5M /* \N66_5[0]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_5[0]  (
            .Z (_N835),
            .I0 (adc_ch5_data_out[8]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[8]),
            .I3 (adc_ch3_data_out[8]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[8]));

    GTP_LUT5M /* \N66_5[1]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_5[1]  (
            .Z (_N836),
            .I0 (adc_ch5_data_out[9]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[9]),
            .I3 (adc_ch3_data_out[9]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[9]));

    GTP_LUT5M /* \N66_5[2]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_5[2]  (
            .Z (_N837),
            .I0 (adc_ch5_data_out[10]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[10]),
            .I3 (adc_ch3_data_out[10]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[10]));

    GTP_LUT5M /* \N66_5[3]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_5[3]  (
            .Z (_N838),
            .I0 (adc_ch5_data_out[11]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[11]),
            .I3 (adc_ch3_data_out[11]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[11]));

    GTP_LUT5M /* \N66_5[4]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_5[4]  (
            .Z (_N839),
            .I0 (adc_ch5_data_out[12]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[12]),
            .I3 (adc_ch3_data_out[12]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[12]));

    GTP_LUT5M /* \N66_5[5]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_5[5]  (
            .Z (_N840),
            .I0 (adc_ch5_data_out[13]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[13]),
            .I3 (adc_ch3_data_out[13]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[13]));

    GTP_LUT5M /* \N66_5[6]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_5[6]  (
            .Z (_N841),
            .I0 (adc_ch5_data_out[14]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[14]),
            .I3 (adc_ch3_data_out[14]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[14]));

    GTP_LUT5M /* \N66_5[7]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_5[7]  (
            .Z (_N842),
            .I0 (adc_ch5_data_out[15]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[15]),
            .I3 (adc_ch3_data_out[15]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[15]));

    GTP_MUX2LUT6 \N66_6[0]  (
            .Z (_N843),
            .I0 (_N835),
            .I1 (_N811),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_6[1]  (
            .Z (_N844),
            .I0 (_N836),
            .I1 (_N812),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_6[2]  (
            .Z (_N845),
            .I0 (_N837),
            .I1 (_N813),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_6[3]  (
            .Z (_N846),
            .I0 (_N838),
            .I1 (_N814),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_6[4]  (
            .Z (_N847),
            .I0 (_N839),
            .I1 (_N815),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_6[5]  (
            .Z (_N848),
            .I0 (_N840),
            .I1 (_N816),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_6[6]  (
            .Z (_N849),
            .I0 (_N841),
            .I1 (_N817),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_6[7]  (
            .Z (_N850),
            .I0 (_N842),
            .I1 (_N818),
            .S (adc_data_cnt[1]));

    GTP_LUT5M /* \N66_9[0]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_9[0]  (
            .Z (_N867),
            .I0 (adc_ch6_data_out[0]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[0]),
            .I3 (adc_ch4_data_out[0]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[0]));

    GTP_LUT5M /* \N66_9[1]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_9[1]  (
            .Z (_N868),
            .I0 (adc_ch6_data_out[1]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[1]),
            .I3 (adc_ch4_data_out[1]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[1]));

    GTP_LUT5M /* \N66_9[2]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_9[2]  (
            .Z (_N869),
            .I0 (adc_ch6_data_out[2]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[2]),
            .I3 (adc_ch4_data_out[2]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[2]));

    GTP_LUT5M /* \N66_9[3]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_9[3]  (
            .Z (_N870),
            .I0 (adc_ch6_data_out[3]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[3]),
            .I3 (adc_ch4_data_out[3]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[3]));

    GTP_LUT5M /* \N66_9[4]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_9[4]  (
            .Z (_N871),
            .I0 (adc_ch6_data_out[4]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[4]),
            .I3 (adc_ch4_data_out[4]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[4]));

    GTP_LUT5M /* \N66_9[5]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_9[5]  (
            .Z (_N872),
            .I0 (adc_ch6_data_out[5]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[5]),
            .I3 (adc_ch4_data_out[5]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[5]));

    GTP_LUT5M /* \N66_9[6]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_9[6]  (
            .Z (_N873),
            .I0 (adc_ch6_data_out[6]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[6]),
            .I3 (adc_ch4_data_out[6]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[6]));

    GTP_LUT5M /* \N66_9[7]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_9[7]  (
            .Z (_N874),
            .I0 (adc_ch6_data_out[7]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch8_data_out[7]),
            .I3 (adc_ch4_data_out[7]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch2_data_out[7]));

    GTP_LUT5M /* \N66_12[0]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_12[0]  (
            .Z (_N891),
            .I0 (adc_ch5_data_out[0]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[0]),
            .I3 (adc_ch3_data_out[0]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[0]));

    GTP_LUT5M /* \N66_12[1]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_12[1]  (
            .Z (_N892),
            .I0 (adc_ch5_data_out[1]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[1]),
            .I3 (adc_ch3_data_out[1]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[1]));

    GTP_LUT5M /* \N66_12[2]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_12[2]  (
            .Z (_N893),
            .I0 (adc_ch5_data_out[2]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[2]),
            .I3 (adc_ch3_data_out[2]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[2]));

    GTP_LUT5M /* \N66_12[3]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_12[3]  (
            .Z (_N894),
            .I0 (adc_ch5_data_out[3]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[3]),
            .I3 (adc_ch3_data_out[3]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[3]));

    GTP_LUT5M /* \N66_12[4]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_12[4]  (
            .Z (_N895),
            .I0 (adc_ch5_data_out[4]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[4]),
            .I3 (adc_ch3_data_out[4]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[4]));

    GTP_LUT5M /* \N66_12[5]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_12[5]  (
            .Z (_N896),
            .I0 (adc_ch5_data_out[5]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[5]),
            .I3 (adc_ch3_data_out[5]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[5]));

    GTP_LUT5M /* \N66_12[6]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_12[6]  (
            .Z (_N897),
            .I0 (adc_ch5_data_out[6]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[6]),
            .I3 (adc_ch3_data_out[6]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[6]));

    GTP_LUT5M /* \N66_12[7]  */ #(
            .INIT(32'b11100010111000101110111000100010))
        \N66_12[7]  (
            .Z (_N898),
            .I0 (adc_ch5_data_out[7]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_ch7_data_out[7]),
            .I3 (adc_ch3_data_out[7]),
            .I4 (adc_data_cnt[3]),
            .ID (adc_ch1_data_out[7]));

    GTP_MUX2LUT6 \N66_13[0]  (
            .Z (_N899),
            .I0 (_N891),
            .I1 (_N867),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_13[1]  (
            .Z (_N900),
            .I0 (_N892),
            .I1 (_N868),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_13[2]  (
            .Z (_N901),
            .I0 (_N893),
            .I1 (_N869),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_13[3]  (
            .Z (_N902),
            .I0 (_N894),
            .I1 (_N870),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_13[4]  (
            .Z (_N903),
            .I0 (_N895),
            .I1 (_N871),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_13[5]  (
            .Z (_N904),
            .I0 (_N896),
            .I1 (_N872),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_13[6]  (
            .Z (_N905),
            .I0 (_N897),
            .I1 (_N873),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT6 \N66_13[7]  (
            .Z (_N906),
            .I0 (_N898),
            .I1 (_N874),
            .S (adc_data_cnt[1]));

    GTP_MUX2LUT7 \N66_14[0]  (
            .Z (_N907),
            .I0 (_N899),
            .I1 (_N843),
            .S (adc_data_cnt[0]));

    GTP_MUX2LUT7 \N66_14[1]  (
            .Z (_N908),
            .I0 (_N900),
            .I1 (_N844),
            .S (adc_data_cnt[0]));

    GTP_MUX2LUT7 \N66_14[2]  (
            .Z (_N909),
            .I0 (_N901),
            .I1 (_N845),
            .S (adc_data_cnt[0]));

    GTP_MUX2LUT7 \N66_14[3]  (
            .Z (_N910),
            .I0 (_N902),
            .I1 (_N846),
            .S (adc_data_cnt[0]));

    GTP_MUX2LUT7 \N66_14[4]  (
            .Z (_N911),
            .I0 (_N903),
            .I1 (_N847),
            .S (adc_data_cnt[0]));

    GTP_MUX2LUT7 \N66_14[5]  (
            .Z (_N912),
            .I0 (_N904),
            .I1 (_N848),
            .S (adc_data_cnt[0]));

    GTP_MUX2LUT7 \N66_14[6]  (
            .Z (_N913),
            .I0 (_N905),
            .I1 (_N849),
            .S (adc_data_cnt[0]));

    GTP_MUX2LUT7 \N66_14[7]  (
            .Z (_N914),
            .I0 (_N906),
            .I1 (_N850),
            .S (adc_data_cnt[0]));

    GTP_LUT2 /* \N66_15[0]  */ #(
            .INIT(4'b0100))
        \N66_15[0]  (
            .Z (_N1044),
            .I0 (adc_data_cnt[4]),
            .I1 (_N907));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N66_15[1]  */ #(
            .INIT(4'b0100))
        \N66_15[1]  (
            .Z (_N1045),
            .I0 (adc_data_cnt[4]),
            .I1 (_N908));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N66_15[2]  */ #(
            .INIT(4'b0100))
        \N66_15[2]  (
            .Z (_N1046),
            .I0 (adc_data_cnt[4]),
            .I1 (_N909));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N66_15[3]  */ #(
            .INIT(4'b0100))
        \N66_15[3]  (
            .Z (_N1047),
            .I0 (adc_data_cnt[4]),
            .I1 (_N910));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N66_15[4]  */ #(
            .INIT(4'b0100))
        \N66_15[4]  (
            .Z (_N1048),
            .I0 (adc_data_cnt[4]),
            .I1 (_N911));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N66_15[5]  */ #(
            .INIT(4'b0100))
        \N66_15[5]  (
            .Z (_N1049),
            .I0 (adc_data_cnt[4]),
            .I1 (_N912));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N66_15[6]  */ #(
            .INIT(4'b0100))
        \N66_15[6]  (
            .Z (_N1050),
            .I0 (adc_data_cnt[4]),
            .I1 (_N913));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* \N66_15[7]  */ #(
            .INIT(4'b0100))
        \N66_15[7]  (
            .Z (_N1051),
            .I0 (adc_data_cnt[4]),
            .I1 (_N914));
	// LUT = ~I0&I1 ;

    GTP_LUT3 /* N103 */ #(
            .INIT(8'b01010100))
        N103_vname (
            .Z (N103),
            .I0 (adc_data_cnt[4]),
            .I1 (adc_read_done),
            .I2 (fifo_wr_en));
    // defparam N103_vname.orig_name = N103;
	// LUT = (~I0&I1)|(~I0&I2) ;
	// ../hdl/ad7606_csi.v:109

    GTP_LUT3 /* N105_inv */ #(
            .INIT(8'b01010111))
        N105_inv (
            .Z (N105),
            .I0 (adc_data_cnt[4]),
            .I1 (adc_read_done),
            .I2 (fifo_wr_en));
	// LUT = (~I0)|(~I1&~I2) ;

    GTP_LUT5 /* \N106[1]  */ #(
            .INIT(32'b00000101000001000000101000001000))
        \N106[1]  (
            .Z (_N1053),
            .I0 (adc_data_cnt[0]),
            .I1 (fifo_wr_en),
            .I2 (adc_data_cnt[4]),
            .I3 (adc_read_done),
            .I4 (adc_data_cnt[1]));
	// LUT = (I0&I1&~I2&~I4)|(I0&~I2&I3&~I4)|(~I0&I1&~I2&I4)|(~I0&~I2&I3&I4) ;
	// ../hdl/ad7606_csi.v:100

    GTP_LUT5 /* \N106[2]  */ #(
            .INIT(32'b00000000011010100000000000000000))
        \N106[2]  (
            .Z (_N1054),
            .I0 (adc_data_cnt[2]),
            .I1 (adc_data_cnt[1]),
            .I2 (adc_data_cnt[0]),
            .I3 (adc_data_cnt[4]),
            .I4 (N23));
	// LUT = (I0&~I2&~I3&I4)|(I0&~I1&~I3&I4)|(~I0&I1&I2&~I3&I4) ;
	// ../hdl/ad7606_csi.v:100

    GTP_LUT5 /* \N106[3]  */ #(
            .INIT(32'b01101010101010100000000000000000))
        \N106[3]  (
            .Z (_N1055),
            .I0 (adc_data_cnt[3]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_data_cnt[1]),
            .I3 (adc_data_cnt[0]),
            .I4 (N103));
	// LUT = (I0&~I3&I4)|(I0&~I2&I4)|(I0&~I1&I4)|(~I0&I1&I2&I3&I4) ;
	// ../hdl/ad7606_csi.v:100

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="A9", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* adc_busy_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        adc_busy_ibuf (
            .O (nt_adc_busy),
            .I (adc_busy));
	// ../hdl/ad7606_csi.v:31

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="D9", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* adc_convst_a_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        adc_convst_a_obuf (
            .O (adc_convst_a),
            .I (\u_ad7606/u_parallel_adc_capture/clk_convst ));
	// ../hdl/ad7606_csi.v:27

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="A11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* adc_convst_b_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        adc_convst_b_obuf (
            .O (adc_convst_b),
            .I (\u_ad7606/u_parallel_adc_capture/clk_convst ));
	// ../hdl/ad7606_csi.v:28

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="B12", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* adc_cs_n_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        adc_cs_n_obuf (
            .O (adc_cs_n),
            .I (nt_adc_rd_n));
	// ../hdl/ad7606_csi.v:32

    GTP_LUT3 /* \adc_data_cnt6[4:0]  */ #(
            .INIT(8'b00001110))
        \adc_data_cnt6[4:0]  (
            .Z (_N1064),
            .I0 (fifo_wr_en),
            .I1 (adc_read_done),
            .I2 (adc_data_cnt[0]));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_CE /* \adc_data_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_data_cnt[0]  (
            .Q (adc_data_cnt[0]),
            .C (nt_adc_reset_1),
            .CE (N105),
            .CLK (fifo_wr_clk),
            .D (_N1064));
	// ../hdl/ad7606_csi.v:100

    GTP_LUT5 /* \adc_data_cnt_0_0_0_0[4:0]  */ #(
            .INIT(32'b10000000000000000000000000000000))
        \adc_data_cnt_0_0_0_0[4:0]  (
            .Z (_N1334),
            .I0 (adc_data_cnt[3]),
            .I1 (adc_data_cnt[2]),
            .I2 (adc_data_cnt[1]),
            .I3 (adc_data_cnt[0]),
            .I4 (N23));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_DFF_CE /* \adc_data_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_data_cnt[1]  (
            .Q (adc_data_cnt[1]),
            .C (nt_adc_reset_1),
            .CE (N105),
            .CLK (fifo_wr_clk),
            .D (_N1053));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \adc_data_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_data_cnt[2]  (
            .Q (adc_data_cnt[2]),
            .C (nt_adc_reset_1),
            .CE (N105),
            .CLK (fifo_wr_clk),
            .D (_N1054));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \adc_data_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_data_cnt[3]  (
            .Q (adc_data_cnt[3]),
            .C (nt_adc_reset_1),
            .CE (N105),
            .CLK (fifo_wr_clk),
            .D (_N1055));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \adc_data_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \adc_data_cnt[4]  (
            .Q (adc_data_cnt[4]),
            .C (nt_adc_reset_1),
            .CE (N105),
            .CLK (fifo_wr_clk),
            .D (_N1334));
	// ../hdl/ad7606_csi.v:100

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="C13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[0]  (
            .O (nt_adc_data[0]),
            .I (adc_data[0]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="A13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[1]  (
            .O (nt_adc_data[1]),
            .I (adc_data[1]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="D11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[2]  (
            .O (nt_adc_data[2]),
            .I (adc_data[2]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="C11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[3]  (
            .O (nt_adc_data[3]),
            .I (adc_data[3]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="C10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[4]  (
            .O (nt_adc_data[4]),
            .I (adc_data[4]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="A10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[5]  (
            .O (nt_adc_data[5]),
            .I (adc_data[5]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="B14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[6]  (
            .O (nt_adc_data[6]),
            .I (adc_data[6]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="A14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[7]  (
            .O (nt_adc_data[7]),
            .I (adc_data[7]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="F13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[8]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[8]  (
            .O (nt_adc_data[8]),
            .I (adc_data[8]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="E13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[9]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[9]  (
            .O (nt_adc_data[9]),
            .I (adc_data[9]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="C15", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[10]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[10]  (
            .O (nt_adc_data[10]),
            .I (adc_data[10]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="A15", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[11]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[11]  (
            .O (nt_adc_data[11]),
            .I (adc_data[11]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="D14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[12]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[12]  (
            .O (nt_adc_data[12]),
            .I (adc_data[12]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="C14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[13]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[13]  (
            .O (nt_adc_data[13]),
            .I (adc_data[13]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="B16", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[14]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[14]  (
            .O (nt_adc_data[14]),
            .I (adc_data[14]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="A16", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* \adc_data_ibuf[15]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \adc_data_ibuf[15]  (
            .O (nt_adc_data[15]),
            .I (adc_data[15]));
	// ../hdl/ad7606_csi.v:34

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="G9", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \adc_os_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \adc_os_obuf[0]  (
            .O (adc_os[0]),
            .I (1'b0));
	// ../hdl/ad7606_csi.v:29

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="F9", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \adc_os_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \adc_os_obuf[1]  (
            .O (adc_os[1]),
            .I (1'b0));
	// ../hdl/ad7606_csi.v:29

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="B11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* \adc_os_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \adc_os_obuf[2]  (
            .O (adc_os[2]),
            .I (1'b0));
	// ../hdl/ad7606_csi.v:29

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="A8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* adc_range_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        adc_range_obuf (
            .O (adc_range),
            .I (1'b0));
	// ../hdl/ad7606_csi.v:30

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="C9", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* adc_rd_n_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        adc_rd_n_obuf (
            .O (adc_rd_n),
            .I (nt_adc_rd_n));
	// ../hdl/ad7606_csi.v:33

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="A12", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="FAST" *)    GTP_OUTBUF /* adc_reset_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        adc_reset_obuf (
            .O (adc_reset),
            .I (nt_adc_reset));
	// ../hdl/ad7606_csi.v:26

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="F14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \csi_data_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \csi_data_obuf[0]  (
            .O (csi_data[0]),
            .I (nt_csi_data[0]));
	// ../hdl/ad7606_csi.v:40

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="G14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \csi_data_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \csi_data_obuf[1]  (
            .O (csi_data[1]),
            .I (nt_csi_data[1]));
	// ../hdl/ad7606_csi.v:40

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="D17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \csi_data_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \csi_data_obuf[2]  (
            .O (csi_data[2]),
            .I (nt_csi_data[2]));
	// ../hdl/ad7606_csi.v:40

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="D18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \csi_data_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \csi_data_obuf[3]  (
            .O (csi_data[3]),
            .I (nt_csi_data[3]));
	// ../hdl/ad7606_csi.v:40

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="H12", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \csi_data_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \csi_data_obuf[4]  (
            .O (csi_data[4]),
            .I (nt_csi_data[4]));
	// ../hdl/ad7606_csi.v:40

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="G13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \csi_data_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \csi_data_obuf[5]  (
            .O (csi_data[5]),
            .I (nt_csi_data[5]));
	// ../hdl/ad7606_csi.v:40

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="E16", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \csi_data_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \csi_data_obuf[6]  (
            .O (csi_data[6]),
            .I (nt_csi_data[6]));
	// ../hdl/ad7606_csi.v:40

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="E18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* \csi_data_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \csi_data_obuf[7]  (
            .O (csi_data[7]),
            .I (nt_csi_data[7]));
	// ../hdl/ad7606_csi.v:40

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="F16", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* csi_hsync_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        csi_hsync_obuf (
            .O (csi_hsync),
            .I (nt_csi_hsync));
	// ../hdl/ad7606_csi.v:38

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="F15", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* csi_pclk_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        csi_pclk_obuf (
            .O (csi_pclk),
            .I (nt_csi_pclk));
	// ../hdl/ad7606_csi.v:37

(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="C18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* csi_vsync_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        csi_vsync_obuf (
            .O (csi_vsync),
            .I (nt_csi_vsync));
	// ../hdl/ad7606_csi.v:39

    GTP_DFF_CE /* \fifo_data_in[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_data_in[0]  (
            .Q (fifo_data_in[0]),
            .C (nt_adc_reset_1),
            .CE (N23),
            .CLK (fifo_wr_clk),
            .D (_N1044));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \fifo_data_in[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_data_in[1]  (
            .Q (fifo_data_in[1]),
            .C (nt_adc_reset_1),
            .CE (N23),
            .CLK (fifo_wr_clk),
            .D (_N1045));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \fifo_data_in[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_data_in[2]  (
            .Q (fifo_data_in[2]),
            .C (nt_adc_reset_1),
            .CE (N23),
            .CLK (fifo_wr_clk),
            .D (_N1046));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \fifo_data_in[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_data_in[3]  (
            .Q (fifo_data_in[3]),
            .C (nt_adc_reset_1),
            .CE (N23),
            .CLK (fifo_wr_clk),
            .D (_N1047));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \fifo_data_in[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_data_in[4]  (
            .Q (fifo_data_in[4]),
            .C (nt_adc_reset_1),
            .CE (N23),
            .CLK (fifo_wr_clk),
            .D (_N1048));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \fifo_data_in[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_data_in[5]  (
            .Q (fifo_data_in[5]),
            .C (nt_adc_reset_1),
            .CE (N23),
            .CLK (fifo_wr_clk),
            .D (_N1049));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \fifo_data_in[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_data_in[6]  (
            .Q (fifo_data_in[6]),
            .C (nt_adc_reset_1),
            .CE (N23),
            .CLK (fifo_wr_clk),
            .D (_N1050));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* \fifo_data_in[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \fifo_data_in[7]  (
            .Q (fifo_data_in[7]),
            .C (nt_adc_reset_1),
            .CE (N23),
            .CLK (fifo_wr_clk),
            .D (_N1051));
	// ../hdl/ad7606_csi.v:100

    GTP_DFF_CE /* fifo_wr_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        fifo_wr_en_vname (
            .Q (fifo_wr_en),
            .C (nt_adc_reset_1),
            .CE (N23),
            .CLK (fifo_wr_clk),
            .D (N26));
    // defparam fifo_wr_en_vname.orig_name = fifo_wr_en;
	// ../hdl/ad7606_csi.v:100

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="H17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33" *)    (* PAP_DONT_TOUCH *) GTP_INBUF /* sys_clk_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sys_clk_ibuf (
            .O (nt_sys_clk),
            .I (sys_clk));
	// ../hdl/ad7606_csi.v:23

    ad7606 u_ad7606 (
            .adc_ch1_data_out (adc_ch1_data_out),
            .adc_ch2_data_out (adc_ch2_data_out),
            .adc_ch3_data_out (adc_ch3_data_out),
            .adc_ch4_data_out (adc_ch4_data_out),
            .adc_ch5_data_out (adc_ch5_data_out),
            .adc_ch6_data_out (adc_ch6_data_out),
            .adc_ch7_data_out (adc_ch7_data_out),
            .adc_ch8_data_out (adc_ch8_data_out),
            .adc_data (nt_adc_data),
            .adc_rd_n (nt_adc_rd_n),
            .adc_read_done (adc_read_done),
            .\u_parallel_adc_capture/clk_convst  (\u_ad7606/u_parallel_adc_capture/clk_convst ),
            .adc_busy (nt_adc_busy),
            .nt_adc_reset_1 (nt_adc_reset_1),
            .sys_clk (adc_refclk));
	// ../hdl/ad7606_csi.v:77

    ip_clk u_ip_clk (
            .clkout0 (adc_refclk),
            .clkout1 (fifo_wr_clk),
            .nt_csi_pclk (nt_csi_pclk),
            .pll_lock (rst_n),
            .clkin1 (nt_sys_clk));
	// ../hdl/ad7606_csi.v:66

    parallel_csi_tx u_parallel_csi_tx (
            .csi_data (nt_csi_data),
            .fifo_data_in (fifo_data_in),
            .csi_hsync (nt_csi_hsync),
            .csi_vsync (nt_csi_vsync),
            .fifo_wr_clk (fifo_wr_clk),
            .fifo_wr_en (fifo_wr_en),
            .nt_adc_reset_1 (nt_adc_reset_1),
            .nt_csi_pclk (nt_csi_pclk));
	// ../hdl/ad7606_csi.v:140


endmodule

