// Seed: 1374781246
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_5 = 1;
    id_5 <= id_1;
  end
  assign id_4 = id_4 | -1;
  always_ff id_4 = id_5;
  assign id_4 = id_3;
  tri1 id_8 = -1;
  wire id_9;
  module_0 modCall_1 ();
  wire id_10 = id_9;
endmodule
