read -sv run_verilog_mid/adder_32b_10_81_0794b6b6f6206ceabc189a11fe255fe6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_81_0794b6b6f6206ceabc189a11fe255fe6_yosys.v
