
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.5.6
// timestamp : Mon Sep 20 15:14:53 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.l.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.lu.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.s.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.w.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.d.wu.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.l.d.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.lu.d.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.s.d.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.w.d.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fcvt.wu.d.cgf \
 \
//                  -- xlen 64  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fcvt.wu.d instruction of the RISC-V FD extension for the fcvt.wu.d_b22 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64IFD")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*D.*);def TEST_CASE_1=True;",d_fcvt.wu.d_b22)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:// rs1==f30, rd==x12, fs1 == 0 and fe1 == 0x3fc and fm1 == 0x08577924770d3 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f30; dest:x12; op1val:0x3fc08577924770d3; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x12, f30, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_1:// rs1==f6, rd==x7, fs1 == 0 and fe1 == 0x5ca and fm1 == 0xf871c6ee84270 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f6; dest:x7; op1val:0x5caf871c6ee84270; valaddr_reg:x16; val_offset:8; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x7, f6, 0x0, 0, x16, 8, x17, x15, 16, x18)

inst_2:// rs1==f23, rd==x13, fs1 == 0 and fe1 == 0x3ca and fm1 == 0x30e08ceb506f6 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f23; dest:x13; op1val:0x3ca30e08ceb506f6; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x13, f23, 0x0, 0, x16, 16, x17, x15, 32, x18)

inst_3:// rs1==f2, rd==x3, fs1 == 1 and fe1 == 0x421 and fm1 == 0x2a96d71097999 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f2; dest:x3; op1val:0xc212a96d71097999; valaddr_reg:x16; val_offset:24; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x3, f2, 0x0, 0, x16, 24, x17, x15, 48, x18)

inst_4:// rs1==f25, rd==x30, fs1 == 0 and fe1 == 0x420 and fm1 == 0xc5ec6c6880007 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f25; dest:x30; op1val:0x420c5ec6c6880007; valaddr_reg:x16; val_offset:32; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x30, f25, 0x0, 0, x16, 32, x17, x15, 64, x18)

inst_5:// rs1==f14, rd==x18, fs1 == 1 and fe1 == 0x41f and fm1 == 0x1ce80265039f6 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f14; dest:x18; op1val:0xc1f1ce80265039f6; valaddr_reg:x16; val_offset:40; rmval:0x0; correctval:0; testreg:x22
TEST_FPID_OP(fcvt.wu.d, x18, f14, 0x0, 0, x16, 40, x17, x15, 80, x22)

inst_6:// rs1==f27, rd==x0, fs1 == 1 and fe1 == 0x41e and fm1 == 0xe9b7e5fc9eba4 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f27; dest:x0; op1val:0xc1ee9b7e5fc9eba4; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x0, f27, 0x0, 0, x16, 48, x17, x15, 96, x18)
RVTEST_VALBASEMOV(x20, x16)
RVTEST_SIGBASE(x19,signature_x19_0)

inst_7:// rs1==f9, rd==x17, fs1 == 1 and fe1 == 0x41d and fm1 == 0x9136562694646 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f9; dest:x17; op1val:0xc1d9136562694646; valaddr_reg:x20; val_offset:56; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x17, f9, 0x0, 0, x20, 56, x21, x19, 0, x18)
RVTEST_VALBASEMOV(x16, x20)
RVTEST_SIGBASE(x15,signature_x15_2)

inst_8:// rs1==f3, rd==x6, fs1 == 0 and fe1 == 0x41c and fm1 == 0x14b91dae98554 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f3; dest:x6; op1val:0x41c14b91dae98554; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x6, f3, 0x0, 0, x16, 64, x17, x15, 0, x18)

inst_9:// rs1==f10, rd==x28, fs1 == 1 and fe1 == 0x41b and fm1 == 0x889261270dee2 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x28; op1val:0xc1b889261270dee2; valaddr_reg:x16; val_offset:72; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x28, f10, 0x0, 0, x16, 72, x17, x15, 16, x18)

inst_10:// rs1==f11, rd==x8, fs1 == 1 and fe1 == 0x41a and fm1 == 0x9b4f3d167533a and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f11; dest:x8; op1val:0xc1a9b4f3d167533a; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x8, f11, 0x0, 0, x16, 80, x17, x15, 32, x18)

inst_11:// rs1==f20, rd==x5, fs1 == 0 and fe1 == 0x419 and fm1 == 0x7f21608208d09 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f20; dest:x5; op1val:0x4197f21608208d09; valaddr_reg:x16; val_offset:88; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x5, f20, 0x0, 0, x16, 88, x17, x15, 48, x18)

inst_12:// rs1==f18, rd==x19, fs1 == 0 and fe1 == 0x418 and fm1 == 0x3d06169b1dcbf and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f18; dest:x19; op1val:0x4183d06169b1dcbf; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x19, f18, 0x0, 0, x16, 96, x17, x15, 64, x18)

inst_13:// rs1==f5, rd==x4, fs1 == 1 and fe1 == 0x417 and fm1 == 0x396bad798c9cf and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f5; dest:x4; op1val:0xc17396bad798c9cf; valaddr_reg:x16; val_offset:104; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x4, f5, 0x0, 0, x16, 104, x17, x15, 80, x18)

inst_14:// rs1==f21, rd==x2, fs1 == 0 and fe1 == 0x416 and fm1 == 0x807dad814d575 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f21; dest:x2; op1val:0x416807dad814d575; valaddr_reg:x16; val_offset:112; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x2, f21, 0x0, 0, x16, 112, x17, x15, 96, x18)

inst_15:// rs1==f15, rd==x14, fs1 == 0 and fe1 == 0x415 and fm1 == 0x95a4da7298c66 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f15; dest:x14; op1val:0x41595a4da7298c66; valaddr_reg:x16; val_offset:120; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x14, f15, 0x0, 0, x16, 120, x17, x15, 112, x18)

inst_16:// rs1==f0, rd==x24, fs1 == 0 and fe1 == 0x414 and fm1 == 0x785036f9fb997 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f0; dest:x24; op1val:0x414785036f9fb997; valaddr_reg:x16; val_offset:128; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x24, f0, 0x0, 0, x16, 128, x17, x15, 128, x18)
RVTEST_VALBASEMOV(x20, x16)
RVTEST_SIGBASE(x19,signature_x19_1)

inst_17:// rs1==f28, rd==x15, fs1 == 0 and fe1 == 0x413 and fm1 == 0x8c8a1aaac3142 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f28; dest:x15; op1val:0x4138c8a1aaac3142; valaddr_reg:x20; val_offset:136; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x15, f28, 0x0, 0, x20, 136, x21, x19, 0, x18)
RVTEST_VALBASEMOV(x16, x20)
RVTEST_SIGBASE(x15,signature_x15_3)

inst_18:// rs1==f22, rd==x10, fs1 == 0 and fe1 == 0x412 and fm1 == 0x3d7c9e5f0307e and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f22; dest:x10; op1val:0x4123d7c9e5f0307e; valaddr_reg:x16; val_offset:144; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x10, f22, 0x0, 0, x16, 144, x17, x15, 0, x18)

inst_19:// rs1==f4, rd==x26, fs1 == 1 and fe1 == 0x411 and fm1 == 0x5dbbb894deab4 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f4; dest:x26; op1val:0xc115dbbb894deab4; valaddr_reg:x16; val_offset:152; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x26, f4, 0x0, 0, x16, 152, x17, x15, 16, x18)

inst_20:// rs1==f12, rd==x29, fs1 == 0 and fe1 == 0x410 and fm1 == 0xe8dacf0e58650 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f12; dest:x29; op1val:0x410e8dacf0e58650; valaddr_reg:x16; val_offset:160; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x29, f12, 0x0, 0, x16, 160, x17, x15, 32, x18)

inst_21:// rs1==f26, rd==x9, fs1 == 0 and fe1 == 0x40f and fm1 == 0x224c03c53d0e3 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f26; dest:x9; op1val:0x40f224c03c53d0e3; valaddr_reg:x16; val_offset:168; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x9, f26, 0x0, 0, x16, 168, x17, x15, 48, x18)

inst_22:// rs1==f1, rd==x22, fs1 == 0 and fe1 == 0x40e and fm1 == 0x953b00b54aa22 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f1; dest:x22; op1val:0x40e953b00b54aa22; valaddr_reg:x16; val_offset:176; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x22, f1, 0x0, 0, x16, 176, x17, x15, 64, x18)
RVTEST_VALBASEMOV(x20, x16)
RVTEST_SIGBASE(x19,signature_x19_2)

inst_23:// rs1==f16, rd==x16, fs1 == 0 and fe1 == 0x40d and fm1 == 0x9d02f708cc1b6 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f16; dest:x16; op1val:0x40d9d02f708cc1b6; valaddr_reg:x20; val_offset:184; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x16, f16, 0x0, 0, x20, 184, x21, x19, 0, x18)
RVTEST_VALBASEMOV(x16, x20)
RVTEST_SIGBASE(x15,signature_x15_4)

inst_24:// rs1==f29, rd==x20, fs1 == 1 and fe1 == 0x40c and fm1 == 0x3d480fb7f6f5d and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f29; dest:x20; op1val:0xc0c3d480fb7f6f5d; valaddr_reg:x16; val_offset:192; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x20, f29, 0x0, 0, x16, 192, x17, x15, 0, x18)

inst_25:// rs1==f7, rd==x21, fs1 == 1 and fe1 == 0x40b and fm1 == 0xc491074f942cb and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f7; dest:x21; op1val:0xc0bc491074f942cb; valaddr_reg:x16; val_offset:200; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x21, f7, 0x0, 0, x16, 200, x17, x15, 16, x18)

inst_26:// rs1==f31, rd==x1, fs1 == 0 and fe1 == 0x40a and fm1 == 0x5cd28a96ec2b3 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f31; dest:x1; op1val:0x40a5cd28a96ec2b3; valaddr_reg:x16; val_offset:208; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x1, f31, 0x0, 0, x16, 208, x17, x15, 32, x18)

inst_27:// rs1==f19, rd==x11, fs1 == 0 and fe1 == 0x409 and fm1 == 0xaf9492cb7362c and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f19; dest:x11; op1val:0x409af9492cb7362c; valaddr_reg:x16; val_offset:216; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f19, 0x0, 0, x16, 216, x17, x15, 48, x18)

inst_28:// rs1==f8, rd==x25, fs1 == 0 and fe1 == 0x408 and fm1 == 0x43277acca7f0d and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f8; dest:x25; op1val:0x40843277acca7f0d; valaddr_reg:x16; val_offset:224; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x25, f8, 0x0, 0, x16, 224, x17, x15, 64, x18)

inst_29:// rs1==f17, rd==x31, fs1 == 1 and fe1 == 0x407 and fm1 == 0x489b36bd7f503 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f17; dest:x31; op1val:0xc07489b36bd7f503; valaddr_reg:x16; val_offset:232; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x31, f17, 0x0, 0, x16, 232, x17, x15, 80, x18)

inst_30:// rs1==f24, rd==x23, fs1 == 0 and fe1 == 0x406 and fm1 == 0x5ae6a9a6ab329 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f24; dest:x23; op1val:0x4065ae6a9a6ab329; valaddr_reg:x16; val_offset:240; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x23, f24, 0x0, 0, x16, 240, x17, x15, 96, x18)

inst_31:// rs1==f13, rd==x27, fs1 == 0 and fe1 == 0x405 and fm1 == 0xdc3386b9f15c4 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f13; dest:x27; op1val:0x405dc3386b9f15c4; valaddr_reg:x16; val_offset:248; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x27, f13, 0x0, 0, x16, 248, x17, x15, 112, x18)

inst_32:// fs1 == 0 and fe1 == 0x404 and fm1 == 0x5c74eff1e5bef and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x11; op1val:0x4045c74eff1e5bef; valaddr_reg:x16; val_offset:256; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f10, 0x0, 0, x16, 256, x17, x15, 128, x18)

inst_33:// fs1 == 1 and fe1 == 0x403 and fm1 == 0xf3ebcf3d06f86 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x11; op1val:0xc03f3ebcf3d06f86; valaddr_reg:x16; val_offset:264; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f10, 0x0, 0, x16, 264, x17, x15, 144, x18)

inst_34:// fs1 == 0 and fe1 == 0x402 and fm1 == 0x137a953e8eb43 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x11; op1val:0x402137a953e8eb43; valaddr_reg:x16; val_offset:272; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f10, 0x0, 0, x16, 272, x17, x15, 160, x18)

inst_35:// fs1 == 0 and fe1 == 0x401 and fm1 == 0x854a908ceac39 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x11; op1val:0x401854a908ceac39; valaddr_reg:x16; val_offset:280; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f10, 0x0, 0, x16, 280, x17, x15, 176, x18)

inst_36:// fs1 == 0 and fe1 == 0x400 and fm1 == 0xcf84ba749f9c5 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x11; op1val:0x400cf84ba749f9c5; valaddr_reg:x16; val_offset:288; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f10, 0x0, 0, x16, 288, x17, x15, 192, x18)

inst_37:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0xd2d6b7dc59a3a and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x11; op1val:0x3ffd2d6b7dc59a3a; valaddr_reg:x16; val_offset:296; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f10, 0x0, 0, x16, 296, x17, x15, 208, x18)

inst_38:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0x766ba34c2da80 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x11; op1val:0xbfe766ba34c2da80; valaddr_reg:x16; val_offset:304; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f10, 0x0, 0, x16, 304, x17, x15, 224, x18)

inst_39:// fs1 == 0 and fe1 == 0x3fd and fm1 == 0x93fdc7b89296c and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x11; op1val:0x3fd93fdc7b89296c; valaddr_reg:x16; val_offset:312; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f10, 0x0, 0, x16, 312, x17, x15, 240, x18)

inst_40:// fs1 == 1 and fe1 == 0x41e and fm1 == 0xe9b7e5fc9eba4 and rm_val == 0  
// opcode: fcvt.wu.d ; op1:f10; dest:x11; op1val:0xc1ee9b7e5fc9eba4; valaddr_reg:x16; val_offset:320; rmval:0x0; correctval:0; testreg:x18
TEST_FPID_OP(fcvt.wu.d, x11, f10, 0x0, 0, x16, 320, x17, x15, 256, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_fp:
.dword 0x3fc08577924770d3
.dword 0x5caf871c6ee84270
.dword 0x3ca30e08ceb506f6
.dword 0xc212a96d71097999
.dword 0x420c5ec6c6880007
.dword 0xc1f1ce80265039f6
.dword 0xc1ee9b7e5fc9eba4
.dword 0xc1d9136562694646
.dword 0x41c14b91dae98554
.dword 0xc1b889261270dee2
.dword 0xc1a9b4f3d167533a
.dword 0x4197f21608208d09
.dword 0x4183d06169b1dcbf
.dword 0xc17396bad798c9cf
.dword 0x416807dad814d575
.dword 0x41595a4da7298c66
.dword 0x414785036f9fb997
.dword 0x4138c8a1aaac3142
.dword 0x4123d7c9e5f0307e
.dword 0xc115dbbb894deab4
.dword 0x410e8dacf0e58650
.dword 0x40f224c03c53d0e3
.dword 0x40e953b00b54aa22
.dword 0x40d9d02f708cc1b6
.dword 0xc0c3d480fb7f6f5d
.dword 0xc0bc491074f942cb
.dword 0x40a5cd28a96ec2b3
.dword 0x409af9492cb7362c
.dword 0x40843277acca7f0d
.dword 0xc07489b36bd7f503
.dword 0x4065ae6a9a6ab329
.dword 0x405dc3386b9f15c4
.dword 0x4045c74eff1e5bef
.dword 0xc03f3ebcf3d06f86
.dword 0x402137a953e8eb43
.dword 0x401854a908ceac39
.dword 0x400cf84ba749f9c5
.dword 0x3ffd2d6b7dc59a3a
.dword 0xbfe766ba34c2da80
.dword 0x3fd93fdc7b89296c
.dword 0xc1ee9b7e5fc9eba4
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 14*(XLEN/32),4,0xdeadbeef


signature_x19_0:
    .fill 2*(XLEN/32),4,0xdeadbeef


signature_x15_2:
    .fill 18*(XLEN/32),4,0xdeadbeef


signature_x19_1:
    .fill 2*(XLEN/32),4,0xdeadbeef


signature_x15_3:
    .fill 10*(XLEN/32),4,0xdeadbeef


signature_x19_2:
    .fill 2*(XLEN/32),4,0xdeadbeef


signature_x15_4:
    .fill 34*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
