
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source variables.scr
# This file analyze, elaborate and compile vhdl file
# -f indica il formato dei file
# -lib indica dove mettere i file su cui lavora sysnopsys
analyze -f vhdl -lib WORK { ../src/IIR_package_optimized.vhd ../src/IIR_filter_optimized.vhd ../src/IIR_filter_gen_optimized.vhd ../src/register_nbit.vhd}
Running PRESTO HDLC
-- Compiling Source File ../src/IIR_package_optimized.vhd
Compiling Package Declaration TYPE_FOR_IIR_OPTIMIZED_PKG
-- Compiling Source File ../src/IIR_filter_optimized.vhd
Compiling Entity Declaration IIR_FILTER_OPTIMIZED
Compiling Architecture BEHAVIORAL of IIR_FILTER_OPTIMIZED
-- Compiling Source File ../src/IIR_filter_gen_optimized.vhd
Compiling Entity Declaration IIR_FILTER_GEN_OPTIMIZED
Compiling Architecture BEHAVIORAL of IIR_FILTER_GEN_OPTIMIZED
-- Compiling Source File ../src/register_nbit.vhd
Compiling Entity Declaration REGISTER_NBIT
Compiling Architecture BEHAVIOR of REGISTER_NBIT
Warning:  ../src/register_nbit.vhd:20: The architecture behavior has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
1
# preserviamo i nomi delle netlist della rete
set power_preserve_rtl_hier_names true
true
# elaborazione dei file, viene data la top entity
elaborate $top_entity -arch behavioral -lib WORK > $out_dir/elaborate.txt
###  Applico le limitazioni 
# creo il clock di sistema, in ns
create_clock -name MY_CLK -period $period CLK
Warning: Design 'IIR_filter_optimized' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# poichè il clock è un segnale particolare
# setto la proprietà don't touch
# ciò è fatto perchè col comando ungroup vengono modificate tutte
# le celle tranne quelle dont_touch
set_dont_touch_network MY_CLK
Warning: Design 'IIR_filter_optimized' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# setto l'incertezza del clock
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
Warning: Design 'IIR_filter_optimized' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'IIR_filter_optimized' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# setto in ritardo di tutti gli ingressi, che si suppone uguale
set_input_delay 0.5 -max -clock MY_CLK [ remove_from_collection [all_inputs] CLK]
Warning: Design 'IIR_filter_optimized' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# setto il ritardo di tutte le uscite
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
Warning: Design 'IIR_filter_optimized' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# setto il carico di ciascun uscita che si suppone uguale a quello 
#  di un buffer
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A] 
3.40189
set_load $OLOAD [all_outputs]
1
# compilo
compile -exact_map > $out_dir/compile.txt
report_timing > $out_dir/report_timing.txt
report_area > $out_dir/report_area.txt
quit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source variables.scr
# script per salvare la simulazione in modo da effettuare
# poi il calcolo della potenza con la switching activity
# metto tutti i blocchi allo stesso livello di gerarchia
ungroup -all -flatten
Error: Current design is not defined. (UID-4)
0
# per esportare la netlist in verilog dobbiamo cambiare i
# nomi secondo le regole del verilog
change_names -hierarchy -rules verilog
Error: Current design is not defined. (UID-4)
0
# creiamo il file di ritardi della netlist
write_sdf ../netlist/$top_entity.sdf
Error: Current design is not defined. (UID-4)
0
# scriviamo la netlist
write -f verilog -hierarchy -output ../netlist/$top_entity.v
Error: No files or designs were specified. (UID-22)
0
# salviamo i limiti
write_sdc ../netlist/$top_entity.sdc
Error: Current design is not defined. (UID-4)
0
# usciamo da synopsys
# questo dev'essere fatto ogni volta perchè se non si esce
# le nuove simulazioni vengono fatte anche in base a quelle vecchie
# e non sono più riproducibili.
quit 

Thank you...
