Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep 15 12:29:38 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Conv_Accel_Top_control_sets_placed.rpt
| Design       : Conv_Accel_Top
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    80 |
|    Minimum number of control sets                        |    80 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    80 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |             174 |           47 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             288 |           97 |
| Yes          | No                    | Yes                    |             170 |           77 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                      Enable Signal                      |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_128_191_15_15_i_1_n_0     |                                                                |                1 |              2 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_192_255_15_15_i_1__0_n_0 |                                                                |                1 |              2 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_192_255_15_15_i_1_n_0     |                                                                |                1 |              2 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_128_191_15_15_i_1__0_n_0 |                                                                |                1 |              2 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_64_127_15_15_i_1_n_0      |                                                                |                1 |              2 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_0_63_15_15_i_1_n_0        |                                                                |                1 |              2 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_0_63_15_15_i_1__0_n_0    |                                                                |                1 |              2 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_64_127_15_15_i_1__0_n_0  |                                                                |                1 |              2 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   |                                                         |                                                                |                3 |              3 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   |                                                         | processer/rst_w_ctrl                                           |                2 |              3 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_0_63_6_8_i_1__0_n_0      |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_192_255_0_2_i_1_n_0       |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_128_191_9_11_i_1_n_0      |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_0_63_12_14_i_1_n_0        |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_64_127_9_11_i_1_n_0       |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_64_127_0_2_i_1_n_0        |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_64_127_12_14_i_1_n_0      |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_0_63_0_2_i_1__0_n_0      |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_64_127_3_5_i_1__0_n_0    |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_0_63_9_11_i_1__0_n_0     |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_128_191_0_2_i_1__0_n_0   |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_128_191_12_14_i_1__0_n_0 |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_128_191_3_5_i_1__0_n_0   |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_0_63_12_14_i_1__0_n_0    |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_0_63_3_5_i_1__0_n_0      |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_192_255_3_5_i_1__0_n_0   |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_192_255_6_8_i_1_n_0       |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_64_127_6_8_i_1__0_n_0    |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_128_191_6_8_i_1__0_n_0   |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_192_255_12_14_i_1__0_n_0 |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_64_127_9_11_i_1__0_n_0   |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_192_255_6_8_i_1__0_n_0   |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_64_127_0_2_i_1__0_n_0    |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_192_255_9_11_i_1__0_n_0  |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_192_255_0_2_i_1__0_n_0   |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_128_191_9_11_i_1__0_n_0  |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/outputBuffer/mem_reg_64_127_12_14_i_1__0_n_0  |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_64_127_3_5_i_1_n_0        |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_192_255_9_11_i_1_n_0      |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_64_127_6_8_i_1_n_0        |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_128_191_6_8_i_1_n_0       |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_0_63_9_11_i_1_n_0         |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_128_191_0_2_i_1_n_0       |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_0_63_3_5_i_1_n_0          |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_128_191_12_14_i_1_n_0     |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_0_63_6_8_i_1_n_0          |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_0_63_0_2_i_1_n_0          |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_128_191_3_5_i_1_n_0       |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_192_255_12_14_i_1_n_0     |                                                                |                1 |              4 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] | ConvAccel/inputBuffer/mem_reg_192_255_3_5_i_1_n_0       |                                                                |                1 |              4 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | processer/Mloopcnt                                      | processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[20] |                2 |             10 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/matrixAccel/genblk3[0].inputMulti/ready_reg_0 | processer/rst_w_ctrl                                           |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/matrixAccel/genblk3[1].inputMulti/ready_reg_0 | processer/rst_w_ctrl                                           |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/matrixAccel/genblk3[2].inputMulti/ready_reg_0 | processer/rst_w_ctrl                                           |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/dataSet[0][15]_i_1_n_0             |                                                                |               11 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/dataSet[1][15]_i_1_n_0             |                                                                |                6 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/dataSet[6][15]_i_1_n_0             |                                                                |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterSet[2][15]_i_1_n_0           |                                                                |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterSet[0][15]_i_1_n_0           |                                                                |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterSet[3][15]_i_1_n_0           |                                                                |                3 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterSet[4][15]_i_1_n_0           |                                                                |                5 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterSet[5][15]_i_1_n_0           |                                                                |                5 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterSet[6][15]_i_1_n_0           |                                                                |                7 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterSet[1][15]_i_1_n_0           |                                                                |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterSet[7][15]_i_1_n_0           |                                                                |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/dataSet[5][15]_i_1_n_0             |                                                                |                5 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/dataSet[2][15]_i_1_n_0             |                                                                |                6 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterSet[8][15]_i_1_n_0           |                                                                |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/finalAdd                           | processer/rst_w_ctrl                                           |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/dataSet[8][15]_i_1_n_0             |                                                                |                4 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/dataSet[7][15]_i_1_n_0             |                                                                |                5 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/dataSet[3][15]_i_1_n_0             |                                                                |                8 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/dataSet[4][15]_i_1_n_0             |                                                                |                8 |             16 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/datapointer[31]_i_1_n_0            | processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[20] |               17 |             32 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/filterpointer[0]_i_1_n_0           | processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[20] |                8 |             32 |
|  processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[41] |                                                         | processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[20] |               11 |             37 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   |                                                         | processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[20] |               15 |             44 |
|  outBuffClk                                                     |                                                         | processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[20] |                9 |             45 |
|  FIFO_RD_CLK                                                    |                                                         | processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[20] |               10 |             45 |
|  processer/design_1_i/clk_wiz_0/inst/clk_out1                   | ConvAccel/controller/MULTIPLIER_INPUT[47]_i_1_n_0       | processer/design_1_i/processing_system7_0/inst/GPIO_O_BUFG[20] |               50 |             96 |
+-----------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


