// Seed: 3901566578
module module_0 (
    input tri   id_0,
    input wire  id_1,
    input tri   id_2,
    input tri0  id_3,
    input uwire id_4
);
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output supply1 id_2
    , id_34,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    output tri1 id_11,
    input wire id_12,
    input wire id_13,
    input tri id_14,
    input tri1 id_15,
    output tri0 id_16,
    input supply1 id_17
    , id_35,
    input supply0 id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wor id_21,
    input tri1 id_22,
    input supply0 id_23,
    input tri1 id_24,
    output tri1 id_25,
    output wor id_26,
    input supply1 id_27,
    output wor id_28,
    input wire id_29,
    input uwire id_30,
    input supply0 id_31,
    output tri0 id_32
);
  module_0(
      id_4, id_27, id_5, id_4, id_18
  );
endmodule
