Analysis & Synthesis report for Snake
Fri Apr 05 10:06:58 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: Top-level Entity: |Snake
  6. Parameter Settings for User Entity Instance: freqgen:ir_freqgen_0
  7. Parameter Settings for User Entity Instance: freqgen:ir_freqgen_1
  8. Parameter Settings for User Entity Instance: irReceiver:irReceiver_0
  9. Parameter Settings for User Entity Instance: snakegame:snakegame_0
 10. Parameter Settings for User Entity Instance: MatrixDisplay:MatrixDisplay_0
 11. Parameter Settings for User Entity Instance: soundgen:soundgen_0
 12. Parameter Settings for User Entity Instance: soundgen:soundgen_0|freqgen:freqgen_0
 13. Port Connectivity Checks: "pos2grid:pos2grid_0"
 14. Port Connectivity Checks: "freqgen:ir_freqgen_1"
 15. Port Connectivity Checks: "freqgen:ir_freqgen_0"
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Apr 05 10:06:57 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Snake                                       ;
; Top-level Entity Name       ; Snake                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; Snake              ; Snake              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Iteration limit for non-constant Verilog loops                                  ; 300                ; 250                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Snake ;
+----------------+----------------------------------+-------------------+
; Parameter Name ; Value                            ; Type              ;
+----------------+----------------------------------+-------------------+
; UP             ; 00100000110111110110101010010101 ; Unsigned Binary   ;
; DOWN           ; 00100000110111111110101000010101 ; Unsigned Binary   ;
; LEFT           ; 00100000110111110001101011100101 ; Unsigned Binary   ;
; RIGHT          ; 00100000110111111001101001100101 ; Unsigned Binary   ;
+----------------+----------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freqgen:ir_freqgen_0 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; FCLK           ; 50000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freqgen:ir_freqgen_1 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; FCLK           ; 50000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irReceiver:irReceiver_0 ;
+----------------+----------------------------------+------------------+
; Parameter Name ; Value                            ; Type             ;
+----------------+----------------------------------+------------------+
; UP             ; 00100000110111110110101010010101 ; Unsigned Binary  ;
; DOWN           ; 00100000110111111110101000010101 ; Unsigned Binary  ;
; LEFT           ; 00100000110111110001101011100101 ; Unsigned Binary  ;
; RIGHT          ; 00100000110111111001101001100101 ; Unsigned Binary  ;
+----------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: snakegame:snakegame_0  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; UP             ; 00100000110111110110101010010101 ; Unsigned Binary ;
; DOWN           ; 00100000110111111110101000010101 ; Unsigned Binary ;
; LEFT           ; 00100000110111110001101011100101 ; Unsigned Binary ;
; RIGHT          ; 00100000110111111001101001100101 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MatrixDisplay:MatrixDisplay_0 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; scan_reg       ; 00001011 ; Unsigned Binary                                ;
; scan_all       ; 00000111 ; Unsigned Binary                                ;
; decode_reg     ; 00001001 ; Unsigned Binary                                ;
; no_decode      ; 00000000 ; Unsigned Binary                                ;
; on_reg         ; 00001100 ; Unsigned Binary                                ;
; turn_on        ; 00000001 ; Unsigned Binary                                ;
; bright_reg     ; 00001010 ; Unsigned Binary                                ;
; brightness     ; 00001111 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soundgen:soundgen_0                                                 ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; FOOD_NOTES     ; (00000000000000000000000100000110,00000000000000000000000101011101,0000000000000 ; Array/Record ;
;                ; 0000000000111101011)                                                             ;              ;
; GAMEOVER_NOTES ; (00000000000000000000000111101011,00000000000000000000000101011101,0000000000000 ; Array/Record ;
;                ; 0000000000100000110)                                                             ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soundgen:soundgen_0|freqgen:freqgen_0 ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; FCLK           ; 50000000 ; Signed Integer                                         ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pos2grid:pos2grid_0"                                                                                                  ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type    ; Severity         ; Details                                                                                                  ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; grid_row ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; grid_col ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; grid     ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "freqgen:ir_freqgen_1" ;
+--------------+-------+----------+----------------+
; Port         ; Type  ; Severity ; Details        ;
+--------------+-------+----------+----------------+
; freq[6..4]   ; Input ; Info     ; Stuck at VCC   ;
; freq[31..15] ; Input ; Info     ; Stuck at GND   ;
; freq[13..11] ; Input ; Info     ; Stuck at GND   ;
; freq[3..2]   ; Input ; Info     ; Stuck at GND   ;
; freq[14]     ; Input ; Info     ; Stuck at VCC   ;
; freq[10]     ; Input ; Info     ; Stuck at VCC   ;
; freq[9]      ; Input ; Info     ; Stuck at GND   ;
; freq[8]      ; Input ; Info     ; Stuck at VCC   ;
; freq[7]      ; Input ; Info     ; Stuck at GND   ;
; freq[1]      ; Input ; Info     ; Stuck at VCC   ;
; freq[0]      ; Input ; Info     ; Stuck at GND   ;
+--------------+-------+----------+----------------+


+--------------------------------------------------+
; Port Connectivity Checks: "freqgen:ir_freqgen_0" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; freq[31..3] ; Input ; Info     ; Stuck at GND    ;
; freq[1..0]  ; Input ; Info     ; Stuck at GND    ;
; freq[2]     ; Input ; Info     ; Stuck at VCC    ;
+-------------+-------+----------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr 05 10:06:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file soundgen.sv
    Info (12023): Found entity 1: soundgen File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/soundgen.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file decode7.sv
    Info (12023): Found entity 1: decode7 File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/decode7.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file decode2.sv
    Info (12023): Found entity 1: decode2 File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/decode2.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file freqgen.sv
    Info (12023): Found entity 1: freqgen File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/freqgen.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file irreceiver.sv
    Info (12023): Found entity 1: irReceiver File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/irReceiver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file snakegame.sv
    Info (12023): Found entity 1: snakegame File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/snakegame.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pos2grid.sv
    Info (12023): Found entity 1: pos2grid File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/pos2grid.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file matrixdisplay.sv
    Info (12023): Found entity 1: MatrixDisplay File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file snake.sv
    Info (12023): Found entity 1: Snake File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 6
Info (12127): Elaborating entity "Snake" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Snake.sv(126): truncated value with size 32 to match size of target (16) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 126
Warning (10230): Verilog HDL assignment warning at Snake.sv(172): truncated value with size 32 to match size of target (8) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 172
Info (12128): Elaborating entity "decode2" for hierarchy "decode2:decode2_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 96
Info (12128): Elaborating entity "decode7" for hierarchy "decode7:decode7_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 100
Info (12128): Elaborating entity "freqgen" for hierarchy "freqgen:ir_freqgen_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 103
Info (12128): Elaborating entity "irReceiver" for hierarchy "irReceiver:irReceiver_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 105
Warning (10230): Verilog HDL assignment warning at irReceiver.sv(79): truncated value with size 32 to match size of target (6) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/irReceiver.sv Line: 79
Info (12128): Elaborating entity "snakegame" for hierarchy "snakegame:snakegame_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 106
Warning (10230): Verilog HDL assignment warning at snakegame.sv(53): truncated value with size 32 to match size of target (8) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/snakegame.sv Line: 53
Warning (10230): Verilog HDL assignment warning at snakegame.sv(60): truncated value with size 32 to match size of target (8) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/snakegame.sv Line: 60
Warning (10230): Verilog HDL assignment warning at snakegame.sv(67): truncated value with size 32 to match size of target (8) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/snakegame.sv Line: 67
Warning (10230): Verilog HDL assignment warning at snakegame.sv(74): truncated value with size 32 to match size of target (8) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/snakegame.sv Line: 74
Warning (10762): Verilog HDL Case Statement warning at snakegame.sv(48): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/snakegame.sv Line: 48
Warning (10230): Verilog HDL assignment warning at snakegame.sv(80): truncated value with size 32 to match size of target (8) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/snakegame.sv Line: 80
Warning (10230): Verilog HDL assignment warning at snakegame.sv(84): truncated value with size 32 to match size of target (8) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/snakegame.sv Line: 84
Info (12128): Elaborating entity "MatrixDisplay" for hierarchy "MatrixDisplay:MatrixDisplay_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 107
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(47): truncated value with size 32 to match size of target (2) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 47
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(90): truncated value with size 32 to match size of target (2) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 90
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(94): truncated value with size 32 to match size of target (2) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 94
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(127): truncated value with size 32 to match size of target (2) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 127
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(131): truncated value with size 32 to match size of target (2) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 131
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(134): truncated value with size 32 to match size of target (4) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 134
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(150): truncated value with size 32 to match size of target (8) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 150
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(152): truncated value with size 32 to match size of target (8) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 152
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(156): truncated value with size 32 to match size of target (4) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 156
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(157): truncated value with size 32 to match size of target (4) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 157
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(158): truncated value with size 32 to match size of target (4) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 158
Warning (10230): Verilog HDL assignment warning at MatrixDisplay.sv(159): truncated value with size 32 to match size of target (4) File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/MatrixDisplay.sv Line: 159
Info (12128): Elaborating entity "pos2grid" for hierarchy "pos2grid:pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Info (12128): Elaborating entity "soundgen" for hierarchy "soundgen:soundgen_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 109
Error (12002): Port "grid_col[0]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[10]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[11]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[12]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[13]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[14]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[15]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[1]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[2]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[3]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[4]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[5]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[6]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[7]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[8]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_col[9]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[0]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[10]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[11]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[12]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[13]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[14]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[15]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[1]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[2]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[3]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[4]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[5]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[6]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[7]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[8]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Error (12002): Port "grid_row[9]" does not exist in macrofunction "pos2grid_0" File: C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/Snake.sv Line: 108
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/output_files/Snake.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 32 errors, 24 warnings
    Error: Peak virtual memory: 4798 megabytes
    Error: Processing ended: Fri Apr 05 10:06:58 2024
    Error: Elapsed time: 00:00:41
    Error: Total CPU time (on all processors): 00:01:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user/OneDrive/School/6th term/ELEX-7660/LABS/LabProject/ELEX7660-Snake_Game/Integrated Hardware test/output_files/Snake.map.smsg.


