name: vcu118
manufacturer: Xilinx
fpga: xcvu9p-flga2104-2L-e
family: ultrascaleplus
backend_target: vivado
mmbus_architecture: AXI4-Lite
mmbus_base_address: 0x10000000
# How to address each 32-bit (i.e. 4 indicates byte-addressable)
mmbus_address_alignment: 4
sources: []
constraints: []
pcie:
  loc: X1Y2
onehundredgbe:
  refclk_freq_str: "156.25"
  cmac_loc:
    - CMACE4_X0Y7  # QSFP1 (qsfp0) is routed to X1Y48 to X1Y51 GTY QUAD 231
    - CMACE4_X0Y8  # QSFP2 (qsfp1) is routed to X1Y52 to X1Y55 GTY QUAD 232
provides:
  - qsfp0
  - qsfp1
pins:
  # 250MHz, schematic name 250MHZ_CLK1_P|N
  sys_clk_p:
    loc: E12
    iostd: LVDS
  sys_clk_n:
    loc: D12
    iostd: LVDS
  refclk125_p:
    iostd: LVDS
    loc:  AY24
  refclk125_n:
    iostd: LVDS
    loc: AY23
  userclk570_p:
    iostd: LVDS
    loc: AW23
  userclk570_n:
    iostd: LVDS
    loc: AW22
  userclk156_p:
    iostd: LVDS
    loc: H32
  userclk156_n:
    iostd: LVDS
    loc: G32
#### PCIe
  pcie_rst_n:
    loc: AM17
    iostd: LVCMOS18
  pcie_refclk_p:
    loc: AC9
  pcie_gty_rx_p:
    loc:
      - AA4
      - AM4
  pcie_gty_tx_p:
    loc:
      - Y7
      - AM9
#### 100 GbE QSFP support
  qsfp_mgt_ref_clk_p:
    loc:
      - W9
      - R9
      #- AJ15
      #- AD13
      #- AG40
      #- AB42
  qsfp_mgt_ref_clk_n:
    loc:
      - W8
      - R8
      #- AJ14
      #- AD12
      #- AG41
      #- AB43
  qsfp_mgt_rx_p:
    loc:
      - Y2
      - W4
      - V2
      - U4
      - T2
      - R4
      - P2
      - M2
      - AD4
      - AC2
      - AC6
      - AB4
      - AA2
      - Y4
      - W2
      - V4
  qsfp_mgt_rx_n:
    loc:
      - Y1
      - W3
      - V1
      - U3
      - T1
      - R3
      - P1
      - M1
      - AD3
      - AC1
      - AC5
      - AB3
      - AA1
      - Y3
      - W1
      - V3
  qsfp_mgt_tx_p:
    loc:
      - V7
      - T7
      - P7
      - M7
      - L5
      - K7
      - J5
      - H7
      - AD9
      - AC11
      - AB9
      - AA7
      - AA11
      - Y9
      - W7
      - W11
  qsfp_mgt_tx_n:
    loc:
      - V6
      - T6
      - P6
      - M6
      - L4
      - K6
      - J4
      - H6
      - AD8
      - AC10
      - AB8
      - AA6
      - AA10
      - Y8
      - W6
      - W10
  qsfp_modsell_ls:
    iostd: LVCMOS18
    loc: [AM21, AN23]
  qsfp_modprsl_ls:
    iostd: LVCMOS18
    loc: [AL21, AN24]
  qsfp_resetl_ls:
    iostd: LVCMOS18
    loc: [BA22, AY22]
  qsfp_intl_ls:
    iostd: LVCMOS18
    loc: [AP21, AT21]
  qsfp_lpmode_ls:
    iostd: LVCMOS18
    loc: [AN21, AT24]
#### UART / SPI / GPIO
  usb_tx:
    iostd: LVCMOS18
    loc: AW25
  usb_rx:
    iostd: LVCMOS18
    loc: BB21
  # Use GPIO 9,10,11,12 for SPI
  miso:
    loc: BJ29
    iostd: LVCMOS18
  mosi:
    loc: BG32
    iostd: LVCMOS18
  sclk:
    loc: BF32
    iostd: LVCMOS18
  cs_n:
    loc: BK30
    iostd: LVCMOS18
  led:
    iostd: LVCMOS12
    drive_strength: 8 #HP banks don't support the default of 12
    loc:
      - AT32
      - AV34
      - AY30
      - BB32
      - BF32
#### 1GbE
  gbe_phy_mdio:
    iostd: LVCMOS18
    loc: AR23
  gbe_phy_mdc:
    iostd: LVCMOS18
    loc: AV23
  gbe_phy_power_down_n:
    iostd: LVCMOS18
    loc: AR24
  gbe_phy_sgmii_in_n:
    iostd: DIFF_HSTL_I_18
    loc: AV21
  gbe_phy_sgmii_in_p:
    iostd: DIFF_HSTL_I_18
    loc: AU21
  gbe_phy_sgmii_out_n:
    iostd: DIFF_HSTL_I_18
    loc: AV24
  gbe_phy_sgmii_out_p:
    iostd: DIFF_HSTL_I_18
    loc: AU24
  gbe_phy_sgmii_clk_n:
    iostd: DIFF_HSTL_I_18
    loc: AU22
  gbe_phy_sgmii_clk_p:
    iostd: DIFF_HSTL_I_18
    loc: AT22
  gbe_phy_rst_n:
    iostd: LVCMOS18
    loc: BA21
  gbe_phy_gpio:
    iostd: LVCMOS18
    loc: AR22
  gbe_phy_clk_out:
    iostd: LVCMOS18
    loc: AU23
  eth_clk_p: 
    loc: 
      - CLKOUT1_P
  eth_clk_n:
    loc: 
      - CLKOUT1_N    
  sfp_disable:
    loc:
      - RESETL
  mgt_tx_p:
    loc:
      - TX1P
      - TX2P
      - TX3P
      - TX4P
  mgt_tx_n:
    loc:
      - TX1N
      - TX2N
      - TX3N
      - TX4N
  mgt_rx_p:
    loc:
      - RX1P
      - RX2P
      - RX3P
      - RX4P
  mgt_rx_n:
    loc:
      - RX1N
      - RX2N
      - RX3N
      - RX4N
  spi_flash_csn:
    iostd: LVCMOS18
    loc: AJ11
  spi_flash_clk:
    iostd: LVCMOS18
    loc: AF13
  spi_flash_data:
    iostd: LVCMOS18
    loc: 
      - AP11
      - AN11
      - AM11
      - AL11
