<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LanaiMemAluCombiner.cpp source code [llvm/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Lanai</a>/<a href='LanaiMemAluCombiner.cpp.html'>LanaiMemAluCombiner.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- LanaiMemAluCombiner.cpp - Pass to combine memory &amp; ALU operations -===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>// Simple pass to combine memory and ALU operations</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td><i>// The Lanai ISA supports instructions where a load/store modifies the base</i></td></tr>
<tr><th id="11">11</th><td><i>// register used in the load/store operation. This pass finds suitable</i></td></tr>
<tr><th id="12">12</th><td><i>// load/store and ALU instructions and combines them into one instruction.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// For example,</i></td></tr>
<tr><th id="15">15</th><td><i>//   ld [ %r6 -- ], %r12</i></td></tr>
<tr><th id="16">16</th><td><i>// is a supported instruction that is not currently generated by the instruction</i></td></tr>
<tr><th id="17">17</th><td><i>// selection pass of this backend. This pass generates these instructions by</i></td></tr>
<tr><th id="18">18</th><td><i>// merging</i></td></tr>
<tr><th id="19">19</th><td><i>//   add %r6, -4, %r6</i></td></tr>
<tr><th id="20">20</th><td><i>// followed by</i></td></tr>
<tr><th id="21">21</th><td><i>//   ld [ %r6 ], %r12</i></td></tr>
<tr><th id="22">22</th><td><i>// in the same machine basic block into one machine instruction.</i></td></tr>
<tr><th id="23">23</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="LanaiAluCode.h.html">"LanaiAluCode.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="LanaiTargetMachine.h.html">"LanaiTargetMachine.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="37">37</th><td><u>#include <span class='error' title="&apos;LanaiGenInstrInfo.inc&apos; file not found">"LanaiGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"lanai-mem-alu-combiner"</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLdStAluCombined = {&quot;lanai-mem-alu-combiner&quot;, &quot;NumLdStAluCombined&quot;, &quot;Number of memory and ALU instructions combined&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLdStAluCombined" title='NumLdStAluCombined' data-ref="NumLdStAluCombined">NumLdStAluCombined</dfn>, <q>"Number of memory and ALU instructions combined"</q>);</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>static</em> <span class="namespace">llvm::cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableMemAluCombiner" title='DisableMemAluCombiner' data-type='llvm::cl::opt&lt;bool&gt;' data-ref="DisableMemAluCombiner">DisableMemAluCombiner</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="44">44</th><td>    <q>"disable-lanai-mem-alu-combiner"</q>, <span class="namespace">llvm::cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="45">45</th><td>    <span class="namespace">llvm::cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Do not combine ALU and memory operators"</q>),</td></tr>
<tr><th id="46">46</th><td>    <span class="namespace">llvm::cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="49">49</th><td><em>void</em> <a class="decl" href="#91" title='llvm::initializeLanaiMemAluCombinerPass' data-ref="_ZN4llvm33initializeLanaiMemAluCombinerPassERNS_12PassRegistryE">initializeLanaiMemAluCombinerPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;);</td></tr>
<tr><th id="50">50</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>namespace</b> {</td></tr>
<tr><th id="53">53</th><td><b>typedef</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu typedef" id="(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</dfn>;</td></tr>
<tr><th id="54">54</th><td><b>typedef</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="tu typedef" id="(anonymousnamespace)::MfIterator" title='(anonymous namespace)::MfIterator' data-type='MachineFunction::iterator' data-ref="(anonymousnamespace)::MfIterator">MfIterator</dfn>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::LanaiMemAluCombiner" title='(anonymous namespace)::LanaiMemAluCombiner' data-ref="(anonymousnamespace)::LanaiMemAluCombiner">LanaiMemAluCombiner</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="57">57</th><td><b>public</b>:</td></tr>
<tr><th id="58">58</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::LanaiMemAluCombiner::ID" title='(anonymous namespace)::LanaiMemAluCombiner::ID' data-type='char' data-ref="(anonymousnamespace)::LanaiMemAluCombiner::ID">ID</dfn>;</td></tr>
<tr><th id="59">59</th><td>  <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119LanaiMemAluCombinerC1Ev" title='(anonymous namespace)::LanaiMemAluCombiner::LanaiMemAluCombiner' data-type='void (anonymous namespace)::LanaiMemAluCombiner::LanaiMemAluCombiner()' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombinerC1Ev">LanaiMemAluCombiner</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::LanaiMemAluCombiner::ID" title='(anonymous namespace)::LanaiMemAluCombiner::ID' data-use='a' data-ref="(anonymousnamespace)::LanaiMemAluCombiner::ID">ID</a>) {</td></tr>
<tr><th id="60">60</th><td>    <a class="ref" href="#91" title='llvm::initializeLanaiMemAluCombinerPass' data-ref="_ZN4llvm33initializeLanaiMemAluCombinerPassERNS_12PassRegistryE">initializeLanaiMemAluCombinerPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119LanaiMemAluCombiner11getPassNameEv" title='(anonymous namespace)::LanaiMemAluCombiner::getPassName' data-type='llvm::StringRef (anonymous namespace)::LanaiMemAluCombiner::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119LanaiMemAluCombiner11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="64">64</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Lanai load / store optimization pass"</q>;</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_119LanaiMemAluCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::LanaiMemAluCombiner::runOnMachineFunction' data-type='bool (anonymous namespace)::LanaiMemAluCombiner::runOnMachineFunction(llvm::MachineFunction &amp; F)' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1F" title='F' data-type='llvm::MachineFunction &amp;' data-ref="1F">F</dfn>) override;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119LanaiMemAluCombiner21getRequiredPropertiesEv" title='(anonymous namespace)::LanaiMemAluCombiner::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::LanaiMemAluCombiner::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_119LanaiMemAluCombiner21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="70">70</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="71">71</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><b>private</b>:</td></tr>
<tr><th id="75">75</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_119LanaiMemAluCombiner27findClosestSuitableAluInstrEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::LanaiMemAluCombiner::findClosestSuitableAluInstr' data-type='MbbIterator (anonymous namespace)::LanaiMemAluCombiner::findClosestSuitableAluInstr(llvm::MachineBasicBlock * BB, const MbbIterator &amp; MemInstr, bool Decrement)' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner27findClosestSuitableAluInstrEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">findClosestSuitableAluInstr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="2BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="2BB">BB</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                          <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> &amp;<dfn class="local col3 decl" id="3MemInstr" title='MemInstr' data-type='const MbbIterator &amp;' data-ref="3MemInstr">MemInstr</dfn>,</td></tr>
<tr><th id="77">77</th><td>                                          <em>bool</em> <dfn class="local col4 decl" id="4Decrement" title='Decrement' data-type='bool' data-ref="4Decrement">Decrement</dfn>);</td></tr>
<tr><th id="78">78</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b" title='(anonymous namespace)::LanaiMemAluCombiner::insertMergedInstruction' data-type='void (anonymous namespace)::LanaiMemAluCombiner::insertMergedInstruction(llvm::MachineBasicBlock * BB, const MbbIterator &amp; MemInstr, const MbbIterator &amp; AluInstr, bool Before)' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b">insertMergedInstruction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="5BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="5BB">BB</dfn>,</td></tr>
<tr><th id="79">79</th><td>                               <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> &amp;<dfn class="local col6 decl" id="6MemInstr" title='MemInstr' data-type='const MbbIterator &amp;' data-ref="6MemInstr">MemInstr</dfn>,</td></tr>
<tr><th id="80">80</th><td>                               <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> &amp;<dfn class="local col7 decl" id="7AluInstr" title='AluInstr' data-type='const MbbIterator &amp;' data-ref="7AluInstr">AluInstr</dfn>, <em>bool</em> <dfn class="local col8 decl" id="8Before" title='Before' data-type='bool' data-ref="8Before">Before</dfn>);</td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119LanaiMemAluCombiner25combineMemAluInBasicBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LanaiMemAluCombiner::combineMemAluInBasicBlock' data-type='bool (anonymous namespace)::LanaiMemAluCombiner::combineMemAluInBasicBlock(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner25combineMemAluInBasicBlockEPN4llvm17MachineBasicBlockE">combineMemAluInBasicBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="9BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="9BB">BB</dfn>);</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i  data-doc="(anonymousnamespace)::LanaiMemAluCombiner::TII">// Target machine description which we query for register names, data</i></td></tr>
<tr><th id="84">84</th><td><i  data-doc="(anonymousnamespace)::LanaiMemAluCombiner::TII">  // layout, etc.</i></td></tr>
<tr><th id="85">85</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::LanaiMemAluCombiner::TII" title='(anonymous namespace)::LanaiMemAluCombiner::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::LanaiMemAluCombiner::TII">TII</dfn>;</td></tr>
<tr><th id="86">86</th><td>};</td></tr>
<tr><th id="87">87</th><td>} <i>// namespace</i></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::LanaiMemAluCombiner" title='(anonymous namespace)::LanaiMemAluCombiner' data-ref="(anonymousnamespace)::LanaiMemAluCombiner">LanaiMemAluCombiner</a>::<dfn class="tu decl def" id="(anonymousnamespace)::LanaiMemAluCombiner::ID" title='(anonymous namespace)::LanaiMemAluCombiner::ID' data-type='char' data-ref="(anonymousnamespace)::LanaiMemAluCombiner::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeLanaiMemAluCombinerPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Lanai memory ALU combiner pass&quot;, &quot;lanai-mem-alu-combiner&quot;, &amp;LanaiMemAluCombiner::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;LanaiMemAluCombiner&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeLanaiMemAluCombinerPassFlag; void llvm::initializeLanaiMemAluCombinerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeLanaiMemAluCombinerPassFlag, initializeLanaiMemAluCombinerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::LanaiMemAluCombiner" title='(anonymous namespace)::LanaiMemAluCombiner' data-ref="(anonymousnamespace)::LanaiMemAluCombiner">LanaiMemAluCombiner</a>, <a class="macro" href="#39" title="&quot;lanai-mem-alu-combiner&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="92">92</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Lanai memory ALU combiner pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><b>namespace</b> {</td></tr>
<tr><th id="95">95</th><td><em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_16isSplsEt" title='(anonymous namespace)::isSpls' data-type='bool (anonymous namespace)::isSpls(uint16_t Opcode)' data-ref="_ZN12_GLOBAL__N_16isSplsEt">isSpls</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="10Opcode" title='Opcode' data-type='uint16_t' data-ref="10Opcode">Opcode</dfn>) { <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::splsIdempotent(Opcode) == Opcode; }</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i  data-doc="_ZN12_GLOBAL__N_112mergedOpcodeEjb">// Determine the opcode for the merged instruction created by considering the</i></td></tr>
<tr><th id="98">98</th><td><i  data-doc="_ZN12_GLOBAL__N_112mergedOpcodeEjb">// old memory operation's opcode and whether the merged opcode will have an</i></td></tr>
<tr><th id="99">99</th><td><i  data-doc="_ZN12_GLOBAL__N_112mergedOpcodeEjb">// immediate offset.</i></td></tr>
<tr><th id="100">100</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112mergedOpcodeEjb" title='(anonymous namespace)::mergedOpcode' data-type='unsigned int (anonymous namespace)::mergedOpcode(unsigned int OldOpcode, bool ImmediateOffset)' data-ref="_ZN12_GLOBAL__N_112mergedOpcodeEjb">mergedOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="11OldOpcode" title='OldOpcode' data-type='unsigned int' data-ref="11OldOpcode">OldOpcode</dfn>, <em>bool</em> <dfn class="local col2 decl" id="12ImmediateOffset" title='ImmediateOffset' data-type='bool' data-ref="12ImmediateOffset">ImmediateOffset</dfn>) {</td></tr>
<tr><th id="101">101</th><td>  <b>switch</b> (<a class="local col1 ref" href="#11OldOpcode" title='OldOpcode' data-ref="11OldOpcode">OldOpcode</a>) {</td></tr>
<tr><th id="102">102</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RI:</td></tr>
<tr><th id="103">103</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RR:</td></tr>
<tr><th id="104">104</th><td>    <b>if</b> (ImmediateOffset)</td></tr>
<tr><th id="105">105</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RI;</td></tr>
<tr><th id="106">106</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDW_RR;</td></tr>
<tr><th id="107">107</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHs_RI:</td></tr>
<tr><th id="108">108</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHs_RR:</td></tr>
<tr><th id="109">109</th><td>    <b>if</b> (ImmediateOffset)</td></tr>
<tr><th id="110">110</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHs_RI;</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHs_RR;</td></tr>
<tr><th id="112">112</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHz_RI:</td></tr>
<tr><th id="113">113</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHz_RR:</td></tr>
<tr><th id="114">114</th><td>    <b>if</b> (ImmediateOffset)</td></tr>
<tr><th id="115">115</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHz_RI;</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDHz_RR;</td></tr>
<tr><th id="117">117</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBs_RI:</td></tr>
<tr><th id="118">118</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBs_RR:</td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (ImmediateOffset)</td></tr>
<tr><th id="120">120</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBs_RI;</td></tr>
<tr><th id="121">121</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBs_RR;</td></tr>
<tr><th id="122">122</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBz_RI:</td></tr>
<tr><th id="123">123</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBz_RR:</td></tr>
<tr><th id="124">124</th><td>    <b>if</b> (ImmediateOffset)</td></tr>
<tr><th id="125">125</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBz_RI;</td></tr>
<tr><th id="126">126</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::LDBz_RR;</td></tr>
<tr><th id="127">127</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RI:</td></tr>
<tr><th id="128">128</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RR:</td></tr>
<tr><th id="129">129</th><td>    <b>if</b> (ImmediateOffset)</td></tr>
<tr><th id="130">130</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RI;</td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SW_RR;</td></tr>
<tr><th id="132">132</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STB_RI:</td></tr>
<tr><th id="133">133</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STB_RR:</td></tr>
<tr><th id="134">134</th><td>    <b>if</b> (ImmediateOffset)</td></tr>
<tr><th id="135">135</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STB_RI;</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STB_RR;</td></tr>
<tr><th id="137">137</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STH_RI:</td></tr>
<tr><th id="138">138</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STH_RR:</td></tr>
<tr><th id="139">139</th><td>    <b>if</b> (ImmediateOffset)</td></tr>
<tr><th id="140">140</th><td>      <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STH_RI;</td></tr>
<tr><th id="141">141</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::STH_RR;</td></tr>
<tr><th id="142">142</th><td>  <b>default</b>:</td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td>}</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i  data-doc="_ZN12_GLOBAL__N_121isNonVolatileMemoryOpERKN4llvm12MachineInstrE">// Check if the machine instruction has non-volatile memory operands of the type</i></td></tr>
<tr><th id="148">148</th><td><i  data-doc="_ZN12_GLOBAL__N_121isNonVolatileMemoryOpERKN4llvm12MachineInstrE">// supported for combining with ALU instructions.</i></td></tr>
<tr><th id="149">149</th><td><em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121isNonVolatileMemoryOpERKN4llvm12MachineInstrE" title='(anonymous namespace)::isNonVolatileMemoryOp' data-type='bool (anonymous namespace)::isNonVolatileMemoryOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_121isNonVolatileMemoryOpERKN4llvm12MachineInstrE">isNonVolatileMemoryOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="13MI">MI</dfn>) {</td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (!<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i>// Determine if the machine instruction is a supported memory operation by</i></td></tr>
<tr><th id="154">154</th><td><i>  // testing if the computed merge opcode is a valid memory operation opcode.</i></td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (<a class="tu ref" href="#_ZN12_GLOBAL__N_112mergedOpcodeEjb" title='(anonymous namespace)::mergedOpcode' data-use='c' data-ref="_ZN12_GLOBAL__N_112mergedOpcodeEjb">mergedOpcode</a>(<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <b>false</b>) == <var>0</var>)</td></tr>
<tr><th id="156">156</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="14MemOperand" title='MemOperand' data-type='const llvm::MachineMemOperand *' data-ref="14MemOperand">MemOperand</dfn> = *<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>// Don't move volatile memory accesses</i></td></tr>
<tr><th id="161">161</th><td><i>  // TODO: unclear if we need to be as conservative about atomics</i></td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (<a class="local col4 ref" href="#14MemOperand" title='MemOperand' data-ref="14MemOperand">MemOperand</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>() || <a class="local col4 ref" href="#14MemOperand" title='MemOperand' data-ref="14MemOperand">MemOperand</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i  data-doc="_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_">// Test to see if two machine operands are of the same type. This test is less</i></td></tr>
<tr><th id="169">169</th><td><i  data-doc="_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_">// strict than the MachineOperand::isIdenticalTo function.</i></td></tr>
<tr><th id="170">170</th><td><em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_" title='(anonymous namespace)::isSameOperand' data-type='bool (anonymous namespace)::isSameOperand(const llvm::MachineOperand &amp; Op1, const llvm::MachineOperand &amp; Op2)' data-ref="_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_">isSameOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="15Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="15Op1">Op1</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="16Op2" title='Op2' data-type='const llvm::MachineOperand &amp;' data-ref="16Op2">Op2</dfn>) {</td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (<a class="local col5 ref" href="#15Op1" title='Op1' data-ref="15Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() != <a class="local col6 ref" href="#16Op2" title='Op2' data-ref="16Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>())</td></tr>
<tr><th id="172">172</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <b>switch</b> (<a class="local col5 ref" href="#15Op1" title='Op1' data-ref="15Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>:</td></tr>
<tr><th id="176">176</th><td>    <b>return</b> <a class="local col5 ref" href="#15Op1" title='Op1' data-ref="15Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#16Op2" title='Op2' data-ref="16Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="178">178</th><td>    <b>return</b> <a class="local col5 ref" href="#15Op1" title='Op1' data-ref="15Op1">Op1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col6 ref" href="#16Op2" title='Op2' data-ref="16Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="179">179</th><td>  <b>default</b>:</td></tr>
<tr><th id="180">180</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="181">181</th><td>  }</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113isZeroOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::isZeroOperand' data-type='bool (anonymous namespace)::isZeroOperand(const llvm::MachineOperand &amp; Op)' data-ref="_ZN12_GLOBAL__N_113isZeroOperandERKN4llvm14MachineOperandE">isZeroOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="17Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="17Op">Op</dfn>) {</td></tr>
<tr><th id="185">185</th><td>  <b>return</b> ((Op.isReg() &amp;&amp; Op.getReg() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::R0) ||</td></tr>
<tr><th id="186">186</th><td>          (Op.isImm() &amp;&amp; Op.getImm() == <var>0</var>));</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i  data-doc="_ZN12_GLOBAL__N_112InstrUsesRegERKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEEPKNS0_14MachineOperandE">// Determines whether a register is used by an instruction.</i></td></tr>
<tr><th id="190">190</th><td><em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112InstrUsesRegERKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEEPKNS0_14MachineOperandE" title='(anonymous namespace)::InstrUsesReg' data-type='bool (anonymous namespace)::InstrUsesReg(const MbbIterator &amp; Instr, const llvm::MachineOperand * Reg)' data-ref="_ZN12_GLOBAL__N_112InstrUsesRegERKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEEPKNS0_14MachineOperandE">InstrUsesReg</dfn>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> &amp;<dfn class="local col8 decl" id="18Instr" title='Instr' data-type='const MbbIterator &amp;' data-ref="18Instr">Instr</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="19Reg" title='Reg' data-type='const llvm::MachineOperand *' data-ref="19Reg">Reg</dfn>) {</td></tr>
<tr><th id="191">191</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator">const_mop_iterator</a> <dfn class="local col0 decl" id="20Mop" title='Mop' data-type='MachineInstr::const_mop_iterator' data-ref="20Mop">Mop</dfn> = <a class="local col8 ref" href="#18Instr" title='Instr' data-ref="18Instr">Instr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>();</td></tr>
<tr><th id="192">192</th><td>       <a class="local col0 ref" href="#20Mop" title='Mop' data-ref="20Mop">Mop</a> != <a class="local col8 ref" href="#18Instr" title='Instr' data-ref="18Instr">Instr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>(); ++<a class="local col0 ref" href="#20Mop" title='Mop' data-ref="20Mop">Mop</a>) {</td></tr>
<tr><th id="193">193</th><td>    <b>if</b> (<a class="tu ref" href="#_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_" title='(anonymous namespace)::isSameOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_">isSameOperand</a>(*<a class="local col0 ref" href="#20Mop" title='Mop' data-ref="20Mop">Mop</a>, *<a class="local col9 ref" href="#19Reg" title='Reg' data-ref="19Reg">Reg</a>))</td></tr>
<tr><th id="194">194</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="195">195</th><td>  }</td></tr>
<tr><th id="196">196</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="197">197</th><td>}</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i  data-doc="_ZN12_GLOBAL__N_113mergedAluCodeEj">// Converts between machine opcode and AluCode.</i></td></tr>
<tr><th id="200">200</th><td><i  data-doc="_ZN12_GLOBAL__N_113mergedAluCodeEj">// Flag using/modifying ALU operations should not be considered for merging and</i></td></tr>
<tr><th id="201">201</th><td><i  data-doc="_ZN12_GLOBAL__N_113mergedAluCodeEj">// are omitted from this list.</i></td></tr>
<tr><th id="202">202</th><td><span class="namespace">LPAC::</span><a class="type" href="LanaiAluCode.h.html#llvm::LPAC::AluCode" title='llvm::LPAC::AluCode' data-ref="llvm::LPAC::AluCode">AluCode</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113mergedAluCodeEj" title='(anonymous namespace)::mergedAluCode' data-type='LPAC::AluCode (anonymous namespace)::mergedAluCode(unsigned int AluOpcode)' data-ref="_ZN12_GLOBAL__N_113mergedAluCodeEj">mergedAluCode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="21AluOpcode" title='AluOpcode' data-type='unsigned int' data-ref="21AluOpcode">AluOpcode</dfn>) {</td></tr>
<tr><th id="203">203</th><td>  <b>switch</b> (<a class="local col1 ref" href="#21AluOpcode" title='AluOpcode' data-ref="21AluOpcode">AluOpcode</a>) {</td></tr>
<tr><th id="204">204</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADD_I_LO:</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADD_R:</td></tr>
<tr><th id="206">206</th><td>    <b>return</b> LPAC::ADD;</td></tr>
<tr><th id="207">207</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_I_LO:</td></tr>
<tr><th id="208">208</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SUB_R:</td></tr>
<tr><th id="209">209</th><td>    <b>return</b> LPAC::SUB;</td></tr>
<tr><th id="210">210</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::AND_I_LO:</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::AND_R:</td></tr>
<tr><th id="212">212</th><td>    <b>return</b> LPAC::AND;</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::OR_I_LO:</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::OR_R:</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> LPAC::OR;</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::XOR_I_LO:</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::XOR_R:</td></tr>
<tr><th id="218">218</th><td>    <b>return</b> LPAC::XOR;</td></tr>
<tr><th id="219">219</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SHL_R:</td></tr>
<tr><th id="220">220</th><td>    <b>return</b> LPAC::SHL;</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SRL_R:</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> LPAC::SRL;</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SRA_R:</td></tr>
<tr><th id="224">224</th><td>    <b>return</b> LPAC::SRA;</td></tr>
<tr><th id="225">225</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SA_I:</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::SL_I:</td></tr>
<tr><th id="227">227</th><td>  <b>default</b>:</td></tr>
<tr><th id="228">228</th><td>    <b>return</b> LPAC::UNKNOWN;</td></tr>
<tr><th id="229">229</th><td>  }</td></tr>
<tr><th id="230">230</th><td>}</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i  data-doc="_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b">// Insert a new combined memory and ALU operation instruction.</i></td></tr>
<tr><th id="233">233</th><td><i  data-doc="_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b">//</i></td></tr>
<tr><th id="234">234</th><td><i  data-doc="_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b">// This function builds a new machine instruction using the MachineInstrBuilder</i></td></tr>
<tr><th id="235">235</th><td><i  data-doc="_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b">// class and inserts it before the memory instruction.</i></td></tr>
<tr><th id="236">236</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::LanaiMemAluCombiner" title='(anonymous namespace)::LanaiMemAluCombiner' data-ref="(anonymousnamespace)::LanaiMemAluCombiner">LanaiMemAluCombiner</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b" title='(anonymous namespace)::LanaiMemAluCombiner::insertMergedInstruction' data-type='void (anonymous namespace)::LanaiMemAluCombiner::insertMergedInstruction(llvm::MachineBasicBlock * BB, const MbbIterator &amp; MemInstr, const MbbIterator &amp; AluInstr, bool Before)' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b">insertMergedInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="22BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="22BB">BB</dfn>,</td></tr>
<tr><th id="237">237</th><td>                                                  <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> &amp;<dfn class="local col3 decl" id="23MemInstr" title='MemInstr' data-type='const MbbIterator &amp;' data-ref="23MemInstr">MemInstr</dfn>,</td></tr>
<tr><th id="238">238</th><td>                                                  <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> &amp;<dfn class="local col4 decl" id="24AluInstr" title='AluInstr' data-type='const MbbIterator &amp;' data-ref="24AluInstr">AluInstr</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                                  <em>bool</em> <dfn class="local col5 decl" id="25Before" title='Before' data-type='bool' data-ref="25Before">Before</dfn>) {</td></tr>
<tr><th id="240">240</th><td>  <i>// Insert new combined load/store + alu operation</i></td></tr>
<tr><th id="241">241</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="26Dest" title='Dest' data-type='llvm::MachineOperand' data-ref="26Dest">Dest</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col3 ref" href="#23MemInstr" title='MemInstr' data-ref="23MemInstr">MemInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="27Base" title='Base' data-type='llvm::MachineOperand' data-ref="27Base">Base</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col3 ref" href="#23MemInstr" title='MemInstr' data-ref="23MemInstr">MemInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col8 decl" id="28MemOffset" title='MemOffset' data-type='llvm::MachineOperand' data-ref="28MemOffset">MemOffset</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col3 ref" href="#23MemInstr" title='MemInstr' data-ref="23MemInstr">MemInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="29AluOffset" title='AluOffset' data-type='llvm::MachineOperand' data-ref="29AluOffset">AluOffset</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col4 ref" href="#24AluInstr" title='AluInstr' data-ref="24AluInstr">AluInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i>// Abort if ALU offset is not a register or immediate</i></td></tr>
<tr><th id="247">247</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((AluOffset.isReg() || AluOffset.isImm()) &amp;&amp; &quot;Unsupported operand type in merge&quot;) ? void (0) : __assert_fail (&quot;(AluOffset.isReg() || AluOffset.isImm()) &amp;&amp; \&quot;Unsupported operand type in merge\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp&quot;, 248, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#29AluOffset" title='AluOffset' data-ref="29AluOffset">AluOffset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col9 ref" href="#29AluOffset" title='AluOffset' data-ref="29AluOffset">AluOffset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) &amp;&amp;</td></tr>
<tr><th id="248">248</th><td>         <q>"Unsupported operand type in merge"</q>);</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <i>// Determined merged instructions opcode and ALU code</i></td></tr>
<tr><th id="251">251</th><td>  <span class="namespace">LPAC::</span><a class="type" href="LanaiAluCode.h.html#llvm::LPAC::AluCode" title='llvm::LPAC::AluCode' data-ref="llvm::LPAC::AluCode">AluCode</a> <dfn class="local col0 decl" id="30AluOpcode" title='AluOpcode' data-type='LPAC::AluCode' data-ref="30AluOpcode">AluOpcode</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_113mergedAluCodeEj" title='(anonymous namespace)::mergedAluCode' data-use='c' data-ref="_ZN12_GLOBAL__N_113mergedAluCodeEj">mergedAluCode</a>(<a class="local col4 ref" href="#24AluInstr" title='AluInstr' data-ref="24AluInstr">AluInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31NewOpc" title='NewOpc' data-type='unsigned int' data-ref="31NewOpc">NewOpc</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_112mergedOpcodeEjb" title='(anonymous namespace)::mergedOpcode' data-use='c' data-ref="_ZN12_GLOBAL__N_112mergedOpcodeEjb">mergedOpcode</a>(<a class="local col3 ref" href="#23MemInstr" title='MemInstr' data-ref="23MemInstr">MemInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col9 ref" href="#29AluOffset" title='AluOffset' data-ref="29AluOffset">AluOffset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AluOpcode != LPAC::UNKNOWN &amp;&amp; &quot;Unknown ALU code in merging&quot;) ? void (0) : __assert_fail (&quot;AluOpcode != LPAC::UNKNOWN &amp;&amp; \&quot;Unknown ALU code in merging\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp&quot;, 254, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#30AluOpcode" title='AluOpcode' data-ref="30AluOpcode">AluOpcode</a> != LPAC::<a class="enum" href="LanaiAluCode.h.html#llvm::LPAC::AluCode::UNKNOWN" title='llvm::LPAC::AluCode::UNKNOWN' data-ref="llvm::LPAC::AluCode::UNKNOWN">UNKNOWN</a> &amp;&amp; <q>"Unknown ALU code in merging"</q>);</td></tr>
<tr><th id="255">255</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpc != 0 &amp;&amp; &quot;Unknown merged node opcode&quot;) ? void (0) : __assert_fail (&quot;NewOpc != 0 &amp;&amp; \&quot;Unknown merged node opcode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp&quot;, 255, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#31NewOpc" title='NewOpc' data-ref="31NewOpc">NewOpc</a> != <var>0</var> &amp;&amp; <q>"Unknown merged node opcode"</q>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i>// Build and insert new machine instruction</i></td></tr>
<tr><th id="258">258</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="32InstrBuilder" title='InstrBuilder' data-type='llvm::MachineInstrBuilder' data-ref="32InstrBuilder">InstrBuilder</dfn> =</td></tr>
<tr><th id="259">259</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col2 ref" href="#22BB" title='BB' data-ref="22BB">BB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#23MemInstr" title='MemInstr' data-ref="23MemInstr">MemInstr</a>, <a class="local col3 ref" href="#23MemInstr" title='MemInstr' data-ref="23MemInstr">MemInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member" href="#(anonymousnamespace)::LanaiMemAluCombiner::TII" title='(anonymous namespace)::LanaiMemAluCombiner::TII' data-use='r' data-ref="(anonymousnamespace)::LanaiMemAluCombiner::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#31NewOpc" title='NewOpc' data-ref="31NewOpc">NewOpc</a>));</td></tr>
<tr><th id="260">260</th><td>  <a class="local col2 ref" href="#32InstrBuilder" title='InstrBuilder' data-ref="32InstrBuilder">InstrBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#26Dest" title='Dest' data-ref="26Dest">Dest</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<b>true</b>));</td></tr>
<tr><th id="261">261</th><td>  <a class="local col2 ref" href="#32InstrBuilder" title='InstrBuilder' data-ref="32InstrBuilder">InstrBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#27Base" title='Base' data-ref="27Base">Base</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i>// Add offset to machine instruction</i></td></tr>
<tr><th id="264">264</th><td>  <b>if</b> (<a class="local col9 ref" href="#29AluOffset" title='AluOffset' data-ref="29AluOffset">AluOffset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="265">265</th><td>    <a class="local col2 ref" href="#32InstrBuilder" title='InstrBuilder' data-ref="32InstrBuilder">InstrBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#29AluOffset" title='AluOffset' data-ref="29AluOffset">AluOffset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="266">266</th><td>  <b>else</b> <b>if</b> (<a class="local col9 ref" href="#29AluOffset" title='AluOffset' data-ref="29AluOffset">AluOffset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="267">267</th><td>    <a class="local col2 ref" href="#32InstrBuilder" title='InstrBuilder' data-ref="32InstrBuilder">InstrBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#29AluOffset" title='AluOffset' data-ref="29AluOffset">AluOffset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="268">268</th><td>  <b>else</b></td></tr>
<tr><th id="269">269</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported ld/st ALU merge.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp&quot;, 269)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported ld/st ALU merge."</q>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i>// Create a pre-op if the ALU operation preceded the memory operation or the</i></td></tr>
<tr><th id="272">272</th><td><i>  // MemOffset is non-zero (i.e. the memory value should be adjusted before</i></td></tr>
<tr><th id="273">273</th><td><i>  // accessing it), else create a post-op.</i></td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="local col5 ref" href="#25Before" title='Before' data-ref="25Before">Before</a> || !<a class="tu ref" href="#_ZN12_GLOBAL__N_113isZeroOperandERKN4llvm14MachineOperandE" title='(anonymous namespace)::isZeroOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_113isZeroOperandERKN4llvm14MachineOperandE">isZeroOperand</a>(<a class="local col8 ref" href="#28MemOffset" title='MemOffset' data-ref="28MemOffset">MemOffset</a>))</td></tr>
<tr><th id="275">275</th><td>    <a class="local col2 ref" href="#32InstrBuilder" title='InstrBuilder' data-ref="32InstrBuilder">InstrBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">LPAC::</span><a class="ref" href="LanaiAluCode.h.html#_ZN4llvm4LPACL9makePreOpEj" title='llvm::LPAC::makePreOp' data-ref="_ZN4llvm4LPACL9makePreOpEj">makePreOp</a>(<a class="local col0 ref" href="#30AluOpcode" title='AluOpcode' data-ref="30AluOpcode">AluOpcode</a>));</td></tr>
<tr><th id="276">276</th><td>  <b>else</b></td></tr>
<tr><th id="277">277</th><td>    <a class="local col2 ref" href="#32InstrBuilder" title='InstrBuilder' data-ref="32InstrBuilder">InstrBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">LPAC::</span><a class="ref" href="LanaiAluCode.h.html#_ZN4llvm4LPACL10makePostOpEj" title='llvm::LPAC::makePostOp' data-ref="_ZN4llvm4LPACL10makePostOpEj">makePostOp</a>(<a class="local col0 ref" href="#30AluOpcode" title='AluOpcode' data-ref="30AluOpcode">AluOpcode</a>));</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i>// Transfer memory operands.</i></td></tr>
<tr><th id="280">280</th><td>  <a class="local col2 ref" href="#32InstrBuilder" title='InstrBuilder' data-ref="32InstrBuilder">InstrBuilder</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="local col3 ref" href="#23MemInstr" title='MemInstr' data-ref="23MemInstr">MemInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><i  data-doc="_ZN12_GLOBAL__N_118isSuitableAluInstrEbRKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEERKNS0_14MachineOperandES8_">// Function determines if ALU operation (in alu_iter) can be combined with</i></td></tr>
<tr><th id="284">284</th><td><i  data-doc="_ZN12_GLOBAL__N_118isSuitableAluInstrEbRKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEERKNS0_14MachineOperandES8_">// a load/store with base and offset.</i></td></tr>
<tr><th id="285">285</th><td><em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118isSuitableAluInstrEbRKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEERKNS0_14MachineOperandES8_" title='(anonymous namespace)::isSuitableAluInstr' data-type='bool (anonymous namespace)::isSuitableAluInstr(bool IsSpls, const MbbIterator &amp; AluIter, const llvm::MachineOperand &amp; Base, const llvm::MachineOperand &amp; Offset)' data-ref="_ZN12_GLOBAL__N_118isSuitableAluInstrEbRKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEERKNS0_14MachineOperandES8_">isSuitableAluInstr</dfn>(<em>bool</em> <dfn class="local col3 decl" id="33IsSpls" title='IsSpls' data-type='bool' data-ref="33IsSpls">IsSpls</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> &amp;<dfn class="local col4 decl" id="34AluIter" title='AluIter' data-type='const MbbIterator &amp;' data-ref="34AluIter">AluIter</dfn>,</td></tr>
<tr><th id="286">286</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="35Base" title='Base' data-type='const llvm::MachineOperand &amp;' data-ref="35Base">Base</dfn>,</td></tr>
<tr><th id="287">287</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="36Offset" title='Offset' data-type='const llvm::MachineOperand &amp;' data-ref="36Offset">Offset</dfn>) {</td></tr>
<tr><th id="288">288</th><td>  <i>// ALU operations have 3 operands</i></td></tr>
<tr><th id="289">289</th><td>  <b>if</b> (<a class="local col4 ref" href="#34AluIter" title='AluIter' data-ref="34AluIter">AluIter</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>3</var>)</td></tr>
<tr><th id="290">290</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="37Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="37Dest">Dest</dfn> = <a class="local col4 ref" href="#34AluIter" title='AluIter' data-ref="34AluIter">AluIter</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="293">293</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="38Op1" title='Op1' data-type='llvm::MachineOperand &amp;' data-ref="38Op1">Op1</dfn> = <a class="local col4 ref" href="#34AluIter" title='AluIter' data-ref="34AluIter">AluIter</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="294">294</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="39Op2" title='Op2' data-type='llvm::MachineOperand &amp;' data-ref="39Op2">Op2</dfn> = <a class="local col4 ref" href="#34AluIter" title='AluIter' data-ref="34AluIter">AluIter</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i>// Only match instructions using the base register as destination and with the</i></td></tr>
<tr><th id="297">297</th><td><i>  // base and first operand equal</i></td></tr>
<tr><th id="298">298</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_" title='(anonymous namespace)::isSameOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_">isSameOperand</a>(<a class="local col7 ref" href="#37Dest" title='Dest' data-ref="37Dest">Dest</a>, <a class="local col5 ref" href="#35Base" title='Base' data-ref="35Base">Base</a>) || !<a class="tu ref" href="#_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_" title='(anonymous namespace)::isSameOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_113isSameOperandERKN4llvm14MachineOperandES3_">isSameOperand</a>(<a class="local col7 ref" href="#37Dest" title='Dest' data-ref="37Dest">Dest</a>, <a class="local col8 ref" href="#38Op1" title='Op1' data-ref="38Op1">Op1</a>))</td></tr>
<tr><th id="299">299</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <b>if</b> (<a class="local col9 ref" href="#39Op2" title='Op2' data-ref="39Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="302">302</th><td>    <i>// It is not a match if the 2nd operand in the ALU operation is an</i></td></tr>
<tr><th id="303">303</th><td><i>    // immediate but the ALU operation is not an addition.</i></td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (AluIter-&gt;getOpcode() != <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::ADD_I_LO)</td></tr>
<tr><th id="305">305</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>    <b>if</b> (Offset.isReg() &amp;&amp; Offset.getReg() == <span class='error' title="use of undeclared identifier &apos;Lanai&apos;">Lanai</span>::R0)</td></tr>
<tr><th id="308">308</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>    <b>if</b> (<a class="local col6 ref" href="#36Offset" title='Offset' data-ref="36Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="311">311</th><td>        ((<a class="local col6 ref" href="#36Offset" title='Offset' data-ref="36Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="312">312</th><td>          <i>// Check that the Op2 would fit in the immediate field of the</i></td></tr>
<tr><th id="313">313</th><td><i>          // memory operation.</i></td></tr>
<tr><th id="314">314</th><td>          ((<a class="local col3 ref" href="#33IsSpls" title='IsSpls' data-ref="33IsSpls">IsSpls</a> &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>10</var>&gt;(<a class="local col9 ref" href="#39Op2" title='Op2' data-ref="39Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) ||</td></tr>
<tr><th id="315">315</th><td>           (!<a class="local col3 ref" href="#33IsSpls" title='IsSpls' data-ref="33IsSpls">IsSpls</a> &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#39Op2" title='Op2' data-ref="39Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())))) ||</td></tr>
<tr><th id="316">316</th><td>         <a class="local col6 ref" href="#36Offset" title='Offset' data-ref="36Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col9 ref" href="#39Op2" title='Op2' data-ref="39Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="317">317</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="318">318</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#39Op2" title='Op2' data-ref="39Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="319">319</th><td>    <i>// The Offset and 2nd operand are both registers and equal</i></td></tr>
<tr><th id="320">320</th><td>    <b>if</b> (<a class="local col6 ref" href="#36Offset" title='Offset' data-ref="36Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#39Op2" title='Op2' data-ref="39Op2">Op2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col6 ref" href="#36Offset" title='Offset' data-ref="36Offset">Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="321">321</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="322">322</th><td>  } <b>else</b></td></tr>
<tr><th id="323">323</th><td>    <i>// Only consider operations with register or immediate values</i></td></tr>
<tr><th id="324">324</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="327">327</th><td>}</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> <a class="tu type" href="#(anonymousnamespace)::LanaiMemAluCombiner" title='(anonymous namespace)::LanaiMemAluCombiner' data-ref="(anonymousnamespace)::LanaiMemAluCombiner">LanaiMemAluCombiner</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119LanaiMemAluCombiner27findClosestSuitableAluInstrEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::LanaiMemAluCombiner::findClosestSuitableAluInstr' data-type='MbbIterator (anonymous namespace)::LanaiMemAluCombiner::findClosestSuitableAluInstr(llvm::MachineBasicBlock * BB, const MbbIterator &amp; MemInstr, const bool Decrement)' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner27findClosestSuitableAluInstrEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">findClosestSuitableAluInstr</dfn>(</td></tr>
<tr><th id="330">330</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="40BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="40BB">BB</dfn>, <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> &amp;<dfn class="local col1 decl" id="41MemInstr" title='MemInstr' data-type='const MbbIterator &amp;' data-ref="41MemInstr">MemInstr</dfn>, <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="42Decrement" title='Decrement' data-type='const bool' data-ref="42Decrement">Decrement</dfn>) {</td></tr>
<tr><th id="331">331</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="43Base" title='Base' data-type='llvm::MachineOperand *' data-ref="43Base">Base</dfn> = &amp;<a class="local col1 ref" href="#41MemInstr" title='MemInstr' data-ref="41MemInstr">MemInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="332">332</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="44Offset" title='Offset' data-type='llvm::MachineOperand *' data-ref="44Offset">Offset</dfn> = &amp;<a class="local col1 ref" href="#41MemInstr" title='MemInstr' data-ref="41MemInstr">MemInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="333">333</th><td>  <em>bool</em> <dfn class="local col5 decl" id="45IsSpls" title='IsSpls' data-type='bool' data-ref="45IsSpls">IsSpls</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_16isSplsEt" title='(anonymous namespace)::isSpls' data-use='c' data-ref="_ZN12_GLOBAL__N_16isSplsEt">isSpls</a>(<a class="local col1 ref" href="#41MemInstr" title='MemInstr' data-ref="41MemInstr">MemInstr</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> <dfn class="local col6 decl" id="46First" title='First' data-type='MbbIterator' data-ref="46First">First</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#41MemInstr" title='MemInstr' data-ref="41MemInstr">MemInstr</a>;</td></tr>
<tr><th id="336">336</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> <dfn class="local col7 decl" id="47Last" title='Last' data-type='MbbIterator' data-ref="47Last">Last</dfn> = <a class="local col2 ref" href="#42Decrement" title='Decrement' data-ref="42Decrement">Decrement</a> ? <a class="local col0 ref" href="#40BB" title='BB' data-ref="40BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() : <a class="local col0 ref" href="#40BB" title='BB' data-ref="40BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <b>while</b> (<a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#47Last" title='Last' data-ref="47Last">Last</a>) {</td></tr>
<tr><th id="339">339</th><td>    <a class="local col2 ref" href="#42Decrement" title='Decrement' data-ref="42Decrement">Decrement</a> ? <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a> : <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <b>if</b> (<a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#47Last" title='Last' data-ref="47Last">Last</a>)</td></tr>
<tr><th id="342">342</th><td>      <b>break</b>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>    <i>// Skip over debug instructions</i></td></tr>
<tr><th id="345">345</th><td>    <b>if</b> (<a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="346">346</th><td>      <b>continue</b>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>    <b>if</b> (<a class="tu ref" href="#_ZN12_GLOBAL__N_118isSuitableAluInstrEbRKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEERKNS0_14MachineOperandES8_" title='(anonymous namespace)::isSuitableAluInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_118isSuitableAluInstrEbRKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEERKNS0_14MachineOperandES8_">isSuitableAluInstr</a>(<a class="local col5 ref" href="#45IsSpls" title='IsSpls' data-ref="45IsSpls">IsSpls</a>, <a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a>, *<a class="local col3 ref" href="#43Base" title='Base' data-ref="43Base">Base</a>, *<a class="local col4 ref" href="#44Offset" title='Offset' data-ref="44Offset">Offset</a>)) {</td></tr>
<tr><th id="349">349</th><td>      <b>return</b> <a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a>;</td></tr>
<tr><th id="350">350</th><td>    }</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>    <i>// Usage of the base or offset register is not a form suitable for merging.</i></td></tr>
<tr><th id="353">353</th><td>    <b>if</b> (<a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#47Last" title='Last' data-ref="47Last">Last</a>) {</td></tr>
<tr><th id="354">354</th><td>      <b>if</b> (<a class="tu ref" href="#_ZN12_GLOBAL__N_112InstrUsesRegERKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEEPKNS0_14MachineOperandE" title='(anonymous namespace)::InstrUsesReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112InstrUsesRegERKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEEPKNS0_14MachineOperandE">InstrUsesReg</a>(<a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a>, <a class="local col3 ref" href="#43Base" title='Base' data-ref="43Base">Base</a>))</td></tr>
<tr><th id="355">355</th><td>        <b>break</b>;</td></tr>
<tr><th id="356">356</th><td>      <b>if</b> (<a class="local col4 ref" href="#44Offset" title='Offset' data-ref="44Offset">Offset</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="tu ref" href="#_ZN12_GLOBAL__N_112InstrUsesRegERKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEEPKNS0_14MachineOperandE" title='(anonymous namespace)::InstrUsesReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112InstrUsesRegERKN4llvm26MachineInstrBundleIteratorINS0_12MachineInstrELb0EEEPKNS0_14MachineOperandE">InstrUsesReg</a>(<a class="local col6 ref" href="#46First" title='First' data-ref="46First">First</a>, <a class="local col4 ref" href="#44Offset" title='Offset' data-ref="44Offset">Offset</a>))</td></tr>
<tr><th id="357">357</th><td>        <b>break</b>;</td></tr>
<tr><th id="358">358</th><td>    }</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#41MemInstr" title='MemInstr' data-ref="41MemInstr">MemInstr</a>;</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::LanaiMemAluCombiner" title='(anonymous namespace)::LanaiMemAluCombiner' data-ref="(anonymousnamespace)::LanaiMemAluCombiner">LanaiMemAluCombiner</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119LanaiMemAluCombiner25combineMemAluInBasicBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LanaiMemAluCombiner::combineMemAluInBasicBlock' data-type='bool (anonymous namespace)::LanaiMemAluCombiner::combineMemAluInBasicBlock(llvm::MachineBasicBlock * BB)' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner25combineMemAluInBasicBlockEPN4llvm17MachineBasicBlockE">combineMemAluInBasicBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="48BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="48BB">BB</dfn>) {</td></tr>
<tr><th id="365">365</th><td>  <em>bool</em> <dfn class="local col9 decl" id="49Modified" title='Modified' data-type='bool' data-ref="49Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> <dfn class="local col0 decl" id="50MBBIter" title='MBBIter' data-type='MbbIterator' data-ref="50MBBIter">MBBIter</dfn> = <a class="local col8 ref" href="#48BB" title='BB' data-ref="48BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col1 decl" id="51End" title='End' data-type='MbbIterator' data-ref="51End">End</dfn> = <a class="local col8 ref" href="#48BB" title='BB' data-ref="48BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="368">368</th><td>  <b>while</b> (<a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#51End" title='End' data-ref="51End">End</a>) {</td></tr>
<tr><th id="369">369</th><td>    <em>bool</em> <dfn class="local col2 decl" id="52IsMemOp" title='IsMemOp' data-type='bool' data-ref="52IsMemOp">IsMemOp</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_121isNonVolatileMemoryOpERKN4llvm12MachineInstrE" title='(anonymous namespace)::isNonVolatileMemoryOp' data-use='c' data-ref="_ZN12_GLOBAL__N_121isNonVolatileMemoryOpERKN4llvm12MachineInstrE">isNonVolatileMemoryOp</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <b>if</b> (<a class="local col2 ref" href="#52IsMemOp" title='IsMemOp' data-ref="52IsMemOp">IsMemOp</a>) {</td></tr>
<tr><th id="372">372</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="53AluOperand" title='AluOperand' data-type='llvm::MachineOperand' data-ref="53AluOperand">AluOperand</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="373">373</th><td>      <em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="54DestReg" title='DestReg' data-type='unsigned int' data-ref="54DestReg">DestReg</dfn> = <a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="374">374</th><td>                   <dfn class="local col5 decl" id="55BaseReg" title='BaseReg' data-type='unsigned int' data-ref="55BaseReg">BaseReg</dfn> = <a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="375">375</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AluOperand.isImm() &amp;&amp; &quot;Unexpected memory operator type&quot;) ? void (0) : __assert_fail (&quot;AluOperand.isImm() &amp;&amp; \&quot;Unexpected memory operator type\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp&quot;, 375, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#53AluOperand" title='AluOperand' data-ref="53AluOperand">AluOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Unexpected memory operator type"</q>);</td></tr>
<tr><th id="376">376</th><td>      <span class="namespace">LPAC::</span><a class="type" href="LanaiAluCode.h.html#llvm::LPAC::AluCode" title='llvm::LPAC::AluCode' data-ref="llvm::LPAC::AluCode">AluCode</a> <dfn class="local col6 decl" id="56AluOpcode" title='AluOpcode' data-type='LPAC::AluCode' data-ref="56AluOpcode">AluOpcode</dfn> = <b>static_cast</b>&lt;<span class="namespace">LPAC::</span><a class="type" href="LanaiAluCode.h.html#llvm::LPAC::AluCode" title='llvm::LPAC::AluCode' data-ref="llvm::LPAC::AluCode">AluCode</a>&gt;(<a class="local col3 ref" href="#53AluOperand" title='AluOperand' data-ref="53AluOperand">AluOperand</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>      <i>// Skip memory operations that already modify the base register or if</i></td></tr>
<tr><th id="379">379</th><td><i>      // the destination and base register are the same</i></td></tr>
<tr><th id="380">380</th><td>      <b>if</b> (!<span class="namespace">LPAC::</span><a class="ref" href="LanaiAluCode.h.html#_ZN4llvm4LPACL10modifiesOpEj" title='llvm::LPAC::modifiesOp' data-ref="_ZN4llvm4LPACL10modifiesOpEj">modifiesOp</a>(<a class="local col6 ref" href="#56AluOpcode" title='AluOpcode' data-ref="56AluOpcode">AluOpcode</a>) &amp;&amp; <a class="local col4 ref" href="#54DestReg" title='DestReg' data-ref="54DestReg">DestReg</a> != <a class="local col5 ref" href="#55BaseReg" title='BaseReg' data-ref="55BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="381">381</th><td>        <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="57Inc" title='Inc' data-type='int' data-ref="57Inc">Inc</dfn> = <var>0</var>; <a class="local col7 ref" href="#57Inc" title='Inc' data-ref="57Inc">Inc</a> &lt;= <var>1</var>; ++<a class="local col7 ref" href="#57Inc" title='Inc' data-ref="57Inc">Inc</a>) {</td></tr>
<tr><th id="382">382</th><td>          <a class="tu typedef" href="#(anonymousnamespace)::MbbIterator" title='(anonymous namespace)::MbbIterator' data-type='MachineBasicBlock::iterator' data-ref="(anonymousnamespace)::MbbIterator">MbbIterator</a> <dfn class="local col8 decl" id="58AluIter" title='AluIter' data-type='MbbIterator' data-ref="58AluIter">AluIter</dfn> =</td></tr>
<tr><th id="383">383</th><td>              <a class="tu member" href="#_ZN12_GLOBAL__N_119LanaiMemAluCombiner27findClosestSuitableAluInstrEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb" title='(anonymous namespace)::LanaiMemAluCombiner::findClosestSuitableAluInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner27findClosestSuitableAluInstrEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEb">findClosestSuitableAluInstr</a>(<a class="local col8 ref" href="#48BB" title='BB' data-ref="48BB">BB</a>, <a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a>, <a class="local col7 ref" href="#57Inc" title='Inc' data-ref="57Inc">Inc</a> == <var>0</var>);</td></tr>
<tr><th id="384">384</th><td>          <b>if</b> (<a class="local col8 ref" href="#58AluIter" title='AluIter' data-ref="58AluIter">AluIter</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a>) {</td></tr>
<tr><th id="385">385</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b" title='(anonymous namespace)::LanaiMemAluCombiner::insertMergedInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner23insertMergedInstructionEPN4llvm17MachineBasicBlockERKNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES8_b">insertMergedInstruction</a>(<a class="local col8 ref" href="#48BB" title='BB' data-ref="48BB">BB</a>, <a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a>, <a class="local col8 ref" href="#58AluIter" title='AluIter' data-ref="58AluIter">AluIter</a>, <a class="local col7 ref" href="#57Inc" title='Inc' data-ref="57Inc">Inc</a> == <var>0</var>);</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>            <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#41" title='NumLdStAluCombined' data-ref="NumLdStAluCombined">NumLdStAluCombined</a>;</td></tr>
<tr><th id="388">388</th><td>            <a class="local col9 ref" href="#49Modified" title='Modified' data-ref="49Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>            <i>// Erase the matching ALU instruction</i></td></tr>
<tr><th id="391">391</th><td>            <a class="local col8 ref" href="#48BB" title='BB' data-ref="48BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#58AluIter" title='AluIter' data-ref="58AluIter">AluIter</a>);</td></tr>
<tr><th id="392">392</th><td>            <i>// Erase old load/store instruction</i></td></tr>
<tr><th id="393">393</th><td>            <a class="local col8 ref" href="#48BB" title='BB' data-ref="48BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>);</td></tr>
<tr><th id="394">394</th><td>            <b>break</b>;</td></tr>
<tr><th id="395">395</th><td>          }</td></tr>
<tr><th id="396">396</th><td>        }</td></tr>
<tr><th id="397">397</th><td>      }</td></tr>
<tr><th id="398">398</th><td>    }</td></tr>
<tr><th id="399">399</th><td>    <b>if</b> (<a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#51End" title='End' data-ref="51End">End</a>)</td></tr>
<tr><th id="400">400</th><td>      <b>break</b>;</td></tr>
<tr><th id="401">401</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#50MBBIter" title='MBBIter' data-ref="50MBBIter">MBBIter</a>;</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <b>return</b> <a class="local col9 ref" href="#49Modified" title='Modified' data-ref="49Modified">Modified</a>;</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i  data-doc="_ZN12_GLOBAL__N_119LanaiMemAluCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE">// Driver function that iterates over the machine basic building blocks of a</i></td></tr>
<tr><th id="408">408</th><td><i  data-doc="_ZN12_GLOBAL__N_119LanaiMemAluCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE">// machine function</i></td></tr>
<tr><th id="409">409</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::LanaiMemAluCombiner" title='(anonymous namespace)::LanaiMemAluCombiner' data-ref="(anonymousnamespace)::LanaiMemAluCombiner">LanaiMemAluCombiner</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119LanaiMemAluCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::LanaiMemAluCombiner::runOnMachineFunction' data-type='bool (anonymous namespace)::LanaiMemAluCombiner::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="59MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="59MF">MF</dfn>) {</td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableMemAluCombiner" title='DisableMemAluCombiner' data-use='m' data-ref="DisableMemAluCombiner">DisableMemAluCombiner</a>)</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  TII <span class='error' title="assigning to &apos;const llvm::TargetInstrInfo *&apos; from incompatible type &apos;const llvm::LanaiInstrInfo *&apos;">=</span> MF.getSubtarget&lt;LanaiSubtarget&gt;().getInstrInfo();</td></tr>
<tr><th id="414">414</th><td>  <em>bool</em> <dfn class="local col0 decl" id="60Modified" title='Modified' data-type='bool' data-ref="60Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="415">415</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::MfIterator" title='(anonymous namespace)::MfIterator' data-type='MachineFunction::iterator' data-ref="(anonymousnamespace)::MfIterator">MfIterator</a> <dfn class="local col1 decl" id="61MFI" title='MFI' data-type='MfIterator' data-ref="61MFI">MFI</dfn> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(); <a class="local col1 ref" href="#61MFI" title='MFI' data-ref="61MFI">MFI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#61MFI" title='MFI' data-ref="61MFI">MFI</a>) {</td></tr>
<tr><th id="416">416</th><td>    <a class="local col0 ref" href="#60Modified" title='Modified' data-ref="60Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_119LanaiMemAluCombiner25combineMemAluInBasicBlockEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::LanaiMemAluCombiner::combineMemAluInBasicBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombiner25combineMemAluInBasicBlockEPN4llvm17MachineBasicBlockE">combineMemAluInBasicBlock</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#61MFI" title='MFI' data-ref="61MFI">MFI</a>);</td></tr>
<tr><th id="417">417</th><td>  }</td></tr>
<tr><th id="418">418</th><td>  <b>return</b> <a class="local col0 ref" href="#60Modified" title='Modified' data-ref="60Modified">Modified</a>;</td></tr>
<tr><th id="419">419</th><td>}</td></tr>
<tr><th id="420">420</th><td>} <i>// namespace</i></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createLanaiMemAluCombinerPassEv" title='llvm::createLanaiMemAluCombinerPass' data-ref="_ZN4llvm29createLanaiMemAluCombinerPassEv">createLanaiMemAluCombinerPass</dfn>() {</td></tr>
<tr><th id="423">423</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::LanaiMemAluCombiner" title='(anonymous namespace)::LanaiMemAluCombiner' data-ref="(anonymousnamespace)::LanaiMemAluCombiner">LanaiMemAluCombiner</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119LanaiMemAluCombinerC1Ev" title='(anonymous namespace)::LanaiMemAluCombiner::LanaiMemAluCombiner' data-use='c' data-ref="_ZN12_GLOBAL__N_119LanaiMemAluCombinerC1Ev">(</a>);</td></tr>
<tr><th id="424">424</th><td>}</td></tr>
<tr><th id="425">425</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
