{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604503825839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604503825852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 16:30:25 2020 " "Processing started: Wed Nov 04 16:30:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604503825852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604503825852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MACv2 -c MACv2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MACv2 -c MACv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604503825852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604503826483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "macv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file macv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MACv2-bhv " "Found design unit 1: MACv2-bhv" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836020 ""} { "Info" "ISGN_ENTITY_NAME" "1 MACv2 " "Found entity 1: MACv2" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604503836020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int2hexdisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file int2hexdisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2hexdisp-bhv " "Found design unit 1: int2hexdisp-bhv" {  } { { "int2hexdisp.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/int2hexdisp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836022 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2hexdisp " "Found entity 1: int2hexdisp" {  } { { "int2hexdisp.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/int2hexdisp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604503836022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-bhv " "Found design unit 1: timer-bhv" {  } { { "timer.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/timer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836023 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604503836023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-bhv " "Found design unit 1: MAC-bhv" {  } { { "MAC.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MAC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836025 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MAC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604503836025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "common.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/common.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836027 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "common.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/common.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604503836027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604503836027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MACv2 " "Elaborating entity \"MACv2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604503836077 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MACv2.vhd(10) " "VHDL Signal Declaration warning at MACv2.vhd(10): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604503836078 "|MACv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2hexdisp int2hexdisp:disp " "Elaborating entity \"int2hexdisp\" for hierarchy \"int2hexdisp:disp\"" {  } { { "MACv2.vhd" "disp" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604503836220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer1 " "Elaborating entity \"timer\" for hierarchy \"timer:timer1\"" {  } { { "MACv2.vhd" "timer1" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604503836222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:MAC0 " "Elaborating entity \"MAC\" for hierarchy \"MAC:MAC0\"" {  } { { "MACv2.vhd" "MAC0" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604503836223 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604503838300 "|MACv2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604503838300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604503838606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604503839406 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604503839406 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604503839720 "|MACv2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604503839720 "|MACv2|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604503839720 "|MACv2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MACv2.vhd" "" { Text "D:/Google_Drive/Uni/Master/M Y1 1A/Embedded Computer Architectures/MACv2/MACv2.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604503839720 "|MACv2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604503839720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1152 " "Implemented 1152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604503839724 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604503839724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1069 " "Implemented 1069 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604503839724 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604503839724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604503839724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604503839736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 16:30:39 2020 " "Processing ended: Wed Nov 04 16:30:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604503839736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604503839736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604503839736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604503839736 ""}
