verilog
module crash (n0 n1 n2 n3 n0 n4);
endmodule

spice
X1 1 2 3 crash
.op
.end
