DECL|INTEL_SPI_CLK_DIV_MASK|macro|INTEL_SPI_CLK_DIV_MASK
DECL|INTEL_SPI_DDS_RATE_MASK|macro|INTEL_SPI_DDS_RATE_MASK
DECL|INTEL_SPI_DSS_RATE|macro|INTEL_SPI_DSS_RATE
DECL|INTEL_SPI_REG_DDS_RATE|macro|INTEL_SPI_REG_DDS_RATE
DECL|INTEL_SPI_REG_SSCR0|macro|INTEL_SPI_REG_SSCR0
DECL|INTEL_SPI_REG_SSCR1|macro|INTEL_SPI_REG_SSCR1
DECL|INTEL_SPI_REG_SSDR|macro|INTEL_SPI_REG_SSDR
DECL|INTEL_SPI_REG_SSSR|macro|INTEL_SPI_REG_SSSR
DECL|INTEL_SPI_SSCR0_DSS|macro|INTEL_SPI_SSCR0_DSS
DECL|INTEL_SPI_SSCR0_SCR|macro|INTEL_SPI_SSCR0_SCR
DECL|INTEL_SPI_SSCR0_SSE_BIT|macro|INTEL_SPI_SSCR0_SSE_BIT
DECL|INTEL_SPI_SSCR0_SSE|macro|INTEL_SPI_SSCR0_SSE
DECL|INTEL_SPI_SSCR1_EFWR|macro|INTEL_SPI_SSCR1_EFWR
DECL|INTEL_SPI_SSCR1_LBM|macro|INTEL_SPI_SSCR1_LBM
DECL|INTEL_SPI_SSCR1_RFT_DFLT|macro|INTEL_SPI_SSCR1_RFT_DFLT
DECL|INTEL_SPI_SSCR1_RFT_MASK|macro|INTEL_SPI_SSCR1_RFT_MASK
DECL|INTEL_SPI_SSCR1_RFT|macro|INTEL_SPI_SSCR1_RFT
DECL|INTEL_SPI_SSCR1_RIE|macro|INTEL_SPI_SSCR1_RIE
DECL|INTEL_SPI_SSCR1_SPH|macro|INTEL_SPI_SSCR1_SPH
DECL|INTEL_SPI_SSCR1_SPO|macro|INTEL_SPI_SSCR1_SPO
DECL|INTEL_SPI_SSCR1_STRF|macro|INTEL_SPI_SSCR1_STRF
DECL|INTEL_SPI_SSCR1_TFT_DFLT|macro|INTEL_SPI_SSCR1_TFT_DFLT
DECL|INTEL_SPI_SSCR1_TFT_MASK|macro|INTEL_SPI_SSCR1_TFT_MASK
DECL|INTEL_SPI_SSCR1_TFT|macro|INTEL_SPI_SSCR1_TFT
DECL|INTEL_SPI_SSCR1_TIE_BIT|macro|INTEL_SPI_SSCR1_TIE_BIT
DECL|INTEL_SPI_SSCR1_TIE|macro|INTEL_SPI_SSCR1_TIE
DECL|INTEL_SPI_SSSR_BSY_BIT|macro|INTEL_SPI_SSSR_BSY_BIT
DECL|INTEL_SPI_SSSR_RFL_EMPTY|macro|INTEL_SPI_SSSR_RFL_EMPTY
DECL|INTEL_SPI_SSSR_RFL_MASK|macro|INTEL_SPI_SSSR_RFL_MASK
DECL|INTEL_SPI_SSSR_RFL|macro|INTEL_SPI_SSSR_RFL
DECL|INTEL_SPI_SSSR_RFS|macro|INTEL_SPI_SSSR_RFS
DECL|INTEL_SPI_SSSR_RNE|macro|INTEL_SPI_SSSR_RNE
DECL|INTEL_SPI_SSSR_ROR_BIT|macro|INTEL_SPI_SSSR_ROR_BIT
DECL|INTEL_SPI_SSSR_ROR|macro|INTEL_SPI_SSSR_ROR
DECL|INTEL_SPI_SSSR_TFL_EMPTY|macro|INTEL_SPI_SSSR_TFL_EMPTY
DECL|INTEL_SPI_SSSR_TFL_MASK|macro|INTEL_SPI_SSSR_TFL_MASK
DECL|INTEL_SPI_SSSR_TFL|macro|INTEL_SPI_SSSR_TFL
DECL|INTEL_SPI_SSSR_TFS|macro|INTEL_SPI_SSSR_TFS
DECL|INTEL_SPI_SSSR_TNF|macro|INTEL_SPI_SSSR_TNF
DECL|__SPI_INTEL_PRIV_H__|macro|__SPI_INTEL_PRIV_H__
DECL|config_func|member|spi_intel_config_t config_func;
DECL|cs_gpio_name|member|char *cs_gpio_name;
DECL|cs_gpio_pin|member|uint32_t cs_gpio_pin;
DECL|cs_gpio_port|member|struct device *cs_gpio_port;
DECL|error|member|uint8_t error;
DECL|irq|member|uint32_t irq;
DECL|padding|member|uint8_t padding[3];
DECL|pci_dev|member|struct pci_dev_info pci_dev;
DECL|r_buf_len|member|uint32_t r_buf_len;
DECL|received|member|uint32_t received;
DECL|regs|member|uint32_t regs;
DECL|rx_buf|member|uint8_t *rx_buf;
DECL|spi_intel_config_t|typedef|typedef void (*spi_intel_config_t)(void);
DECL|spi_intel_config|struct|struct spi_intel_config {
DECL|spi_intel_data|struct|struct spi_intel_data {
DECL|sscr0|member|uint32_t sscr0;
DECL|sscr1|member|uint32_t sscr1;
DECL|sync|member|device_sync_call_t sync;
DECL|t_buf_len|member|uint32_t t_buf_len;
DECL|trans_len|member|uint32_t trans_len;
DECL|transmitted|member|uint32_t transmitted;
DECL|tx_buf|member|uint8_t *tx_buf;
