#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xab66f0 .scope module, "tb_ro_integrated" "tb_ro_integrated" 2 41;
 .timescale -9 -12;
P_0xab2480 .param/l "PERIOD_CORE_0" 0 2 54, +C4<00000000000000000000001100100000>;
P_0xab24c0 .param/l "PERIOD_CORE_1" 0 2 58, +C4<0000000000000000000000000000000000000000000000000000011001000000>;
P_0xab2500 .param/l "PERIOD_CORE_2" 0 2 62, +C4<0000000000000000000000000000000000000000000000000000110010000000>;
P_0xab2540 .param/l "PERIOD_CORE_3" 0 2 66, +C4<0000000000000000000000000000000000000000000000000001100100000000>;
P_0xab2580 .param/l "PERIOD_CORE_4" 0 2 70, +C4<0000000000000000000000000000000000000000000000000011001000000000>;
P_0xab25c0 .param/l "PERIOD_CORE_5" 0 2 74, +C4<0000000000000000000000000000000000000000000000000110010000000000>;
P_0xab2600 .param/l "PERIOD_CORE_6" 0 2 79, +C4<0000000000000000000000000000000000000000000000001100100000000000>;
P_0xab2640 .param/l "PERIOD_CORE_7" 0 2 83, +C4<0000000000000000000000000000000000000000000000011001000000000000>;
P_0xab2680 .param/l "PERIOD_MASTER" 0 2 47, +C4<00000000000000000000000110010000>;
P_0xab26c0 .param/l "PERIOD_PITCH" 0 2 52, +C4<00000000000000000000001100100000>;
v0xb157d0_0 .var/real "PITCH_FACTOR", 0 0;
v0xb158b0_0 .net *"_s11", 0 0, L_0xb229b0;  1 drivers
v0xb15990_0 .net *"_s17", 0 0, L_0xb22a80;  1 drivers
v0xb15a50_0 .net *"_s23", 0 0, L_0xb22b70;  1 drivers
v0xb15b30_0 .net *"_s29", 0 0, L_0xb22c40;  1 drivers
v0xb15c60_0 .net *"_s35", 0 0, L_0xb22da0;  1 drivers
v0xb15d40_0 .net *"_s41", 0 0, L_0xb22e40;  1 drivers
v0xb15e20_0 .net *"_s47", 0 0, L_0xb22f10;  1 drivers
v0xb15f00_0 .net *"_s53", 0 0, L_0xb22fe0;  1 drivers
v0xb16070_0 .var/real "clk_core_half_pd_0", 0 0;
v0xb16130_0 .var/real "clk_core_half_pd_1", 0 0;
v0xb161f0_0 .var/real "clk_core_half_pd_2", 0 0;
v0xb162b0_0 .var/real "clk_core_half_pd_3", 0 0;
v0xb16370_0 .var/real "clk_core_half_pd_4", 0 0;
v0xb16430_0 .var/real "clk_core_half_pd_5", 0 0;
v0xb164f0_0 .var/real "clk_core_half_pd_6", 0 0;
v0xb165b0_0 .var/real "clk_core_half_pd_7", 0 0;
v0xb16760_0 .var "clk_master", 0 0;
v0xb16800_0 .var/real "clk_master_half_pd", 0 0;
v0xb168a0_0 .var "clkdiv2", 7 0;
v0xb16940_0 .var/real "comp_out_half_pd_0", 0 0;
v0xb16a00_0 .var/real "comp_out_half_pd_1", 0 0;
v0xb16ac0_0 .var/real "comp_out_half_pd_2", 0 0;
v0xb16b80_0 .var/real "comp_out_half_pd_3", 0 0;
v0xb16c40_0 .var/real "comp_out_half_pd_4", 0 0;
v0xb16d00_0 .var/real "comp_out_half_pd_5", 0 0;
v0xb16dc0_0 .var/real "comp_out_half_pd_6", 0 0;
v0xb16e80_0 .var/real "comp_out_half_pd_7", 0 0;
v0xb16f40_0 .net "gc_clk", 18 0, v0x9bfa70_0;  1 drivers
v0xb17000_0 .var "in_eve", 7 0;
v0xb170a0_0 .net "read_out_iq", 1 0, L_0xb22910;  1 drivers
v0xb17180_0 .var "rstb", 0 0;
v0xb17220_0 .var "vpwr", 0 0;
E_0xaa1d10 .event posedge, v0xaad010_0;
E_0xa9cd00/0 .event negedge, L_0xb22fe0, v0x9caa90_0;
E_0xa9cd00/1 .event posedge, v0x9caa90_0;
E_0xa9cd00 .event/or E_0xa9cd00/0, E_0xa9cd00/1;
E_0xa9c210/0 .event negedge, L_0xb22f10, v0x9caa90_0;
E_0xa9c210/1 .event posedge, v0x9caa90_0;
E_0xa9c210 .event/or E_0xa9c210/0, E_0xa9c210/1;
E_0xa97c30/0 .event negedge, L_0xb22e40, v0x9caa90_0;
E_0xa97c30/1 .event posedge, v0x9caa90_0;
E_0xa97c30 .event/or E_0xa97c30/0, E_0xa97c30/1;
E_0xa97140/0 .event negedge, L_0xb22da0, v0x9caa90_0;
E_0xa97140/1 .event posedge, v0x9caa90_0;
E_0xa97140 .event/or E_0xa97140/0, E_0xa97140/1;
E_0xa84b20/0 .event negedge, L_0xb22c40, v0x9caa90_0;
E_0xa84b20/1 .event posedge, v0x9caa90_0;
E_0xa84b20 .event/or E_0xa84b20/0, E_0xa84b20/1;
E_0xa81750/0 .event negedge, L_0xb22b70, v0x9caa90_0;
E_0xa81750/1 .event posedge, v0x9caa90_0;
E_0xa81750 .event/or E_0xa81750/0, E_0xa81750/1;
E_0xa7c740/0 .event negedge, L_0xb22a80, v0x9caa90_0;
E_0xa7c740/1 .event posedge, v0x9caa90_0;
E_0xa7c740 .event/or E_0xa7c740/0, E_0xa7c740/1;
E_0xa82240/0 .event negedge, L_0xb229b0, v0x9caa90_0;
E_0xa82240/1 .event posedge, v0x9caa90_0;
E_0xa82240 .event/or E_0xa82240/0, E_0xa82240/1;
L_0xb226e0 .part v0x9bfa70_0, 0, 8;
RS_0x7f8066384188 .resolv tri, v0xacf6e0_0, v0xad8a90_0, v0xae1ea0_0, v0xaeb140_0, v0xaf46e0_0, v0xafd850_0, v0xb06bd0_0, v0xb10280_0;
RS_0x7f8066384ae8 .resolv tri, v0xad3ac0_0, v0xadcf10_0, v0xae61d0_0, v0xaef880_0, v0xaf8a10_0, v0xb01c90_0, v0xb0af00_0, v0xb145b0_0;
L_0xb22910 .concat8 [ 1 1 0 0], RS_0x7f8066384188, RS_0x7f8066384ae8;
L_0xb229b0 .part v0xb168a0_0, 0, 1;
L_0xb22a80 .part v0xb168a0_0, 1, 1;
L_0xb22b70 .part v0xb168a0_0, 2, 1;
L_0xb22c40 .part v0xb168a0_0, 3, 1;
L_0xb22da0 .part v0xb168a0_0, 4, 1;
L_0xb22e40 .part v0xb168a0_0, 5, 1;
L_0xb22f10 .part v0xb168a0_0, 6, 1;
L_0xb22fe0 .part v0xb168a0_0, 7, 1;
S_0xab35b0 .scope module, "gc_clock" "gray_count" 2 93, 3 4 0, S_0xab66f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 19 "gray_count"
v0xaad010_0 .net "clk", 0 0, v0xb16760_0;  1 drivers
v0x9bfa70_0 .var "gray_count", 18 0;
v0x9bfb50_0 .var/i "i", 31 0;
v0x9c8d30_0 .var/i "j", 31 0;
v0x9c8e10_0 .var/i "k", 31 0;
v0x9c8f40 .array "no_ones_below", -1 18, 0 0;
v0x9c7880 .array "q", -1 18, 0 0;
v0x9ca9d0_0 .var "q_msb", 0 0;
v0x9caa90_0 .net "reset", 0 0, v0xb17180_0;  1 drivers
v0x9c8f40_0 .array/port v0x9c8f40, 0;
v0x9c8f40_1 .array/port v0x9c8f40, 1;
v0x9c8f40_2 .array/port v0x9c8f40, 2;
E_0xa7bc50/0 .event edge, v0x9c8d30_0, v0x9c8f40_0, v0x9c8f40_1, v0x9c8f40_2;
v0x9c8f40_3 .array/port v0x9c8f40, 3;
v0x9c8f40_4 .array/port v0x9c8f40, 4;
v0x9c8f40_5 .array/port v0x9c8f40, 5;
v0x9c8f40_6 .array/port v0x9c8f40, 6;
E_0xa7bc50/1 .event edge, v0x9c8f40_3, v0x9c8f40_4, v0x9c8f40_5, v0x9c8f40_6;
v0x9c8f40_7 .array/port v0x9c8f40, 7;
v0x9c8f40_8 .array/port v0x9c8f40, 8;
v0x9c8f40_9 .array/port v0x9c8f40, 9;
v0x9c8f40_10 .array/port v0x9c8f40, 10;
E_0xa7bc50/2 .event edge, v0x9c8f40_7, v0x9c8f40_8, v0x9c8f40_9, v0x9c8f40_10;
v0x9c8f40_11 .array/port v0x9c8f40, 11;
v0x9c8f40_12 .array/port v0x9c8f40, 12;
v0x9c8f40_13 .array/port v0x9c8f40, 13;
v0x9c8f40_14 .array/port v0x9c8f40, 14;
E_0xa7bc50/3 .event edge, v0x9c8f40_11, v0x9c8f40_12, v0x9c8f40_13, v0x9c8f40_14;
v0x9c8f40_15 .array/port v0x9c8f40, 15;
v0x9c8f40_16 .array/port v0x9c8f40, 16;
v0x9c8f40_17 .array/port v0x9c8f40, 17;
v0x9c8f40_18 .array/port v0x9c8f40, 18;
E_0xa7bc50/4 .event edge, v0x9c8f40_15, v0x9c8f40_16, v0x9c8f40_17, v0x9c8f40_18;
v0x9c8f40_19 .array/port v0x9c8f40, 19;
v0x9c7880_0 .array/port v0x9c7880, 0;
v0x9c7880_1 .array/port v0x9c7880, 1;
v0x9c7880_2 .array/port v0x9c7880, 2;
E_0xa7bc50/5 .event edge, v0x9c8f40_19, v0x9c7880_0, v0x9c7880_1, v0x9c7880_2;
v0x9c7880_3 .array/port v0x9c7880, 3;
v0x9c7880_4 .array/port v0x9c7880, 4;
v0x9c7880_5 .array/port v0x9c7880, 5;
v0x9c7880_6 .array/port v0x9c7880, 6;
E_0xa7bc50/6 .event edge, v0x9c7880_3, v0x9c7880_4, v0x9c7880_5, v0x9c7880_6;
v0x9c7880_7 .array/port v0x9c7880, 7;
v0x9c7880_8 .array/port v0x9c7880, 8;
v0x9c7880_9 .array/port v0x9c7880, 9;
v0x9c7880_10 .array/port v0x9c7880, 10;
E_0xa7bc50/7 .event edge, v0x9c7880_7, v0x9c7880_8, v0x9c7880_9, v0x9c7880_10;
v0x9c7880_11 .array/port v0x9c7880, 11;
v0x9c7880_12 .array/port v0x9c7880, 12;
v0x9c7880_13 .array/port v0x9c7880, 13;
v0x9c7880_14 .array/port v0x9c7880, 14;
E_0xa7bc50/8 .event edge, v0x9c7880_11, v0x9c7880_12, v0x9c7880_13, v0x9c7880_14;
v0x9c7880_15 .array/port v0x9c7880, 15;
v0x9c7880_16 .array/port v0x9c7880, 16;
v0x9c7880_17 .array/port v0x9c7880, 17;
v0x9c7880_18 .array/port v0x9c7880, 18;
E_0xa7bc50/9 .event edge, v0x9c7880_15, v0x9c7880_16, v0x9c7880_17, v0x9c7880_18;
v0x9c7880_19 .array/port v0x9c7880, 19;
E_0xa7bc50/10 .event edge, v0x9c7880_19, v0x9c8e10_0;
E_0xa7bc50 .event/or E_0xa7bc50/0, E_0xa7bc50/1, E_0xa7bc50/2, E_0xa7bc50/3, E_0xa7bc50/4, E_0xa7bc50/5, E_0xa7bc50/6, E_0xa7bc50/7, E_0xa7bc50/8, E_0xa7bc50/9, E_0xa7bc50/10;
E_0xa77670/0 .event negedge, v0xaad010_0, v0x9caa90_0;
E_0xa77670/1 .event posedge, v0xaad010_0;
E_0xa77670 .event/or E_0xa77670/0, E_0xa77670/1;
S_0x9cd360 .scope module, "ro_x" "ro_integrated" 2 97, 2 6 0, S_0xab66f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "clk_master"
    .port_info 2 /INPUT 8 "gray"
    .port_info 3 /INPUT 8 "in_eve"
    .port_info 4 /INPUT 8 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xb151c0_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xb15280_0 .net "gray", 7 0, L_0xb226e0;  1 drivers
v0xb15360_0 .net "in_eve", 7 0, v0xb17000_0;  1 drivers
v0xb15420_0 .net "in_pol_eve", 7 0, v0xb17000_0;  alias, 1 drivers
v0xb154e0_0 .net8 "out_mux_eve", 0 0, RS_0x7f8066384188;  8 drivers
v0xb155d0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7f8066384ae8;  8 drivers
v0xb15670_0 .net "vpwr", 0 0, v0xb17220_0;  1 drivers
L_0xb187b0 .part L_0xb226e0, 1, 1;
L_0xb18880 .part v0xb17000_0, 1, 1;
L_0xb18920 .part v0xb17000_0, 1, 1;
L_0xb19e00 .part L_0xb226e0, 2, 1;
L_0xb19ef0 .part v0xb17000_0, 2, 1;
L_0xb19f90 .part v0xb17000_0, 2, 1;
L_0xb1b400 .part L_0xb226e0, 3, 1;
L_0xb1b4a0 .part v0xb17000_0, 3, 1;
L_0xb1b590 .part v0xb17000_0, 3, 1;
L_0xb1cad0 .part L_0xb226e0, 4, 1;
L_0xb1cc60 .part v0xb17000_0, 4, 1;
L_0xb1cd00 .part v0xb17000_0, 4, 1;
L_0xb1e170 .part L_0xb226e0, 5, 1;
L_0xb1e210 .part v0xb17000_0, 5, 1;
L_0xb1e330 .part v0xb17000_0, 5, 1;
L_0xb1f760 .part L_0xb226e0, 6, 1;
L_0xb1f890 .part v0xb17000_0, 6, 1;
L_0xb1f930 .part v0xb17000_0, 6, 1;
L_0xb20e00 .part L_0xb226e0, 7, 1;
L_0xb20ea0 .part v0xb17000_0, 7, 1;
L_0xb1f9d0 .part v0xb17000_0, 7, 1;
L_0xb22530 .part L_0xb226e0, 0, 1;
L_0xb20f40 .part v0xb17000_0, 0, 1;
L_0xb227a0 .part v0xb17000_0, 0, 1;
S_0x9af710 .scope generate, "ro_loop[1]" "ro_loop[1]" 2 23, 2 23 0, S_0x9cd360;
 .timescale -9 -12;
P_0x9af900 .param/l "i" 0 2 23, +C4<01>;
S_0xacb8b0 .scope module, "rox2" "ro_block_2" 2 24, 4 44 0, S_0x9af710;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xad4120_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xad41e0_0 .net "gray", 0 0, L_0xb187b0;  1 drivers
v0xad42a0_0 .net "in_eve", 0 0, L_0xb18880;  1 drivers
v0xad4390_0 .net "in_pol_eve", 0 0, L_0xb18920;  1 drivers
v0xad4480_0 .net8 "out_mux_eve", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xad45c0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xad46b0_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xacba30 .scope module, "ro_pol" "ro_block_2x" 4 50, 4 26 0, S_0xacb8b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xacf800_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xacf930_0 .net "eff_out", 0 0, v0xacead0_0;  1 drivers
v0xacf9f0_0 .net "gray", 0 0, L_0xb187b0;  alias, 1 drivers
v0xacfb20_0 .net "in", 0 0, L_0xb18880;  alias, 1 drivers
v0xacfbf0_0 .net8 "readout", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xacfc90_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xacbbb0 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xacba30;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xaced10_0 .net "buff_out", 0 0, L_0xb17980;  1 drivers
v0xacee60_0 .net "clk", 0 0, L_0xb187b0;  alias, 1 drivers
v0xacef20_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xacefc0_0 .net "out", 0 0, v0xacead0_0;  alias, 1 drivers
v0xacf060_0 .net "q", 1 0, L_0xb17b70;  1 drivers
v0xacf150_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb17b70 .concat8 [ 1 1 0 0], v0xace470_0, v0xacddf0_0;
L_0xb17c40 .part L_0xb17b70, 0, 1;
L_0xb17d10 .part L_0xb17b70, 1, 1;
S_0xacbe20 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xacbbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xacd6a0_0 .net "in", 0 0, L_0xb187b0;  alias, 1 drivers
v0xacd770_0 .net "out", 0 0, L_0xb17980;  alias, 1 drivers
v0xacd840_0 .net "w", 2 0, L_0xb177f0;  1 drivers
L_0xb174d0 .part L_0xb177f0, 0, 1;
L_0xb17640 .part L_0xb177f0, 1, 1;
L_0xb177f0 .concat8 [ 1 1 1 0], L_0xb17780, L_0xb16650, L_0xb17570;
L_0xb179f0 .part L_0xb177f0, 2, 1;
S_0xacc070 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xacbe20;
 .timescale -9 -12;
P_0xacc280 .param/l "i" 0 5 15, +C4<00>;
S_0xacc360 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xacc070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb16650 .functor NOT 1, L_0xb174d0, C4<0>, C4<0>, C4<0>;
v0xacc590_0 .net "a", 0 0, L_0xb174d0;  1 drivers
v0xacc670_0 .net "out", 0 0, L_0xb16650;  1 drivers
S_0xacc790 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xacbe20;
 .timescale -9 -12;
P_0xacc980 .param/l "i" 0 5 15, +C4<01>;
S_0xacca40 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xacc790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb17570 .functor NOT 1, L_0xb17640, C4<0>, C4<0>, C4<0>;
v0xaccc70_0 .net "a", 0 0, L_0xb17640;  1 drivers
v0xaccd50_0 .net "out", 0 0, L_0xb17570;  1 drivers
S_0xacce70 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xacbe20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb17780 .functor NOT 1, L_0xb187b0, C4<0>, C4<0>, C4<0>;
v0xacd0b0_0 .net "a", 0 0, L_0xb187b0;  alias, 1 drivers
v0xacd170_0 .net "out", 0 0, L_0xb17780;  1 drivers
S_0xacd290 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xacbe20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb17980 .functor NOT 1, L_0xb179f0, C4<0>, C4<0>, C4<0>;
v0xacd4a0_0 .net "a", 0 0, L_0xb179f0;  1 drivers
v0xacd580_0 .net "out", 0 0, L_0xb17980;  alias, 1 drivers
S_0xacd950 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xacbbb0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xacdc20_0 .net "clk", 0 0, L_0xb17980;  alias, 1 drivers
v0xacdd30_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xacddf0_0 .var "q", 0 0;
v0xacde90_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xacdbc0 .event posedge, v0xaad010_0, v0xacd580_0;
S_0xacdff0 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xacbbb0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xace2c0_0 .net "clk", 0 0, L_0xb17980;  alias, 1 drivers
v0xace380_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xace470_0 .var "q", 0 0;
v0xace540_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xace260/0 .event negedge, v0xacd580_0;
E_0xace260/1 .event posedge, v0xaad010_0;
E_0xace260 .event/or E_0xace260/0, E_0xace260/1;
S_0xace670 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xacbbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xace930_0 .net "in_0", 0 0, L_0xb17c40;  1 drivers
v0xacea10_0 .net "in_1", 0 0, L_0xb17d10;  1 drivers
v0xacead0_0 .var "out", 0 0;
v0xaceba0_0 .net "sel", 0 0, L_0xb187b0;  alias, 1 drivers
E_0xace8b0 .event edge, v0xacd0b0_0, v0xace930_0, v0xacea10_0;
S_0xacf250 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xacba30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xacf510_0 .net "ctrl", 0 0, v0xacead0_0;  alias, 1 drivers
v0xacf620_0 .net "in", 0 0, L_0xb18880;  alias, 1 drivers
v0xacf6e0_0 .var "out", 0 0;
E_0xacf490 .event edge, v0xacead0_0, v0xacf620_0;
S_0xacfd80 .scope module, "ro_pol_eve" "ro_block_2x" 4 57, 4 26 0, S_0xacb8b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xad3be0_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xad3d90_0 .net "eff_out", 0 0, v0xad2e70_0;  1 drivers
v0xad3e30_0 .net "gray", 0 0, L_0xb187b0;  alias, 1 drivers
v0xad3ed0_0 .net "in", 0 0, L_0xb18920;  alias, 1 drivers
v0xad3f70_0 .net8 "readout", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xad4060_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xacffa0 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xacfd80;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xad3090_0 .net "buff_out", 0 0, L_0xb18380;  1 drivers
v0xad31e0_0 .net "clk", 0 0, L_0xb187b0;  alias, 1 drivers
v0xad33b0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xad3450_0 .net "out", 0 0, v0xad2e70_0;  alias, 1 drivers
v0xad34f0_0 .net "q", 1 0, L_0xb18570;  1 drivers
v0xad3590_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb18570 .concat8 [ 1 1 0 0], v0xad2810_0, v0xad2240_0;
L_0xb18640 .part L_0xb18570, 0, 1;
L_0xb18710 .part L_0xb18570, 1, 1;
S_0xad0210 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xacffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xad1a70_0 .net "in", 0 0, L_0xb187b0;  alias, 1 drivers
v0xad1b10_0 .net "out", 0 0, L_0xb18380;  alias, 1 drivers
v0xad1c00_0 .net "w", 2 0, L_0xb181f0;  1 drivers
L_0xb17e80 .part L_0xb181f0, 0, 1;
L_0xb18040 .part L_0xb181f0, 1, 1;
L_0xb181f0 .concat8 [ 1 1 1 0], L_0xb18180, L_0xb17db0, L_0xb17f70;
L_0xb183f0 .part L_0xb181f0, 2, 1;
S_0xad0460 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xad0210;
 .timescale -9 -12;
P_0xad0670 .param/l "i" 0 5 15, +C4<00>;
S_0xad0750 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xad0460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb17db0 .functor NOT 1, L_0xb17e80, C4<0>, C4<0>, C4<0>;
v0xad0980_0 .net "a", 0 0, L_0xb17e80;  1 drivers
v0xad0a60_0 .net "out", 0 0, L_0xb17db0;  1 drivers
S_0xad0b80 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xad0210;
 .timescale -9 -12;
P_0xad0d70 .param/l "i" 0 5 15, +C4<01>;
S_0xad0e30 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xad0b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb17f70 .functor NOT 1, L_0xb18040, C4<0>, C4<0>, C4<0>;
v0xad1060_0 .net "a", 0 0, L_0xb18040;  1 drivers
v0xad1140_0 .net "out", 0 0, L_0xb17f70;  1 drivers
S_0xad1260 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xad0210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb18180 .functor NOT 1, L_0xb187b0, C4<0>, C4<0>, C4<0>;
v0xad14a0_0 .net "a", 0 0, L_0xb187b0;  alias, 1 drivers
v0xad1540_0 .net "out", 0 0, L_0xb18180;  1 drivers
S_0xad1660 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xad0210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb18380 .functor NOT 1, L_0xb183f0, C4<0>, C4<0>, C4<0>;
v0xad1870_0 .net "a", 0 0, L_0xb183f0;  1 drivers
v0xad1950_0 .net "out", 0 0, L_0xb18380;  alias, 1 drivers
S_0xad1d10 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xacffa0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xad1fe0_0 .net "clk", 0 0, L_0xb18380;  alias, 1 drivers
v0xad20f0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xad2240_0 .var "q", 0 0;
v0xad22e0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xad1f80 .event posedge, v0xaad010_0, v0xad1950_0;
S_0xad2410 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xacffa0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xad2690_0 .net "clk", 0 0, L_0xb18380;  alias, 1 drivers
v0xad2750_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xad2810_0 .var "q", 0 0;
v0xad28e0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xad2630/0 .event negedge, v0xad1950_0;
E_0xad2630/1 .event posedge, v0xaad010_0;
E_0xad2630 .event/or E_0xad2630/0, E_0xad2630/1;
S_0xad2a10 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xacffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xad2cd0_0 .net "in_0", 0 0, L_0xb18640;  1 drivers
v0xad2db0_0 .net "in_1", 0 0, L_0xb18710;  1 drivers
v0xad2e70_0 .var "out", 0 0;
v0xad2f40_0 .net "sel", 0 0, L_0xb187b0;  alias, 1 drivers
E_0xad2c50 .event edge, v0xacd0b0_0, v0xad2cd0_0, v0xad2db0_0;
S_0xad3630 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xacfd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xad38f0_0 .net "ctrl", 0 0, v0xad2e70_0;  alias, 1 drivers
v0xad3a00_0 .net "in", 0 0, L_0xb18920;  alias, 1 drivers
v0xad3ac0_0 .var "out", 0 0;
E_0xad3870 .event edge, v0xad2e70_0, v0xad3a00_0;
S_0xad48c0 .scope generate, "ro_loop[2]" "ro_loop[2]" 2 23, 2 23 0, S_0x9cd360;
 .timescale -9 -12;
P_0xad4ad0 .param/l "i" 0 2 23, +C4<010>;
S_0xad4b90 .scope module, "rox2" "ro_block_2" 2 24, 4 44 0, S_0xad48c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xad4790_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xadd710_0 .net "gray", 0 0, L_0xb19e00;  1 drivers
v0xadd7d0_0 .net "in_eve", 0 0, L_0xb19ef0;  1 drivers
v0xadd870_0 .net "in_pol_eve", 0 0, L_0xb19f90;  1 drivers
v0xadd960_0 .net8 "out_mux_eve", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xadda50_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xaddaf0_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xad4e10 .scope module, "ro_pol" "ro_block_2x" 4 50, 4 26 0, S_0xad4b90;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xad8b90_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xad8c30_0 .net "eff_out", 0 0, v0xad7ea0_0;  1 drivers
v0xad8cf0_0 .net "gray", 0 0, L_0xb19e00;  alias, 1 drivers
v0xad8e20_0 .net "in", 0 0, L_0xb19ef0;  alias, 1 drivers
v0xad8ef0_0 .net8 "readout", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xad9020_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xad5080 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xad4e10;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xad80e0_0 .net "buff_out", 0 0, L_0xb18fd0;  1 drivers
v0xad8230_0 .net "clk", 0 0, L_0xb19e00;  alias, 1 drivers
v0xad82f0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xad8390_0 .net "out", 0 0, v0xad7ea0_0;  alias, 1 drivers
v0xad8460_0 .net "q", 1 0, L_0xb191c0;  1 drivers
v0xad8500_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb191c0 .concat8 [ 1 1 0 0], v0xad7840_0, v0xad7220_0;
L_0xb19290 .part L_0xb191c0, 0, 1;
L_0xb19360 .part L_0xb191c0, 1, 1;
S_0xad52e0 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xad5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xad6b30_0 .net "in", 0 0, L_0xb19e00;  alias, 1 drivers
v0xad6bd0_0 .net "out", 0 0, L_0xb18fd0;  alias, 1 drivers
v0xad6c70_0 .net "w", 2 0, L_0xb18e40;  1 drivers
L_0xb18b20 .part L_0xb18e40, 0, 1;
L_0xb18c90 .part L_0xb18e40, 1, 1;
L_0xb18e40 .concat8 [ 1 1 1 0], L_0xb18dd0, L_0xb18a50, L_0xb18bc0;
L_0xb19040 .part L_0xb18e40, 2, 1;
S_0xad5530 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xad52e0;
 .timescale -9 -12;
P_0xad5740 .param/l "i" 0 5 15, +C4<00>;
S_0xad5820 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xad5530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb18a50 .functor NOT 1, L_0xb18b20, C4<0>, C4<0>, C4<0>;
v0xad5a50_0 .net "a", 0 0, L_0xb18b20;  1 drivers
v0xad5b30_0 .net "out", 0 0, L_0xb18a50;  1 drivers
S_0xad5c50 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xad52e0;
 .timescale -9 -12;
P_0xad5e40 .param/l "i" 0 5 15, +C4<01>;
S_0xad5f00 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xad5c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb18bc0 .functor NOT 1, L_0xb18c90, C4<0>, C4<0>, C4<0>;
v0xad6130_0 .net "a", 0 0, L_0xb18c90;  1 drivers
v0xad6210_0 .net "out", 0 0, L_0xb18bc0;  1 drivers
S_0xad6330 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xad52e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb18dd0 .functor NOT 1, L_0xb19e00, C4<0>, C4<0>, C4<0>;
v0xad6540_0 .net "a", 0 0, L_0xb19e00;  alias, 1 drivers
v0xad6600_0 .net "out", 0 0, L_0xb18dd0;  1 drivers
S_0xad6720 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xad52e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb18fd0 .functor NOT 1, L_0xb19040, C4<0>, C4<0>, C4<0>;
v0xad6930_0 .net "a", 0 0, L_0xb19040;  1 drivers
v0xad6a10_0 .net "out", 0 0, L_0xb18fd0;  alias, 1 drivers
S_0xad6d80 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xad5080;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xad7050_0 .net "clk", 0 0, L_0xb18fd0;  alias, 1 drivers
v0xad7160_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xad7220_0 .var "q", 0 0;
v0xad72c0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xad6ff0 .event posedge, v0xaad010_0, v0xad6a10_0;
S_0xad73f0 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xad5080;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xad76c0_0 .net "clk", 0 0, L_0xb18fd0;  alias, 1 drivers
v0xad7780_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xad7840_0 .var "q", 0 0;
v0xad7910_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xad7660/0 .event negedge, v0xad6a10_0;
E_0xad7660/1 .event posedge, v0xaad010_0;
E_0xad7660 .event/or E_0xad7660/0, E_0xad7660/1;
S_0xad7a40 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xad5080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xad7d00_0 .net "in_0", 0 0, L_0xb19290;  1 drivers
v0xad7de0_0 .net "in_1", 0 0, L_0xb19360;  1 drivers
v0xad7ea0_0 .var "out", 0 0;
v0xad7f70_0 .net "sel", 0 0, L_0xb19e00;  alias, 1 drivers
E_0xad7c80 .event edge, v0xad6540_0, v0xad7d00_0, v0xad7de0_0;
S_0xad8600 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xad4e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xad88c0_0 .net "ctrl", 0 0, v0xad7ea0_0;  alias, 1 drivers
v0xad89d0_0 .net "in", 0 0, L_0xb19ef0;  alias, 1 drivers
v0xad8a90_0 .var "out", 0 0;
E_0xad8840 .event edge, v0xad7ea0_0, v0xad89d0_0;
S_0xad9100 .scope module, "ro_pol_eve" "ro_block_2x" 4 57, 4 26 0, S_0xad4b90;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xadd010_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xadd0b0_0 .net "eff_out", 0 0, v0xadc1b0_0;  1 drivers
v0xadd170_0 .net "gray", 0 0, L_0xb19e00;  alias, 1 drivers
v0xadd210_0 .net "in", 0 0, L_0xb19f90;  alias, 1 drivers
v0xadd2e0_0 .net8 "readout", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xadd460_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xad9320 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xad9100;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xadc3d0_0 .net "buff_out", 0 0, L_0xb199d0;  1 drivers
v0xadc520_0 .net "clk", 0 0, L_0xb19e00;  alias, 1 drivers
v0xadc6f0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xadc790_0 .net "out", 0 0, v0xadc1b0_0;  alias, 1 drivers
v0xadc830_0 .net "q", 1 0, L_0xb19bc0;  1 drivers
v0xadc8d0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb19bc0 .concat8 [ 1 1 0 0], v0xadbb50_0, v0xadb530_0;
L_0xb19c90 .part L_0xb19bc0, 0, 1;
L_0xb19d60 .part L_0xb19bc0, 1, 1;
S_0xad9590 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xad9320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xadadf0_0 .net "in", 0 0, L_0xb19e00;  alias, 1 drivers
v0xadae90_0 .net "out", 0 0, L_0xb199d0;  alias, 1 drivers
v0xadaf80_0 .net "w", 2 0, L_0xb19840;  1 drivers
L_0xb194d0 .part L_0xb19840, 0, 1;
L_0xb19690 .part L_0xb19840, 1, 1;
L_0xb19840 .concat8 [ 1 1 1 0], L_0xb197d0, L_0xb19400, L_0xb195c0;
L_0xb19a40 .part L_0xb19840, 2, 1;
S_0xad97e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xad9590;
 .timescale -9 -12;
P_0xad99f0 .param/l "i" 0 5 15, +C4<00>;
S_0xad9ad0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xad97e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb19400 .functor NOT 1, L_0xb194d0, C4<0>, C4<0>, C4<0>;
v0xad9d00_0 .net "a", 0 0, L_0xb194d0;  1 drivers
v0xad9de0_0 .net "out", 0 0, L_0xb19400;  1 drivers
S_0xad9f00 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xad9590;
 .timescale -9 -12;
P_0xada0f0 .param/l "i" 0 5 15, +C4<01>;
S_0xada1b0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xad9f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb195c0 .functor NOT 1, L_0xb19690, C4<0>, C4<0>, C4<0>;
v0xada3e0_0 .net "a", 0 0, L_0xb19690;  1 drivers
v0xada4c0_0 .net "out", 0 0, L_0xb195c0;  1 drivers
S_0xada5e0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xad9590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb197d0 .functor NOT 1, L_0xb19e00, C4<0>, C4<0>, C4<0>;
v0xada820_0 .net "a", 0 0, L_0xb19e00;  alias, 1 drivers
v0xada8c0_0 .net "out", 0 0, L_0xb197d0;  1 drivers
S_0xada9e0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xad9590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb199d0 .functor NOT 1, L_0xb19a40, C4<0>, C4<0>, C4<0>;
v0xadabf0_0 .net "a", 0 0, L_0xb19a40;  1 drivers
v0xadacd0_0 .net "out", 0 0, L_0xb199d0;  alias, 1 drivers
S_0xadb090 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xad9320;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xadb360_0 .net "clk", 0 0, L_0xb199d0;  alias, 1 drivers
v0xadb470_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xadb530_0 .var "q", 0 0;
v0xadb5d0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xadb300 .event posedge, v0xaad010_0, v0xadacd0_0;
S_0xadb700 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xad9320;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xadb9d0_0 .net "clk", 0 0, L_0xb199d0;  alias, 1 drivers
v0xadba90_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xadbb50_0 .var "q", 0 0;
v0xadbc20_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xadb970/0 .event negedge, v0xadacd0_0;
E_0xadb970/1 .event posedge, v0xaad010_0;
E_0xadb970 .event/or E_0xadb970/0, E_0xadb970/1;
S_0xadbd50 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xad9320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xadc010_0 .net "in_0", 0 0, L_0xb19c90;  1 drivers
v0xadc0f0_0 .net "in_1", 0 0, L_0xb19d60;  1 drivers
v0xadc1b0_0 .var "out", 0 0;
v0xadc280_0 .net "sel", 0 0, L_0xb19e00;  alias, 1 drivers
E_0xadbf90 .event edge, v0xad6540_0, v0xadc010_0, v0xadc0f0_0;
S_0xadcb80 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xad9100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xadcd40_0 .net "ctrl", 0 0, v0xadc1b0_0;  alias, 1 drivers
v0xadce50_0 .net "in", 0 0, L_0xb19f90;  alias, 1 drivers
v0xadcf10_0 .var "out", 0 0;
E_0xad3d40 .event edge, v0xadc1b0_0, v0xadce50_0;
S_0xaddc90 .scope generate, "ro_loop[3]" "ro_loop[3]" 2 23, 2 23 0, S_0x9cd360;
 .timescale -9 -12;
P_0xaddea0 .param/l "i" 0 2 23, +C4<011>;
S_0xaddf40 .scope module, "rox2" "ro_block_2" 2 24, 4 44 0, S_0xaddc90;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xae6770_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xae6830_0 .net "gray", 0 0, L_0xb1b400;  1 drivers
v0xae68f0_0 .net "in_eve", 0 0, L_0xb1b4a0;  1 drivers
v0xae69e0_0 .net "in_pol_eve", 0 0, L_0xb1b590;  1 drivers
v0xae6ad0_0 .net8 "out_mux_eve", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xae6cd0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xae6e80_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xade1c0 .scope module, "ro_pol" "ro_block_2x" 4 50, 4 26 0, S_0xaddf40;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xae1fa0_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xae2040_0 .net "eff_out", 0 0, v0xae12b0_0;  1 drivers
v0xae2100_0 .net "gray", 0 0, L_0xb1b400;  alias, 1 drivers
v0xae2230_0 .net "in", 0 0, L_0xb1b4a0;  alias, 1 drivers
v0xae2300_0 .net8 "readout", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xae23a0_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xade430 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xade1c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xae14f0_0 .net "buff_out", 0 0, L_0xb1a5d0;  1 drivers
v0xae1640_0 .net "clk", 0 0, L_0xb1b400;  alias, 1 drivers
v0xae1700_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xae17a0_0 .net "out", 0 0, v0xae12b0_0;  alias, 1 drivers
v0xae1870_0 .net "q", 1 0, L_0xb1a7c0;  1 drivers
v0xae1910_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb1a7c0 .concat8 [ 1 1 0 0], v0xae0c50_0, v0xae0630_0;
L_0xb1a890 .part L_0xb1a7c0, 0, 1;
L_0xb1a960 .part L_0xb1a7c0, 1, 1;
S_0xade690 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xade430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xadfee0_0 .net "in", 0 0, L_0xb1b400;  alias, 1 drivers
v0xadffb0_0 .net "out", 0 0, L_0xb1a5d0;  alias, 1 drivers
v0xae0080_0 .net "w", 2 0, L_0xb1a440;  1 drivers
L_0xb1a0d0 .part L_0xb1a440, 0, 1;
L_0xb1a290 .part L_0xb1a440, 1, 1;
L_0xb1a440 .concat8 [ 1 1 1 0], L_0xb1a3d0, L_0xb1a030, L_0xb1a1c0;
L_0xb1a640 .part L_0xb1a440, 2, 1;
S_0xade8e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xade690;
 .timescale -9 -12;
P_0xadeaf0 .param/l "i" 0 5 15, +C4<00>;
S_0xadebd0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xade8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1a030 .functor NOT 1, L_0xb1a0d0, C4<0>, C4<0>, C4<0>;
v0xadee00_0 .net "a", 0 0, L_0xb1a0d0;  1 drivers
v0xadeee0_0 .net "out", 0 0, L_0xb1a030;  1 drivers
S_0xadf000 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xade690;
 .timescale -9 -12;
P_0xadf1f0 .param/l "i" 0 5 15, +C4<01>;
S_0xadf2b0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xadf000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1a1c0 .functor NOT 1, L_0xb1a290, C4<0>, C4<0>, C4<0>;
v0xadf4e0_0 .net "a", 0 0, L_0xb1a290;  1 drivers
v0xadf5c0_0 .net "out", 0 0, L_0xb1a1c0;  1 drivers
S_0xadf6e0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xade690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1a3d0 .functor NOT 1, L_0xb1b400, C4<0>, C4<0>, C4<0>;
v0xadf8f0_0 .net "a", 0 0, L_0xb1b400;  alias, 1 drivers
v0xadf9b0_0 .net "out", 0 0, L_0xb1a3d0;  1 drivers
S_0xadfad0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xade690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1a5d0 .functor NOT 1, L_0xb1a640, C4<0>, C4<0>, C4<0>;
v0xadfce0_0 .net "a", 0 0, L_0xb1a640;  1 drivers
v0xadfdc0_0 .net "out", 0 0, L_0xb1a5d0;  alias, 1 drivers
S_0xae0190 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xade430;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xae0460_0 .net "clk", 0 0, L_0xb1a5d0;  alias, 1 drivers
v0xae0570_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xae0630_0 .var "q", 0 0;
v0xae06d0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xae0400 .event posedge, v0xaad010_0, v0xadfdc0_0;
S_0xae0800 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xade430;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xae0ad0_0 .net "clk", 0 0, L_0xb1a5d0;  alias, 1 drivers
v0xae0b90_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xae0c50_0 .var "q", 0 0;
v0xae0d20_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xae0a70/0 .event negedge, v0xadfdc0_0;
E_0xae0a70/1 .event posedge, v0xaad010_0;
E_0xae0a70 .event/or E_0xae0a70/0, E_0xae0a70/1;
S_0xae0e50 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xade430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xae1110_0 .net "in_0", 0 0, L_0xb1a890;  1 drivers
v0xae11f0_0 .net "in_1", 0 0, L_0xb1a960;  1 drivers
v0xae12b0_0 .var "out", 0 0;
v0xae1380_0 .net "sel", 0 0, L_0xb1b400;  alias, 1 drivers
E_0xae1090 .event edge, v0xadf8f0_0, v0xae1110_0, v0xae11f0_0;
S_0xae1a10 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xade1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xae1cd0_0 .net "ctrl", 0 0, v0xae12b0_0;  alias, 1 drivers
v0xae1de0_0 .net "in", 0 0, L_0xb1b4a0;  alias, 1 drivers
v0xae1ea0_0 .var "out", 0 0;
E_0xae1c50 .event edge, v0xae12b0_0, v0xae1de0_0;
S_0xae2480 .scope module, "ro_pol_eve" "ro_block_2x" 4 57, 4 26 0, S_0xaddf40;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xae62d0_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xae6370_0 .net "eff_out", 0 0, v0xae5580_0;  1 drivers
v0xae6430_0 .net "gray", 0 0, L_0xb1b400;  alias, 1 drivers
v0xae64d0_0 .net "in", 0 0, L_0xb1b590;  alias, 1 drivers
v0xae65a0_0 .net8 "readout", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xae6690_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xae26f0 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xae2480;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xae57a0_0 .net "buff_out", 0 0, L_0xb1afd0;  1 drivers
v0xae58f0_0 .net "clk", 0 0, L_0xb1b400;  alias, 1 drivers
v0xae5ac0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xae5b60_0 .net "out", 0 0, v0xae5580_0;  alias, 1 drivers
v0xae5c00_0 .net "q", 1 0, L_0xb1b1c0;  1 drivers
v0xae5ca0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb1b1c0 .concat8 [ 1 1 0 0], v0xae4f20_0, v0xae4900_0;
L_0xb1b290 .part L_0xb1b1c0, 0, 1;
L_0xb1b360 .part L_0xb1b1c0, 1, 1;
S_0xae2960 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xae26f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xae41c0_0 .net "in", 0 0, L_0xb1b400;  alias, 1 drivers
v0xae4260_0 .net "out", 0 0, L_0xb1afd0;  alias, 1 drivers
v0xae4350_0 .net "w", 2 0, L_0xb1ae40;  1 drivers
L_0xb1aad0 .part L_0xb1ae40, 0, 1;
L_0xb1ac90 .part L_0xb1ae40, 1, 1;
L_0xb1ae40 .concat8 [ 1 1 1 0], L_0xb1add0, L_0xb1aa00, L_0xb1abc0;
L_0xb1b040 .part L_0xb1ae40, 2, 1;
S_0xae2bb0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xae2960;
 .timescale -9 -12;
P_0xae2dc0 .param/l "i" 0 5 15, +C4<00>;
S_0xae2ea0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xae2bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1aa00 .functor NOT 1, L_0xb1aad0, C4<0>, C4<0>, C4<0>;
v0xae30d0_0 .net "a", 0 0, L_0xb1aad0;  1 drivers
v0xae31b0_0 .net "out", 0 0, L_0xb1aa00;  1 drivers
S_0xae32d0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xae2960;
 .timescale -9 -12;
P_0xae34c0 .param/l "i" 0 5 15, +C4<01>;
S_0xae3580 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xae32d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1abc0 .functor NOT 1, L_0xb1ac90, C4<0>, C4<0>, C4<0>;
v0xae37b0_0 .net "a", 0 0, L_0xb1ac90;  1 drivers
v0xae3890_0 .net "out", 0 0, L_0xb1abc0;  1 drivers
S_0xae39b0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xae2960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1add0 .functor NOT 1, L_0xb1b400, C4<0>, C4<0>, C4<0>;
v0xae3bf0_0 .net "a", 0 0, L_0xb1b400;  alias, 1 drivers
v0xae3c90_0 .net "out", 0 0, L_0xb1add0;  1 drivers
S_0xae3db0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xae2960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1afd0 .functor NOT 1, L_0xb1b040, C4<0>, C4<0>, C4<0>;
v0xae3fc0_0 .net "a", 0 0, L_0xb1b040;  1 drivers
v0xae40a0_0 .net "out", 0 0, L_0xb1afd0;  alias, 1 drivers
S_0xae4460 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xae26f0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xae4730_0 .net "clk", 0 0, L_0xb1afd0;  alias, 1 drivers
v0xae4840_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xae4900_0 .var "q", 0 0;
v0xae49a0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xae46d0 .event posedge, v0xaad010_0, v0xae40a0_0;
S_0xae4ad0 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xae26f0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xae4da0_0 .net "clk", 0 0, L_0xb1afd0;  alias, 1 drivers
v0xae4e60_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xae4f20_0 .var "q", 0 0;
v0xae4ff0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xae4d40/0 .event negedge, v0xae40a0_0;
E_0xae4d40/1 .event posedge, v0xaad010_0;
E_0xae4d40 .event/or E_0xae4d40/0, E_0xae4d40/1;
S_0xae5120 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xae26f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xae53e0_0 .net "in_0", 0 0, L_0xb1b290;  1 drivers
v0xae54c0_0 .net "in_1", 0 0, L_0xb1b360;  1 drivers
v0xae5580_0 .var "out", 0 0;
v0xae5650_0 .net "sel", 0 0, L_0xb1b400;  alias, 1 drivers
E_0xae5360 .event edge, v0xadf8f0_0, v0xae53e0_0, v0xae54c0_0;
S_0xae5d40 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xae2480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xae6000_0 .net "ctrl", 0 0, v0xae5580_0;  alias, 1 drivers
v0xae6110_0 .net "in", 0 0, L_0xb1b590;  alias, 1 drivers
v0xae61d0_0 .var "out", 0 0;
E_0xae5f80 .event edge, v0xae5580_0, v0xae6110_0;
S_0xae6f20 .scope generate, "ro_loop[4]" "ro_loop[4]" 2 23, 2 23 0, S_0x9cd360;
 .timescale -9 -12;
P_0xae70f0 .param/l "i" 0 2 23, +C4<0100>;
S_0xae7190 .scope module, "rox2" "ro_block_2" 2 24, 4 44 0, S_0xae6f20;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xaefe20_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xaefee0_0 .net "gray", 0 0, L_0xb1cad0;  1 drivers
v0xaeffa0_0 .net "in_eve", 0 0, L_0xb1cc60;  1 drivers
v0xaf0090_0 .net "in_pol_eve", 0 0, L_0xb1cd00;  1 drivers
v0xaf0180_0 .net8 "out_mux_eve", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xaf0270_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xaf0310_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xae7450 .scope module, "ro_pol" "ro_block_2x" 4 50, 4 26 0, S_0xae7190;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xaeb240_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xaeb2e0_0 .net "eff_out", 0 0, v0xaea550_0;  1 drivers
v0xaeb3a0_0 .net "gray", 0 0, L_0xb1cad0;  alias, 1 drivers
v0xaeb4d0_0 .net "in", 0 0, L_0xb1cc60;  alias, 1 drivers
v0xaeb5a0_0 .net8 "readout", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xaeb640_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xae76a0 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xae7450;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xaea790_0 .net "buff_out", 0 0, L_0xb1bca0;  1 drivers
v0xaea8e0_0 .net "clk", 0 0, L_0xb1cad0;  alias, 1 drivers
v0xaea9a0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaeaa40_0 .net "out", 0 0, v0xaea550_0;  alias, 1 drivers
v0xaeab10_0 .net "q", 1 0, L_0xb1be90;  1 drivers
v0xaeabb0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb1be90 .concat8 [ 1 1 0 0], v0xae9ef0_0, v0xae98d0_0;
L_0xb1bf60 .part L_0xb1be90, 0, 1;
L_0xb1c030 .part L_0xb1be90, 1, 1;
S_0xae7900 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xae76a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xae9180_0 .net "in", 0 0, L_0xb1cad0;  alias, 1 drivers
v0xae9250_0 .net "out", 0 0, L_0xb1bca0;  alias, 1 drivers
v0xae9320_0 .net "w", 2 0, L_0xb1bb10;  1 drivers
L_0xb1b7a0 .part L_0xb1bb10, 0, 1;
L_0xb1b960 .part L_0xb1bb10, 1, 1;
L_0xb1bb10 .concat8 [ 1 1 1 0], L_0xb1baa0, L_0xb189c0, L_0xb1b890;
L_0xb1bd10 .part L_0xb1bb10, 2, 1;
S_0xae7b50 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xae7900;
 .timescale -9 -12;
P_0xae7d60 .param/l "i" 0 5 15, +C4<00>;
S_0xae7e40 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xae7b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb189c0 .functor NOT 1, L_0xb1b7a0, C4<0>, C4<0>, C4<0>;
v0xae8070_0 .net "a", 0 0, L_0xb1b7a0;  1 drivers
v0xae8150_0 .net "out", 0 0, L_0xb189c0;  1 drivers
S_0xae8270 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xae7900;
 .timescale -9 -12;
P_0xae8460 .param/l "i" 0 5 15, +C4<01>;
S_0xae8520 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xae8270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1b890 .functor NOT 1, L_0xb1b960, C4<0>, C4<0>, C4<0>;
v0xae8750_0 .net "a", 0 0, L_0xb1b960;  1 drivers
v0xae8830_0 .net "out", 0 0, L_0xb1b890;  1 drivers
S_0xae8950 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xae7900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1baa0 .functor NOT 1, L_0xb1cad0, C4<0>, C4<0>, C4<0>;
v0xae8b90_0 .net "a", 0 0, L_0xb1cad0;  alias, 1 drivers
v0xae8c50_0 .net "out", 0 0, L_0xb1baa0;  1 drivers
S_0xae8d70 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xae7900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1bca0 .functor NOT 1, L_0xb1bd10, C4<0>, C4<0>, C4<0>;
v0xae8f80_0 .net "a", 0 0, L_0xb1bd10;  1 drivers
v0xae9060_0 .net "out", 0 0, L_0xb1bca0;  alias, 1 drivers
S_0xae9430 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xae76a0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xae9700_0 .net "clk", 0 0, L_0xb1bca0;  alias, 1 drivers
v0xae9810_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xae98d0_0 .var "q", 0 0;
v0xae9970_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xae96a0 .event posedge, v0xaad010_0, v0xae9060_0;
S_0xae9aa0 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xae76a0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xae9d70_0 .net "clk", 0 0, L_0xb1bca0;  alias, 1 drivers
v0xae9e30_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xae9ef0_0 .var "q", 0 0;
v0xae9fc0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xae9d10/0 .event negedge, v0xae9060_0;
E_0xae9d10/1 .event posedge, v0xaad010_0;
E_0xae9d10 .event/or E_0xae9d10/0, E_0xae9d10/1;
S_0xaea0f0 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xae76a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xaea3b0_0 .net "in_0", 0 0, L_0xb1bf60;  1 drivers
v0xaea490_0 .net "in_1", 0 0, L_0xb1c030;  1 drivers
v0xaea550_0 .var "out", 0 0;
v0xaea620_0 .net "sel", 0 0, L_0xb1cad0;  alias, 1 drivers
E_0xaea330 .event edge, v0xae8b90_0, v0xaea3b0_0, v0xaea490_0;
S_0xaeacb0 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xae7450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xaeaf70_0 .net "ctrl", 0 0, v0xaea550_0;  alias, 1 drivers
v0xaeb080_0 .net "in", 0 0, L_0xb1cc60;  alias, 1 drivers
v0xaeb140_0 .var "out", 0 0;
E_0xaeaef0 .event edge, v0xaea550_0, v0xaeb080_0;
S_0xaeb720 .scope module, "ro_pol_eve" "ro_block_2x" 4 57, 4 26 0, S_0xae7190;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xaef980_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xaefa20_0 .net "eff_out", 0 0, v0xaeec30_0;  1 drivers
v0xaefae0_0 .net "gray", 0 0, L_0xb1cad0;  alias, 1 drivers
v0xaefb80_0 .net "in", 0 0, L_0xb1cd00;  alias, 1 drivers
v0xaefc50_0 .net8 "readout", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xaefd40_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xaeb990 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xaeb720;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xaeee50_0 .net "buff_out", 0 0, L_0xb1c6a0;  1 drivers
v0xaeefa0_0 .net "clk", 0 0, L_0xb1cad0;  alias, 1 drivers
v0xaef170_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaef210_0 .net "out", 0 0, v0xaeec30_0;  alias, 1 drivers
v0xaef2b0_0 .net "q", 1 0, L_0xb1c890;  1 drivers
v0xaef350_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb1c890 .concat8 [ 1 1 0 0], v0xadd500_0, v0xaedba0_0;
L_0xb1c960 .part L_0xb1c890, 0, 1;
L_0xb1ca30 .part L_0xb1c890, 1, 1;
S_0xaebc00 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xaeb990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xaed460_0 .net "in", 0 0, L_0xb1cad0;  alias, 1 drivers
v0xaed500_0 .net "out", 0 0, L_0xb1c6a0;  alias, 1 drivers
v0xaed5f0_0 .net "w", 2 0, L_0xb1c510;  1 drivers
L_0xb1c1a0 .part L_0xb1c510, 0, 1;
L_0xb1c360 .part L_0xb1c510, 1, 1;
L_0xb1c510 .concat8 [ 1 1 1 0], L_0xb1c4a0, L_0xb1c0d0, L_0xb1c290;
L_0xb1c710 .part L_0xb1c510, 2, 1;
S_0xaebe50 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xaebc00;
 .timescale -9 -12;
P_0xaec060 .param/l "i" 0 5 15, +C4<00>;
S_0xaec140 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xaebe50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1c0d0 .functor NOT 1, L_0xb1c1a0, C4<0>, C4<0>, C4<0>;
v0xaec370_0 .net "a", 0 0, L_0xb1c1a0;  1 drivers
v0xaec450_0 .net "out", 0 0, L_0xb1c0d0;  1 drivers
S_0xaec570 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xaebc00;
 .timescale -9 -12;
P_0xaec760 .param/l "i" 0 5 15, +C4<01>;
S_0xaec820 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xaec570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1c290 .functor NOT 1, L_0xb1c360, C4<0>, C4<0>, C4<0>;
v0xaeca50_0 .net "a", 0 0, L_0xb1c360;  1 drivers
v0xaecb30_0 .net "out", 0 0, L_0xb1c290;  1 drivers
S_0xaecc50 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xaebc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1c4a0 .functor NOT 1, L_0xb1cad0, C4<0>, C4<0>, C4<0>;
v0xaece90_0 .net "a", 0 0, L_0xb1cad0;  alias, 1 drivers
v0xaecf30_0 .net "out", 0 0, L_0xb1c4a0;  1 drivers
S_0xaed050 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xaebc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1c6a0 .functor NOT 1, L_0xb1c710, C4<0>, C4<0>, C4<0>;
v0xaed260_0 .net "a", 0 0, L_0xb1c710;  1 drivers
v0xaed340_0 .net "out", 0 0, L_0xb1c6a0;  alias, 1 drivers
S_0xaed700 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xaeb990;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xaed9d0_0 .net "clk", 0 0, L_0xb1c6a0;  alias, 1 drivers
v0xaedae0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaedba0_0 .var "q", 0 0;
v0xaedc40_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xaed970 .event posedge, v0xaad010_0, v0xaed340_0;
S_0xadca00 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xaeb990;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xaee240_0 .net "clk", 0 0, L_0xb1c6a0;  alias, 1 drivers
v0xaee300_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xadd500_0 .var "q", 0 0;
v0xadd5d0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xaee1e0/0 .event negedge, v0xaed340_0;
E_0xaee1e0/1 .event posedge, v0xaad010_0;
E_0xaee1e0 .event/or E_0xaee1e0/0, E_0xaee1e0/1;
S_0xaee7d0 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xaeb990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xaeea90_0 .net "in_0", 0 0, L_0xb1c960;  1 drivers
v0xaeeb70_0 .net "in_1", 0 0, L_0xb1ca30;  1 drivers
v0xaeec30_0 .var "out", 0 0;
v0xaeed00_0 .net "sel", 0 0, L_0xb1cad0;  alias, 1 drivers
E_0xaeea10 .event edge, v0xae8b90_0, v0xaeea90_0, v0xaeeb70_0;
S_0xaef3f0 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xaeb720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xaef6b0_0 .net "ctrl", 0 0, v0xaeec30_0;  alias, 1 drivers
v0xaef7c0_0 .net "in", 0 0, L_0xb1cd00;  alias, 1 drivers
v0xaef880_0 .var "out", 0 0;
E_0xaef630 .event edge, v0xaeec30_0, v0xaef7c0_0;
S_0xaf0490 .scope generate, "ro_loop[5]" "ro_loop[5]" 2 23, 2 23 0, S_0x9cd360;
 .timescale -9 -12;
P_0xaf06f0 .param/l "i" 0 2 23, +C4<0101>;
S_0xaf07b0 .scope module, "rox2" "ro_block_2" 2 24, 4 44 0, S_0xaf0490;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xaf8fb0_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xaf9070_0 .net "gray", 0 0, L_0xb1e170;  1 drivers
v0xaf9130_0 .net "in_eve", 0 0, L_0xb1e210;  1 drivers
v0xaf9220_0 .net "in_pol_eve", 0 0, L_0xb1e330;  1 drivers
v0xaf9310_0 .net8 "out_mux_eve", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xaf9400_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xaf94a0_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xaf0a30 .scope module, "ro_pol" "ro_block_2x" 4 50, 4 26 0, S_0xaf07b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xaf47e0_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xaf4880_0 .net "eff_out", 0 0, v0xaf3af0_0;  1 drivers
v0xaf4940_0 .net "gray", 0 0, L_0xb1e170;  alias, 1 drivers
v0xaf4a70_0 .net "in", 0 0, L_0xb1e210;  alias, 1 drivers
v0xaf4b40_0 .net8 "readout", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xaf4be0_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xaf0ca0 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xaf0a30;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xaf3d30_0 .net "buff_out", 0 0, L_0xb1d340;  1 drivers
v0xaf3e80_0 .net "clk", 0 0, L_0xb1e170;  alias, 1 drivers
v0xaf3f40_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaf3fe0_0 .net "out", 0 0, v0xaf3af0_0;  alias, 1 drivers
v0xaf40b0_0 .net "q", 1 0, L_0xb1d530;  1 drivers
v0xaf4150_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb1d530 .concat8 [ 1 1 0 0], v0xaf3490_0, v0xaf2e70_0;
L_0xb1d600 .part L_0xb1d530, 0, 1;
L_0xb1d6d0 .part L_0xb1d530, 1, 1;
S_0xaf0f00 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xaf0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xaf2750_0 .net "in", 0 0, L_0xb1e170;  alias, 1 drivers
v0xaf27f0_0 .net "out", 0 0, L_0xb1d340;  alias, 1 drivers
v0xaf28c0_0 .net "w", 2 0, L_0xb1d1b0;  1 drivers
L_0xb1cee0 .part L_0xb1d1b0, 0, 1;
L_0xb1d050 .part L_0xb1d1b0, 1, 1;
L_0xb1d1b0 .concat8 [ 1 1 1 0], L_0xb1d140, L_0xb1ce10, L_0xb1cf80;
L_0xb1d3b0 .part L_0xb1d1b0, 2, 1;
S_0xaf1150 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xaf0f00;
 .timescale -9 -12;
P_0xaf1360 .param/l "i" 0 5 15, +C4<00>;
S_0xaf1440 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xaf1150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1ce10 .functor NOT 1, L_0xb1cee0, C4<0>, C4<0>, C4<0>;
v0xaf1670_0 .net "a", 0 0, L_0xb1cee0;  1 drivers
v0xaf1750_0 .net "out", 0 0, L_0xb1ce10;  1 drivers
S_0xaf1870 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xaf0f00;
 .timescale -9 -12;
P_0xaf1a60 .param/l "i" 0 5 15, +C4<01>;
S_0xaf1b20 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xaf1870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1cf80 .functor NOT 1, L_0xb1d050, C4<0>, C4<0>, C4<0>;
v0xaf1d50_0 .net "a", 0 0, L_0xb1d050;  1 drivers
v0xaf1e30_0 .net "out", 0 0, L_0xb1cf80;  1 drivers
S_0xaf1f50 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xaf0f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1d140 .functor NOT 1, L_0xb1e170, C4<0>, C4<0>, C4<0>;
v0xaf2160_0 .net "a", 0 0, L_0xb1e170;  alias, 1 drivers
v0xaf2220_0 .net "out", 0 0, L_0xb1d140;  1 drivers
S_0xaf2340 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xaf0f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1d340 .functor NOT 1, L_0xb1d3b0, C4<0>, C4<0>, C4<0>;
v0xaf2550_0 .net "a", 0 0, L_0xb1d3b0;  1 drivers
v0xaf2630_0 .net "out", 0 0, L_0xb1d340;  alias, 1 drivers
S_0xaf29d0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xaf0ca0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xaf2ca0_0 .net "clk", 0 0, L_0xb1d340;  alias, 1 drivers
v0xaf2db0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaf2e70_0 .var "q", 0 0;
v0xaf2f10_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xaf2c40 .event posedge, v0xaad010_0, v0xaf2630_0;
S_0xaf3040 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xaf0ca0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xaf3310_0 .net "clk", 0 0, L_0xb1d340;  alias, 1 drivers
v0xaf33d0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaf3490_0 .var "q", 0 0;
v0xaf3560_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xaf32b0/0 .event negedge, v0xaf2630_0;
E_0xaf32b0/1 .event posedge, v0xaad010_0;
E_0xaf32b0 .event/or E_0xaf32b0/0, E_0xaf32b0/1;
S_0xaf3690 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xaf0ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xaf3950_0 .net "in_0", 0 0, L_0xb1d600;  1 drivers
v0xaf3a30_0 .net "in_1", 0 0, L_0xb1d6d0;  1 drivers
v0xaf3af0_0 .var "out", 0 0;
v0xaf3bc0_0 .net "sel", 0 0, L_0xb1e170;  alias, 1 drivers
E_0xaf38d0 .event edge, v0xaf2160_0, v0xaf3950_0, v0xaf3a30_0;
S_0xaf4250 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xaf0a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xaf4510_0 .net "ctrl", 0 0, v0xaf3af0_0;  alias, 1 drivers
v0xaf4620_0 .net "in", 0 0, L_0xb1e210;  alias, 1 drivers
v0xaf46e0_0 .var "out", 0 0;
E_0xaf4490 .event edge, v0xaf3af0_0, v0xaf4620_0;
S_0xaf4cc0 .scope module, "ro_pol_eve" "ro_block_2x" 4 57, 4 26 0, S_0xaf07b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xaf8b10_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xaf8bb0_0 .net "eff_out", 0 0, v0xaf7dc0_0;  1 drivers
v0xaf8c70_0 .net "gray", 0 0, L_0xb1e170;  alias, 1 drivers
v0xaf8d10_0 .net "in", 0 0, L_0xb1e330;  alias, 1 drivers
v0xaf8de0_0 .net8 "readout", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xaf8ed0_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xaf4f30 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xaf4cc0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xaf7fe0_0 .net "buff_out", 0 0, L_0xb1dd40;  1 drivers
v0xaf8130_0 .net "clk", 0 0, L_0xb1e170;  alias, 1 drivers
v0xaf8300_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaf83a0_0 .net "out", 0 0, v0xaf7dc0_0;  alias, 1 drivers
v0xaf8440_0 .net "q", 1 0, L_0xb1df30;  1 drivers
v0xaf84e0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb1df30 .concat8 [ 1 1 0 0], v0xaf7760_0, v0xaf7140_0;
L_0xb1e000 .part L_0xb1df30, 0, 1;
L_0xb1e0d0 .part L_0xb1df30, 1, 1;
S_0xaf51a0 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xaf4f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xaf6a00_0 .net "in", 0 0, L_0xb1e170;  alias, 1 drivers
v0xaf6aa0_0 .net "out", 0 0, L_0xb1dd40;  alias, 1 drivers
v0xaf6b90_0 .net "w", 2 0, L_0xb1dbb0;  1 drivers
L_0xb1d840 .part L_0xb1dbb0, 0, 1;
L_0xb1da00 .part L_0xb1dbb0, 1, 1;
L_0xb1dbb0 .concat8 [ 1 1 1 0], L_0xb1db40, L_0xb1d770, L_0xb1d930;
L_0xb1ddb0 .part L_0xb1dbb0, 2, 1;
S_0xaf53f0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xaf51a0;
 .timescale -9 -12;
P_0xaf5600 .param/l "i" 0 5 15, +C4<00>;
S_0xaf56e0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xaf53f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1d770 .functor NOT 1, L_0xb1d840, C4<0>, C4<0>, C4<0>;
v0xaf5910_0 .net "a", 0 0, L_0xb1d840;  1 drivers
v0xaf59f0_0 .net "out", 0 0, L_0xb1d770;  1 drivers
S_0xaf5b10 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xaf51a0;
 .timescale -9 -12;
P_0xaf5d00 .param/l "i" 0 5 15, +C4<01>;
S_0xaf5dc0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xaf5b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1d930 .functor NOT 1, L_0xb1da00, C4<0>, C4<0>, C4<0>;
v0xaf5ff0_0 .net "a", 0 0, L_0xb1da00;  1 drivers
v0xaf60d0_0 .net "out", 0 0, L_0xb1d930;  1 drivers
S_0xaf61f0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xaf51a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1db40 .functor NOT 1, L_0xb1e170, C4<0>, C4<0>, C4<0>;
v0xaf6430_0 .net "a", 0 0, L_0xb1e170;  alias, 1 drivers
v0xaf64d0_0 .net "out", 0 0, L_0xb1db40;  1 drivers
S_0xaf65f0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xaf51a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1dd40 .functor NOT 1, L_0xb1ddb0, C4<0>, C4<0>, C4<0>;
v0xaf6800_0 .net "a", 0 0, L_0xb1ddb0;  1 drivers
v0xaf68e0_0 .net "out", 0 0, L_0xb1dd40;  alias, 1 drivers
S_0xaf6ca0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xaf4f30;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xaf6f70_0 .net "clk", 0 0, L_0xb1dd40;  alias, 1 drivers
v0xaf7080_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaf7140_0 .var "q", 0 0;
v0xaf71e0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xaf6f10 .event posedge, v0xaad010_0, v0xaf68e0_0;
S_0xaf7310 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xaf4f30;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xaf75e0_0 .net "clk", 0 0, L_0xb1dd40;  alias, 1 drivers
v0xaf76a0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaf7760_0 .var "q", 0 0;
v0xaf7830_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xaf7580/0 .event negedge, v0xaf68e0_0;
E_0xaf7580/1 .event posedge, v0xaad010_0;
E_0xaf7580 .event/or E_0xaf7580/0, E_0xaf7580/1;
S_0xaf7960 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xaf4f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xaf7c20_0 .net "in_0", 0 0, L_0xb1e000;  1 drivers
v0xaf7d00_0 .net "in_1", 0 0, L_0xb1e0d0;  1 drivers
v0xaf7dc0_0 .var "out", 0 0;
v0xaf7e90_0 .net "sel", 0 0, L_0xb1e170;  alias, 1 drivers
E_0xaf7ba0 .event edge, v0xaf2160_0, v0xaf7c20_0, v0xaf7d00_0;
S_0xaf8580 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xaf4cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xaf8840_0 .net "ctrl", 0 0, v0xaf7dc0_0;  alias, 1 drivers
v0xaf8950_0 .net "in", 0 0, L_0xb1e330;  alias, 1 drivers
v0xaf8a10_0 .var "out", 0 0;
E_0xaf87c0 .event edge, v0xaf7dc0_0, v0xaf8950_0;
S_0xaf9620 .scope generate, "ro_loop[6]" "ro_loop[6]" 2 23, 2 23 0, S_0x9cd360;
 .timescale -9 -12;
P_0xaf9830 .param/l "i" 0 2 23, +C4<0110>;
S_0xaf98f0 .scope module, "rox2" "ro_block_2" 2 24, 4 44 0, S_0xaf9620;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xb02360_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xb02400_0 .net "gray", 0 0, L_0xb1f760;  1 drivers
v0xb024c0_0 .net "in_eve", 0 0, L_0xb1f890;  1 drivers
v0xb025b0_0 .net "in_pol_eve", 0 0, L_0xb1f930;  1 drivers
v0xb026a0_0 .net8 "out_mux_eve", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xb02790_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xb02830_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xaf9b70 .scope module, "ro_pol" "ro_block_2x" 4 50, 4 26 0, S_0xaf98f0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xafd950_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xafd9f0_0 .net "eff_out", 0 0, v0xafcc60_0;  1 drivers
v0xafdab0_0 .net "gray", 0 0, L_0xb1f760;  alias, 1 drivers
v0xafdbe0_0 .net "in", 0 0, L_0xb1f890;  alias, 1 drivers
v0xafdcb0_0 .net8 "readout", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xae6bc0_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xaf9de0 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xaf9b70;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xafcea0_0 .net "buff_out", 0 0, L_0xb1e930;  1 drivers
v0xafcff0_0 .net "clk", 0 0, L_0xb1f760;  alias, 1 drivers
v0xafd0b0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xafd150_0 .net "out", 0 0, v0xafcc60_0;  alias, 1 drivers
v0xafd220_0 .net "q", 1 0, L_0xb1eb20;  1 drivers
v0xafd2c0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb1eb20 .concat8 [ 1 1 0 0], v0xafc600_0, v0xafbfe0_0;
L_0xb1ebf0 .part L_0xb1eb20, 0, 1;
L_0xb1ecc0 .part L_0xb1eb20, 1, 1;
S_0xafa040 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xaf9de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xafb890_0 .net "in", 0 0, L_0xb1f760;  alias, 1 drivers
v0xafb960_0 .net "out", 0 0, L_0xb1e930;  alias, 1 drivers
v0xafba30_0 .net "w", 2 0, L_0xb1e7a0;  1 drivers
L_0xb1e430 .part L_0xb1e7a0, 0, 1;
L_0xb1e5f0 .part L_0xb1e7a0, 1, 1;
L_0xb1e7a0 .concat8 [ 1 1 1 0], L_0xb1e730, L_0xb1cda0, L_0xb1e520;
L_0xb1e9a0 .part L_0xb1e7a0, 2, 1;
S_0xafa290 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xafa040;
 .timescale -9 -12;
P_0xafa4a0 .param/l "i" 0 5 15, +C4<00>;
S_0xafa580 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xafa290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1cda0 .functor NOT 1, L_0xb1e430, C4<0>, C4<0>, C4<0>;
v0xafa7b0_0 .net "a", 0 0, L_0xb1e430;  1 drivers
v0xafa890_0 .net "out", 0 0, L_0xb1cda0;  1 drivers
S_0xafa9b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xafa040;
 .timescale -9 -12;
P_0xafaba0 .param/l "i" 0 5 15, +C4<01>;
S_0xafac60 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xafa9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1e520 .functor NOT 1, L_0xb1e5f0, C4<0>, C4<0>, C4<0>;
v0xafae90_0 .net "a", 0 0, L_0xb1e5f0;  1 drivers
v0xafaf70_0 .net "out", 0 0, L_0xb1e520;  1 drivers
S_0xafb090 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xafa040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1e730 .functor NOT 1, L_0xb1f760, C4<0>, C4<0>, C4<0>;
v0xafb2a0_0 .net "a", 0 0, L_0xb1f760;  alias, 1 drivers
v0xafb360_0 .net "out", 0 0, L_0xb1e730;  1 drivers
S_0xafb480 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xafa040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1e930 .functor NOT 1, L_0xb1e9a0, C4<0>, C4<0>, C4<0>;
v0xafb690_0 .net "a", 0 0, L_0xb1e9a0;  1 drivers
v0xafb770_0 .net "out", 0 0, L_0xb1e930;  alias, 1 drivers
S_0xafbb40 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xaf9de0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xafbe10_0 .net "clk", 0 0, L_0xb1e930;  alias, 1 drivers
v0xafbf20_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xafbfe0_0 .var "q", 0 0;
v0xafc080_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xafbdb0 .event posedge, v0xaad010_0, v0xafb770_0;
S_0xafc1b0 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xaf9de0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xafc480_0 .net "clk", 0 0, L_0xb1e930;  alias, 1 drivers
v0xafc540_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xafc600_0 .var "q", 0 0;
v0xafc6d0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xafc420/0 .event negedge, v0xafb770_0;
E_0xafc420/1 .event posedge, v0xaad010_0;
E_0xafc420 .event/or E_0xafc420/0, E_0xafc420/1;
S_0xafc800 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xaf9de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xafcac0_0 .net "in_0", 0 0, L_0xb1ebf0;  1 drivers
v0xafcba0_0 .net "in_1", 0 0, L_0xb1ecc0;  1 drivers
v0xafcc60_0 .var "out", 0 0;
v0xafcd30_0 .net "sel", 0 0, L_0xb1f760;  alias, 1 drivers
E_0xafca40 .event edge, v0xafb2a0_0, v0xafcac0_0, v0xafcba0_0;
S_0xafd3c0 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xaf9b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xafd680_0 .net "ctrl", 0 0, v0xafcc60_0;  alias, 1 drivers
v0xafd790_0 .net "in", 0 0, L_0xb1f890;  alias, 1 drivers
v0xafd850_0 .var "out", 0 0;
E_0xafd600 .event edge, v0xafcc60_0, v0xafd790_0;
S_0xafdf60 .scope module, "ro_pol_eve" "ro_block_2x" 4 57, 4 26 0, S_0xaf98f0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xb01d90_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xb01e30_0 .net "eff_out", 0 0, v0xb01040_0;  1 drivers
v0xb01ef0_0 .net "gray", 0 0, L_0xb1f760;  alias, 1 drivers
v0xb01f90_0 .net "in", 0 0, L_0xb1f930;  alias, 1 drivers
v0xb02060_0 .net8 "readout", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xae6d70_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xafe1b0 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xafdf60;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xb01260_0 .net "buff_out", 0 0, L_0xb1f330;  1 drivers
v0xb013b0_0 .net "clk", 0 0, L_0xb1f760;  alias, 1 drivers
v0xb01580_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb01620_0 .net "out", 0 0, v0xb01040_0;  alias, 1 drivers
v0xb016c0_0 .net "q", 1 0, L_0xb1f520;  1 drivers
v0xb01760_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb1f520 .concat8 [ 1 1 0 0], v0xb009e0_0, v0xb003c0_0;
L_0xb1f5f0 .part L_0xb1f520, 0, 1;
L_0xb1f6c0 .part L_0xb1f520, 1, 1;
S_0xafe420 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xafe1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xaffc80_0 .net "in", 0 0, L_0xb1f760;  alias, 1 drivers
v0xaffd20_0 .net "out", 0 0, L_0xb1f330;  alias, 1 drivers
v0xaffe10_0 .net "w", 2 0, L_0xb1f1a0;  1 drivers
L_0xb1ee30 .part L_0xb1f1a0, 0, 1;
L_0xb1eff0 .part L_0xb1f1a0, 1, 1;
L_0xb1f1a0 .concat8 [ 1 1 1 0], L_0xb1f130, L_0xb1ed60, L_0xb1ef20;
L_0xb1f3a0 .part L_0xb1f1a0, 2, 1;
S_0xafe670 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xafe420;
 .timescale -9 -12;
P_0xafe880 .param/l "i" 0 5 15, +C4<00>;
S_0xafe960 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xafe670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1ed60 .functor NOT 1, L_0xb1ee30, C4<0>, C4<0>, C4<0>;
v0xafeb90_0 .net "a", 0 0, L_0xb1ee30;  1 drivers
v0xafec70_0 .net "out", 0 0, L_0xb1ed60;  1 drivers
S_0xafed90 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xafe420;
 .timescale -9 -12;
P_0xafef80 .param/l "i" 0 5 15, +C4<01>;
S_0xaff040 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xafed90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1ef20 .functor NOT 1, L_0xb1eff0, C4<0>, C4<0>, C4<0>;
v0xaff270_0 .net "a", 0 0, L_0xb1eff0;  1 drivers
v0xaff350_0 .net "out", 0 0, L_0xb1ef20;  1 drivers
S_0xaff470 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xafe420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1f130 .functor NOT 1, L_0xb1f760, C4<0>, C4<0>, C4<0>;
v0xaff6b0_0 .net "a", 0 0, L_0xb1f760;  alias, 1 drivers
v0xaff750_0 .net "out", 0 0, L_0xb1f130;  1 drivers
S_0xaff870 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xafe420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1f330 .functor NOT 1, L_0xb1f3a0, C4<0>, C4<0>, C4<0>;
v0xaffa80_0 .net "a", 0 0, L_0xb1f3a0;  1 drivers
v0xaffb60_0 .net "out", 0 0, L_0xb1f330;  alias, 1 drivers
S_0xafff20 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xafe1b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xb001f0_0 .net "clk", 0 0, L_0xb1f330;  alias, 1 drivers
v0xb00300_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb003c0_0 .var "q", 0 0;
v0xb00460_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xb00190 .event posedge, v0xaad010_0, v0xaffb60_0;
S_0xb00590 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xafe1b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xb00860_0 .net "clk", 0 0, L_0xb1f330;  alias, 1 drivers
v0xb00920_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb009e0_0 .var "q", 0 0;
v0xb00ab0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xb00800/0 .event negedge, v0xaffb60_0;
E_0xb00800/1 .event posedge, v0xaad010_0;
E_0xb00800 .event/or E_0xb00800/0, E_0xb00800/1;
S_0xb00be0 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xafe1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xb00ea0_0 .net "in_0", 0 0, L_0xb1f5f0;  1 drivers
v0xb00f80_0 .net "in_1", 0 0, L_0xb1f6c0;  1 drivers
v0xb01040_0 .var "out", 0 0;
v0xb01110_0 .net "sel", 0 0, L_0xb1f760;  alias, 1 drivers
E_0xb00e20 .event edge, v0xafb2a0_0, v0xb00ea0_0, v0xb00f80_0;
S_0xb01800 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xafdf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xb01ac0_0 .net "ctrl", 0 0, v0xb01040_0;  alias, 1 drivers
v0xb01bd0_0 .net "in", 0 0, L_0xb1f930;  alias, 1 drivers
v0xb01c90_0 .var "out", 0 0;
E_0xb01a40 .event edge, v0xb01040_0, v0xb01bd0_0;
S_0xb029d0 .scope generate, "ro_loop[7]" "ro_loop[7]" 2 23, 2 23 0, S_0x9cd360;
 .timescale -9 -12;
P_0xb02be0 .param/l "i" 0 2 23, +C4<0111>;
S_0xb02ca0 .scope module, "rox2" "ro_block_2" 2 24, 4 44 0, S_0xb029d0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xb0b4a0_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xb0b560_0 .net "gray", 0 0, L_0xb20e00;  1 drivers
v0xb0b620_0 .net "in_eve", 0 0, L_0xb20ea0;  1 drivers
v0xb0b710_0 .net "in_pol_eve", 0 0, L_0xb1f9d0;  1 drivers
v0xb0b800_0 .net8 "out_mux_eve", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xb0b8f0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xb0b990_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xb02f20 .scope module, "ro_pol" "ro_block_2x" 4 50, 4 26 0, S_0xb02ca0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xb06cd0_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xb06d70_0 .net "eff_out", 0 0, v0xb05fe0_0;  1 drivers
v0xb06e30_0 .net "gray", 0 0, L_0xb20e00;  alias, 1 drivers
v0xb06f60_0 .net "in", 0 0, L_0xb20ea0;  alias, 1 drivers
v0xb07030_0 .net8 "readout", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xb070d0_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xb03190 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xb02f20;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xb06220_0 .net "buff_out", 0 0, L_0xb1ffd0;  1 drivers
v0xb06370_0 .net "clk", 0 0, L_0xb20e00;  alias, 1 drivers
v0xb06430_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb064d0_0 .net "out", 0 0, v0xb05fe0_0;  alias, 1 drivers
v0xb065a0_0 .net "q", 1 0, L_0xb201c0;  1 drivers
v0xb06640_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb201c0 .concat8 [ 1 1 0 0], v0xb05980_0, v0xb05360_0;
L_0xb20290 .part L_0xb201c0, 0, 1;
L_0xb20360 .part L_0xb201c0, 1, 1;
S_0xb033f0 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xb03190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xb04c40_0 .net "in", 0 0, L_0xb20e00;  alias, 1 drivers
v0xb04ce0_0 .net "out", 0 0, L_0xb1ffd0;  alias, 1 drivers
v0xb04db0_0 .net "w", 2 0, L_0xb1fe40;  1 drivers
L_0xb1fad0 .part L_0xb1fe40, 0, 1;
L_0xb1fc90 .part L_0xb1fe40, 1, 1;
L_0xb1fe40 .concat8 [ 1 1 1 0], L_0xb1fdd0, L_0xb1f800, L_0xb1fbc0;
L_0xb20040 .part L_0xb1fe40, 2, 1;
S_0xb03640 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xb033f0;
 .timescale -9 -12;
P_0xb03850 .param/l "i" 0 5 15, +C4<00>;
S_0xb03930 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xb03640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1f800 .functor NOT 1, L_0xb1fad0, C4<0>, C4<0>, C4<0>;
v0xb03b60_0 .net "a", 0 0, L_0xb1fad0;  1 drivers
v0xb03c40_0 .net "out", 0 0, L_0xb1f800;  1 drivers
S_0xb03d60 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xb033f0;
 .timescale -9 -12;
P_0xb03f50 .param/l "i" 0 5 15, +C4<01>;
S_0xb04010 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xb03d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1fbc0 .functor NOT 1, L_0xb1fc90, C4<0>, C4<0>, C4<0>;
v0xb04240_0 .net "a", 0 0, L_0xb1fc90;  1 drivers
v0xb04320_0 .net "out", 0 0, L_0xb1fbc0;  1 drivers
S_0xb04440 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xb033f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1fdd0 .functor NOT 1, L_0xb20e00, C4<0>, C4<0>, C4<0>;
v0xb04650_0 .net "a", 0 0, L_0xb20e00;  alias, 1 drivers
v0xb04710_0 .net "out", 0 0, L_0xb1fdd0;  1 drivers
S_0xb04830 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xb033f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1ffd0 .functor NOT 1, L_0xb20040, C4<0>, C4<0>, C4<0>;
v0xb04a40_0 .net "a", 0 0, L_0xb20040;  1 drivers
v0xb04b20_0 .net "out", 0 0, L_0xb1ffd0;  alias, 1 drivers
S_0xb04ec0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xb03190;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xb05190_0 .net "clk", 0 0, L_0xb1ffd0;  alias, 1 drivers
v0xb052a0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb05360_0 .var "q", 0 0;
v0xb05400_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xb05130 .event posedge, v0xaad010_0, v0xb04b20_0;
S_0xb05530 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xb03190;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xb05800_0 .net "clk", 0 0, L_0xb1ffd0;  alias, 1 drivers
v0xb058c0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb05980_0 .var "q", 0 0;
v0xb05a50_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xb057a0/0 .event negedge, v0xb04b20_0;
E_0xb057a0/1 .event posedge, v0xaad010_0;
E_0xb057a0 .event/or E_0xb057a0/0, E_0xb057a0/1;
S_0xb05b80 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xb03190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xb05e40_0 .net "in_0", 0 0, L_0xb20290;  1 drivers
v0xb05f20_0 .net "in_1", 0 0, L_0xb20360;  1 drivers
v0xb05fe0_0 .var "out", 0 0;
v0xb060b0_0 .net "sel", 0 0, L_0xb20e00;  alias, 1 drivers
E_0xb05dc0 .event edge, v0xb04650_0, v0xb05e40_0, v0xb05f20_0;
S_0xb06740 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xb02f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xb06a00_0 .net "ctrl", 0 0, v0xb05fe0_0;  alias, 1 drivers
v0xb06b10_0 .net "in", 0 0, L_0xb20ea0;  alias, 1 drivers
v0xb06bd0_0 .var "out", 0 0;
E_0xb06980 .event edge, v0xb05fe0_0, v0xb06b10_0;
S_0xb071b0 .scope module, "ro_pol_eve" "ro_block_2x" 4 57, 4 26 0, S_0xb02ca0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xb0b000_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xb0b0a0_0 .net "eff_out", 0 0, v0xb0a2b0_0;  1 drivers
v0xb0b160_0 .net "gray", 0 0, L_0xb20e00;  alias, 1 drivers
v0xb0b200_0 .net "in", 0 0, L_0xb1f9d0;  alias, 1 drivers
v0xb0b2d0_0 .net8 "readout", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xb0b3c0_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xb07420 .scope module, "eff" "edge_ff_n" 4 32, 4 12 0, S_0xb071b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xb0a4d0_0 .net "buff_out", 0 0, L_0xb209d0;  1 drivers
v0xb0a620_0 .net "clk", 0 0, L_0xb20e00;  alias, 1 drivers
v0xb0a7f0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb0a890_0 .net "out", 0 0, v0xb0a2b0_0;  alias, 1 drivers
v0xb0a930_0 .net "q", 1 0, L_0xb20bc0;  1 drivers
v0xb0a9d0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb20bc0 .concat8 [ 1 1 0 0], v0xb09c50_0, v0xb09630_0;
L_0xb20c90 .part L_0xb20bc0, 0, 1;
L_0xb20d60 .part L_0xb20bc0, 1, 1;
S_0xb07690 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0xb07420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xb08ef0_0 .net "in", 0 0, L_0xb20e00;  alias, 1 drivers
v0xb08f90_0 .net "out", 0 0, L_0xb209d0;  alias, 1 drivers
v0xb09080_0 .net "w", 2 0, L_0xb20840;  1 drivers
L_0xb204d0 .part L_0xb20840, 0, 1;
L_0xb20690 .part L_0xb20840, 1, 1;
L_0xb20840 .concat8 [ 1 1 1 0], L_0xb207d0, L_0xb20400, L_0xb205c0;
L_0xb20a40 .part L_0xb20840, 2, 1;
S_0xb078e0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xb07690;
 .timescale -9 -12;
P_0xb07af0 .param/l "i" 0 5 15, +C4<00>;
S_0xb07bd0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xb078e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb20400 .functor NOT 1, L_0xb204d0, C4<0>, C4<0>, C4<0>;
v0xb07e00_0 .net "a", 0 0, L_0xb204d0;  1 drivers
v0xb07ee0_0 .net "out", 0 0, L_0xb20400;  1 drivers
S_0xb08000 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xb07690;
 .timescale -9 -12;
P_0xb081f0 .param/l "i" 0 5 15, +C4<01>;
S_0xb082b0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xb08000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb205c0 .functor NOT 1, L_0xb20690, C4<0>, C4<0>, C4<0>;
v0xb084e0_0 .net "a", 0 0, L_0xb20690;  1 drivers
v0xb085c0_0 .net "out", 0 0, L_0xb205c0;  1 drivers
S_0xb086e0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xb07690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb207d0 .functor NOT 1, L_0xb20e00, C4<0>, C4<0>, C4<0>;
v0xb08920_0 .net "a", 0 0, L_0xb20e00;  alias, 1 drivers
v0xb089c0_0 .net "out", 0 0, L_0xb207d0;  1 drivers
S_0xb08ae0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xb07690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb209d0 .functor NOT 1, L_0xb20a40, C4<0>, C4<0>, C4<0>;
v0xb08cf0_0 .net "a", 0 0, L_0xb20a40;  1 drivers
v0xb08dd0_0 .net "out", 0 0, L_0xb209d0;  alias, 1 drivers
S_0xb09190 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0xb07420;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xb09460_0 .net "clk", 0 0, L_0xb209d0;  alias, 1 drivers
v0xb09570_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb09630_0 .var "q", 0 0;
v0xb096d0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xb09400 .event posedge, v0xaad010_0, v0xb08dd0_0;
S_0xb09800 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0xb07420;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xb09ad0_0 .net "clk", 0 0, L_0xb209d0;  alias, 1 drivers
v0xb09b90_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb09c50_0 .var "q", 0 0;
v0xb09d20_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xb09a70/0 .event negedge, v0xb08dd0_0;
E_0xb09a70/1 .event posedge, v0xaad010_0;
E_0xb09a70 .event/or E_0xb09a70/0, E_0xb09a70/1;
S_0xb09e50 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0xb07420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xb0a110_0 .net "in_0", 0 0, L_0xb20c90;  1 drivers
v0xb0a1f0_0 .net "in_1", 0 0, L_0xb20d60;  1 drivers
v0xb0a2b0_0 .var "out", 0 0;
v0xb0a380_0 .net "sel", 0 0, L_0xb20e00;  alias, 1 drivers
E_0xb0a090 .event edge, v0xb04650_0, v0xb0a110_0, v0xb0a1f0_0;
S_0xb0aa70 .scope module, "tribuf" "tbuf" 4 38, 9 2 0, S_0xb071b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xb0ad30_0 .net "ctrl", 0 0, v0xb0a2b0_0;  alias, 1 drivers
v0xb0ae40_0 .net "in", 0 0, L_0xb1f9d0;  alias, 1 drivers
v0xb0af00_0 .var "out", 0 0;
E_0xb0acb0 .event edge, v0xb0a2b0_0, v0xb0ae40_0;
S_0xb0bb10 .scope module, "rox1" "ro_block_1" 2 12, 10 43 0, S_0x9cd360;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0xb14b50_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xb14c10_0 .net "gray", 0 0, L_0xb22530;  1 drivers
v0xb14cd0_0 .net "in_eve", 0 0, L_0xb20f40;  1 drivers
v0xb14dc0_0 .net "in_pol_eve", 0 0, L_0xb227a0;  1 drivers
v0xb14eb0_0 .net8 "out_mux_eve", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xb14fa0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xb15040_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xb0bd90 .scope module, "ro_pol" "ro_block_1x" 10 49, 10 25 0, S_0xb0bb10;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xb10380_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xb10420_0 .net "eff_out", 0 0, v0xb0f690_0;  1 drivers
v0xb104e0_0 .net "gray", 0 0, L_0xb22530;  alias, 1 drivers
v0xb10610_0 .net "in", 0 0, L_0xb20f40;  alias, 1 drivers
v0xb106e0_0 .net8 "readout", 0 0, RS_0x7f8066384188;  alias, 8 drivers
v0xb10780_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xb0c000 .scope module, "eff" "edge_ff" 10 31, 10 12 0, S_0xb0bd90;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xb0f8d0_0 .net "buff_out", 0 0, L_0xb216d0;  1 drivers
v0xb0fa20_0 .net "clk", 0 0, L_0xb22530;  alias, 1 drivers
v0xb0fae0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb0fb80_0 .net "out", 0 0, v0xb0f690_0;  alias, 1 drivers
v0xb0fc50_0 .net "q", 1 0, L_0xb218c0;  1 drivers
v0xb0fcf0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb218c0 .concat8 [ 1 1 0 0], v0xaee3c0_0, v0xb0e200_0;
L_0xb219c0 .part L_0xb218c0, 0, 1;
L_0xb21a90 .part L_0xb218c0, 1, 1;
S_0xb0c260 .scope module, "bf" "buffer" 10 17, 5 9 0, S_0xb0c000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xb0dab0_0 .net "in", 0 0, L_0xb22530;  alias, 1 drivers
v0xb0db80_0 .net "out", 0 0, L_0xb216d0;  alias, 1 drivers
v0xb0dc50_0 .net "w", 2 0, L_0xb21540;  1 drivers
L_0xb21200 .part L_0xb21540, 0, 1;
L_0xb21390 .part L_0xb21540, 1, 1;
L_0xb21540 .concat8 [ 1 1 1 0], L_0xb214d0, L_0xb1b630, L_0xb212f0;
L_0xb21740 .part L_0xb21540, 2, 1;
S_0xb0c4b0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xb0c260;
 .timescale -9 -12;
P_0xb0c6c0 .param/l "i" 0 5 15, +C4<00>;
S_0xb0c7a0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xb0c4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb1b630 .functor NOT 1, L_0xb21200, C4<0>, C4<0>, C4<0>;
v0xb0c9d0_0 .net "a", 0 0, L_0xb21200;  1 drivers
v0xb0cab0_0 .net "out", 0 0, L_0xb1b630;  1 drivers
S_0xb0cbd0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xb0c260;
 .timescale -9 -12;
P_0xb0cdc0 .param/l "i" 0 5 15, +C4<01>;
S_0xb0ce80 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xb0cbd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb212f0 .functor NOT 1, L_0xb21390, C4<0>, C4<0>, C4<0>;
v0xb0d0b0_0 .net "a", 0 0, L_0xb21390;  1 drivers
v0xb0d190_0 .net "out", 0 0, L_0xb212f0;  1 drivers
S_0xb0d2b0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xb0c260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb214d0 .functor NOT 1, L_0xb22530, C4<0>, C4<0>, C4<0>;
v0xb0d4c0_0 .net "a", 0 0, L_0xb22530;  alias, 1 drivers
v0xb0d580_0 .net "out", 0 0, L_0xb214d0;  1 drivers
S_0xb0d6a0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xb0c260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb216d0 .functor NOT 1, L_0xb21740, C4<0>, C4<0>, C4<0>;
v0xb0d8b0_0 .net "a", 0 0, L_0xb21740;  1 drivers
v0xb0d990_0 .net "out", 0 0, L_0xb216d0;  alias, 1 drivers
S_0xb0dd60 .scope module, "dff" "asyn_rstb_dff" 10 18, 11 2 0, S_0xb0c000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xb0e030_0 .net "clk", 0 0, L_0xb216d0;  alias, 1 drivers
v0xb0e140_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb0e200_0 .var "q", 0 0;
v0xb0e2a0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xb0dfd0/0 .event negedge, v0xaad010_0;
E_0xb0dfd0/1 .event posedge, v0xb0d990_0;
E_0xb0dfd0 .event/or E_0xb0dfd0/0, E_0xb0dfd0/1;
S_0xaedd70 .scope module, "dff_n" "asyn_rstb_dff_n" 10 19, 12 2 0, S_0xb0c000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xaee040_0 .net "clk", 0 0, L_0xb216d0;  alias, 1 drivers
v0xb0eb70_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xaee3c0_0 .var "q", 0 0;
v0xaee490_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xaedfe0 .event negedge, v0xaad010_0, v0xb0d990_0;
S_0xaee5c0 .scope module, "mux" "mux_2_1" 10 20, 8 2 0, S_0xb0c000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xb0f4f0_0 .net "in_0", 0 0, L_0xb219c0;  1 drivers
v0xb0f5d0_0 .net "in_1", 0 0, L_0xb21a90;  1 drivers
v0xb0f690_0 .var "out", 0 0;
v0xb0f760_0 .net "sel", 0 0, L_0xb22530;  alias, 1 drivers
E_0xaee790 .event edge, v0xb0d4c0_0, v0xb0f4f0_0, v0xb0f5d0_0;
S_0xb0fdf0 .scope module, "tribuf" "tbuf" 10 37, 9 2 0, S_0xb0bd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xb100b0_0 .net "ctrl", 0 0, v0xb0f690_0;  alias, 1 drivers
v0xb101c0_0 .net "in", 0 0, L_0xb20f40;  alias, 1 drivers
v0xb10280_0 .var "out", 0 0;
E_0xb10030 .event edge, v0xb0f690_0, v0xb101c0_0;
S_0xb10860 .scope module, "ro_pol_eve" "ro_block_1x" 10 56, 10 25 0, S_0xb0bb10;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
v0xb146b0_0 .net "clk_master", 0 0, v0xb16760_0;  alias, 1 drivers
v0xb14750_0 .net "eff_out", 0 0, v0xb13960_0;  1 drivers
v0xb14810_0 .net "gray", 0 0, L_0xb22530;  alias, 1 drivers
v0xb148b0_0 .net "in", 0 0, L_0xb227a0;  alias, 1 drivers
v0xb14980_0 .net8 "readout", 0 0, RS_0x7f8066384ae8;  alias, 8 drivers
v0xb14a70_0 .net "vpwr", 0 0, v0xb17220_0;  alias, 1 drivers
S_0xb10ad0 .scope module, "eff" "edge_ff" 10 31, 10 12 0, S_0xb10860;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0xb13b80_0 .net "buff_out", 0 0, L_0xb22100;  1 drivers
v0xb13cd0_0 .net "clk", 0 0, L_0xb22530;  alias, 1 drivers
v0xb13ea0_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb13f40_0 .net "out", 0 0, v0xb13960_0;  alias, 1 drivers
v0xb13fe0_0 .net "q", 1 0, L_0xb222f0;  1 drivers
v0xb14080_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
L_0xb222f0 .concat8 [ 1 1 0 0], v0xb13300_0, v0xb12ce0_0;
L_0xb223c0 .part L_0xb222f0, 0, 1;
L_0xb22490 .part L_0xb222f0, 1, 1;
S_0xb10d40 .scope module, "bf" "buffer" 10 17, 5 9 0, S_0xb10ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0xb125a0_0 .net "in", 0 0, L_0xb22530;  alias, 1 drivers
v0xb12640_0 .net "out", 0 0, L_0xb22100;  alias, 1 drivers
v0xb12730_0 .net "w", 2 0, L_0xb21f70;  1 drivers
L_0xb21c00 .part L_0xb21f70, 0, 1;
L_0xb21dc0 .part L_0xb21f70, 1, 1;
L_0xb21f70 .concat8 [ 1 1 1 0], L_0xb21f00, L_0xb21b30, L_0xb21cf0;
L_0xb22170 .part L_0xb21f70, 2, 1;
S_0xb10f90 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0xb10d40;
 .timescale -9 -12;
P_0xb111a0 .param/l "i" 0 5 15, +C4<00>;
S_0xb11280 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xb10f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb21b30 .functor NOT 1, L_0xb21c00, C4<0>, C4<0>, C4<0>;
v0xb114b0_0 .net "a", 0 0, L_0xb21c00;  1 drivers
v0xb11590_0 .net "out", 0 0, L_0xb21b30;  1 drivers
S_0xb116b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0xb10d40;
 .timescale -9 -12;
P_0xb118a0 .param/l "i" 0 5 15, +C4<01>;
S_0xb11960 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0xb116b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb21cf0 .functor NOT 1, L_0xb21dc0, C4<0>, C4<0>, C4<0>;
v0xb11b90_0 .net "a", 0 0, L_0xb21dc0;  1 drivers
v0xb11c70_0 .net "out", 0 0, L_0xb21cf0;  1 drivers
S_0xb11d90 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0xb10d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb21f00 .functor NOT 1, L_0xb22530, C4<0>, C4<0>, C4<0>;
v0xb11fd0_0 .net "a", 0 0, L_0xb22530;  alias, 1 drivers
v0xb12070_0 .net "out", 0 0, L_0xb21f00;  1 drivers
S_0xb12190 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0xb10d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0xb22100 .functor NOT 1, L_0xb22170, C4<0>, C4<0>, C4<0>;
v0xb123a0_0 .net "a", 0 0, L_0xb22170;  1 drivers
v0xb12480_0 .net "out", 0 0, L_0xb22100;  alias, 1 drivers
S_0xb12840 .scope module, "dff" "asyn_rstb_dff" 10 18, 11 2 0, S_0xb10ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xb12b10_0 .net "clk", 0 0, L_0xb22100;  alias, 1 drivers
v0xb12c20_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb12ce0_0 .var "q", 0 0;
v0xb12d80_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xb12ab0/0 .event negedge, v0xaad010_0;
E_0xb12ab0/1 .event posedge, v0xb12480_0;
E_0xb12ab0 .event/or E_0xb12ab0/0, E_0xb12ab0/1;
S_0xb12eb0 .scope module, "dff_n" "asyn_rstb_dff_n" 10 19, 12 2 0, S_0xb10ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0xb13180_0 .net "clk", 0 0, L_0xb22100;  alias, 1 drivers
v0xb13240_0 .net "d", 0 0, v0xb17220_0;  alias, 1 drivers
v0xb13300_0 .var "q", 0 0;
v0xb133d0_0 .net "rstb", 0 0, v0xb16760_0;  alias, 1 drivers
E_0xb13120 .event negedge, v0xaad010_0, v0xb12480_0;
S_0xb13500 .scope module, "mux" "mux_2_1" 10 20, 8 2 0, S_0xb10ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0xb137c0_0 .net "in_0", 0 0, L_0xb223c0;  1 drivers
v0xb138a0_0 .net "in_1", 0 0, L_0xb22490;  1 drivers
v0xb13960_0 .var "out", 0 0;
v0xb13a30_0 .net "sel", 0 0, L_0xb22530;  alias, 1 drivers
E_0xb13740 .event edge, v0xb0d4c0_0, v0xb137c0_0, v0xb138a0_0;
S_0xb14120 .scope module, "tribuf" "tbuf" 10 37, 9 2 0, S_0xb10860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0xb143e0_0 .net "ctrl", 0 0, v0xb13960_0;  alias, 1 drivers
v0xb144f0_0 .net "in", 0 0, L_0xb227a0;  alias, 1 drivers
v0xb145b0_0 .var "out", 0 0;
E_0xb14360 .event edge, v0xb13960_0, v0xb144f0_0;
    .scope S_0xab35b0;
T_0 ;
    %wait E_0xa77670;
    %load/vec4 v0x9caa90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9c7880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9bfb50_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x9bfb50_0;
    %cmpi/s 18, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x9bfb50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9c7880, 0, 4;
    %load/vec4 v0x9bfb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9bfb50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9c7880, 4;
    %inv;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9c7880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9bfb50_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x9bfb50_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x9bfb50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x9c7880, 4;
    %load/vec4 v0x9bfb50_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x9c7880, 4;
    %load/vec4 v0x9bfb50_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x9c8f40, 4;
    %and;
    %xor;
    %load/vec4 v0x9bfb50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9c7880, 0, 4;
    %load/vec4 v0x9bfb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9bfb50_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9c7880, 4;
    %load/vec4 v0x9ca9d0_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9c8f40, 4;
    %and;
    %xor;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9c7880, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xab35b0;
T_1 ;
    %wait E_0xa7bc50;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9c8f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9c8d30_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x9c8d30_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x9c8d30_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x9c8f40, 4;
    %load/vec4 v0x9c8d30_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x9c7880, 4;
    %inv;
    %and;
    %load/vec4 v0x9c8d30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9c8f40, 0, 4;
    %load/vec4 v0x9c8d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9c8d30_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9c7880, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9c7880, 4;
    %or;
    %assign/vec4 v0x9ca9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9c8e10_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x9c8e10_0;
    %cmpi/s 19, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x9c8e10_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x9c7880, 4;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x9c8e10_0;
    %assign/vec4/off/d v0x9bfa70_0, 4, 5;
    %load/vec4 v0x9c8e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9c8e10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xacd950;
T_2 ;
    %wait E_0xacdbc0;
    %load/vec4 v0xacde90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xacddf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xacdd30_0;
    %assign/vec4 v0xacddf0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xacdff0;
T_3 ;
    %wait E_0xace260;
    %load/vec4 v0xace540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xace470_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xace380_0;
    %assign/vec4 v0xace470_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xace670;
T_4 ;
    %wait E_0xace8b0;
    %load/vec4 v0xaceba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0xace930_0;
    %store/vec4 v0xacead0_0, 0, 1;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0xacea10_0;
    %store/vec4 v0xacead0_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xacf250;
T_5 ;
    %wait E_0xacf490;
    %load/vec4 v0xacf510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xacf6e0_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0xacf620_0;
    %store/vec4 v0xacf6e0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xad1d10;
T_6 ;
    %wait E_0xad1f80;
    %load/vec4 v0xad22e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad2240_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xad20f0_0;
    %assign/vec4 v0xad2240_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xad2410;
T_7 ;
    %wait E_0xad2630;
    %load/vec4 v0xad28e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad2810_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xad2750_0;
    %assign/vec4 v0xad2810_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xad2a10;
T_8 ;
    %wait E_0xad2c50;
    %load/vec4 v0xad2f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0xad2cd0_0;
    %store/vec4 v0xad2e70_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0xad2db0_0;
    %store/vec4 v0xad2e70_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xad3630;
T_9 ;
    %wait E_0xad3870;
    %load/vec4 v0xad38f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xad3ac0_0, 0, 1;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0xad3a00_0;
    %store/vec4 v0xad3ac0_0, 0, 1;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xad6d80;
T_10 ;
    %wait E_0xad6ff0;
    %load/vec4 v0xad72c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad7220_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xad7160_0;
    %assign/vec4 v0xad7220_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xad73f0;
T_11 ;
    %wait E_0xad7660;
    %load/vec4 v0xad7910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xad7840_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xad7780_0;
    %assign/vec4 v0xad7840_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xad7a40;
T_12 ;
    %wait E_0xad7c80;
    %load/vec4 v0xad7f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0xad7d00_0;
    %store/vec4 v0xad7ea0_0, 0, 1;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0xad7de0_0;
    %store/vec4 v0xad7ea0_0, 0, 1;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xad8600;
T_13 ;
    %wait E_0xad8840;
    %load/vec4 v0xad88c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xad8a90_0, 0, 1;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0xad89d0_0;
    %store/vec4 v0xad8a90_0, 0, 1;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xadb090;
T_14 ;
    %wait E_0xadb300;
    %load/vec4 v0xadb5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xadb530_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xadb470_0;
    %assign/vec4 v0xadb530_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xadb700;
T_15 ;
    %wait E_0xadb970;
    %load/vec4 v0xadbc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xadbb50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xadba90_0;
    %assign/vec4 v0xadbb50_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xadbd50;
T_16 ;
    %wait E_0xadbf90;
    %load/vec4 v0xadc280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0xadc010_0;
    %store/vec4 v0xadc1b0_0, 0, 1;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v0xadc0f0_0;
    %store/vec4 v0xadc1b0_0, 0, 1;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xadcb80;
T_17 ;
    %wait E_0xad3d40;
    %load/vec4 v0xadcd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xadcf10_0, 0, 1;
    %jmp T_17.2;
T_17.1 ;
    %load/vec4 v0xadce50_0;
    %store/vec4 v0xadcf10_0, 0, 1;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xae0190;
T_18 ;
    %wait E_0xae0400;
    %load/vec4 v0xae06d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xae0630_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xae0570_0;
    %assign/vec4 v0xae0630_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xae0800;
T_19 ;
    %wait E_0xae0a70;
    %load/vec4 v0xae0d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xae0c50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xae0b90_0;
    %assign/vec4 v0xae0c50_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xae0e50;
T_20 ;
    %wait E_0xae1090;
    %load/vec4 v0xae1380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v0xae1110_0;
    %store/vec4 v0xae12b0_0, 0, 1;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v0xae11f0_0;
    %store/vec4 v0xae12b0_0, 0, 1;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xae1a10;
T_21 ;
    %wait E_0xae1c50;
    %load/vec4 v0xae1cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xae1ea0_0, 0, 1;
    %jmp T_21.2;
T_21.1 ;
    %load/vec4 v0xae1de0_0;
    %store/vec4 v0xae1ea0_0, 0, 1;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xae4460;
T_22 ;
    %wait E_0xae46d0;
    %load/vec4 v0xae49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xae4900_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xae4840_0;
    %assign/vec4 v0xae4900_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xae4ad0;
T_23 ;
    %wait E_0xae4d40;
    %load/vec4 v0xae4ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xae4f20_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xae4e60_0;
    %assign/vec4 v0xae4f20_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xae5120;
T_24 ;
    %wait E_0xae5360;
    %load/vec4 v0xae5650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %jmp T_24.2;
T_24.0 ;
    %load/vec4 v0xae53e0_0;
    %store/vec4 v0xae5580_0, 0, 1;
    %jmp T_24.2;
T_24.1 ;
    %load/vec4 v0xae54c0_0;
    %store/vec4 v0xae5580_0, 0, 1;
    %jmp T_24.2;
T_24.2 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0xae5d40;
T_25 ;
    %wait E_0xae5f80;
    %load/vec4 v0xae6000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xae61d0_0, 0, 1;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v0xae6110_0;
    %store/vec4 v0xae61d0_0, 0, 1;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xae9430;
T_26 ;
    %wait E_0xae96a0;
    %load/vec4 v0xae9970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xae98d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xae9810_0;
    %assign/vec4 v0xae98d0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xae9aa0;
T_27 ;
    %wait E_0xae9d10;
    %load/vec4 v0xae9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xae9ef0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xae9e30_0;
    %assign/vec4 v0xae9ef0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xaea0f0;
T_28 ;
    %wait E_0xaea330;
    %load/vec4 v0xaea620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %jmp T_28.2;
T_28.0 ;
    %load/vec4 v0xaea3b0_0;
    %store/vec4 v0xaea550_0, 0, 1;
    %jmp T_28.2;
T_28.1 ;
    %load/vec4 v0xaea490_0;
    %store/vec4 v0xaea550_0, 0, 1;
    %jmp T_28.2;
T_28.2 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaeacb0;
T_29 ;
    %wait E_0xaeaef0;
    %load/vec4 v0xaeaf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %jmp T_29.2;
T_29.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xaeb140_0, 0, 1;
    %jmp T_29.2;
T_29.1 ;
    %load/vec4 v0xaeb080_0;
    %store/vec4 v0xaeb140_0, 0, 1;
    %jmp T_29.2;
T_29.2 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xaed700;
T_30 ;
    %wait E_0xaed970;
    %load/vec4 v0xaedc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaedba0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xaedae0_0;
    %assign/vec4 v0xaedba0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xadca00;
T_31 ;
    %wait E_0xaee1e0;
    %load/vec4 v0xadd5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xadd500_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xaee300_0;
    %assign/vec4 v0xadd500_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xaee7d0;
T_32 ;
    %wait E_0xaeea10;
    %load/vec4 v0xaeed00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %jmp T_32.2;
T_32.0 ;
    %load/vec4 v0xaeea90_0;
    %store/vec4 v0xaeec30_0, 0, 1;
    %jmp T_32.2;
T_32.1 ;
    %load/vec4 v0xaeeb70_0;
    %store/vec4 v0xaeec30_0, 0, 1;
    %jmp T_32.2;
T_32.2 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0xaef3f0;
T_33 ;
    %wait E_0xaef630;
    %load/vec4 v0xaef6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %jmp T_33.2;
T_33.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xaef880_0, 0, 1;
    %jmp T_33.2;
T_33.1 ;
    %load/vec4 v0xaef7c0_0;
    %store/vec4 v0xaef880_0, 0, 1;
    %jmp T_33.2;
T_33.2 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaf29d0;
T_34 ;
    %wait E_0xaf2c40;
    %load/vec4 v0xaf2f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf2e70_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaf2db0_0;
    %assign/vec4 v0xaf2e70_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaf3040;
T_35 ;
    %wait E_0xaf32b0;
    %load/vec4 v0xaf3560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf3490_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xaf33d0_0;
    %assign/vec4 v0xaf3490_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaf3690;
T_36 ;
    %wait E_0xaf38d0;
    %load/vec4 v0xaf3bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %load/vec4 v0xaf3950_0;
    %store/vec4 v0xaf3af0_0, 0, 1;
    %jmp T_36.2;
T_36.1 ;
    %load/vec4 v0xaf3a30_0;
    %store/vec4 v0xaf3af0_0, 0, 1;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xaf4250;
T_37 ;
    %wait E_0xaf4490;
    %load/vec4 v0xaf4510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xaf46e0_0, 0, 1;
    %jmp T_37.2;
T_37.1 ;
    %load/vec4 v0xaf4620_0;
    %store/vec4 v0xaf46e0_0, 0, 1;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xaf6ca0;
T_38 ;
    %wait E_0xaf6f10;
    %load/vec4 v0xaf71e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf7140_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xaf7080_0;
    %assign/vec4 v0xaf7140_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xaf7310;
T_39 ;
    %wait E_0xaf7580;
    %load/vec4 v0xaf7830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaf7760_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xaf76a0_0;
    %assign/vec4 v0xaf7760_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xaf7960;
T_40 ;
    %wait E_0xaf7ba0;
    %load/vec4 v0xaf7e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %jmp T_40.2;
T_40.0 ;
    %load/vec4 v0xaf7c20_0;
    %store/vec4 v0xaf7dc0_0, 0, 1;
    %jmp T_40.2;
T_40.1 ;
    %load/vec4 v0xaf7d00_0;
    %store/vec4 v0xaf7dc0_0, 0, 1;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xaf8580;
T_41 ;
    %wait E_0xaf87c0;
    %load/vec4 v0xaf8840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xaf8a10_0, 0, 1;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0xaf8950_0;
    %store/vec4 v0xaf8a10_0, 0, 1;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xafbb40;
T_42 ;
    %wait E_0xafbdb0;
    %load/vec4 v0xafc080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafbfe0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xafbf20_0;
    %assign/vec4 v0xafbfe0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xafc1b0;
T_43 ;
    %wait E_0xafc420;
    %load/vec4 v0xafc6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xafc600_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0xafc540_0;
    %assign/vec4 v0xafc600_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xafc800;
T_44 ;
    %wait E_0xafca40;
    %load/vec4 v0xafcd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %jmp T_44.2;
T_44.0 ;
    %load/vec4 v0xafcac0_0;
    %store/vec4 v0xafcc60_0, 0, 1;
    %jmp T_44.2;
T_44.1 ;
    %load/vec4 v0xafcba0_0;
    %store/vec4 v0xafcc60_0, 0, 1;
    %jmp T_44.2;
T_44.2 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xafd3c0;
T_45 ;
    %wait E_0xafd600;
    %load/vec4 v0xafd680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %jmp T_45.2;
T_45.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xafd850_0, 0, 1;
    %jmp T_45.2;
T_45.1 ;
    %load/vec4 v0xafd790_0;
    %store/vec4 v0xafd850_0, 0, 1;
    %jmp T_45.2;
T_45.2 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xafff20;
T_46 ;
    %wait E_0xb00190;
    %load/vec4 v0xb00460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb003c0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0xb00300_0;
    %assign/vec4 v0xb003c0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xb00590;
T_47 ;
    %wait E_0xb00800;
    %load/vec4 v0xb00ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb009e0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0xb00920_0;
    %assign/vec4 v0xb009e0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0xb00be0;
T_48 ;
    %wait E_0xb00e20;
    %load/vec4 v0xb01110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0xb00ea0_0;
    %store/vec4 v0xb01040_0, 0, 1;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0xb00f80_0;
    %store/vec4 v0xb01040_0, 0, 1;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xb01800;
T_49 ;
    %wait E_0xb01a40;
    %load/vec4 v0xb01ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xb01c90_0, 0, 1;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0xb01bd0_0;
    %store/vec4 v0xb01c90_0, 0, 1;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0xb04ec0;
T_50 ;
    %wait E_0xb05130;
    %load/vec4 v0xb05400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb05360_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0xb052a0_0;
    %assign/vec4 v0xb05360_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0xb05530;
T_51 ;
    %wait E_0xb057a0;
    %load/vec4 v0xb05a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb05980_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xb058c0_0;
    %assign/vec4 v0xb05980_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xb05b80;
T_52 ;
    %wait E_0xb05dc0;
    %load/vec4 v0xb060b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %jmp T_52.2;
T_52.0 ;
    %load/vec4 v0xb05e40_0;
    %store/vec4 v0xb05fe0_0, 0, 1;
    %jmp T_52.2;
T_52.1 ;
    %load/vec4 v0xb05f20_0;
    %store/vec4 v0xb05fe0_0, 0, 1;
    %jmp T_52.2;
T_52.2 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0xb06740;
T_53 ;
    %wait E_0xb06980;
    %load/vec4 v0xb06a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %jmp T_53.2;
T_53.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xb06bd0_0, 0, 1;
    %jmp T_53.2;
T_53.1 ;
    %load/vec4 v0xb06b10_0;
    %store/vec4 v0xb06bd0_0, 0, 1;
    %jmp T_53.2;
T_53.2 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xb09190;
T_54 ;
    %wait E_0xb09400;
    %load/vec4 v0xb096d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb09630_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0xb09570_0;
    %assign/vec4 v0xb09630_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0xb09800;
T_55 ;
    %wait E_0xb09a70;
    %load/vec4 v0xb09d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb09c50_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0xb09b90_0;
    %assign/vec4 v0xb09c50_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xb09e50;
T_56 ;
    %wait E_0xb0a090;
    %load/vec4 v0xb0a380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %jmp T_56.2;
T_56.0 ;
    %load/vec4 v0xb0a110_0;
    %store/vec4 v0xb0a2b0_0, 0, 1;
    %jmp T_56.2;
T_56.1 ;
    %load/vec4 v0xb0a1f0_0;
    %store/vec4 v0xb0a2b0_0, 0, 1;
    %jmp T_56.2;
T_56.2 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0xb0aa70;
T_57 ;
    %wait E_0xb0acb0;
    %load/vec4 v0xb0ad30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %jmp T_57.2;
T_57.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xb0af00_0, 0, 1;
    %jmp T_57.2;
T_57.1 ;
    %load/vec4 v0xb0ae40_0;
    %store/vec4 v0xb0af00_0, 0, 1;
    %jmp T_57.2;
T_57.2 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0xb0dd60;
T_58 ;
    %wait E_0xb0dfd0;
    %load/vec4 v0xb0e2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb0e200_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0xb0e140_0;
    %assign/vec4 v0xb0e200_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xaedd70;
T_59 ;
    %wait E_0xaedfe0;
    %load/vec4 v0xaee490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaee3c0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0xb0eb70_0;
    %assign/vec4 v0xaee3c0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xaee5c0;
T_60 ;
    %wait E_0xaee790;
    %load/vec4 v0xb0f760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %jmp T_60.2;
T_60.0 ;
    %load/vec4 v0xb0f4f0_0;
    %store/vec4 v0xb0f690_0, 0, 1;
    %jmp T_60.2;
T_60.1 ;
    %load/vec4 v0xb0f5d0_0;
    %store/vec4 v0xb0f690_0, 0, 1;
    %jmp T_60.2;
T_60.2 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0xb0fdf0;
T_61 ;
    %wait E_0xb10030;
    %load/vec4 v0xb100b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %jmp T_61.2;
T_61.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xb10280_0, 0, 1;
    %jmp T_61.2;
T_61.1 ;
    %load/vec4 v0xb101c0_0;
    %store/vec4 v0xb10280_0, 0, 1;
    %jmp T_61.2;
T_61.2 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0xb12840;
T_62 ;
    %wait E_0xb12ab0;
    %load/vec4 v0xb12d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb12ce0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xb12c20_0;
    %assign/vec4 v0xb12ce0_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xb12eb0;
T_63 ;
    %wait E_0xb13120;
    %load/vec4 v0xb133d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb13300_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0xb13240_0;
    %assign/vec4 v0xb13300_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0xb13500;
T_64 ;
    %wait E_0xb13740;
    %load/vec4 v0xb13a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %jmp T_64.2;
T_64.0 ;
    %load/vec4 v0xb137c0_0;
    %store/vec4 v0xb13960_0, 0, 1;
    %jmp T_64.2;
T_64.1 ;
    %load/vec4 v0xb138a0_0;
    %store/vec4 v0xb13960_0, 0, 1;
    %jmp T_64.2;
T_64.2 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0xb14120;
T_65 ;
    %wait E_0xb14360;
    %load/vec4 v0xb143e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %jmp T_65.2;
T_65.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0xb145b0_0, 0, 1;
    %jmp T_65.2;
T_65.1 ;
    %load/vec4 v0xb144f0_0;
    %store/vec4 v0xb145b0_0, 0, 1;
    %jmp T_65.2;
T_65.2 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0xab66f0;
T_66 ;
    %pushi/real 1677721600, 4073; load=200.000
    %store/real v0xb16800_0;
    %pushi/real 1073741824, 4067; load=2.00000
    %store/real v0xb157d0_0;
    %pushi/real 1677721600, 4074; load=400.000
    %store/real v0xb16070_0;
    %pushi/real 1677721600, 4075; load=800.000
    %store/real v0xb16940_0;
    %pushi/real 1677721600, 4075; load=800.000
    %store/real v0xb16130_0;
    %pushi/real 1677721600, 4076; load=1600.00
    %store/real v0xb16a00_0;
    %pushi/real 1677721600, 4076; load=1600.00
    %store/real v0xb161f0_0;
    %pushi/real 1677721600, 4077; load=3200.00
    %store/real v0xb16ac0_0;
    %pushi/real 1677721600, 4077; load=3200.00
    %store/real v0xb162b0_0;
    %pushi/real 1677721600, 4078; load=6400.00
    %store/real v0xb16b80_0;
    %pushi/real 1677721600, 4078; load=6400.00
    %store/real v0xb16370_0;
    %pushi/real 1677721600, 4079; load=12800.0
    %store/real v0xb16c40_0;
    %pushi/real 1677721600, 4079; load=12800.0
    %store/real v0xb16430_0;
    %pushi/real 1677721600, 4080; load=25600.0
    %store/real v0xb16d00_0;
    %pushi/real 1677721600, 4080; load=25600.0
    %store/real v0xb164f0_0;
    %pushi/real 1677721600, 4081; load=51200.0
    %store/real v0xb16dc0_0;
    %pushi/real 1677721600, 4081; load=51200.0
    %store/real v0xb165b0_0;
    %pushi/real 1677721600, 4082; load=102400.
    %store/real v0xb16e80_0;
    %end;
    .thread T_66;
    .scope S_0xab66f0;
T_67 ;
    %vpi_call 2 89 "$dumpfile", "ro_integrated.vcd" {0 0 0};
    %vpi_call 2 90 "$dumpvars" {0 0 0};
    %end;
    .thread T_67;
    .scope S_0xab66f0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb16760_0, 0, 1;
T_68.0 ;
    %load/real v0xb16800_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb16760_0;
    %inv;
    %store/vec4 v0xb16760_0, 0, 1;
    %jmp T_68.0;
    %end;
    .thread T_68;
    .scope S_0xab66f0;
T_69 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
T_69.0 ;
    %load/real v0xb16070_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
    %jmp T_69.0;
    %end;
    .thread T_69;
    .scope S_0xab66f0;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
T_70.0 ;
    %load/real v0xb16130_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
    %jmp T_70.0;
    %end;
    .thread T_70;
    .scope S_0xab66f0;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
T_71.0 ;
    %load/real v0xb161f0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
    %jmp T_71.0;
    %end;
    .thread T_71;
    .scope S_0xab66f0;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
T_72.0 ;
    %load/real v0xb162b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
    %jmp T_72.0;
    %end;
    .thread T_72;
    .scope S_0xab66f0;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
T_73.0 ;
    %load/real v0xb16370_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
    %jmp T_73.0;
    %end;
    .thread T_73;
    .scope S_0xab66f0;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
T_74.0 ;
    %load/real v0xb16430_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
    %jmp T_74.0;
    %end;
    .thread T_74;
    .scope S_0xab66f0;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
T_75.0 ;
    %load/real v0xb164f0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 6, 4;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
    %jmp T_75.0;
    %end;
    .thread T_75;
    .scope S_0xab66f0;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
T_76.0 ;
    %load/real v0xb165b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 7, 4;
    %inv;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb168a0_0, 4, 1;
    %jmp T_76.0;
    %end;
    .thread T_76;
    .scope S_0xab66f0;
T_77 ;
    %wait E_0xa82240;
    %load/vec4 v0xb17180_0;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
    %load/real v0xb16940_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb17000_0, 4, 1;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0xab66f0;
T_78 ;
    %wait E_0xa7c740;
    %load/vec4 v0xb17180_0;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
    %load/real v0xb16a00_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb17000_0, 4, 1;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0xab66f0;
T_79 ;
    %wait E_0xa81750;
    %load/vec4 v0xb17180_0;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
    %load/real v0xb16ac0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb17000_0, 4, 1;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0xab66f0;
T_80 ;
    %wait E_0xa84b20;
    %load/vec4 v0xb17180_0;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
    %load/real v0xb16b80_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb17000_0, 4, 1;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0xab66f0;
T_81 ;
    %wait E_0xa97140;
    %load/vec4 v0xb17180_0;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
    %load/real v0xb16c40_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb17000_0, 4, 1;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0xab66f0;
T_82 ;
    %wait E_0xa97c30;
    %load/vec4 v0xb17180_0;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
    %load/real v0xb16d00_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb17000_0, 4, 1;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0xab66f0;
T_83 ;
    %wait E_0xa9c210;
    %load/vec4 v0xb17180_0;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
    %load/real v0xb16dc0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 6, 4;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb17000_0, 4, 1;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0xab66f0;
T_84 ;
    %wait E_0xa9cd00;
    %load/vec4 v0xb17180_0;
    %load/vec4 v0xb168a0_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
    %load/real v0xb16e80_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 7, 4;
    %inv;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb17000_0, 4, 1;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0xb17000_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb17000_0, 4, 5;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xab66f0;
T_85 ;
    %vpi_call 2 231 "$display", "PITCH FACTOR:%f", v0xb157d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb17180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb17220_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb17180_0, 0, 1;
    %pushi/vec4 4000, 0, 32;
T_85.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_85.1, 5;
    %jmp/1 T_85.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaa1d10;
    %jmp T_85.0;
T_85.1 ;
    %pop/vec4 1;
    %delay 100000000, 0;
    %vpi_call 2 237 "$finish" {0 0 0};
    %end;
    .thread T_85;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "ro_integrated.v";
    "././../feedback/gray_count.v";
    "./ro_block_2.v";
    "././../feedback/buffer.v";
    "././../feedback/asyn_rst_dff.v";
    "././../feedback/asyn_rst_dff_n.v";
    "././../feedback/mux_2_1.v";
    "././../feedback/tbuf.v";
    "./ro_block_1.v";
    "././../feedback/asyn_rstb_dff.v";
    "././../feedback/asyn_rstb_dff_n.v";
