Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Apr  3 21:24:12 2019
| Host         : godavari running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: slide_switches[15] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: IR_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_state_fsm/FSM_sequential_control_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_state_fsm/FSM_sequential_control_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_state_fsm/FSM_sequential_control_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_state_fsm/FSM_sequential_control_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_state_fsm/control_state_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_state_fsm/control_state_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_state_fsm/control_state_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_state_fsm/control_state_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/debounce_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: exec_fsm/FSM_sequential_exec_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: exec_fsm/FSM_sequential_exec_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: exec_fsm/FSM_sequential_exec_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.108        0.000                      0                 2744        0.092        0.000                      0                 2744        3.750        0.000                       0                   601  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.108        0.000                      0                 2744        0.092        0.000                      0                 2744        3.750        0.000                       0                   601  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 exec_fsm/FSM_sequential_exec_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 2.887ns (36.259%)  route 5.075ns (63.741%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.557     5.078    exec_fsm/clock_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  exec_fsm/FSM_sequential_exec_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  exec_fsm/FSM_sequential_exec_state_reg[2]/Q
                         net (fo=9, routed)           0.700     6.234    exec_fsm/exec_state[2]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.358 r  exec_fsm/data_memory_i_11/O
                         net (fo=22, routed)          0.675     7.034    control_state_fsm/IorD1
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.118     7.152 r  control_state_fsm/RES[2]_i_3/O
                         net (fo=3, routed)           0.802     7.954    control_state_fsm/RES_reg[2][0]
    SLICE_X55Y19         LUT4 (Prop_lut4_I1_O)        0.326     8.280 r  control_state_fsm/RES[2]_i_2/O
                         net (fo=3, routed)           0.933     9.212    control_state_fsm/alu_op2[2]
    SLICE_X62Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.336 r  control_state_fsm/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.336    alu_inst/pc_reg[5][2]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.734 r  alu_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.734    alu_inst/plusOp_carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.848 r  alu_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.848    alu_inst/plusOp_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  alu_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.962    alu_inst/plusOp_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  alu_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.076    alu_inst/plusOp_carry__2_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  alu_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.190    alu_inst/plusOp_carry__3_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  alu_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.304    alu_inst/plusOp_carry__4_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.617 r  alu_inst/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.924    11.542    control_state_fsm/plusOp[27]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.848 r  control_state_fsm/RES[27]_i_1/O
                         net (fo=5, routed)           1.041    12.888    control_state_fsm/alu_result[27]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.152    13.040 r  control_state_fsm/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    13.040    register_file/r_pc_in[27]
    SLICE_X63Y20         FDCE                                         r  register_file/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.508    14.849    register_file/clock_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  register_file/pc_reg[27]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.075    15.149    register_file/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 IR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.537ns  (logic 1.464ns (19.424%)  route 6.073ns (80.576%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.558     5.079    clock_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  IR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  IR_reg[27]/Q
                         net (fo=20, routed)          1.063     6.599    register_file/Q[22]
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.152     6.751 r  register_file/z_storage_reg_i_26/O
                         net (fo=1, routed)           0.971     7.722    register_file/z_storage_reg_i_26_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I1_O)        0.332     8.054 r  register_file/z_storage_reg_i_10/O
                         net (fo=10, routed)          1.011     9.065    control_state_fsm/i_decoded__0[3]
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.189 f  control_state_fsm/RES[31]_i_8/O
                         net (fo=2, routed)           0.729     9.918    control_state_fsm/RES[31]_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.042 r  control_state_fsm/RES[31]_i_4/O
                         net (fo=33, routed)          1.127    11.168    control_state_fsm/op[0]
    SLICE_X63Y13         LUT5 (Prop_lut5_I1_O)        0.124    11.292 r  control_state_fsm/RES[9]_i_1/O
                         net (fo=5, routed)           0.837    12.130    control_state_fsm/alu_result[9]
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.152    12.282 r  control_state_fsm/pc[9]_i_1/O
                         net (fo=1, routed)           0.335    12.616    register_file/r_pc_in[9]
    SLICE_X64Y11         FDCE                                         r  register_file/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.516    14.857    register_file/clock_IBUF_BUFG
    SLICE_X64Y11         FDCE                                         r  register_file/pc_reg[9]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)       -0.230    14.852    register_file/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 IR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 1.462ns (19.032%)  route 6.220ns (80.968%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.558     5.079    clock_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  IR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  IR_reg[27]/Q
                         net (fo=20, routed)          1.063     6.599    register_file/Q[22]
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.152     6.751 r  register_file/z_storage_reg_i_26/O
                         net (fo=1, routed)           0.971     7.722    register_file/z_storage_reg_i_26_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I1_O)        0.332     8.054 r  register_file/z_storage_reg_i_10/O
                         net (fo=10, routed)          1.011     9.065    control_state_fsm/i_decoded__0[3]
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.189 f  control_state_fsm/RES[31]_i_8/O
                         net (fo=2, routed)           0.729     9.918    control_state_fsm/RES[31]_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.042 r  control_state_fsm/RES[31]_i_4/O
                         net (fo=33, routed)          1.567    11.609    control_state_fsm/op[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I1_O)        0.124    11.733 r  control_state_fsm/RES[1]_i_1/O
                         net (fo=5, routed)           0.878    12.611    control_state_fsm/alu_result[1]
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.150    12.761 r  control_state_fsm/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    12.761    register_file/r_pc_in[1]
    SLICE_X62Y10         FDCE                                         r  register_file/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.517    14.858    register_file/clock_IBUF_BUFG
    SLICE_X62Y10         FDCE                                         r  register_file/pc_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y10         FDCE (Setup_fdce_C_D)        0.075    15.158    register_file/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 IR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 1.462ns (18.949%)  route 6.254ns (81.051%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.558     5.079    clock_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  IR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  IR_reg[27]/Q
                         net (fo=20, routed)          1.063     6.599    register_file/Q[22]
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.152     6.751 r  register_file/z_storage_reg_i_26/O
                         net (fo=1, routed)           0.971     7.722    register_file/z_storage_reg_i_26_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I1_O)        0.332     8.054 r  register_file/z_storage_reg_i_10/O
                         net (fo=10, routed)          1.011     9.065    control_state_fsm/i_decoded__0[3]
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.189 f  control_state_fsm/RES[31]_i_8/O
                         net (fo=2, routed)           0.729     9.918    control_state_fsm/RES[31]_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.042 r  control_state_fsm/RES[31]_i_4/O
                         net (fo=33, routed)          1.126    11.168    control_state_fsm/op[0]
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    11.292 r  control_state_fsm/RES[17]_i_1/O
                         net (fo=5, routed)           1.353    12.645    control_state_fsm/alu_result[17]
    SLICE_X64Y10         LUT4 (Prop_lut4_I3_O)        0.150    12.795 r  control_state_fsm/pc[17]_i_1/O
                         net (fo=1, routed)           0.000    12.795    register_file/r_pc_in[17]
    SLICE_X64Y10         FDCE                                         r  register_file/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.517    14.858    register_file/clock_IBUF_BUFG
    SLICE_X64Y10         FDCE                                         r  register_file/pc_reg[17]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y10         FDCE (Setup_fdce_C_D)        0.118    15.201    register_file/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 IR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 1.464ns (19.190%)  route 6.165ns (80.810%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.558     5.079    clock_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  IR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  IR_reg[27]/Q
                         net (fo=20, routed)          1.063     6.599    register_file/Q[22]
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.152     6.751 r  register_file/z_storage_reg_i_26/O
                         net (fo=1, routed)           0.971     7.722    register_file/z_storage_reg_i_26_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I1_O)        0.332     8.054 r  register_file/z_storage_reg_i_10/O
                         net (fo=10, routed)          1.011     9.065    control_state_fsm/i_decoded__0[3]
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.189 f  control_state_fsm/RES[31]_i_8/O
                         net (fo=2, routed)           0.729     9.918    control_state_fsm/RES[31]_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.042 r  control_state_fsm/RES[31]_i_4/O
                         net (fo=33, routed)          1.348    11.390    control_state_fsm/op[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.124    11.514 r  control_state_fsm/RES[20]_i_1/O
                         net (fo=5, routed)           1.043    12.556    control_state_fsm/alu_result[20]
    SLICE_X63Y17         LUT4 (Prop_lut4_I3_O)        0.152    12.708 r  control_state_fsm/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    12.708    register_file/r_pc_in[20]
    SLICE_X63Y17         FDCE                                         r  register_file/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.511    14.852    register_file/clock_IBUF_BUFG
    SLICE_X63Y17         FDCE                                         r  register_file/pc_reg[20]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y17         FDCE (Setup_fdce_C_D)        0.075    15.152    register_file/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 exec_fsm/FSM_sequential_exec_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 2.859ns (37.739%)  route 4.717ns (62.261%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.557     5.078    exec_fsm/clock_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  exec_fsm/FSM_sequential_exec_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  exec_fsm/FSM_sequential_exec_state_reg[2]/Q
                         net (fo=9, routed)           0.700     6.234    exec_fsm/exec_state[2]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.358 r  exec_fsm/data_memory_i_11/O
                         net (fo=22, routed)          0.675     7.034    control_state_fsm/IorD1
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.118     7.152 r  control_state_fsm/RES[2]_i_3/O
                         net (fo=3, routed)           0.802     7.954    control_state_fsm/RES_reg[2][0]
    SLICE_X55Y19         LUT4 (Prop_lut4_I1_O)        0.326     8.280 r  control_state_fsm/RES[2]_i_2/O
                         net (fo=3, routed)           0.933     9.212    control_state_fsm/alu_op2[2]
    SLICE_X62Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.336 r  control_state_fsm/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.336    alu_inst/pc_reg[5][2]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.734 r  alu_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.734    alu_inst/plusOp_carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.848 r  alu_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.848    alu_inst/plusOp_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  alu_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.962    alu_inst/plusOp_carry__1_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  alu_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.076    alu_inst/plusOp_carry__2_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  alu_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.190    alu_inst/plusOp_carry__3_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  alu_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.304    alu_inst/plusOp_carry__4_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.617 r  alu_inst/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.924    11.542    control_state_fsm/plusOp[27]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.306    11.848 r  control_state_fsm/RES[27]_i_1/O
                         net (fo=5, routed)           0.682    12.530    control_state_fsm/alu_result[27]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124    12.654 r  control_state_fsm/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    12.654    register_file/r_pc_in[29]
    SLICE_X62Y22         FDCE                                         r  register_file/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.505    14.846    register_file/clock_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  register_file/pc_reg[29]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)        0.029    15.100    register_file/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -12.654    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 IR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 1.436ns (18.898%)  route 6.163ns (81.102%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.558     5.079    clock_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  IR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  IR_reg[27]/Q
                         net (fo=20, routed)          1.063     6.599    register_file/Q[22]
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.152     6.751 r  register_file/z_storage_reg_i_26/O
                         net (fo=1, routed)           0.971     7.722    register_file/z_storage_reg_i_26_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I1_O)        0.332     8.054 r  register_file/z_storage_reg_i_10/O
                         net (fo=10, routed)          1.011     9.065    control_state_fsm/i_decoded__0[3]
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.189 f  control_state_fsm/RES[31]_i_8/O
                         net (fo=2, routed)           0.729     9.918    control_state_fsm/RES[31]_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.042 r  control_state_fsm/RES[31]_i_4/O
                         net (fo=33, routed)          1.567    11.609    control_state_fsm/op[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I1_O)        0.124    11.733 r  control_state_fsm/RES[1]_i_1/O
                         net (fo=5, routed)           0.821    12.554    control_state_fsm/alu_result[1]
    SLICE_X64Y10         LUT4 (Prop_lut4_I0_O)        0.124    12.678 r  control_state_fsm/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    12.678    register_file/r_pc_in[3]
    SLICE_X64Y10         FDCE                                         r  register_file/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.517    14.858    register_file/clock_IBUF_BUFG
    SLICE_X64Y10         FDCE                                         r  register_file/pc_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y10         FDCE (Setup_fdce_C_D)        0.081    15.164    register_file/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -12.678    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 IR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 1.458ns (19.103%)  route 6.174ns (80.897%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.558     5.079    clock_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  IR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  IR_reg[27]/Q
                         net (fo=20, routed)          1.063     6.599    register_file/Q[22]
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.152     6.751 r  register_file/z_storage_reg_i_26/O
                         net (fo=1, routed)           0.971     7.722    register_file/z_storage_reg_i_26_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I1_O)        0.332     8.054 r  register_file/z_storage_reg_i_10/O
                         net (fo=10, routed)          1.011     9.065    control_state_fsm/i_decoded__0[3]
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.189 f  control_state_fsm/RES[31]_i_8/O
                         net (fo=2, routed)           0.729     9.918    control_state_fsm/RES[31]_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.042 r  control_state_fsm/RES[31]_i_4/O
                         net (fo=33, routed)          1.278    11.320    control_state_fsm/op[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I1_O)        0.124    11.444 r  control_state_fsm/RES[13]_i_1/O
                         net (fo=5, routed)           1.122    12.566    control_state_fsm/alu_result[13]
    SLICE_X64Y11         LUT4 (Prop_lut4_I3_O)        0.146    12.712 r  control_state_fsm/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    12.712    register_file/r_pc_in[13]
    SLICE_X64Y11         FDCE                                         r  register_file/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.516    14.857    register_file/clock_IBUF_BUFG
    SLICE_X64Y11         FDCE                                         r  register_file/pc_reg[13]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.118    15.200    register_file/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 IR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.464ns (19.364%)  route 6.097ns (80.636%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.558     5.079    clock_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  IR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  IR_reg[27]/Q
                         net (fo=20, routed)          1.063     6.599    register_file/Q[22]
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.152     6.751 r  register_file/z_storage_reg_i_26/O
                         net (fo=1, routed)           0.971     7.722    register_file/z_storage_reg_i_26_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I1_O)        0.332     8.054 r  register_file/z_storage_reg_i_10/O
                         net (fo=10, routed)          1.011     9.065    control_state_fsm/i_decoded__0[3]
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.189 f  control_state_fsm/RES[31]_i_8/O
                         net (fo=2, routed)           0.729     9.918    control_state_fsm/RES[31]_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.042 r  control_state_fsm/RES[31]_i_4/O
                         net (fo=33, routed)          1.351    11.393    control_state_fsm/op[0]
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.124    11.517 r  control_state_fsm/RES[16]_i_1/O
                         net (fo=5, routed)           0.971    12.488    control_state_fsm/alu_result[16]
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.152    12.640 r  control_state_fsm/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    12.640    register_file/r_pc_in[16]
    SLICE_X63Y16         FDCE                                         r  register_file/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.512    14.853    register_file/clock_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  register_file/pc_reg[16]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X63Y16         FDCE (Setup_fdce_C_D)        0.075    15.153    register_file/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 IR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 1.312ns (18.026%)  route 5.967ns (81.974%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.558     5.079    clock_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  IR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  IR_reg[27]/Q
                         net (fo=20, routed)          1.063     6.599    register_file/Q[22]
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.152     6.751 r  register_file/z_storage_reg_i_26/O
                         net (fo=1, routed)           0.971     7.722    register_file/z_storage_reg_i_26_n_0
    SLICE_X55Y25         LUT5 (Prop_lut5_I1_O)        0.332     8.054 r  register_file/z_storage_reg_i_10/O
                         net (fo=10, routed)          1.011     9.065    control_state_fsm/i_decoded__0[3]
    SLICE_X55Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.189 f  control_state_fsm/RES[31]_i_8/O
                         net (fo=2, routed)           0.729     9.918    control_state_fsm/RES[31]_i_8_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.042 r  control_state_fsm/RES[31]_i_4/O
                         net (fo=33, routed)          1.413    11.454    control_state_fsm/op[0]
    SLICE_X63Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.578 r  control_state_fsm/RES[0]_i_1/O
                         net (fo=5, routed)           0.779    12.358    alu_result[0]
    SLICE_X55Y11         FDRE                                         r  RES_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.449    14.790    clock_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  RES_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X55Y11         FDRE (Setup_fdre_C_D)       -0.067    14.948    RES_reg[0]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  2.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r3_0_15_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.150%)  route 0.272ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  IR_reg[12]/Q
                         net (fo=149, routed)         0.272     1.881    register_file/reg_reg_r3_0_15_30_31/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.851     1.978    register_file/reg_reg_r3_0_15_30_31/WCLK
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMA/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.789    register_file/reg_reg_r3_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r3_0_15_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.150%)  route 0.272ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  IR_reg[12]/Q
                         net (fo=149, routed)         0.272     1.881    register_file/reg_reg_r3_0_15_30_31/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.851     1.978    register_file/reg_reg_r3_0_15_30_31/WCLK
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMA_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.789    register_file/reg_reg_r3_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r3_0_15_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.150%)  route 0.272ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  IR_reg[12]/Q
                         net (fo=149, routed)         0.272     1.881    register_file/reg_reg_r3_0_15_30_31/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.851     1.978    register_file/reg_reg_r3_0_15_30_31/WCLK
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMB/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.789    register_file/reg_reg_r3_0_15_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r3_0_15_30_31/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.150%)  route 0.272ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  IR_reg[12]/Q
                         net (fo=149, routed)         0.272     1.881    register_file/reg_reg_r3_0_15_30_31/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.851     1.978    register_file/reg_reg_r3_0_15_30_31/WCLK
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMB_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.789    register_file/reg_reg_r3_0_15_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r3_0_15_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.150%)  route 0.272ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  IR_reg[12]/Q
                         net (fo=149, routed)         0.272     1.881    register_file/reg_reg_r3_0_15_30_31/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.851     1.978    register_file/reg_reg_r3_0_15_30_31/WCLK
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMC/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.789    register_file/reg_reg_r3_0_15_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r3_0_15_30_31/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.150%)  route 0.272ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  IR_reg[12]/Q
                         net (fo=149, routed)         0.272     1.881    register_file/reg_reg_r3_0_15_30_31/ADDRD0
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.851     1.978    register_file/reg_reg_r3_0_15_30_31/WCLK
    SLICE_X64Y23         RAMD32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMC_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.789    register_file/reg_reg_r3_0_15_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r3_0_15_30_31/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.150%)  route 0.272ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  IR_reg[12]/Q
                         net (fo=149, routed)         0.272     1.881    register_file/reg_reg_r3_0_15_30_31/ADDRD0
    SLICE_X64Y23         RAMS32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.851     1.978    register_file/reg_reg_r3_0_15_30_31/WCLK
    SLICE_X64Y23         RAMS32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMD/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.789    register_file/reg_reg_r3_0_15_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r3_0_15_30_31/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.150%)  route 0.272ns (65.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  IR_reg[12]/Q
                         net (fo=149, routed)         0.272     1.881    register_file/reg_reg_r3_0_15_30_31/ADDRD0
    SLICE_X64Y23         RAMS32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.851     1.978    register_file/reg_reg_r3_0_15_30_31/WCLK
    SLICE_X64Y23         RAMS32                                       r  register_file/reg_reg_r3_0_15_30_31/RAMD_D1/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.789    register_file/reg_reg_r3_0_15_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 IR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.027%)  route 0.329ns (69.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.590     1.473    clock_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  IR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  IR_reg[13]/Q
                         net (fo=149, routed)         0.329     1.943    register_file/reg_reg_r1_0_15_12_17/ADDRD1
    SLICE_X64Y16         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.859     1.986    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X64Y16         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.817    register_file/reg_reg_r1_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 IR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.027%)  route 0.329ns (69.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.590     1.473    clock_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  IR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  IR_reg[13]/Q
                         net (fo=149, routed)         0.329     1.943    register_file/reg_reg_r1_0_15_12_17/ADDRD1
    SLICE_X64Y16         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.859     1.986    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X64Y16         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.478     1.508    
    SLICE_X64Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.817    register_file/reg_reg_r1_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X60Y14   A_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y14   A_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y14   A_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y16   A_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y16   A_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y16   A_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y16   A_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y16   A_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y16   A_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y13   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y13   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y20   register_file/reg_reg_r2_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y20   register_file/reg_reg_r2_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y20   register_file/reg_reg_r2_0_15_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y13   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y13   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y14   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y14   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y14   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y22   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y22   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y10   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y10   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y10   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y10   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_19_19/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y12   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y12   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y12   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y22   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/CLK



