5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd mem1.vcd -o mem1.cdd -v mem1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" mem1.v 1 23 1
1 a 3 18b000c 1 1 3 0 1 0 8 35 aa aa
1 b 4 10b000c 1 1 3 0 2 0 12 35 aa aa aa
1 c 4 10b0014 1 1 2 0 2 0 9 35 aa aa 2
1 i 6 30008 1 0 31 0 32 97 aa aa aa aa aa aa aa aa
7 1 8 9
3 1 main.$u0 "main.$u0" mem1.v 0 21 1
