!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ACTIVATE	include/NVMainRequest.h	/^    ACTIVATE,       \/* a.k.a. RAS *\/$/;"	e	enum:NVM::OpType
AGT	Prefetchers/STeMS/STeMS.h	/^    std::map<uint64_t, PatternSequence*> AGT; \/\/ Active Generation Table$/;"	m	class:NVM::STeMS
AbstractDRAMCache	MemControl/DRAMCache/AbstractDRAMCache.h	/^  AbstractDRAMCache( ) { }$/;"	f	class:NVM::AbstractDRAMCache
AbstractDRAMCache	MemControl/DRAMCache/AbstractDRAMCache.h	/^class AbstractDRAMCache : public MemoryController$/;"	c	namespace:NVM
AccessPage	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::AccessPage(int pos, uint64_t pageNo)$/;"	f	class:MultiQueueMigrator
AccessPredictor	Utils/AccessPredictor/AccessPredictor.cpp	/^AccessPredictor::AccessPredictor( )$/;"	f	class:AccessPredictor
AccessPredictor	Utils/AccessPredictor/AccessPredictor.h	/^class AccessPredictor : public AddressTranslator, public NVMObject$/;"	c	namespace:NVM
AccessPredictorFactory	Utils/AccessPredictor/AccessPredictorFactory.h	/^    AccessPredictorFactory( ) { };$/;"	f	class:NVM::AccessPredictorFactory
AccessPredictorFactory	Utils/AccessPredictor/AccessPredictorFactory.h	/^class AccessPredictorFactory$/;"	c	namespace:NVM
Activate	Banks/CachedDDR3Bank/CachedDDR3Bank.cpp	/^bool CachedDDR3Bank::Activate( NVMainRequest *request )$/;"	f	class:CachedDDR3Bank
Activate	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::Activate( NVMainRequest *request )$/;"	f	class:DDR3Bank
Activate	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::Activate( NVMainRequest *request )$/;"	f	class:StandardRank
Activate	src/SubArray.cpp	/^bool SubArray::Activate( NVMainRequest *request )$/;"	f	class:SubArray
AddChild	src/NVMObject.cpp	/^void NVMObject::AddChild( NVMObject *c )$/;"	f	class:NVMObject
AddHook	src/NVMObject.cpp	/^void NVMObject::AddHook( NVMObject *hook )$/;"	f	class:NVMObject
AddHookUnique	src/NVMObject.cpp	/^void NVMObject::AddHookUnique( std::vector<NVMObject *>& list, NVMObject *hook )$/;"	f	class:NVMObject
AddStat	src/Stats.h	38;"	d
AddSystem	src/EventQueue.cpp	/^void GlobalEventQueue::AddSystem( NVMain *subSystem, Config *config )$/;"	f	class:GlobalEventQueue
AddUnitStat	src/Stats.h	42;"	d
AddressMappingScheme	src/Params.h	/^    std::string AddressMappingScheme; \/\/ the address mapping scheme$/;"	m	class:NVM::Params
AddressTranslator	src/AddressTranslator.cpp	/^AddressTranslator::AddressTranslator( )$/;"	f	class:AddressTranslator
AddressTranslator	src/AddressTranslator.h	/^class AddressTranslator$/;"	c	namespace:NVM
BANKS	src/Params.h	/^    ncounter_t BANKS;$/;"	m	class:NVM::Params
BANK_FIELD	src/AddressTranslator.h	/^    BANK_FIELD, $/;"	e	enum:NVM::__anon4
BANK_TIMING	include/FailReasons.h	/^                   BANK_TIMING,$/;"	e	enum:NVM::FailReasons
BPC	src/Params.h	/^    ncounter_t BPC;$/;"	m	class:NVM::Params
BUS_READ	include/NVMainRequest.h	/^    BUS_READ,       \/* Data bus read burst *\/$/;"	e	enum:NVM::OpType
BUS_WRITE	include/NVMainRequest.h	/^    BUS_WRITE,      \/* Data bus write burst *\/ $/;"	e	enum:NVM::OpType
Bank	src/Bank.h	/^    Bank( ) { }$/;"	f	class:NVM::Bank
Bank	src/Bank.h	/^class Bank : public NVMObject$/;"	c	namespace:NVM
BankFactory	Banks/BankFactory.h	/^    BankFactory( ) { }$/;"	f	class:NVM::BankFactory
BankFactory	Banks/BankFactory.h	/^class BankFactory$/;"	c	namespace:NVM
BankLocked	MemControl/LH-Cache/LH-Cache.h	/^        BankLocked( LH_Cache &_memoryController ) $/;"	f	class:NVM::LH_Cache::BankLocked
BankLocked	MemControl/LH-Cache/LH-Cache.h	/^    class BankLocked : public SchedulingPredicate$/;"	c	class:NVM::LH_Cache
BanksPerRefresh	src/Params.h	/^    ncounter_t BanksPerRefresh; \/\/ the number of banks in a refresh (in lockstep)$/;"	m	class:NVM::Params
BetweenWriteIterations	src/SubArray.cpp	/^bool SubArray::BetweenWriteIterations( )$/;"	f	class:SubArray
BitModel	Endurance/BitModel/BitModel.cpp	/^BitModel::BitModel( )$/;"	f	class:BitModel
BitModel	Endurance/BitModel/BitModel.h	/^class BitModel : public EnduranceModel$/;"	c	namespace:NVM
BulkCommand	include/NVMainRequest.h	/^enum BulkCommand $/;"	g	namespace:NVM
BusWidth	Simulators/gem5/nvmain_mem.hh	/^    uint64_t BusWidth;$/;"	m	class:NVMainMemory
BusWidth	src/Params.h	/^    ncounter_t BusWidth;$/;"	m	class:NVM::Params
ByteModel	Endurance/ByteModel/ByteModel.cpp	/^ByteModel::ByteModel( )$/;"	f	class:ByteModel
ByteModel	Endurance/ByteModel/ByteModel.h	/^class ByteModel : public EnduranceModel$/;"	c	namespace:NVM
CACHED_READ	include/NVMainRequest.h	/^    CACHED_READ,    \/* Check if read is cached anywhere in hierarchy. *\/$/;"	e	enum:NVM::OpType
CACHED_WRITE	include/NVMainRequest.h	/^    CACHED_WRITE    \/* Check if write is cached anywhere in hierarchy. *\/$/;"	e	enum:NVM::OpType
CACHE_BUSY	Utils/Caches/CacheBank.h	/^enum CacheState { CACHE_IDLE, CACHE_BUSY };$/;"	e	enum:NVM::CacheState
CACHE_ENTRY_DIRTY	Utils/Caches/CacheBank.h	/^       CACHE_ENTRY_DIRTY = 2,$/;"	e	enum:NVM::__anon2
CACHE_ENTRY_EXAMPLE	Utils/Caches/CacheBank.h	/^       CACHE_ENTRY_EXAMPLE = 4$/;"	e	enum:NVM::__anon2
CACHE_ENTRY_NONE	Utils/Caches/CacheBank.h	/^enum { CACHE_ENTRY_NONE = 0,$/;"	e	enum:NVM::__anon2
CACHE_ENTRY_VALID	Utils/Caches/CacheBank.h	/^       CACHE_ENTRY_VALID = 1,$/;"	e	enum:NVM::__anon2
CACHE_EVICT	Utils/Caches/CacheBank.h	/^                      CACHE_SCRUB, CACHE_EVICT };$/;"	e	enum:NVM::CacheOperation
CACHE_IDLE	Utils/Caches/CacheBank.h	/^enum CacheState { CACHE_IDLE, CACHE_BUSY };$/;"	e	enum:NVM::CacheState
CACHE_NONE	Utils/Caches/CacheBank.h	/^enum CacheOperation { CACHE_NONE, CACHE_READ, CACHE_WRITE, $/;"	e	enum:NVM::CacheOperation
CACHE_READ	Utils/Caches/CacheBank.h	/^enum CacheOperation { CACHE_NONE, CACHE_READ, CACHE_WRITE, $/;"	e	enum:NVM::CacheOperation
CACHE_SCRUB	Utils/Caches/CacheBank.h	/^                      CACHE_SCRUB, CACHE_EVICT };$/;"	e	enum:NVM::CacheOperation
CACHE_WRITE	Utils/Caches/CacheBank.h	/^enum CacheOperation { CACHE_NONE, CACHE_READ, CACHE_WRITE, $/;"	e	enum:NVM::CacheOperation
CHANNELS	src/Params.h	/^    ncounter_t CHANNELS;$/;"	m	class:NVM::Params
CHANNEL_FIELD	src/AddressTranslator.h	/^    CHANNEL_FIELD,$/;"	e	enum:NVM::__anon4
CLK	src/Params.h	/^    ncounter_t CLK;$/;"	m	class:NVM::Params
CLOSED_REFRESH_WAITING	include/FailReasons.h	/^                   CLOSED_REFRESH_WAITING,$/;"	e	enum:NVM::FailReasons
CMD_ACTREAD2PRE	include/NVMainRequest.h	/^    CMD_ACTREAD2PRE,$/;"	e	enum:NVM::BulkCommand
CMD_ACTREAD3PRE	include/NVMainRequest.h	/^    CMD_ACTREAD3PRE,$/;"	e	enum:NVM::BulkCommand
CMD_ACTREAD4PRE	include/NVMainRequest.h	/^    CMD_ACTREAD4PRE,$/;"	e	enum:NVM::BulkCommand
CMD_ACTREADPRE	include/NVMainRequest.h	/^    CMD_ACTREADPRE, \/\/ 10$/;"	e	enum:NVM::BulkCommand
CMD_ACTWRITE2PRE	include/NVMainRequest.h	/^    CMD_ACTWRITE2PRE,$/;"	e	enum:NVM::BulkCommand
CMD_ACTWRITE3PRE	include/NVMainRequest.h	/^    CMD_ACTWRITE3PRE,$/;"	e	enum:NVM::BulkCommand
CMD_ACTWRITE4PRE	include/NVMainRequest.h	/^    CMD_ACTWRITE4PRE,$/;"	e	enum:NVM::BulkCommand
CMD_ACTWRITEPRE	include/NVMainRequest.h	/^    CMD_ACTWRITEPRE,$/;"	e	enum:NVM::BulkCommand
CMD_ACT_READ_PRE_PDPF	include/NVMainRequest.h	/^    CMD_ACT_READ_PRE_PDPF, \/\/ 20$/;"	e	enum:NVM::BulkCommand
CMD_ACT_WRITE_PRE_PDPF	include/NVMainRequest.h	/^    CMD_ACT_WRITE_PRE_PDPF,$/;"	e	enum:NVM::BulkCommand
CMD_NOP	include/NVMainRequest.h	/^    CMD_NOP = 0, $/;"	e	enum:NVM::BulkCommand
CMD_PDPF	include/NVMainRequest.h	/^    CMD_PDPF,$/;"	e	enum:NVM::BulkCommand
CMD_PRE	include/NVMainRequest.h	/^    CMD_PRE,$/;"	e	enum:NVM::BulkCommand
CMD_PRE_PDPF	include/NVMainRequest.h	/^    CMD_PRE_PDPF,$/;"	e	enum:NVM::BulkCommand
CMD_PU_ACT_READ_PRE	include/NVMainRequest.h	/^    CMD_PU_ACT_READ_PRE,$/;"	e	enum:NVM::BulkCommand
CMD_PU_ACT_READ_PRE_PDPF	include/NVMainRequest.h	/^    CMD_PU_ACT_READ_PRE_PDPF,$/;"	e	enum:NVM::BulkCommand
CMD_PU_ACT_WRITE_PRE	include/NVMainRequest.h	/^    CMD_PU_ACT_WRITE_PRE,$/;"	e	enum:NVM::BulkCommand
CMD_PU_ACT_WRITE_PRE_PDPF	include/NVMainRequest.h	/^    CMD_PU_ACT_WRITE_PRE_PDPF,$/;"	e	enum:NVM::BulkCommand
CMD_READ2PRE	include/NVMainRequest.h	/^    CMD_READ2PRE,$/;"	e	enum:NVM::BulkCommand
CMD_READ3PRE	include/NVMainRequest.h	/^    CMD_READ3PRE,$/;"	e	enum:NVM::BulkCommand
CMD_READ4PRE	include/NVMainRequest.h	/^    CMD_READ4PRE,$/;"	e	enum:NVM::BulkCommand
CMD_READPRE	include/NVMainRequest.h	/^    CMD_READPRE,$/;"	e	enum:NVM::BulkCommand
CMD_READ_PRE_PDPF	include/NVMainRequest.h	/^    CMD_READ_PRE_PDPF,$/;"	e	enum:NVM::BulkCommand
CMD_WRITE2PRE	include/NVMainRequest.h	/^    CMD_WRITE2PRE,$/;"	e	enum:NVM::BulkCommand
CMD_WRITE3PRE	include/NVMainRequest.h	/^    CMD_WRITE3PRE,$/;"	e	enum:NVM::BulkCommand
CMD_WRITE4PRE	include/NVMainRequest.h	/^    CMD_WRITE4PRE,$/;"	e	enum:NVM::BulkCommand
CMD_WRITEPRE	include/NVMainRequest.h	/^    CMD_WRITEPRE,$/;"	e	enum:NVM::BulkCommand
CMD_WRITE_PRE_PDPF	include/NVMainRequest.h	/^    CMD_WRITE_PRE_PDPF,$/;"	e	enum:NVM::BulkCommand
COLS	src/Params.h	/^    ncounter_t COLS;$/;"	m	class:NVM::Params
COL_FIELD	src/AddressTranslator.h	/^    COL_FIELD, $/;"	e	enum:NVM::__anon4
CPUFreq	src/Params.h	/^    ncounter_t CPUFreq;$/;"	m	class:NVM::Params
CacheBank	Utils/Caches/CacheBank.cpp	/^CacheBank::CacheBank( uint64_t sets, uint64_t assoc, uint64_t lineSize )$/;"	f	class:CacheBank
CacheBank	Utils/Caches/CacheBank.h	/^class CacheBank : public NVMObject$/;"	c	namespace:NVM
CacheEntry	Utils/Caches/CacheBank.h	/^struct CacheEntry$/;"	s	namespace:NVM
CacheOperation	Utils/Caches/CacheBank.h	/^enum CacheOperation { CACHE_NONE, CACHE_READ, CACHE_WRITE, $/;"	g	namespace:NVM
CacheRequest	Utils/Caches/CacheBank.h	/^struct CacheRequest$/;"	s	namespace:NVM
CacheSetDecoder	Utils/Caches/CacheBank.h	/^typedef uint64_t (NVMObject::*CacheSetDecoder)(NVMAddress&);$/;"	t	namespace:NVM
CacheState	Utils/Caches/CacheBank.h	/^enum CacheState { CACHE_IDLE, CACHE_BUSY };$/;"	g	namespace:NVM
CachedDDR3Bank	Banks/CachedDDR3Bank/CachedDDR3Bank.cpp	/^CachedDDR3Bank::CachedDDR3Bank( )$/;"	f	class:CachedDDR3Bank
CachedDDR3Bank	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^class CachedDDR3Bank : public DDR3Bank$/;"	c	namespace:NVM
CachedRowBuffer	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^struct CachedRowBuffer$/;"	s	namespace:NVM
CalculateIOPower	Interconnect/OffChipBus/OffChipBus.cpp	/^double OffChipBus::CalculateIOPower( bool isRead, unsigned int bitValue )$/;"	f	class:OffChipBus
CalculateLatency	MemControl/LH-Cache/LH-Cache.cpp	/^void LH_Cache::CalculateLatency( NVMainRequest *req, double *average, $/;"	f	class:LH_Cache
CalculatePower	Banks/DDR3Bank/DDR3Bank.cpp	/^void DDR3Bank::CalculatePower( )$/;"	f	class:DDR3Bank
CalculateQueueLatency	MemControl/LH-Cache/LH-Cache.cpp	/^void LH_Cache::CalculateQueueLatency( NVMainRequest *req, double *average, $/;"	f	class:LH_Cache
CalculateStats	Banks/CachedDDR3Bank/CachedDDR3Bank.cpp	/^void CachedDDR3Bank::CalculateStats( )$/;"	f	class:CachedDDR3Bank
CalculateStats	Banks/DDR3Bank/DDR3Bank.cpp	/^void DDR3Bank::CalculateStats( )$/;"	f	class:DDR3Bank
CalculateStats	DataEncoders/FlipNWrite/FlipNWrite.cpp	/^void FlipNWrite::CalculateStats( )$/;"	f	class:FlipNWrite
CalculateStats	Decoders/DRCDecoder/DRCDecoder.h	/^    void CalculateStats( ) { }$/;"	f	class:NVM::DRCDecoder
CalculateStats	Interconnect/OffChipBus/OffChipBus.cpp	/^void OffChipBus::CalculateStats( )$/;"	f	class:OffChipBus
CalculateStats	Interconnect/OnChipBus/OnChipBus.cpp	/^void OnChipBus::CalculateStats( )$/;"	f	class:OnChipBus
CalculateStats	MemControl/DRAMCache/DRAMCache.cpp	/^void DRAMCache::CalculateStats( )$/;"	f	class:DRAMCache
CalculateStats	MemControl/FCFS/FCFS.cpp	/^void FCFS::CalculateStats( )$/;"	f	class:FCFS
CalculateStats	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^void FRFCFS_WQF::CalculateStats( )$/;"	f	class:FRFCFS_WQF
CalculateStats	MemControl/FRFCFS/FRFCFS.cpp	/^void FRFCFS::CalculateStats( )$/;"	f	class:FRFCFS
CalculateStats	MemControl/LH-Cache/LH-Cache.cpp	/^void LH_Cache::CalculateStats( )$/;"	f	class:LH_Cache
CalculateStats	MemControl/LO-Cache/LO-Cache.cpp	/^void LO_Cache::CalculateStats( )$/;"	f	class:LO_Cache
CalculateStats	MemControl/MissMap/MissMap.cpp	/^void MissMap::CalculateStats( )$/;"	f	class:MissMap
CalculateStats	MemControl/PredictorDRC/PredictorDRC.cpp	/^void PredictorDRC::CalculateStats( )$/;"	f	class:PredictorDRC
CalculateStats	NVM/nvmain.cpp	/^void NVMain::CalculateStats( )$/;"	f	class:NVMain
CalculateStats	Ranks/StandardRank/StandardRank.cpp	/^void StandardRank::CalculateStats( )$/;"	f	class:StandardRank
CalculateStats	src/AddressTranslator.h	/^    virtual void CalculateStats( ) { }$/;"	f	class:NVM::AddressTranslator
CalculateStats	src/Interconnect.h	/^    virtual void CalculateStats( ) { }$/;"	f	class:NVM::Interconnect
CalculateStats	src/MemoryController.cpp	/^void MemoryController::CalculateStats( )$/;"	f	class:MemoryController
CalculateStats	src/NVMObject.cpp	/^void NVMObject::CalculateStats( )$/;"	f	class:NVMObject
CalculateStats	src/NVMObject.cpp	/^void NVMObject_hook::CalculateStats( )$/;"	f	class:NVMObject_hook
CalculateStats	src/SubArray.cpp	/^void SubArray::CalculateStats( )$/;"	f	class:SubArray
Callback	Utils/RequestTracer/RequestTracer.cpp	/^void RequestTracer::Callback( void *data )$/;"	f	class:RequestTracer
Callback	src/NVMObject.cpp	/^void NVMObject::Callback( void * \/*data*\/ )$/;"	f	class:NVMObject
Callback	src/NVMObject.cpp	/^void NVMObject_hook::Callback( void *data )$/;"	f	class:NVMObject_hook
CallbackPtr	src/EventQueue.h	/^typedef void (NVMObject::*CallbackPtr)(void*);$/;"	t	namespace:NVM
CanPowerDown	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::CanPowerDown( NVMainRequest *request )$/;"	f	class:StandardRank
CanPowerUp	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::CanPowerUp( NVMainRequest *request )$/;"	f	class:StandardRank
CastStat	src/Stats.h	63;"	d
CheckDrainState	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::CheckDrainState( )$/;"	f	class:NVMainMemory
CheckIssuable	Utils/CoinMigrator/CoinMigrator.cpp	/^bool CoinMigrator::CheckIssuable( NVMAddress address, OpType type )$/;"	f	class:CoinMigrator
CheckIssuable	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^bool MultiQueueMigrator::CheckIssuable( NVMAddress address, OpType type )$/;"	f	class:MultiQueueMigrator
CheckPrefetch	NVM/nvmain.cpp	/^bool NVMain::CheckPrefetch( NVMainRequest *request )$/;"	f	class:NVMain
CheckQueue	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::CheckQueue()$/;"	f	class:MultiQueueMigrator
CheckWritePausing	src/SubArray.cpp	/^void SubArray::CheckWritePausing( )$/;"	f	class:SubArray
ChooseVictim	Utils/Caches/CacheBank.cpp	/^bool CacheBank::ChooseVictim( NVMAddress& addr, NVMAddress *victim )$/;"	f	class:CacheBank
ChooseVictim	Utils/CoinMigrator/CoinMigrator.cpp	/^void CoinMigrator::ChooseVictim( Migrator *at, NVMAddress& \/*promotee*\/, NVMAddress& victim )$/;"	f	class:CoinMigrator
ChooseVictim	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::ChooseVictim( MQMigrator *at, NVMAddress& \/*promotee*\/, NVMAddress& victim )$/;"	f	class:MultiQueueMigrator
CleanupCallback	src/MemoryController.cpp	/^void MemoryController::CleanupCallback( void * \/*data*\/ )$/;"	f	class:MemoryController
ClosePage	src/Params.h	/^    ncycle_t ClosePage; \/\/ enable close-page management policy$/;"	m	class:NVM::Params
CoinMigrator	Utils/CoinMigrator/CoinMigrator.cpp	/^CoinMigrator::CoinMigrator( )$/;"	f	class:CoinMigrator
CoinMigrator	Utils/CoinMigrator/CoinMigrator.h	/^class CoinMigrator : public NVMObject$/;"	c	namespace:NVM
CommandQueueCallback	src/MemoryController.cpp	/^void MemoryController::CommandQueueCallback( void * \/*data*\/ )$/;"	f	class:MemoryController
ComplementPredicate	src/MemoryController.h	/^    ComplementPredicate() {}$/;"	f	class:NVM::ComplementPredicate
ComplementPredicate	src/MemoryController.h	/^    explicit ComplementPredicate( SchedulingPredicate *_pred ) : pred(_pred) { }$/;"	f	class:NVM::ComplementPredicate
ComplementPredicate	src/MemoryController.h	/^class ComplementPredicate : public SchedulingPredicate$/;"	c	namespace:NVM
Config	src/Config.cpp	/^Config::Config( )$/;"	f	class:Config
Config	src/Config.cpp	/^Config::Config(const Config& conf)$/;"	f	class:Config
Config	src/Config.h	/^class Config $/;"	c	namespace:NVM
ConvertTiming	src/Params.cpp	/^ncycle_t Params::ConvertTiming( Config *conf, std::string param )$/;"	f	class:Params
ConvertTiming	src/Params.cpp	/^void Params::ConvertTiming( Config *conf, std::string param, ncycle_t& value )$/;"	f	class:Params
Count32MLC1	src/SubArray.cpp	/^ncounter_t __attribute__((optimize("0"))) SubArray::Count32MLC1( uint32_t data )$/;"	f	class:SubArray
Count32MLC2	src/SubArray.cpp	/^ncounter_t __attribute__((optimize("0"))) SubArray::Count32MLC2( uint8_t value, uint32_t data )$/;"	f	class:SubArray
CountBitsMLC1	src/SubArray.cpp	/^ncounter_t __attribute__((optimize("0"))) SubArray::CountBitsMLC1( uint8_t value, uint32_t *data, ncounter_t words )$/;"	f	class:SubArray
CountBitsMLC2	src/SubArray.cpp	/^ncounter_t __attribute__((optimize("0"))) SubArray::CountBitsMLC2( uint8_t value, uint32_t *data, ncounter_t words )$/;"	f	class:SubArray
CreateAccessPredictor	Utils/AccessPredictor/AccessPredictorFactory.cpp	/^AccessPredictor *AccessPredictorFactory::CreateAccessPredictor( std::string name )$/;"	f	class:AccessPredictorFactory
CreateBank	Banks/BankFactory.cpp	/^Bank *BankFactory::CreateBank( std::string bankName )$/;"	f	class:BankFactory
CreateBankNoWarn	Banks/BankFactory.cpp	/^Bank *BankFactory::CreateBankNoWarn( std::string bankName )$/;"	f	class:BankFactory
CreateCheckpoint	Decoders/MQMigrator/MQMigrator.cpp	/^void MQMigrator::CreateCheckpoint( std::string dir )$/;"	f	class:MQMigrator
CreateCheckpoint	Decoders/Migrator/Migrator.cpp	/^void Migrator::CreateCheckpoint( std::string dir )$/;"	f	class:Migrator
CreateCheckpoint	MemControl/LO-Cache/LO-Cache.cpp	/^void LO_Cache::CreateCheckpoint( std::string dir )$/;"	f	class:LO_Cache
CreateCheckpoint	src/AddressTranslator.h	/^    virtual void CreateCheckpoint( std::string \/*dir*\/ ) { }$/;"	f	class:NVM::AddressTranslator
CreateCheckpoint	src/NVMObject.cpp	/^void NVMObject::CreateCheckpoint( std::string dir )$/;"	f	class:NVMObject
CreateDataEncoder	DataEncoders/DataEncoderFactory.cpp	/^DataEncoder *DataEncoderFactory::CreateDataEncoder( std::string encoderName )$/;"	f	class:DataEncoderFactory
CreateDataEncoderNoWarn	DataEncoders/DataEncoderFactory.cpp	/^DataEncoder *DataEncoderFactory::CreateDataEncoderNoWarn( std::string encoderName )$/;"	f	class:DataEncoderFactory
CreateDecoder	Decoders/DecoderFactory.cpp	/^AddressTranslator *DecoderFactory::CreateDecoder( std::string decoder )$/;"	f	class:DecoderFactory
CreateDecoderNoWarn	Decoders/DecoderFactory.cpp	/^AddressTranslator *DecoderFactory::CreateDecoderNoWarn( std::string decoder )$/;"	f	class:DecoderFactory
CreateEnduranceDistribution	Endurance/EnduranceDistributionFactory.cpp	/^EnduranceDistribution *EnduranceDistributionFactory::CreateEnduranceDistribution( $/;"	f	class:EnduranceDistributionFactory
CreateEnduranceModel	Endurance/EnduranceModelFactory.cpp	/^EnduranceModel *EnduranceModelFactory::CreateEnduranceModel( $/;"	f	class:EnduranceModelFactory
CreateHook	Utils/HookFactory.cpp	/^NVMObject *HookFactory::CreateHook( std::string hookName )$/;"	f	class:HookFactory
CreateInterconnect	Interconnect/InterconnectFactory.cpp	/^Interconnect *InterconnectFactory::CreateInterconnect( std::string type )$/;"	f	class:InterconnectFactory
CreateNewBank	Banks/BankFactory.cpp	/^Bank *BankFactory::CreateNewBank( std::string bankName )$/;"	f	class:BankFactory
CreateNewController	MemControl/MemoryControllerFactory.cpp	/^MemoryController *MemoryControllerFactory::CreateNewController( std::string controller ) $/;"	f	class:MemoryControllerFactory
CreateNewDataEncoder	DataEncoders/DataEncoderFactory.cpp	/^DataEncoder *DataEncoderFactory::CreateNewDataEncoder( std::string encoderName )$/;"	f	class:DataEncoderFactory
CreateNewDecoder	Decoders/DecoderFactory.cpp	/^AddressTranslator *DecoderFactory::CreateNewDecoder( std::string decoder )$/;"	f	class:DecoderFactory
CreateNewPrefetcher	Prefetchers/PrefetcherFactory.cpp	/^Prefetcher *PrefetcherFactory::CreateNewPrefetcher( std::string name )$/;"	f	class:PrefetcherFactory
CreateNewRank	Ranks/RankFactory.cpp	/^Rank *RankFactory::CreateNewRank( std::string rankName )$/;"	f	class:RankFactory
CreateNewTraceReader	traceReader/TraceReaderFactory.cpp	/^GenericTraceReader *TraceReaderFactory::CreateNewTraceReader( std::string reader )$/;"	f	class:TraceReaderFactory
CreateNewTraceWriter	traceWriter/TraceWriterFactory.cpp	/^GenericTraceWriter *TraceWriterFactory::CreateNewTraceWriter( std::string writer )$/;"	f	class:TraceWriterFactory
CreateRank	Ranks/RankFactory.cpp	/^Rank *RankFactory::CreateRank( std::string rankName )$/;"	f	class:RankFactory
CreateRankNoWarn	Ranks/RankFactory.cpp	/^Rank *RankFactory::CreateRankNoWarn( std::string rankName )$/;"	f	class:RankFactory
CreateTag	src/TagGenerator.cpp	/^int TagGenerator::CreateTag( std::string name )$/;"	f	class:TagGenerator
Cycle	Banks/DDR3Bank/DDR3Bank.cpp	/^void DDR3Bank::Cycle( ncycle_t steps )$/;"	f	class:DDR3Bank
Cycle	Interconnect/OffChipBus/OffChipBus.cpp	/^void OffChipBus::Cycle( ncycle_t steps )$/;"	f	class:OffChipBus
Cycle	Interconnect/OnChipBus/OnChipBus.cpp	/^void OnChipBus::Cycle( ncycle_t steps )$/;"	f	class:OnChipBus
Cycle	MemControl/DRAMCache/DRAMCache.cpp	/^void DRAMCache::Cycle( ncycle_t steps )$/;"	f	class:DRAMCache
Cycle	MemControl/FCFS/FCFS.cpp	/^void FCFS::Cycle( ncycle_t steps )$/;"	f	class:FCFS
Cycle	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^void FRFCFS_WQF::Cycle( ncycle_t steps )$/;"	f	class:FRFCFS_WQF
Cycle	MemControl/FRFCFS/FRFCFS.cpp	/^void FRFCFS::Cycle( ncycle_t steps )$/;"	f	class:FRFCFS
Cycle	MemControl/LH-Cache/LH-Cache.cpp	/^void LH_Cache::Cycle( ncycle_t \/*steps*\/ )$/;"	f	class:LH_Cache
Cycle	MemControl/LO-Cache/LO-Cache.cpp	/^void LO_Cache::Cycle( ncycle_t steps )$/;"	f	class:LO_Cache
Cycle	MemControl/MissMap/MissMap.cpp	/^void MissMap::Cycle( ncycle_t )$/;"	f	class:MissMap
Cycle	MemControl/PerfectMemory/PerfectMemory.cpp	/^void PerfectMemory::Cycle( ncycle_t )$/;"	f	class:PerfectMemory
Cycle	MemControl/PredictorDRC/PredictorDRC.cpp	/^void PredictorDRC::Cycle( ncycle_t steps )$/;"	f	class:PredictorDRC
Cycle	NVM/nvmain.cpp	/^void NVMain::Cycle( ncycle_t steps )$/;"	f	class:NVMain
Cycle	Ranks/StandardRank/StandardRank.cpp	/^void StandardRank::Cycle( ncycle_t steps )$/;"	f	class:StandardRank
Cycle	Simulators/gem5/NVMainControl.hh	/^    void Cycle(NVM::ncycle_t) {}$/;"	f	class:NVMainControl
Cycle	Simulators/gem5/nvmain_mem.hh	/^    void Cycle(NVM::ncycle_t) { }$/;"	f	class:NVMainMemory
Cycle	Utils/AccessPredictor/AccessPredictor.cpp	/^void AccessPredictor::Cycle( ncycle_t )$/;"	f	class:AccessPredictor
Cycle	Utils/Caches/CacheBank.cpp	/^void CacheBank::Cycle( ncycle_t \/*steps*\/ )$/;"	f	class:CacheBank
Cycle	Utils/CoinMigrator/CoinMigrator.cpp	/^void CoinMigrator::Cycle( ncycle_t \/*steps*\/ )$/;"	f	class:CoinMigrator
Cycle	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::Cycle( ncycle_t \/*steps*\/ )$/;"	f	class:MultiQueueMigrator
Cycle	Utils/PostTrace/PostTrace.cpp	/^void PostTrace::Cycle( ncycle_t )$/;"	f	class:PostTrace
Cycle	Utils/RequestTracer/RequestTracer.cpp	/^void RequestTracer::Cycle( ncycle_t )$/;"	f	class:RequestTracer
Cycle	Utils/Visualizer/Visualizer.cpp	/^void Visualizer::Cycle( ncycle_t )$/;"	f	class:Visualizer
Cycle	src/DataEncoder.cpp	/^void DataEncoder::Cycle( ncycle_t \/*steps*\/ )$/;"	f	class:DataEncoder
Cycle	src/EnduranceModel.cpp	/^void EnduranceModel::Cycle( ncycle_t )$/;"	f	class:EnduranceModel
Cycle	src/EventQueue.cpp	/^void GlobalEventQueue::Cycle( ncycle_t steps )$/;"	f	class:GlobalEventQueue
Cycle	src/FaultModel.cpp	/^void FaultModel::Cycle( ncycle_t )$/;"	f	class:FaultModel
Cycle	src/MemoryController.cpp	/^void MemoryController::Cycle( ncycle_t steps )$/;"	f	class:MemoryController
Cycle	src/NVMObject.cpp	/^void NVMObject_hook::Cycle( ncycle_t steps )$/;"	f	class:NVMObject_hook
Cycle	src/SubArray.cpp	/^void SubArray::Cycle( ncycle_t )$/;"	f	class:SubArray
Cycle	traceSim/traceMain.cpp	/^void TraceMain::Cycle( ncycle_t \/*steps*\/ )$/;"	f	class:TraceMain
CycleCommandQueues	src/MemoryController.cpp	/^void MemoryController::CycleCommandQueues( )$/;"	f	class:MemoryController
DDR3BANK_CLOSED	Banks/DDR3Bank/DDR3Bank.h	/^    DDR3BANK_CLOSED,   \/***< Bank is idle. *\/$/;"	e	enum:NVM::DDR3BankState
DDR3BANK_OPEN	Banks/DDR3Bank/DDR3Bank.h	/^    DDR3BANK_OPEN,     \/***< Bank has an active subarray  *\/$/;"	e	enum:NVM::DDR3BankState
DDR3BANK_PDA	Banks/DDR3Bank/DDR3Bank.h	/^    DDR3BANK_PDA,      \/***< Bank is in active powered down mode *\/$/;"	e	enum:NVM::DDR3BankState
DDR3BANK_PDPF	Banks/DDR3Bank/DDR3Bank.h	/^    DDR3BANK_PDPF,     \/***< Bank is in precharge powered down, fast exit mode *\/$/;"	e	enum:NVM::DDR3BankState
DDR3BANK_PDPS	Banks/DDR3Bank/DDR3Bank.h	/^    DDR3BANK_PDPS      \/***< Bank is in precharge powered down, slow exit mode *\/$/;"	e	enum:NVM::DDR3BankState
DDR3BANK_UNKNOWN	Banks/DDR3Bank/DDR3Bank.h	/^    DDR3BANK_UNKNOWN,  \/***< Unknown state. Uh oh. *\/$/;"	e	enum:NVM::DDR3BankState
DDR3Bank	Banks/DDR3Bank/DDR3Bank.cpp	/^DDR3Bank::DDR3Bank( )$/;"	f	class:DDR3Bank
DDR3Bank	Banks/DDR3Bank/DDR3Bank.h	/^class DDR3Bank : public Bank$/;"	c	namespace:NVM
DDR3BankState	Banks/DDR3Bank/DDR3Bank.h	/^enum DDR3BankState $/;"	g	namespace:NVM
DELAYED_WRITE	src/SubArray.h	/^    DELAYED_WRITE \/* data is stored in a write buffer *\/$/;"	e	enum:NVM::WriteMode
DRAMCache	MemControl/DRAMCache/DRAMCache.cpp	/^DRAMCache::DRAMCache( )$/;"	f	class:DRAMCache
DRAMCache	MemControl/DRAMCache/DRAMCache.h	/^class DRAMCache : public MemoryController$/;"	c	namespace:NVM
DRAMPageList	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^	std::list<uint64_t> DRAMPageList, demotedDRAMList;	$/;"	m	class:NVM::MultiQueueMigrator
DRAMPower2TraceWriter	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.cpp	/^DRAMPower2TraceWriter::DRAMPower2TraceWriter( ) : lastCommand(0)$/;"	f	class:DRAMPower2TraceWriter
DRAMPower2TraceWriter	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^class DRAMPower2TraceWriter : public GenericTraceWriter$/;"	c	namespace:NVM
DRC	MemControl/PredictorDRC/PredictorDRC.h	/^    DRAMCache *DRC;$/;"	m	class:NVM::PredictorDRC
DRCDecoder	Decoders/DRCDecoder/DRCDecoder.cpp	/^DRCDecoder::DRCDecoder( )$/;"	f	class:DRCDecoder
DRCDecoder	Decoders/DRCDecoder/DRCDecoder.h	/^class DRCDecoder : public AddressTranslator$/;"	c	namespace:NVM
DRC_ACCESS	MemControl/LH-Cache/LH-Cache.h	47;"	d
DRC_FILL	MemControl/LH-Cache/LH-Cache.h	46;"	d
DRC_FILL	MemControl/LO-Cache/LO-Cache.h	50;"	d
DRC_MEMREAD	MemControl/LH-Cache/LH-Cache.h	45;"	d
DRC_MEMREAD	MemControl/LO-Cache/LO-Cache.h	49;"	d
DRC_TAGREAD1	MemControl/LH-Cache/LH-Cache.h	42;"	d
DRC_TAGREAD2	MemControl/LH-Cache/LH-Cache.h	43;"	d
DRC_TAGREAD3	MemControl/LH-Cache/LH-Cache.h	44;"	d
DataEncoder	src/DataEncoder.cpp	/^DataEncoder::DataEncoder( )$/;"	f	class:DataEncoder
DataEncoder	src/DataEncoder.h	/^class DataEncoder : public NVMObject$/;"	c	namespace:NVM
DataEncoder	src/Params.h	/^    std::string DataEncoder;$/;"	m	class:NVM::Params
DataEncoderFactory	DataEncoders/DataEncoderFactory.h	/^    DataEncoderFactory( ) { }$/;"	f	class:NVM::DataEncoderFactory
DataEncoderFactory	DataEncoders/DataEncoderFactory.h	/^class DataEncoderFactory$/;"	c	namespace:NVM
DeadlockTimer	src/Params.h	/^    ncycle_t DeadlockTimer;$/;"	m	class:NVM::Params
DecoderFactory	Decoders/DecoderFactory.h	/^    DecoderFactory( ) { }$/;"	f	class:NVM::DecoderFactory
DecoderFactory	Decoders/DecoderFactory.h	/^class DecoderFactory$/;"	c	namespace:NVM
DecrementLife	src/EnduranceModel.cpp	/^bool EnduranceModel::DecrementLife( uint64_t addr )$/;"	f	class:EnduranceModel
DecrementRefreshCounter	src/MemoryController.cpp	/^void MemoryController::DecrementRefreshCounter( const ncounter_t bank, const uint64_t rank )$/;"	f	class:MemoryController
DefaultDecoder	Utils/Caches/CacheBank.cpp	/^uint64_t CacheBank::DefaultDecoder( NVMAddress &addr )$/;"	f	class:CacheBank
DelayedRefreshThreshold	src/Params.h	/^    ncounter_t DelayedRefreshThreshold; \/\/ the threshold that indicates how many refresh can be delayed$/;"	m	class:NVM::Params
Demangle	Utils/RequestTracer/RequestTracer.cpp	/^std::string RequestTracer::Demangle( const char* cxxname )$/;"	f	class:RequestTracer
DeviceWidth	src/Params.h	/^    ncounter_t DeviceWidth;$/;"	m	class:NVM::Params
Display	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::Display()$/;"	f	class:MultiQueueMigrator
Divide	src/AddressTranslator.cpp	/^uint64_t AddressTranslator::Divide( uint64_t partSize, MemoryPartition partition )$/;"	f	class:AddressTranslator
DoPrefetch	Prefetchers/NaivePrefetcher/NaivePrefetcher.cpp	/^bool NaivePrefetcher::DoPrefetch( NVMainRequest *triggerOp, $/;"	f	class:NaivePrefetcher
DoPrefetch	Prefetchers/STeMS/STeMS.cpp	/^bool STeMS::DoPrefetch( NVMainRequest *triggerOp, $/;"	f	class:STeMS
DoPrefetch	src/Prefetcher.cpp	/^bool Prefetcher::DoPrefetch( NVMainRequest * \/*triggerOp*\/, $/;"	f	class:Prefetcher
Downgrade	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::Downgrade(PageType page)$/;"	f	class:MultiQueueMigrator
Drain	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^bool FRFCFS_WQF::Drain( )$/;"	f	class:FRFCFS_WQF
Drain	src/NVMObject.cpp	/^bool NVMObject::Drain( )$/;"	f	class:NVMObject
Drain	src/NVMObject.cpp	/^bool NVMObject_hook::Drain( )$/;"	f	class:NVMObject_hook
DummyPredicate	src/MemoryController.h	/^    class DummyPredicate : public SchedulingPredicate$/;"	c	class:NVM::MemoryController
EIDD0	src/Params.h	/^    double EIDD0;$/;"	m	class:NVM::Params
EIDD1	src/Params.h	/^    double EIDD1;$/;"	m	class:NVM::Params
EIDD2N	src/Params.h	/^    double EIDD2N;$/;"	m	class:NVM::Params
EIDD2P0	src/Params.h	/^    double EIDD2P0;$/;"	m	class:NVM::Params
EIDD2P1	src/Params.h	/^    double EIDD2P1;$/;"	m	class:NVM::Params
EIDD3N	src/Params.h	/^    double EIDD3N;$/;"	m	class:NVM::Params
EIDD3P	src/Params.h	/^    double EIDD3P;$/;"	m	class:NVM::Params
EIDD4R	src/Params.h	/^    double EIDD4R;$/;"	m	class:NVM::Params
EIDD4W	src/Params.h	/^    double EIDD4W;$/;"	m	class:NVM::Params
EIDD5B	src/Params.h	/^    double EIDD5B;$/;"	m	class:NVM::Params
EIDD6	src/Params.h	/^    double EIDD6;$/;"	m	class:NVM::Params
Eactstdby	src/Params.h	/^    double Eactstdby;$/;"	m	class:NVM::Params
EchoPreTrace	src/Params.h	/^    bool EchoPreTrace;$/;"	m	class:NVM::Params
EffectivelyEmpty	src/MemoryController.cpp	/^bool MemoryController::EffectivelyEmpty( const ncounter_t& queueId )$/;"	f	class:MemoryController
EnduranceDistribution	src/EnduranceDistribution.h	/^     EnduranceDistribution( ) { }$/;"	f	class:NVM::EnduranceDistribution
EnduranceDistribution	src/EnduranceDistribution.h	/^class EnduranceDistribution$/;"	c	namespace:NVM
EnduranceDistributionFactory	Endurance/EnduranceDistributionFactory.h	/^    EnduranceDistributionFactory( ) { }$/;"	f	class:NVM::EnduranceDistributionFactory
EnduranceDistributionFactory	Endurance/EnduranceDistributionFactory.h	/^class EnduranceDistributionFactory$/;"	c	namespace:NVM
EnduranceModel	src/EnduranceModel.cpp	/^EnduranceModel::EnduranceModel( )$/;"	f	class:EnduranceModel
EnduranceModel	src/EnduranceModel.h	/^class EnduranceModel : public NVMObject$/;"	c	namespace:NVM
EnduranceModel	src/Params.h	/^    std::string EnduranceModel;$/;"	m	class:NVM::Params
EnduranceModelFactory	Endurance/EnduranceModelFactory.h	/^    EnduranceModelFactory( ) {}$/;"	f	class:NVM::EnduranceModelFactory
EnduranceModelFactory	Endurance/EnduranceModelFactory.h	/^class EnduranceModelFactory$/;"	c	namespace:NVM
EnergyModel	src/Params.h	/^    std::string EnergyModel;$/;"	m	class:NVM::Params
Enqueue	src/MemoryController.cpp	/^void MemoryController::Enqueue( ncounter_t queueNum, NVMainRequest *request )$/;"	f	class:MemoryController
EnqueuePendingMemoryRequests	NVM/nvmain.cpp	/^void NVMain::EnqueuePendingMemoryRequests( NVMainRequest *req )$/;"	f	class:NVMain
Eopenrd	src/Params.h	/^    double Eopenrd;$/;"	m	class:NVM::Params
Epda	src/Params.h	/^    double Epda;$/;"	m	class:NVM::Params
Epdpf	src/Params.h	/^    double Epdpf;$/;"	m	class:NVM::Params
Epdps	src/Params.h	/^    double Epdps;$/;"	m	class:NVM::Params
Eprestdby	src/Params.h	/^    double Eprestdby;$/;"	m	class:NVM::Params
Erd	src/Params.h	/^    double Erd;$/;"	m	class:NVM::Params
Eref	src/Params.h	/^    double Eref;$/;"	m	class:NVM::Params
Ereset	src/Params.h	/^    double Ereset; $/;"	m	class:NVM::Params
Eset	src/Params.h	/^    double Eset; $/;"	m	class:NVM::Params
Event	src/EventQueue.h	/^    Event() : type(EventUnknown), recipient(NULL), request(NULL), data(NULL), cycle(0), priority(0) {}$/;"	f	class:NVM::Event
Event	src/EventQueue.h	/^class Event$/;"	c	namespace:NVM
EventCallback	src/EventQueue.h	/^                 EventCallback$/;"	e	enum:NVM::EventType
EventCycle	src/EventQueue.h	/^                 EventCycle,$/;"	e	enum:NVM::EventType
EventDriven	src/Params.h	/^    bool EventDriven;$/;"	m	class:NVM::Params
EventIdle	src/EventQueue.h	/^                 EventIdle,    \/* Automatic event *\/$/;"	e	enum:NVM::EventType
EventList	src/EventQueue.h	/^typedef std::list<Event *> EventList;$/;"	t	namespace:NVM
EventQueue	src/EventQueue.cpp	/^EventQueue::EventQueue( )$/;"	f	class:EventQueue
EventQueue	src/EventQueue.h	/^class EventQueue$/;"	c	namespace:NVM
EventRequest	src/EventQueue.h	/^                 EventRequest,$/;"	e	enum:NVM::EventType
EventResponse	src/EventQueue.h	/^                 EventResponse,$/;"	e	enum:NVM::EventType
EventType	src/EventQueue.h	/^enum EventType { EventUnknown,$/;"	g	namespace:NVM
EventUnknown	src/EventQueue.h	/^enum EventType { EventUnknown,$/;"	e	enum:NVM::EventType
Evict	Utils/Caches/CacheBank.cpp	/^bool CacheBank::Evict( NVMAddress& addr, NVMDataBlock *data )$/;"	f	class:CacheBank
Ewr	src/Params.h	/^    double Ewr;$/;"	m	class:NVM::Params
Ewrpb	src/Params.h	/^    double Ewrpb;$/;"	m	class:NVM::Params
FCFS	MemControl/FCFS/FCFS.cpp	/^FCFS::FCFS( )$/;"	f	class:FCFS
FCFS	MemControl/FCFS/FCFS.h	/^class FCFS : public MemoryController$/;"	c	namespace:NVM
FLAG_CANCELLED	include/NVMainRequest.h	/^        FLAG_CANCELLED = 8,             \/\/ This write was cancelled$/;"	e	enum:NVM::NVMainRequest::NVMainRequestFlags
FLAG_COUNT	include/NVMainRequest.h	/^        FLAG_COUNT$/;"	e	enum:NVM::NVMainRequest::NVMainRequestFlags
FLAG_FORCED	include/NVMainRequest.h	/^        FLAG_FORCED = 32,               \/\/ This write can not be paused or cancelled$/;"	e	enum:NVM::NVMainRequest::NVMainRequestFlags
FLAG_ISSUED	include/NVMainRequest.h	/^        FLAG_ISSUED = 128,              \/\/ Request has left the command queue$/;"	e	enum:NVM::NVMainRequest::NVMainRequestFlags
FLAG_IS_READ	include/NVMainRequest.h	/^        FLAG_IS_READ = 2,               \/\/ Is a read (i.e., READ or READ_PRE, etc.)$/;"	e	enum:NVM::NVMainRequest::NVMainRequestFlags
FLAG_IS_WRITE	include/NVMainRequest.h	/^        FLAG_IS_WRITE = 4,              \/\/ Is a write (i.e., WRITE or WRITE_PRE, etc.)$/;"	e	enum:NVM::NVMainRequest::NVMainRequestFlags
FLAG_LAST_REQUEST	include/NVMainRequest.h	/^        FLAG_LAST_REQUEST = 1,          \/\/ Last request for a row in the transaction queue$/;"	e	enum:NVM::NVMainRequest::NVMainRequestFlags
FLAG_PAUSED	include/NVMainRequest.h	/^        FLAG_PAUSED = 16,               \/\/ This write was paused$/;"	e	enum:NVM::NVMainRequest::NVMainRequestFlags
FLAG_PRIORITY	include/NVMainRequest.h	/^        FLAG_PRIORITY = 64,             \/\/ Request (or precursor) that takes priority over write$/;"	e	enum:NVM::NVMainRequest::NVMainRequestFlags
FQF	MemControl/LH-Cache/LH-Cache.h	/^    FillQueueFull FQF;$/;"	m	class:NVM::LH_Cache
FRFCFS	MemControl/FRFCFS/FRFCFS.cpp	/^FRFCFS::FRFCFS( )$/;"	f	class:FRFCFS
FRFCFS	MemControl/FRFCFS/FRFCFS.h	/^class FRFCFS : public MemoryController$/;"	c	namespace:NVM
FRFCFS_WQF	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^FRFCFS_WQF::FRFCFS_WQF( ) : readQueueId(0), writeQueueId(1)$/;"	f	class:FRFCFS_WQF
FRFCFS_WQF	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^class FRFCFS_WQF : public MemoryController$/;"	c	namespace:NVM
FailReason	include/FailReasons.h	/^    FailReason( ) : reason(UNKNOWN_FAILURE) { }$/;"	f	class:NVM::FailReason
FailReason	include/FailReasons.h	/^class FailReason$/;"	c	namespace:NVM
FailReasons	include/FailReasons.h	/^enum FailReasons { UNKNOWN_FAILURE,$/;"	g	namespace:NVM
Fault	src/FaultModel.cpp	/^bool FaultModel::Fault( NVMAddress \/*faultAddr*\/ )$/;"	f	class:FaultModel
FaultModel	src/FaultModel.cpp	/^FaultModel::FaultModel( )$/;"	f	class:FaultModel
FaultModel	src/FaultModel.h	/^class FaultModel : public NVMObject$/;"	c	namespace:NVM
FetchNextUnused	Prefetchers/STeMS/STeMS.cpp	/^void STeMS::FetchNextUnused( PatternSequence *rps, int count, $/;"	f	class:STeMS
FillQueueFull	MemControl/LH-Cache/LH-Cache.h	/^        FillQueueFull( LH_Cache &_memoryController ) $/;"	f	class:NVM::LH_Cache::FillQueueFull
FillQueueFull	MemControl/LH-Cache/LH-Cache.h	/^    class FillQueueFull : public SchedulingPredicate$/;"	c	class:NVM::LH_Cache
FindCachedAddress	src/MemoryController.cpp	/^bool MemoryController::FindCachedAddress( std::list<NVMainRequest *>& transactionQueue,$/;"	f	class:MemoryController
FindCallback	src/EventQueue.cpp	/^Event *EventQueue::FindCallback( NVMObject *recipient, CallbackPtr method, ncycle_t when, void *data, int priority ) const$/;"	f	class:EventQueue
FindChild	src/NVMObject.h	54;"	d
FindChildType	src/NVMObject.h	57;"	d
FindClosedBankRequest	src/MemoryController.cpp	/^bool MemoryController::FindClosedBankRequest( std::list<NVMainRequest *>& transactionQueue, $/;"	f	class:MemoryController
FindEvent	src/EventQueue.cpp	/^Event *EventQueue::FindEvent( EventType type, NVMObject *recipient, NVMainRequest *req, ncycle_t when ) const$/;"	f	class:EventQueue
FindEvent	src/EventQueue.cpp	/^Event *EventQueue::FindEvent( EventType type, NVMObject_hook *recipient, NVMainRequest *req, ncycle_t when ) const$/;"	f	class:EventQueue
FindModuleChildType	src/NVMObject.h	60;"	d
FindOldestReadyRequest	src/MemoryController.cpp	/^bool MemoryController::FindOldestReadyRequest( std::list<NVMainRequest *>& transactionQueue, $/;"	f	class:MemoryController
FindOrder	src/AddressTranslator.cpp	/^void AddressTranslator::FindOrder( int order, MemoryPartition *p )$/;"	f	class:AddressTranslator
FindRowBufferHit	src/MemoryController.cpp	/^bool MemoryController::FindRowBufferHit( std::list<NVMainRequest *>& transactionQueue, $/;"	f	class:MemoryController
FindSet	Utils/Caches/CacheBank.cpp	/^CacheEntry *CacheBank::FindSet( NVMAddress& addr )$/;"	f	class:CacheBank
FindStarvedRequest	src/MemoryController.cpp	/^bool MemoryController::FindStarvedRequest( std::list<NVMainRequest *>& transactionQueue, $/;"	f	class:MemoryController
FindWriteStalledRead	src/MemoryController.cpp	/^bool MemoryController::FindWriteStalledRead( std::list<NVMainRequest *>& transactionQueue, $/;"	f	class:MemoryController
FindWriteStalledRead	src/MemoryController.cpp	/^bool MemoryController::FindWriteStalledRead( std::list<NVMainRequest *>& transactionQueue,$/;"	f	class:MemoryController
FlipNWrite	DataEncoders/FlipNWrite/FlipNWrite.cpp	/^FlipNWrite::FlipNWrite( )$/;"	f	class:FlipNWrite
FlipNWrite	DataEncoders/FlipNWrite/FlipNWrite.h	/^class FlipNWrite : public DataEncoder$/;"	c	namespace:NVM
Gem5Interface	SimInterface/Gem5Interface/Gem5Interface.cpp	/^Gem5Interface::Gem5Interface( )$/;"	f	class:Gem5Interface
Gem5Interface	SimInterface/Gem5Interface/Gem5Interface.h	/^class Gem5Interface : public SimInterface$/;"	c	namespace:NVM
GemsInterface	SimInterface/GemsInterface/GemsInterface.cpp	/^GemsInterface::GemsInterface( )$/;"	f	class:GemsInterface
GemsInterface	SimInterface/GemsInterface/GemsInterface.h	/^class GemsInterface : public SimInterface$/;"	c	namespace:NVM
GeneratePrefetches	NVM/nvmain.cpp	/^void NVMain::GeneratePrefetches( NVMainRequest *request, std::vector<NVMAddress>& prefetchList )$/;"	f	class:NVMain
GenericTraceReader	traceReader/GenericTraceReader.h	/^    GenericTraceReader( ) { }$/;"	f	class:NVM::GenericTraceReader
GenericTraceReader	traceReader/GenericTraceReader.h	/^class GenericTraceReader$/;"	c	namespace:NVM
GenericTraceWriter	traceWriter/GenericTraceWriter.cpp	/^GenericTraceWriter::GenericTraceWriter( ) : echo_on(false), perChannel(false), perRank(false)$/;"	f	class:GenericTraceWriter
GenericTraceWriter	traceWriter/GenericTraceWriter.h	/^class GenericTraceWriter$/;"	c	namespace:NVM
GetActiveWaits	src/SubArray.h	/^    ncycle_t GetActiveWaits( ) { return actWaits; }$/;"	f	class:NVM::SubArray
GetAddress	traceReader/TraceLine.cpp	/^NVMAddress& TraceLine::GetAddress( )$/;"	f	class:TraceLine
GetAddressKey	Decoders/MQMigrator/MQMigrator.cpp	/^uint64_t MQMigrator::GetAddressKey( NVMAddress& address )$/;"	f	class:MQMigrator
GetAddressKey	Decoders/Migrator/Migrator.cpp	/^uint64_t Migrator::GetAddressKey( NVMAddress& address )$/;"	f	class:Migrator
GetAssociativity	Utils/Caches/CacheBank.cpp	/^uint64_t CacheBank::GetAssociativity( )$/;"	f	class:CacheBank
GetAverageLife	src/EnduranceModel.cpp	/^uint64_t EnduranceModel::GetAverageLife( )$/;"	f	class:EnduranceModel
GetBank	include/NVMAddress.cpp	/^uint64_t NVMAddress::GetBank( )$/;"	f	class:NVMAddress
GetBitAddress	include/NVMAddress.cpp	/^uint64_t NVMAddress::GetBitAddress( )$/;"	f	class:NVMAddress
GetBitWidths	src/TranslationMethod.cpp	/^void TranslationMethod::GetBitWidths( unsigned int *rowBits, unsigned int *colBits, unsigned int *bankBits,$/;"	f	class:TranslationMethod
GetBool	src/Config.cpp	/^bool Config::GetBool( std::string key )$/;"	f	class:Config
GetBool	src/Config.cpp	/^void Config::GetBool( std::string key, bool& value )$/;"	f	class:Config
GetByte	include/NVMDataBlock.cpp	/^uint8_t NVMDataBlock::GetByte( uint64_t byte )$/;"	f	class:NVMDataBlock
GetCacheHits	SimInterface/Gem5Interface/Gem5Interface.cpp	/^unsigned int Gem5Interface::GetCacheHits( int core, int level )$/;"	f	class:Gem5Interface
GetCacheHits	SimInterface/GemsInterface/GemsInterface.cpp	/^unsigned int GemsInterface::GetCacheHits( int core, int level )$/;"	f	class:GemsInterface
GetCacheHits	SimInterface/NullInterface/NullInterface.cpp	/^unsigned int NullInterface::GetCacheHits( int \/*core*\/, int \/*level*\/ )$/;"	f	class:NullInterface
GetCacheMisses	SimInterface/Gem5Interface/Gem5Interface.cpp	/^unsigned int Gem5Interface::GetCacheMisses( int core, int level )$/;"	f	class:Gem5Interface
GetCacheMisses	SimInterface/GemsInterface/GemsInterface.cpp	/^unsigned int GemsInterface::GetCacheMisses( int core, int level )$/;"	f	class:GemsInterface
GetCacheMisses	SimInterface/NullInterface/NullInterface.cpp	/^unsigned int NullInterface::GetCacheMisses( int \/*core*\/, int \/*level*\/ )$/;"	f	class:NullInterface
GetCacheOccupancy	Utils/Caches/CacheBank.cpp	/^double CacheBank::GetCacheOccupancy( )$/;"	f	class:CacheBank
GetCachelineSize	Utils/Caches/CacheBank.cpp	/^uint64_t CacheBank::GetCachelineSize( )$/;"	f	class:CacheBank
GetCallback	src/EventQueue.h	/^    CallbackPtr GetCallback( ) { return method; }$/;"	f	class:NVM::Event
GetChannel	include/NVMAddress.cpp	/^uint64_t NVMAddress::GetChannel( )$/;"	f	class:NVMAddress
GetChild	src/NVMObject.cpp	/^NVMObject_hook *NVMObject::GetChild( NVMainRequest *req )$/;"	f	class:NVMObject
GetChild	src/NVMObject.cpp	/^NVMObject_hook *NVMObject::GetChild( ncounter_t child )$/;"	f	class:NVMObject
GetChild	src/NVMObject.cpp	/^NVMObject_hook *NVMObject::GetChild( void )$/;"	f	class:NVMObject
GetChildCount	src/NVMObject.cpp	/^ncounter_t NVMObject::GetChildCount( )$/;"	f	class:NVMObject
GetChildId	src/NVMObject.cpp	/^ncounter_t NVMObject::GetChildId( NVMObject *c )$/;"	f	class:NVMObject
GetChildren	src/NVMObject.cpp	/^std::vector<NVMObject_hook *>& NVMObject::GetChildren( )$/;"	f	class:NVMObject
GetCol	include/NVMAddress.cpp	/^uint64_t NVMAddress::GetCol( )$/;"	f	class:NVMAddress
GetCommandQueueId	src/MemoryController.cpp	/^ncounter_t MemoryController::GetCommandQueueId( NVMAddress addr )$/;"	f	class:MemoryController
GetConfig	NVM/nvmain.cpp	/^Config *NVMain::GetConfig( )$/;"	f	class:NVMain
GetConfig	src/FaultModel.cpp	/^Config *FaultModel::GetConfig( )$/;"	f	class:FaultModel
GetConfig	src/MemoryController.cpp	/^Config *MemoryController::GetConfig( )$/;"	f	class:MemoryController
GetConfig	src/SimInterface.cpp	/^Config *SimInterface::GetConfig( )$/;"	f	class:SimInterface
GetCount	src/TranslationMethod.cpp	/^void TranslationMethod::GetCount( uint64_t *rows, uint64_t *cols, uint64_t *banks, $/;"	f	class:TranslationMethod
GetCurrentCycle	src/EventQueue.cpp	/^ncycle_t EventQueue::GetCurrentCycle( )$/;"	f	class:EventQueue
GetCurrentCycle	src/EventQueue.cpp	/^ncycle_t GlobalEventQueue::GetCurrentCycle( )$/;"	f	class:GlobalEventQueue
GetCurrentHookType	src/NVMObject.cpp	/^HookType NVMObject::GetCurrentHookType( )$/;"	f	class:NVMObject
GetCycle	src/EventQueue.h	/^    ncycle_t GetCycle( ) { return cycle; }$/;"	f	class:NVM::Event
GetCycle	traceReader/TraceLine.cpp	/^ncycle_t TraceLine::GetCycle( ) $/;"	f	class:TraceLine
GetData	src/EventQueue.h	/^    void *GetData( ) { return data; }$/;"	f	class:NVM::Event
GetData	traceReader/TraceLine.cpp	/^NVMDataBlock& TraceLine::GetData( )$/;"	f	class:TraceLine
GetDataAtAddress	SimInterface/Gem5Interface/Gem5Interface.cpp	/^int  Gem5Interface::GetDataAtAddress( uint64_t \/*address*\/, NVMDataBlock* \/*data*\/ )$/;"	f	class:Gem5Interface
GetDataAtAddress	SimInterface/GemsInterface/GemsInterface.cpp	/^int GemsInterface::GetDataAtAddress( uint64_t address, NVMDataBlock *data )$/;"	f	class:GemsInterface
GetDataAtAddress	src/SimInterface.cpp	/^int SimInterface::GetDataAtAddress( uint64_t address, NVMDataBlock *data )$/;"	f	class:SimInterface
GetDataCycles	Banks/DDR3Bank/DDR3Bank.h	/^    virtual ncycle_t GetDataCycles( ) { return dataCycles; }$/;"	f	class:NVM::DDR3Bank
GetDataCycles	src/SubArray.h	/^    ncycle_t GetDataCycles( ) { return dataCycles; }$/;"	f	class:NVM::SubArray
GetDebugLog	src/Config.cpp	/^std::ostream *Config::GetDebugLog( )$/;"	f	class:Config
GetDecoder	src/NVMObject.cpp	/^AddressTranslator *NVMObject::GetDecoder( )$/;"	f	class:NVMObject
GetEcho	traceWriter/GenericTraceWriter.cpp	/^bool GenericTraceWriter::GetEcho( )$/;"	f	class:GenericTraceWriter
GetEndurance	Endurance/Distributions/Normal.cpp	/^uint64_t NormalDistribution::GetEndurance( )$/;"	f	class:NormalDistribution
GetEndurance	Endurance/Distributions/Uniform.cpp	/^uint64_t UniformDistribution::GetEndurance( )$/;"	f	class:UniformDistribution
GetEnergy	src/Bank.h	/^    virtual void GetEnergy( double& , double& , double&, double& ) { } $/;"	f	class:NVM::Bank
GetEnergy	src/Config.cpp	/^double Config::GetEnergy( std::string key )$/;"	f	class:Config
GetEnergy	src/Config.cpp	/^void Config::GetEnergy( std::string key, double& value )$/;"	f	class:Config
GetEventQueue	src/NVMObject.cpp	/^EventQueue *NVMObject::GetEventQueue( )$/;"	f	class:NVMObject
GetEventQueuePtr	SimInterface/GemsInterface/GemsInterface.cpp	/^EventQueue *GemsInterface::GetEventQueuePtr( )$/;"	f	class:GemsInterface
GetFileName	src/Config.cpp	/^std::string Config::GetFileName( )$/;"	f	class:Config
GetFilePath	include/NVMHelpers.cpp	/^std::string GetFilePath( std::string file )$/;"	f	namespace:NVM
GetFrequency	src/EventQueue.cpp	/^double EventQueue::GetFrequency( )$/;"	f	class:EventQueue
GetFrequency	src/EventQueue.cpp	/^double GlobalEventQueue::GetFrequency( )$/;"	f	class:GlobalEventQueue
GetGlobalEventQueue	src/NVMObject.cpp	/^GlobalEventQueue *NVMObject::GetGlobalEventQueue( )$/;"	f	class:NVMObject
GetGranularity	src/EnduranceModel.cpp	/^uint64_t EnduranceModel::GetGranularity( )$/;"	f	class:EnduranceModel
GetHitDestination	Utils/AccessPredictor/AccessPredictor.cpp	/^ncounter_t AccessPredictor::GetHitDestination( )$/;"	f	class:AccessPredictor
GetHookType	src/NVMObject.cpp	/^HookType NVMObject::GetHookType( )$/;"	f	class:NVMObject
GetHooks	src/Config.cpp	/^std::vector<std::string>& Config::GetHooks( )$/;"	f	class:Config
GetHooks	src/NVMObject.cpp	/^std::vector<NVMObject *>& NVMObject::GetHooks( HookType h )$/;"	f	class:NVMObject
GetID	src/MemoryController.cpp	/^unsigned int MemoryController::GetID( )$/;"	f	class:MemoryController
GetId	Banks/DDR3Bank/DDR3Bank.cpp	/^ncounter_t DDR3Bank::GetId( )$/;"	f	class:DDR3Bank
GetId	src/Bank.cpp	/^ncounter_t Bank::GetId( )$/;"	f	class:Bank
GetId	src/SubArray.cpp	/^ncounter_t SubArray::GetId( )$/;"	f	class:SubArray
GetInstructionCount	SimInterface/Gem5Interface/Gem5Interface.cpp	/^unsigned int Gem5Interface::GetInstructionCount( int core )$/;"	f	class:Gem5Interface
GetInstructionCount	SimInterface/GemsInterface/GemsInterface.cpp	/^unsigned int GemsInterface::GetInstructionCount( int core )$/;"	f	class:GemsInterface
GetInstructionCount	SimInterface/NullInterface/NullInterface.cpp	/^unsigned int NullInterface::GetInstructionCount( int \/*core*\/ )$/;"	f	class:NullInterface
GetMainMemory	MemControl/DRAMCache/DRAMCache.cpp	/^NVMain *DRAMCache::GetMainMemory( )$/;"	f	class:DRAMCache
GetMean	Endurance/Distributions/Normal.h	/^    uint64_t GetMean( ) { return mean; }$/;"	f	class:NVM::NormalDistribution
GetMissDestination	Utils/AccessPredictor/AccessPredictor.cpp	/^ncounter_t AccessPredictor::GetMissDestination( )$/;"	f	class:AccessPredictor
GetName	Banks/DDR3Bank/DDR3Bank.cpp	/^std::string DDR3Bank::GetName( )$/;"	f	class:DDR3Bank
GetName	src/Stats.h	/^    std::string GetName( ) { return name; }$/;"	f	class:NVM::StatBase
GetName	src/SubArray.cpp	/^std::string SubArray::GetName( )$/;"	f	class:SubArray
GetNewChannel	Decoders/MQMigrator/MQMigrator.cpp	/^uint64_t MQMigrator::GetNewChannel( NVMAddress& address )$/;"	f	class:MQMigrator
GetNextAccess	traceReader/NVMainTrace/NVMainTraceReader.cpp	/^bool NVMainTraceReader::GetNextAccess( TraceLine *nextAccess )$/;"	f	class:NVMainTraceReader
GetNextAccess	traceReader/RubyTrace/RubyTraceReader.cpp	/^bool RubyTraceReader::GetNextAccess( TraceLine *nextAccess )$/;"	f	class:RubyTraceReader
GetNextActivate	src/Bank.h	/^    virtual ncycle_t GetNextActivate( ) { return 0; }$/;"	f	class:NVM::Bank
GetNextActivate	src/SubArray.h	/^    ncycle_t GetNextActivate( ) { return nextActivate; }$/;"	f	class:NVM::SubArray
GetNextEvent	src/EventQueue.cpp	/^ncycle_t EventQueue::GetNextEvent( )$/;"	f	class:EventQueue
GetNextEvent	src/EventQueue.cpp	/^ncycle_t GlobalEventQueue::GetNextEvent( EventQueue **eq )$/;"	f	class:GlobalEventQueue
GetNextNAccesses	traceReader/NVMainTrace/NVMainTraceReader.cpp	/^int NVMainTraceReader::GetNextNAccesses( unsigned int N, $/;"	f	class:NVMainTraceReader
GetNextNAccesses	traceReader/RubyTrace/RubyTraceReader.cpp	/^int RubyTraceReader::GetNextNAccesses( unsigned int N, $/;"	f	class:RubyTraceReader
GetNextPowerDown	src/Bank.h	/^    virtual ncycle_t GetNextPowerDown( ) { return 0; }$/;"	f	class:NVM::Bank
GetNextPrecharge	src/Bank.h	/^    virtual ncycle_t GetNextPrecharge( ) { return 0; }$/;"	f	class:NVM::Bank
GetNextPrecharge	src/SubArray.h	/^    ncycle_t GetNextPrecharge( ) { return nextPrecharge; }$/;"	f	class:NVM::SubArray
GetNextRead	src/Bank.h	/^    virtual ncycle_t GetNextRead( ) { return 0; }$/;"	f	class:NVM::Bank
GetNextRead	src/SubArray.h	/^    ncycle_t GetNextRead( ) { return nextRead; }$/;"	f	class:NVM::SubArray
GetNextRefresh	src/Bank.h	/^    virtual ncycle_t GetNextRefresh( ) { return 0; }$/;"	f	class:NVM::Bank
GetNextWrite	src/Bank.h	/^    virtual ncycle_t GetNextWrite( ) { return 0; }$/;"	f	class:NVM::Bank
GetNextWrite	src/SubArray.h	/^    ncycle_t GetNextWrite( ) { return nextWrite; }$/;"	f	class:NVM::SubArray
GetOldData	traceReader/TraceLine.cpp	/^NVMDataBlock& TraceLine::GetOldData( )$/;"	f	class:TraceLine
GetOpenRow	Banks/DDR3Bank/DDR3Bank.h	/^    virtual uint64_t GetOpenRow( ) { return openRow; }$/;"	f	class:NVM::DDR3Bank
GetOpenRow	src/SubArray.h	/^    uint64_t GetOpenRow( ) { return openRow; }$/;"	f	class:NVM::SubArray
GetOpenSubArray	Banks/DDR3Bank/DDR3Bank.h	/^    virtual std::deque<ncounter_t>& GetOpenSubArray( ) { return activeSubArrayQueue; }$/;"	f	class:NVM::DDR3Bank
GetOperation	traceReader/TraceLine.cpp	/^OpType TraceLine::GetOperation( )$/;"	f	class:TraceLine
GetOrder	src/TranslationMethod.cpp	/^void TranslationMethod::GetOrder( int *row, int *col, int *bank, int *rank, int *channel, int *subarray )$/;"	f	class:TranslationMethod
GetPageNumber	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^uint64_t MultiQueueMigrator::GetPageNumber( MQMigrator *at, NVMAddress address )$/;"	f	class:MultiQueueMigrator
GetParams	src/NVMObject.cpp	/^Params *NVMObject::GetParams( )$/;"	f	class:NVMObject
GetParent	src/NVMObject.cpp	/^NVMObject_hook* NVMObject::GetParent( )$/;"	f	class:NVMObject
GetPerChannelTraces	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.cpp	/^bool DRAMPower2TraceWriter::GetPerChannelTraces( )$/;"	f	class:DRAMPower2TraceWriter
GetPerChannelTraces	traceWriter/GenericTraceWriter.cpp	/^bool GenericTraceWriter::GetPerChannelTraces( )$/;"	f	class:GenericTraceWriter
GetPerChannelTraces	traceWriter/VerilogTrace/VerilogTraceWriter.cpp	/^bool VerilogTraceWriter::GetPerChannelTraces( )$/;"	f	class:VerilogTraceWriter
GetPerRankTraces	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.cpp	/^bool DRAMPower2TraceWriter::GetPerRankTraces( )$/;"	f	class:DRAMPower2TraceWriter
GetPerRankTraces	traceWriter/GenericTraceWriter.cpp	/^bool GenericTraceWriter::GetPerRankTraces( )$/;"	f	class:GenericTraceWriter
GetPerRankTraces	traceWriter/VerilogTrace/VerilogTraceWriter.cpp	/^bool VerilogTraceWriter::GetPerRankTraces( )$/;"	f	class:VerilogTraceWriter
GetPhysicalAddress	include/NVMAddress.cpp	/^uint64_t NVMAddress::GetPhysicalAddress( )$/;"	f	class:NVMAddress
GetPower	Banks/DDR3Bank/DDR3Bank.cpp	/^double DDR3Bank::GetPower( )$/;"	f	class:DDR3Bank
GetPriority	src/EventQueue.h	/^    int GetPriority( ) { return priority; }$/;"	f	class:NVM::Event
GetRank	Interconnect/OnChipBus/OnChipBus.h	/^    Rank *GetRank( ncounter_t rank ) { return ranks[rank]; }$/;"	f	class:NVM::OnChipBus
GetRank	include/NVMAddress.cpp	/^uint64_t NVMAddress::GetRank( )$/;"	f	class:NVMAddress
GetReadTime	Utils/Caches/CacheBank.cpp	/^uint64_t CacheBank::GetReadTime( )$/;"	f	class:CacheBank
GetReads	src/Bank.h	/^    virtual ncounter_t GetReads( ) { return 0; }$/;"	f	class:NVM::Bank
GetRealChannel	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^uint64_t MultiQueueMigrator::GetRealChannel( MQMigrator *at, NVMAddress address )$/;"	f	class:MultiQueueMigrator
GetRecipient	src/EventQueue.h	/^    NVMObject_hook *GetRecipient( ) { return recipient; }$/;"	f	class:NVM::Event
GetRequest	src/EventQueue.h	/^    NVMainRequest *GetRequest( ) { return request; }$/;"	f	class:NVM::Event
GetResetValue	src/Stats.h	/^    void *GetResetValue( ) { return resetValue; }$/;"	f	class:NVM::StatBase
GetRow	include/NVMAddress.cpp	/^uint64_t NVMAddress::GetRow( )$/;"	f	class:NVMAddress
GetSetCount	Utils/Caches/CacheBank.cpp	/^uint64_t CacheBank::GetSetCount( )$/;"	f	class:CacheBank
GetSimInterface	src/Config.cpp	/^SimInterface *Config::GetSimInterface( )$/;"	f	class:Config
GetSize	include/NVMDataBlock.cpp	/^uint64_t NVMDataBlock::GetSize( )$/;"	f	class:NVMDataBlock
GetStat	src/Stats.h	60;"	d
GetState	Banks/DDR3Bank/DDR3Bank.cpp	/^DDR3BankState DDR3Bank::GetState( ) $/;"	f	class:DDR3Bank
GetState	src/SubArray.cpp	/^SubArrayState SubArray::GetState( ) $/;"	f	class:SubArray
GetStats	src/AddressTranslator.cpp	/^Stats *AddressTranslator::GetStats( )$/;"	f	class:AddressTranslator
GetStats	src/NVMObject.cpp	/^Stats *NVMObject::GetStats( )$/;"	f	class:NVMObject
GetStats	src/NVMObject.cpp	/^Stats *NVMObject_hook::GetStats( )$/;"	f	class:NVMObject_hook
GetString	src/Config.cpp	/^std::string Config::GetString( std::string key )$/;"	f	class:Config
GetString	src/Config.cpp	/^void Config::GetString( std::string key, std::string& value )$/;"	f	class:Config
GetSubArray	include/NVMAddress.cpp	/^uint64_t NVMAddress::GetSubArray( )$/;"	f	class:NVMAddress
GetSystemPtr	SimInterface/GemsInterface/GemsInterface.cpp	/^System *GemsInterface::GetSystemPtr( )$/;"	f	class:GemsInterface
GetTagGenerator	src/NVMObject.cpp	/^TagGenerator *NVMObject::GetTagGenerator( )$/;"	f	class:NVMObject
GetTagId	src/TagGenerator.cpp	/^int TagGenerator::GetTagId( std::string name )$/;"	f	class:TagGenerator
GetTagName	src/TagGenerator.cpp	/^std::string TagGenerator::GetTagName( int tag )$/;"	f	class:TagGenerator
GetThreadId	traceReader/TraceLine.cpp	/^ncounters_t TraceLine::GetThreadId( )$/;"	f	class:TraceLine
GetTraceFile	traceReader/NVMainTrace/NVMainTraceReader.cpp	/^std::string NVMainTraceReader::GetTraceFile( )$/;"	f	class:NVMainTraceReader
GetTraceFile	traceReader/RubyTrace/RubyTraceReader.cpp	/^std::string RubyTraceReader::GetTraceFile( )$/;"	f	class:RubyTraceReader
GetTraceFile	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.cpp	/^std::string DRAMPower2TraceWriter::GetTraceFile( )$/;"	f	class:DRAMPower2TraceWriter
GetTraceFile	traceWriter/NVMainTrace/NVMainTraceWriter.cpp	/^std::string NVMainTraceWriter::GetTraceFile( )$/;"	f	class:NVMainTraceWriter
GetTraceFile	traceWriter/VerilogTrace/VerilogTraceWriter.cpp	/^std::string VerilogTraceWriter::GetTraceFile( )$/;"	f	class:VerilogTraceWriter
GetTrampoline	src/NVMObject.cpp	/^NVMObject *NVMObject_hook::GetTrampoline( )$/;"	f	class:NVMObject_hook
GetTranslatedAddress	include/NVMAddress.cpp	/^void NVMAddress::GetTranslatedAddress( uint64_t *addrRow, uint64_t *addrCol, uint64_t *addrBank, $/;"	f	class:NVMAddress
GetTranslationMethod	src/AddressTranslator.cpp	/^TranslationMethod *AddressTranslator::GetTranslationMethod( )$/;"	f	class:AddressTranslator
GetType	src/EventQueue.h	/^    EventType GetType( ) { return type; }$/;"	f	class:NVM::Event
GetTypeName	src/Stats.h	/^    std::string GetTypeName() { return statType; }$/;"	f	class:NVM::StatBase
GetTypeSize	src/Stats.h	/^    size_t GetTypeSize( ) { return typeSize; }$/;"	f	class:NVM::StatBase
GetUnits	src/Stats.h	/^    std::string GetUnits( ) { return units; }$/;"	f	class:NVM::StatBase
GetUserMisses	SimInterface/Gem5Interface/Gem5Interface.cpp	/^unsigned int Gem5Interface::GetUserMisses( int core )$/;"	f	class:Gem5Interface
GetUserMisses	SimInterface/GemsInterface/GemsInterface.cpp	/^unsigned int GemsInterface::GetUserMisses( int core )$/;"	f	class:GemsInterface
GetValue	src/Config.cpp	/^int Config::GetValue( std::string key )$/;"	f	class:Config
GetValue	src/Config.cpp	/^void Config::GetValue( std::string key, int& value )$/;"	f	class:Config
GetValue	src/Stats.h	/^    void* GetValue( ) { return value; }$/;"	f	class:NVM::StatBase
GetValueUL	src/Config.cpp	/^uint64_t Config::GetValueUL( std::string key )$/;"	f	class:Config
GetValueUL	src/Config.cpp	/^void Config::GetValueUL( std::string key, uint64_t& value )$/;"	f	class:Config
GetVariance	Endurance/Distributions/Normal.h	/^    uint64_t GetVariance( ) { return variance; }$/;"	f	class:NVM::NormalDistribution
GetWorstLife	src/EnduranceModel.cpp	/^uint64_t EnduranceModel::GetWorstLife( )$/;"	f	class:EnduranceModel
GetWriteTime	Utils/Caches/CacheBank.cpp	/^uint64_t CacheBank::GetWriteTime( )$/;"	f	class:CacheBank
GetWrites	src/Bank.h	/^    virtual ncounter_t GetWrites( ) { return 0; }$/;"	f	class:NVM::Bank
GlobalEventQueue	src/EventQueue.cpp	/^GlobalEventQueue::GlobalEventQueue( )$/;"	f	class:GlobalEventQueue
GlobalEventQueue	src/EventQueue.h	/^class GlobalEventQueue$/;"	c	namespace:NVM
HandleLowPower	src/MemoryController.cpp	/^void MemoryController::HandleLowPower( )$/;"	f	class:MemoryController
HandleRefresh	src/MemoryController.cpp	/^bool MemoryController::HandleRefresh( )$/;"	f	class:MemoryController
HasCacheHits	SimInterface/Gem5Interface/Gem5Interface.cpp	/^bool Gem5Interface::HasCacheHits( )$/;"	f	class:Gem5Interface
HasCacheHits	SimInterface/GemsInterface/GemsInterface.cpp	/^bool GemsInterface::HasCacheHits( )$/;"	f	class:GemsInterface
HasCacheHits	SimInterface/NullInterface/NullInterface.cpp	/^bool NullInterface::HasCacheHits( )$/;"	f	class:NullInterface
HasCacheMisses	SimInterface/Gem5Interface/Gem5Interface.cpp	/^bool Gem5Interface::HasCacheMisses( )$/;"	f	class:Gem5Interface
HasCacheMisses	SimInterface/GemsInterface/GemsInterface.cpp	/^bool GemsInterface::HasCacheMisses( )$/;"	f	class:GemsInterface
HasCacheMisses	SimInterface/NullInterface/NullInterface.cpp	/^bool NullInterface::HasCacheMisses( )$/;"	f	class:NullInterface
HasInstructionCount	SimInterface/Gem5Interface/Gem5Interface.cpp	/^bool Gem5Interface::HasInstructionCount( )$/;"	f	class:Gem5Interface
HasInstructionCount	SimInterface/GemsInterface/GemsInterface.cpp	/^bool GemsInterface::HasInstructionCount( )$/;"	f	class:GemsInterface
HasInstructionCount	SimInterface/NullInterface/NullInterface.cpp	/^bool NullInterface::HasInstructionCount( )$/;"	f	class:NullInterface
HasPhysicalAddress	include/NVMAddress.cpp	/^bool NVMAddress::HasPhysicalAddress( )$/;"	f	class:NVMAddress
HighWaterMark	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t HighWaterMark;$/;"	m	class:NVM::FRFCFS_WQF
HighWaterMark	src/Params.h	/^    int HighWaterMark; \/\/ write drain high watermark$/;"	m	class:NVM::Params
HookFactory	Utils/HookFactory.h	/^    HookFactory( ) { }$/;"	f	class:NVM::HookFactory
HookFactory	Utils/HookFactory.h	/^class HookFactory$/;"	c	namespace:NVM
HookType	src/NVMObject.h	/^enum HookType { NVMHOOK_NONE = 0,$/;"	g	namespace:NVM
Idle	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::Idle( )$/;"	f	class:DDR3Bank
Idle	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::Idle( )$/;"	f	class:StandardRank
Idle	src/Bank.cpp	/^bool Bank::Idle( )$/;"	f	class:Bank
Idle	src/NVMObject.cpp	/^bool NVMObject::Idle( )$/;"	f	class:NVMObject
Idle	src/NVMObject.cpp	/^bool NVMObject_hook::Idle( )$/;"	f	class:NVMObject_hook
Idle	src/Rank.cpp	/^bool Rank::Idle( )$/;"	f	class:Rank
Idle	src/SubArray.cpp	/^bool SubArray::Idle( )$/;"	f	class:SubArray
IncrementRefreshCounter	src/MemoryController.cpp	/^void MemoryController::IncrementRefreshCounter( const ncounter_t bank, const uint64_t rank )$/;"	f	class:MemoryController
Init	Utils/CoinMigrator/CoinMigrator.cpp	/^void CoinMigrator::Init( Config *config )$/;"	f	class:CoinMigrator
Init	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::Init( Config *config )$/;"	f	class:MultiQueueMigrator
Init	Utils/PostTrace/PostTrace.cpp	/^void PostTrace::Init( Config *conf )$/;"	f	class:PostTrace
Init	Utils/RequestTracer/RequestTracer.cpp	/^void RequestTracer::Init( Config *conf )$/;"	f	class:RequestTracer
Init	Utils/Visualizer/Visualizer.cpp	/^void Visualizer::Init( Config *conf )$/;"	f	class:Visualizer
Init	src/NVMObject.cpp	/^void NVMObject::Init( Config * )$/;"	f	class:NVMObject
Init	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.cpp	/^void DRAMPower2TraceWriter::Init( Config *conf )$/;"	f	class:DRAMPower2TraceWriter
Init	traceWriter/GenericTraceWriter.cpp	/^void GenericTraceWriter::Init( Config * \/*conf*\/ )$/;"	f	class:GenericTraceWriter
Init	traceWriter/VerilogTrace/VerilogTraceWriter.cpp	/^void VerilogTraceWriter::Init( Config *conf )$/;"	f	class:VerilogTraceWriter
InitPD	src/Params.h	/^    bool InitPD;$/;"	m	class:NVM::Params
InitQueues	src/MemoryController.cpp	/^void MemoryController::InitQueues( unsigned int numQueues )$/;"	f	class:MemoryController
InsertCallback	src/EventQueue.cpp	/^void EventQueue::InsertCallback( NVMObject *recipient, CallbackPtr method,$/;"	f	class:EventQueue
InsertEvent	src/EventQueue.cpp	/^void EventQueue::InsertEvent( Event *event, ncycle_t when, int priority )$/;"	f	class:EventQueue
InsertEvent	src/EventQueue.cpp	/^void EventQueue::InsertEvent( EventType type, NVMObject *recipient, NVMainRequest *req, ncycle_t when, void *data, int priority )$/;"	f	class:EventQueue
InsertEvent	src/EventQueue.cpp	/^void EventQueue::InsertEvent( EventType type, NVMObject *recipient, ncycle_t when, void *data, int priority )$/;"	f	class:EventQueue
InsertEvent	src/EventQueue.cpp	/^void EventQueue::InsertEvent( EventType type, NVMObject_hook *recipient, NVMainRequest *req, ncycle_t when, void *data, int priority )$/;"	f	class:EventQueue
InsertEvent	src/EventQueue.cpp	/^void EventQueue::InsertEvent( EventType type, NVMObject_hook *recipient, ncycle_t when, void *data, int priority )$/;"	f	class:EventQueue
Install	Utils/Caches/CacheBank.cpp	/^bool CacheBank::Install( NVMAddress& addr, NVMDataBlock& data )$/;"	f	class:CacheBank
Interconnect	src/Interconnect.h	/^    Interconnect( ) { }$/;"	f	class:NVM::Interconnect
Interconnect	src/Interconnect.h	/^class Interconnect : public NVMObject$/;"	c	namespace:NVM
InterconnectFactory	Interconnect/InterconnectFactory.h	/^    InterconnectFactory( ) { }$/;"	f	class:NVM::InterconnectFactory
InterconnectFactory	Interconnect/InterconnectFactory.h	/^class InterconnectFactory$/;"	c	namespace:NVM
InvertData	DataEncoders/FlipNWrite/FlipNWrite.cpp	/^void FlipNWrite::InvertData( NVMDataBlock& data, uint64_t startBit, uint64_t endBit )$/;"	f	class:FlipNWrite
IsBuffered	Decoders/MQMigrator/MQMigrator.cpp	/^bool MQMigrator::IsBuffered( NVMAddress& address )$/;"	f	class:MQMigrator
IsBuffered	Decoders/Migrator/Migrator.cpp	/^bool Migrator::IsBuffered( NVMAddress& address )$/;"	f	class:Migrator
IsDead	src/EnduranceModel.cpp	/^bool EnduranceModel::IsDead( uint64_t addr )$/;"	f	class:EnduranceModel
IsInList	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^bool MultiQueueMigrator::IsInList(std::list<uint64_t> list, uint64_t pageNo)$/;"	f	class:MultiQueueMigrator
IsIssuable	Banks/CachedDDR3Bank/CachedDDR3Bank.cpp	/^bool CachedDDR3Bank::IsIssuable( NVMainRequest *request, FailReason *reason )$/;"	f	class:CachedDDR3Bank
IsIssuable	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::IsIssuable( NVMainRequest *req, FailReason *reason )$/;"	f	class:DDR3Bank
IsIssuable	Interconnect/OffChipBus/OffChipBus.cpp	/^bool OffChipBus::IsIssuable( NVMainRequest *req, FailReason *reason )$/;"	f	class:OffChipBus
IsIssuable	Interconnect/OnChipBus/OnChipBus.cpp	/^bool OnChipBus::IsIssuable( NVMainRequest *req, FailReason *reason )$/;"	f	class:OnChipBus
IsIssuable	MemControl/DRAMCache/DRAMCache.cpp	/^bool DRAMCache::IsIssuable( NVMainRequest * req, FailReason * \/*fail*\/ )$/;"	f	class:DRAMCache
IsIssuable	MemControl/FCFS/FCFS.cpp	/^bool FCFS::IsIssuable( NVMainRequest * \/*request*\/, FailReason * \/*fail*\/ )$/;"	f	class:FCFS
IsIssuable	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^bool FRFCFS_WQF::IsIssuable( NVMainRequest *request, FailReason * \/*fail*\/ )$/;"	f	class:FRFCFS_WQF
IsIssuable	MemControl/FRFCFS/FRFCFS.cpp	/^bool FRFCFS::IsIssuable( NVMainRequest * \/*request*\/, FailReason * \/*fail*\/ )$/;"	f	class:FRFCFS
IsIssuable	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::IsIssuable( NVMainRequest * \/*request*\/, FailReason * \/*fail*\/ )$/;"	f	class:LH_Cache
IsIssuable	MemControl/LO-Cache/LO-Cache.cpp	/^bool LO_Cache::IsIssuable( NVMainRequest * \/*request*\/, FailReason * \/*fail*\/ )$/;"	f	class:LO_Cache
IsIssuable	MemControl/PredictorDRC/PredictorDRC.cpp	/^bool PredictorDRC::IsIssuable( NVMainRequest * req, FailReason * \/*fail*\/ )$/;"	f	class:PredictorDRC
IsIssuable	NVM/nvmain.cpp	/^bool NVMain::IsIssuable( NVMainRequest *request, FailReason *reason )$/;"	f	class:NVMain
IsIssuable	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::IsIssuable( NVMainRequest *req, FailReason *reason )$/;"	f	class:StandardRank
IsIssuable	Utils/Caches/CacheBank.cpp	/^bool CacheBank::IsIssuable( NVMainRequest * \/*req*\/, FailReason * \/*reason*\/ )$/;"	f	class:CacheBank
IsIssuable	src/MemoryController.cpp	/^bool MemoryController::IsIssuable( NVMainRequest * \/*request*\/, FailReason * \/*fail*\/ )$/;"	f	class:MemoryController
IsIssuable	src/NVMObject.cpp	/^bool NVMObject::IsIssuable( NVMainRequest *, FailReason * )$/;"	f	class:NVMObject
IsIssuable	src/NVMObject.cpp	/^bool NVMObject_hook::IsIssuable( NVMainRequest *req, FailReason *reason )$/;"	f	class:NVMObject_hook
IsIssuable	src/SubArray.cpp	/^bool SubArray::IsIssuable( NVMainRequest *req, FailReason *reason )$/;"	f	class:SubArray
IsLastRequest	src/MemoryController.cpp	/^bool MemoryController::IsLastRequest( std::list<NVMainRequest *>& transactionQueue,$/;"	f	class:MemoryController
IsMigrated	Decoders/MQMigrator/MQMigrator.cpp	/^bool MQMigrator::IsMigrated( NVMAddress& address )$/;"	f	class:MQMigrator
IsMigrated	Decoders/Migrator/Migrator.cpp	/^bool Migrator::IsMigrated( NVMAddress& address )$/;"	f	class:Migrator
IsRefreshBankQueueEmpty	src/MemoryController.cpp	/^bool MemoryController::IsRefreshBankQueueEmpty( const ncounter_t bank, const uint64_t rank )$/;"	f	class:MemoryController
IsTranslated	include/NVMAddress.cpp	/^bool NVMAddress::IsTranslated( )$/;"	f	class:NVMAddress
IsValid	include/NVMDataBlock.cpp	/^bool NVMDataBlock::IsValid( )$/;"	f	class:NVMDataBlock
IsWriting	src/SubArray.h	/^    bool IsWriting( ) { return isWriting; }$/;"	f	class:NVM::SubArray
IssueAtomic	MemControl/DRAMCache/DRAMCache.cpp	/^bool DRAMCache::IssueAtomic( NVMainRequest *req )$/;"	f	class:DRAMCache
IssueAtomic	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::IssueAtomic( NVMainRequest *req )$/;"	f	class:LH_Cache
IssueAtomic	MemControl/LO-Cache/LO-Cache.cpp	/^bool LO_Cache::IssueAtomic( NVMainRequest *req )$/;"	f	class:LO_Cache
IssueAtomic	MemControl/MissMap/MissMap.cpp	/^bool MissMap::IssueAtomic( NVMainRequest *req )$/;"	f	class:MissMap
IssueAtomic	MemControl/PredictorDRC/PredictorDRC.cpp	/^bool PredictorDRC::IssueAtomic( NVMainRequest *req )$/;"	f	class:PredictorDRC
IssueAtomic	NVM/nvmain.cpp	/^bool NVMain::IssueAtomic( NVMainRequest *request )$/;"	f	class:NVMain
IssueAtomic	Utils/CoinMigrator/CoinMigrator.cpp	/^bool CoinMigrator::IssueAtomic( NVMainRequest *request )$/;"	f	class:CoinMigrator
IssueAtomic	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^bool MultiQueueMigrator::IssueAtomic( NVMainRequest *request )$/;"	f	class:MultiQueueMigrator
IssueAtomic	Utils/PostTrace/PostTrace.cpp	/^bool PostTrace::IssueAtomic( NVMainRequest *request )$/;"	f	class:PostTrace
IssueAtomic	Utils/RequestTracer/RequestTracer.cpp	/^bool RequestTracer::IssueAtomic( NVMainRequest * \/*req*\/ )$/;"	f	class:RequestTracer
IssueAtomic	Utils/Visualizer/Visualizer.cpp	/^bool Visualizer::IssueAtomic( NVMainRequest *req )$/;"	f	class:Visualizer
IssueAtomic	src/NVMObject.cpp	/^bool NVMObject::IssueAtomic( NVMainRequest * )$/;"	f	class:NVMObject
IssueAtomic	src/NVMObject.cpp	/^bool NVMObject_hook::IssueAtomic( NVMainRequest *req )$/;"	f	class:NVMObject_hook
IssueCommand	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::IssueCommand( NVMainRequest *req )$/;"	f	class:DDR3Bank
IssueCommand	Interconnect/OffChipBus/OffChipBus.cpp	/^bool OffChipBus::IssueCommand( NVMainRequest *req )$/;"	f	class:OffChipBus
IssueCommand	Interconnect/OnChipBus/OnChipBus.cpp	/^bool OnChipBus::IssueCommand( NVMainRequest *req )$/;"	f	class:OnChipBus
IssueCommand	MemControl/DRAMCache/DRAMCache.cpp	/^bool DRAMCache::IssueCommand( NVMainRequest *req )$/;"	f	class:DRAMCache
IssueCommand	MemControl/FCFS/FCFS.cpp	/^bool FCFS::IssueCommand( NVMainRequest *request )$/;"	f	class:FCFS
IssueCommand	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^bool FRFCFS_WQF::IssueCommand( NVMainRequest *request )$/;"	f	class:FRFCFS_WQF
IssueCommand	MemControl/FRFCFS/FRFCFS.cpp	/^bool FRFCFS::IssueCommand( NVMainRequest *req )$/;"	f	class:FRFCFS
IssueCommand	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::IssueCommand( NVMainRequest *req )$/;"	f	class:LH_Cache
IssueCommand	MemControl/LO-Cache/LO-Cache.cpp	/^bool LO_Cache::IssueCommand( NVMainRequest *req )$/;"	f	class:LO_Cache
IssueCommand	MemControl/MissMap/MissMap.cpp	/^bool MissMap::IssueCommand( NVMainRequest *req )$/;"	f	class:MissMap
IssueCommand	MemControl/PerfectMemory/PerfectMemory.cpp	/^bool PerfectMemory::IssueCommand( NVMainRequest *req )$/;"	f	class:PerfectMemory
IssueCommand	MemControl/PredictorDRC/PredictorDRC.cpp	/^bool PredictorDRC::IssueCommand( NVMainRequest *req )$/;"	f	class:PredictorDRC
IssueCommand	NVM/nvmain.cpp	/^bool NVMain::IssueCommand( NVMainRequest *request )$/;"	f	class:NVMain
IssueCommand	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::IssueCommand( NVMainRequest *req )$/;"	f	class:StandardRank
IssueCommand	Utils/Caches/CacheBank.cpp	/^bool CacheBank::IssueCommand( NVMainRequest *nreq )$/;"	f	class:CacheBank
IssueCommand	Utils/CoinMigrator/CoinMigrator.cpp	/^bool CoinMigrator::IssueCommand( NVMainRequest *request )$/;"	f	class:CoinMigrator
IssueCommand	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^bool MultiQueueMigrator::IssueCommand( NVMainRequest *request )$/;"	f	class:MultiQueueMigrator
IssueCommand	Utils/PostTrace/PostTrace.cpp	/^bool PostTrace::IssueCommand( NVMainRequest *request )$/;"	f	class:PostTrace
IssueCommand	Utils/RequestTracer/RequestTracer.cpp	/^bool RequestTracer::IssueCommand( NVMainRequest *req )$/;"	f	class:RequestTracer
IssueCommand	Utils/Visualizer/Visualizer.cpp	/^bool Visualizer::IssueCommand( NVMainRequest *req )$/;"	f	class:Visualizer
IssueCommand	src/NVMObject.cpp	/^bool NVMObject::IssueCommand( NVMainRequest * )$/;"	f	class:NVMObject
IssueCommand	src/NVMObject.cpp	/^bool NVMObject_hook::IssueCommand( NVMainRequest *req )$/;"	f	class:NVMObject_hook
IssueCommand	src/SubArray.cpp	/^bool SubArray::IssueCommand( NVMainRequest *req )$/;"	f	class:SubArray
IssueDRCCommands	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::IssueDRCCommands( NVMainRequest *req )$/;"	f	class:LH_Cache
IssueFillCommands	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::IssueFillCommands( NVMainRequest *req )$/;"	f	class:LH_Cache
IssueFunctional	MemControl/DRAMCache/DRAMCache.cpp	/^bool DRAMCache::IssueFunctional( NVMainRequest *req )$/;"	f	class:DRAMCache
IssueFunctional	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::IssueFunctional( NVMainRequest *req )$/;"	f	class:LH_Cache
IssueFunctional	MemControl/LO-Cache/LO-Cache.cpp	/^bool LO_Cache::IssueFunctional( NVMainRequest *req )$/;"	f	class:LO_Cache
IssueFunctional	src/NVMObject.cpp	/^bool NVMObject::IssueFunctional( NVMainRequest * )$/;"	f	class:NVMObject
IssueFunctional	src/NVMObject.cpp	/^bool NVMObject_hook::IssueFunctional( NVMainRequest *req )$/;"	f	class:NVMObject_hook
IssueMemoryCommands	src/MemoryController.cpp	/^bool MemoryController::IssueMemoryCommands( NVMainRequest *req )$/;"	f	class:MemoryController
IssuePrefetch	NVM/nvmain.cpp	/^void NVMain::IssuePrefetch( NVMainRequest *request )$/;"	f	class:NVMain
JoinQueue	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::JoinQueue(PageType page)$/;"	f	class:MultiQueueMigrator
KeyExists	src/Config.cpp	/^bool Config::KeyExists( std::string key )$/;"	f	class:Config
LH_Cache	MemControl/LH-Cache/LH-Cache.cpp	/^LH_Cache::LH_Cache( )$/;"	f	class:LH_Cache
LH_Cache	MemControl/LH-Cache/LH-Cache.h	/^class LH_Cache : public AbstractDRAMCache $/;"	c	namespace:NVM
LIFE_TIME	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	16;"	d	file:
LOAD	src/MemoryController.h	/^enum ProcessorOp { LOAD, STORE };$/;"	e	enum:NVM::ProcessorOp
LO_Cache	MemControl/LO-Cache/LO-Cache.cpp	/^LO_Cache::LO_Cache( )$/;"	f	class:LO_Cache
LO_Cache	MemControl/LO-Cache/LO-Cache.h	/^class LO_Cache : public AbstractDRAMCache$/;"	c	namespace:NVM
LocateQueue	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^int MultiQueueMigrator::LocateQueue(uint64_t pageNo)$/;"	f	class:MultiQueueMigrator
Loop	src/EventQueue.cpp	/^void EventQueue::Loop( )$/;"	f	class:EventQueue
Loop	src/EventQueue.cpp	/^void EventQueue::Loop( ncycle_t steps )$/;"	f	class:EventQueue
LowWaterMark	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t LowWaterMark;$/;"	m	class:NVM::FRFCFS_WQF
LowWaterMark	src/Params.h	/^    int LowWaterMark; \/\/ write drain low watermark$/;"	m	class:NVM::Params
MATHeight	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t MATHeight;$/;"	m	class:NVM::DDR3Bank
MATHeight	src/Params.h	/^    ncounter_t MATHeight;$/;"	m	class:NVM::Params
MATHeight	src/SubArray.h	/^    ncounter_t MATHeight;$/;"	m	class:NVM::SubArray
MATWidth	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t MATWidth;$/;"	m	class:NVM::DDR3Bank
MATWidth	src/SubArray.h	/^    ncounter_t MATWidth;$/;"	m	class:NVM::SubArray
MAX	src/NVMObject.cpp	/^ncycle_t NVMObject::MAX( const ncycle_t a, const ncycle_t b )$/;"	f	class:NVMObject
MEM_BANK	src/TranslationMethod.h	/^    MEM_BANK = 2, $/;"	e	enum:NVM::MemoryPartition
MEM_CHANNEL	src/TranslationMethod.h	/^    MEM_CHANNEL = 4,$/;"	e	enum:NVM::MemoryPartition
MEM_COL	src/TranslationMethod.h	/^    MEM_COL = 1, $/;"	e	enum:NVM::MemoryPartition
MEM_RANK	src/TranslationMethod.h	/^    MEM_RANK = 3, $/;"	e	enum:NVM::MemoryPartition
MEM_REQUEST_COMPLETE	include/NVMainRequest.h	/^    MEM_REQUEST_COMPLETE,   \/* finished request *\/$/;"	e	enum:NVM::MemRequestStatus
MEM_REQUEST_INCOMPLETE	include/NVMainRequest.h	/^    MEM_REQUEST_INCOMPLETE, \/* Incomplete request *\/$/;"	e	enum:NVM::MemRequestStatus
MEM_REQUEST_NUM	include/NVMainRequest.h	/^    MEM_REQUEST_NUM $/;"	e	enum:NVM::MemRequestStatus
MEM_REQUEST_RETRY	include/NVMainRequest.h	/^    MEM_REQUEST_RETRY,      \/* request that retried *\/$/;"	e	enum:NVM::MemRequestStatus
MEM_ROW	src/TranslationMethod.h	/^    MEM_ROW = 0, $/;"	e	enum:NVM::MemoryPartition
MEM_SUBARRAY	src/TranslationMethod.h	/^    MEM_SUBARRAY = 5,$/;"	e	enum:NVM::MemoryPartition
MEM_UNKNOWN	src/TranslationMethod.h	/^    MEM_UNKNOWN = 100$/;"	e	enum:NVM::MemoryPartition
MIGRATION_BUFFERED	Decoders/Migrator/Migrator.h	/^    MIGRATION_BUFFERED,    \/\/ Read is done, waiting for writes to be queued$/;"	e	enum:NVM::MigratorState
MIGRATION_DONE	Decoders/Migrator/Migrator.h	/^    MIGRATION_DONE         \/\/ Migration successfully completed$/;"	e	enum:NVM::MigratorState
MIGRATION_READING	Decoders/Migrator/Migrator.h	/^    MIGRATION_READING,     \/\/ Read in progress for this page$/;"	e	enum:NVM::MigratorState
MIGRATION_UNKNOWN	Decoders/Migrator/Migrator.h	/^    MIGRATION_UNKNOWN = 0, \/\/ Error state$/;"	e	enum:NVM::MigratorState
MIGRATION_WRITING	Decoders/Migrator/Migrator.h	/^    MIGRATION_WRITING,     \/\/ Writes queued, waiting for request complete$/;"	e	enum:NVM::MigratorState
MIG_READ_TAG	Utils/CoinMigrator/CoinMigrator.h	43;"	d
MIG_READ_TAG	Utils/MultiQueueMigrator/MultiQueueMigrator.h	17;"	d
MIG_WRITE_TAG	Utils/CoinMigrator/CoinMigrator.h	44;"	d
MIG_WRITE_TAG	Utils/MultiQueueMigrator/MultiQueueMigrator.h	18;"	d
MIN	src/NVMObject.cpp	/^ncycle_t NVMObject::MIN( const ncycle_t a, const ncycle_t b )$/;"	f	class:NVMObject
MISSMAP_FORCE_EVICT	MemControl/MissMap/MissMap.h	48;"	d
MISSMAP_MEMREAD	MemControl/MissMap/MissMap.h	47;"	d
MISSMAP_READ	MemControl/MissMap/MissMap.h	45;"	d
MISSMAP_WRITE	MemControl/MissMap/MissMap.h	46;"	d
MLCLevels	src/Params.h	/^    ncounter_t MLCLevels;$/;"	m	class:NVM::Params
MQMigrator	Decoders/MQMigrator/MQMigrator.cpp	/^MQMigrator::MQMigrator( )$/;"	f	class:MQMigrator
MQMigrator	Decoders/MQMigrator/MQMigrator.h	/^class MQMigrator : public AddressTranslator$/;"	c	namespace:NVM
MQMigratorState	Decoders/MQMigrator/MQMigrator.h	/^enum MQMigratorState$/;"	g	namespace:NVM
MQ_MIGRATION_BUFFERED	Decoders/MQMigrator/MQMigrator.h	/^    MQ_MIGRATION_BUFFERED,    \/\/ Read is done, waiting for writes to be queued$/;"	e	enum:NVM::MQMigratorState
MQ_MIGRATION_DONE	Decoders/MQMigrator/MQMigrator.h	/^    MQ_MIGRATION_DONE         \/\/ Migration successfully completed$/;"	e	enum:NVM::MQMigratorState
MQ_MIGRATION_READING	Decoders/MQMigrator/MQMigrator.h	/^    MQ_MIGRATION_READING,     \/\/ Read in progress for this page$/;"	e	enum:NVM::MQMigratorState
MQ_MIGRATION_UNKNOWN	Decoders/MQMigrator/MQMigrator.h	/^    MQ_MIGRATION_UNKNOWN = 0, \/\/ Error state$/;"	e	enum:NVM::MQMigratorState
MQ_MIGRATION_WRITING	Decoders/MQMigrator/MQMigrator.h	/^    MQ_MIGRATION_WRITING,     \/\/ Writes queued, waiting for request complete$/;"	e	enum:NVM::MQMigratorState
MULT	src/Params.h	/^    ncounter_t MULT;$/;"	m	class:NVM::Params
MakeActivateRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakeActivateRequest( NVMainRequest *triggerRequest )$/;"	f	class:MemoryController
MakeActivateRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakeActivateRequest( const ncounter_t row,$/;"	f	class:MemoryController
MakeCachedRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakeCachedRequest( NVMainRequest *triggerRequest )$/;"	f	class:MemoryController
MakeDRCRequest	MemControl/LH-Cache/LH-Cache.cpp	/^NVMainRequest *LH_Cache::MakeDRCRequest( NVMainRequest *triggerRequest)$/;"	f	class:LH_Cache
MakeImplicitPrechargeRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakeImplicitPrechargeRequest( NVMainRequest *triggerRequest )$/;"	f	class:MemoryController
MakePowerdownRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakePowerdownRequest( OpType pdOp,$/;"	f	class:MemoryController
MakePowerupRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakePowerupRequest( const ncounter_t rank )$/;"	f	class:MemoryController
MakePrechargeAllRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakePrechargeAllRequest( NVMainRequest *triggerRequest )$/;"	f	class:MemoryController
MakePrechargeAllRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakePrechargeAllRequest( const ncounter_t row,$/;"	f	class:MemoryController
MakePrechargeRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakePrechargeRequest( NVMainRequest *triggerRequest )$/;"	f	class:MemoryController
MakePrechargeRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakePrechargeRequest( const ncounter_t row,$/;"	f	class:MemoryController
MakeRefreshRequest	src/MemoryController.cpp	/^NVMainRequest *MemoryController::MakeRefreshRequest( const ncounter_t row,$/;"	f	class:MemoryController
MakeTagRequest	MemControl/LH-Cache/LH-Cache.cpp	/^NVMainRequest *LH_Cache::MakeTagRequest( NVMainRequest *triggerRequest, int tag )$/;"	f	class:LH_Cache
MakeTagWriteRequest	MemControl/LH-Cache/LH-Cache.cpp	/^NVMainRequest *LH_Cache::MakeTagWriteRequest( NVMainRequest *triggerRequest )$/;"	f	class:LH_Cache
MaxCancellations	src/Params.h	/^    ncounter_t MaxCancellations;$/;"	m	class:NVM::Params
MemRequestStatus	include/NVMainRequest.h	/^enum MemRequestStatus $/;"	g	namespace:NVM
MemoryControl	Simulators/gem5/NVMainControl.py	/^from MemoryControl import MemoryControl$/;"	i
MemoryController	src/MemoryController.cpp	/^MemoryController::MemoryController( )$/;"	f	class:MemoryController
MemoryController	src/MemoryController.h	/^class MemoryController : public NVMObject $/;"	c	namespace:NVM
MemoryControllerFactory	MemControl/MemoryControllerFactory.h	/^    MemoryControllerFactory( ) {}$/;"	f	class:NVM::MemoryControllerFactory
MemoryControllerFactory	MemControl/MemoryControllerFactory.h	/^class MemoryControllerFactory$/;"	c	namespace:NVM
MemoryPartition	src/TranslationMethod.h	/^enum MemoryPartition $/;"	g	namespace:NVM
MemoryPort	Simulators/gem5/nvmain_mem.cc	/^NVMainMemory::MemoryPort::MemoryPort(const std::string& _name, NVMainMemory& _memory)$/;"	f	class:NVMainMemory::MemoryPort
MemoryPort	Simulators/gem5/nvmain_mem.hh	/^    class MemoryPort : public SlavePort$/;"	c	class:NVMainMemory
MemoryPrefetcher	src/Params.h	/^    std::string MemoryPrefetcher;$/;"	m	class:NVM::Params
Migrating	Decoders/MQMigrator/MQMigrator.cpp	/^bool MQMigrator::Migrating( )$/;"	f	class:MQMigrator
Migrating	Decoders/Migrator/Migrator.cpp	/^bool Migrator::Migrating( )$/;"	f	class:Migrator
Migrator	Decoders/Migrator/Migrator.cpp	/^Migrator::Migrator( )$/;"	f	class:Migrator
Migrator	Decoders/Migrator/Migrator.h	/^class Migrator : public AddressTranslator$/;"	c	namespace:NVM
MigratorState	Decoders/Migrator/Migrator.h	/^enum MigratorState$/;"	g	namespace:NVM
MissMap	MemControl/MissMap/MissMap.cpp	/^MissMap::MissMap( )$/;"	f	class:MissMap
MissMap	MemControl/MissMap/MissMap.h	/^class MissMap : public MemoryController$/;"	c	namespace:NVM
Modulo	src/AddressTranslator.cpp	/^uint64_t AddressTranslator::Modulo( uint64_t partialAddr, MemoryPartition partition )$/;"	f	class:AddressTranslator
MoveCurrentQueue	src/MemoryController.cpp	/^void MemoryController::MoveCurrentQueue( )$/;"	f	class:MemoryController
MultiQueueMigrator	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^MultiQueueMigrator::MultiQueueMigrator( )$/;"	f	class:MultiQueueMigrator
MultiQueueMigrator	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^class MultiQueueMigrator : public NVMObject$/;"	c	namespace:NVM
NOP	include/NVMainRequest.h	/^    NOP = 0,        \/* No Operation *\/$/;"	e	enum:NVM::OpType
NO_FIELD	src/AddressTranslator.h	/^    NO_FIELD, $/;"	e	enum:NVM::__anon4
NVM	Banks/BankFactory.h	/^namespace NVM {$/;"	n
NVM	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^namespace NVM {$/;"	n
NVM	Banks/DDR3Bank/DDR3Bank.h	/^namespace NVM {$/;"	n
NVM	DataEncoders/DataEncoderFactory.h	/^namespace NVM {$/;"	n
NVM	DataEncoders/FlipNWrite/FlipNWrite.h	/^namespace NVM {$/;"	n
NVM	Decoders/DRCDecoder/DRCDecoder.h	/^namespace NVM {$/;"	n
NVM	Decoders/DecoderFactory.h	/^namespace NVM {$/;"	n
NVM	Decoders/MQMigrator/MQMigrator.h	/^namespace NVM$/;"	n
NVM	Decoders/Migrator/Migrator.h	/^namespace NVM$/;"	n
NVM	Endurance/BitModel/BitModel.h	/^namespace NVM {$/;"	n
NVM	Endurance/ByteModel/ByteModel.h	/^namespace NVM {$/;"	n
NVM	Endurance/Distributions/Normal.h	/^namespace NVM {$/;"	n
NVM	Endurance/Distributions/Uniform.h	/^namespace NVM {$/;"	n
NVM	Endurance/EnduranceDistributionFactory.h	/^namespace NVM {$/;"	n
NVM	Endurance/EnduranceModelFactory.h	/^namespace NVM {$/;"	n
NVM	Endurance/NullModel/NullModel.h	/^namespace NVM {$/;"	n
NVM	Endurance/RowModel/RowModel.h	/^namespace NVM {$/;"	n
NVM	Endurance/WordModel/WordModel.h	/^namespace NVM {$/;"	n
NVM	Interconnect/InterconnectFactory.h	/^namespace NVM {$/;"	n
NVM	Interconnect/OffChipBus/OffChipBus.h	/^namespace NVM {$/;"	n
NVM	Interconnect/OnChipBus/OnChipBus.h	/^namespace NVM {$/;"	n
NVM	MemControl/DRAMCache/AbstractDRAMCache.h	/^namespace NVM {$/;"	n
NVM	MemControl/DRAMCache/DRAMCache.h	/^namespace NVM {$/;"	n
NVM	MemControl/FCFS/FCFS.h	/^namespace NVM {$/;"	n
NVM	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^namespace NVM {$/;"	n
NVM	MemControl/FRFCFS/FRFCFS.h	/^namespace NVM {$/;"	n
NVM	MemControl/LH-Cache/LH-Cache.h	/^namespace NVM {$/;"	n
NVM	MemControl/LO-Cache/LO-Cache.h	/^namespace NVM {$/;"	n
NVM	MemControl/MemoryControllerFactory.h	/^namespace NVM {$/;"	n
NVM	MemControl/MissMap/MissMap.h	/^namespace NVM {$/;"	n
NVM	MemControl/PerfectMemory/PerfectMemory.h	/^namespace NVM {$/;"	n
NVM	MemControl/PredictorDRC/PredictorDRC.h	/^namespace NVM {$/;"	n
NVM	NVM/nvmain.h	/^namespace NVM {$/;"	n
NVM	Prefetchers/NaivePrefetcher/NaivePrefetcher.h	/^namespace NVM {$/;"	n
NVM	Prefetchers/PrefetcherFactory.h	/^namespace NVM {$/;"	n
NVM	Prefetchers/STeMS/STeMS.h	/^namespace NVM {$/;"	n
NVM	Ranks/RankFactory.h	/^namespace NVM {$/;"	n
NVM	Ranks/StandardRank/StandardRank.h	/^namespace NVM {$/;"	n
NVM	SimInterface/Gem5Interface/Gem5Interface.h	/^namespace NVM {$/;"	n
NVM	SimInterface/GemsInterface/GemsInterface.h	/^namespace NVM {$/;"	n
NVM	SimInterface/NullInterface/NullInterface.h	/^namespace NVM {$/;"	n
NVM	Utils/AccessPredictor/AccessPredictor.h	/^namespace NVM {$/;"	n
NVM	Utils/AccessPredictor/AccessPredictorFactory.h	/^namespace NVM {$/;"	n
NVM	Utils/AccessPredictor/PerfectPredictor/PerfectPredictor.h	/^namespace NVM {$/;"	n
NVM	Utils/AccessPredictor/VariablePredictor/VariablePredictor.h	/^namespace NVM {$/;"	n
NVM	Utils/Caches/CacheBank.h	/^namespace NVM {$/;"	n
NVM	Utils/CoinMigrator/CoinMigrator.h	/^namespace NVM {$/;"	n
NVM	Utils/HookFactory.h	/^namespace NVM {$/;"	n
NVM	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^namespace NVM {$/;"	n
NVM	Utils/PostTrace/PostTrace.h	/^namespace NVM {$/;"	n
NVM	Utils/RequestTracer/RequestTracer.h	/^namespace NVM {$/;"	n
NVM	Utils/Visualizer/Visualizer.h	/^namespace NVM {$/;"	n
NVM	include/FailReasons.h	/^namespace NVM {$/;"	n
NVM	include/NVMAddress.h	/^namespace NVM {$/;"	n
NVM	include/NVMDataBlock.h	/^namespace NVM {$/;"	n
NVM	include/NVMHelpers.cpp	/^namespace NVM {$/;"	n	file:
NVM	include/NVMHelpers.h	/^namespace NVM {$/;"	n
NVM	include/NVMTypes.h	/^namespace NVM {$/;"	n
NVM	include/NVMainRequest.h	/^namespace NVM {$/;"	n
NVM	src/AddressTranslator.h	/^namespace NVM {$/;"	n
NVM	src/Bank.h	/^namespace NVM {$/;"	n
NVM	src/Config.h	/^namespace NVM {$/;"	n
NVM	src/DataEncoder.h	/^namespace NVM {$/;"	n
NVM	src/Debug.h	/^namespace NVM {$/;"	n
NVM	src/EnduranceDistribution.h	/^namespace NVM {$/;"	n
NVM	src/EnduranceModel.h	/^namespace NVM {$/;"	n
NVM	src/EventQueue.h	/^namespace NVM {$/;"	n
NVM	src/FaultModel.h	/^namespace NVM {$/;"	n
NVM	src/Interconnect.h	/^namespace NVM {$/;"	n
NVM	src/MemoryController.h	/^namespace NVM {$/;"	n
NVM	src/NVMObject.h	/^namespace NVM {$/;"	n
NVM	src/Params.h	/^namespace NVM {$/;"	n
NVM	src/Prefetcher.h	/^namespace NVM {$/;"	n
NVM	src/Rank.h	/^namespace NVM {$/;"	n
NVM	src/SimInterface.h	/^namespace NVM {$/;"	n
NVM	src/Stats.h	/^namespace NVM {$/;"	n
NVM	src/SubArray.h	/^namespace NVM {$/;"	n
NVM	src/TagGenerator.h	/^namespace NVM {$/;"	n
NVM	src/TranslationMethod.h	/^namespace NVM {$/;"	n
NVM	traceReader/GenericTraceReader.h	/^namespace NVM {$/;"	n
NVM	traceReader/NVMainTrace/NVMainTraceReader.h	/^namespace NVM {$/;"	n
NVM	traceReader/RubyTrace/RubyTraceReader.h	/^namespace NVM {$/;"	n
NVM	traceReader/TraceLine.h	/^namespace NVM {$/;"	n
NVM	traceReader/TraceReaderFactory.h	/^namespace NVM {$/;"	n
NVM	traceSim/traceMain.h	/^namespace NVM {$/;"	n
NVM	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^namespace NVM {$/;"	n
NVM	traceWriter/GenericTraceWriter.h	/^namespace NVM {$/;"	n
NVM	traceWriter/NVMainTrace/NVMainTraceWriter.h	/^namespace NVM {$/;"	n
NVM	traceWriter/TraceWriterFactory.h	/^namespace NVM {$/;"	n
NVM	traceWriter/VerilogTrace/VerilogTraceWriter.h	/^namespace NVM {$/;"	n
NVMAccessType	include/NVMainRequest.h	/^enum NVMAccessType $/;"	g	namespace:NVM
NVMAddress	include/NVMAddress.cpp	/^NVMAddress::NVMAddress( )$/;"	f	class:NVMAddress
NVMAddress	include/NVMAddress.cpp	/^NVMAddress::NVMAddress( uint64_t addrRow, uint64_t addrCol, uint64_t addrBank,$/;"	f	class:NVMAddress
NVMAddress	include/NVMAddress.h	/^class NVMAddress$/;"	c	namespace:NVM
NVMClass	src/NVMObject.h	50;"	d
NVMCommandQueue	include/NVMTypes.h	/^typedef std::deque<NVMainRequest *> NVMCommandQueue;$/;"	t	namespace:NVM
NVMDataBlock	include/NVMDataBlock.cpp	/^NVMDataBlock::NVMDataBlock( )$/;"	f	class:NVMDataBlock
NVMDataBlock	include/NVMDataBlock.h	/^    NVMDataBlock( const NVMDataBlock& ) { }$/;"	f	class:NVM::NVMDataBlock
NVMDataBlock	include/NVMDataBlock.h	/^class NVMDataBlock$/;"	c	namespace:NVM
NVMHOOK_BOTHISSUE	src/NVMObject.h	/^                NVMHOOK_BOTHISSUE                \/* Call hook before and after *\/$/;"	e	enum:NVM::HookType
NVMHOOK_COUNT	src/NVMObject.h	/^                NVMHOOK_COUNT,                   \/* Number of UNIQUE hook types. *\/$/;"	e	enum:NVM::HookType
NVMHOOK_NONE	src/NVMObject.h	/^enum HookType { NVMHOOK_NONE = 0,$/;"	e	enum:NVM::HookType
NVMHOOK_POSTISSUE	src/NVMObject.h	/^                NVMHOOK_POSTISSUE,               \/* Call hook after IssueCommand *\/$/;"	e	enum:NVM::HookType
NVMHOOK_PREISSUE	src/NVMObject.h	/^                NVMHOOK_PREISSUE,                \/* Call hook before IssueCommand *\/$/;"	e	enum:NVM::HookType
NVMMemoryControl	Simulators/gem5/NVMainControl.py	/^class NVMMemoryControl(MemoryControl):$/;"	c
NVMObject	src/NVMObject.cpp	/^NVMObject::NVMObject( )$/;"	f	class:NVMObject
NVMObject	src/NVMObject.h	/^class NVMObject$/;"	c	namespace:NVM
NVMObjectType	src/NVMObject.h	49;"	d
NVMObject_hook	src/NVMObject.cpp	/^NVMObject_hook::NVMObject_hook( NVMObject *t )$/;"	f	class:NVMObject_hook
NVMObject_hook	src/NVMObject.h	/^class NVMObject_hook$/;"	c	namespace:NVM
NVMTransactionQueue	include/NVMTypes.h	/^typedef std::list<NVMainRequest *> NVMTransactionQueue;$/;"	t	namespace:NVM
NVMTypeMatches	src/NVMObject.h	51;"	d
NVMain	NVM/nvmain.cpp	/^NVMain::NVMain( )$/;"	f	class:NVMain
NVMain	NVM/nvmain.h	/^class NVMain : public NVMObject$/;"	c	namespace:NVM
NVMainControl	Simulators/gem5/NVMainControl.cc	/^NVMainControl::NVMainControl(const Params *p)$/;"	f	class:NVMainControl
NVMainControl	Simulators/gem5/NVMainControl.hh	/^class NVMainControl : public MemoryControl, public NVM::NVMObject$/;"	c
NVMainMemory	Simulators/gem5/NVMainMemory.py	/^class NVMainMemory(AbstractMemory):$/;"	c
NVMainMemory	Simulators/gem5/nvmain_mem.cc	/^NVMainMemory::NVMainMemory(const Params *p)$/;"	f	class:NVMainMemory
NVMainMemory	Simulators/gem5/nvmain_mem.hh	/^class NVMainMemory : public AbstractMemory, public NVM::NVMObject$/;"	c
NVMainMemoryRequest	Simulators/gem5/nvmain_mem.hh	/^    struct NVMainMemoryRequest$/;"	s	class:NVMainMemory
NVMainRequest	include/NVMainRequest.h	/^    NVMainRequest( ) $/;"	f	class:NVM::NVMainRequest
NVMainRequest	include/NVMainRequest.h	/^class NVMainRequest$/;"	c	namespace:NVM
NVMainRequestFlags	include/NVMainRequest.h	/^    enum NVMainRequestFlags$/;"	g	class:NVM::NVMainRequest
NVMainStatPrinter	Simulators/gem5/NVMainControl.hh	/^    class NVMainStatPrinter : public Callback$/;"	c	class:NVMainControl
NVMainStatPrinter	Simulators/gem5/nvmain_mem.hh	/^    class NVMainStatPrinter : public Callback$/;"	c	class:NVMainMemory
NVMainStatReseter	Simulators/gem5/NVMainControl.hh	/^    class NVMainStatReseter : public Callback$/;"	c	class:NVMainControl
NVMainStatReseter	Simulators/gem5/nvmain_mem.hh	/^    class NVMainStatReseter : public Callback$/;"	c	class:NVMainMemory
NVMainTraceReader	traceReader/NVMainTrace/NVMainTraceReader.cpp	/^NVMainTraceReader::NVMainTraceReader( )$/;"	f	class:NVMainTraceReader
NVMainTraceReader	traceReader/NVMainTrace/NVMainTraceReader.h	/^class NVMainTraceReader : public GenericTraceReader$/;"	c	namespace:NVM
NVMainTraceWriter	traceWriter/NVMainTrace/NVMainTraceWriter.cpp	/^NVMainTraceWriter::NVMainTraceWriter( )$/;"	f	class:NVMainTraceWriter
NVMainTraceWriter	traceWriter/NVMainTrace/NVMainTraceWriter.h	/^class NVMainTraceWriter : public GenericTraceWriter$/;"	c	namespace:NVM
NVMainWarmUp	Simulators/gem5/NVMainMemory.py	/^    NVMainWarmUp = Param.Bool(False, "Enable to warm up the internal cache in NVMain")$/;"	v	class:NVMainMemory
NVMainWarmUp	Simulators/gem5/nvmain_mem.hh	/^    bool NVMainWarmUp;$/;"	m	class:NVMainMemory
NWB	MemControl/LH-Cache/LH-Cache.h	/^    NoWriteBuffering NWB;$/;"	m	class:NVM::LH_Cache
NaivePrefetcher	Prefetchers/NaivePrefetcher/NaivePrefetcher.h	/^    NaivePrefetcher( ) { }$/;"	f	class:NVM::NaivePrefetcher
NaivePrefetcher	Prefetchers/NaivePrefetcher/NaivePrefetcher.h	/^class NaivePrefetcher : public Prefetcher$/;"	c	namespace:NVM
NeedRefresh	src/MemoryController.cpp	/^bool MemoryController::NeedRefresh( const ncounter_t bank, const uint64_t rank )$/;"	f	class:MemoryController
NextIssuable	Banks/DDR3Bank/DDR3Bank.cpp	/^ncycle_t DDR3Bank::NextIssuable( NVMainRequest *request )$/;"	f	class:DDR3Bank
NextIssuable	Ranks/StandardRank/StandardRank.cpp	/^ncycle_t StandardRank::NextIssuable( NVMainRequest *request )$/;"	f	class:StandardRank
NextIssuable	src/MemoryController.cpp	/^ncycle_t MemoryController::NextIssuable( NVMainRequest * \/*request*\/ )$/;"	f	class:MemoryController
NextIssuable	src/NVMObject.cpp	/^ncycle_t NVMObject::NextIssuable( NVMainRequest *req )$/;"	f	class:NVMObject
NextIssuable	src/NVMObject.cpp	/^ncycle_t NVMObject_hook::NextIssuable( NVMainRequest *req )$/;"	f	class:NVMObject_hook
NextIssuable	src/SubArray.cpp	/^ncycle_t SubArray::NextIssuable( NVMainRequest *request )$/;"	f	class:SubArray
NoWriteBuffering	MemControl/LH-Cache/LH-Cache.h	/^        NoWriteBuffering( LH_Cache &_memoryController ) $/;"	f	class:NVM::LH_Cache::NoWriteBuffering
NoWriteBuffering	MemControl/LH-Cache/LH-Cache.h	/^    class NoWriteBuffering : public SchedulingPredicate$/;"	c	class:NVM::LH_Cache
NormalDistribution	Endurance/Distributions/Normal.cpp	/^NormalDistribution::NormalDistribution( )$/;"	f	class:NormalDistribution
NormalDistribution	Endurance/Distributions/Normal.cpp	/^NormalDistribution::NormalDistribution( Config *conf )$/;"	f	class:NormalDistribution
NormalDistribution	Endurance/Distributions/Normal.h	/^class NormalDistribution : public EnduranceDistribution$/;"	c	namespace:NVM
Notify	Ranks/StandardRank/StandardRank.cpp	/^void StandardRank::Notify( NVMainRequest *request )$/;"	f	class:StandardRank
Notify	src/NVMObject.cpp	/^void NVMObject::Notify( NVMainRequest * )$/;"	f	class:NVMObject
Notify	src/NVMObject.cpp	/^void NVMObject_hook::Notify( NVMainRequest *req )$/;"	f	class:NVMObject_hook
NotifyAccess	Prefetchers/STeMS/STeMS.cpp	/^bool STeMS::NotifyAccess( NVMainRequest *accessOp, $/;"	f	class:STeMS
NotifyAccess	src/Prefetcher.cpp	/^bool Prefetcher::NotifyAccess( NVMainRequest * \/*accessOp*\/, $/;"	f	class:Prefetcher
NullInterface	SimInterface/NullInterface/NullInterface.cpp	/^NullInterface::NullInterface( )$/;"	f	class:NullInterface
NullInterface	SimInterface/NullInterface/NullInterface.h	/^class NullInterface : public SimInterface$/;"	c	namespace:NVM
NullModel	Endurance/NullModel/NullModel.cpp	/^NullModel::NullModel( )$/;"	f	class:NullModel
NullModel	Endurance/NullModel/NullModel.h	/^class NullModel : public EnduranceModel$/;"	c	namespace:NVM
OPEN_REFRESH_WAITING	include/FailReasons.h	/^                   OPEN_REFRESH_WAITING,$/;"	e	enum:NVM::FailReasons
OffChipBus	Interconnect/OffChipBus/OffChipBus.cpp	/^OffChipBus::OffChipBus( )$/;"	f	class:OffChipBus
OffChipBus	Interconnect/OffChipBus/OffChipBus.h	/^class OffChipBus : public Interconnect$/;"	c	namespace:NVM
OffChipLatency	src/Params.h	/^    ncounter_t OffChipLatency;$/;"	m	class:NVM::Params
OnChipBus	Interconnect/OnChipBus/OnChipBus.cpp	/^OnChipBus::OnChipBus( )$/;"	f	class:OnChipBus
OnChipBus	Interconnect/OnChipBus/OnChipBus.h	/^class OnChipBus : public Interconnect$/;"	c	namespace:NVM
OpType	include/NVMainRequest.h	/^enum OpType $/;"	g	namespace:NVM
OptionParser	Scripts/StatsParser.py	/^from optparse import OptionParser$/;"	i
OptionParser	Tests/Regressions.py	/^from optparse import OptionParser$/;"	i
PDN_F_ACT	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    enum pdStates { PUP, PDN_F_ACT, PDN_F_PRE, PDN_S_PRE }; $/;"	e	enum:NVM::DRAMPower2TraceWriter::pdStates
PDN_F_PRE	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    enum pdStates { PUP, PDN_F_ACT, PDN_F_PRE, PDN_S_PRE }; $/;"	e	enum:NVM::DRAMPower2TraceWriter::pdStates
PDN_S_PRE	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    enum pdStates { PUP, PDN_F_ACT, PDN_F_PRE, PDN_S_PRE }; $/;"	e	enum:NVM::DRAMPower2TraceWriter::pdStates
POWERDOWN_PDA	include/NVMainRequest.h	/^    POWERDOWN_PDA,  \/* Active PowerDown *\/$/;"	e	enum:NVM::OpType
POWERDOWN_PDPF	include/NVMainRequest.h	/^    POWERDOWN_PDPF, \/* Standby PowerDown with Fast Exit *\/$/;"	e	enum:NVM::OpType
POWERDOWN_PDPS	include/NVMainRequest.h	/^    POWERDOWN_PDPS, \/* Standby PowerDown with Slow Exit *\/$/;"	e	enum:NVM::OpType
POWERUP	include/NVMainRequest.h	/^    POWERUP,        \/* PowerUp *\/$/;"	e	enum:NVM::OpType
PRECHARGE	include/NVMainRequest.h	/^    PRECHARGE,      \/* PRECHARGE *\/$/;"	e	enum:NVM::OpType
PRECHARGE_ALL	include/NVMainRequest.h	/^    PRECHARGE_ALL,  \/* PRECHARGE all sub-arrays *\/$/;"	e	enum:NVM::OpType
PST	Prefetchers/STeMS/STeMS.h	/^    std::map<uint64_t, PatternSequence*> PST; \/\/ Pattern Sequence Table$/;"	m	class:NVM::STeMS
PUP	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    enum pdStates { PUP, PDN_F_ACT, PDN_F_PRE, PDN_S_PRE }; $/;"	e	enum:NVM::DRAMPower2TraceWriter::pdStates
PageType	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^	}PageType;$/;"	t	class:NVM::MultiQueueMigrator	typeref:struct:NVM::MultiQueueMigrator::__anon3
Params	Simulators/gem5/NVMainControl.hh	/^    typedef NVMMemoryControlParams Params;$/;"	t	class:NVMainControl
Params	Simulators/gem5/nvmain_mem.hh	/^    typedef NVMainMemoryParams Params;$/;"	t	class:NVMainMemory
Params	src/Params.cpp	/^Params::Params( )$/;"	f	class:Params
Params	src/Params.h	/^class Params$/;"	c	namespace:NVM
PatternSequence	Prefetchers/STeMS/STeMS.h	/^struct PatternSequence$/;"	s	namespace:NVM
PauseMode	src/Params.h	/^enum PauseMode {$/;"	g	namespace:NVM
PauseMode_IIWC	src/Params.h	/^    PauseMode_IIWC,     \/\/\/< Intra-Iteration Write Cancellation: allow cancel during write pulse$/;"	e	enum:NVM::PauseMode
PauseMode_Normal	src/Params.h	/^    PauseMode_Normal,   \/\/\/< Normal pause mode: Wait until write pulse before read$/;"	e	enum:NVM::PauseMode
PauseMode_Optimal	src/Params.h	/^    PauseMode_Optimal   \/\/\/< Optimal: Same as IIWC, but consider iteration complete$/;"	e	enum:NVM::PauseMode
PauseThreshold	src/Params.h	/^    double PauseThreshold;$/;"	m	class:NVM::Params
PerBankQueues	src/MemoryController.h	/^enum QueueModel { PerRankQueues, PerBankQueues, PerSubArrayQueues };$/;"	e	enum:NVM::QueueModel
PerRankQueues	src/MemoryController.h	/^enum QueueModel { PerRankQueues, PerBankQueues, PerSubArrayQueues };$/;"	e	enum:NVM::QueueModel
PerSubArrayQueues	src/MemoryController.h	/^enum QueueModel { PerRankQueues, PerBankQueues, PerSubArrayQueues };$/;"	e	enum:NVM::QueueModel
PerfectMemory	MemControl/PerfectMemory/PerfectMemory.cpp	/^PerfectMemory::PerfectMemory( )$/;"	f	class:PerfectMemory
PerfectMemory	MemControl/PerfectMemory/PerfectMemory.h	/^class PerfectMemory : public MemoryController$/;"	c	namespace:NVM
PerfectPredictor	Utils/AccessPredictor/PerfectPredictor/PerfectPredictor.cpp	/^PerfectPredictor::PerfectPredictor( )$/;"	f	class:PerfectPredictor
PerfectPredictor	Utils/AccessPredictor/PerfectPredictor/PerfectPredictor.h	/^class PerfectPredictor : public AccessPredictor$/;"	c	namespace:NVM
PeriodicStatsInterval	src/Params.h	/^    ncounter_t PeriodicStatsInterval;$/;"	m	class:NVM::Params
PostTrace	Utils/PostTrace/PostTrace.cpp	/^PostTrace::PostTrace( )$/;"	f	class:PostTrace
PostTrace	Utils/PostTrace/PostTrace.h	/^class PostTrace : public NVMObject$/;"	c	namespace:NVM
PowerDown	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::PowerDown( NVMainRequest *request )$/;"	f	class:DDR3Bank
PowerDown	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::PowerDown( NVMainRequest *request )$/;"	f	class:StandardRank
PowerDown	src/MemoryController.cpp	/^void MemoryController::PowerDown( const ncounter_t& rankId )$/;"	f	class:MemoryController
PowerDownMode	src/Params.h	/^    std::string PowerDownMode;$/;"	m	class:NVM::Params
PowerUp	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::PowerUp( NVMainRequest * \/*request*\/ )$/;"	f	class:DDR3Bank
PowerUp	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::PowerUp( NVMainRequest *request )$/;"	f	class:StandardRank
PowerUp	src/MemoryController.cpp	/^void MemoryController::PowerUp( const ncounter_t& rankId )$/;"	f	class:MemoryController
Precharge	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::Precharge( NVMainRequest *request )$/;"	f	class:DDR3Bank
Precharge	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::Precharge( NVMainRequest *request )$/;"	f	class:StandardRank
Precharge	src/SubArray.cpp	/^bool SubArray::Precharge( NVMainRequest *request )$/;"	f	class:SubArray
PredictorDRC	MemControl/PredictorDRC/PredictorDRC.cpp	/^PredictorDRC::PredictorDRC( )$/;"	f	class:PredictorDRC
PredictorDRC	MemControl/PredictorDRC/PredictorDRC.h	/^class PredictorDRC : public MemoryController$/;"	c	namespace:NVM
PrefetchBufferSize	src/Params.h	/^    ncounter_t PrefetchBufferSize;$/;"	m	class:NVM::Params
Prefetcher	src/Prefetcher.h	/^    Prefetcher( ) { }$/;"	f	class:NVM::Prefetcher
Prefetcher	src/Prefetcher.h	/^class Prefetcher$/;"	c	namespace:NVM
PrefetcherFactory	Prefetchers/PrefetcherFactory.h	/^    PrefetcherFactory( ) { }$/;"	f	class:NVM::PrefetcherFactory
PrefetcherFactory	Prefetchers/PrefetcherFactory.h	/^class PrefetcherFactory$/;"	c	namespace:NVM
Prequeue	src/MemoryController.cpp	/^void MemoryController::Prequeue( ncounter_t queueNum, NVMainRequest *request )$/;"	f	class:MemoryController
Present	Utils/Caches/CacheBank.cpp	/^bool CacheBank::Present( NVMAddress& addr )$/;"	f	class:CacheBank
Print	include/NVMDataBlock.cpp	/^void NVMDataBlock::Print( std::ostream& out ) const$/;"	f	class:NVMDataBlock
Print	src/Config.cpp	/^void Config::Print( )$/;"	f	class:Config
Print	src/Stats.cpp	/^void StatBase::Print( std::ostream& stream, ncounter_t psInterval )$/;"	f	class:StatBase
PrintAll	src/Stats.cpp	/^void Stats::PrintAll( std::ostream& stream )$/;"	f	class:Stats
PrintAllDevices	src/Params.h	/^    bool PrintAllDevices;$/;"	m	class:NVM::Params
PrintConfig	src/Params.h	/^    bool PrintConfig;$/;"	m	class:NVM::Params
PrintGraphs	src/Params.h	/^    bool PrintGraphs;$/;"	m	class:NVM::Params
PrintHierarchy	src/NVMObject.cpp	/^void NVMObject::PrintHierarchy( int depth )$/;"	f	class:NVMObject
PrintHierarchy	src/NVMObject.cpp	/^void NVMObject_hook::PrintHierarchy( int depth )$/;"	f	class:NVMObject_hook
PrintPreTrace	NVM/nvmain.cpp	/^void NVMain::PrintPreTrace( NVMainRequest *request )$/;"	f	class:NVMain
PrintPreTrace	src/Params.h	/^    bool PrintPreTrace;$/;"	m	class:NVM::Params
PrintStats	MemControl/PerfectMemory/PerfectMemory.cpp	/^void PerfectMemory::PrintStats( std::ostream& )$/;"	f	class:PerfectMemory
PrintStats	src/DataEncoder.h	/^    virtual void PrintStats( ) { }$/;"	f	class:NVM::DataEncoder
PrintStats	src/EnduranceModel.h	/^    virtual void PrintStats( ) { }$/;"	f	class:NVM::EnduranceModel
Process	src/EventQueue.cpp	/^void EventQueue::Process( )$/;"	f	class:EventQueue
ProcessRefreshPulse	src/MemoryController.cpp	/^void MemoryController::ProcessRefreshPulse( NVMainRequest* refresh )$/;"	f	class:MemoryController
ProcessorOp	src/MemoryController.h	/^enum ProcessorOp { LOAD, STORE };$/;"	g	namespace:NVM
ProgramMode	src/Params.h	/^enum ProgramMode {$/;"	g	namespace:NVM
ProgramMode_SRMS	src/Params.h	/^    ProgramMode_SRMS,$/;"	e	enum:NVM::ProgramMode
ProgramMode_SSMR	src/Params.h	/^    ProgramMode_SSMR$/;"	e	enum:NVM::ProgramMode
PyDictHistogram	include/NVMHelpers.h	/^std::string PyDictHistogram( std::map<T1, T2> iiMap )$/;"	f	namespace:NVM
QUEUE_NUM	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	15;"	d	file:
QueueFull	MemControl/MissMap/MissMap.cpp	/^bool MissMap::QueueFull( NVMainRequest * )$/;"	f	class:MissMap
QueueModel	src/MemoryController.h	/^enum QueueModel { PerRankQueues, PerBankQueues, PerSubArrayQueues };$/;"	g	namespace:NVM
RANKS	src/Params.h	/^    ncounter_t RANKS;$/;"	m	class:NVM::Params
RANK_CLOSED	src/Rank.h	/^    RANK_CLOSED,    \/***< all banks in the rank are closed (standby) *\/$/;"	e	enum:NVM::RankState
RANK_FIELD	src/AddressTranslator.h	/^    RANK_FIELD, $/;"	e	enum:NVM::__anon4
RANK_OPEN	src/Rank.h	/^    RANK_OPEN,      \/***< Rank has at least one open bank  *\/$/;"	e	enum:NVM::RankState
RANK_PDA	src/Rank.h	/^    RANK_PDA,       \/***< Rank is in active powered down mode *\/$/;"	e	enum:NVM::RankState
RANK_PDPF	src/Rank.h	/^    RANK_PDPF,      \/***< Rank is in precharge powered down, fast exit mode *\/$/;"	e	enum:NVM::RankState
RANK_PDPS	src/Rank.h	/^    RANK_PDPS       \/***< Rank is in precharge powered down, slow exit mode *\/$/;"	e	enum:NVM::RankState
RANK_REFRESHING	src/Rank.h	/^    RANK_REFRESHING,\/***< some banks in the rank are refreshing *\/$/;"	e	enum:NVM::RankState
RANK_TIMING	include/FailReasons.h	/^                   RANK_TIMING,$/;"	e	enum:NVM::FailReasons
RANK_UNKNOWN	src/Rank.h	/^    RANK_UNKNOWN,   \/***< Unknown state. Uh oh. *\/$/;"	e	enum:NVM::RankState
RATE	Simulators/gem5/nvmain_mem.hh	/^    uint64_t RATE;$/;"	m	class:NVMainMemory
RATE	src/Params.h	/^    ncounter_t RATE;$/;"	m	class:NVM::Params
RAW	src/Params.h	/^    ncounter_t RAW;$/;"	m	class:NVM::Params
RAWindex	Ranks/StandardRank/StandardRank.h	/^    ncounter_t RAWindex;$/;"	m	class:NVM::StandardRank
RBSize	src/Params.h	/^    ncounter_t RBSize;$/;"	m	class:NVM::Params
RDBAllocations	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t RDBAllocations;$/;"	m	class:NVM::CachedDDR3Bank
RDBReads	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t RDBReads, RDBWrites;$/;"	m	class:NVM::CachedDDR3Bank
RDBWrites	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t RDBReads, RDBWrites;$/;"	m	class:NVM::CachedDDR3Bank
READ	include/NVMainRequest.h	/^    READ,           \/* a.k.a. CAS-R *\/ $/;"	e	enum:NVM::OpType
READ_PRECHARGE	include/NVMainRequest.h	/^    READ_PRECHARGE, \/* CAS-R with implicit PRECHARGE *\/ $/;"	e	enum:NVM::OpType
REFRESH	include/NVMainRequest.h	/^    REFRESH,        \/* Refresh *\/$/;"	e	enum:NVM::OpType
REFRESH_OPEN_FAILURE	include/FailReasons.h	/^                   REFRESH_OPEN_FAILURE,$/;"	e	enum:NVM::FailReasons
ROWS	src/Params.h	/^    ncounter_t ROWS;$/;"	m	class:NVM::Params
ROW_FIELD	src/AddressTranslator.h	/^    ROW_FIELD, $/;"	e	enum:NVM::__anon4
Rank	src/Rank.h	/^    Rank( ) { }$/;"	f	class:NVM::Rank
Rank	src/Rank.h	/^class Rank : public NVMObject$/;"	c	namespace:NVM
RankFactory	Ranks/RankFactory.h	/^    RankFactory( ) { }$/;"	f	class:NVM::RankFactory
RankFactory	Ranks/RankFactory.h	/^class RankFactory$/;"	c	namespace:NVM
RankQueueEmpty	src/MemoryController.cpp	/^bool MemoryController::RankQueueEmpty( const ncounter_t& rankId )$/;"	f	class:MemoryController
RankState	src/Rank.h	/^enum RankState $/;"	g	namespace:NVM
RanksPerDIMM	src/Params.h	/^    int RanksPerDIMM;$/;"	m	class:NVM::Params
Read	Banks/CachedDDR3Bank/CachedDDR3Bank.cpp	/^bool CachedDDR3Bank::Read( NVMainRequest *request )$/;"	f	class:CachedDDR3Bank
Read	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::Read( NVMainRequest *request )$/;"	f	class:DDR3Bank
Read	DataEncoders/FlipNWrite/FlipNWrite.cpp	/^ncycle_t FlipNWrite::Read( NVMainRequest* \/*request*\/ )$/;"	f	class:FlipNWrite
Read	Endurance/BitModel/BitModel.cpp	/^ncycles_t BitModel::Read( NVMainRequest *request )$/;"	f	class:BitModel
Read	Endurance/ByteModel/ByteModel.cpp	/^ncycles_t ByteModel::Read( NVMainRequest *request ) $/;"	f	class:ByteModel
Read	Endurance/NullModel/NullModel.cpp	/^ncycles_t NullModel::Read( NVMainRequest* \/*request*\/ )$/;"	f	class:NullModel
Read	Endurance/RowModel/RowModel.cpp	/^ncycles_t RowModel::Read( NVMainRequest *request )$/;"	f	class:RowModel
Read	Endurance/WordModel/WordModel.cpp	/^ncycles_t WordModel::Read( NVMainRequest *request )$/;"	f	class:WordModel
Read	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::Read( NVMainRequest *request )$/;"	f	class:StandardRank
Read	Utils/Caches/CacheBank.cpp	/^bool CacheBank::Read( NVMAddress& addr, NVMDataBlock *data )$/;"	f	class:CacheBank
Read	src/Config.cpp	/^void Config::Read( std::string filename )$/;"	f	class:Config
Read	src/DataEncoder.cpp	/^ncycle_t DataEncoder::Read( NVMainRequest* \/*request*\/ )$/;"	f	class:DataEncoder
Read	src/SubArray.cpp	/^bool SubArray::Read( NVMainRequest *request )$/;"	f	class:SubArray
ReconBuf	Prefetchers/STeMS/STeMS.h	/^    std::map<uint64_t, PatternSequence*> ReconBuf; \/\/ Reconstruction Buffer$/;"	m	class:NVM::STeMS
Refresh	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::Refresh( NVMainRequest *request )$/;"	f	class:DDR3Bank
Refresh	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::Refresh( NVMainRequest *request )$/;"	f	class:StandardRank
Refresh	src/SubArray.cpp	/^bool SubArray::Refresh( NVMainRequest* request )$/;"	f	class:SubArray
RefreshCallback	src/MemoryController.cpp	/^void MemoryController::RefreshCallback( void *data )$/;"	f	class:MemoryController
RefreshRows	src/Params.h	/^    ncounter_t RefreshRows;$/;"	m	class:NVM::Params
RegisterStats	Banks/CachedDDR3Bank/CachedDDR3Bank.cpp	/^void CachedDDR3Bank::RegisterStats( )$/;"	f	class:CachedDDR3Bank
RegisterStats	Banks/DDR3Bank/DDR3Bank.cpp	/^void DDR3Bank::RegisterStats( )$/;"	f	class:DDR3Bank
RegisterStats	DataEncoders/FlipNWrite/FlipNWrite.cpp	/^void FlipNWrite::RegisterStats( )$/;"	f	class:FlipNWrite
RegisterStats	Decoders/DRCDecoder/DRCDecoder.h	/^    void RegisterStats( ) { }$/;"	f	class:NVM::DRCDecoder
RegisterStats	Decoders/MQMigrator/MQMigrator.cpp	/^void MQMigrator::RegisterStats( )$/;"	f	class:MQMigrator
RegisterStats	Decoders/Migrator/Migrator.cpp	/^void Migrator::RegisterStats( )$/;"	f	class:Migrator
RegisterStats	MemControl/DRAMCache/DRAMCache.cpp	/^void DRAMCache::RegisterStats( )$/;"	f	class:DRAMCache
RegisterStats	MemControl/FCFS/FCFS.cpp	/^void FCFS::RegisterStats( )$/;"	f	class:FCFS
RegisterStats	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^void FRFCFS_WQF::RegisterStats( )$/;"	f	class:FRFCFS_WQF
RegisterStats	MemControl/FRFCFS/FRFCFS.cpp	/^void FRFCFS::RegisterStats( )$/;"	f	class:FRFCFS
RegisterStats	MemControl/LH-Cache/LH-Cache.cpp	/^void LH_Cache::RegisterStats( )$/;"	f	class:LH_Cache
RegisterStats	MemControl/LO-Cache/LO-Cache.cpp	/^void LO_Cache::RegisterStats( )$/;"	f	class:LO_Cache
RegisterStats	MemControl/MissMap/MissMap.cpp	/^void MissMap::RegisterStats( )$/;"	f	class:MissMap
RegisterStats	MemControl/PredictorDRC/PredictorDRC.cpp	/^void PredictorDRC::RegisterStats( )$/;"	f	class:PredictorDRC
RegisterStats	NVM/nvmain.cpp	/^void NVMain::RegisterStats( )$/;"	f	class:NVMain
RegisterStats	Ranks/StandardRank/StandardRank.cpp	/^void StandardRank::RegisterStats( )$/;"	f	class:StandardRank
RegisterStats	src/AddressTranslator.h	/^    virtual void RegisterStats( ) { } $/;"	f	class:NVM::AddressTranslator
RegisterStats	src/Interconnect.h	/^    virtual void RegisterStats( ) { }$/;"	f	class:NVM::Interconnect
RegisterStats	src/MemoryController.cpp	/^void MemoryController::RegisterStats( )$/;"	f	class:MemoryController
RegisterStats	src/NVMObject.cpp	/^void NVMObject::RegisterStats( )$/;"	f	class:NVMObject
RegisterStats	src/NVMObject.cpp	/^void NVMObject_hook::RegisterStats( )$/;"	f	class:NVMObject_hook
RegisterStats	src/SubArray.cpp	/^void SubArray::RegisterStats( )$/;"	f	class:SubArray
RemoveEvent	src/EventQueue.cpp	/^bool EventQueue::RemoveEvent( Event *event, ncycle_t when )$/;"	f	class:EventQueue
RemoveFromList	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::RemoveFromList(std::list<uint64_t> list, uint64_t pageNo)$/;"	f	class:MultiQueueMigrator
RemoveStat	src/Stats.h	57;"	d
RequestComplete	Interconnect/OffChipBus/OffChipBus.cpp	/^bool OffChipBus::RequestComplete( NVMainRequest *request )$/;"	f	class:OffChipBus
RequestComplete	MemControl/DRAMCache/DRAMCache.cpp	/^bool DRAMCache::RequestComplete( NVMainRequest *req )$/;"	f	class:DRAMCache
RequestComplete	MemControl/FCFS/FCFS.cpp	/^bool FCFS::RequestComplete( NVMainRequest * request )$/;"	f	class:FCFS
RequestComplete	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^bool FRFCFS_WQF::RequestComplete( NVMainRequest * request )$/;"	f	class:FRFCFS_WQF
RequestComplete	MemControl/FRFCFS/FRFCFS.cpp	/^bool FRFCFS::RequestComplete( NVMainRequest * request )$/;"	f	class:FRFCFS
RequestComplete	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::RequestComplete( NVMainRequest *req )$/;"	f	class:LH_Cache
RequestComplete	MemControl/LO-Cache/LO-Cache.cpp	/^bool LO_Cache::RequestComplete( NVMainRequest *req )$/;"	f	class:LO_Cache
RequestComplete	MemControl/MissMap/MissMap.cpp	/^bool MissMap::RequestComplete( NVMainRequest *req )$/;"	f	class:MissMap
RequestComplete	MemControl/PredictorDRC/PredictorDRC.cpp	/^bool PredictorDRC::RequestComplete( NVMainRequest *req )$/;"	f	class:PredictorDRC
RequestComplete	NVM/nvmain.cpp	/^bool NVMain::RequestComplete( NVMainRequest *request )$/;"	f	class:NVMain
RequestComplete	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::RequestComplete( NVMainRequest* req )$/;"	f	class:StandardRank
RequestComplete	Simulators/gem5/NVMainControl.cc	/^NVMainControl::RequestComplete(NVMainRequest *creq)$/;"	f	class:NVMainControl
RequestComplete	Simulators/gem5/nvmain_mem.cc	/^bool NVMainMemory::RequestComplete(NVM::NVMainRequest *req)$/;"	f	class:NVMainMemory
RequestComplete	Utils/Caches/CacheBank.cpp	/^bool CacheBank::RequestComplete( NVMainRequest *req )$/;"	f	class:CacheBank
RequestComplete	Utils/CoinMigrator/CoinMigrator.cpp	/^bool CoinMigrator::RequestComplete( NVMainRequest *request )$/;"	f	class:CoinMigrator
RequestComplete	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^bool MultiQueueMigrator::RequestComplete( NVMainRequest *request )$/;"	f	class:MultiQueueMigrator
RequestComplete	Utils/PostTrace/PostTrace.cpp	/^bool PostTrace::RequestComplete( NVMainRequest * \/*request*\/ )$/;"	f	class:PostTrace
RequestComplete	Utils/RequestTracer/RequestTracer.cpp	/^bool RequestTracer::RequestComplete( NVMainRequest *req )$/;"	f	class:RequestTracer
RequestComplete	Utils/Visualizer/Visualizer.cpp	/^bool Visualizer::RequestComplete( NVMainRequest *req )$/;"	f	class:Visualizer
RequestComplete	src/MemoryController.cpp	/^bool MemoryController::RequestComplete( NVMainRequest *request )$/;"	f	class:MemoryController
RequestComplete	src/NVMObject.cpp	/^bool NVMObject::RequestComplete( NVMainRequest *request )$/;"	f	class:NVMObject
RequestComplete	src/NVMObject.cpp	/^bool NVMObject_hook::RequestComplete( NVMainRequest *req )$/;"	f	class:NVMObject_hook
RequestComplete	src/SubArray.cpp	/^bool SubArray::RequestComplete( NVMainRequest *req )$/;"	f	class:SubArray
RequestComplete	traceSim/traceMain.cpp	/^bool TraceMain::RequestComplete( NVMainRequest* request )$/;"	f	class:TraceMain
RequestTracer	Utils/RequestTracer/RequestTracer.cpp	/^RequestTracer::RequestTracer( )$/;"	f	class:RequestTracer
RequestTracer	Utils/RequestTracer/RequestTracer.h	/^class RequestTracer : public NVMObject$/;"	c	namespace:NVM
Reset	src/Stats.cpp	/^void StatBase::Reset( )$/;"	f	class:StatBase
ResetAll	src/Stats.cpp	/^void Stats::ResetAll( )$/;"	f	class:Stats
ResetRefresh	src/MemoryController.cpp	/^void MemoryController::ResetRefresh( const ncounter_t bank, const uint64_t rank )$/;"	f	class:MemoryController
ResetRefreshQueued	src/MemoryController.cpp	/^void MemoryController::ResetRefreshQueued( const ncounter_t bank, const ncounter_t rank )$/;"	f	class:MemoryController
ResetStats	Ranks/StandardRank/StandardRank.cpp	/^void StandardRank::ResetStats( )$/;"	f	class:StandardRank
ResetStats	src/NVMObject.cpp	/^void NVMObject::ResetStats( )$/;"	f	class:NVMObject
ResetStats	src/NVMObject.cpp	/^void NVMObject_hook::ResetStats( )$/;"	f	class:NVMObject_hook
RestoreCheckpoint	Decoders/MQMigrator/MQMigrator.cpp	/^void MQMigrator::RestoreCheckpoint( std::string dir )$/;"	f	class:MQMigrator
RestoreCheckpoint	Decoders/Migrator/Migrator.cpp	/^void Migrator::RestoreCheckpoint( std::string dir )$/;"	f	class:Migrator
RestoreCheckpoint	MemControl/LO-Cache/LO-Cache.cpp	/^void LO_Cache::RestoreCheckpoint( std::string dir )$/;"	f	class:LO_Cache
RestoreCheckpoint	src/AddressTranslator.h	/^    virtual void RestoreCheckpoint( std::string \/*dir*\/ ) { }$/;"	f	class:NVM::AddressTranslator
RestoreCheckpoint	src/NVMObject.cpp	/^void NVMObject::RestoreCheckpoint( std::string dir )$/;"	f	class:NVMObject
Retranslate	MemControl/DRAMCache/DRAMCache.cpp	/^void DRAMCache::Retranslate( NVMainRequest *req )$/;"	f	class:DRAMCache
ReverseTranslate	Decoders/DRCDecoder/DRCDecoder.cpp	/^uint64_t DRCDecoder::ReverseTranslate( const uint64_t& row, $/;"	f	class:DRCDecoder
ReverseTranslate	src/AddressTranslator.cpp	/^uint64_t AddressTranslator::ReverseTranslate( const uint64_t& row, $/;"	f	class:AddressTranslator
RowModel	Endurance/RowModel/RowModel.cpp	/^RowModel::RowModel( )$/;"	f	class:RowModel
RowModel	Endurance/RowModel/RowModel.h	/^class RowModel : public EnduranceModel$/;"	c	namespace:NVM
Rtt_cont	src/Params.h	/^    int Rtt_cont;$/;"	m	class:NVM::Params
Rtt_nom	src/Params.h	/^    int Rtt_nom;$/;"	m	class:NVM::Params
Rtt_wr	src/Params.h	/^    int Rtt_wr;$/;"	m	class:NVM::Params
RubyTraceReader	traceReader/RubyTrace/RubyTraceReader.cpp	/^RubyTraceReader::RubyTraceReader( )$/;"	f	class:RubyTraceReader
RubyTraceReader	traceReader/RubyTrace/RubyTraceReader.h	/^class RubyTraceReader : public GenericTraceReader$/;"	c	namespace:NVM
RunTrace	traceSim/traceMain.cpp	/^int TraceMain::RunTrace( int argc, char *argv[] )$/;"	f	class:TraceMain
STANDARDRANK_CLOSED	Ranks/StandardRank/StandardRank.h	/^    STANDARDRANK_CLOSED,    \/***< all banks in the rank are closed (standby) *\/$/;"	e	enum:NVM::StandardRank_State
STANDARDRANK_OPEN	Ranks/StandardRank/StandardRank.h	/^    STANDARDRANK_OPEN,      \/***< Rank has at least one open bank  *\/$/;"	e	enum:NVM::StandardRank_State
STANDARDRANK_PDA	Ranks/StandardRank/StandardRank.h	/^    STANDARDRANK_PDA,       \/***< Rank is in active powered down mode *\/$/;"	e	enum:NVM::StandardRank_State
STANDARDRANK_PDPF	Ranks/StandardRank/StandardRank.h	/^    STANDARDRANK_PDPF,      \/***< Rank is in precharge powered down, fast exit mode *\/$/;"	e	enum:NVM::StandardRank_State
STANDARDRANK_PDPS	Ranks/StandardRank/StandardRank.h	/^    STANDARDRANK_PDPS       \/***< Rank is in precharge powered down, slow exit mode *\/$/;"	e	enum:NVM::StandardRank_State
STANDARDRANK_REFRESHING	Ranks/StandardRank/StandardRank.h	/^    STANDARDRANK_REFRESHING,\/***< some banks in the rank are refreshing *\/$/;"	e	enum:NVM::StandardRank_State
STANDARDRANK_UNKNOWN	Ranks/StandardRank/StandardRank.h	/^    STANDARDRANK_UNKNOWN,   \/***< Unknown state. Uh oh. *\/$/;"	e	enum:NVM::StandardRank_State
STORE	src/MemoryController.h	/^enum ProcessorOp { LOAD, STORE };$/;"	e	enum:NVM::ProcessorOp
STeMS	Prefetchers/STeMS/STeMS.h	/^    STeMS( ) { }$/;"	f	class:NVM::STeMS
STeMS	Prefetchers/STeMS/STeMS.h	/^class STeMS : public Prefetcher$/;"	c	namespace:NVM
SUBARRAY_CLOSED	src/SubArray.h	/^    SUBARRAY_CLOSED,      \/* SubArray is idle. *\/$/;"	e	enum:NVM::SubArrayState
SUBARRAY_FIELD	src/AddressTranslator.h	/^    SUBARRAY_FIELD,$/;"	e	enum:NVM::__anon4
SUBARRAY_OPEN	src/SubArray.h	/^    SUBARRAY_OPEN,        \/* SubArray has an open row *\/$/;"	e	enum:NVM::SubArrayState
SUBARRAY_PRECHARGING	src/SubArray.h	/^    SUBARRAY_PRECHARGING, \/* SubArray is precharging and return to SUBARRAY_CLOSED *\/$/;"	e	enum:NVM::SubArrayState
SUBARRAY_REFRESHING	src/SubArray.h	/^    SUBARRAY_REFRESHING   \/* SubArray is refreshing and return to SUBARRAY_CLOSED *\/$/;"	e	enum:NVM::SubArrayState
SUBARRAY_TIMING	include/FailReasons.h	/^                   SUBARRAY_TIMING,$/;"	e	enum:NVM::FailReasons
SUBARRAY_UNKNOWN	src/SubArray.h	/^    SUBARRAY_UNKNOWN,     \/* Unknown state. Uh oh. *\/$/;"	e	enum:NVM::SubArrayState
SUPERVISOR_ACCESS	include/NVMainRequest.h	/^    SUPERVISOR_ACCESS,  \/* Kernel access right *\/$/;"	e	enum:NVM::NVMAccessType
ScheduleClockEvent	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::ScheduleClockEvent( Tick nextWake )$/;"	f	class:NVMainMemory
ScheduleCommandWake	src/MemoryController.cpp	/^void MemoryController::ScheduleCommandWake( )$/;"	f	class:MemoryController
ScheduleResponse	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::ScheduleResponse( )$/;"	f	class:NVMainMemory
ScheduleScheme	src/Params.h	/^    int ScheduleScheme; \/\/ command scheduling policy $/;"	m	class:NVM::Params
SchedulingPredicate	src/MemoryController.h	/^    SchedulingPredicate( ) { }$/;"	f	class:NVM::SchedulingPredicate
SchedulingPredicate	src/MemoryController.h	/^class SchedulingPredicate$/;"	c	namespace:NVM
SendResponses	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::SendResponses( )$/;"	f	class:NVMainMemory
SetAddressMappingScheme	src/TranslationMethod.cpp	/^void TranslationMethod::SetAddressMappingScheme( std::string scheme )$/;"	f	class:TranslationMethod
SetBitAddress	include/NVMAddress.cpp	/^void NVMAddress::SetBitAddress( uint8_t bitAddr )$/;"	f	class:NVMAddress
SetBitWidths	src/TranslationMethod.cpp	/^void TranslationMethod::SetBitWidths( unsigned int rowBits, unsigned int colBits, unsigned int bankBits,$/;"	f	class:TranslationMethod
SetBool	src/Config.cpp	/^void Config::SetBool( std::string key, bool value )$/;"	f	class:Config
SetBurstLength	src/AddressTranslator.cpp	/^void AddressTranslator::SetBurstLength( int beat )$/;"	f	class:AddressTranslator
SetBusWidth	src/AddressTranslator.cpp	/^void AddressTranslator::SetBusWidth( int bits )$/;"	f	class:AddressTranslator
SetByte	include/NVMDataBlock.cpp	/^void NVMDataBlock::SetByte( uint64_t byte, uint8_t value )$/;"	f	class:NVMDataBlock
SetCachelineSize	Decoders/DRCDecoder/DRCDecoder.cpp	/^void DRCDecoder::SetCachelineSize( uint64_t lineSize )$/;"	f	class:DRCDecoder
SetCallback	src/EventQueue.h	/^    void SetCallback( CallbackPtr m ) { method = m; }$/;"	f	class:NVM::Event
SetConfig	Banks/CachedDDR3Bank/CachedDDR3Bank.cpp	/^void CachedDDR3Bank::SetConfig( Config *config, bool createChildren )$/;"	f	class:CachedDDR3Bank
SetConfig	Banks/DDR3Bank/DDR3Bank.cpp	/^void DDR3Bank::SetConfig( Config *config, bool createChildren )$/;"	f	class:DDR3Bank
SetConfig	DataEncoders/FlipNWrite/FlipNWrite.cpp	/^void FlipNWrite::SetConfig( Config *config, bool \/*createChildren*\/ )$/;"	f	class:FlipNWrite
SetConfig	Decoders/MQMigrator/MQMigrator.cpp	/^void MQMigrator::SetConfig( Config *config, bool \/*createChildren*\/ )$/;"	f	class:MQMigrator
SetConfig	Decoders/Migrator/Migrator.cpp	/^void Migrator::SetConfig( Config *config, bool \/*createChildren*\/ )$/;"	f	class:Migrator
SetConfig	Endurance/BitModel/BitModel.cpp	/^void BitModel::SetConfig( Config *config, bool createChildren )$/;"	f	class:BitModel
SetConfig	Endurance/ByteModel/ByteModel.cpp	/^void ByteModel::SetConfig( Config *config, bool createChildren )$/;"	f	class:ByteModel
SetConfig	Endurance/RowModel/RowModel.cpp	/^void RowModel::SetConfig( Config *conf, bool createChildren )$/;"	f	class:RowModel
SetConfig	Endurance/WordModel/WordModel.cpp	/^void WordModel::SetConfig( Config *config, bool createChildren )$/;"	f	class:WordModel
SetConfig	Interconnect/OffChipBus/OffChipBus.cpp	/^void OffChipBus::SetConfig( Config *c, bool createChildren )$/;"	f	class:OffChipBus
SetConfig	Interconnect/OnChipBus/OnChipBus.cpp	/^void OnChipBus::SetConfig( Config *c, bool createChildren )$/;"	f	class:OnChipBus
SetConfig	MemControl/DRAMCache/DRAMCache.cpp	/^void DRAMCache::SetConfig( Config *conf, bool createChildren )$/;"	f	class:DRAMCache
SetConfig	MemControl/FCFS/FCFS.cpp	/^void FCFS::SetConfig( Config *conf, bool createChildren )$/;"	f	class:FCFS
SetConfig	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^void FRFCFS_WQF::SetConfig( Config *conf, bool createChildren )$/;"	f	class:FRFCFS_WQF
SetConfig	MemControl/FRFCFS/FRFCFS.cpp	/^void FRFCFS::SetConfig( Config *conf, bool createChildren )$/;"	f	class:FRFCFS
SetConfig	MemControl/LH-Cache/LH-Cache.cpp	/^void LH_Cache::SetConfig( Config *conf, bool createChildren )$/;"	f	class:LH_Cache
SetConfig	MemControl/LO-Cache/LO-Cache.cpp	/^void LO_Cache::SetConfig( Config *conf, bool createChildren )$/;"	f	class:LO_Cache
SetConfig	MemControl/MissMap/MissMap.cpp	/^void MissMap::SetConfig( Config *conf, bool createChildren )$/;"	f	class:MissMap
SetConfig	MemControl/PredictorDRC/PredictorDRC.cpp	/^void PredictorDRC::SetConfig( Config *conf, bool createChildren )$/;"	f	class:PredictorDRC
SetConfig	NVM/nvmain.cpp	/^void NVMain::SetConfig( Config *conf, std::string memoryName, bool createChildren )$/;"	f	class:NVMain
SetConfig	Ranks/StandardRank/StandardRank.cpp	/^void StandardRank::SetConfig( Config *c, bool createChildren )$/;"	f	class:StandardRank
SetConfig	Utils/AccessPredictor/VariablePredictor/VariablePredictor.cpp	/^void VariablePredictor::SetConfig( Config *config, bool \/*createChildren*\/ )$/;"	f	class:VariablePredictor
SetConfig	src/AddressTranslator.h	/^    virtual void SetConfig( Config * \/*config*\/, bool \/*createChildren*\/ = true ) { }$/;"	f	class:NVM::AddressTranslator
SetConfig	src/Bank.h	/^    virtual void SetConfig( Config * \/*config*\/, bool \/*createChildren*\/ ) { }$/;"	f	class:NVM::Bank
SetConfig	src/DataEncoder.cpp	/^void DataEncoder::SetConfig( Config* \/*conf*\/, bool \/*createChildren*\/ )$/;"	f	class:DataEncoder
SetConfig	src/EnduranceModel.cpp	/^void EnduranceModel::SetConfig( Config *config, bool \/*createChildren*\/ )$/;"	f	class:EnduranceModel
SetConfig	src/FaultModel.cpp	/^void FaultModel::SetConfig( Config *conf, bool \/*createChildren*\/ )$/;"	f	class:FaultModel
SetConfig	src/MemoryController.cpp	/^void MemoryController::SetConfig( Config *conf, bool createChildren )$/;"	f	class:MemoryController
SetConfig	src/Rank.h	/^    virtual void SetConfig( Config * \/*c*\/, bool \/*createChildren*\/ = true ) { }$/;"	f	class:NVM::Rank
SetConfig	src/SimInterface.cpp	/^void SimInterface::SetConfig( Config *config, bool \/*createChildren*\/ )$/;"	f	class:SimInterface
SetConfig	src/SubArray.cpp	/^void SubArray::SetConfig( Config *c, bool createChildren )$/;"	f	class:SubArray
SetCount	src/TranslationMethod.cpp	/^void TranslationMethod::SetCount( uint64_t rows, uint64_t cols, uint64_t banks, $/;"	f	class:TranslationMethod
SetCurrentCycle	src/EventQueue.cpp	/^void EventQueue::SetCurrentCycle( ncycle_t curCycle )$/;"	f	class:EventQueue
SetCurrentHookType	src/NVMObject.cpp	/^void NVMObject::SetCurrentHookType( HookType h )$/;"	f	class:NVMObject
SetCycle	src/EventQueue.h	/^    void SetCycle( ncycle_t c ) { cycle = c; }$/;"	f	class:NVM::Event
SetData	src/EventQueue.h	/^    void SetData( void *d ) { data = d; }$/;"	f	class:NVM::Event
SetDataAtAddress	SimInterface/Gem5Interface/Gem5Interface.cpp	/^void Gem5Interface::SetDataAtAddress( uint64_t \/*address*\/, NVMDataBlock& \/*data*\/ )$/;"	f	class:Gem5Interface
SetDataAtAddress	SimInterface/GemsInterface/GemsInterface.cpp	/^void GemsInterface::SetDataAtAddress( uint64_t \/*address*\/, NVMDataBlock& \/*data*\/ )$/;"	f	class:GemsInterface
SetDataAtAddress	src/SimInterface.cpp	/^void SimInterface::SetDataAtAddress( uint64_t address, NVMDataBlock& data )$/;"	f	class:SimInterface
SetDebugLog	src/Config.cpp	/^void Config::SetDebugLog( )$/;"	f	class:Config
SetDebugName	src/NVMObject.cpp	/^void NVMObject::SetDebugName( std::string dn, Config *config )$/;"	f	class:NVMObject
SetDecodeFunction	Utils/Caches/CacheBank.cpp	/^void CacheBank::SetDecodeFunction( NVMObject *dcClass, CacheSetDecoder dcFunc )$/;"	f	class:CacheBank
SetDecoder	src/NVMObject.cpp	/^void NVMObject::SetDecoder( AddressTranslator *at )$/;"	f	class:NVMObject
SetDefaultField	src/AddressTranslator.cpp	/^void AddressTranslator::SetDefaultField( TranslationField f )$/;"	f	class:AddressTranslator
SetEcho	traceWriter/GenericTraceWriter.cpp	/^void GenericTraceWriter::SetEcho( bool echo )$/;"	f	class:GenericTraceWriter
SetEnergy	src/Config.cpp	/^void Config::SetEnergy( std::string key, std::string energy )$/;"	f	class:Config
SetEventQueue	src/NVMObject.cpp	/^void NVMObject::SetEventQueue( EventQueue *eq )$/;"	f	class:NVMObject
SetEventQueuePtr	SimInterface/GemsInterface/GemsInterface.cpp	/^void GemsInterface::SetEventQueuePtr( EventQueue *eventQueue_ptr )$/;"	f	class:GemsInterface
SetFrequency	src/EventQueue.cpp	/^void EventQueue::SetFrequency( double freq )$/;"	f	class:EventQueue
SetFrequency	src/EventQueue.cpp	/^void GlobalEventQueue::SetFrequency( double freq )$/;"	f	class:GlobalEventQueue
SetFull	Utils/Caches/CacheBank.cpp	/^bool CacheBank::SetFull( NVMAddress& addr )$/;"	f	class:CacheBank
SetGlobalEventQueue	src/NVMObject.cpp	/^void NVMObject::SetGlobalEventQueue( GlobalEventQueue *geq )$/;"	f	class:NVMObject
SetGranularity	src/EnduranceModel.cpp	/^void EnduranceModel::SetGranularity( uint64_t bits )$/;"	f	class:EnduranceModel
SetHitDestination	Utils/AccessPredictor/AccessPredictor.cpp	/^void AccessPredictor::SetHitDestination( ncounter_t childId )$/;"	f	class:AccessPredictor
SetHookType	src/NVMObject.cpp	/^void NVMObject::SetHookType( HookType h )$/;"	f	class:NVMObject
SetID	Utils/Caches/CacheBank.cpp	/^uint64_t CacheBank::SetID( NVMAddress& addr )$/;"	f	class:CacheBank
SetID	src/MemoryController.cpp	/^void MemoryController::SetID( unsigned int id )$/;"	f	class:MemoryController
SetId	Banks/DDR3Bank/DDR3Bank.cpp	/^void DDR3Bank::SetId( ncounter_t id )$/;"	f	class:DDR3Bank
SetId	src/Bank.cpp	/^void Bank::SetId( ncounter_t id )$/;"	f	class:Bank
SetId	src/SubArray.cpp	/^void SubArray::SetId( ncounter_t id )$/;"	f	class:SubArray
SetIgnoreBits	Decoders/DRCDecoder/DRCDecoder.cpp	/^void DRCDecoder::SetIgnoreBits( uint64_t numIgnore )$/;"	f	class:DRCDecoder
SetLine	traceReader/TraceLine.cpp	/^void TraceLine::SetLine( NVMAddress& addr, OpType op, ncycle_t cy, NVMDataBlock& data, NVMDataBlock& oldData, ncounters_t threadId )$/;"	f	class:TraceLine
SetMainMemory	MemControl/LH-Cache/LH-Cache.cpp	/^void LH_Cache::SetMainMemory( NVMain *mm )$/;"	f	class:LH_Cache
SetMainMemory	MemControl/LO-Cache/LO-Cache.cpp	/^void LO_Cache::SetMainMemory( NVMain *mm )$/;"	f	class:LO_Cache
SetMappingScheme	src/MemoryController.cpp	/^void MemoryController::SetMappingScheme( )$/;"	f	class:MemoryController
SetMean	Endurance/Distributions/Normal.h	/^    void SetMean( uint64_t m ) { mean = m; }$/;"	f	class:NVM::NormalDistribution
SetMigrationState	Decoders/MQMigrator/MQMigrator.cpp	/^void MQMigrator::SetMigrationState( NVMAddress& address, MQMigratorState newState )$/;"	f	class:MQMigrator
SetMigrationState	Decoders/Migrator/Migrator.cpp	/^void Migrator::SetMigrationState( NVMAddress& address, MigratorState newState )$/;"	f	class:Migrator
SetMissDestination	Utils/AccessPredictor/AccessPredictor.cpp	/^void AccessPredictor::SetMissDestination( ncounter_t childId )$/;"	f	class:AccessPredictor
SetName	Banks/DDR3Bank/DDR3Bank.cpp	/^void DDR3Bank::SetName( std::string )$/;"	f	class:DDR3Bank
SetName	src/Stats.h	/^    void SetName( std::string n ) { name = n; }$/;"	f	class:NVM::StatBase
SetName	src/SubArray.cpp	/^void SubArray::SetName( std::string )$/;"	f	class:SubArray
SetNextAccess	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.cpp	/^bool DRAMPower2TraceWriter::SetNextAccess( TraceLine *nextAccess )$/;"	f	class:DRAMPower2TraceWriter
SetNextAccess	traceWriter/NVMainTrace/NVMainTraceWriter.cpp	/^bool NVMainTraceWriter::SetNextAccess( TraceLine *nextAccess )$/;"	f	class:NVMainTraceWriter
SetNextAccess	traceWriter/VerilogTrace/VerilogTraceWriter.cpp	/^bool VerilogTraceWriter::SetNextAccess( TraceLine *nextAccess )$/;"	f	class:VerilogTraceWriter
SetNextNAccesses	traceWriter/GenericTraceWriter.cpp	/^int GenericTraceWriter::SetNextNAccesses( unsigned int N, std::vector<TraceLine *> *nextAccesses )$/;"	f	class:GenericTraceWriter
SetOrder	src/TranslationMethod.cpp	/^void TranslationMethod::SetOrder( int row, int col, int bank, int rank, int channel, int subarray )$/;"	f	class:TranslationMethod
SetParams	src/NVMObject.cpp	/^void NVMObject::SetParams( Params *params )$/;"	f	class:NVMObject
SetParams	src/Params.cpp	/^void Params::SetParams( Config *c )$/;"	f	class:Params
SetParent	src/NVMObject.cpp	/^void NVMObject::SetParent( NVMObject *p )$/;"	f	class:NVMObject
SetPerChannelTraces	traceWriter/GenericTraceWriter.cpp	/^void GenericTraceWriter::SetPerChannelTraces( bool perChannel )$/;"	f	class:GenericTraceWriter
SetPerRankTraces	traceWriter/GenericTraceWriter.cpp	/^void GenericTraceWriter::SetPerRankTraces( bool perRank )$/;"	f	class:GenericTraceWriter
SetPhysicalAddress	include/NVMAddress.cpp	/^void NVMAddress::SetPhysicalAddress( uint64_t pAddress )$/;"	f	class:NVMAddress
SetPriority	src/EventQueue.h	/^    void SetPriority( int p ) { priority = p; }$/;"	f	class:NVM::Event
SetReadTime	Utils/Caches/CacheBank.cpp	/^void CacheBank::SetReadTime( uint64_t rtime )$/;"	f	class:CacheBank
SetRecipient	src/EventQueue.cpp	/^void Event::SetRecipient( NVMObject *r )$/;"	f	class:Event
SetRecipient	src/EventQueue.h	/^    void SetRecipient( NVMObject_hook *r ) { recipient = r; }$/;"	f	class:NVM::Event
SetRefresh	src/MemoryController.cpp	/^void MemoryController::SetRefresh( const ncounter_t bank, const uint64_t rank )$/;"	f	class:MemoryController
SetRequest	src/EventQueue.h	/^    void SetRequest( NVMainRequest *r ) { request = r; }$/;"	f	class:NVM::Event
SetRequestData	Simulators/gem5/nvmain_mem.cc	/^NVMainMemory::SetRequestData(NVMainRequest *request, PacketPtr pkt)$/;"	f	class:NVMainMemory
SetResetValue	src/Stats.h	/^    void SetResetValue( StatType rval ) { resetValue = rval; }$/;"	f	class:NVM::StatBase
SetSimInterface	src/Config.cpp	/^void Config::SetSimInterface( SimInterface *ptr )$/;"	f	class:Config
SetSize	include/NVMDataBlock.cpp	/^void NVMDataBlock::SetSize( uint64_t s )$/;"	f	class:NVMDataBlock
SetStatType	src/Stats.h	/^    void SetStatType( std::string st, size_t ts ) { statType = st; typeSize = ts; }$/;"	f	class:NVM::StatBase
SetStats	src/AddressTranslator.cpp	/^void AddressTranslator::SetStats( Stats *s )$/;"	f	class:AddressTranslator
SetStats	src/NVMObject.cpp	/^void NVMObject::SetStats( Stats *s )$/;"	f	class:NVMObject
SetStats	src/NVMObject.cpp	/^void NVMObject_hook::SetStats( Stats *s )$/;"	f	class:NVMObject_hook
SetString	src/Config.cpp	/^void Config::SetString( std::string key, std::string value )$/;"	f	class:Config
SetSystemPtr	SimInterface/GemsInterface/GemsInterface.cpp	/^void GemsInterface::SetSystemPtr( System *system_ptr )$/;"	f	class:GemsInterface
SetTagGenerator	src/NVMObject.cpp	/^void NVMObject::SetTagGenerator( TagGenerator *tg )$/;"	f	class:NVMObject
SetTraceFile	traceReader/NVMainTrace/NVMainTraceReader.cpp	/^void NVMainTraceReader::SetTraceFile( std::string file )$/;"	f	class:NVMainTraceReader
SetTraceFile	traceReader/RubyTrace/RubyTraceReader.cpp	/^void RubyTraceReader::SetTraceFile( std::string file )$/;"	f	class:RubyTraceReader
SetTraceFile	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.cpp	/^void DRAMPower2TraceWriter::SetTraceFile( std::string file )$/;"	f	class:DRAMPower2TraceWriter
SetTraceFile	traceWriter/NVMainTrace/NVMainTraceWriter.cpp	/^void NVMainTraceWriter::SetTraceFile( std::string file )$/;"	f	class:NVMainTraceWriter
SetTraceFile	traceWriter/VerilogTrace/VerilogTraceWriter.cpp	/^void VerilogTraceWriter::SetTraceFile( std::string file )$/;"	f	class:VerilogTraceWriter
SetTranslatedAddress	include/NVMAddress.cpp	/^void NVMAddress::SetTranslatedAddress( uint64_t addrRow, uint64_t addrCol, uint64_t addrBank, $/;"	f	class:NVMAddress
SetTranslationMethod	src/AddressTranslator.cpp	/^void AddressTranslator::SetTranslationMethod( TranslationMethod *m )$/;"	f	class:AddressTranslator
SetType	src/EventQueue.h	/^    void SetType( EventType e ) { type = e; }$/;"	f	class:NVM::Event
SetUnits	src/Stats.h	/^    void SetUnits( std::string u ) { units = u; }$/;"	f	class:NVM::StatBase
SetValid	include/NVMDataBlock.cpp	/^void NVMDataBlock::SetValid( bool valid )$/;"	f	class:NVMDataBlock
SetValue	src/Config.cpp	/^void Config::SetValue( std::string key, std::string value )$/;"	f	class:Config
SetValue	src/Stats.h	/^    void SetValue( StatType val ) { value = val; }$/;"	f	class:NVM::StatBase
SetVariance	Endurance/Distributions/Normal.h	/^    void SetVariance( uint64_t var ) { variance = var; }$/;"	f	class:NVM::NormalDistribution
SetWriteTime	Utils/Caches/CacheBank.cpp	/^void CacheBank::SetWriteTime( uint64_t wtime )$/;"	f	class:CacheBank
SimInterface	src/SimInterface.h	/^    SimInterface( ) { }$/;"	f	class:NVM::SimInterface
SimInterface	src/SimInterface.h	/^class SimInterface$/;"	c	namespace:NVM
SimObject	Simulators/gem5/NVMainControl.py	/^from m5.SimObject import SimObject$/;"	i
StaggerRefresh	src/Params.h	/^    bool StaggerRefresh;$/;"	m	class:NVM::Params
StandardRank	Ranks/StandardRank/StandardRank.cpp	/^StandardRank::StandardRank( )$/;"	f	class:StandardRank
StandardRank	Ranks/StandardRank/StandardRank.h	/^class StandardRank : public Rank$/;"	c	namespace:NVM
StandardRank_State	Ranks/StandardRank/StandardRank.h	/^enum StandardRank_State $/;"	g	namespace:NVM
StartMigration	Decoders/MQMigrator/MQMigrator.cpp	/^void MQMigrator::StartMigration( NVMAddress& promotee, NVMAddress& demotee )$/;"	f	class:MQMigrator
StartMigration	Decoders/Migrator/Migrator.cpp	/^void Migrator::StartMigration( NVMAddress& promotee, NVMAddress& demotee )$/;"	f	class:Migrator
StatBase	src/Stats.h	/^    StatBase( ) { }$/;"	f	class:NVM::StatBase
StatBase	src/Stats.h	/^class StatBase$/;"	c	namespace:NVM
StatName	src/AddressTranslator.cpp	/^std::string AddressTranslator::StatName( )$/;"	f	class:AddressTranslator
StatName	src/AddressTranslator.cpp	/^void AddressTranslator::StatName( std::string name )$/;"	f	class:AddressTranslator
StatName	src/NVMObject.cpp	/^std::string NVMObject::StatName( )$/;"	f	class:NVMObject
StatName	src/NVMObject.cpp	/^std::string NVMObject_hook::StatName( )$/;"	f	class:NVMObject_hook
StatName	src/NVMObject.cpp	/^void NVMObject::StatName( std::string name )$/;"	f	class:NVMObject
StatName	src/NVMObject.cpp	/^void NVMObject_hook::StatName( std::string name )$/;"	f	class:NVMObject_hook
StatType	src/Stats.h	/^typedef void * StatType;$/;"	t	namespace:NVM
Stats	src/Stats.cpp	/^Stats::Stats( )$/;"	f	class:Stats
Stats	src/Stats.h	/^class Stats$/;"	c	namespace:NVM
SubArray	src/SubArray.cpp	/^SubArray::SubArray( )$/;"	f	class:SubArray
SubArray	src/SubArray.h	/^class SubArray : public NVMObject$/;"	c	namespace:NVM
SubArrayState	src/SubArray.h	/^enum SubArrayState $/;"	g	namespace:NVM
Sync	src/EventQueue.cpp	/^void GlobalEventQueue::Sync( )$/;"	f	class:GlobalEventQueue
THRESHOLD_QUEUE	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	17;"	d	file:
TagGenerator	src/TagGenerator.cpp	/^TagGenerator::TagGenerator( int startId )$/;"	f	class:TagGenerator
TagGenerator	src/TagGenerator.h	/^class TagGenerator$/;"	c	namespace:NVM
TraceAddress	Utils/RequestTracer/RequestTracer.cpp	/^void RequestTracer::TraceAddress( NVMainRequest *req, TracedType traceType )$/;"	f	class:RequestTracer
TraceLine	traceReader/TraceLine.cpp	/^TraceLine::TraceLine( )$/;"	f	class:TraceLine
TraceLine	traceReader/TraceLine.h	/^class TraceLine$/;"	c	namespace:NVM
TraceMain	traceSim/traceMain.cpp	/^TraceMain::TraceMain( )$/;"	f	class:TraceMain
TraceMain	traceSim/traceMain.h	/^class TraceMain : public NVMObject$/;"	c	namespace:NVM
TraceReaderFactory	traceReader/TraceReaderFactory.h	/^    TraceReaderFactory( ) { }$/;"	f	class:NVM::TraceReaderFactory
TraceReaderFactory	traceReader/TraceReaderFactory.h	/^class TraceReaderFactory$/;"	c	namespace:NVM
TraceWriterFactory	traceWriter/TraceWriterFactory.h	/^    TraceWriterFactory( ) { }$/;"	f	class:NVM::TraceWriterFactory
TraceWriterFactory	traceWriter/TraceWriterFactory.h	/^class TraceWriterFactory$/;"	c	namespace:NVM
TracedCompletion	Utils/RequestTracer/RequestTracer.h	/^typedef enum  { TracedIssue, TracedCompletion } TracedType;$/;"	e	enum:NVM::__anon1
TracedIssue	Utils/RequestTracer/RequestTracer.h	/^typedef enum  { TracedIssue, TracedCompletion } TracedType;$/;"	e	enum:NVM::__anon1
TracedRequest	Utils/RequestTracer/RequestTracer.cpp	/^RequestTracer::TracedRequest::TracedRequest( )$/;"	f	class:RequestTracer::TracedRequest
TracedRequest	Utils/RequestTracer/RequestTracer.h	/^    class TracedRequest$/;"	c	class:NVM::RequestTracer
TracedType	Utils/RequestTracer/RequestTracer.h	/^typedef enum  { TracedIssue, TracedCompletion } TracedType;$/;"	t	namespace:NVM	typeref:enum:NVM::__anon1
TransactionAvailable	src/MemoryController.cpp	/^bool MemoryController::TransactionAvailable( ncounter_t queueId )$/;"	f	class:MemoryController
Translate	Decoders/DRCDecoder/DRCDecoder.cpp	/^void DRCDecoder::Translate( uint64_t address, uint64_t *row, uint64_t *col, $/;"	f	class:DRCDecoder
Translate	Decoders/MQMigrator/MQMigrator.cpp	/^void MQMigrator::Translate( uint64_t address, uint64_t *row, uint64_t *col, uint64_t *bank,$/;"	f	class:MQMigrator
Translate	Decoders/Migrator/Migrator.cpp	/^void Migrator::Translate( uint64_t address, uint64_t *row, uint64_t *col, uint64_t *bank,$/;"	f	class:Migrator
Translate	Utils/AccessPredictor/PerfectPredictor/PerfectPredictor.cpp	/^uint64_t PerfectPredictor::Translate( NVMainRequest *request )$/;"	f	class:PerfectPredictor
Translate	Utils/AccessPredictor/VariablePredictor/VariablePredictor.cpp	/^uint64_t VariablePredictor::Translate( NVMainRequest *request )$/;"	f	class:VariablePredictor
Translate	src/AddressTranslator.cpp	/^uint64_t AddressTranslator::Translate( NVMainRequest *request )$/;"	f	class:AddressTranslator
Translate	src/AddressTranslator.cpp	/^uint64_t AddressTranslator::Translate( uint64_t address )$/;"	f	class:AddressTranslator
Translate	src/AddressTranslator.cpp	/^void AddressTranslator::Translate( NVMainRequest *request, uint64_t *row, uint64_t *col, uint64_t *bank,$/;"	f	class:AddressTranslator
Translate	src/AddressTranslator.cpp	/^void AddressTranslator::Translate( uint64_t address, uint64_t *row, uint64_t *col, uint64_t *bank,$/;"	f	class:AddressTranslator
TranslationField	src/AddressTranslator.h	/^} TranslationField;$/;"	t	namespace:NVM	typeref:enum:NVM::__anon4
TranslationMethod	src/TranslationMethod.cpp	/^TranslationMethod::TranslationMethod( )$/;"	f	class:TranslationMethod
TranslationMethod	src/TranslationMethod.h	/^class TranslationMethod$/;"	c	namespace:NVM
TryMigration	Utils/CoinMigrator/CoinMigrator.cpp	/^bool CoinMigrator::TryMigration( NVMainRequest *request, bool atomic )$/;"	f	class:CoinMigrator
TryMigration	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^bool MultiQueueMigrator::TryMigration( NVMainRequest *request, bool atomic )$/;"	f	class:MultiQueueMigrator
UNKNOWN_ACCESS	include/NVMainRequest.h	/^    UNKNOWN_ACCESS,     \/* Undefined access right *\/$/;"	e	enum:NVM::NVMAccessType
UNKNOWN_FAILURE	include/FailReasons.h	/^enum FailReasons { UNKNOWN_FAILURE,$/;"	e	enum:NVM::FailReasons
UNSUPPORTED_COMMAND	include/FailReasons.h	/^                   UNSUPPORTED_COMMAND$/;"	e	enum:NVM::FailReasons
USER_ACCESS	include/NVMainRequest.h	/^    USER_ACCESS         \/* User access right *\/$/;"	e	enum:NVM::NVMAccessType
UniformDistribution	Endurance/Distributions/Uniform.cpp	/^UniformDistribution::UniformDistribution( Config *conf )$/;"	f	class:UniformDistribution
UniformDistribution	Endurance/Distributions/Uniform.h	/^class UniformDistribution : public EnduranceDistribution$/;"	c	namespace:NVM
UniformWrites	src/Params.h	/^    bool UniformWrites;$/;"	m	class:NVM::Params
UnsetParent	src/NVMObject.cpp	/^void NVMObject::UnsetParent( )$/;"	f	class:NVMObject
UpdateData	Utils/Caches/CacheBank.cpp	/^bool CacheBank::UpdateData( NVMAddress& addr, NVMDataBlock& data )$/;"	f	class:CacheBank
UpdateEndurance	src/SubArray.cpp	/^ncycle_t SubArray::UpdateEndurance( NVMainRequest *request )$/;"	f	class:SubArray
Upgrade	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^void MultiQueueMigrator::Upgrade(PageType page)$/;"	f	class:MultiQueueMigrator
UseLowPower	src/Params.h	/^    bool UseLowPower;$/;"	m	class:NVM::Params
UsePrecharge	src/Params.h	/^    bool UsePrecharge;$/;"	m	class:NVM::Params
UseRefresh	src/Params.h	/^    bool UseRefresh;$/;"	m	class:NVM::Params
VariablePredictor	Utils/AccessPredictor/VariablePredictor/VariablePredictor.cpp	/^VariablePredictor::VariablePredictor( )$/;"	f	class:VariablePredictor
VariablePredictor	Utils/AccessPredictor/VariablePredictor/VariablePredictor.h	/^class VariablePredictor : public AccessPredictor$/;"	c	namespace:NVM
Vddq	src/Params.h	/^    double Vddq;$/;"	m	class:NVM::Params
VerilogTraceWriter	traceWriter/VerilogTrace/VerilogTraceWriter.cpp	/^VerilogTraceWriter::VerilogTraceWriter( ) : lastCommand(0)$/;"	f	class:VerilogTraceWriter
VerilogTraceWriter	traceWriter/VerilogTrace/VerilogTraceWriter.h	/^class VerilogTraceWriter : public GenericTraceWriter$/;"	c	namespace:NVM
Visualizer	Utils/Visualizer/Visualizer.cpp	/^Visualizer::Visualizer( )$/;"	f	class:Visualizer
Visualizer	Utils/Visualizer/Visualizer.h	/^class Visualizer : public NVMObject$/;"	c	namespace:NVM
Voltage	src/Params.h	/^    double Voltage;$/;"	m	class:NVM::Params
Vssq	src/Params.h	/^    double Vssq;$/;"	m	class:NVM::Params
WPMaxVariance	src/Params.h	/^    ncycle_t WPMaxVariance;$/;"	m	class:NVM::Params
WPVariance	src/Params.h	/^    ncounter_t WPVariance;$/;"	m	class:NVM::Params
WRITE	include/NVMainRequest.h	/^    WRITE,          \/* a.k.a. CAS-W *\/  $/;"	e	enum:NVM::OpType
WRITE_BACK	src/SubArray.h	/^    WRITE_BACK, \/* only modify the row buffer *\/$/;"	e	enum:NVM::WriteMode
WRITE_PRECHARGE	include/NVMainRequest.h	/^    WRITE_PRECHARGE,\/* CAS-W with implicit PRECHARGE *\/ $/;"	e	enum:NVM::OpType
WRITE_THROUGH	src/SubArray.h	/^    WRITE_THROUGH, \/* modify both row buffer and cell *\/$/;"	e	enum:NVM::WriteMode
WasIssued	src/MemoryController.cpp	/^bool WasIssued( NVMainRequest *request ) { return (request->flags & NVMainRequest::FLAG_ISSUED); }$/;"	f
WordModel	Endurance/WordModel/WordModel.cpp	/^WordModel::WordModel( )$/;"	f	class:WordModel
WordModel	Endurance/WordModel/WordModel.h	/^class WordModel : public EnduranceModel$/;"	c	namespace:NVM
Write	Banks/CachedDDR3Bank/CachedDDR3Bank.cpp	/^bool CachedDDR3Bank::Write( NVMainRequest *request )$/;"	f	class:CachedDDR3Bank
Write	Banks/DDR3Bank/DDR3Bank.cpp	/^bool DDR3Bank::Write( NVMainRequest *request )$/;"	f	class:DDR3Bank
Write	DataEncoders/FlipNWrite/FlipNWrite.cpp	/^ncycle_t FlipNWrite::Write( NVMainRequest *request ) $/;"	f	class:FlipNWrite
Write	Endurance/BitModel/BitModel.cpp	/^ncycles_t BitModel::Write( NVMainRequest *request, NVMDataBlock& oldData ) $/;"	f	class:BitModel
Write	Endurance/ByteModel/ByteModel.cpp	/^ncycles_t ByteModel::Write( NVMainRequest *request, NVMDataBlock& oldData ) $/;"	f	class:ByteModel
Write	Endurance/NullModel/NullModel.cpp	/^ncycles_t NullModel::Write( NVMainRequest* \/*request*\/, NVMDataBlock& \/*oldData*\/ ) $/;"	f	class:NullModel
Write	Endurance/RowModel/RowModel.cpp	/^ncycles_t RowModel::Write( NVMainRequest *request, NVMDataBlock& \/*oldData*\/ ) $/;"	f	class:RowModel
Write	Endurance/WordModel/WordModel.cpp	/^ncycles_t WordModel::Write( NVMainRequest *request, NVMDataBlock& \/*oldData*\/ ) $/;"	f	class:WordModel
Write	Ranks/StandardRank/StandardRank.cpp	/^bool StandardRank::Write( NVMainRequest *request )$/;"	f	class:StandardRank
Write	Utils/Caches/CacheBank.cpp	/^bool CacheBank::Write( NVMAddress& addr, NVMDataBlock& data )$/;"	f	class:CacheBank
Write	src/DataEncoder.cpp	/^ncycle_t DataEncoder::Write( NVMainRequest* \/*request*\/ )$/;"	f	class:DataEncoder
Write	src/SubArray.cpp	/^bool SubArray::Write( NVMainRequest *request )$/;"	f	class:SubArray
WriteAllBits	src/Params.h	/^    bool WriteAllBits; \/\/ Set false to calculate write energy on a per-bit basis$/;"	m	class:NVM::Params
WriteCellData	src/SubArray.cpp	49;"	d	file:
WriteCellData2	src/SubArray.cpp	/^ncycle_t SubArray::WriteCellData2( NVMainRequest *request )$/;"	f	class:SubArray
WriteMode	src/SubArray.h	/^enum WriteMode $/;"	g	namespace:NVM
WritePausing	src/Params.h	/^    bool WritePausing;$/;"	m	class:NVM::Params
WriteTraceLine	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.cpp	/^void DRAMPower2TraceWriter::WriteTraceLine( std::ostream& stream, TraceLine *line )$/;"	f	class:DRAMPower2TraceWriter
WriteTraceLine	traceWriter/NVMainTrace/NVMainTraceWriter.cpp	/^void NVMainTraceWriter::WriteTraceLine( std::ostream& stream, TraceLine *line )$/;"	f	class:NVMainTraceWriter
WriteTraceLine	traceWriter/VerilogTrace/VerilogTraceWriter.cpp	/^void VerilogTraceWriter::WriteTraceLine( std::ostream& stream, TraceLine *line )$/;"	f	class:VerilogTraceWriter
_AddStat	src/Stats.h	46;"	d
_FindChild	src/NVMObject.cpp	/^NVMObject *NVMObject::_FindChild( NVMainRequest *req, const char *childClass )$/;"	f	class:NVMObject
__ADDRESSTRANSLATOR_H__	src/AddressTranslator.h	37;"	d
__BANKFACTORY_H__	Banks/BankFactory.h	35;"	d
__BANK_H__	src/Bank.h	37;"	d
__BITMODEL_H__	Endurance/BitModel/BitModel.h	35;"	d
__BYTEMODEL_H__	Endurance/ByteModel/ByteModel.h	35;"	d
__CACHEDDDR3BANK_H__	Banks/CachedDDR3Bank/CachedDDR3Bank.h	37;"	d
__COIN_MIGRATOR_H__	Decoders/Migrator/Migrator.h	35;"	d
__CONFIG_H__	src/Config.h	35;"	d
__CYCLER_H__	src/NVMObject.h	37;"	d
__DATAENCODERFACTORY_H__	DataEncoders/DataEncoderFactory.h	35;"	d
__DATAENCODER_H__	src/DataEncoder.h	35;"	d
__DDR3BANK_H__	Banks/DDR3Bank/DDR3Bank.h	37;"	d
__DECODERFACTORY_H__	Decoders/DecoderFactory.h	35;"	d
__DRAMPOWER2TRACEWRITER_H__	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	35;"	d
__ENDURANCEDISTRIBUTIONFACTORY_H__	Endurance/EnduranceDistributionFactory.h	35;"	d
__ENDURANCEDISTRIBUTION_H__	src/EnduranceDistribution.h	35;"	d
__ENDURANCEMODELFACTORY_H__	Endurance/EnduranceModelFactory.h	35;"	d
__ENDURANCEMODEL_H__	src/EnduranceModel.h	35;"	d
__FAULTMODEL_H__	src/FaultModel.h	35;"	d
__FRFCFS_H__	MemControl/FRFCFS/FRFCFS.h	35;"	d
__FRFCFS_WQF_WQF_H__	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	37;"	d
__GENERICTRACEREADER_H__	traceReader/GenericTraceReader.h	35;"	d
__GENERICTRACEWRITER_H__	traceWriter/GenericTraceWriter.h	35;"	d
__INCLUDE_FAIL_REASONS_H__	include/FailReasons.h	35;"	d
__INCLUDE_NVMTYPES_H__	include/NVMTypes.h	35;"	d
__INTERCONNECTFACTORY_H__	Interconnect/InterconnectFactory.h	35;"	d
__INTERCONNECT_H__	src/Interconnect.h	35;"	d
__INTERCONNECT_OFFCHIPBUS_H__	Interconnect/OffChipBus/OffChipBus.h	35;"	d
__INTERCONNECT_ONCHIPBUS_H__	Interconnect/OnChipBus/OnChipBus.h	35;"	d
__MEMCONTROL_ABSTRACTDRAMCACHE_H__	MemControl/DRAMCache/AbstractDRAMCache.h	4;"	d
__MEMCONTROL_BASICDRC_H__	MemControl/LH-Cache/LH-Cache.h	35;"	d
__MEMCONTROL_DRAMCACHE_H__	MemControl/DRAMCache/DRAMCache.h	35;"	d
__MEMCONTROL_DRCDECODER_H__	Decoders/DRCDecoder/DRCDecoder.h	35;"	d
__MEMCONTROL_FCFS_H__	MemControl/FCFS/FCFS.h	35;"	d
__MEMCONTROL_LOCACHE_H__	MemControl/LO-Cache/LO-Cache.h	36;"	d
__MEMCONTROL_PREDICTORDRC_H__	MemControl/PredictorDRC/PredictorDRC.h	35;"	d
__MEMORYCONTROLLERFACTORY_H__	MemControl/MemoryControllerFactory.h	35;"	d
__MEMORYCONTROLLER_H__	src/MemoryController.h	37;"	d
__MEM_NVMAIN_MEM_HH__	Simulators/gem5/nvmain_mem.hh	46;"	d
__MEM_RUBY_SYSTEM_NVMAIN_CONTROL_HH__	Simulators/gem5/NVMainControl.hh	63;"	d
__MULTIQUEUE_MIGRATOR_H__	Decoders/MQMigrator/MQMigrator.h	8;"	d
__NORMALDISTRIBUTION_H__	Endurance/Distributions/Normal.h	35;"	d
__NULLINTERFACE_H__	SimInterface/NullInterface/NullInterface.h	35;"	d
__NULLMODEL_H__	Endurance/NullModel/NullModel.h	35;"	d
__NVMADDRESS_H__	include/NVMAddress.h	35;"	d
__NVMAINREQUESTzz_H__	include/NVMainRequest.h	35;"	d
__NVMAINTRACEREADER_H__	traceReader/NVMainTrace/NVMainTraceReader.h	35;"	d
__NVMAINTRACEWRITER_H__	traceWriter/NVMainTrace/NVMainTraceWriter.h	35;"	d
__NVMAIN_EVENTQUEUE_H__	src/EventQueue.h	35;"	d
__NVMAIN_FLIPNWRITE_H__	DataEncoders/FlipNWrite/FlipNWrite.h	35;"	d
__NVMAIN_GEMS_H__	SimInterface/GemsInterface/GemsInterface.h	35;"	d
__NVMAIN_HELPERS_H__	include/NVMHelpers.h	35;"	d
__NVMAIN_H__	NVM/nvmain.h	35;"	d
__NVMAIN_PREFETCHER_H__	src/Prefetcher.h	35;"	d
__NVMAIN_SIMINTERFACE_GEM5_H__	SimInterface/Gem5Interface/Gem5Interface.h	35;"	d
__NVMAIN_TAGGENERATOR_H__	src/TagGenerator.h	35;"	d
__NVMAIN_UTILS_CACHES_CACHEBANK_H__	Utils/Caches/CacheBank.h	35;"	d
__NVMAIN_UTILS_COINMIGRATOR_H__	Utils/CoinMigrator/CoinMigrator.h	35;"	d
__NVMAIN_UTILS_HOOKFACTORY_H__	Utils/HookFactory.h	35;"	d
__NVMAIN_UTILS_MULTIQUEUEMIGRATOR_H__	Utils/MultiQueueMigrator/MultiQueueMigrator.h	9;"	d
__NVMAIN_UTILS_POSTTRACE_H__	Utils/PostTrace/PostTrace.h	35;"	d
__NVMAIN_UTILS_REQUESTTRACER_H__	Utils/RequestTracer/RequestTracer.h	35;"	d
__NVMAIN_UTILS_VISUALIZER_H__	Utils/Visualizer/Visualizer.h	35;"	d
__NVMDATABLOCK_H__	include/NVMDataBlock.h	35;"	d
__NVM_DEBUG_H__	src/Debug.h	37;"	d
__NVM_PARAMS_H__	src/Params.h	37;"	d
__PERFECTMEMORY_H__	MemControl/PerfectMemory/PerfectMemory.h	35;"	d
__PREFETCHERFACTORY_H__	Prefetchers/PrefetcherFactory.h	35;"	d
__PREFETCHERS_NAIVEPREFETCHER_H__	Prefetchers/NaivePrefetcher/NaivePrefetcher.h	35;"	d
__PREFETCHERS_STEMS_H__	Prefetchers/STeMS/STeMS.h	35;"	d
__RANKFACTORY_H__	Ranks/RankFactory.h	35;"	d
__RANK_H__	src/Rank.h	37;"	d
__READRUBYTRACE_H__	traceReader/RubyTrace/RubyTraceReader.h	35;"	d
__ROWMODEL_H__	Endurance/RowModel/RowModel.h	35;"	d
__SIMINTERFACE_H__	src/SimInterface.h	35;"	d
__SRC_STATS_H__	src/Stats.h	35;"	d
__STANDARDRANK_H__	Ranks/StandardRank/StandardRank.h	37;"	d
__SUBARRAY_H__	src/SubArray.h	35;"	d
__TRACELINE_H__	traceReader/TraceLine.h	35;"	d
__TRACEREADER_TRACEREADERFACTORY_H__	traceReader/TraceReaderFactory.h	35;"	d
__TRACESIM_TRACEMAIN_H__	traceSim/traceMain.h	37;"	d
__TRACEWRITER_TRACEWRITERFACTORY_H__	traceWriter/TraceWriterFactory.h	35;"	d
__TRANSLATIONMETHOD_H__	src/TranslationMethod.h	37;"	d
__UNIFORMDISTRIBUTION_H__	Endurance/Distributions/Uniform.h	35;"	d
__UTILS_ACCESSPREDICTORFACTORY_H__	Utils/AccessPredictor/AccessPredictorFactory.h	35;"	d
__UTILS_ACCESSPREDICTOR_H__	Utils/AccessPredictor/AccessPredictor.h	35;"	d
__UTILS_MISSMAP_H__	MemControl/MissMap/MissMap.h	35;"	d
__UTILS_PERFECTPREDICTOR_H__	Utils/AccessPredictor/PerfectPredictor/PerfectPredictor.h	35;"	d
__UTILS_VARIABLEPREDICTOR_H__	Utils/AccessPredictor/VariablePredictor/VariablePredictor.h	35;"	d
__VERILOGTRACEWRITER_H__	traceWriter/VerilogTrace/VerilogTraceWriter.h	35;"	d
__WORDMODEL_H__	Endurance/WordModel/WordModel.h	35;"	d
__init__	Simulators/gem5/NVMainControl.py	/^    def __init__(self, *args, **kwargs):$/;"	m	class:NVMMemoryControl
__init__	Simulators/gem5/NVMainMemory.py	/^    def __init__(self, *args, **kwargs):$/;"	m	class:NVMainMemory
access	include/NVMainRequest.h	/^    NVMAccessType access;          \/\/< User or kernel mode access$/;"	m	class:NVM::NVMainRequest
accessCounts	src/SimInterface.h	/^    std::map< uint64_t, unsigned int > accessCounts;$/;"	m	class:NVM::SimInterface
accessTime	Utils/Caches/CacheBank.h	/^    uint64_t accessTime, stateTimer;$/;"	m	class:NVM::CacheBank
accuracy	Utils/AccessPredictor/VariablePredictor/VariablePredictor.h	/^    double accuracy;$/;"	m	class:NVM::VariablePredictor
actWaitAverage	Banks/DDR3Bank/DDR3Bank.h	/^    double actWaitAverage;$/;"	m	class:NVM::DDR3Bank
actWaitAverage	Ranks/StandardRank/StandardRank.h	/^    double actWaitAverage;$/;"	m	class:NVM::StandardRank
actWaitAverage	src/SubArray.h	/^    double actWaitAverage;$/;"	m	class:NVM::SubArray
actWaitTotal	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t actWaitTotal;$/;"	m	class:NVM::DDR3Bank
actWaitTotal	Ranks/StandardRank/StandardRank.h	/^    ncounter_t actWaitTotal;$/;"	m	class:NVM::StandardRank
actWaitTotal	src/SubArray.h	/^    ncounter_t actWaitTotal;$/;"	m	class:NVM::SubArray
actWaits	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t actWaits;$/;"	m	class:NVM::DDR3Bank
actWaits	Ranks/StandardRank/StandardRank.h	/^    ncounter_t actWaits;$/;"	m	class:NVM::StandardRank
actWaits	src/SubArray.h	/^    ncounter_t actWaits;$/;"	m	class:NVM::SubArray
activateEnergy	Ranks/StandardRank/StandardRank.h	/^    double totalEnergy, backgroundEnergy, activateEnergy, burstEnergy, refreshEnergy;$/;"	m	class:NVM::StandardRank
activatePower	Ranks/StandardRank/StandardRank.h	/^    double totalPower, backgroundPower, activatePower, burstPower, refreshPower;$/;"	m	class:NVM::StandardRank
activateQueued	src/MemoryController.h	/^    bool **activateQueued;$/;"	m	class:NVM::MemoryController
activates	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::DDR3Bank
activates	src/SubArray.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::SubArray
activeCycles	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t activeCycles;$/;"	m	class:NVM::DDR3Bank
activeCycles	Ranks/StandardRank/StandardRank.h	/^    ncounter_t activeCycles;$/;"	m	class:NVM::StandardRank
activeEnergy	Banks/DDR3Bank/DDR3Bank.h	/^    double activeEnergy;$/;"	m	class:NVM::DDR3Bank
activeEnergy	src/SubArray.h	/^    double activeEnergy;$/;"	m	class:NVM::SubArray
activePower	Banks/DDR3Bank/DDR3Bank.h	/^    double activePower;$/;"	m	class:NVM::DDR3Bank
activeSubArray	src/MemoryController.h	/^    ncounter_t ***activeSubArray;$/;"	m	class:NVM::MemoryController
activeSubArrayQueue	Banks/DDR3Bank/DDR3Bank.h	/^    std::deque<ncounter_t> activeSubArrayQueue;$/;"	m	class:NVM::DDR3Bank
addStat	src/Stats.cpp	/^void Stats::addStat( StatType stat, StatType resetValue, std::string statType, size_t typeSize, std::string name, std::string units )$/;"	f	class:Stats
address	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    NVMAddress address;$/;"	m	struct:NVM::CachedRowBuffer
address	Prefetchers/STeMS/STeMS.h	/^    uint64_t address;$/;"	m	struct:NVM::PatternSequence
address	Utils/Caches/CacheBank.h	/^    NVMAddress address;$/;"	m	struct:NVM::CacheEntry
address	Utils/Caches/CacheBank.h	/^    NVMAddress address;$/;"	m	struct:NVM::CacheRequest
address	include/NVMainRequest.h	/^    NVMAddress address;            \/\/< Address of request$/;"	m	class:NVM::NVMainRequest
address	traceReader/TraceLine.h	/^    NVMAddress address;$/;"	m	class:NVM::TraceLine
allocationReadsHisto	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    std::string allocationReadsHisto;$/;"	m	class:NVM::CachedDDR3Bank
allocationReadsMap	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    std::map<uint64_t, uint64_t> allocationReadsMap; \/\/ Number of reads in an allocation, Count$/;"	m	class:NVM::CachedDDR3Bank
allocationWritesHisto	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    std::string allocationWritesHisto;$/;"	m	class:NVM::CachedDDR3Bank
allocationWritesMap	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    std::map<uint64_t, uint64_t> allocationWritesMap;$/;"	m	class:NVM::CachedDDR3Bank
areNSlotsAvailable	Simulators/gem5/NVMainControl.cc	/^NVMainControl::areNSlotsAvailable(int n)$/;"	f	class:NVMainControl
arrivalCycle	include/NVMainRequest.h	/^    ncycle_t arrivalCycle;         \/\/< When the request arrived at the memory controller$/;"	m	class:NVM::NVMainRequest
atomic	Simulators/gem5/nvmain_mem.hh	/^        bool atomic;$/;"	m	struct:NVMainMemory::NVMainMemoryRequest
atomic_latency	Simulators/gem5/NVMainMemory.py	/^    atomic_latency = Param.Latency('30ns', "Request latency in atomic mode")$/;"	v	class:NVMainMemory
atomic_mode	Simulators/gem5/NVMainMemory.py	/^    atomic_mode = Param.Bool(False, "Enable to use NVMain in atomic mode rather than latency\/variance")$/;"	v	class:NVMainMemory
atomic_variance	Simulators/gem5/NVMainMemory.py	/^    atomic_variance = Param.Latency('30ns', "Request latency in atomic mode")$/;"	v	class:NVMainMemory
averageEndurance	Banks/DDR3Bank/DDR3Bank.h	/^    uint64_t averageEndurance, worstCaseEndurance;$/;"	m	class:NVM::DDR3Bank
averageEndurance	src/SubArray.h	/^    uint64_t worstCaseEndurance, averageEndurance;$/;"	m	class:NVM::SubArray
averageFillLatency	MemControl/LH-Cache/LH-Cache.h	/^    double averageFillLatency, averageFillQueueLatency;$/;"	m	class:NVM::LH_Cache
averageFillQueueLatency	MemControl/LH-Cache/LH-Cache.h	/^    double averageFillLatency, averageFillQueueLatency;$/;"	m	class:NVM::LH_Cache
averageHitLatency	MemControl/LH-Cache/LH-Cache.h	/^    double averageHitLatency, averageHitQueueLatency;$/;"	m	class:NVM::LH_Cache
averageHitQueueLatency	MemControl/LH-Cache/LH-Cache.h	/^    double averageHitLatency, averageHitQueueLatency;$/;"	m	class:NVM::LH_Cache
averageLatency	MemControl/FCFS/FCFS.h	/^    double averageLatency, averageQueueLatency, averageTotalLatency;$/;"	m	class:NVM::FCFS
averageLatency	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    double   averageLatency, averageQueueLatency, averageTotalLatency;$/;"	m	class:NVM::FRFCFS_WQF
averageLatency	MemControl/FRFCFS/FRFCFS.h	/^    double averageLatency, averageQueueLatency, averageTotalLatency;$/;"	m	class:NVM::FRFCFS
averageMMLatency	MemControl/LH-Cache/LH-Cache.h	/^    double averageMMLatency, averageMMQueueLatency;$/;"	m	class:NVM::LH_Cache
averageMMQueueLatency	MemControl/LH-Cache/LH-Cache.h	/^    double averageMMLatency, averageMMQueueLatency;$/;"	m	class:NVM::LH_Cache
averageMissLatency	MemControl/LH-Cache/LH-Cache.h	/^    double averageMissLatency, averageMissQueueLatency;$/;"	m	class:NVM::LH_Cache
averageMissQueueLatency	MemControl/LH-Cache/LH-Cache.h	/^    double averageMissLatency, averageMissQueueLatency;$/;"	m	class:NVM::LH_Cache
averagePausedRequestProgress	src/SubArray.h	/^    double averagePausedRequestProgress;$/;"	m	class:NVM::SubArray
averagePausesPerRequest	src/SubArray.h	/^    double averagePausesPerRequest;$/;"	m	class:NVM::SubArray
averageQueueLatency	MemControl/FCFS/FCFS.h	/^    double averageLatency, averageQueueLatency, averageTotalLatency;$/;"	m	class:NVM::FCFS
averageQueueLatency	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    double   averageLatency, averageQueueLatency, averageTotalLatency;$/;"	m	class:NVM::FRFCFS_WQF
averageQueueLatency	MemControl/FRFCFS/FRFCFS.h	/^    double averageLatency, averageQueueLatency, averageTotalLatency;$/;"	m	class:NVM::FRFCFS
averageTotalLatency	MemControl/FCFS/FCFS.h	/^    double averageLatency, averageQueueLatency, averageTotalLatency;$/;"	m	class:NVM::FCFS
averageTotalLatency	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    double   averageLatency, averageQueueLatency, averageTotalLatency;$/;"	m	class:NVM::FRFCFS_WQF
averageTotalLatency	MemControl/FRFCFS/FRFCFS.h	/^    double averageLatency, averageQueueLatency, averageTotalLatency;$/;"	m	class:NVM::FRFCFS
averageWriteIterations	src/SubArray.h	/^    ncounter_t averageWriteIterations;$/;"	m	class:NVM::SubArray
averageWriteTime	src/SubArray.h	/^    double averageWriteTime;$/;"	m	class:NVM::SubArray
average_drain_cycles	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    double   average_drain_cycles;$/;"	m	class:NVM::FRFCFS_WQF
average_drain_spacing	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    double   average_drain_spacing;$/;"	m	class:NVM::FRFCFS_WQF
average_predrain_readqueue_size	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    double   average_predrain_readqueue_size;$/;"	m	class:NVM::FRFCFS_WQF
average_read_spacing	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    double   average_read_spacing;$/;"	m	class:NVM::FRFCFS_WQF
average_reads_during_drain	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    double   average_reads_during_drain;$/;"	m	class:NVM::FRFCFS_WQF
average_writes_per_drain	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    double   average_writes_per_drain;$/;"	m	class:NVM::FRFCFS_WQF
backgroundEnergy	Ranks/StandardRank/StandardRank.h	/^    double totalEnergy, backgroundEnergy, activateEnergy, burstEnergy, refreshEnergy;$/;"	m	class:NVM::StandardRank
backgroundPower	Ranks/StandardRank/StandardRank.h	/^    double totalPower, backgroundPower, activatePower, burstPower, refreshPower;$/;"	m	class:NVM::StandardRank
bandwidth	Banks/DDR3Bank/DDR3Bank.h	/^    double bandwidth;$/;"	m	class:NVM::DDR3Bank
bank	include/NVMAddress.h	/^    uint64_t bank;$/;"	m	class:NVM::NVMAddress
bankCount	Ranks/StandardRank/StandardRank.h	/^    ncounter_t bankCount;$/;"	m	class:NVM::StandardRank
bankEnergy	Banks/DDR3Bank/DDR3Bank.h	/^    double bankEnergy;$/;"	m	class:NVM::DDR3Bank
bankId	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t bankId;$/;"	m	class:NVM::DDR3Bank
bankId	src/Bank.h	/^    ncounter_t bankId;$/;"	m	class:NVM::Bank
bankLocked	MemControl/LH-Cache/LH-Cache.h	/^    bool **bankLocked;$/;"	m	class:NVM::LH_Cache
bankName	src/Bank.h	/^    std::string bankName;$/;"	m	class:NVM::Bank
bankNeedRefresh	src/MemoryController.h	/^    bool **bankNeedRefresh;$/;"	m	class:NVM::MemoryController
bankPower	Banks/DDR3Bank/DDR3Bank.h	/^    double bankPower;$/;"	m	class:NVM::DDR3Bank
bank_bit_0	Simulators/gem5/NVMainControl.py	/^    bank_bit_0 = Param.Int(8, "");$/;"	v	class:NVMMemoryControl
bank_busy_time	Simulators/gem5/NVMainControl.py	/^    bank_busy_time = Param.Int(11, "");$/;"	v	class:NVMMemoryControl
bank_queue_size	Simulators/gem5/NVMainControl.py	/^    bank_queue_size = Param.Int(12, "");$/;"	v	class:NVMMemoryControl
banks	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t ranks, banks;$/;"	m	class:NVM::LO_Cache
banksPerRefresh	Ranks/StandardRank/StandardRank.h	/^    ncounter_t banksPerRefresh;$/;"	m	class:NVM::StandardRank
banks_per_rank	Simulators/gem5/NVMainControl.py	/^    banks_per_rank = Param.Int(8, "");$/;"	v	class:NVMMemoryControl
basic_bus_busy_time	Simulators/gem5/NVMainControl.py	/^    basic_bus_busy_time = Param.Int(2, "");$/;"	v	class:NVMMemoryControl
bit	include/NVMAddress.h	/^    uint64_t bit;$/;"	m	class:NVM::NVMAddress
bitCompareSwapWrites	DataEncoders/FlipNWrite/FlipNWrite.h	/^    uint64_t bitCompareSwapWrites;$/;"	m	class:NVM::FlipNWrite
bitWidths	src/TranslationMethod.h	/^    unsigned int bitWidths[6];$/;"	m	class:NVM::TranslationMethod
bitsFlipped	DataEncoders/FlipNWrite/FlipNWrite.h	/^    uint64_t bitsFlipped;$/;"	m	class:NVM::FlipNWrite
bufferReadLatency	Utils/CoinMigrator/CoinMigrator.h	/^    ncycle_t bufferReadLatency;$/;"	m	class:NVM::CoinMigrator
bufferReadLatency	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    ncycle_t bufferReadLatency;$/;"	m	class:NVM::MultiQueueMigrator
bufferedReads	Utils/CoinMigrator/CoinMigrator.h	/^    ncounter_t bufferedReads;$/;"	m	class:NVM::CoinMigrator
bufferedReads	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    ncounter_t bufferedReads;$/;"	m	class:NVM::MultiQueueMigrator
bulkCmd	include/NVMainRequest.h	/^    BulkCommand bulkCmd;           \/\/< Bulk Commands (i.e., Read+Precharge, Write+Precharge, etc)$/;"	m	class:NVM::NVMainRequest
burstCount	include/NVMainRequest.h	/^    ncounter_t burstCount;         \/\/< Number of bursts (used for variable-size requests.$/;"	m	class:NVM::NVMainRequest
burstEnergy	Banks/DDR3Bank/DDR3Bank.h	/^    double burstEnergy;$/;"	m	class:NVM::DDR3Bank
burstEnergy	Ranks/StandardRank/StandardRank.h	/^    double totalEnergy, backgroundEnergy, activateEnergy, burstEnergy, refreshEnergy;$/;"	m	class:NVM::StandardRank
burstEnergy	src/SubArray.h	/^    double burstEnergy;$/;"	m	class:NVM::SubArray
burstLength	src/AddressTranslator.h	/^    int burstLength;$/;"	m	class:NVM::AddressTranslator
burstPower	Banks/DDR3Bank/DDR3Bank.h	/^    double burstPower;$/;"	m	class:NVM::DDR3Bank
burstPower	Ranks/StandardRank/StandardRank.h	/^    double totalPower, backgroundPower, activatePower, burstPower, refreshPower;$/;"	m	class:NVM::StandardRank
busBurstLength	Utils/Visualizer/Visualizer.h	/^    ncycle_t busBurstLength;$/;"	m	class:NVM::Visualizer
busWidth	Ranks/StandardRank/StandardRank.h	/^    ncounter_t busWidth;$/;"	m	class:NVM::StandardRank
busWidth	src/AddressTranslator.h	/^    int busWidth;$/;"	m	class:NVM::AddressTranslator
cacheEntry	Utils/Caches/CacheBank.h	/^    CacheEntry **cacheEntry;$/;"	m	class:NVM::CacheBank
cachedRowBuffer	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    CachedRowBuffer **cachedRowBuffer;$/;"	m	class:NVM::CachedDDR3Bank
cachelineSize	Decoders/DRCDecoder/DRCDecoder.h	/^    uint64_t cachelineSize;$/;"	m	class:NVM::DRCDecoder
cachelineSize	Utils/Caches/CacheBank.h	/^    uint64_t numSets, numAssoc, cachelineSize;$/;"	m	class:NVM::CacheBank
cancelCountHisto	src/SubArray.h	/^    std::string cancelCountHisto;$/;"	m	class:NVM::SubArray
cancelCountMap	src/SubArray.h	/^    std::map<uint64_t, uint64_t> cancelCountMap;$/;"	m	class:NVM::SubArray
cancellations	include/NVMainRequest.h	/^    ncycle_t cancellations;        \/\/< Number of times this request was cancelled$/;"	m	class:NVM::NVMainRequest
cancelledWriteTime	src/SubArray.h	/^    ncounter_t cancelledWriteTime;$/;"	m	class:NVM::SubArray
cancelledWrites	src/SubArray.h	/^    ncounter_t cancelledWrites;$/;"	m	class:NVM::SubArray
channel	include/NVMAddress.h	/^    uint64_t channel;$/;"	m	class:NVM::NVMAddress
channelConfig	NVM/nvmain.h	/^    Config **channelConfig;$/;"	m	class:NVM::NVMain
channelNumber	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^		uint64_t channelNumber;$/;"	m	struct:NVM::MultiQueueMigrator::__anon3
checkcount	Tests/Regressions.py	/^            checkcount = checkcount + 1$/;"	v
checkcount	Tests/Regressions.py	/^        checkcount = 0$/;"	v
checkcounter	Tests/Regressions.py	/^                                checkcounter = checkcounter + 1$/;"	v
checkcounter	Tests/Regressions.py	/^                        checkcounter = checkcounter + 1$/;"	v
checkcounter	Tests/Regressions.py	/^        checkcounter = 0$/;"	v
checkstat	Tests/Regressions.py	/^                        checkstat = check.split(' ')[0]$/;"	v
checkvalue	Tests/Regressions.py	/^                        checkvalue = float(''.join(c for c in check.split(' ')[1] if fval.match(c)))$/;"	v
children	src/NVMObject.h	/^    std::vector<NVMObject_hook *> children;$/;"	m	class:NVM::NVMObject
cleanupPriority	src/MemoryController.h	/^const int cleanupPriority = -10;$/;"	m	namespace:NVM
clearStats	Simulators/gem5/NVMainControl.cc	/^NVMainControl::clearStats() const$/;"	f	class:NVMainControl
clock	Simulators/gem5/nvmain_mem.hh	/^    Tick clock;$/;"	m	class:NVMainMemory
clockEvent	Simulators/gem5/nvmain_mem.hh	/^    EventWrapper<NVMainMemory, &NVMainMemory::tick> clockEvent;$/;"	m	class:NVMainMemory
col	include/NVMAddress.h	/^    uint64_t col;$/;"	m	class:NVM::NVMAddress
colEnd	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t colEnd;$/;"	m	struct:NVM::CachedRowBuffer
colStart	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t colStart;$/;"	m	struct:NVM::CachedRowBuffer
command	Tests/Regressions.py	/^        command = [nvmainexec, testdata["tests"][idx]["config"], trace, testdata["tests"][idx]["cycles"]]$/;"	v
commandQueueCount	src/MemoryController.h	/^    ncounter_t commandQueueCount;$/;"	m	class:NVM::MemoryController
commandQueuePriority	src/MemoryController.h	/^const int commandQueuePriority = 40;$/;"	m	namespace:NVM
commandQueues	src/MemoryController.h	/^    std::deque<NVMainRequest *> *commandQueues;$/;"	m	class:NVM::MemoryController
common_interval	Scripts/StatsParser.py	/^        common_interval = max_int[index]$/;"	v
common_interval	Scripts/StatsParser.py	/^common_interval = 9999999$/;"	v
completionCycle	include/NVMainRequest.h	/^    ncycle_t completionCycle;      \/\/< When the request was sent back to the requestor$/;"	m	class:NVM::NVMainRequest
conf	Interconnect/OffChipBus/OffChipBus.h	/^    Config *conf;$/;"	m	class:NVM::OffChipBus
conf	Interconnect/OnChipBus/OnChipBus.h	/^    Config *conf;$/;"	m	class:NVM::OnChipBus
conf	Ranks/StandardRank/StandardRank.h	/^    Config *conf;$/;"	m	class:NVM::StandardRank
conf	src/SimInterface.h	/^    Config *conf;$/;"	m	class:NVM::SimInterface
conf	src/SubArray.h	/^    Config *conf;$/;"	m	class:NVM::SubArray
config	Endurance/Distributions/Normal.h	/^    Config *config;$/;"	m	class:NVM::NormalDistribution
config	Endurance/Distributions/Uniform.h	/^    Config *config;$/;"	m	class:NVM::UniformDistribution
config	NVM/nvmain.h	/^    Config *config;$/;"	m	class:NVM::NVMain
config	Simulators/gem5/NVMainControl.py	/^    config = Param.String("NULL", "")$/;"	v	class:NVMMemoryControl
config	Simulators/gem5/NVMainMemory.py	/^    config = Param.String("", "")$/;"	v	class:NVMainMemory
config	src/FaultModel.h	/^    Config *config;$/;"	m	class:NVM::FaultModel
config	src/MemoryController.h	/^    Config *config;$/;"	m	class:NVM::MemoryController
configSet	Interconnect/OffChipBus/OffChipBus.h	/^    bool configSet;$/;"	m	class:NVM::OffChipBus
configSet	Interconnect/OnChipBus/OnChipBus.h	/^    bool configSet;$/;"	m	class:NVM::OnChipBus
configparams	Simulators/gem5/NVMainControl.py	/^    configparams = Param.String("", "")$/;"	v	class:NVMMemoryControl
configparams	Simulators/gem5/NVMainMemory.py	/^    configparams = Param.String("", "")$/;"	v	class:NVMainMemory
configvalues	Simulators/gem5/NVMainControl.py	/^    configvalues = Param.String("", "")$/;"	v	class:NVMMemoryControl
configvalues	Simulators/gem5/NVMainMemory.py	/^    configvalues = Param.String("", "")$/;"	v	class:NVMainMemory
count	src/TranslationMethod.h	/^    uint64_t count[6];$/;"	m	class:NVM::TranslationMethod
cpu_insts	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t cpu_insts;$/;"	m	class:NVM::FRFCFS
create	Simulators/gem5/NVMainControl.cc	/^NVMMemoryControlParams::create()$/;"	f	class:NVMMemoryControlParams
create	Simulators/gem5/nvmain_mem.cc	/^NVMainMemoryParams::create()$/;"	f	class:NVMainMemoryParams
csvfile	Scripts/StatsParser.py	/^csvfile = open(options.output, 'w')$/;"	v
curQueue	src/MemoryController.h	/^    ncounter_t curQueue;$/;"	m	class:NVM::MemoryController
currentCycle	src/EventQueue.h	/^    ncycle_t currentCycle; $/;"	m	class:NVM::EventQueue
currentCycle	src/EventQueue.h	/^    ncycle_t currentCycle;$/;"	m	class:NVM::GlobalEventQueue
currentHookType	src/NVMObject.h	/^    HookType hookType, currentHookType;$/;"	m	class:NVM::NVMObject
currentPromotionPage	Utils/CoinMigrator/CoinMigrator.h	/^    ncounter_t currentPromotionPage;$/;"	m	class:NVM::CoinMigrator
currentPromotionPage	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    ncounter_t currentPromotionPage;$/;"	m	class:NVM::MultiQueueMigrator
currentTime	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^	uint64_t currentTime;$/;"	m	class:NVM::MultiQueueMigrator
cxx_class	Simulators/gem5/NVMainControl.py	/^    cxx_class = 'NVMainControl'$/;"	v	class:NVMMemoryControl
cxx_header	Simulators/gem5/NVMainControl.py	/^    cxx_header = "Simulators\/gem5\/NVMainControl.hh"$/;"	v	class:NVMMemoryControl
cxx_header	Simulators/gem5/NVMainMemory.py	/^    cxx_header = 'Simulators\/gem5\/nvmain_mem.hh'$/;"	v	class:NVMainMemory
cycle	src/EventQueue.h	/^    ncycle_t cycle;$/;"	m	class:NVM::Event
cycle	traceReader/TraceLine.h	/^    ncycle_t cycle;$/;"	m	class:NVM::TraceLine
data	Utils/Caches/CacheBank.h	/^    NVMDataBlock data;$/;"	m	struct:NVM::CacheEntry
data	Utils/Caches/CacheBank.h	/^    NVMDataBlock data;$/;"	m	struct:NVM::CacheRequest
data	include/NVMainRequest.h	/^    NVMDataBlock data;             \/\/< Data to be written, or data that would be read$/;"	m	class:NVM::NVMainRequest
data	src/EventQueue.h	/^    void *data;                  \/* Generic data to pass to callback. *\/$/;"	m	class:NVM::Event
data	traceReader/TraceLine.h	/^    NVMDataBlock data;$/;"	m	class:NVM::TraceLine
dataCycles	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t dataCycles;$/;"	m	class:NVM::DDR3Bank
dataCycles	src/SubArray.h	/^    ncounter_t dataCycles;$/;"	m	class:NVM::SubArray
dataEncoder	src/SubArray.h	/^    DataEncoder *dataEncoder;$/;"	m	class:NVM::SubArray
deadlockEvent	Utils/RequestTracer/RequestTracer.h	/^        Event *deadlockEvent;$/;"	m	class:NVM::RequestTracer::TracedRequest
deadlockThreshold	Utils/RequestTracer/RequestTracer.h	/^    ncycle_t deadlockThreshold;$/;"	m	class:NVM::RequestTracer
deadlockTimer	Utils/RequestTracer/RequestTracer.h	/^        ncycle_t deadlockTimer;$/;"	m	class:NVM::RequestTracer::TracedRequest
debugClasses	src/Params.h	/^    std::set<std::string> debugClasses;$/;"	m	class:NVM::Params
debugLogFile	src/Config.h	/^    std::ofstream debugLogFile;$/;"	m	class:NVM::Config
debugOn	src/Params.h	/^    bool debugOn;$/;"	m	class:NVM::Params
debugStream	src/NVMObject.h	/^    std::ostream *debugStream;$/;"	m	class:NVM::NVMObject
decodeClass	Utils/Caches/CacheBank.h	/^    NVMObject *decodeClass;$/;"	m	class:NVM::CacheBank
decodeFunc	Utils/Caches/CacheBank.h	/^    CacheSetDecoder decodeFunc;$/;"	m	class:NVM::CacheBank
decoder	src/NVMObject.h	/^    AddressTranslator *decoder;$/;"	m	class:NVM::NVMObject
defaultField	src/AddressTranslator.h	/^    TranslationField defaultField;$/;"	m	class:NVM::AddressTranslator
delayedRefreshCounter	src/MemoryController.h	/^    ncounter_t **delayedRefreshCounter; $/;"	m	class:NVM::MemoryController
delta	Prefetchers/STeMS/STeMS.h	/^    uint64_t delta[16];$/;"	m	struct:NVM::PatternSequence
demoBuffered	Utils/CoinMigrator/CoinMigrator.h	/^    bool promoBuffered, demoBuffered; $/;"	m	class:NVM::CoinMigrator
demoBuffered	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    bool promoBuffered, demoBuffered; $/;"	m	class:NVM::MultiQueueMigrator
demoRequest	Utils/CoinMigrator/CoinMigrator.h	/^    NVMainRequest *demoRequest;$/;"	m	class:NVM::CoinMigrator
demoRequest	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    NVMainRequest *demoRequest;$/;"	m	class:NVM::MultiQueueMigrator
demotedDRAMList	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^	std::list<uint64_t> DRAMPageList, demotedDRAMList;	$/;"	m	class:NVM::MultiQueueMigrator
demotee	Utils/CoinMigrator/CoinMigrator.h	/^    NVMAddress demotee, promotee; $/;"	m	class:NVM::CoinMigrator
demotee	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    NVMAddress demotee, promotee; $/;"	m	class:NVM::MultiQueueMigrator
dequeue	Simulators/gem5/NVMainControl.cc	/^NVMainControl::dequeue()$/;"	f	class:NVMainControl
detectDeadlocks	Utils/RequestTracer/RequestTracer.h	/^    bool detectDeadlocks;$/;"	m	class:NVM::RequestTracer
deviceCount	Ranks/StandardRank/StandardRank.h	/^    ncounter_t deviceCount;$/;"	m	class:NVM::StandardRank
deviceWidth	Ranks/StandardRank/StandardRank.h	/^    ncounter_t deviceWidth;$/;"	m	class:NVM::StandardRank
deviceWidth	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    ncounter_t deviceWidth;$/;"	m	class:NVM::DRAMPower2TraceWriter
deviceWidth	traceWriter/VerilogTrace/VerilogTraceWriter.h	/^    ncounter_t deviceWidth;$/;"	m	class:NVM::VerilogTraceWriter
dimm_bit_0	Simulators/gem5/NVMainControl.py	/^    dimm_bit_0 = Param.Int(12, "");$/;"	v	class:NVMMemoryControl
dimms_per_channel	Simulators/gem5/NVMainControl.py	/^    dimms_per_channel = Param.Int(2, "");$/;"	v	class:NVMMemoryControl
dirty	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    bool *dirty;$/;"	m	struct:NVM::CachedRowBuffer
doAtomicAccess	Simulators/gem5/nvmain_mem.cc	/^Tick NVMainMemory::doAtomicAccess(PacketPtr pkt)$/;"	f	class:NVMainMemory
doFunctionalAccess	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::doFunctionalAccess(PacketPtr pkt)$/;"	f	class:NVMainMemory
drain	Simulators/gem5/NVMainControl.cc	/^NVMainControl::drain(DrainManager *)$/;"	f	class:NVMainControl
drain	Simulators/gem5/nvmain_mem.cc	/^unsigned int NVMainMemory::drain(DrainManager *dm)$/;"	f	class:NVMainMemory
drainManager	Simulators/gem5/nvmain_mem.hh	/^    DrainManager *drainManager;$/;"	m	class:NVMainMemory
draining	MemControl/LH-Cache/LH-Cache.h	/^        bool draining;$/;"	m	class:NVM::LH_Cache::FillQueueFull
drcChannels	MemControl/DRAMCache/DRAMCache.h	/^    AbstractDRAMCache **drcChannels;$/;"	m	class:NVM::DRAMCache
drcChannels	MemControl/MissMap/MissMap.h	/^    LH_Cache **drcChannels;$/;"	m	class:NVM::MissMap
drcHits	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t drcHits, drcMiss;$/;"	m	class:NVM::LH_Cache
drcMiss	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t drcHits, drcMiss;$/;"	m	class:NVM::LH_Cache
drcQueue	MemControl/LH-Cache/LH-Cache.h	/^    NVMTransactionQueue *drcQueue;$/;"	m	class:NVM::LH_Cache
drcQueue	MemControl/LO-Cache/LO-Cache.h	/^    NVMTransactionQueue *drcQueue;$/;"	m	class:NVM::LO_Cache
drcQueueSize	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t fillQueueSize, drcQueueSize;$/;"	m	class:NVM::LH_Cache
drcQueueSize	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t drcQueueSize;$/;"	m	class:NVM::LO_Cache
drc_evicts	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t drc_evicts, drc_fills;$/;"	m	class:NVM::LO_Cache
drc_fills	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t drc_evicts, drc_fills;$/;"	m	class:NVM::LO_Cache
drc_hitrate	MemControl/LO-Cache/LO-Cache.h	/^    double drc_hitrate;$/;"	m	class:NVM::LO_Cache
drc_hits	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t drc_hits, drc_miss;$/;"	m	class:NVM::LO_Cache
drc_miss	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t drc_hits, drc_miss;$/;"	m	class:NVM::LO_Cache
dummyStat	Banks/DDR3Bank/DDR3Bank.h	/^    int dummyStat;$/;"	m	class:NVM::DDR3Bank
dump_interval	Scripts/StatsParser.py	/^    dump_interval = options.interval.split(',')$/;"	v
dump_interval	Scripts/StatsParser.py	/^dump_interval = [0] * len(options.files.split(','))$/;"	v
echo_on	traceWriter/GenericTraceWriter.h	/^    bool echo_on;$/;"	m	class:NVM::GenericTraceWriter
effectiveMuxedRow	src/MemoryController.h	/^    ncounter_t ***effectiveMuxedRow;$/;"	m	class:NVM::MemoryController
effectiveRow	src/MemoryController.h	/^    ncounter_t ***effectiveRow;$/;"	m	class:NVM::MemoryController
endAddr	Utils/Caches/CacheBank.h	/^    NVMAddress endAddr;$/;"	m	struct:NVM::CacheRequest
endCycle	Utils/Visualizer/Visualizer.h	/^    ncycle_t startCycle, endCycle, endCycle2;$/;"	m	class:NVM::Visualizer
endCycle2	Utils/Visualizer/Visualizer.h	/^    ncycle_t startCycle, endCycle, endCycle2;$/;"	m	class:NVM::Visualizer
endrModel	src/SubArray.h	/^    EnduranceModel *endrModel;$/;"	m	class:NVM::SubArray
endurance	src/FaultModel.h	/^    EnduranceModel *endurance;$/;"	m	class:NVM::FaultModel
enduranceDist	src/EnduranceModel.h	/^    EnduranceDistribution *enduranceDist;$/;"	m	class:NVM::EnduranceModel
enqueue	Simulators/gem5/NVMainControl.cc	/^NVMainControl::enqueue(const MsgPtr& message, Cycles latency)$/;"	f	class:NVMainControl
enqueueMemRef	Simulators/gem5/NVMainControl.cc	/^NVMainControl::enqueueMemRef(MemoryNode *memRef)$/;"	f	class:NVMainControl
enqueueToDirectory	Simulators/gem5/NVMainControl.cc	/^NVMainControl::enqueueToDirectory(MemoryNode *req, Cycles latency)$/;"	f	class:NVMainControl
eventDriven	src/EventQueue.h	/^    bool eventDriven;$/;"	m	class:NVM::GlobalEventQueue
eventMap	src/EventQueue.h	/^    std::map< ncycle_t, EventList> eventMap; $/;"	m	class:NVM::EventQueue
eventQueue	src/NVMObject.h	/^    EventQueue *eventQueue;$/;"	m	class:NVM::NVMObject
eventQueues	src/EventQueue.h	/^    std::map<EventQueue *, double> eventQueues;$/;"	m	class:NVM::GlobalEventQueue
executeCycle	Simulators/gem5/NVMainControl.cc	/^NVMainControl::executeCycle()$/;"	f	class:NVMainControl
expectedrc	Tests/Regressions.py	/^            expectedrc = testdata["tests"][idx]["returncode"]$/;"	v
expirationTime	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^		uint64_t expirationTime;$/;"	m	struct:NVM::MultiQueueMigrator::__anon3
faillog	Tests/Regressions.py	/^        faillog = testdata["tests"][idx]["name"] + ".out"$/;"	v
falsePredictions	Utils/AccessPredictor/VariablePredictor/VariablePredictor.h	/^    ncounter_t truePredictions, falsePredictions;$/;"	m	class:NVM::VariablePredictor
fastExitActiveCycles	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t fastExitActiveCycles;$/;"	m	class:NVM::DDR3Bank
fastExitActiveCycles	Ranks/StandardRank/StandardRank.h	/^    ncounter_t fastExitActiveCycles;$/;"	m	class:NVM::StandardRank
fastExitPrechargeCycles	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t fastExitPrechargeCycles;$/;"	m	class:NVM::DDR3Bank
fastExitPrechargeCycles	Ranks/StandardRank/StandardRank.h	/^    ncounter_t fastExitPrechargeCycles;$/;"	m	class:NVM::StandardRank
fawWaitAverage	Ranks/StandardRank/StandardRank.h	/^    double fawWaitAverage;$/;"	m	class:NVM::StandardRank
fawWaitTotal	Ranks/StandardRank/StandardRank.h	/^    ncounter_t fawWaitTotal;$/;"	m	class:NVM::StandardRank
fawWaits	Ranks/StandardRank/StandardRank.h	/^    ncounter_t fawWaits;$/;"	m	class:NVM::StandardRank
fetched	Prefetchers/STeMS/STeMS.h	/^    bool fetched[16];$/;"	m	struct:NVM::PatternSequence
fileName	src/Config.h	/^    std::string fileName;$/;"	m	class:NVM::Config
file_index	Scripts/StatsParser.py	/^    file_index = file_index + 1$/;"	v
file_index	Scripts/StatsParser.py	/^file_index = 0$/;"	v
files	Scripts/StatsParser.py	/^files = options.files.split(',')$/;"	v
fillQueue	MemControl/LH-Cache/LH-Cache.h	/^    NVMTransactionQueue *fillQueue;$/;"	m	class:NVM::LH_Cache
fillQueueSize	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t fillQueueSize, drcQueueSize;$/;"	m	class:NVM::LH_Cache
fills	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t mm_reqs, mm_reads, fills;$/;"	m	class:NVM::LH_Cache
flags	Utils/Caches/CacheBank.h	/^    uint64_t flags;$/;"	m	struct:NVM::CacheEntry
flags	include/NVMainRequest.h	/^    uint64_t flags;                \/\/< Flags for NVMain (backend only)$/;"	m	class:NVM::NVMainRequest
flipNWriteReduction	DataEncoders/FlipNWrite/FlipNWrite.h	/^    double flipNWriteReduction;$/;"	m	class:NVM::FlipNWrite
flippedAddresses	DataEncoders/FlipNWrite/FlipNWrite.h	/^    std::set< uint64_t > flippedAddresses;$/;"	m	class:NVM::FlipNWrite
force_drain	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    bool     force_drain;$/;"	m	class:NVM::FRFCFS_WQF
forgdb	Simulators/gem5/nvmain_mem.hh	/^        NVMainMemory *forgdb;$/;"	m	class:NVMainMemory::NVMainStatPrinter
forgdb	Simulators/gem5/nvmain_mem.hh	/^        NVMainMemory& forgdb;$/;"	m	class:NVMainMemory::MemoryPort
fpSize	DataEncoders/FlipNWrite/FlipNWrite.h	/^    int fpSize;$/;"	m	class:NVM::FlipNWrite
frequency	src/EventQueue.h	/^    double frequency;$/;"	m	class:NVM::EventQueue
frequency	src/EventQueue.h	/^    double frequency;$/;"	m	class:NVM::GlobalEventQueue
functionalCache	MemControl/LH-Cache/LH-Cache.h	/^    CacheBank ***functionalCache;$/;"	m	class:NVM::LH_Cache
functionalCache	MemControl/LO-Cache/LO-Cache.h	/^    CacheBank ***functionalCache;$/;"	m	class:NVM::LO_Cache
functionalReadBuffers	Simulators/gem5/NVMainControl.cc	/^NVMainControl::functionalReadBuffers(Packet *pkt)$/;"	f	class:NVMainControl
functionalWriteBuffers	Simulators/gem5/NVMainControl.cc	/^NVMainControl::functionalWriteBuffers(Packet *pkt)$/;"	f	class:NVMainControl
fuzz	Tests/Regressions.py	/^                            fuzz = max( (1.0 - (checkvalue \/ refvalue)) * 100.0, (1.0 - (refvalue \/ checkvalue)) * 100.0)$/;"	v
fval	Tests/Regressions.py	/^                        fval = re.compile("[0-9.]")$/;"	v
gem5exec	Tests/Regressions.py	/^gem5exec = gem5path + os.sep + "build" + os.sep + options.arch + os.sep + "gem5." + options.build$/;"	v
gem5path	Tests/Regressions.py	/^    gem5path = options.gem5_path$/;"	v
gem5path	Tests/Regressions.py	/^gem5path = os.environ['M5_PATH']$/;"	v
gems_eventQueue_ptr	SimInterface/GemsInterface/GemsInterface.h	/^    EventQueue *gems_eventQueue_ptr;$/;"	m	class:NVM::GemsInterface
gems_system_ptr	SimInterface/GemsInterface/GemsInterface.h	/^    System *gems_system_ptr;$/;"	m	class:NVM::GemsInterface
getAddrRanges	Simulators/gem5/nvmain_mem.cc	/^AddrRangeList NVMainMemory::MemoryPort::getAddrRanges() const$/;"	f	class:NVMainMemory::MemoryPort
getBank	Simulators/gem5/NVMainControl.cc	/^NVMainControl::getBank(const physical_address_t) const$/;"	f	class:NVMainControl
getBanksPerRank	Simulators/gem5/NVMainControl.cc	/^NVMainControl::getBanksPerRank()$/;"	f	class:NVMainControl
getChannel	Simulators/gem5/NVMainControl.cc	/^NVMainControl::getChannel(const physical_address_t) const$/;"	f	class:NVMainControl
getConsumer	Simulators/gem5/NVMainControl.hh	/^    Consumer* getConsumer() { return m_consumer_ptr; };$/;"	f	class:NVMainControl
getDescription	Simulators/gem5/NVMainControl.hh	/^    std::string getDescription() { return m_description; };$/;"	f	class:NVMainControl
getDimmsPerChannel	Simulators/gem5/NVMainControl.cc	/^NVMainControl::getDimmsPerChannel()$/;"	f	class:NVMainControl
getRank	Simulators/gem5/NVMainControl.cc	/^NVMainControl::getRank(const physical_address_t) const$/;"	f	class:NVMainControl
getRanksPerDimm	Simulators/gem5/NVMainControl.cc	/^NVMainControl::getRanksPerDimm()$/;"	f	class:NVMainControl
getRow	Simulators/gem5/NVMainControl.cc	/^NVMainControl::getRow(const physical_address_t) const$/;"	f	class:NVMainControl
getSlavePort	Simulators/gem5/nvmain_mem.cc	/^NVMainMemory::getSlavePort(const std::string& if_name, PortID idx)$/;"	f	class:NVMainMemory
getStat	src/Stats.cpp	/^StatType Stats::getStat( std::string name )$/;"	f	class:Stats
globalEventQueue	src/NVMObject.h	/^    GlobalEventQueue *globalEventQueue;$/;"	m	class:NVM::NVMObject
granularity	src/EnduranceModel.h	/^    uint64_t granularity;$/;"	m	class:NVM::EnduranceModel
graphLines	Utils/Visualizer/Visualizer.h	/^    std::vector<std::string> graphLines;$/;"	m	class:NVM::Visualizer
graphSymbol	Utils/Visualizer/Visualizer.h	/^    std::vector<char> graphSymbol;$/;"	m	class:NVM::Visualizer
handle	Scripts/StatsParser.py	/^    handle = open(f, 'r')$/;"	v
handledRefresh	src/MemoryController.h	/^    ncycle_t handledRefresh;$/;"	m	class:NVM::MemoryController
hasPhysicalAddress	include/NVMAddress.h	/^    bool hasPhysicalAddress;$/;"	m	class:NVM::NVMAddress
hit	Utils/Caches/CacheBank.h	/^    bool hit;$/;"	m	struct:NVM::CacheRequest
hitChildId	Utils/AccessPredictor/AccessPredictor.h	/^    ncounter_t hitChildId, missChildId;$/;"	m	class:NVM::AccessPredictor
hookList	src/Config.h	/^    std::vector<std::string> hookList;$/;"	m	class:NVM::Config
hookType	src/NVMObject.h	/^    HookType hookType, currentHookType;$/;"	m	class:NVM::NVMObject
hooks	src/NVMObject.h	/^    std::vector<NVMObject *> *hooks;$/;"	m	class:NVM::NVMObject
id	src/MemoryController.h	/^    ncounter_t id;$/;"	m	class:NVM::MemoryController
idleTimer	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t idleTimer;$/;"	m	class:NVM::DDR3Bank
idleTimer	src/SubArray.h	/^    ncounter_t idleTimer;$/;"	m	class:NVM::SubArray
ignoreBits	Decoders/DRCDecoder/DRCDecoder.h	/^    uint64_t ignoreBits;$/;"	m	class:NVM::DRCDecoder
inRDBCount	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t inRDBCount;$/;"	m	class:NVM::CachedDDR3Bank
index	Scripts/StatsParser.py	/^        index = index + 1$/;"	v
index	Scripts/StatsParser.py	/^    index = 0$/;"	v
index	Scripts/StatsParser.py	/^    index = index + 1$/;"	v
index	Scripts/StatsParser.py	/^index = 0$/;"	v
init	Simulators/gem5/NVMainControl.cc	/^NVMainControl::init()$/;"	f	class:NVMainControl
init	Simulators/gem5/nvmain_mem.cc	/^NVMainMemory::init()$/;"	f	class:NVMainMemory
inputPage	Decoders/MQMigrator/MQMigrator.h	/^    uint64_t inputPage, outputPage;$/;"	m	class:NVM::MQMigrator
inputPage	Decoders/Migrator/Migrator.h	/^    uint64_t inputPage, outputPage;$/;"	m	class:NVM::Migrator
interval	Scripts/StatsParser.py	/^            interval = int(interval_tag[1:])$/;"	v
interval_tag	Scripts/StatsParser.py	/^        interval_tag = tags[0]$/;"	v
isMissMap	Utils/Caches/CacheBank.h	/^    bool isMissMap;$/;"	m	class:NVM::CacheBank
isPrefetch	include/NVMainRequest.h	/^    bool isPrefetch;               \/\/< Whether request is a prefetch or not$/;"	m	class:NVM::NVMainRequest
isReady	Simulators/gem5/NVMainControl.cc	/^NVMainControl::isReady()$/;"	f	class:NVMainControl
isValid	include/NVMDataBlock.h	/^    bool isValid;$/;"	m	class:NVM::NVMDataBlock
isWriting	src/SubArray.h	/^    bool isWriting;$/;"	m	class:NVM::SubArray
issueCycle	include/NVMainRequest.h	/^    ncycle_t issueCycle;           \/\/< When the memory controller issued the request to the interconnect (dequeued)$/;"	m	class:NVM::NVMainRequest
issueTick	Simulators/gem5/nvmain_mem.hh	/^        Tick issueTick;$/;"	m	struct:NVMainMemory::NVMainMemoryRequest
item_index	Scripts/StatsParser.py	/^                    item_index = item_index + 1$/;"	v
item_index	Scripts/StatsParser.py	/^                item_index = item_index + 1$/;"	v
item_index	Scripts/StatsParser.py	/^            item_index = 0$/;"	v
item_index	Scripts/StatsParser.py	/^            item_index = item_index + 1$/;"	v
item_index	Scripts/StatsParser.py	/^        item_index = 0$/;"	v
json	Tests/Regressions.py	/^import json$/;"	i
json_data	Tests/Regressions.py	/^json_data = open('Tests.json')$/;"	v
lastActivate	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t lastActivate;$/;"	m	class:NVM::DDR3Bank
lastActivate	Ranks/StandardRank/StandardRank.h	/^    ncycle_t* lastActivate;$/;"	m	class:NVM::StandardRank
lastActivate	src/SubArray.h	/^    ncycle_t lastActivate;$/;"	m	class:NVM::SubArray
lastCommand	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    ncycle_t lastCommand;$/;"	m	class:NVM::DRAMPower2TraceWriter
lastCommand	traceWriter/VerilogTrace/VerilogTraceWriter.h	/^    ncycle_t lastCommand;$/;"	m	class:NVM::VerilogTraceWriter
lastCommandWake	src/MemoryController.h	/^    ncycle_t lastCommandWake;$/;"	m	class:NVM::MemoryController
lastEventCycle	src/EventQueue.h	/^    ncycle_t lastEventCycle;$/;"	m	class:NVM::EventQueue
lastIssueCycle	src/MemoryController.h	/^    ncycle_t lastIssueCycle;$/;"	m	class:NVM::MemoryController
lastOperation	Banks/DDR3Bank/DDR3Bank.h	/^    NVMainRequest lastOperation;$/;"	m	class:NVM::DDR3Bank
lastOperation	src/SubArray.h	/^    NVMainRequest lastOperation;$/;"	m	class:NVM::SubArray
lastReset	Ranks/StandardRank/StandardRank.h	/^    ncycle_t lastReset;$/;"	m	class:NVM::StandardRank
lastWakeup	Simulators/gem5/nvmain_mem.hh	/^    Tick lastWakeup;$/;"	m	class:NVMainMemory
lat	Simulators/gem5/nvmain_mem.hh	/^    Tick lat;$/;"	m	class:NVMainMemory
lat_var	Simulators/gem5/nvmain_mem.hh	/^    Tick lat_var;$/;"	m	class:NVMainMemory
life	src/EnduranceModel.h	/^    std::map<uint64_t, uint64_t> life;$/;"	m	class:NVM::EnduranceModel
lineLength	Utils/Visualizer/Visualizer.h	/^    ncounter_t lineLength;$/;"	m	class:NVM::Visualizer
locks	MemControl/LH-Cache/LH-Cache.h	/^    BankLocked locks;$/;"	m	class:NVM::LH_Cache
lowColBits	src/AddressTranslator.h	/^    int lowColBits;$/;"	m	class:NVM::AddressTranslator
lowPowerPriority	src/MemoryController.h	/^const int lowPowerPriority = 10;$/;"	m	namespace:NVM
m5findcount	Scripts/StatsParser.py	/^    m5findcount = [0] * len(m5stringlist)$/;"	v
m5handle	Scripts/StatsParser.py	/^        m5handle = open(m5out, 'r')$/;"	v
m5out	Scripts/StatsParser.py	/^        m5out = f[0:len(f)-4] + '\/m5out\/stats.txt'$/;"	v
m5stringlist	Scripts/StatsParser.py	/^m5stringlist = []$/;"	v
m5valuelist	Scripts/StatsParser.py	/^    m5valuelist = []$/;"	v
m_BusWidth	Simulators/gem5/NVMainControl.hh	/^    int m_BusWidth, m_tBURST, m_RATE;$/;"	m	class:NVMainControl
m_RATE	Simulators/gem5/NVMainControl.hh	/^    int m_BusWidth, m_tBURST, m_RATE;$/;"	m	class:NVMainControl
m_avgAtomicLatency	Simulators/gem5/nvmain_mem.hh	/^    float m_avgAtomicLatency;$/;"	m	class:NVMainMemory
m_awake	Simulators/gem5/nvmain_mem.hh	/^    bool m_awake;$/;"	m	class:NVMainMemory
m_awakened	Simulators/gem5/NVMainControl.hh	/^    int m_awakened;$/;"	m	class:NVMainControl
m_banks	Simulators/gem5/NVMainControl.hh	/^    int m_banks, m_ranks, m_ranksPerDimm;$/;"	m	class:NVMainControl
m_consumer_ptr	Simulators/gem5/NVMainControl.hh	/^    Consumer* m_consumer_ptr;$/;"	m	class:NVMainControl
m_description	Simulators/gem5/NVMainControl.hh	/^    std::string m_description;$/;"	m	class:NVMainControl
m_drain_end_cycle	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t m_drain_end_cycle;$/;"	m	class:NVM::FRFCFS_WQF
m_drain_end_readqueue_size	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t m_drain_end_readqueue_size;$/;"	m	class:NVM::FRFCFS_WQF
m_drain_start_cycle	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t m_drain_start_cycle;$/;"	m	class:NVM::FRFCFS_WQF
m_drain_start_readqueue_size	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t m_drain_start_readqueue_size;$/;"	m	class:NVM::FRFCFS_WQF
m_draining	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    bool     m_draining;$/;"	m	class:NVM::FRFCFS_WQF
m_eventDriven	Simulators/gem5/nvmain_mem.hh	/^    bool m_eventDriven;$/;"	m	class:NVMainMemory
m_input_queue	Simulators/gem5/NVMainControl.hh	/^    std::list<MemoryNode *> m_input_queue;$/;"	m	class:NVMainControl
m_last_drain_end_cycle	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t m_last_drain_end_cycle;$/;"	m	class:NVM::FRFCFS_WQF
m_msg_counter	Simulators/gem5/NVMainControl.hh	/^    int m_msg_counter;$/;"	m	class:NVMainControl
m_nacked_requests	Simulators/gem5/nvmain_mem.hh	/^    bool m_nacked_requests;$/;"	m	class:NVMainMemory
m_numAtomicAccesses	Simulators/gem5/nvmain_mem.hh	/^    uint64_t m_numAtomicAccesses;$/;"	m	class:NVMainMemory
m_nvmainConfig	Simulators/gem5/NVMainControl.hh	/^    NVM::Config *m_nvmainConfig;$/;"	m	class:NVMainControl
m_nvmainConfig	Simulators/gem5/nvmain_mem.hh	/^    NVM::Config *m_nvmainConfig;$/;"	m	class:NVMainMemory
m_nvmainConfigPath	Simulators/gem5/NVMainControl.hh	/^    std::string m_nvmainConfigPath;$/;"	m	class:NVMainControl
m_nvmainConfigPath	Simulators/gem5/nvmain_mem.hh	/^    std::string m_nvmainConfigPath;$/;"	m	class:NVMainMemory
m_nvmainEventQueue	Simulators/gem5/NVMainControl.hh	/^    NVM::EventQueue *m_nvmainEventQueue;$/;"	m	class:NVMainControl
m_nvmainEventQueue	Simulators/gem5/nvmain_mem.hh	/^    NVM::EventQueue *m_nvmainEventQueue;$/;"	m	class:NVMainMemory
m_nvmainGlobalEventQueue	Simulators/gem5/NVMainControl.hh	/^    NVM::GlobalEventQueue *m_nvmainGlobalEventQueue;$/;"	m	class:NVMainControl
m_nvmainGlobalEventQueue	Simulators/gem5/nvmain_mem.hh	/^    NVM::GlobalEventQueue *m_nvmainGlobalEventQueue;$/;"	m	class:NVMainMemory
m_nvmainPtr	Simulators/gem5/NVMainControl.hh	/^    NVM::NVMain *m_nvmainPtr;$/;"	m	class:NVMainControl
m_nvmainPtr	Simulators/gem5/nvmain_mem.hh	/^    NVM::NVMain *m_nvmainPtr;$/;"	m	class:NVMainMemory
m_nvmainSimInterface	Simulators/gem5/NVMainControl.hh	/^    NVM::SimInterface *m_nvmainSimInterface;$/;"	m	class:NVMainControl
m_nvmainSimInterface	Simulators/gem5/nvmain_mem.hh	/^    NVM::SimInterface *m_nvmainSimInterface;$/;"	m	class:NVMainMemory
m_ranks	Simulators/gem5/NVMainControl.hh	/^    int m_banks, m_ranks, m_ranksPerDimm;$/;"	m	class:NVMainControl
m_ranksPerDimm	Simulators/gem5/NVMainControl.hh	/^    int m_banks, m_ranks, m_ranksPerDimm;$/;"	m	class:NVMainControl
m_refreshBankNum	src/MemoryController.h	/^    ncounter_t m_refreshBankNum; $/;"	m	class:NVM::MemoryController
m_replaying	Simulators/gem5/NVMainControl.hh	/^    bool m_replaying;$/;"	m	class:NVMainControl
m_request_map	Simulators/gem5/nvmain_mem.hh	/^    std::map<NVM::NVMainRequest *, NVMainMemoryRequest *> m_request_map;$/;"	m	class:NVMainMemory
m_request_per_drain	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t m_request_per_drain;$/;"	m	class:NVM::FRFCFS_WQF
m_requests_outstanding	Simulators/gem5/nvmain_mem.hh	/^    uint64_t m_requests_outstanding;$/;"	m	class:NVMainMemory
m_response_queue	Simulators/gem5/NVMainControl.hh	/^    std::list<MemoryNode *> m_response_queue;$/;"	m	class:NVMainControl
m_retryRefs	Simulators/gem5/NVMainControl.hh	/^    std::list<MemoryNode *> m_retryRefs;$/;"	m	class:NVMainControl
m_retryRequest	Simulators/gem5/NVMainControl.hh	/^    NVM::NVMainRequest *m_retryRequest;$/;"	m	class:NVMainControl
m_slot_available	Simulators/gem5/NVMainControl.hh	/^    bool m_slot_available;$/;"	m	class:NVMainControl
m_statsPtr	Simulators/gem5/NVMainControl.hh	/^    NVM::Stats *m_statsPtr;$/;"	m	class:NVMainControl
m_statsPtr	Simulators/gem5/nvmain_mem.hh	/^    NVM::Stats *m_statsPtr;$/;"	m	class:NVMainMemory
m_tBURST	Simulators/gem5/NVMainControl.hh	/^    int m_BusWidth, m_tBURST, m_RATE;$/;"	m	class:NVMainControl
m_tREFI	src/MemoryController.h	/^    ncycle_t m_tREFI; $/;"	m	class:NVM::MemoryController
m_tagGenerator	Simulators/gem5/NVMainControl.hh	/^    NVM::TagGenerator *m_tagGenerator;$/;"	m	class:NVMainControl
m_tagGenerator	Simulators/gem5/nvmain_mem.hh	/^    NVM::TagGenerator *m_tagGenerator;$/;"	m	class:NVMainMemory
main	traceSim/traceMain.cpp	/^int main( int argc, char *argv[] )$/;"	f
mainMemory	MemControl/DRAMCache/DRAMCache.h	/^    NVMain *mainMemory;$/;"	m	class:NVM::DRAMCache
mainMemory	MemControl/LH-Cache/LH-Cache.h	/^    NVMain *mainMemory;$/;"	m	class:NVM::LH_Cache
mainMemory	MemControl/LO-Cache/LO-Cache.h	/^    NVMain *mainMemory;$/;"	m	class:NVM::LO_Cache
mainMemory	MemControl/MissMap/MissMap.h	/^    NVMain *mainMemory;$/;"	m	class:NVM::MissMap
mainMemory	MemControl/PredictorDRC/PredictorDRC.h	/^    NVMain *mainMemory;$/;"	m	class:NVM::PredictorDRC
mainMemoryConfig	MemControl/LO-Cache/LO-Cache.h	/^    Config *mainMemoryConfig;$/;"	m	class:NVM::LO_Cache
masterInstance	Simulators/gem5/nvmain_mem.hh	/^    static NVMainMemory *masterInstance;$/;"	m	class:NVMainMemory
max_addr	MemControl/LO-Cache/LO-Cache.h	/^    uint64_t max_addr;$/;"	m	class:NVM::LO_Cache
max_int	Scripts/StatsParser.py	/^max_int = [0] * len(options.files.split(','))$/;"	v
maximum_drain_cycles	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t maximum_drain_cycles;$/;"	m	class:NVM::FRFCFS_WQF
maximum_drain_spacing	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t maximum_drain_spacing;$/;"	m	class:NVM::FRFCFS_WQF
maximum_drain_writes	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t maximum_drain_writes;$/;"	m	class:NVM::FRFCFS_WQF
maximum_predrain_readqueue_size	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t maximum_predrain_readqueue_size;$/;"	m	class:NVM::FRFCFS_WQF
maximum_read_spacing	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t maximum_read_spacing;$/;"	m	class:NVM::FRFCFS_WQF
maximum_reads_during_drain	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t maximum_reads_during_drain;$/;"	m	class:NVM::FRFCFS_WQF
mean	Endurance/Distributions/Normal.h	/^    uint64_t mean;$/;"	m	class:NVM::NormalDistribution
mean	Endurance/Distributions/Uniform.h	/^    uint64_t mean;$/;"	m	class:NVM::UniformDistribution
measuredFillLatencies	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t measuredFillLatencies, measuredFillQueueLatencies;$/;"	m	class:NVM::LH_Cache
measuredFillQueueLatencies	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t measuredFillLatencies, measuredFillQueueLatencies;$/;"	m	class:NVM::LH_Cache
measuredHitLatencies	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t measuredHitLatencies, measuredHitQueueLatencies;$/;"	m	class:NVM::LH_Cache
measuredHitQueueLatencies	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t measuredHitLatencies, measuredHitQueueLatencies;$/;"	m	class:NVM::LH_Cache
measuredLatencies	MemControl/FCFS/FCFS.h	/^    uint64_t measuredLatencies, measuredQueueLatencies, measuredTotalLatencies;$/;"	m	class:NVM::FCFS
measuredLatencies	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t measuredLatencies, measuredQueueLatencies, measuredTotalLatencies;$/;"	m	class:NVM::FRFCFS_WQF
measuredLatencies	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t measuredLatencies, measuredQueueLatencies, measuredTotalLatencies;$/;"	m	class:NVM::FRFCFS
measuredMMLatencies	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t measuredMMLatencies, measuredMMQueueLatencies;$/;"	m	class:NVM::LH_Cache
measuredMMQueueLatencies	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t measuredMMLatencies, measuredMMQueueLatencies;$/;"	m	class:NVM::LH_Cache
measuredMissLatencies	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t measuredMissLatencies, measuredMissQueueLatencies;$/;"	m	class:NVM::LH_Cache
measuredMissQueueLatencies	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t measuredMissLatencies, measuredMissQueueLatencies;$/;"	m	class:NVM::LH_Cache
measuredPauses	src/SubArray.h	/^    ncounter_t measuredPauses;$/;"	m	class:NVM::SubArray
measuredProgresses	src/SubArray.h	/^    ncounter_t measuredProgresses;$/;"	m	class:NVM::SubArray
measuredQueueLatencies	MemControl/FCFS/FCFS.h	/^    uint64_t measuredLatencies, measuredQueueLatencies, measuredTotalLatencies;$/;"	m	class:NVM::FCFS
measuredQueueLatencies	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t measuredLatencies, measuredQueueLatencies, measuredTotalLatencies;$/;"	m	class:NVM::FRFCFS_WQF
measuredQueueLatencies	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t measuredLatencies, measuredQueueLatencies, measuredTotalLatencies;$/;"	m	class:NVM::FRFCFS
measuredTotalLatencies	MemControl/FCFS/FCFS.h	/^    uint64_t measuredLatencies, measuredQueueLatencies, measuredTotalLatencies;$/;"	m	class:NVM::FCFS
measuredTotalLatencies	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t measuredLatencies, measuredQueueLatencies, measuredTotalLatencies;$/;"	m	class:NVM::FRFCFS_WQF
measuredTotalLatencies	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t measuredLatencies, measuredQueueLatencies, measuredTotalLatencies;$/;"	m	class:NVM::FRFCFS
measuredWriteTimes	src/SubArray.h	/^    ncounter_t measuredWriteTimes;$/;"	m	class:NVM::SubArray
memQueue	MemControl/FRFCFS/FRFCFS.h	/^    NVMTransactionQueue *memQueue;$/;"	m	class:NVM::FRFCFS
mem_ctl_latency	Simulators/gem5/NVMainControl.py	/^    mem_ctl_latency = Param.Cycles(12, "");$/;"	v	class:NVMMemoryControl
mem_fixed_delay	Simulators/gem5/NVMainControl.py	/^    mem_fixed_delay = Param.Cycles(0, "");$/;"	v	class:NVMMemoryControl
mem_random_arbitrate	Simulators/gem5/NVMainControl.py	/^    mem_random_arbitrate = Param.Int(0, "");$/;"	v	class:NVMMemoryControl
mem_reads	MemControl/FCFS/FCFS.h	/^    uint64_t mem_reads, mem_writes;$/;"	m	class:NVM::FCFS
mem_reads	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t mem_reads, mem_writes;$/;"	m	class:NVM::FRFCFS_WQF
mem_reads	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t mem_reads, mem_writes;$/;"	m	class:NVM::FRFCFS
mem_reads	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t mem_reads, mem_writes;$/;"	m	class:NVM::LH_Cache
mem_writes	MemControl/FCFS/FCFS.h	/^    uint64_t mem_reads, mem_writes;$/;"	m	class:NVM::FCFS
mem_writes	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t mem_reads, mem_writes;$/;"	m	class:NVM::FRFCFS_WQF
mem_writes	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t mem_reads, mem_writes;$/;"	m	class:NVM::FRFCFS
mem_writes	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t mem_reads, mem_writes;$/;"	m	class:NVM::LH_Cache
memory	Simulators/gem5/nvmain_mem.hh	/^        NVMainMemory *memory;$/;"	m	class:NVMainMemory::NVMainStatPrinter
memory	Simulators/gem5/nvmain_mem.hh	/^        NVMainMemory& memory;$/;"	m	class:NVMainMemory::MemoryPort
memory	src/MemoryController.h	/^    Interconnect *memory;$/;"	m	class:NVM::MemoryController
memoryController	MemControl/LH-Cache/LH-Cache.h	/^        LH_Cache &memoryController;$/;"	m	class:NVM::LH_Cache::BankLocked
memoryController	MemControl/LH-Cache/LH-Cache.h	/^        LH_Cache &memoryController;$/;"	m	class:NVM::LH_Cache::FillQueueFull
memoryController	MemControl/LH-Cache/LH-Cache.h	/^        LH_Cache &memoryController;$/;"	m	class:NVM::LH_Cache::NoWriteBuffering
memoryControllers	NVM/nvmain.h	/^    MemoryController **memoryControllers;$/;"	m	class:NVM::NVMain
memoryData	src/SimInterface.h	/^    std::map< uint64_t, NVMDataBlock* > memoryData;$/;"	m	class:NVM::SimInterface
method	src/AddressTranslator.h	/^    TranslationMethod *method;$/;"	m	class:NVM::AddressTranslator
method	src/EventQueue.h	/^    CallbackPtr method;$/;"	m	class:NVM::Event
migratedAccesses	Decoders/MQMigrator/MQMigrator.h	/^    ncounter_t migratedAccesses;$/;"	m	class:NVM::MQMigrator
migratedAccesses	Decoders/Migrator/Migrator.h	/^    ncounter_t migratedAccesses;$/;"	m	class:NVM::Migrator
migrating	Decoders/MQMigrator/MQMigrator.h	/^    bool migrating;$/;"	m	class:NVM::MQMigrator
migrating	Decoders/Migrator/Migrator.h	/^    bool migrating;$/;"	m	class:NVM::Migrator
migrationCount	Utils/CoinMigrator/CoinMigrator.h	/^    ncounter_t migrationCount;$/;"	m	class:NVM::CoinMigrator
migrationCount	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    ncounter_t migrationCount;$/;"	m	class:NVM::MultiQueueMigrator
migrationMap	Decoders/MQMigrator/MQMigrator.h	/^    std::map<uint64_t, uint64_t> migrationMap;$/;"	m	class:NVM::MQMigrator
migrationMap	Decoders/Migrator/Migrator.h	/^    std::map<uint64_t, uint64_t> migrationMap;$/;"	m	class:NVM::Migrator
migrationState	Decoders/MQMigrator/MQMigrator.h	/^    std::map<uint64_t, MQMigratorState> migrationState;$/;"	m	class:NVM::MQMigrator
migrationState	Decoders/Migrator/Migrator.h	/^    std::map<uint64_t, MigratorState> migrationState;$/;"	m	class:NVM::Migrator
minimum_drain_cycles	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t minimum_drain_cycles;$/;"	m	class:NVM::FRFCFS_WQF
minimum_drain_spacing	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t minimum_drain_spacing;$/;"	m	class:NVM::FRFCFS_WQF
minimum_drain_writes	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t minimum_drain_writes;$/;"	m	class:NVM::FRFCFS_WQF
minimum_predrain_readqueue_size	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t minimum_predrain_readqueue_size;$/;"	m	class:NVM::FRFCFS_WQF
minimum_read_spacing	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t minimum_read_spacing;$/;"	m	class:NVM::FRFCFS_WQF
minimum_reads_during_drain	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t minimum_reads_during_drain;$/;"	m	class:NVM::FRFCFS_WQF
missChildId	Utils/AccessPredictor/AccessPredictor.h	/^    ncounter_t hitChildId, missChildId;$/;"	m	class:NVM::AccessPredictor
missMap	MemControl/MissMap/MissMap.h	/^    CacheBank *missMap;$/;"	m	class:NVM::MissMap
missMapAllocations	MemControl/MissMap/MissMap.h	/^    uint64_t missMapAllocations, missMapWrites;$/;"	m	class:NVM::MissMap
missMapFillQueue	MemControl/MissMap/MissMap.h	/^    std::queue<NVMainRequest *> missMapFillQueue;$/;"	m	class:NVM::MissMap
missMapForceEvicts	MemControl/MissMap/MissMap.h	/^    uint64_t missMapForceEvicts;$/;"	m	class:NVM::MissMap
missMapHits	MemControl/MissMap/MissMap.h	/^    uint64_t missMapHits, missMapMisses;$/;"	m	class:NVM::MissMap
missMapMemReads	MemControl/MissMap/MissMap.h	/^    uint64_t missMapMemReads;$/;"	m	class:NVM::MissMap
missMapMisses	MemControl/MissMap/MissMap.h	/^    uint64_t missMapHits, missMapMisses;$/;"	m	class:NVM::MissMap
missMapQueue	MemControl/MissMap/MissMap.h	/^    std::queue<NVMainRequest *> missMapQueue;$/;"	m	class:NVM::MissMap
missMapQueueSize	MemControl/MissMap/MissMap.h	/^    uint64_t missMapQueueSize;$/;"	m	class:NVM::MissMap
missMapWrites	MemControl/MissMap/MissMap.h	/^    uint64_t missMapAllocations, missMapWrites;$/;"	m	class:NVM::MissMap
mlcTimingHisto	src/SubArray.h	/^    std::string mlcTimingHisto;$/;"	m	class:NVM::SubArray
mlcTimingMap	src/SubArray.h	/^    std::map<uint64_t, uint64_t> mlcTimingMap;$/;"	m	class:NVM::SubArray
mlog2	include/NVMHelpers.cpp	/^int mlog2( int num )$/;"	f	namespace:NVM
mm_reads	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t mm_reqs, mm_reads, fills;$/;"	m	class:NVM::LH_Cache
mm_reqs	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t mm_reqs, mm_reads, fills;$/;"	m	class:NVM::LH_Cache
moduleName	Utils/RequestTracer/RequestTracer.h	/^        std::string moduleName;$/;"	m	class:NVM::RequestTracer::TracedRequest
nWP00	src/Params.h	/^    ncycle_t nWP00;$/;"	m	class:NVM::Params
nWP01	src/Params.h	/^    ncycle_t nWP01;$/;"	m	class:NVM::Params
nWP10	src/Params.h	/^    ncycle_t nWP10;$/;"	m	class:NVM::Params
nWP11	src/Params.h	/^    ncycle_t nWP11;$/;"	m	class:NVM::Params
name	src/Stats.h	/^    std::string name, statType, units;$/;"	m	class:NVM::StatBase
ncounter_t	include/NVMTypes.h	/^typedef uint64_t  ncounter_t;$/;"	t	namespace:NVM
ncounters_t	include/NVMTypes.h	/^typedef int64_t   ncounters_t;$/;"	t	namespace:NVM
ncycle_t	include/NVMTypes.h	/^typedef uint64_t  ncycle_t;$/;"	t	namespace:NVM
ncycles_t	include/NVMTypes.h	/^typedef int64_t   ncycles_t;$/;"	t	namespace:NVM
next	Utils/RequestTracer/RequestTracer.h	/^        TracedRequest *next;$/;"	m	class:NVM::RequestTracer::TracedRequest
nextActivate	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t nextActivate;$/;"	m	class:NVM::DDR3Bank
nextActivate	Ranks/StandardRank/StandardRank.h	/^    ncycle_t nextActivate;$/;"	m	class:NVM::StandardRank
nextActivate	src/SubArray.h	/^    ncycle_t nextActivate;$/;"	m	class:NVM::SubArray
nextActivatePreWrite	src/SubArray.h	/^    ncycle_t nextActivatePreWrite;$/;"	m	class:NVM::SubArray
nextCommand	Banks/DDR3Bank/DDR3Bank.h	/^    BulkCommand nextCommand;$/;"	m	class:NVM::DDR3Bank
nextCommand	src/SubArray.h	/^    BulkCommand nextCommand;$/;"	m	class:NVM::SubArray
nextEndurance	Endurance/Distributions/Normal.h	/^    double nextEndurance;$/;"	m	class:NVM::NormalDistribution
nextEventCycle	Simulators/gem5/nvmain_mem.hh	/^    NVM::ncycle_t nextEventCycle;$/;"	m	class:NVMainMemory
nextEventCycle	src/EventQueue.h	/^    ncycle_t nextEventCycle;$/;"	m	class:NVM::EventQueue
nextPowerDown	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t nextPowerDown;$/;"	m	class:NVM::DDR3Bank
nextPowerDown	src/SubArray.h	/^    ncycle_t nextPowerDown;$/;"	m	class:NVM::SubArray
nextPowerDownDone	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t nextPowerDownDone;$/;"	m	class:NVM::DDR3Bank
nextPowerDownPreWrite	src/SubArray.h	/^    ncycle_t nextPowerDownPreWrite;$/;"	m	class:NVM::SubArray
nextPowerUp	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t nextPowerUp;$/;"	m	class:NVM::DDR3Bank
nextPrecharge	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t nextPrecharge;$/;"	m	class:NVM::DDR3Bank
nextPrecharge	Ranks/StandardRank/StandardRank.h	/^    ncycle_t nextPrecharge;$/;"	m	class:NVM::StandardRank
nextPrecharge	src/SubArray.h	/^    ncycle_t nextPrecharge;$/;"	m	class:NVM::SubArray
nextPrechargePreWrite	src/SubArray.h	/^    ncycle_t nextPrechargePreWrite;$/;"	m	class:NVM::SubArray
nextRead	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t nextRead;$/;"	m	class:NVM::DDR3Bank
nextRead	Ranks/StandardRank/StandardRank.h	/^    ncycle_t nextRead;$/;"	m	class:NVM::StandardRank
nextRead	src/SubArray.h	/^    ncycle_t nextRead;$/;"	m	class:NVM::SubArray
nextReadPreWrite	src/SubArray.h	/^    ncycle_t nextReadPreWrite;$/;"	m	class:NVM::SubArray
nextRefresh	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t nextRefresh;$/;"	m	class:NVM::DDR3Bank
nextRefreshBank	src/MemoryController.h	/^    ncounter_t nextRefreshRank, nextRefreshBank; $/;"	m	class:NVM::MemoryController
nextRefreshDone	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t nextRefreshDone;$/;"	m	class:NVM::DDR3Bank
nextRefreshRank	src/MemoryController.h	/^    ncounter_t nextRefreshRank, nextRefreshBank; $/;"	m	class:NVM::MemoryController
nextTag	src/TagGenerator.h	/^    int nextTag;$/;"	m	class:NVM::TagGenerator
nextWrite	Banks/DDR3Bank/DDR3Bank.h	/^    ncycle_t nextWrite;$/;"	m	class:NVM::DDR3Bank
nextWrite	Ranks/StandardRank/StandardRank.h	/^    ncycle_t nextWrite;$/;"	m	class:NVM::StandardRank
nextWrite	src/SubArray.h	/^    ncycle_t nextWrite;$/;"	m	class:NVM::SubArray
nextWritePreWrite	src/SubArray.h	/^    ncycle_t nextWritePreWrite;$/;"	m	class:NVM::SubArray
nullstream	src/Debug.h	/^class nullstream : public std::ostream {};$/;"	c	namespace:NVM
num00Writes	src/SubArray.h	/^    ncounter_t num00Writes;$/;"	m	class:NVM::SubArray
num01Writes	src/SubArray.h	/^    ncounter_t num01Writes;$/;"	m	class:NVM::SubArray
num10Writes	src/SubArray.h	/^    ncounter_t num10Writes;$/;"	m	class:NVM::SubArray
num11Writes	src/SubArray.h	/^    ncounter_t num11Writes;$/;"	m	class:NVM::SubArray
numAssoc	Utils/Caches/CacheBank.h	/^    uint64_t numSets, numAssoc, cachelineSize;$/;"	m	class:NVM::CacheBank
numBanks	Decoders/MQMigrator/MQMigrator.h	/^    uint64_t numChannels, numBanks, numRanks, numSubarrays;$/;"	m	class:NVM::MQMigrator
numBanks	Decoders/Migrator/Migrator.h	/^    uint64_t numChannels, numBanks, numRanks, numSubarrays;$/;"	m	class:NVM::Migrator
numBanks	Utils/PostTrace/PostTrace.h	/^    ncounter_t numRanks, numBanks, numChannels;$/;"	m	class:NVM::PostTrace
numBanks	Utils/Visualizer/Visualizer.h	/^    ncounter_t numRanks, numBanks;$/;"	m	class:NVM::Visualizer
numChannels	Decoders/MQMigrator/MQMigrator.h	/^    uint64_t numChannels, numBanks, numRanks, numSubarrays;$/;"	m	class:NVM::MQMigrator
numChannels	Decoders/Migrator/Migrator.h	/^    uint64_t numChannels, numBanks, numRanks, numSubarrays;$/;"	m	class:NVM::Migrator
numChannels	MemControl/DRAMCache/DRAMCache.h	/^    ncounter_t numChannels;$/;"	m	class:NVM::DRAMCache
numChannels	MemControl/MissMap/MissMap.h	/^    ncounter_t numChannels;$/;"	m	class:NVM::MissMap
numChannels	MemControl/PredictorDRC/PredictorDRC.h	/^    ncounter_t numChannels;$/;"	m	class:NVM::PredictorDRC
numChannels	NVM/nvmain.h	/^    unsigned int numChannels;$/;"	m	class:NVM::NVMain
numChannels	Utils/PostTrace/PostTrace.h	/^    ncounter_t numRanks, numBanks, numChannels;$/;"	m	class:NVM::PostTrace
numCols	Utils/CoinMigrator/CoinMigrator.h	/^    ncounter_t numCols;$/;"	m	class:NVM::CoinMigrator
numCols	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    ncounter_t numCols;$/;"	m	class:NVM::MultiQueueMigrator
numRanks	Decoders/MQMigrator/MQMigrator.h	/^    uint64_t numChannels, numBanks, numRanks, numSubarrays;$/;"	m	class:NVM::MQMigrator
numRanks	Decoders/Migrator/Migrator.h	/^    uint64_t numChannels, numBanks, numRanks, numSubarrays;$/;"	m	class:NVM::Migrator
numRanks	Interconnect/OffChipBus/OffChipBus.h	/^    ncounter_t numRanks;$/;"	m	class:NVM::OffChipBus
numRanks	Interconnect/OnChipBus/OnChipBus.h	/^    ncounter_t numRanks;$/;"	m	class:NVM::OnChipBus
numRanks	Utils/PostTrace/PostTrace.h	/^    ncounter_t numRanks, numBanks, numChannels;$/;"	m	class:NVM::PostTrace
numRanks	Utils/Visualizer/Visualizer.h	/^    ncounter_t numRanks, numBanks;$/;"	m	class:NVM::Visualizer
numSets	Utils/Caches/CacheBank.h	/^    uint64_t numSets, numAssoc, cachelineSize;$/;"	m	class:NVM::CacheBank
numSubarrays	Decoders/MQMigrator/MQMigrator.h	/^    uint64_t numChannels, numBanks, numRanks, numSubarrays;$/;"	m	class:NVM::MQMigrator
numSubarrays	Decoders/Migrator/Migrator.h	/^    uint64_t numChannels, numBanks, numRanks, numSubarrays;$/;"	m	class:NVM::Migrator
nvmainDebugInhibitor	src/Debug.h	/^static nullstream nvmainDebugInhibitor;$/;"	m	namespace:NVM
nvmainPtr	Simulators/gem5/NVMainControl.hh	/^        NVM::NVMain *nvmainPtr;$/;"	m	class:NVMainControl::NVMainStatPrinter
nvmainPtr	Simulators/gem5/NVMainControl.hh	/^        NVM::NVMain *nvmainPtr;$/;"	m	class:NVMainControl::NVMainStatReseter
nvmainPtr	Simulators/gem5/nvmain_mem.hh	/^        NVM::NVMain *nvmainPtr;$/;"	m	class:NVMainMemory::NVMainStatPrinter
nvmainPtr	Simulators/gem5/nvmain_mem.hh	/^        NVM::NVMain *nvmainPtr;$/;"	m	class:NVMainMemory::NVMainStatReseter
nvmain_atomic	Simulators/gem5/nvmain_mem.hh	/^    bool nvmain_atomic;$/;"	m	class:NVMainMemory
nvmainexec	Tests/Regressions.py	/^nvmainexec = ".." + os.sep + "nvmain." + options.build$/;"	v
offChipDelay	Interconnect/OffChipBus/OffChipBus.h	/^    ncycle_t offChipDelay;$/;"	m	class:NVM::OffChipBus
offset	Prefetchers/STeMS/STeMS.h	/^    uint64_t offset[16];$/;"	m	struct:NVM::PatternSequence
oldData	include/NVMainRequest.h	/^    NVMDataBlock oldData;          \/\/< Data that was previously at this address (pre-write)$/;"	m	class:NVM::NVMainRequest
oldData	traceReader/TraceLine.h	/^    NVMDataBlock oldData;$/;"	m	class:NVM::TraceLine
openRow	Banks/DDR3Bank/DDR3Bank.h	/^    uint64_t openRow;$/;"	m	class:NVM::DDR3Bank
openRow	src/SubArray.h	/^    ncounter_t openRow;$/;"	m	class:NVM::SubArray
operation	traceReader/TraceLine.h	/^    OpType operation;$/;"	m	class:NVM::TraceLine
operator ()	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::BankLocked::operator() ( NVMainRequest * request )$/;"	f	class:LH_Cache::BankLocked
operator ()	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::FillQueueFull::operator() ( NVMainRequest * \/*request*\/ )$/;"	f	class:LH_Cache::FillQueueFull
operator ()	MemControl/LH-Cache/LH-Cache.cpp	/^bool LH_Cache::NoWriteBuffering::operator() ( NVMainRequest * \/*request*\/ )$/;"	f	class:LH_Cache::NoWriteBuffering
operator ()	src/MemoryController.cpp	/^bool MemoryController::DummyPredicate::operator() ( NVMainRequest* \/*request*\/ )$/;"	f	class:MemoryController::DummyPredicate
operator ()	src/MemoryController.h	/^    bool operator() (NVMainRequest *request)$/;"	f	class:NVM::ComplementPredicate
operator ()	src/MemoryController.h	/^    virtual bool operator() (NVMainRequest * \/*request*\/) { return true; }$/;"	f	class:NVM::SchedulingPredicate
operator <	include/NVMainRequest.h	/^bool NVMainRequest::operator<( NVMainRequest m ) const$/;"	f	class:NVM::NVMainRequest
operator <<	include/NVMDataBlock.cpp	/^std::ostream& operator<<( std::ostream& out, const NVMDataBlock& obj )$/;"	f
operator <<	src/Debug.h	/^nullstream& operator<<( nullstream& s, T const& ) { return s; }$/;"	f	namespace:NVM
operator =	include/NVMAddress.cpp	/^NVMAddress& NVMAddress::operator=( const NVMAddress& m )$/;"	f	class:NVMAddress
operator =	include/NVMDataBlock.cpp	/^NVMDataBlock& NVMDataBlock::operator=( const NVMDataBlock& m )$/;"	f	class:NVMDataBlock
operator =	include/NVMainRequest.h	/^const NVMainRequest& NVMainRequest::operator=( const NVMainRequest& m )$/;"	f	class:NVM::NVMainRequest
optparse	Simulators/gem5/NVMainMemory.py	/^import optparse$/;"	i
optype	Utils/Caches/CacheBank.h	/^    CacheOperation optype;$/;"	m	struct:NVM::CacheRequest
order	src/TranslationMethod.h	/^    int order[6];$/;"	m	class:NVM::TranslationMethod
originalRequest	Utils/Caches/CacheBank.h	/^    NVMainRequest *originalRequest;$/;"	m	struct:NVM::CacheRequest
os	Tests/Regressions.py	/^import os$/;"	i
outputPage	Decoders/MQMigrator/MQMigrator.h	/^    uint64_t inputPage, outputPage;$/;"	m	class:NVM::MQMigrator
outputPage	Decoders/Migrator/Migrator.h	/^    uint64_t inputPage, outputPage;$/;"	m	class:NVM::Migrator
outstandingFills	MemControl/LO-Cache/LO-Cache.h	/^    std::map<NVMainRequest *, NVMainRequest *> outstandingFills;$/;"	m	class:NVM::LO_Cache
outstandingRequests	traceSim/traceMain.h	/^    ncounter_t outstandingRequests;$/;"	m	class:NVM::TraceMain
owner	Utils/Caches/CacheBank.h	/^    NVMObject *owner;$/;"	m	struct:NVM::CacheRequest
owner	include/NVMainRequest.h	/^    NVMObject *owner;              \/\/< Pointer to the object that created this request$/;"	m	class:NVM::NVMainRequest
p	src/NVMObject.h	/^    Params *p;$/;"	m	class:NVM::NVMObject
packet	Simulators/gem5/nvmain_mem.hh	/^        PacketPtr packet;$/;"	m	struct:NVMainMemory::NVMainMemoryRequest
pageNumber	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^		uint64_t pageNumber;	$/;"	m	struct:NVM::MultiQueueMigrator::__anon3
params	Simulators/gem5/nvmain_mem.hh	/^    params() const$/;"	f	class:NVMainMemory
parent	src/NVMObject.h	/^    NVMObject_hook *parent;$/;"	m	class:NVM::NVMObject
parser	Scripts/StatsParser.py	/^parser = OptionParser()$/;"	v
parser	Tests/Regressions.py	/^parser = OptionParser()$/;"	v
passedchecks	Tests/Regressions.py	/^        passedchecks = []$/;"	v
pauseMode	src/Params.h	/^    PauseMode pauseMode;$/;"	m	class:NVM::Params
pausedWrites	src/SubArray.h	/^    ncounter_t pausedWrites;$/;"	m	class:NVM::SubArray
pdState	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    pdStates pdState;$/;"	m	class:NVM::DRAMPower2TraceWriter
pdStates	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    enum pdStates { PUP, PDN_F_ACT, PDN_F_PRE, PDN_S_PRE }; $/;"	g	class:NVM::DRAMPower2TraceWriter
peek	Simulators/gem5/NVMainControl.cc	/^NVMainControl::peek()$/;"	f	class:NVMainControl
peekNode	Simulators/gem5/NVMainControl.cc	/^NVMainControl::peekNode()$/;"	f	class:NVMainControl
pendingDelete	Simulators/gem5/nvmain_mem.hh	/^    std::vector<PacketPtr> pendingDelete;$/;"	m	class:NVMainMemory
pendingMemoryRequests	NVM/nvmain.h	/^    std::queue<NVMainRequest *> pendingMemoryRequests;$/;"	m	class:NVM::NVMain
perChannel	traceWriter/GenericTraceWriter.h	/^    bool perChannel;$/;"	m	class:NVM::GenericTraceWriter
perRank	traceWriter/GenericTraceWriter.h	/^    bool perRank;$/;"	m	class:NVM::GenericTraceWriter
perfectFills	MemControl/LO-Cache/LO-Cache.h	/^    bool perfectFills;$/;"	m	class:NVM::LO_Cache
pfTrigger	include/NVMainRequest.h	/^    NVMAddress pfTrigger;          \/\/< Address that triggered this prefetch$/;"	m	class:NVM::NVMainRequest
physicalAddress	include/NVMAddress.h	/^    uint64_t physicalAddress;$/;"	m	class:NVM::NVMAddress
port	Simulators/gem5/NVMainMemory.py	/^    port = SlavePort("Slave ports")$/;"	v	class:NVMainMemory
port	Simulators/gem5/nvmain_mem.hh	/^    MemoryPort port;$/;"	m	class:NVMainMemory
powerCycles	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t powerCycles;$/;"	m	class:NVM::DDR3Bank
preTracer	NVM/nvmain.h	/^    GenericTraceWriter *preTracer;$/;"	m	class:NVM::NVMain
precharges	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::DDR3Bank
precharges	src/SubArray.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::SubArray
pred	src/MemoryController.h	/^    SchedulingPredicate *pred;$/;"	m	class:NVM::ComplementPredicate
predictor	MemControl/PredictorDRC/PredictorDRC.h	/^    AccessPredictor *predictor;$/;"	m	class:NVM::PredictorDRC
prefetchBuffer	NVM/nvmain.h	/^    std::list<NVMainRequest *> prefetchBuffer;$/;"	m	class:NVM::NVMain
prefetcher	NVM/nvmain.h	/^    Prefetcher *prefetcher;$/;"	m	class:NVM::NVMain
pretraceOutput	NVM/nvmain.h	/^    std::ofstream pretraceOutput;$/;"	m	class:NVM::NVMain
print	Simulators/gem5/NVMainControl.cc	/^NVMainControl::print(std::ostream& out) const$/;"	f	class:NVMainControl
printStats	Simulators/gem5/NVMainControl.cc	/^NVMainControl::printStats(std::ostream& out) const$/;"	f	class:NVMainControl
printTrace	Utils/RequestTracer/RequestTracer.h	/^    bool printTrace;$/;"	m	class:NVM::RequestTracer
priority	src/EventQueue.h	/^    int priority;$/;"	m	class:NVM::Event
probability	Utils/CoinMigrator/CoinMigrator.h	/^    double probability;$/;"	m	class:NVM::CoinMigrator
process	Simulators/gem5/NVMainControl.cc	/^void NVMainControl::NVMainStatPrinter::process( )$/;"	f	class:NVMainControl::NVMainStatPrinter
process	Simulators/gem5/NVMainControl.cc	/^void NVMainControl::NVMainStatReseter::process()$/;"	f	class:NVMainControl::NVMainStatReseter
process	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::NVMainStatPrinter::process()$/;"	f	class:NVMainMemory::NVMainStatPrinter
process	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::NVMainStatReseter::process()$/;"	f	class:NVMainMemory::NVMainStatReseter
programCounter	include/NVMainRequest.h	/^    uint64_t programCounter;       \/\/< Program counter of CPU issuing request$/;"	m	class:NVM::NVMainRequest
programMode	src/Params.h	/^    ProgramMode programMode;$/;"	m	class:NVM::Params
promoBuffered	Utils/CoinMigrator/CoinMigrator.h	/^    bool promoBuffered, demoBuffered; $/;"	m	class:NVM::CoinMigrator
promoBuffered	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    bool promoBuffered, demoBuffered; $/;"	m	class:NVM::MultiQueueMigrator
promoRequest	Utils/CoinMigrator/CoinMigrator.h	/^    NVMainRequest *promoRequest;$/;"	m	class:NVM::CoinMigrator
promoRequest	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    NVMainRequest *promoRequest;$/;"	m	class:NVM::MultiQueueMigrator
promotee	Utils/CoinMigrator/CoinMigrator.h	/^    NVMAddress demotee, promotee; $/;"	m	class:NVM::CoinMigrator
promotee	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    NVMAddress demotee, promotee; $/;"	m	class:NVM::MultiQueueMigrator
promotionChannel	Utils/CoinMigrator/CoinMigrator.h	/^    ncounter_t promotionChannel;$/;"	m	class:NVM::CoinMigrator
promotionChannel	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    ncounter_t promotionChannel;$/;"	m	class:NVM::MultiQueueMigrator
promotionChannelParams	Utils/CoinMigrator/CoinMigrator.h	/^    Params *promotionChannelParams;$/;"	m	class:NVM::CoinMigrator
promotionChannelParams	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    Params *promotionChannelParams;$/;"	m	class:NVM::MultiQueueMigrator
psInterval	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t psInterval;$/;"	m	class:NVM::LH_Cache
psInterval	Ranks/StandardRank/StandardRank.h	/^    uint64_t psInterval;$/;"	m	class:NVM::StandardRank
psInterval	src/MemoryController.h	/^    ncounter_t psInterval;$/;"	m	class:NVM::MemoryController
psInterval	src/Stats.h	/^    ncounter_t psInterval;$/;"	m	class:NVM::Stats
psInterval	src/SubArray.h	/^    ncounter_t psInterval;$/;"	m	class:NVM::SubArray
queriedMemory	Utils/CoinMigrator/CoinMigrator.h	/^    bool queriedMemory;$/;"	m	class:NVM::CoinMigrator
queriedMemory	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    bool queriedMemory;$/;"	m	class:NVM::MultiQueueMigrator
queueCycle	include/NVMainRequest.h	/^    ncycle_t queueCycle;           \/\/< When the memory controller accepted (queued) the request$/;"	m	class:NVM::NVMainRequest
queueModel	src/MemoryController.h	/^    QueueModel queueModel;$/;"	m	class:NVM::MemoryController
queueSize	MemControl/FCFS/FCFS.h	/^    uint64_t queueSize;$/;"	m	class:NVM::FCFS
queueSize	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t queueSize;$/;"	m	class:NVM::FRFCFS
queueWaits	Utils/CoinMigrator/CoinMigrator.h	/^    ncounter_t queueWaits;$/;"	m	class:NVM::CoinMigrator
queueWaits	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    ncounter_t queueWaits;$/;"	m	class:NVM::MultiQueueMigrator
rank	include/NVMAddress.h	/^    uint64_t rank;$/;"	m	class:NVM::NVMAddress
rankPowerDown	src/MemoryController.h	/^    bool *rankPowerDown;$/;"	m	class:NVM::MemoryController
rank_bit_0	Simulators/gem5/NVMainControl.py	/^    rank_bit_0 = Param.Int(11, "");$/;"	v	class:NVMMemoryControl
rank_rank_delay	Simulators/gem5/NVMainControl.py	/^    rank_rank_delay = Param.Int(1, "");$/;"	v	class:NVMMemoryControl
rankingQueues	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^	std::list<PageType> *rankingQueues;$/;"	m	class:NVM::MultiQueueMigrator
ranks	Interconnect/OnChipBus/OnChipBus.h	/^    Rank **ranks;$/;"	m	class:NVM::OnChipBus
ranks	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t ranks, banks;$/;"	m	class:NVM::LO_Cache
ranks_per_dimm	Simulators/gem5/NVMainControl.py	/^    ranks_per_dimm = Param.Int(2, "");$/;"	v	class:NVMMemoryControl
rawData	include/NVMDataBlock.h	/^    uint8_t *rawData;$/;"	m	class:NVM::NVMDataBlock
rawNum	Ranks/StandardRank/StandardRank.h	/^    ncounter_t rawNum;$/;"	m	class:NVM::StandardRank
rb_hits	MemControl/FCFS/FCFS.h	/^    uint64_t rb_hits;$/;"	m	class:NVM::FCFS
rb_hits	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t rb_hits;$/;"	m	class:NVM::FRFCFS
rb_hits	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t rb_hits, rb_miss;$/;"	m	class:NVM::LH_Cache
rb_hits	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t rb_hits, rb_miss;$/;"	m	class:NVM::LO_Cache
rb_miss	MemControl/FCFS/FCFS.h	/^    uint64_t rb_miss;$/;"	m	class:NVM::FCFS
rb_miss	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t rb_miss;$/;"	m	class:NVM::FRFCFS
rb_miss	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t rb_hits, rb_miss;$/;"	m	class:NVM::LH_Cache
rb_miss	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t rb_hits, rb_miss;$/;"	m	class:NVM::LO_Cache
re	Tests/Regressions.py	/^import re$/;"	i
readOnlyBuffers	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    bool readOnlyBuffers;$/;"	m	class:NVM::CachedDDR3Bank
readQueue	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    NVMTransactionQueue *readQueue;$/;"	m	class:NVM::FRFCFS_WQF
readQueueId	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    const int readQueueId;$/;"	m	class:NVM::FRFCFS_WQF
readQueueSize	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t readQueueSize;$/;"	m	class:NVM::FRFCFS_WQF
readTime	Utils/Caches/CacheBank.h	/^    uint64_t readTime, writeTime;$/;"	m	class:NVM::CacheBank
readVersion	traceReader/NVMainTrace/NVMainTraceReader.h	/^    bool readVersion;$/;"	m	class:NVM::NVMainTraceReader
read_write_delay	Simulators/gem5/NVMainControl.py	/^    read_write_delay = Param.Int(2, "");$/;"	v	class:NVMMemoryControl
reads	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t reads;$/;"	m	struct:NVM::CachedRowBuffer
reads	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::DDR3Bank
reads	Ranks/StandardRank/StandardRank.h	/^    ncounter_t reads, writes;$/;"	m	class:NVM::StandardRank
reads	src/SubArray.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::SubArray
reason	include/FailReasons.h	/^    FailReasons reason;$/;"	m	class:NVM::FailReason
recipient	src/EventQueue.h	/^    NVMObject_hook *recipient;   \/* Who to callback. *\/$/;"	m	class:NVM::Event
recvAtomic	Simulators/gem5/nvmain_mem.cc	/^NVMainMemory::MemoryPort::recvAtomic(PacketPtr pkt)$/;"	f	class:NVMainMemory::MemoryPort
recvFunctional	Simulators/gem5/nvmain_mem.cc	/^NVMainMemory::MemoryPort::recvFunctional(PacketPtr pkt)$/;"	f	class:NVMainMemory::MemoryPort
recvRetry	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::MemoryPort::recvRetry( )$/;"	f	class:NVMainMemory::MemoryPort
recvRetry	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::recvRetry( )$/;"	f	class:NVMainMemory
recvTimingReq	Simulators/gem5/nvmain_mem.cc	/^NVMainMemory::MemoryPort::recvTimingReq(PacketPtr pkt)$/;"	f	class:NVMainMemory::MemoryPort
referenceCounter	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^		uint64_t referenceCounter;$/;"	m	struct:NVM::MultiQueueMigrator::__anon3
refreshEnergy	Banks/DDR3Bank/DDR3Bank.h	/^    double refreshEnergy;$/;"	m	class:NVM::DDR3Bank
refreshEnergy	Ranks/StandardRank/StandardRank.h	/^    double totalEnergy, backgroundEnergy, activateEnergy, burstEnergy, refreshEnergy;$/;"	m	class:NVM::StandardRank
refreshEnergy	src/SubArray.h	/^    double refreshEnergy;$/;"	m	class:NVM::SubArray
refreshPower	Banks/DDR3Bank/DDR3Bank.h	/^    double refreshPower;$/;"	m	class:NVM::DDR3Bank
refreshPower	Ranks/StandardRank/StandardRank.h	/^    double totalPower, backgroundPower, activatePower, burstPower, refreshPower;$/;"	m	class:NVM::StandardRank
refreshPriority	src/MemoryController.h	/^const int refreshPriority = 20;$/;"	m	namespace:NVM
refreshQueued	src/MemoryController.h	/^    bool **refreshQueued;$/;"	m	class:NVM::MemoryController
refresh_period	Simulators/gem5/NVMainControl.py	/^    refresh_period = Param.Cycles(1560, "");$/;"	v	class:NVMMemoryControl
refreshes	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::DDR3Bank
refreshes	src/SubArray.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::SubArray
refvalue	Tests/Regressions.py	/^                            refvalue = float(''.join(c for c in line.split(' ')[1] if fval.match(c)))$/;"	v
removeStat	src/Stats.cpp	/^void Stats::removeStat( StatType stat )$/;"	f	class:Stats
reqInfo	include/NVMainRequest.h	/^    void *reqInfo;                 \/\/< User-defined info for request (frontend only)$/;"	m	class:NVM::NVMainRequest
request	Simulators/gem5/nvmain_mem.hh	/^        NVM::NVMainRequest *request;$/;"	m	struct:NVMainMemory::NVMainMemoryRequest
request	src/EventQueue.h	/^    NVMainRequest *request;      \/* Request causing event. *\/$/;"	m	class:NVM::Event
reset	Simulators/gem5/NVMainControl.cc	/^NVMainControl::reset()$/;"	f	class:NVMainControl
resetValue	src/Stats.h	/^    StatType resetValue;$/;"	m	class:NVM::StatBase
respondEvent	Simulators/gem5/nvmain_mem.hh	/^    EventWrapper<NVMainMemory, &NVMainMemory::SendResponses> respondEvent;$/;"	m	class:NVMainMemory
responseQueue	Simulators/gem5/nvmain_mem.hh	/^    std::deque<PacketPtr> responseQueue;$/;"	m	class:NVMainMemory
retryRead	Simulators/gem5/nvmain_mem.hh	/^    bool retryRead, retryWrite, retryResp;$/;"	m	class:NVMainMemory
retryResp	Simulators/gem5/nvmain_mem.hh	/^    bool retryRead, retryWrite, retryResp;$/;"	m	class:NVMainMemory
retryWrite	Simulators/gem5/nvmain_mem.hh	/^    bool retryRead, retryWrite, retryResp;$/;"	m	class:NVMainMemory
row	include/NVMAddress.h	/^    uint64_t row;$/;"	m	class:NVM::NVMAddress
rowBufferCount	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t rowBufferCount;$/;"	m	class:NVM::CachedDDR3Bank
rowBufferSize	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t rowBufferSize;$/;"	m	class:NVM::CachedDDR3Bank
rq_rb_hits	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t rq_rb_hits;$/;"	m	class:NVM::FRFCFS_WQF
rq_rb_miss	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t rq_rb_miss;$/;"	m	class:NVM::FRFCFS_WQF
rrdWaitAverage	Ranks/StandardRank/StandardRank.h	/^    double rrdWaitAverage;$/;"	m	class:NVM::StandardRank
rrdWaitTotal	Ranks/StandardRank/StandardRank.h	/^    ncounter_t rrdWaitTotal;$/;"	m	class:NVM::StandardRank
rrdWaits	Ranks/StandardRank/StandardRank.h	/^    ncounter_t rrdWaits;$/;"	m	class:NVM::StandardRank
s	Scripts/StatsParser.py	/^    s = 'Finding max interval in file ' + f$/;"	v
s	Scripts/StatsParser.py	/^    s = 'i' + str(dump_interval[index]) + '.' + line.strip()$/;"	v
s	Scripts/StatsParser.py	/^    s = f + ' has ' + str(max_int[index]) + ' intervals'$/;"	v
s	Scripts/StatsParser.py	/^s = 'Common interval is ' + str(common_interval)$/;"	v
seed	Utils/AccessPredictor/VariablePredictor/VariablePredictor.h	/^    unsigned int seed;$/;"	m	class:NVM::VariablePredictor
seed	Utils/CoinMigrator/CoinMigrator.h	/^    unsigned int seed;$/;"	m	class:NVM::CoinMigrator
selfHook	Utils/RequestTracer/RequestTracer.h	/^    NVMObject_hook *selfHook;$/;"	m	class:NVM::RequestTracer
serialize	Simulators/gem5/NVMainControl.cc	/^NVMainControl::serialize(std::ostream& )$/;"	f	class:NVMainControl
serialize	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::serialize(std::ostream& os)$/;"	f	class:NVMainMemory
setConsumer	Simulators/gem5/NVMainControl.cc	/^NVMainControl::setConsumer(Consumer* consumer_ptr)$/;"	f	class:NVMainControl
setDescription	Simulators/gem5/NVMainControl.hh	/^    void setDescription(const std::string& name) { m_description = name; };$/;"	f	class:NVMainControl
shutil	Tests/Regressions.py	/^import shutil$/;"	i
simInterface	NVM/nvmain.h	/^    SimInterface *simInterface;$/;"	m	class:NVM::NVMain
simPtr	src/Config.h	/^    SimInterface *simPtr;$/;"	m	class:NVM::Config
simulation_cycles	src/MemoryController.h	/^    ncounter_t simulation_cycles;$/;"	m	class:NVM::MemoryController
size	Prefetchers/STeMS/STeMS.h	/^    uint64_t size;$/;"	m	struct:NVM::PatternSequence
size	include/NVMDataBlock.h	/^    uint64_t size;$/;"	m	class:NVM::NVMDataBlock
slist	Scripts/StatsParser.py	/^    slist = open(options.m5stats, 'r')$/;"	v
slist	Scripts/StatsParser.py	/^slist = open(options.stats, 'r')$/;"	v
slowExitCycles	Ranks/StandardRank/StandardRank.h	/^    ncounter_t slowExitCycles;$/;"	m	class:NVM::StandardRank
slowExitPrechargeCycles	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t slowExitPrechargeCycles;$/;"	m	class:NVM::DDR3Bank
split_line	Scripts/StatsParser.py	/^                    split_line = line.split('#')$/;"	v
split_string	Scripts/StatsParser.py	/^                    split_string = split_line[0]$/;"	v
standbyCycles	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t standbyCycles;$/;"	m	class:NVM::DDR3Bank
standbyCycles	Ranks/StandardRank/StandardRank.h	/^    ncounter_t standbyCycles;$/;"	m	class:NVM::StandardRank
startCycle	Utils/Visualizer/Visualizer.h	/^    ncycle_t startCycle, endCycle, endCycle2;$/;"	m	class:NVM::Visualizer
startedPrefetch	Prefetchers/STeMS/STeMS.h	/^    bool startedPrefetch;$/;"	m	struct:NVM::PatternSequence
startup	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::startup()$/;"	f	class:NVMainMemory
starvationCounter	src/MemoryController.h	/^    ncounter_t ***starvationCounter;$/;"	m	class:NVM::MemoryController
starvationThreshold	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t starvationThreshold;$/;"	m	class:NVM::LO_Cache
starvationThreshold	src/MemoryController.h	/^    ncounter_t starvationThreshold;$/;"	m	class:NVM::MemoryController
starvation_precharges	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t starvation_precharges;$/;"	m	class:NVM::FRFCFS_WQF
starvation_precharges	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t starvation_precharges;$/;"	m	class:NVM::FRFCFS
starvation_precharges	MemControl/LH-Cache/LH-Cache.h	/^    uint64_t starvation_precharges;$/;"	m	class:NVM::LH_Cache
starvation_precharges	MemControl/LO-Cache/LO-Cache.h	/^    ncounter_t starvation_precharges;$/;"	m	class:NVM::LO_Cache
statList	src/Stats.h	/^    std::vector<StatBase *> statList;$/;"	m	class:NVM::Stats
statName	src/AddressTranslator.h	/^    std::string statName;$/;"	m	class:NVM::AddressTranslator
statName	src/NVMObject.h	/^    std::string statName;$/;"	m	class:NVM::NVMObject
statPrinter	Simulators/gem5/NVMainControl.hh	/^    NVMainStatPrinter statPrinter;$/;"	m	class:NVMainControl
statPrinter	Simulators/gem5/nvmain_mem.hh	/^    NVMainStatPrinter statPrinter;$/;"	m	class:NVMainMemory
statReseter	Simulators/gem5/NVMainControl.hh	/^    NVMainStatReseter statReseter;$/;"	m	class:NVMainControl
statReseter	Simulators/gem5/nvmain_mem.hh	/^    NVMainStatReseter statReseter;$/;"	m	class:NVMainMemory
statStream	Simulators/gem5/NVMainControl.hh	/^        std::ofstream statStream;$/;"	m	class:NVMainControl::NVMainStatPrinter
statStream	Simulators/gem5/nvmain_mem.hh	/^        std::ofstream statStream;$/;"	m	class:NVMainMemory::NVMainStatPrinter
statType	src/Stats.h	/^    std::string name, statType, units;$/;"	m	class:NVM::StatBase
state	Banks/DDR3Bank/DDR3Bank.h	/^    DDR3BankState state;$/;"	m	class:NVM::DDR3Bank
state	Ranks/StandardRank/StandardRank.h	/^    StandardRank_State state;$/;"	m	class:NVM::StandardRank
state	Utils/Caches/CacheBank.h	/^    CacheState state;$/;"	m	class:NVM::CacheBank
state	src/SubArray.h	/^    SubArrayState state;$/;"	m	class:NVM::SubArray
stateTimeout	Ranks/StandardRank/StandardRank.h	/^    ncounter_t stateTimeout;$/;"	m	class:NVM::StandardRank
stateTimer	Utils/Caches/CacheBank.h	/^    uint64_t accessTime, stateTimer;$/;"	m	class:NVM::CacheBank
stats	src/AddressTranslator.h	/^    Stats *stats;$/;"	m	class:NVM::AddressTranslator
stats	src/NVMObject.h	/^    Stats *stats;$/;"	m	class:NVM::NVMObject
status	include/NVMainRequest.h	/^    MemRequestStatus status;       \/\/< Complete, incomplete, etc.$/;"	m	class:NVM::NVMainRequest
stringlist	Scripts/StatsParser.py	/^stringlist = [] $/;"	v
subArrayEnergy	src/SubArray.h	/^    double subArrayEnergy;$/;"	m	class:NVM::SubArray
subArrayId	src/SubArray.h	/^    ncounter_t subArrayId;$/;"	m	class:NVM::SubArray
subArrayNum	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t subArrayNum;$/;"	m	class:NVM::DDR3Bank
subArrayNum	src/MemoryController.h	/^    ncounter_t subArrayNum;$/;"	m	class:NVM::MemoryController
subarray	include/NVMAddress.h	/^    uint64_t subarray;$/;"	m	class:NVM::NVMAddress
subprocess	Tests/Regressions.py	/^import subprocess$/;"	i
successfulPrefetches	NVM/nvmain.h	/^    ncounter_t successfulPrefetches;$/;"	m	class:NVM::NVMain
syncValue	Interconnect/OffChipBus/OffChipBus.h	/^    double syncValue;$/;"	m	class:NVM::OffChipBus
syncValue	Interconnect/OnChipBus/OnChipBus.h	/^    double syncValue;$/;"	m	class:NVM::OnChipBus
syncValue	NVM/nvmain.h	/^    double syncValue;$/;"	m	class:NVM::NVMain
sys	Scripts/StatsParser.py	/^import sys$/;"	i
sys	Simulators/gem5/NVMainControl.py	/^import sys$/;"	i
sys	Simulators/gem5/NVMainMemory.py	/^import sys$/;"	i
sys	Tests/Regressions.py	/^import sys$/;"	i
tAL	src/Params.h	/^    ncycle_t tAL;$/;"	m	class:NVM::Params
tBURST	Simulators/gem5/nvmain_mem.hh	/^    uint64_t tBURST;$/;"	m	class:NVMainMemory
tBURST	src/Params.h	/^    ncycle_t tBURST;$/;"	m	class:NVM::Params
tCAS	src/Params.h	/^    ncycle_t tCAS;$/;"	m	class:NVM::Params
tCCD	src/Params.h	/^    ncycle_t tCCD;$/;"	m	class:NVM::Params
tCMD	src/Params.h	/^    ncycle_t tCMD;$/;"	m	class:NVM::Params
tCWD	src/Params.h	/^    ncycle_t tCWD;$/;"	m	class:NVM::Params
tFaw	Simulators/gem5/NVMainControl.py	/^    tFaw = Param.Int(0, "");$/;"	v	class:NVMMemoryControl
tOST	src/Params.h	/^    ncycle_t tOST;$/;"	m	class:NVM::Params
tPD	src/Params.h	/^    ncycle_t tPD;$/;"	m	class:NVM::Params
tPPD	src/Params.h	/^    ncycle_t tPPD;$/;"	m	class:NVM::Params
tRAS	src/Params.h	/^    ncycle_t tRAS;$/;"	m	class:NVM::Params
tRAW	src/Params.h	/^    ncycle_t tRAW;$/;"	m	class:NVM::Params
tRCD	src/Params.h	/^    ncycle_t tRCD;$/;"	m	class:NVM::Params
tRDB	src/Params.h	/^    ncycle_t tRDB;$/;"	m	class:NVM::Params
tRDPDEN	src/Params.h	/^    ncycle_t tRDPDEN; \/\/ interval between Read\/ReadA and PowerDown$/;"	m	class:NVM::Params
tREFW	src/Params.h	/^    ncycle_t tREFW;$/;"	m	class:NVM::Params
tRFC	src/Params.h	/^    ncycle_t tRFC;$/;"	m	class:NVM::Params
tRP	src/Params.h	/^    ncycle_t tRP;$/;"	m	class:NVM::Params
tRRDR	src/Params.h	/^    ncycle_t tRRDR;$/;"	m	class:NVM::Params
tRRDW	src/Params.h	/^    ncycle_t tRRDW;$/;"	m	class:NVM::Params
tRTP	src/Params.h	/^    ncycle_t tRTP;$/;"	m	class:NVM::Params
tRTRS	src/Params.h	/^    ncycle_t tRTRS;$/;"	m	class:NVM::Params
tWP	src/Params.h	/^    ncycle_t tWP;$/;"	m	class:NVM::Params
tWP0	src/Params.h	/^    ncycle_t tWP0;$/;"	m	class:NVM::Params
tWP1	src/Params.h	/^    ncycle_t tWP1;$/;"	m	class:NVM::Params
tWR	src/Params.h	/^    ncycle_t tWR;$/;"	m	class:NVM::Params
tWRAPDEN	src/Params.h	/^    ncycle_t tWRAPDEN; \/\/ interval between WriteA and PowerDown$/;"	m	class:NVM::Params
tWRPDEN	src/Params.h	/^    ncycle_t tWRPDEN; \/\/ interval between Write and PowerDown$/;"	m	class:NVM::Params
tWTR	src/Params.h	/^    ncycle_t tWTR;$/;"	m	class:NVM::Params
tXP	src/Params.h	/^    ncycle_t tXP;$/;"	m	class:NVM::Params
tXPDLL	src/Params.h	/^    ncycle_t tXPDLL;$/;"	m	class:NVM::Params
tXS	src/Params.h	/^    ncycle_t tXS;$/;"	m	class:NVM::Params
tXSDLL	src/Params.h	/^    ncycle_t tXSDLL;$/;"	m	class:NVM::Params
tag	include/NVMainRequest.h	/^    int tag;                       \/\/< User-defined tag for request (frontend only)$/;"	m	class:NVM::NVMainRequest
tagGen	src/NVMObject.h	/^    TagGenerator *tagGen;$/;"	m	class:NVM::NVMObject
tagNames	src/TagGenerator.h	/^    std::map<std::string, int> tagNames;$/;"	m	class:NVM::TagGenerator
tags	Scripts/StatsParser.py	/^        tags = line.split('.')$/;"	v
testdata	Tests/Regressions.py	/^testdata = json.load(json_data)$/;"	v
testgem5	Tests/Regressions.py	/^    testgem5 = False$/;"	v
testgem5	Tests/Regressions.py	/^testgem5 = True$/;"	v
testlog	Tests/Regressions.py	/^        testlog = open(options.tempfile, 'w')$/;"	v
threadId	include/NVMainRequest.h	/^    ncounters_t threadId;                  \/\/< Thread ID of issuing application$/;"	m	class:NVM::NVMainRequest
threadId	traceReader/TraceLine.h	/^    ncounters_t threadId;$/;"	m	class:NVM::TraceLine
tick	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::tick( )$/;"	f	class:NVMainMemory
totalEnergy	Ranks/StandardRank/StandardRank.h	/^    double totalEnergy, backgroundEnergy, activateEnergy, burstEnergy, refreshEnergy;$/;"	m	class:NVM::StandardRank
totalPower	Ranks/StandardRank/StandardRank.h	/^    double totalPower, backgroundPower, activatePower, burstPower, refreshPower;$/;"	m	class:NVM::StandardRank
totalPromotionPages	Utils/CoinMigrator/CoinMigrator.h	/^    ncounter_t totalPromotionPages;$/;"	m	class:NVM::CoinMigrator
totalPromotionPages	Utils/MultiQueueMigrator/MultiQueueMigrator.h	/^    ncounter_t totalPromotionPages;$/;"	m	class:NVM::MultiQueueMigrator
totalReadRequests	NVM/nvmain.h	/^    ncounter_t totalReadRequests;$/;"	m	class:NVM::NVMain
totalWriteRequests	NVM/nvmain.h	/^    ncounter_t totalWriteRequests;$/;"	m	class:NVM::NVMain
total_drain_cycles	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t total_drain_cycles;$/;"	m	class:NVM::FRFCFS_WQF
total_drain_writes	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t total_drain_writes;$/;"	m	class:NVM::FRFCFS_WQF
total_drains	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t total_drains;$/;"	m	class:NVM::FRFCFS_WQF
total_non_drain_cycles	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t total_non_drain_cycles;$/;"	m	class:NVM::FRFCFS_WQF
total_read_cycles	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t total_read_cycles;$/;"	m	class:NVM::FRFCFS_WQF
total_readqueue_size	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t total_readqueue_size;$/;"	m	class:NVM::FRFCFS_WQF
total_reads_during_drain	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t total_reads_during_drain;$/;"	m	class:NVM::FRFCFS_WQF
trace	traceReader/NVMainTrace/NVMainTraceReader.h	/^    std::ifstream trace;$/;"	m	class:NVM::NVMainTraceReader
trace	traceReader/RubyTrace/RubyTraceReader.h	/^    std::ifstream trace;$/;"	m	class:NVM::RubyTraceReader
trace	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    std::ofstream trace, xmlFile;$/;"	m	class:NVM::DRAMPower2TraceWriter
trace	traceWriter/NVMainTrace/NVMainTraceWriter.h	/^    std::ofstream trace;$/;"	m	class:NVM::NVMainTraceWriter
trace	traceWriter/VerilogTrace/VerilogTraceWriter.h	/^    std::ofstream trace;$/;"	m	class:NVM::VerilogTraceWriter
traceChannels	Utils/PostTrace/PostTrace.h	/^    ncounter_t traceRanks, traceChannels;$/;"	m	class:NVM::PostTrace
traceFile	traceReader/NVMainTrace/NVMainTraceReader.h	/^    std::string traceFile;$/;"	m	class:NVM::NVMainTraceReader
traceFile	traceReader/RubyTrace/RubyTraceReader.h	/^    std::string traceFile;$/;"	m	class:NVM::RubyTraceReader
traceFile	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    std::string traceFile;$/;"	m	class:NVM::DRAMPower2TraceWriter
traceFile	traceWriter/NVMainTrace/NVMainTraceWriter.h	/^    std::string traceFile;$/;"	m	class:NVM::NVMainTraceWriter
traceFile	traceWriter/VerilogTrace/VerilogTraceWriter.h	/^    std::string traceFile;$/;"	m	class:NVM::VerilogTraceWriter
traceRanks	Utils/PostTrace/PostTrace.h	/^    ncounter_t traceRanks, traceChannels;$/;"	m	class:NVM::PostTrace
traceVersion	traceReader/NVMainTrace/NVMainTraceReader.h	/^    unsigned int traceVersion;$/;"	m	class:NVM::NVMainTraceReader
traceWriter	Utils/PostTrace/PostTrace.h	/^    GenericTraceWriter ***traceWriter;$/;"	m	class:NVM::PostTrace
tracedRequests	Utils/RequestTracer/RequestTracer.h	/^    std::map<uint64_t, TracedRequest*> tracedRequests;$/;"	m	class:NVM::RequestTracer
trampoline	src/NVMObject.h	/^    NVMObject *trampoline;$/;"	m	class:NVM::NVMObject_hook
transactionQueueCount	src/MemoryController.h	/^    ncounter_t transactionQueueCount;$/;"	m	class:NVM::MemoryController
transactionQueuePriority	src/MemoryController.h	/^const int transactionQueuePriority = 30;$/;"	m	namespace:NVM
transactionQueues	src/MemoryController.h	/^    std::list<NVMainRequest *> *transactionQueues;$/;"	m	class:NVM::MemoryController
translated	include/NVMAddress.h	/^    bool translated;$/;"	m	class:NVM::NVMAddress
translator	NVM/nvmain.h	/^    AddressTranslator *translator;$/;"	m	class:NVM::NVMain
truePredictions	Utils/AccessPredictor/VariablePredictor/VariablePredictor.h	/^    ncounter_t truePredictions, falsePredictions;$/;"	m	class:NVM::VariablePredictor
type	Simulators/gem5/NVMainControl.py	/^    type = 'NVMMemoryControl'$/;"	v	class:NVMMemoryControl
type	Simulators/gem5/NVMainMemory.py	/^    type = 'NVMainMemory'$/;"	v	class:NVMainMemory
type	Utils/RequestTracer/RequestTracer.h	/^        TracedType type;$/;"	m	class:NVM::RequestTracer::TracedRequest
type	include/NVMainRequest.h	/^    OpType type;                   \/\/< Operation type of request (read, write, etc)$/;"	m	class:NVM::NVMainRequest
type	src/EventQueue.h	/^    EventType type;              \/* Type of event (which callback to invoke). *\/$/;"	m	class:NVM::Event
typeSize	src/Stats.h	/^    size_t typeSize;$/;"	m	class:NVM::StatBase
units	src/Stats.h	/^    std::string name, statType, units;$/;"	m	class:NVM::StatBase
unserialize	Simulators/gem5/NVMainControl.cc	/^NVMainControl::unserialize(Checkpoint * \/*cp*\/, const std::string & \/*section*\/)$/;"	f	class:NVMainControl
unserialize	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::unserialize(Checkpoint *cp, const std::string& section)$/;"	f	class:NVMainMemory
unsuccessfulPrefetches	NVM/nvmain.h	/^    ncounter_t unsuccessfulPrefetches;$/;"	m	class:NVM::NVMain
useCount	Prefetchers/STeMS/STeMS.h	/^    uint64_t useCount;$/;"	m	struct:NVM::PatternSequence
useDebugLog	src/Config.h	/^    bool useDebugLog;$/;"	m	class:NVM::Config
useWriteBuffer	MemControl/LH-Cache/LH-Cache.h	/^    bool useWriteBuffer;$/;"	m	class:NVM::LH_Cache
used	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    bool used;$/;"	m	struct:NVM::CachedRowBuffer
used	Prefetchers/STeMS/STeMS.h	/^    bool used[16];$/;"	m	struct:NVM::PatternSequence
utilization	Banks/DDR3Bank/DDR3Bank.h	/^    double utilization;$/;"	m	class:NVM::DDR3Bank
value	src/Stats.h	/^    StatType value;$/;"	m	class:NVM::StatBase
valuelist	Scripts/StatsParser.py	/^    valuelist = []$/;"	v
values	src/Config.h	/^    std::map<std::string, std::string> values;$/;"	m	class:NVM::Config
variance	Endurance/Distributions/Normal.h	/^    uint64_t variance;$/;"	m	class:NVM::NormalDistribution
version	Simulators/gem5/NVMainControl.py	/^    version = Param.Int("")$/;"	v	class:NVMMemoryControl
wakeup	Simulators/gem5/NVMainControl.cc	/^NVMainControl::wakeup()$/;"	f	class:NVMainControl
wakeup	Simulators/gem5/nvmain_mem.cc	/^void NVMainMemory::wakeup()$/;"	f	class:NVMainMemory
wakeupCount	src/MemoryController.h	/^    ncounter_t wakeupCount;$/;"	m	class:NVM::MemoryController
warned	src/Config.h	/^    std::set<std::string> warned;$/;"	m	class:NVM::Config
worstCaseEndurance	Banks/DDR3Bank/DDR3Bank.h	/^    uint64_t averageEndurance, worstCaseEndurance;$/;"	m	class:NVM::DDR3Bank
worstCaseEndurance	src/SubArray.h	/^    uint64_t worstCaseEndurance, averageEndurance;$/;"	m	class:NVM::SubArray
worstCaseWrite	src/SubArray.h	/^    ncycle_t worstCaseWrite;$/;"	m	class:NVM::SubArray
wpCancelHisto	src/SubArray.h	/^    std::string wpCancelHisto;$/;"	m	class:NVM::SubArray
wpCancelMap	src/SubArray.h	/^    std::map<double, uint64_t> wpCancelMap;$/;"	m	class:NVM::SubArray
wpPauseHisto	src/SubArray.h	/^    std::string wpPauseHisto;$/;"	m	class:NVM::SubArray
wpPauseMap	src/SubArray.h	/^    std::map<double, uint64_t> wpPauseMap;$/;"	m	class:NVM::SubArray
wq_rb_hits	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t wq_rb_hits;$/;"	m	class:NVM::FRFCFS_WQF
wq_rb_miss	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t wq_rb_miss;$/;"	m	class:NVM::FRFCFS_WQF
writeBackRequests	src/SubArray.h	/^    std::vector<NVMainRequest *> writeBackRequests;$/;"	m	class:NVM::SubArray
writeCycle	Banks/DDR3Bank/DDR3Bank.h	/^    bool writeCycle;$/;"	m	class:NVM::DDR3Bank
writeCycle	src/SubArray.h	/^    bool writeCycle;$/;"	m	class:NVM::SubArray
writeEnd	src/SubArray.h	/^    ncycle_t writeEnd;$/;"	m	class:NVM::SubArray
writeEnergy	src/SubArray.h	/^    double writeEnergy;$/;"	m	class:NVM::SubArray
writeEvent	src/SubArray.h	/^    NVM::Event *writeEvent;$/;"	m	class:NVM::SubArray
writeEventTime	src/SubArray.h	/^    ncycle_t writeEventTime;$/;"	m	class:NVM::SubArray
writeIterationStarts	src/SubArray.h	/^    std::set<ncycle_t> writeIterationStarts;$/;"	m	class:NVM::SubArray
writeMode	Banks/DDR3Bank/DDR3Bank.h	/^    WriteMode writeMode;$/;"	m	class:NVM::DDR3Bank
writeMode	src/SubArray.h	/^    WriteMode writeMode;$/;"	m	class:NVM::SubArray
writeProgress	include/NVMainRequest.h	/^    ncycle_t writeProgress;        \/\/< Number of cycles remaining for write request$/;"	m	class:NVM::NVMainRequest
writeQueue	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    NVMTransactionQueue *writeQueue;$/;"	m	class:NVM::FRFCFS_WQF
writeQueueId	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    const int writeQueueId;$/;"	m	class:NVM::FRFCFS_WQF
writeQueueSize	MemControl/FRFCFS-WQF/FRFCFS-WQF.h	/^    uint64_t writeQueueSize;$/;"	m	class:NVM::FRFCFS_WQF
writeRequest	src/SubArray.h	/^    NVMainRequest *writeRequest;$/;"	m	class:NVM::SubArray
writeStart	src/SubArray.h	/^    ncycle_t writeStart;$/;"	m	class:NVM::SubArray
writeTime	Utils/Caches/CacheBank.h	/^    uint64_t readTime, writeTime;$/;"	m	class:NVM::CacheBank
write_pauses	MemControl/FRFCFS/FRFCFS.h	/^    uint64_t write_pauses;$/;"	m	class:NVM::FRFCFS
writebackCount	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t writebackCount;$/;"	m	class:NVM::CachedDDR3Bank
writes	Banks/CachedDDR3Bank/CachedDDR3Bank.h	/^    ncounter_t writes;$/;"	m	struct:NVM::CachedRowBuffer
writes	Banks/DDR3Bank/DDR3Bank.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::DDR3Bank
writes	Ranks/StandardRank/StandardRank.h	/^    ncounter_t reads, writes;$/;"	m	class:NVM::StandardRank
writes	src/SubArray.h	/^    ncounter_t reads, writes, activates, precharges, refreshes;$/;"	m	class:NVM::SubArray
xmlFile	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.h	/^    std::ofstream trace, xmlFile;$/;"	m	class:NVM::DRAMPower2TraceWriter
~AbstractDRAMCache	MemControl/DRAMCache/AbstractDRAMCache.h	/^  virtual ~AbstractDRAMCache( ) { };$/;"	f	class:NVM::AbstractDRAMCache
~AccessPredictor	Utils/AccessPredictor/AccessPredictor.cpp	/^AccessPredictor::~AccessPredictor( )$/;"	f	class:AccessPredictor
~AccessPredictorFactory	Utils/AccessPredictor/AccessPredictorFactory.h	/^    ~AccessPredictorFactory( ) { };$/;"	f	class:NVM::AccessPredictorFactory
~AddressTranslator	src/AddressTranslator.cpp	/^AddressTranslator::~AddressTranslator( )$/;"	f	class:AddressTranslator
~Bank	src/Bank.h	/^    ~Bank( ) { }$/;"	f	class:NVM::Bank
~BankFactory	Banks/BankFactory.h	/^    ~BankFactory( ) { }$/;"	f	class:NVM::BankFactory
~BitModel	Endurance/BitModel/BitModel.cpp	/^BitModel::~BitModel( )$/;"	f	class:BitModel
~ByteModel	Endurance/ByteModel/ByteModel.cpp	/^ByteModel::~ByteModel( )$/;"	f	class:ByteModel
~CacheBank	Utils/Caches/CacheBank.cpp	/^CacheBank::~CacheBank( )$/;"	f	class:CacheBank
~CachedDDR3Bank	Banks/CachedDDR3Bank/CachedDDR3Bank.cpp	/^CachedDDR3Bank::~CachedDDR3Bank( )$/;"	f	class:CachedDDR3Bank
~CoinMigrator	Utils/CoinMigrator/CoinMigrator.cpp	/^CoinMigrator::~CoinMigrator( )$/;"	f	class:CoinMigrator
~ComplementPredicate	src/MemoryController.h	/^    ~ComplementPredicate( ) { }$/;"	f	class:NVM::ComplementPredicate
~Config	src/Config.cpp	/^Config::~Config( )$/;"	f	class:Config
~DDR3Bank	Banks/DDR3Bank/DDR3Bank.cpp	/^DDR3Bank::~DDR3Bank( )$/;"	f	class:DDR3Bank
~DRAMCache	MemControl/DRAMCache/DRAMCache.cpp	/^DRAMCache::~DRAMCache( )$/;"	f	class:DRAMCache
~DRAMPower2TraceWriter	traceWriter/DRAMPower2Trace/DRAMPower2TraceWriter.cpp	/^DRAMPower2TraceWriter::~DRAMPower2TraceWriter( )$/;"	f	class:DRAMPower2TraceWriter
~DRCDecoder	Decoders/DRCDecoder/DRCDecoder.h	/^    ~DRCDecoder( ) { }$/;"	f	class:NVM::DRCDecoder
~DataEncoder	src/DataEncoder.cpp	/^DataEncoder::~DataEncoder( )$/;"	f	class:DataEncoder
~DataEncoderFactory	DataEncoders/DataEncoderFactory.h	/^    ~DataEncoderFactory( ) { }$/;"	f	class:NVM::DataEncoderFactory
~DecoderFactory	Decoders/DecoderFactory.h	/^    ~DecoderFactory( ) { }$/;"	f	class:NVM::DecoderFactory
~EnduranceDistribution	src/EnduranceDistribution.h	/^     virtual ~EnduranceDistribution( ) { }$/;"	f	class:NVM::EnduranceDistribution
~EnduranceDistributionFactory	Endurance/EnduranceDistributionFactory.h	/^    ~EnduranceDistributionFactory( ) { }$/;"	f	class:NVM::EnduranceDistributionFactory
~EnduranceModel	src/EnduranceModel.h	/^    ~EnduranceModel( ) {}$/;"	f	class:NVM::EnduranceModel
~EnduranceModelFactory	Endurance/EnduranceModelFactory.h	/^    ~EnduranceModelFactory( ) {}$/;"	f	class:NVM::EnduranceModelFactory
~Event	src/EventQueue.h	/^    ~Event() {}$/;"	f	class:NVM::Event
~EventQueue	src/EventQueue.cpp	/^EventQueue::~EventQueue( )$/;"	f	class:EventQueue
~FCFS	MemControl/FCFS/FCFS.h	/^    ~FCFS( ) { }$/;"	f	class:NVM::FCFS
~FRFCFS	MemControl/FRFCFS/FRFCFS.cpp	/^FRFCFS::~FRFCFS( )$/;"	f	class:FRFCFS
~FRFCFS_WQF	MemControl/FRFCFS-WQF/FRFCFS-WQF.cpp	/^FRFCFS_WQF::~FRFCFS_WQF( )$/;"	f	class:FRFCFS_WQF
~FailReason	include/FailReasons.h	/^    ~FailReason( ) { }$/;"	f	class:NVM::FailReason
~FaultModel	src/FaultModel.cpp	/^FaultModel::~FaultModel( )$/;"	f	class:FaultModel
~FlipNWrite	DataEncoders/FlipNWrite/FlipNWrite.cpp	/^FlipNWrite::~FlipNWrite( )$/;"	f	class:FlipNWrite
~Gem5Interface	SimInterface/Gem5Interface/Gem5Interface.cpp	/^Gem5Interface::~Gem5Interface( )$/;"	f	class:Gem5Interface
~GemsInterface	SimInterface/GemsInterface/GemsInterface.cpp	/^GemsInterface::~GemsInterface( )$/;"	f	class:GemsInterface
~GenericTraceReader	traceReader/GenericTraceReader.h	/^    virtual ~GenericTraceReader( ) { }$/;"	f	class:NVM::GenericTraceReader
~GenericTraceWriter	traceWriter/GenericTraceWriter.cpp	/^GenericTraceWriter::~GenericTraceWriter( )$/;"	f	class:GenericTraceWriter
~GlobalEventQueue	src/EventQueue.cpp	/^GlobalEventQueue::~GlobalEventQueue( )$/;"	f	class:GlobalEventQueue
~HookFactory	Utils/HookFactory.h	/^    ~HookFactory( ) { }$/;"	f	class:NVM::HookFactory
~Interconnect	src/Interconnect.h	/^    virtual ~Interconnect( ) { }$/;"	f	class:NVM::Interconnect
~InterconnectFactory	Interconnect/InterconnectFactory.h	/^    ~InterconnectFactory( ) { }$/;"	f	class:NVM::InterconnectFactory
~LH_Cache	MemControl/LH-Cache/LH-Cache.cpp	/^LH_Cache::~LH_Cache( )$/;"	f	class:LH_Cache
~LO_Cache	MemControl/LO-Cache/LO-Cache.cpp	/^LO_Cache::~LO_Cache( )$/;"	f	class:LO_Cache
~MQMigrator	Decoders/MQMigrator/MQMigrator.cpp	/^MQMigrator::~MQMigrator( )$/;"	f	class:MQMigrator
~MemoryController	src/MemoryController.cpp	/^MemoryController::~MemoryController( )$/;"	f	class:MemoryController
~MemoryControllerFactory	MemControl/MemoryControllerFactory.h	/^    ~MemoryControllerFactory( ) {}$/;"	f	class:NVM::MemoryControllerFactory
~Migrator	Decoders/Migrator/Migrator.cpp	/^Migrator::~Migrator( )$/;"	f	class:Migrator
~MissMap	MemControl/MissMap/MissMap.cpp	/^MissMap::~MissMap( )$/;"	f	class:MissMap
~MultiQueueMigrator	Utils/MultiQueueMigrator/MultiQueueMigrator.cpp	/^MultiQueueMigrator::~MultiQueueMigrator( )$/;"	f	class:MultiQueueMigrator
~NVMAddress	include/NVMAddress.cpp	/^NVMAddress::~NVMAddress( )$/;"	f	class:NVMAddress
~NVMDataBlock	include/NVMDataBlock.cpp	/^NVMDataBlock::~NVMDataBlock( )$/;"	f	class:NVMDataBlock
~NVMObject	src/NVMObject.cpp	/^NVMObject::~NVMObject( )$/;"	f	class:NVMObject
~NVMObject_hook	src/NVMObject.cpp	/^NVMObject_hook::~NVMObject_hook( )$/;"	f	class:NVMObject_hook
~NVMain	NVM/nvmain.cpp	/^NVMain::~NVMain( )$/;"	f	class:NVMain
~NVMainControl	Simulators/gem5/NVMainControl.cc	/^NVMainControl::~NVMainControl()$/;"	f	class:NVMainControl
~NVMainMemory	Simulators/gem5/nvmain_mem.cc	/^NVMainMemory::~NVMainMemory()$/;"	f	class:NVMainMemory
~NVMainRequest	include/NVMainRequest.h	/^    ~NVMainRequest( )$/;"	f	class:NVM::NVMainRequest
~NVMainTraceReader	traceReader/NVMainTrace/NVMainTraceReader.cpp	/^NVMainTraceReader::~NVMainTraceReader( )$/;"	f	class:NVMainTraceReader
~NVMainTraceWriter	traceWriter/NVMainTrace/NVMainTraceWriter.cpp	/^NVMainTraceWriter::~NVMainTraceWriter( )$/;"	f	class:NVMainTraceWriter
~NaivePrefetcher	Prefetchers/NaivePrefetcher/NaivePrefetcher.h	/^    ~NaivePrefetcher( ) { }$/;"	f	class:NVM::NaivePrefetcher
~NormalDistribution	Endurance/Distributions/Normal.h	/^    ~NormalDistribution( ) { }$/;"	f	class:NVM::NormalDistribution
~NullInterface	SimInterface/NullInterface/NullInterface.cpp	/^NullInterface::~NullInterface( )$/;"	f	class:NullInterface
~NullModel	Endurance/NullModel/NullModel.cpp	/^NullModel::~NullModel( )$/;"	f	class:NullModel
~OffChipBus	Interconnect/OffChipBus/OffChipBus.cpp	/^OffChipBus::~OffChipBus( )$/;"	f	class:OffChipBus
~OnChipBus	Interconnect/OnChipBus/OnChipBus.cpp	/^OnChipBus::~OnChipBus( )$/;"	f	class:OnChipBus
~Params	src/Params.cpp	/^Params::~Params( )$/;"	f	class:Params
~PerfectMemory	MemControl/PerfectMemory/PerfectMemory.h	/^    ~PerfectMemory( ) { }$/;"	f	class:NVM::PerfectMemory
~PerfectPredictor	Utils/AccessPredictor/PerfectPredictor/PerfectPredictor.cpp	/^PerfectPredictor::~PerfectPredictor( )$/;"	f	class:PerfectPredictor
~PostTrace	Utils/PostTrace/PostTrace.cpp	/^PostTrace::~PostTrace( )$/;"	f	class:PostTrace
~PredictorDRC	MemControl/PredictorDRC/PredictorDRC.cpp	/^PredictorDRC::~PredictorDRC( )$/;"	f	class:PredictorDRC
~Prefetcher	src/Prefetcher.h	/^    virtual ~Prefetcher( ) { }$/;"	f	class:NVM::Prefetcher
~PrefetcherFactory	Prefetchers/PrefetcherFactory.h	/^    ~PrefetcherFactory( ) { }$/;"	f	class:NVM::PrefetcherFactory
~Rank	src/Rank.h	/^    ~Rank( ) { }$/;"	f	class:NVM::Rank
~RankFactory	Ranks/RankFactory.h	/^    ~RankFactory( ) { }$/;"	f	class:NVM::RankFactory
~RequestTracer	Utils/RequestTracer/RequestTracer.cpp	/^RequestTracer::~RequestTracer( )$/;"	f	class:RequestTracer
~RowModel	Endurance/RowModel/RowModel.cpp	/^RowModel::~RowModel( )$/;"	f	class:RowModel
~RubyTraceReader	traceReader/RubyTrace/RubyTraceReader.cpp	/^RubyTraceReader::~RubyTraceReader( )$/;"	f	class:RubyTraceReader
~STeMS	Prefetchers/STeMS/STeMS.h	/^    ~STeMS( ) { }$/;"	f	class:NVM::STeMS
~SchedulingPredicate	src/MemoryController.h	/^    ~SchedulingPredicate( ) { }$/;"	f	class:NVM::SchedulingPredicate
~SimInterface	src/SimInterface.h	/^    virtual ~SimInterface( ) { }$/;"	f	class:NVM::SimInterface
~StandardRank	Ranks/StandardRank/StandardRank.cpp	/^StandardRank::~StandardRank( )$/;"	f	class:StandardRank
~StatBase	src/Stats.h	/^    ~StatBase( ) { }$/;"	f	class:NVM::StatBase
~Stats	src/Stats.cpp	/^Stats::~Stats( )$/;"	f	class:Stats
~SubArray	src/SubArray.cpp	/^SubArray::~SubArray( )$/;"	f	class:SubArray
~TagGenerator	src/TagGenerator.cpp	/^TagGenerator::~TagGenerator( )$/;"	f	class:TagGenerator
~TraceLine	traceReader/TraceLine.cpp	/^TraceLine::~TraceLine( )$/;"	f	class:TraceLine
~TraceMain	traceSim/traceMain.cpp	/^TraceMain::~TraceMain( )$/;"	f	class:TraceMain
~TraceReaderFactory	traceReader/TraceReaderFactory.h	/^    ~TraceReaderFactory( ) { }$/;"	f	class:NVM::TraceReaderFactory
~TraceWriterFactory	traceWriter/TraceWriterFactory.h	/^    ~TraceWriterFactory( ) { }$/;"	f	class:NVM::TraceWriterFactory
~TracedRequest	Utils/RequestTracer/RequestTracer.cpp	/^RequestTracer::TracedRequest::~TracedRequest( )$/;"	f	class:RequestTracer::TracedRequest
~TranslationMethod	src/TranslationMethod.cpp	/^TranslationMethod::~TranslationMethod( )$/;"	f	class:TranslationMethod
~UniformDistribution	Endurance/Distributions/Uniform.h	/^    ~UniformDistribution( ) { }$/;"	f	class:NVM::UniformDistribution
~VariablePredictor	Utils/AccessPredictor/VariablePredictor/VariablePredictor.cpp	/^VariablePredictor::~VariablePredictor( )$/;"	f	class:VariablePredictor
~VerilogTraceWriter	traceWriter/VerilogTrace/VerilogTraceWriter.cpp	/^VerilogTraceWriter::~VerilogTraceWriter( )$/;"	f	class:VerilogTraceWriter
~Visualizer	Utils/Visualizer/Visualizer.cpp	/^Visualizer::~Visualizer( )$/;"	f	class:Visualizer
~WordModel	Endurance/WordModel/WordModel.cpp	/^WordModel::~WordModel( )$/;"	f	class:WordModel
