sourcing /remote/sbgindia_cae/nishar/fpga201509_242R/lib/message_override.tcl

Starting:    /remote/sbgindia_cae/nishar/fpga201509_242R/linux_a_64/mbin/synplify
Install:     /remote/sbgindia_cae/nishar/fpga201509_242R
Hostname:    sbgemtin01-61
Date:        Thu Jul  2 14:33:07 2015
Version:     K-2015.09

Arguments:   -product synplify_pro
ProductType: synplify_pro

License checkout: synplifypro
License: synplifypro 
Licensed Vendor: All FPGA


auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_dspstyle" with the values "default logic dsp" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_default.srs
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_default.srs
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srr"
Running: default_rev in foreground

Running example_proj_syn_dspstyle|default_rev

Running: compile (Compile) on example_proj_syn_dspstyle|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_dspstyle|default_rev

Running: compiler (Compile Input) on example_proj_syn_dspstyle|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_dspstyle|default_rev

Running: premap (Pre-mapping) on example_proj_syn_dspstyle|default_rev
Up-To-Date: premap. No run necessary
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.sap to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.fse to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.fse
Complete: Compile on example_proj_syn_dspstyle|default_rev

Running: map (Map) on example_proj_syn_dspstyle|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_dspstyle|default_rev
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on example_proj_syn_dspstyle|default_rev
Complete: Logic Synthesis on example_proj_syn_dspstyle|default_rev
dsp_style
clk
log file: "/remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srr"
Running: default_rev in foreground

Running example_proj_syn_dspstyle|default_rev

Running: compile (Compile) on example_proj_syn_dspstyle|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_dspstyle|default_rev

Running: compiler (Compile Input) on example_proj_syn_dspstyle|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_dspstyle|default_rev

Running: premap (Pre-mapping) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.sap to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.fse to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.fse

premap Completed
Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_dspstyle|default_rev

Running: map (Map) on example_proj_syn_dspstyle|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_m.srm to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:03s
Complete: Map on example_proj_syn_dspstyle|default_rev
Complete: Logic Synthesis on example_proj_syn_dspstyle|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srr"
Running: logic_rev in foreground

Running example_proj_syn_dspstyle|logic_rev

Running: compile (Compile) on example_proj_syn_dspstyle|logic_rev

Running: compile_flow (Compile Process) on example_proj_syn_dspstyle|logic_rev

Running: compiler (Compile Input) on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_mult.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srs
Complete: Compile Process on example_proj_syn_dspstyle|logic_rev

Running: premap (Pre-mapping) on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.sap to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_dspstyle|logic_rev

Running: map (Map) on example_proj_syn_dspstyle|logic_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_m.srm to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_dspstyle|logic_rev
Complete: Logic Synthesis on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srr to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/backup/example_proj_syn_dspstyle_logic.srr
logic
log file: "/remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srr"
Running: dsp_rev in foreground

Running example_proj_syn_dspstyle|dsp_rev

Running: compile (Compile) on example_proj_syn_dspstyle|dsp_rev

Running: compile_flow (Compile Process) on example_proj_syn_dspstyle|dsp_rev

Running: compiler (Compile Input) on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_mult.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srs
Complete: Compile Process on example_proj_syn_dspstyle|dsp_rev

Running: premap (Pre-mapping) on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.sap to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_dspstyle|dsp_rev

Running: map (Map) on example_proj_syn_dspstyle|dsp_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_m.srm to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_dspstyle|dsp_rev
Complete: Logic Synthesis on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srr to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/backup/example_proj_syn_dspstyle_dsp.srr
dsp
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
Unable to write project data file: "/remote/in01home10/nishar/reduce/syn_dspstyle/example_proj_syn_dspstyle.prd"


#######################################


creating the project for "syn_dspstyle" with the values "default logic dsp" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srr"
Running: default_rev in foreground

Running example_proj_syn_dspstyle|default_rev

Running: compile (Compile) on example_proj_syn_dspstyle|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_dspstyle|default_rev

Running: compiler (Compile Input) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_mult.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srs
Complete: Compile Process on example_proj_syn_dspstyle|default_rev

Running: premap (Pre-mapping) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.sap to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_dspstyle|default_rev

Running: map (Map) on example_proj_syn_dspstyle|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_m.srm to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_dspstyle|default_rev
Complete: Logic Synthesis on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srr to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/backup/example_proj_syn_dspstyle_default.srr
dsp_style
clk
log file: "/remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srr"
Running: default_rev in foreground

Running example_proj_syn_dspstyle|default_rev

Running: compile (Compile) on example_proj_syn_dspstyle|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_dspstyle|default_rev

Running: compiler (Compile Input) on example_proj_syn_dspstyle|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_dspstyle|default_rev

Running: premap (Pre-mapping) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.sap to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.fse to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_s.fse

premap Completed
Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_dspstyle|default_rev

Running: map (Map) on example_proj_syn_dspstyle|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_dspstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/synwork/example_proj_syn_dspstyle_default_m.srm to /remote/in01home10/nishar/reduce/syn_dspstyle/default_rev/example_proj_syn_dspstyle_default.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_dspstyle|default_rev
Complete: Logic Synthesis on example_proj_syn_dspstyle|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srr"
Running: logic_rev in foreground

Running example_proj_syn_dspstyle|logic_rev

Running: compile (Compile) on example_proj_syn_dspstyle|logic_rev

Running: compile_flow (Compile Process) on example_proj_syn_dspstyle|logic_rev

Running: compiler (Compile Input) on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_mult.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srs
Complete: Compile Process on example_proj_syn_dspstyle|logic_rev

Running: premap (Pre-mapping) on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.sap to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_dspstyle|logic_rev

Running: map (Map) on example_proj_syn_dspstyle|logic_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/synwork/example_proj_syn_dspstyle_logic_m.srm to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_dspstyle|logic_rev
Complete: Logic Synthesis on example_proj_syn_dspstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/example_proj_syn_dspstyle_logic.srr to /remote/in01home10/nishar/reduce/syn_dspstyle/logic_rev/backup/example_proj_syn_dspstyle_logic.srr
logic
log file: "/remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srr"
Running: dsp_rev in foreground

Running example_proj_syn_dspstyle|dsp_rev

Running: compile (Compile) on example_proj_syn_dspstyle|dsp_rev

Running: compile_flow (Compile Process) on example_proj_syn_dspstyle|dsp_rev

Running: compiler (Compile Input) on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_comp.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_mult.srs to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srs
Complete: Compile Process on example_proj_syn_dspstyle|dsp_rev

Running: premap (Pre-mapping) on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.sap to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_dspstyle|dsp_rev

Running: map (Map) on example_proj_syn_dspstyle|dsp_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/synwork/example_proj_syn_dspstyle_dsp_m.srm to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_dspstyle|dsp_rev
Complete: Logic Synthesis on example_proj_syn_dspstyle|dsp_rev
Copied /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/example_proj_syn_dspstyle_dsp.srr to /remote/in01home10/nishar/reduce/syn_dspstyle/dsp_rev/backup/example_proj_syn_dspstyle_dsp.srr
dsp
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_ramstyle" with the values "default block_ram registers distributed no_rw_check" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


default_rev block_ram_rev registers_rev distributed_rev no_rw_check_rev
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.srr"
Running: default_rev in foreground

Running example_proj_syn_ramstyle|default_rev

Running: compile (Compile) on example_proj_syn_ramstyle|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_ramstyle|default_rev

Running: compiler (Compile Input) on example_proj_syn_ramstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_ramstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_mult.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.srs
Complete: Compile Process on example_proj_syn_ramstyle|default_rev

Running: premap (Pre-mapping) on example_proj_syn_ramstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.sap to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_ramstyle|default_rev

Running: map (Map) on example_proj_syn_ramstyle|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_ramstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_m.srm to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_ramstyle|default_rev
Complete: Logic Synthesis on example_proj_syn_ramstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.srr to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/backup/example_proj_syn_ramstyle_default.srr
test
CLK
log file: "/remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.srr"
Running: default_rev in foreground

Running example_proj_syn_ramstyle|default_rev

Running: compile (Compile) on example_proj_syn_ramstyle|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_ramstyle|default_rev

Running: compiler (Compile Input) on example_proj_syn_ramstyle|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_ramstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_ramstyle|default_rev

Running: premap (Pre-mapping) on example_proj_syn_ramstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.sap to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.fse to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_s.fse

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_ramstyle|default_rev

Running: map (Map) on example_proj_syn_ramstyle|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_ramstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/synwork/example_proj_syn_ramstyle_default_m.srm to /remote/in01home10/nishar/reduce/syn_ramstyle/default_rev/example_proj_syn_ramstyle_default.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_ramstyle|default_rev
Complete: Logic Synthesis on example_proj_syn_ramstyle|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/example_proj_syn_ramstyle_block_ram.srr"
Running: block_ram_rev in foreground

Running example_proj_syn_ramstyle|block_ram_rev

Running: compile (Compile) on example_proj_syn_ramstyle|block_ram_rev

Running: compile_flow (Compile Process) on example_proj_syn_ramstyle|block_ram_rev

Running: compiler (Compile Input) on example_proj_syn_ramstyle|block_ram_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/synwork/example_proj_syn_ramstyle_block_ram_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/example_proj_syn_ramstyle_block_ram.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_ramstyle|block_ram_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/synwork/example_proj_syn_ramstyle_block_ram_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/synwork/example_proj_syn_ramstyle_block_ram_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/synwork/example_proj_syn_ramstyle_block_ram_mult.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/example_proj_syn_ramstyle_block_ram.srs
Complete: Compile Process on example_proj_syn_ramstyle|block_ram_rev

Running: premap (Pre-mapping) on example_proj_syn_ramstyle|block_ram_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/example_proj_syn_ramstyle_block_ram.sap to /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/synwork/example_proj_syn_ramstyle_block_ram_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_ramstyle|block_ram_rev

Running: map (Map) on example_proj_syn_ramstyle|block_ram_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_ramstyle|block_ram_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/synwork/example_proj_syn_ramstyle_block_ram_m.srm to /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/example_proj_syn_ramstyle_block_ram.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_ramstyle|block_ram_rev
Complete: Logic Synthesis on example_proj_syn_ramstyle|block_ram_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/example_proj_syn_ramstyle_block_ram.srr to /remote/in01home10/nishar/reduce/syn_ramstyle/block_ram_rev/backup/example_proj_syn_ramstyle_block_ram.srr
block_ram
log file: "/remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/example_proj_syn_ramstyle_registers.srr"
Running: registers_rev in foreground

Running example_proj_syn_ramstyle|registers_rev

Running: compile (Compile) on example_proj_syn_ramstyle|registers_rev

Running: compile_flow (Compile Process) on example_proj_syn_ramstyle|registers_rev

Running: compiler (Compile Input) on example_proj_syn_ramstyle|registers_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/synwork/example_proj_syn_ramstyle_registers_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/example_proj_syn_ramstyle_registers.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_ramstyle|registers_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/synwork/example_proj_syn_ramstyle_registers_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/synwork/example_proj_syn_ramstyle_registers_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/synwork/example_proj_syn_ramstyle_registers_mult.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/example_proj_syn_ramstyle_registers.srs
Complete: Compile Process on example_proj_syn_ramstyle|registers_rev

Running: premap (Pre-mapping) on example_proj_syn_ramstyle|registers_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/example_proj_syn_ramstyle_registers.sap to /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/synwork/example_proj_syn_ramstyle_registers_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_ramstyle|registers_rev

Running: map (Map) on example_proj_syn_ramstyle|registers_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_ramstyle|registers_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/synwork/example_proj_syn_ramstyle_registers_m.srm to /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/example_proj_syn_ramstyle_registers.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:12s
Complete: Map on example_proj_syn_ramstyle|registers_rev
Complete: Logic Synthesis on example_proj_syn_ramstyle|registers_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/example_proj_syn_ramstyle_registers.srr to /remote/in01home10/nishar/reduce/syn_ramstyle/registers_rev/backup/example_proj_syn_ramstyle_registers.srr
registers
log file: "/remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/example_proj_syn_ramstyle_distributed.srr"
Running: distributed_rev in foreground

Running example_proj_syn_ramstyle|distributed_rev

Running: compile (Compile) on example_proj_syn_ramstyle|distributed_rev

Running: compile_flow (Compile Process) on example_proj_syn_ramstyle|distributed_rev

Running: compiler (Compile Input) on example_proj_syn_ramstyle|distributed_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/synwork/example_proj_syn_ramstyle_distributed_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/example_proj_syn_ramstyle_distributed.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_ramstyle|distributed_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/synwork/example_proj_syn_ramstyle_distributed_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/synwork/example_proj_syn_ramstyle_distributed_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/synwork/example_proj_syn_ramstyle_distributed_mult.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/example_proj_syn_ramstyle_distributed.srs
Complete: Compile Process on example_proj_syn_ramstyle|distributed_rev

Running: premap (Pre-mapping) on example_proj_syn_ramstyle|distributed_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/example_proj_syn_ramstyle_distributed.sap to /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/synwork/example_proj_syn_ramstyle_distributed_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on example_proj_syn_ramstyle|distributed_rev

Running: map (Map) on example_proj_syn_ramstyle|distributed_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_ramstyle|distributed_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/synwork/example_proj_syn_ramstyle_distributed_m.srm to /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/example_proj_syn_ramstyle_distributed.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_ramstyle|distributed_rev
Complete: Logic Synthesis on example_proj_syn_ramstyle|distributed_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/example_proj_syn_ramstyle_distributed.srr to /remote/in01home10/nishar/reduce/syn_ramstyle/distributed_rev/backup/example_proj_syn_ramstyle_distributed.srr
distributed
log file: "/remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/example_proj_syn_ramstyle_no_rw_check.srr"
Running: no_rw_check_rev in foreground

Running example_proj_syn_ramstyle|no_rw_check_rev

Running: compile (Compile) on example_proj_syn_ramstyle|no_rw_check_rev

Running: compile_flow (Compile Process) on example_proj_syn_ramstyle|no_rw_check_rev

Running: compiler (Compile Input) on example_proj_syn_ramstyle|no_rw_check_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/synwork/example_proj_syn_ramstyle_no_rw_check_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/example_proj_syn_ramstyle_no_rw_check.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_ramstyle|no_rw_check_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/synwork/example_proj_syn_ramstyle_no_rw_check_comp.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/synwork/example_proj_syn_ramstyle_no_rw_check_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/synwork/example_proj_syn_ramstyle_no_rw_check_mult.srs to /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/example_proj_syn_ramstyle_no_rw_check.srs
Complete: Compile Process on example_proj_syn_ramstyle|no_rw_check_rev

Running: premap (Pre-mapping) on example_proj_syn_ramstyle|no_rw_check_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/example_proj_syn_ramstyle_no_rw_check.sap to /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/synwork/example_proj_syn_ramstyle_no_rw_check_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_ramstyle|no_rw_check_rev

Running: map (Map) on example_proj_syn_ramstyle|no_rw_check_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_ramstyle|no_rw_check_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/synwork/example_proj_syn_ramstyle_no_rw_check_m.srm to /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/example_proj_syn_ramstyle_no_rw_check.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_ramstyle|no_rw_check_rev
Complete: Logic Synthesis on example_proj_syn_ramstyle|no_rw_check_rev
Copied /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/example_proj_syn_ramstyle_no_rw_check.srr to /remote/in01home10/nishar/reduce/syn_ramstyle/no_rw_check_rev/backup/example_proj_syn_ramstyle_no_rw_check.srr
no_rw_check
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_romstyle" with the values "default block_rom logic distributed_rom" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.srr"
Running: default_rev in foreground

Running example_proj_syn_romstyle|default_rev

Running: compile (Compile) on example_proj_syn_romstyle|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_romstyle|default_rev

Running: compiler (Compile Input) on example_proj_syn_romstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_romstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_mult.srs to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.srs
Complete: Compile Process on example_proj_syn_romstyle|default_rev

Running: premap (Pre-mapping) on example_proj_syn_romstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.sap to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_romstyle|default_rev

Running: map (Map) on example_proj_syn_romstyle|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_romstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_m.srm to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_romstyle|default_rev
Complete: Logic Synthesis on example_proj_syn_romstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.srr to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/backup/example_proj_syn_romstyle_default.srr
test
clock
{Total Luts} { test Register bits (Non I/O) } { test I/O primitives } {  clock - Estimated Frequency } { test Block Rams } {MULT18x18D}
log file: "/remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.srr"
Running: default_rev in foreground

Running example_proj_syn_romstyle|default_rev

Running: compile (Compile) on example_proj_syn_romstyle|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_romstyle|default_rev

Running: compiler (Compile Input) on example_proj_syn_romstyle|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_romstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_comp.srs to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_romstyle|default_rev

Running: premap (Pre-mapping) on example_proj_syn_romstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.sap to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.fse to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_s.fse

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_romstyle|default_rev

Running: map (Map) on example_proj_syn_romstyle|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_romstyle|default_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/synwork/example_proj_syn_romstyle_default_m.srm to /remote/in01home10/nishar/reduce/syn_romstyle/default_rev/example_proj_syn_romstyle_default.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_romstyle|default_rev
Complete: Logic Synthesis on example_proj_syn_romstyle|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/example_proj_syn_romstyle_block_rom.srr"
Running: block_rom_rev in foreground

Running example_proj_syn_romstyle|block_rom_rev

Running: compile (Compile) on example_proj_syn_romstyle|block_rom_rev

Running: compile_flow (Compile Process) on example_proj_syn_romstyle|block_rom_rev

Running: compiler (Compile Input) on example_proj_syn_romstyle|block_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/synwork/example_proj_syn_romstyle_block_rom_comp.srs to /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/example_proj_syn_romstyle_block_rom.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_romstyle|block_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/synwork/example_proj_syn_romstyle_block_rom_comp.srs to /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/synwork/example_proj_syn_romstyle_block_rom_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/synwork/example_proj_syn_romstyle_block_rom_mult.srs to /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/example_proj_syn_romstyle_block_rom.srs
Complete: Compile Process on example_proj_syn_romstyle|block_rom_rev

Running: premap (Pre-mapping) on example_proj_syn_romstyle|block_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/example_proj_syn_romstyle_block_rom.sap to /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/synwork/example_proj_syn_romstyle_block_rom_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_romstyle|block_rom_rev

Running: map (Map) on example_proj_syn_romstyle|block_rom_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_romstyle|block_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/synwork/example_proj_syn_romstyle_block_rom_m.srm to /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/example_proj_syn_romstyle_block_rom.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_romstyle|block_rom_rev
Complete: Logic Synthesis on example_proj_syn_romstyle|block_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/example_proj_syn_romstyle_block_rom.srr to /remote/in01home10/nishar/reduce/syn_romstyle/block_rom_rev/backup/example_proj_syn_romstyle_block_rom.srr
block_rom
log file: "/remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/example_proj_syn_romstyle_logic.srr"
Running: logic_rev in foreground

Running example_proj_syn_romstyle|logic_rev

Running: compile (Compile) on example_proj_syn_romstyle|logic_rev

Running: compile_flow (Compile Process) on example_proj_syn_romstyle|logic_rev

Running: compiler (Compile Input) on example_proj_syn_romstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/synwork/example_proj_syn_romstyle_logic_comp.srs to /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/example_proj_syn_romstyle_logic.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_romstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/synwork/example_proj_syn_romstyle_logic_comp.srs to /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/synwork/example_proj_syn_romstyle_logic_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/synwork/example_proj_syn_romstyle_logic_mult.srs to /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/example_proj_syn_romstyle_logic.srs
Complete: Compile Process on example_proj_syn_romstyle|logic_rev

Running: premap (Pre-mapping) on example_proj_syn_romstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/example_proj_syn_romstyle_logic.sap to /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/synwork/example_proj_syn_romstyle_logic_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_romstyle|logic_rev

Running: map (Map) on example_proj_syn_romstyle|logic_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_romstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/synwork/example_proj_syn_romstyle_logic_m.srm to /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/example_proj_syn_romstyle_logic.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_romstyle|logic_rev
Complete: Logic Synthesis on example_proj_syn_romstyle|logic_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/example_proj_syn_romstyle_logic.srr to /remote/in01home10/nishar/reduce/syn_romstyle/logic_rev/backup/example_proj_syn_romstyle_logic.srr
logic
log file: "/remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/example_proj_syn_romstyle_distributed_rom.srr"
Running: distributed_rom_rev in foreground

Running example_proj_syn_romstyle|distributed_rom_rev

Running: compile (Compile) on example_proj_syn_romstyle|distributed_rom_rev

Running: compile_flow (Compile Process) on example_proj_syn_romstyle|distributed_rom_rev

Running: compiler (Compile Input) on example_proj_syn_romstyle|distributed_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/synwork/example_proj_syn_romstyle_distributed_rom_comp.srs to /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/example_proj_syn_romstyle_distributed_rom.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_romstyle|distributed_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/synwork/example_proj_syn_romstyle_distributed_rom_comp.srs to /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/synwork/example_proj_syn_romstyle_distributed_rom_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/synwork/example_proj_syn_romstyle_distributed_rom_mult.srs to /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/example_proj_syn_romstyle_distributed_rom.srs
Complete: Compile Process on example_proj_syn_romstyle|distributed_rom_rev

Running: premap (Pre-mapping) on example_proj_syn_romstyle|distributed_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/example_proj_syn_romstyle_distributed_rom.sap to /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/synwork/example_proj_syn_romstyle_distributed_rom_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_romstyle|distributed_rom_rev

Running: map (Map) on example_proj_syn_romstyle|distributed_rom_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_romstyle|distributed_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/synwork/example_proj_syn_romstyle_distributed_rom_m.srm to /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/example_proj_syn_romstyle_distributed_rom.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_romstyle|distributed_rom_rev
Complete: Logic Synthesis on example_proj_syn_romstyle|distributed_rom_rev
Copied /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/example_proj_syn_romstyle_distributed_rom.srr to /remote/in01home10/nishar/reduce/syn_romstyle/distributed_rom_rev/backup/example_proj_syn_romstyle_distributed_rom.srr
distributed_rom
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.


#######################################


creating the project for "syn_direct_enable" with the values "default 0 1" in the folder "/remote/in01home10/nishar/reduce"
used Technology : gowin


#########################################


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.srr"
Running: default_rev in foreground

Running example_proj_syn_direct_enable|default_rev

Running: compile (Compile) on example_proj_syn_direct_enable|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_enable|default_rev

Running: compiler (Compile Input) on example_proj_syn_direct_enable|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_enable|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_mult.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.srs
Complete: Compile Process on example_proj_syn_direct_enable|default_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_enable|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.sap to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_s.sap

premap Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_direct_enable|default_rev

Running: map (Map) on example_proj_syn_direct_enable|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_enable|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_m.srm to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.srm

fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_direct_enable|default_rev
Complete: Logic Synthesis on example_proj_syn_direct_enable|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.srr to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/backup/example_proj_syn_direct_enable_default.srr
dff2
clk
log file: "/remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.srr"
Running: default_rev in foreground

Running example_proj_syn_direct_enable|default_rev

Running: compile (Compile) on example_proj_syn_direct_enable|default_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_enable|default_rev

Running: compiler (Compile Input) on example_proj_syn_direct_enable|default_rev

compiler Completed
Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_enable|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_s.srs
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on example_proj_syn_direct_enable|default_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_enable|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.sap to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_s.sap
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.fse to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_s.fse

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_direct_enable|default_rev

Running: map (Map) on example_proj_syn_direct_enable|default_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_enable|default_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/synwork/example_proj_syn_direct_enable_default_m.srm to /remote/in01home10/nishar/reduce/syn_direct_enable/default_rev/example_proj_syn_direct_enable_default.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:02s
Complete: Map on example_proj_syn_direct_enable|default_rev
Complete: Logic Synthesis on example_proj_syn_direct_enable|default_rev
default
log file: "/remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/example_proj_syn_direct_enable_0.srr"
Running: 0_rev in foreground

Running example_proj_syn_direct_enable|0_rev

Running: compile (Compile) on example_proj_syn_direct_enable|0_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_enable|0_rev

Running: compiler (Compile Input) on example_proj_syn_direct_enable|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/synwork/example_proj_syn_direct_enable_0_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/example_proj_syn_direct_enable_0.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_enable|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/synwork/example_proj_syn_direct_enable_0_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/synwork/example_proj_syn_direct_enable_0_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/synwork/example_proj_syn_direct_enable_0_mult.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/example_proj_syn_direct_enable_0.srs
Complete: Compile Process on example_proj_syn_direct_enable|0_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_enable|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/example_proj_syn_direct_enable_0.sap to /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/synwork/example_proj_syn_direct_enable_0_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_direct_enable|0_rev

Running: map (Map) on example_proj_syn_direct_enable|0_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_enable|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/synwork/example_proj_syn_direct_enable_0_m.srm to /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/example_proj_syn_direct_enable_0.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_direct_enable|0_rev
Complete: Logic Synthesis on example_proj_syn_direct_enable|0_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/example_proj_syn_direct_enable_0.srr to /remote/in01home10/nishar/reduce/syn_direct_enable/0_rev/backup/example_proj_syn_direct_enable_0.srr
0
log file: "/remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/example_proj_syn_direct_enable_1.srr"
Running: 1_rev in foreground

Running example_proj_syn_direct_enable|1_rev

Running: compile (Compile) on example_proj_syn_direct_enable|1_rev

Running: compile_flow (Compile Process) on example_proj_syn_direct_enable|1_rev

Running: compiler (Compile Input) on example_proj_syn_direct_enable|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/synwork/example_proj_syn_direct_enable_1_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/example_proj_syn_direct_enable_1.srs

compiler Completed
Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on example_proj_syn_direct_enable|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/synwork/example_proj_syn_direct_enable_1_comp.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/synwork/example_proj_syn_direct_enable_1_s.srs

multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:00s
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/synwork/example_proj_syn_direct_enable_1_mult.srs to /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/example_proj_syn_direct_enable_1.srs
Complete: Compile Process on example_proj_syn_direct_enable|1_rev

Running: premap (Pre-mapping) on example_proj_syn_direct_enable|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/example_proj_syn_direct_enable_1.sap to /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/synwork/example_proj_syn_direct_enable_1_s.sap

premap Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on example_proj_syn_direct_enable|1_rev

Running: map (Map) on example_proj_syn_direct_enable|1_rev

Running: fpga_mapper (Map & Optimize) on example_proj_syn_direct_enable|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/synwork/example_proj_syn_direct_enable_1_m.srm to /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/example_proj_syn_direct_enable_1.srm

fpga_mapper Completed
Return Code: 0
Run Time:00h:00m:01s
Complete: Map on example_proj_syn_direct_enable|1_rev
Complete: Logic Synthesis on example_proj_syn_direct_enable|1_rev
Copied /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/example_proj_syn_direct_enable_1.srr to /remote/in01home10/nishar/reduce/syn_direct_enable/1_rev/backup/example_proj_syn_direct_enable_1.srr
1
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
exit status=0
License checkin: synplifypro
