L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c"
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal.c
N  * @author  MCD Application Team
N  * @brief   HAL module driver.
N  *          This is the common part of the HAL initialization
N  *
N  @verbatim
N  ==============================================================================
N                     ##### How to use this driver #####
N  ==============================================================================
N    [..]
N    The common HAL driver contains a set of generic and common APIs that can be
N    used by the PPP peripheral drivers and the user to start using the HAL. 
N    [..]
N    The HAL contains two APIs' categories: 
N         (+) Common HAL APIs
N         (+) Services HAL APIs
N
N  @endverbatim
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal.h
N  * @author  MCD Application Team
N  * @brief   This file contains all the functions prototypes for the HAL 
N  *          module driver.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_H
N#define __STM32F4xx_HAL_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_conf.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_conf_template.h
N  * @author  MCD Application Team
N  * @brief   HAL configuration template file. 
N  *          This file should be copied to the application folder and renamed
N  *          to stm32f4xx_hal_conf.h.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_CONF_H
N#define __STM32F4xx_HAL_CONF_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N
N/* ########################## Module Selection ############################## */
N/**
N  * @brief This is the list of modules to be used in the HAL driver 
N  */
N#define HAL_MODULE_ENABLED  
N/* #define HAL_ADC_MODULE_ENABLED */
N/* #define HAL_CAN_MODULE_ENABLED */
N/* #define HAL_CAN_LEGACY_MODULE_ENABLED */
N/* #define HAL_CRC_MODULE_ENABLED */
N/* #define HAL_CEC_MODULE_ENABLED */
N/* #define HAL_CRYP_MODULE_ENABLED */
N/* #define HAL_DAC_MODULE_ENABLED */
N/* #define HAL_DCMI_MODULE_ENABLED */
N#define HAL_DMA_MODULE_ENABLED
N/* #define HAL_DMA2D_MODULE_ENABLED */
N/* #define HAL_ETH_MODULE_ENABLED */
N#define HAL_FLASH_MODULE_ENABLED
N/* #define HAL_NAND_MODULE_ENABLED */
N/* #define HAL_NOR_MODULE_ENABLED */
N/* #define HAL_PCCARD_MODULE_ENABLED */
N/* #define HAL_SRAM_MODULE_ENABLED */
N/* #define HAL_SDRAM_MODULE_ENABLED */
N/* #define HAL_HASH_MODULE_ENABLED */
N#define HAL_GPIO_MODULE_ENABLED
N/* #define HAL_I2C_MODULE_ENABLED */
N/* #define HAL_I2S_MODULE_ENABLED */
N/* #define HAL_IWDG_MODULE_ENABLED */
N/* #define HAL_LTDC_MODULE_ENABLED */
N/* #define HAL_DSI_MODULE_ENABLED */
N#define HAL_PWR_MODULE_ENABLED
N/* #define HAL_QSPI_MODULE_ENABLED */
N#define HAL_RCC_MODULE_ENABLED
N/* #define HAL_RNG_MODULE_ENABLED */
N#define HAL_RTC_MODULE_ENABLED
N/* #define HAL_SAI_MODULE_ENABLED */
N/* #define HAL_SD_MODULE_ENABLED */
N/* #define HAL_SPI_MODULE_ENABLED */
N#define HAL_TIM_MODULE_ENABLED
N#define HAL_UART_MODULE_ENABLED
N/* #define HAL_USART_MODULE_ENABLED */
N/* #define HAL_IRDA_MODULE_ENABLED */
N/* #define HAL_SMARTCARD_MODULE_ENABLED */
N/* #define HAL_WWDG_MODULE_ENABLED */
N#define HAL_CORTEX_MODULE_ENABLED
N/* #define HAL_PCD_MODULE_ENABLED */
N/* #define HAL_HCD_MODULE_ENABLED */
N/* #define HAL_FMPI2C_MODULE_ENABLED */
N/* #define HAL_SPDIFRX_MODULE_ENABLED */
N/* #define HAL_DFSDM_MODULE_ENABLED */
N/* #define HAL_LPTIM_MODULE_ENABLED */
N/* #define HAL_MMC_MODULE_ENABLED */
N
N/* ########################## HSE/HSI Values adaptation ##################### */
N/**
N  * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
N  *        This value is used by the RCC HAL module to compute the system frequency
N  *        (when HSE is used as system clock source, directly or through the PLL).  
N  */
N#if !defined  (HSE_VALUE) 
X#if !1L 
S  #define HSE_VALUE              25000000U /*!< Value of the External oscillator in Hz */
N#endif /* HSE_VALUE */
N
N#if !defined  (HSE_STARTUP_TIMEOUT)
X#if !0L
N  #define HSE_STARTUP_TIMEOUT    100U      /*!< Time out for HSE start up, in ms */
N#endif /* HSE_STARTUP_TIMEOUT */
N
N/**
N  * @brief Internal High Speed oscillator (HSI) value.
N  *        This value is used by the RCC HAL module to compute the system frequency
N  *        (when HSI is used as system clock source, directly or through the PLL). 
N  */
N#if !defined  (HSI_VALUE)
X#if !0L
N  #define HSI_VALUE              16000000U /*!< Value of the Internal oscillator in Hz */
N#endif /* HSI_VALUE */
N
N/**
N  * @brief Internal Low Speed oscillator (LSI) value.
N  */
N#if !defined  (LSI_VALUE) 
X#if !0L 
N #define LSI_VALUE               32000U    /*!< LSI Typical Value in Hz */
N#endif /* LSI_VALUE */                     /*!< Value of the Internal Low Speed oscillator in Hz
N                                                The real value may vary depending on the variations
N                                                in voltage and temperature. */
N/**
N  * @brief External Low Speed oscillator (LSE) value.
N  */
N#if !defined  (LSE_VALUE)
X#if !0L
N #define LSE_VALUE               32768U    /*!< Value of the External Low Speed oscillator in Hz */
N#endif /* LSE_VALUE */
N
N#if !defined  (LSE_STARTUP_TIMEOUT)
X#if !0L
N  #define LSE_STARTUP_TIMEOUT    5000U     /*!< Time out for LSE start up, in ms */
N#endif /* LSE_STARTUP_TIMEOUT */
N
N/**
N  * @brief External clock source for I2S peripheral
N  *        This value is used by the I2S HAL module to compute the I2S clock source 
N  *        frequency, this source is inserted directly through I2S_CKIN pad. 
N  */
N#if !defined  (EXTERNAL_CLOCK_VALUE)
X#if !0L
N  #define EXTERNAL_CLOCK_VALUE     12288000U /*!< Value of the External oscillator in Hz*/
N#endif /* EXTERNAL_CLOCK_VALUE */
N
N/* Tip: To avoid modifying this file each time you need to use different HSE,
N   ===  you can define the HSE value in your toolchain compiler preprocessor. */
N
N/* ########################### System Configuration ######################### */
N/**
N  * @brief This is the HAL system configuration section
N  */     
N#define  VDD_VALUE                    3300U /*!< Value of VDD in mv */
N#define  TICK_INT_PRIORITY            0x0FU /*!< tick interrupt priority */
N#define  USE_RTOS                     0U
N#define  PREFETCH_ENABLE              1U
N#define  INSTRUCTION_CACHE_ENABLE     1U
N#define  DATA_CACHE_ENABLE            1U
N
N/* ########################## Assert Selection ############################## */
N/**
N  * @brief Uncomment the line below to expanse the "assert_param" macro in the 
N  *        HAL drivers code
N  */
N/* #define USE_FULL_ASSERT    1U */
N
N/* ################## Ethernet peripheral configuration ##################### */
N
N/* Section 1 : Ethernet peripheral configuration */
N
N/* MAC ADDRESS: MAC_ADDR0:MAC_ADDR1:MAC_ADDR2:MAC_ADDR3:MAC_ADDR4:MAC_ADDR5 */
N#define MAC_ADDR0   2U
N#define MAC_ADDR1   0U
N#define MAC_ADDR2   0U
N#define MAC_ADDR3   0U
N#define MAC_ADDR4   0U
N#define MAC_ADDR5   0U
N
N/* Definition of the Ethernet driver buffers size and count */   
N#define ETH_RX_BUF_SIZE                ETH_MAX_PACKET_SIZE /* buffer size for receive               */
N#define ETH_TX_BUF_SIZE                ETH_MAX_PACKET_SIZE /* buffer size for transmit              */
N#define ETH_RXBUFNB                    4U                  /* 4 Rx buffers of size ETH_RX_BUF_SIZE  */
N#define ETH_TXBUFNB                    4U                  /* 4 Tx buffers of size ETH_TX_BUF_SIZE  */
N
N/* Section 2: PHY configuration section */
N
N/* DP83848 PHY Address*/ 
N#define DP83848_PHY_ADDRESS             0x01U
N/* PHY Reset delay these values are based on a 1 ms Systick interrupt*/ 
N#define PHY_RESET_DELAY                 0x000000FFU
N/* PHY Configuration delay */
N#define PHY_CONFIG_DELAY                0x00000FFFU
N
N#define PHY_READ_TO                     0x0000FFFFU
N#define PHY_WRITE_TO                    0x0000FFFFU
N
N/* Section 3: Common PHY Registers */
N
N#define PHY_BCR                         ((uint16_t)0x0000)  /*!< Transceiver Basic Control Register   */
N#define PHY_BSR                         ((uint16_t)0x0001)  /*!< Transceiver Basic Status Register    */
N 
N#define PHY_RESET                       ((uint16_t)0x8000)  /*!< PHY Reset */
N#define PHY_LOOPBACK                    ((uint16_t)0x4000)  /*!< Select loop-back mode */
N#define PHY_FULLDUPLEX_100M             ((uint16_t)0x2100)  /*!< Set the full-duplex mode at 100 Mb/s */
N#define PHY_HALFDUPLEX_100M             ((uint16_t)0x2000)  /*!< Set the half-duplex mode at 100 Mb/s */
N#define PHY_FULLDUPLEX_10M              ((uint16_t)0x0100)  /*!< Set the full-duplex mode at 10 Mb/s  */
N#define PHY_HALFDUPLEX_10M              ((uint16_t)0x0000)  /*!< Set the half-duplex mode at 10 Mb/s  */
N#define PHY_AUTONEGOTIATION             ((uint16_t)0x1000)  /*!< Enable auto-negotiation function     */
N#define PHY_RESTART_AUTONEGOTIATION     ((uint16_t)0x0200)  /*!< Restart auto-negotiation function    */
N#define PHY_POWERDOWN                   ((uint16_t)0x0800)  /*!< Select the power down mode           */
N#define PHY_ISOLATE                     ((uint16_t)0x0400)  /*!< Isolate PHY from MII                 */
N
N#define PHY_AUTONEGO_COMPLETE           ((uint16_t)0x0020)  /*!< Auto-Negotiation process completed   */
N#define PHY_LINKED_STATUS               ((uint16_t)0x0004)  /*!< Valid link established               */
N#define PHY_JABBER_DETECTION            ((uint16_t)0x0002)  /*!< Jabber condition detected            */
N  
N/* Section 4: Extended PHY Registers */
N
N#define PHY_SR                          ((uint16_t)0x0010)  /*!< PHY status register Offset                      */
N#define PHY_MICR                        ((uint16_t)0x0011)  /*!< MII Interrupt Control Register                  */
N#define PHY_MISR                        ((uint16_t)0x0012)  /*!< MII Interrupt Status and Misc. Control Register */
N 
N#define PHY_LINK_STATUS                 ((uint16_t)0x0001)  /*!< PHY Link mask                                   */
N#define PHY_SPEED_STATUS                ((uint16_t)0x0002)  /*!< PHY Speed mask                                  */
N#define PHY_DUPLEX_STATUS               ((uint16_t)0x0004)  /*!< PHY Duplex mask                                 */
N
N#define PHY_MICR_INT_EN                 ((uint16_t)0x0002)  /*!< PHY Enable interrupts                           */
N#define PHY_MICR_INT_OE                 ((uint16_t)0x0001)  /*!< PHY Enable output interrupt events              */
N
N#define PHY_MISR_LINK_INT_EN            ((uint16_t)0x0020)  /*!< Enable Interrupt on change of link status       */
N#define PHY_LINK_INTERRUPT              ((uint16_t)0x2000)  /*!< PHY link status interrupt mask                  */
N
N/* ################## SPI peripheral configuration ########################## */
N
N/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
N* Activated: CRC code is present inside driver
N* Deactivated: CRC code cleaned from driver
N*/
N
N#define USE_SPI_CRC                     1U
N
N/* Includes ------------------------------------------------------------------*/
N/**
N  * @brief Include module's header file 
N  */
N
N#ifdef HAL_RCC_MODULE_ENABLED
N  #include "stm32f4xx_hal_rcc.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_rcc.h
N  * @author  MCD Application Team
N  * @brief   Header file of RCC HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_RCC_H
N#define __STM32F4xx_HAL_RCC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_def.h
N  * @author  MCD Application Team
N  * @brief   This file contains HAL common defines, enumeration, macros and 
N  *          structures definitions. 
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_DEF
N#define __STM32F4xx_HAL_DEF
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx.h
N  * @author  MCD Application Team
N  * @brief   CMSIS STM32F4xx Device Peripheral Access Layer Header File.
N  *            
N  *          The file is the unique include file that the application programmer
N  *          is using in the C source code, usually in main.c. This file contains:
N  *           - Configuration section that allows to select:
N  *              - The STM32F4xx device used in the target application
N  *              - To use or not the peripheral’s drivers in application code(i.e. 
N  *                code will be based on direct access to peripheral’s registers 
N  *                rather than drivers API), this option is controlled by 
N  *                "#define USE_HAL_DRIVER"
N  *  
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/** @addtogroup CMSIS
N  * @{
N  */
N
N/** @addtogroup stm32f4xx
N  * @{
N  */
N    
N#ifndef __STM32F4xx_H
N#define __STM32F4xx_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif /* __cplusplus */
N   
N/** @addtogroup Library_configuration_section
N  * @{
N  */
N  
N/**
N  * @brief STM32 Family
N  */
N#if !defined  (STM32F4)
X#if !0L
N#define STM32F4
N#endif /* STM32F4 */
N
N/* Uncomment the line below according to the target STM32 device used in your
N   application 
N  */
N#if !defined (STM32F405xx) && !defined (STM32F415xx) && !defined (STM32F407xx) && !defined (STM32F417xx) && \
N    !defined (STM32F427xx) && !defined (STM32F437xx) && !defined (STM32F429xx) && !defined (STM32F439xx) && \
N    !defined (STM32F401xC) && !defined (STM32F401xE) && !defined (STM32F410Tx) && !defined (STM32F410Cx) && \
N    !defined (STM32F410Rx) && !defined (STM32F411xE) && !defined (STM32F446xx) && !defined (STM32F469xx) && \
N    !defined (STM32F479xx) && !defined (STM32F412Cx) && !defined (STM32F412Rx) && !defined (STM32F412Vx) && \
N    !defined (STM32F412Zx) && !defined (STM32F413xx) && !defined (STM32F423xx)
X#if !1L && !0L && !0L && !0L &&     !0L && !0L && !0L && !0L &&     !0L && !0L && !0L && !0L &&     !0L && !0L && !0L && !0L &&     !0L && !0L && !0L && !0L &&     !0L && !0L && !0L
S  /* #define STM32F405xx */   /*!< STM32F405RG, STM32F405VG and STM32F405ZG Devices */
S  /* #define STM32F415xx */   /*!< STM32F415RG, STM32F415VG and STM32F415ZG Devices */
S  /* #define STM32F407xx */   /*!< STM32F407VG, STM32F407VE, STM32F407ZG, STM32F407ZE, STM32F407IG  and STM32F407IE Devices */
S  /* #define STM32F417xx */   /*!< STM32F417VG, STM32F417VE, STM32F417ZG, STM32F417ZE, STM32F417IG and STM32F417IE Devices */
S  /* #define STM32F427xx */   /*!< STM32F427VG, STM32F427VI, STM32F427ZG, STM32F427ZI, STM32F427IG and STM32F427II Devices */
S  /* #define STM32F437xx */   /*!< STM32F437VG, STM32F437VI, STM32F437ZG, STM32F437ZI, STM32F437IG and STM32F437II Devices */
S  /* #define STM32F429xx */   /*!< STM32F429VG, STM32F429VI, STM32F429ZG, STM32F429ZI, STM32F429BG, STM32F429BI, STM32F429NG, 
S                                   STM32F439NI, STM32F429IG  and STM32F429II Devices */
S  /* #define STM32F439xx */   /*!< STM32F439VG, STM32F439VI, STM32F439ZG, STM32F439ZI, STM32F439BG, STM32F439BI, STM32F439NG, 
S                                   STM32F439NI, STM32F439IG and STM32F439II Devices */
S  /* #define STM32F401xC */   /*!< STM32F401CB, STM32F401CC, STM32F401RB, STM32F401RC, STM32F401VB and STM32F401VC Devices */
S  /* #define STM32F401xE */   /*!< STM32F401CD, STM32F401RD, STM32F401VD, STM32F401CE, STM32F401RE and STM32F401VE Devices */
S  /* #define STM32F410Tx */   /*!< STM32F410T8 and STM32F410TB Devices */
S  /* #define STM32F410Cx */   /*!< STM32F410C8 and STM32F410CB Devices */
S  /* #define STM32F410Rx */   /*!< STM32F410R8 and STM32F410RB Devices */
S  /* #define STM32F411xE */   /*!< STM32F411CC, STM32F411RC, STM32F411VC, STM32F411CE, STM32F411RE and STM32F411VE Devices */
S  /* #define STM32F446xx */   /*!< STM32F446MC, STM32F446ME, STM32F446RC, STM32F446RE, STM32F446VC, STM32F446VE, STM32F446ZC, 
S                                   and STM32F446ZE Devices */
S  /* #define STM32F469xx */   /*!< STM32F469AI, STM32F469II, STM32F469BI, STM32F469NI, STM32F469AG, STM32F469IG, STM32F469BG, 
S                                   STM32F469NG, STM32F469AE, STM32F469IE, STM32F469BE and STM32F469NE Devices */
S  /* #define STM32F479xx */   /*!< STM32F479AI, STM32F479II, STM32F479BI, STM32F479NI, STM32F479AG, STM32F479IG, STM32F479BG 
S                                   and STM32F479NG Devices */
S  /* #define STM32F412Cx */   /*!< STM32F412CEU and STM32F412CGU Devices */
S  /* #define STM32F412Zx */   /*!< STM32F412ZET, STM32F412ZGT, STM32F412ZEJ and STM32F412ZGJ Devices */
S  /* #define STM32F412Vx */   /*!< STM32F412VET, STM32F412VGT, STM32F412VEH and STM32F412VGH Devices */
S  /* #define STM32F412Rx */   /*!< STM32F412RET, STM32F412RGT, STM32F412REY and STM32F412RGY Devices */
S  /* #define STM32F413xx */   /*!< STM32F413CH, STM32F413MH, STM32F413RH, STM32F413VH, STM32F413ZH, STM32F413CG, STM32F413MG,
S                                   STM32F413RG, STM32F413VG and STM32F413ZG Devices */
S  /* #define STM32F423xx */   /*!< STM32F423CH, STM32F423RH, STM32F423VH and STM32F423ZH Devices */
N#endif
N   
N/*  Tip: To avoid modifying this file each time you need to switch between these
N        devices, you can define the device in your toolchain compiler preprocessor.
N  */
N#if !defined  (USE_HAL_DRIVER)
X#if !1L
S/**
S * @brief Comment the line below if you will not use the peripherals drivers.
S   In this case, these drivers will not be included and the application code will 
S   be based on direct access to peripherals registers 
S   */
S  /*#define USE_HAL_DRIVER */
N#endif /* USE_HAL_DRIVER */
N
N/**
N  * @brief CMSIS version number V2.6.2
N  */
N#define __STM32F4xx_CMSIS_VERSION_MAIN   (0x02U) /*!< [31:24] main version */
N#define __STM32F4xx_CMSIS_VERSION_SUB1   (0x06U) /*!< [23:16] sub1 version */
N#define __STM32F4xx_CMSIS_VERSION_SUB2   (0x02U) /*!< [15:8]  sub2 version */
N#define __STM32F4xx_CMSIS_VERSION_RC     (0x00U) /*!< [7:0]  release candidate */
N#define __STM32F4xx_CMSIS_VERSION        ((__STM32F4xx_CMSIS_VERSION_MAIN << 24)\
N                                         |(__STM32F4xx_CMSIS_VERSION_SUB1 << 16)\
N                                         |(__STM32F4xx_CMSIS_VERSION_SUB2 << 8 )\
N                                         |(__STM32F4xx_CMSIS_VERSION))
X#define __STM32F4xx_CMSIS_VERSION        ((__STM32F4xx_CMSIS_VERSION_MAIN << 24)                                         |(__STM32F4xx_CMSIS_VERSION_SUB1 << 16)                                         |(__STM32F4xx_CMSIS_VERSION_SUB2 << 8 )                                         |(__STM32F4xx_CMSIS_VERSION))
N
N/**
N  * @}
N  */
N
N/** @addtogroup Device_Included
N  * @{
N  */
N
N#if defined(STM32F405xx)
X#if 1L
N  #include "stm32f405xx.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f405xx.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f405xx.h
N  * @author  MCD Application Team
N  * @brief   CMSIS STM32F405xx Device Peripheral Access Layer Header File.
N  *
N  *          This file contains:
N  *           - Data structures and the address mapping for all peripherals
N  *           - peripherals registers declarations and bits definition
N  *           - Macros to access peripheralâ€™s registers hardware
N  *
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/** @addtogroup CMSIS_Device
N  * @{
N  */
N
N/** @addtogroup stm32f405xx
N  * @{
N  */
N    
N#ifndef __STM32F405xx_H
N#define __STM32F405xx_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif /* __cplusplus */
N
N/** @addtogroup Configuration_section_for_CMSIS
N  * @{
N  */
N
N/**
N  * @brief Configuration of the Cortex-M4 Processor and Core Peripherals 
N  */
N#define __CM4_REV                 0x0001U  /*!< Core revision r0p1                            */
N#define __MPU_PRESENT             1U       /*!< STM32F4XX provides an MPU                     */
N#define __NVIC_PRIO_BITS          4U       /*!< STM32F4XX uses 4 Bits for the Priority Levels */
N#define __Vendor_SysTickConfig    0U       /*!< Set to 1 if different SysTick Config is used  */
N#define __FPU_PRESENT             1U       /*!< FPU present                                   */
N
N/**
N  * @}
N  */
N  
N/** @addtogroup Peripheral_interrupt_number_definition
N  * @{
N  */
N
N/**
N * @brief STM32F4XX Interrupt Number Definition, according to the selected device 
N *        in @ref Library_configuration_section 
N */
Ntypedef enum
N{
N/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/
N  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
N  MemoryManagement_IRQn       = -12,    /*!< 4 Cortex-M4 Memory Management Interrupt                           */
N  BusFault_IRQn               = -11,    /*!< 5 Cortex-M4 Bus Fault Interrupt                                   */
N  UsageFault_IRQn             = -10,    /*!< 6 Cortex-M4 Usage Fault Interrupt                                 */
N  SVCall_IRQn                 = -5,     /*!< 11 Cortex-M4 SV Call Interrupt                                    */
N  DebugMonitor_IRQn           = -4,     /*!< 12 Cortex-M4 Debug Monitor Interrupt                              */
N  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M4 Pend SV Interrupt                                    */
N  SysTick_IRQn                = -1,     /*!< 15 Cortex-M4 System Tick Interrupt                                */
N/******  STM32 specific Interrupt Numbers **********************************************************************/
N  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
N  PVD_IRQn                    = 1,      /*!< PVD through EXTI Line detection Interrupt                         */
N  TAMP_STAMP_IRQn             = 2,      /*!< Tamper and TimeStamp interrupts through the EXTI line             */
N  RTC_WKUP_IRQn               = 3,      /*!< RTC Wakeup interrupt through the EXTI line                        */
N  FLASH_IRQn                  = 4,      /*!< FLASH global Interrupt                                            */
N  RCC_IRQn                    = 5,      /*!< RCC global Interrupt                                              */
N  EXTI0_IRQn                  = 6,      /*!< EXTI Line0 Interrupt                                              */
N  EXTI1_IRQn                  = 7,      /*!< EXTI Line1 Interrupt                                              */
N  EXTI2_IRQn                  = 8,      /*!< EXTI Line2 Interrupt                                              */
N  EXTI3_IRQn                  = 9,      /*!< EXTI Line3 Interrupt                                              */
N  EXTI4_IRQn                  = 10,     /*!< EXTI Line4 Interrupt                                              */
N  DMA1_Stream0_IRQn           = 11,     /*!< DMA1 Stream 0 global Interrupt                                    */
N  DMA1_Stream1_IRQn           = 12,     /*!< DMA1 Stream 1 global Interrupt                                    */
N  DMA1_Stream2_IRQn           = 13,     /*!< DMA1 Stream 2 global Interrupt                                    */
N  DMA1_Stream3_IRQn           = 14,     /*!< DMA1 Stream 3 global Interrupt                                    */
N  DMA1_Stream4_IRQn           = 15,     /*!< DMA1 Stream 4 global Interrupt                                    */
N  DMA1_Stream5_IRQn           = 16,     /*!< DMA1 Stream 5 global Interrupt                                    */
N  DMA1_Stream6_IRQn           = 17,     /*!< DMA1 Stream 6 global Interrupt                                    */
N  ADC_IRQn                    = 18,     /*!< ADC1, ADC2 and ADC3 global Interrupts                             */
N  CAN1_TX_IRQn                = 19,     /*!< CAN1 TX Interrupt                                                 */
N  CAN1_RX0_IRQn               = 20,     /*!< CAN1 RX0 Interrupt                                                */
N  CAN1_RX1_IRQn               = 21,     /*!< CAN1 RX1 Interrupt                                                */
N  CAN1_SCE_IRQn               = 22,     /*!< CAN1 SCE Interrupt                                                */
N  EXTI9_5_IRQn                = 23,     /*!< External Line[9:5] Interrupts                                     */
N  TIM1_BRK_TIM9_IRQn          = 24,     /*!< TIM1 Break interrupt and TIM9 global interrupt                    */
N  TIM1_UP_TIM10_IRQn          = 25,     /*!< TIM1 Update Interrupt and TIM10 global interrupt                  */
N  TIM1_TRG_COM_TIM11_IRQn     = 26,     /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
N  TIM1_CC_IRQn                = 27,     /*!< TIM1 Capture Compare Interrupt                                    */
N  TIM2_IRQn                   = 28,     /*!< TIM2 global Interrupt                                             */
N  TIM3_IRQn                   = 29,     /*!< TIM3 global Interrupt                                             */
N  TIM4_IRQn                   = 30,     /*!< TIM4 global Interrupt                                             */
N  I2C1_EV_IRQn                = 31,     /*!< I2C1 Event Interrupt                                              */
N  I2C1_ER_IRQn                = 32,     /*!< I2C1 Error Interrupt                                              */
N  I2C2_EV_IRQn                = 33,     /*!< I2C2 Event Interrupt                                              */
N  I2C2_ER_IRQn                = 34,     /*!< I2C2 Error Interrupt                                              */
N  SPI1_IRQn                   = 35,     /*!< SPI1 global Interrupt                                             */
N  SPI2_IRQn                   = 36,     /*!< SPI2 global Interrupt                                             */
N  USART1_IRQn                 = 37,     /*!< USART1 global Interrupt                                           */
N  USART2_IRQn                 = 38,     /*!< USART2 global Interrupt                                           */
N  USART3_IRQn                 = 39,     /*!< USART3 global Interrupt                                           */
N  EXTI15_10_IRQn              = 40,     /*!< External Line[15:10] Interrupts                                   */
N  RTC_Alarm_IRQn              = 41,     /*!< RTC Alarm (A and B) through EXTI Line Interrupt                   */
N  OTG_FS_WKUP_IRQn            = 42,     /*!< USB OTG FS Wakeup through EXTI line interrupt                     */
N  TIM8_BRK_TIM12_IRQn         = 43,     /*!< TIM8 Break Interrupt and TIM12 global interrupt                   */
N  TIM8_UP_TIM13_IRQn          = 44,     /*!< TIM8 Update Interrupt and TIM13 global interrupt                  */
N  TIM8_TRG_COM_TIM14_IRQn     = 45,     /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
N  TIM8_CC_IRQn                = 46,     /*!< TIM8 Capture Compare global interrupt                             */
N  DMA1_Stream7_IRQn           = 47,     /*!< DMA1 Stream7 Interrupt                                            */
N  FSMC_IRQn                   = 48,     /*!< FSMC global Interrupt                                             */
N  SDIO_IRQn                   = 49,     /*!< SDIO global Interrupt                                             */
N  TIM5_IRQn                   = 50,     /*!< TIM5 global Interrupt                                             */
N  SPI3_IRQn                   = 51,     /*!< SPI3 global Interrupt                                             */
N  UART4_IRQn                  = 52,     /*!< UART4 global Interrupt                                            */
N  UART5_IRQn                  = 53,     /*!< UART5 global Interrupt                                            */
N  TIM6_DAC_IRQn               = 54,     /*!< TIM6 global and DAC1&2 underrun error  interrupts                 */
N  TIM7_IRQn                   = 55,     /*!< TIM7 global interrupt                                             */
N  DMA2_Stream0_IRQn           = 56,     /*!< DMA2 Stream 0 global Interrupt                                    */
N  DMA2_Stream1_IRQn           = 57,     /*!< DMA2 Stream 1 global Interrupt                                    */
N  DMA2_Stream2_IRQn           = 58,     /*!< DMA2 Stream 2 global Interrupt                                    */
N  DMA2_Stream3_IRQn           = 59,     /*!< DMA2 Stream 3 global Interrupt                                    */
N  DMA2_Stream4_IRQn           = 60,     /*!< DMA2 Stream 4 global Interrupt                                    */
N  CAN2_TX_IRQn                = 63,     /*!< CAN2 TX Interrupt                                                 */
N  CAN2_RX0_IRQn               = 64,     /*!< CAN2 RX0 Interrupt                                                */
N  CAN2_RX1_IRQn               = 65,     /*!< CAN2 RX1 Interrupt                                                */
N  CAN2_SCE_IRQn               = 66,     /*!< CAN2 SCE Interrupt                                                */
N  OTG_FS_IRQn                 = 67,     /*!< USB OTG FS global Interrupt                                       */
N  DMA2_Stream5_IRQn           = 68,     /*!< DMA2 Stream 5 global interrupt                                    */
N  DMA2_Stream6_IRQn           = 69,     /*!< DMA2 Stream 6 global interrupt                                    */
N  DMA2_Stream7_IRQn           = 70,     /*!< DMA2 Stream 7 global interrupt                                    */
N  USART6_IRQn                 = 71,     /*!< USART6 global interrupt                                           */
N  I2C3_EV_IRQn                = 72,     /*!< I2C3 event interrupt                                              */
N  I2C3_ER_IRQn                = 73,     /*!< I2C3 error interrupt                                              */
N  OTG_HS_EP1_OUT_IRQn         = 74,     /*!< USB OTG HS End Point 1 Out global interrupt                       */
N  OTG_HS_EP1_IN_IRQn          = 75,     /*!< USB OTG HS End Point 1 In global interrupt                        */
N  OTG_HS_WKUP_IRQn            = 76,     /*!< USB OTG HS Wakeup through EXTI interrupt                          */
N  OTG_HS_IRQn                 = 77,     /*!< USB OTG HS global interrupt                                       */
N  RNG_IRQn                    = 80,     /*!< RNG global Interrupt                                              */
N  FPU_IRQn                    = 81      /*!< FPU global interrupt                                               */
N} IRQn_Type;
N/* Legacy define */
N#define  HASH_RNG_IRQn      RNG_IRQn
N
N/**
N  * @}
N  */
N
N#include "core_cm4.h"             /* Cortex-M4 processor and core peripherals */
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\core_cm4.h" 1
N/**************************************************************************//**
N * @file     core_cm4.h
N * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060183 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CM4_H_GENERIC
N#define __CORE_CM4_H_GENERIC
N
N#include <stdint.h>
L 1 "D:\Program_Files_x86\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h" 1
N/* Copyright (C) ARM Ltd., 1999,2014 */
N/* All rights reserved */
N
N/*
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: agrant $
N */
N
N#ifndef __stdint_h
N#define __stdint_h
N#define __ARMCLIB_VERSION 5060009
N
N  #ifdef __INT64_TYPE__
S    /* armclang predefines '__INT64_TYPE__' and '__INT64_C_SUFFIX__' */
S    #define __INT64 __INT64_TYPE__
N  #else
N    /* armcc has builtin '__int64' which can be used in --strict mode */
N    #define __INT64 __int64
N    #define __INT64_C_SUFFIX__ ll
N  #endif
N  #define __PASTE2(x, y) x ## y
N  #define __PASTE(x, y) __PASTE2(x, y)
N  #define __INT64_C(x)  __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
N  #define __UINT64_C(x)  __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
N  #if defined(__clang__) || (defined(__ARMCC_VERSION) && !defined(__STRICT_ANSI__))
X  #if 0L || (1L && !0L)
N    /* armclang and non-strict armcc allow 'long long' in system headers */
N    #define __LONGLONG long long
N  #else
S    /* strict armcc has '__int64' */
S    #define __LONGLONG __int64
N  #endif
N
N  #ifndef __STDINT_DECLS
N  #define __STDINT_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N
N/*
N * 'signed' is redundant below, except for 'signed char' and if
N * the typedef is used to declare a bitfield.
N */
N
N    /* 7.18.1.1 */
N
N    /* exact-width signed integer types */
Ntypedef   signed          char int8_t;
Ntypedef   signed short     int int16_t;
Ntypedef   signed           int int32_t;
Ntypedef   signed       __INT64 int64_t;
Xtypedef   signed       __int64 int64_t;
N
N    /* exact-width unsigned integer types */
Ntypedef unsigned          char uint8_t;
Ntypedef unsigned short     int uint16_t;
Ntypedef unsigned           int uint32_t;
Ntypedef unsigned       __INT64 uint64_t;
Xtypedef unsigned       __int64 uint64_t;
N
N    /* 7.18.1.2 */
N
N    /* smallest type of at least n bits */
N    /* minimum-width signed integer types */
Ntypedef   signed          char int_least8_t;
Ntypedef   signed short     int int_least16_t;
Ntypedef   signed           int int_least32_t;
Ntypedef   signed       __INT64 int_least64_t;
Xtypedef   signed       __int64 int_least64_t;
N
N    /* minimum-width unsigned integer types */
Ntypedef unsigned          char uint_least8_t;
Ntypedef unsigned short     int uint_least16_t;
Ntypedef unsigned           int uint_least32_t;
Ntypedef unsigned       __INT64 uint_least64_t;
Xtypedef unsigned       __int64 uint_least64_t;
N
N    /* 7.18.1.3 */
N
N    /* fastest minimum-width signed integer types */
Ntypedef   signed           int int_fast8_t;
Ntypedef   signed           int int_fast16_t;
Ntypedef   signed           int int_fast32_t;
Ntypedef   signed       __INT64 int_fast64_t;
Xtypedef   signed       __int64 int_fast64_t;
N
N    /* fastest minimum-width unsigned integer types */
Ntypedef unsigned           int uint_fast8_t;
Ntypedef unsigned           int uint_fast16_t;
Ntypedef unsigned           int uint_fast32_t;
Ntypedef unsigned       __INT64 uint_fast64_t;
Xtypedef unsigned       __int64 uint_fast64_t;
N
N    /* 7.18.1.4 integer types capable of holding object pointers */
N#if __sizeof_ptr == 8
X#if 4 == 8
Stypedef   signed       __INT64 intptr_t;
Stypedef unsigned       __INT64 uintptr_t;
N#else
Ntypedef   signed           int intptr_t;
Ntypedef unsigned           int uintptr_t;
N#endif
N
N    /* 7.18.1.5 greatest-width integer types */
Ntypedef   signed     __LONGLONG intmax_t;
Xtypedef   signed     long long intmax_t;
Ntypedef unsigned     __LONGLONG uintmax_t;
Xtypedef unsigned     long long uintmax_t;
N
N
N#if !defined(__cplusplus) || defined(__STDC_LIMIT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.2.1 */
N
N    /* minimum values of exact-width signed integer types */
N#define INT8_MIN                   -128
N#define INT16_MIN                -32768
N#define INT32_MIN          (~0x7fffffff)   /* -2147483648 is unsigned */
N#define INT64_MIN  __INT64_C(~0x7fffffffffffffff) /* -9223372036854775808 is unsigned */
N
N    /* maximum values of exact-width signed integer types */
N#define INT8_MAX                    127
N#define INT16_MAX                 32767
N#define INT32_MAX            2147483647
N#define INT64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of exact-width unsigned integer types */
N#define UINT8_MAX                   255
N#define UINT16_MAX                65535
N#define UINT32_MAX           4294967295u
N#define UINT64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.2 */
N
N    /* minimum values of minimum-width signed integer types */
N#define INT_LEAST8_MIN                   -128
N#define INT_LEAST16_MIN                -32768
N#define INT_LEAST32_MIN          (~0x7fffffff)
N#define INT_LEAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of minimum-width signed integer types */
N#define INT_LEAST8_MAX                    127
N#define INT_LEAST16_MAX                 32767
N#define INT_LEAST32_MAX            2147483647
N#define INT_LEAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of minimum-width unsigned integer types */
N#define UINT_LEAST8_MAX                   255
N#define UINT_LEAST16_MAX                65535
N#define UINT_LEAST32_MAX           4294967295u
N#define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.3 */
N
N    /* minimum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MIN           (~0x7fffffff)
N#define INT_FAST16_MIN          (~0x7fffffff)
N#define INT_FAST32_MIN          (~0x7fffffff)
N#define INT_FAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MAX             2147483647
N#define INT_FAST16_MAX            2147483647
N#define INT_FAST32_MAX            2147483647
N#define INT_FAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of fastest minimum-width unsigned integer types */
N#define UINT_FAST8_MAX            4294967295u
N#define UINT_FAST16_MAX           4294967295u
N#define UINT_FAST32_MAX           4294967295u
N#define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.4 */
N
N    /* minimum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MIN INT64_MIN
N#else
N#define INTPTR_MIN INT32_MIN
N#endif
N
N    /* maximum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MAX INT64_MAX
N#else
N#define INTPTR_MAX INT32_MAX
N#endif
N
N    /* maximum value of pointer-holding unsigned integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define UINTPTR_MAX UINT64_MAX
N#else
N#define UINTPTR_MAX UINT32_MAX
N#endif
N
N    /* 7.18.2.5 */
N
N    /* minimum value of greatest-width signed integer type */
N#define INTMAX_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum value of greatest-width signed integer type */
N#define INTMAX_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum value of greatest-width unsigned integer type */
N#define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.3 */
N
N    /* limits of ptrdiff_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define PTRDIFF_MIN INT64_MIN
S#define PTRDIFF_MAX INT64_MAX
N#else
N#define PTRDIFF_MIN INT32_MIN
N#define PTRDIFF_MAX INT32_MAX
N#endif
N
N    /* limits of sig_atomic_t */
N#define SIG_ATOMIC_MIN (~0x7fffffff)
N#define SIG_ATOMIC_MAX   2147483647
N
N    /* limit of size_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define SIZE_MAX UINT64_MAX
N#else
N#define SIZE_MAX UINT32_MAX
N#endif
N
N    /* limits of wchar_t */
N    /* NB we have to undef and redef because they're defined in both
N     * stdint.h and wchar.h */
N#undef WCHAR_MIN
N#undef WCHAR_MAX
N
N#if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X#if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   0xffffffffU
N#else
N  #define WCHAR_MIN   0
N  #define WCHAR_MAX   65535
N#endif
N
N    /* limits of wint_t */
N#define WINT_MIN (~0x7fffffff)
N#define WINT_MAX 2147483647
N
N#endif /* __STDC_LIMIT_MACROS */
N
N#if !defined(__cplusplus) || defined(__STDC_CONSTANT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.4.1 macros for minimum-width integer constants */
N#define INT8_C(x)   (x)
N#define INT16_C(x)  (x)
N#define INT32_C(x)  (x)
N#define INT64_C(x)  __INT64_C(x)
N
N#define UINT8_C(x)  (x ## u)
N#define UINT16_C(x) (x ## u)
N#define UINT32_C(x) (x ## u)
N#define UINT64_C(x) __UINT64_C(x)
N
N    /* 7.18.4.2 macros for greatest-width integer constants */
N#define INTMAX_C(x)  __ESCAPE__(x ## ll)
N#define UINTMAX_C(x) __ESCAPE__(x ## ull)
N
N#endif /* __STDC_CONSTANT_MACROS */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDINT_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDINT_NO_EXPORTS
S      using ::std::int8_t;
S      using ::std::int16_t;
S      using ::std::int32_t;
S      using ::std::int64_t;
S      using ::std::uint8_t;
S      using ::std::uint16_t;
S      using ::std::uint32_t;
S      using ::std::uint64_t;
S      using ::std::int_least8_t;
S      using ::std::int_least16_t;
S      using ::std::int_least32_t;
S      using ::std::int_least64_t;
S      using ::std::uint_least8_t;
S      using ::std::uint_least16_t;
S      using ::std::uint_least32_t;
S      using ::std::uint_least64_t;
S      using ::std::int_fast8_t;
S      using ::std::int_fast16_t;
S      using ::std::int_fast32_t;
S      using ::std::int_fast64_t;
S      using ::std::uint_fast8_t;
S      using ::std::uint_fast16_t;
S      using ::std::uint_fast32_t;
S      using ::std::uint_fast64_t;
S      using ::std::intptr_t;
S      using ::std::uintptr_t;
S      using ::std::intmax_t;
S      using ::std::uintmax_t;
S    #endif
N  #endif /* __cplusplus */
N
N#undef __INT64
N#undef __LONGLONG
N
N#endif /* __stdint_h */
N
N/* end of stdint.h */
L 45 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\core_cm4.h" 2
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/**
N  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
N  CMSIS violates the following MISRA-C:2004 rules:
N
N   \li Required Rule 8.5, object/function definition in header file.<br>
N     Function definitions in header files are used to allow 'inlining'.
N
N   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
N     Unions are used for effective representation of core registers.
N
N   \li Advisory Rule 19.7, Function-like macro defined.<br>
N     Function-like macros are used to allow more efficient code.
N */
N
N
N/*******************************************************************************
N *                 CMSIS definitions
N ******************************************************************************/
N/**
N  \ingroup Cortex_M4
N  @{
N */
N
N/*  CMSIS CM4 definitions */
N#define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
N#define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
N#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
N                                    __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
X#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) |                                     __CM4_CMSIS_VERSION_SUB           )         
N
N#define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core */
N
N
N#if   defined ( __CC_ARM )
X#if   1L
N  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
N  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
N  #define __STATIC_INLINE  static __inline
N
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
S  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
S  #define __STATIC_INLINE  static __inline
S
S#elif defined ( __GNUC__ )
S  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __ICCARM__ )
S  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TMS470__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TASKING__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __CSMC__ )
S  #define __packed
S  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
S  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
S  #define __STATIC_INLINE  static inline
S
S#else
S  #error Unknown compiler
N#endif
N
N/** __FPU_USED indicates whether an FPU is used or not.
N    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
N*/
N#if defined ( __CC_ARM )
X#if 1L
N  #if defined __TARGET_FPU_VFP
X  #if 1L
N    #if (__FPU_PRESENT == 1U)
X    #if (1U == 1U)
N      #define __FPU_USED       1U
N    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
N    #endif
N  #else
S    #define __FPU_USED         0U
N  #endif
N
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #if defined __ARM_PCS_VFP
S    #if (__FPU_PRESENT == 1)
S      #define __FPU_USED       1U
S    #else
S      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __GNUC__ )
S  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __ICCARM__ )
S  #if defined __ARMVFP__
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __TMS470__ )
S  #if defined __TI_VFP_SUPPORT__
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __TASKING__ )
S  #if defined __FPU_VFP__
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __CSMC__ )
S  #if ( __CSMC__ & 0x400U)
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
N#endif
N
N#include "core_cmInstr.h"                /* Core Instruction Access */
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\core_cmInstr.h" 1
N/**************************************************************************//**
N * @file     core_cmInstr.h
N * @brief    CMSIS Cortex-M Core Instruction Access Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060183 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMINSTR_H
N#define __CORE_CMINSTR_H
N
N
N/* ##########################  Core Instruction Access  ######################### */
N/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
N  Access to dedicated instructions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\cmsis_armcc.h" 1
N/**************************************************************************//**
N * @file     cmsis_armcc.h
N * @brief    CMSIS Cortex-M Core Function/Instruction Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#ifndef __CMSIS_ARMCC_H
N#define __CMSIS_ARMCC_H
N
N
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
X#if 1L && (5060183 < 400677)
S  #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
N#endif
N
N/* ###########################  Core Function Access  ########################### */
N/** \ingroup  CMSIS_Core_FunctionInterface
N    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
N  @{
N */
N
N/* intrinsic void __enable_irq();     */
N/* intrinsic void __disable_irq();    */
N
N/**
N  \brief   Get Control Register
N  \details Returns the content of the Control Register.
N  \return               Control Register value
N */
N__STATIC_INLINE uint32_t __get_CONTROL(void)
Xstatic __inline uint32_t __get_CONTROL(void)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  return(__regControl);
N}
N
N
N/**
N  \brief   Set Control Register
N  \details Writes the given value to the Control Register.
N  \param [in]    control  Control Register value to set
N */
N__STATIC_INLINE void __set_CONTROL(uint32_t control)
Xstatic __inline void __set_CONTROL(uint32_t control)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  __regControl = control;
N}
N
N
N/**
N  \brief   Get IPSR Register
N  \details Returns the content of the IPSR Register.
N  \return               IPSR Register value
N */
N__STATIC_INLINE uint32_t __get_IPSR(void)
Xstatic __inline uint32_t __get_IPSR(void)
N{
N  register uint32_t __regIPSR          __ASM("ipsr");
X  register uint32_t __regIPSR          __asm("ipsr");
N  return(__regIPSR);
N}
N
N
N/**
N  \brief   Get APSR Register
N  \details Returns the content of the APSR Register.
N  \return               APSR Register value
N */
N__STATIC_INLINE uint32_t __get_APSR(void)
Xstatic __inline uint32_t __get_APSR(void)
N{
N  register uint32_t __regAPSR          __ASM("apsr");
X  register uint32_t __regAPSR          __asm("apsr");
N  return(__regAPSR);
N}
N
N
N/**
N  \brief   Get xPSR Register
N  \details Returns the content of the xPSR Register.
N  \return               xPSR Register value
N */
N__STATIC_INLINE uint32_t __get_xPSR(void)
Xstatic __inline uint32_t __get_xPSR(void)
N{
N  register uint32_t __regXPSR          __ASM("xpsr");
X  register uint32_t __regXPSR          __asm("xpsr");
N  return(__regXPSR);
N}
N
N
N/**
N  \brief   Get Process Stack Pointer
N  \details Returns the current value of the Process Stack Pointer (PSP).
N  \return               PSP Register value
N */
N__STATIC_INLINE uint32_t __get_PSP(void)
Xstatic __inline uint32_t __get_PSP(void)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  return(__regProcessStackPointer);
N}
N
N
N/**
N  \brief   Set Process Stack Pointer
N  \details Assigns the given value to the Process Stack Pointer (PSP).
N  \param [in]    topOfProcStack  Process Stack Pointer value to set
N */
N__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
Xstatic __inline void __set_PSP(uint32_t topOfProcStack)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  __regProcessStackPointer = topOfProcStack;
N}
N
N
N/**
N  \brief   Get Main Stack Pointer
N  \details Returns the current value of the Main Stack Pointer (MSP).
N  \return               MSP Register value
N */
N__STATIC_INLINE uint32_t __get_MSP(void)
Xstatic __inline uint32_t __get_MSP(void)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  return(__regMainStackPointer);
N}
N
N
N/**
N  \brief   Set Main Stack Pointer
N  \details Assigns the given value to the Main Stack Pointer (MSP).
N  \param [in]    topOfMainStack  Main Stack Pointer value to set
N */
N__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
Xstatic __inline void __set_MSP(uint32_t topOfMainStack)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  __regMainStackPointer = topOfMainStack;
N}
N
N
N/**
N  \brief   Get Priority Mask
N  \details Returns the current state of the priority mask bit from the Priority Mask Register.
N  \return               Priority Mask value
N */
N__STATIC_INLINE uint32_t __get_PRIMASK(void)
Xstatic __inline uint32_t __get_PRIMASK(void)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  return(__regPriMask);
N}
N
N
N/**
N  \brief   Set Priority Mask
N  \details Assigns the given value to the Priority Mask Register.
N  \param [in]    priMask  Priority Mask
N */
N__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
Xstatic __inline void __set_PRIMASK(uint32_t priMask)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  __regPriMask = (priMask);
N}
N
N
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x04U) >= 0x03U) || (__CORTEX_SC >= 300U)
N
N/**
N  \brief   Enable FIQ
N  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __enable_fault_irq                __enable_fiq
N
N
N/**
N  \brief   Disable FIQ
N  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __disable_fault_irq               __disable_fiq
N
N
N/**
N  \brief   Get Base Priority
N  \details Returns the current value of the Base Priority register.
N  \return               Base Priority register value
N */
N__STATIC_INLINE uint32_t  __get_BASEPRI(void)
Xstatic __inline uint32_t  __get_BASEPRI(void)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  return(__regBasePri);
N}
N
N
N/**
N  \brief   Set Base Priority
N  \details Assigns the given value to the Base Priority register.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
Xstatic __inline void __set_BASEPRI(uint32_t basePri)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  __regBasePri = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Set Base Priority with condition
N  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
N           or the new value increases the BASEPRI priority level.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
Xstatic __inline void __set_BASEPRI_MAX(uint32_t basePri)
N{
N  register uint32_t __regBasePriMax      __ASM("basepri_max");
X  register uint32_t __regBasePriMax      __asm("basepri_max");
N  __regBasePriMax = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Get Fault Mask
N  \details Returns the current value of the Fault Mask register.
N  \return               Fault Mask register value
N */
N__STATIC_INLINE uint32_t __get_FAULTMASK(void)
Xstatic __inline uint32_t __get_FAULTMASK(void)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  return(__regFaultMask);
N}
N
N
N/**
N  \brief   Set Fault Mask
N  \details Assigns the given value to the Fault Mask register.
N  \param [in]    faultMask  Fault Mask value to set
N */
N__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
Xstatic __inline void __set_FAULTMASK(uint32_t faultMask)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  __regFaultMask = (faultMask & (uint32_t)1);
N}
N
N#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
N
N
N#if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
X#if       ((0x04U) == 0x04U) || ((0x04U) == 0x07U)
N
N/**
N  \brief   Get FPSCR
N  \details Returns the current value of the Floating Point Status/Control register.
N  \return               Floating Point Status/Control register value
N */
N__STATIC_INLINE uint32_t __get_FPSCR(void)
Xstatic __inline uint32_t __get_FPSCR(void)
N{
N#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
X#if (1U == 1U) && (1U == 1U)
N  register uint32_t __regfpscr         __ASM("fpscr");
X  register uint32_t __regfpscr         __asm("fpscr");
N  return(__regfpscr);
N#else
S   return(0U);
N#endif
N}
N
N
N/**
N  \brief   Set FPSCR
N  \details Assigns the given value to the Floating Point Status/Control register.
N  \param [in]    fpscr  Floating Point Status/Control value to set
N */
N__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
Xstatic __inline void __set_FPSCR(uint32_t fpscr)
N{
N#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
X#if (1U == 1U) && (1U == 1U)
N  register uint32_t __regfpscr         __ASM("fpscr");
X  register uint32_t __regfpscr         __asm("fpscr");
N  __regfpscr = (fpscr);
N#endif
N}
N
N#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
N
N
N
N/*@} end of CMSIS_Core_RegAccFunctions */
N
N
N/* ##########################  Core Instruction Access  ######################### */
N/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
N  Access to dedicated instructions
N  @{
N*/
N
N/**
N  \brief   No Operation
N  \details No Operation does nothing. This instruction can be used for code alignment purposes.
N */
N#define __NOP                             __nop
N
N
N/**
N  \brief   Wait For Interrupt
N  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
N */
N#define __WFI                             __wfi
N
N
N/**
N  \brief   Wait For Event
N  \details Wait For Event is a hint instruction that permits the processor to enter
N           a low-power state until one of a number of events occurs.
N */
N#define __WFE                             __wfe
N
N
N/**
N  \brief   Send Event
N  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
N */
N#define __SEV                             __sev
N
N
N/**
N  \brief   Instruction Synchronization Barrier
N  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
N           so that all instructions following the ISB are fetched from cache or memory,
N           after the instruction has been completed.
N */
N#define __ISB() do {\
N                   __schedule_barrier();\
N                   __isb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __ISB() do {                   __schedule_barrier();                   __isb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Synchronization Barrier
N  \details Acts as a special kind of Data Memory Barrier.
N           It completes when all explicit memory accesses before this instruction complete.
N */
N#define __DSB() do {\
N                   __schedule_barrier();\
N                   __dsb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DSB() do {                   __schedule_barrier();                   __dsb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Memory Barrier
N  \details Ensures the apparent order of the explicit memory operations before
N           and after the instruction, without ensuring their completion.
N */
N#define __DMB() do {\
N                   __schedule_barrier();\
N                   __dmb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DMB() do {                   __schedule_barrier();                   __dmb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Reverse byte order (32 bit)
N  \details Reverses the byte order in integer value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#define __REV                             __rev
N
N
N/**
N  \brief   Reverse byte order (16 bit)
N  \details Reverses the byte order in two unsigned short values.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
X__attribute__((section(".rev16_text"))) static __inline __asm uint32_t __REV16(uint32_t value)
N{
N  rev16 r0, r0
N  bx lr
N}
N#endif
N
N/**
N  \brief   Reverse byte order in signed short value
N  \details Reverses the byte order in a signed short value with sign extension to integer.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
X__attribute__((section(".revsh_text"))) static __inline __asm int32_t __REVSH(int32_t value)
N{
N  revsh r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   Rotate Right in unsigned value (32 bit)
N  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
N  \param [in]    value  Value to rotate
N  \param [in]    value  Number of Bits to rotate
N  \return               Rotated value
N */
N#define __ROR                             __ror
N
N
N/**
N  \brief   Breakpoint
N  \details Causes the processor to enter Debug state.
N           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
N  \param [in]    value  is ignored by the processor.
N                 If required, a debugger can use it to store additional information about the breakpoint.
N */
N#define __BKPT(value)                       __breakpoint(value)
N
N
N/**
N  \brief   Reverse bit order of value
N  \details Reverses the bit order of the given value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x04U) >= 0x03U) || (__CORTEX_SC >= 300U)
N  #define __RBIT                          __rbit
N#else
S__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
S{
S  uint32_t result;
S  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
S
S  result = value;                      /* r will be reversed bits of v; first get LSB of v */
S  for (value >>= 1U; value; value >>= 1U)
S  {
S    result <<= 1U;
S    result |= value & 1U;
S    s--;
S  }
S  result <<= s;                        /* shift when v's highest bits are zero */
S  return(result);
S}
N#endif
N
N
N/**
N  \brief   Count leading zeros
N  \details Counts the number of leading zeros of a data value.
N  \param [in]  value  Value to count the leading zeros
N  \return             number of leading zeros in value
N */
N#define __CLZ                             __clz
N
N
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x04U) >= 0x03U) || (__CORTEX_SC >= 300U)
N
N/**
N  \brief   LDR Exclusive (8 bit)
N  \details Executes a exclusive LDR instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __LDREXB(ptr)                                                        ((uint8_t ) __ldrex(ptr))
N#else
N  #define __LDREXB(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (16 bit)
N  \details Executes a exclusive LDR instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __LDREXH(ptr)                                                        ((uint16_t) __ldrex(ptr))
N#else
N  #define __LDREXH(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (32 bit)
N  \details Executes a exclusive LDR instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __LDREXW(ptr)                                                        ((uint32_t ) __ldrex(ptr))
N#else
N  #define __LDREXW(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (8 bit)
N  \details Executes a exclusive STR instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __STREXB(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXB(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (16 bit)
N  \details Executes a exclusive STR instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __STREXH(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXH(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (32 bit)
N  \details Executes a exclusive STR instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060183 < 5060020)
S  #define __STREXW(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXW(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   Remove the exclusive lock
N  \details Removes the exclusive lock which is created by LDREX.
N */
N#define __CLREX                           __clrex
N
N
N/**
N  \brief   Signed Saturate
N  \details Saturates a signed value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (1..32)
N  \return             Saturated value
N */
N#define __SSAT                            __ssat
N
N
N/**
N  \brief   Unsigned Saturate
N  \details Saturates an unsigned value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (0..31)
N  \return             Saturated value
N */
N#define __USAT                            __usat
N
N
N/**
N  \brief   Rotate Right with Extend (32 bit)
N  \details Moves each bit of a bitstring right by one bit.
N           The carry input is shifted in at the left end of the bitstring.
N  \param [in]    value  Value to rotate
N  \return               Rotated value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
X__attribute__((section(".rrx_text"))) static __inline __asm uint32_t __RRX(uint32_t value)
N{
N  rrx r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   LDRT Unprivileged (8 bit)
N  \details Executes a Unprivileged LDRT instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (16 bit)
N  \details Executes a Unprivileged LDRT instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (32 bit)
N  \details Executes a Unprivileged LDRT instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
N
N
N/**
N  \brief   STRT Unprivileged (8 bit)
N  \details Executes a Unprivileged STRT instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRBT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (16 bit)
N  \details Executes a Unprivileged STRT instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRHT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (32 bit)
N  \details Executes a Unprivileged STRT instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRT(value, ptr)                __strt(value, ptr)
N
N#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
N
N/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
N
N
N/* ###################  Compiler specific Intrinsics  ########################### */
N/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
N  Access to dedicated SIMD instructions
N  @{
N*/
N
N#if (__CORTEX_M >= 0x04U)  /* only for Cortex-M4 and above */
X#if ((0x04U) >= 0x04U)   
N
N#define __SADD8                           __sadd8
N#define __QADD8                           __qadd8
N#define __SHADD8                          __shadd8
N#define __UADD8                           __uadd8
N#define __UQADD8                          __uqadd8
N#define __UHADD8                          __uhadd8
N#define __SSUB8                           __ssub8
N#define __QSUB8                           __qsub8
N#define __SHSUB8                          __shsub8
N#define __USUB8                           __usub8
N#define __UQSUB8                          __uqsub8
N#define __UHSUB8                          __uhsub8
N#define __SADD16                          __sadd16
N#define __QADD16                          __qadd16
N#define __SHADD16                         __shadd16
N#define __UADD16                          __uadd16
N#define __UQADD16                         __uqadd16
N#define __UHADD16                         __uhadd16
N#define __SSUB16                          __ssub16
N#define __QSUB16                          __qsub16
N#define __SHSUB16                         __shsub16
N#define __USUB16                          __usub16
N#define __UQSUB16                         __uqsub16
N#define __UHSUB16                         __uhsub16
N#define __SASX                            __sasx
N#define __QASX                            __qasx
N#define __SHASX                           __shasx
N#define __UASX                            __uasx
N#define __UQASX                           __uqasx
N#define __UHASX                           __uhasx
N#define __SSAX                            __ssax
N#define __QSAX                            __qsax
N#define __SHSAX                           __shsax
N#define __USAX                            __usax
N#define __UQSAX                           __uqsax
N#define __UHSAX                           __uhsax
N#define __USAD8                           __usad8
N#define __USADA8                          __usada8
N#define __SSAT16                          __ssat16
N#define __USAT16                          __usat16
N#define __UXTB16                          __uxtb16
N#define __UXTAB16                         __uxtab16
N#define __SXTB16                          __sxtb16
N#define __SXTAB16                         __sxtab16
N#define __SMUAD                           __smuad
N#define __SMUADX                          __smuadx
N#define __SMLAD                           __smlad
N#define __SMLADX                          __smladx
N#define __SMLALD                          __smlald
N#define __SMLALDX                         __smlaldx
N#define __SMUSD                           __smusd
N#define __SMUSDX                          __smusdx
N#define __SMLSD                           __smlsd
N#define __SMLSDX                          __smlsdx
N#define __SMLSLD                          __smlsld
N#define __SMLSLDX                         __smlsldx
N#define __SEL                             __sel
N#define __QADD                            __qadd
N#define __QSUB                            __qsub
N
N#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
N                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
X#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |                                             ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
N
N#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
N                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
X#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |                                             ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
N
N#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
N                                                      ((int64_t)(ARG3) << 32U)     ) >> 32U))
X#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) +                                                       ((int64_t)(ARG3) << 32U)     ) >> 32U))
N
N#endif /* (__CORTEX_M >= 0x04) */
N/*@} end of group CMSIS_SIMD_intrinsics */
N
N
N#endif /* __CMSIS_ARMCC_H */
L 54 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\core_cmInstr.h" 2
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
N
N#endif /* __CORE_CMINSTR_H */
L 211 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\core_cm4.h" 2
N#include "core_cmFunc.h"                 /* Core Function Access */
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\core_cmFunc.h" 1
N/**************************************************************************//**
N * @file     core_cmFunc.h
N * @brief    CMSIS Cortex-M Core Function Access Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060183 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMFUNC_H
N#define __CORE_CMFUNC_H
N
N
N/* ###########################  Core Function Access  ########################### */
N/** \ingroup  CMSIS_Core_FunctionInterface
N    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@} end of CMSIS_Core_RegAccFunctions */
N
N#endif /* __CORE_CMFUNC_H */
L 212 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\core_cm4.h" 2
N#include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\core_cmSimd.h" 1
N/**************************************************************************//**
N * @file     core_cmSimd.h
N * @brief    CMSIS Cortex-M SIMD Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060183 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMSIMD_H
N#define __CORE_CMSIMD_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N
N/* ###################  Compiler specific Intrinsics  ########################### */
N/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
N  Access to dedicated SIMD instructions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@} end of group CMSIS_SIMD_intrinsics */
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CMSIMD_H */
L 213 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Include\core_cm4.h" 2
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM4_H_GENERIC */
N
N#ifndef __CMSIS_GENERIC
N
N#ifndef __CORE_CM4_H_DEPENDANT
N#define __CORE_CM4_H_DEPENDANT
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* check device defines and use defaults */
N#if defined __CHECK_DEVICE_DEFINES
X#if 0L
S  #ifndef __CM4_REV
S    #define __CM4_REV               0x0000U
S    #warning "__CM4_REV not defined in device header file; using default!"
S  #endif
S
S  #ifndef __FPU_PRESENT
S    #define __FPU_PRESENT             0U
S    #warning "__FPU_PRESENT not defined in device header file; using default!"
S  #endif
S
S  #ifndef __MPU_PRESENT
S    #define __MPU_PRESENT             0U
S    #warning "__MPU_PRESENT not defined in device header file; using default!"
S  #endif
S
S  #ifndef __NVIC_PRIO_BITS
S    #define __NVIC_PRIO_BITS          4U
S    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
S  #endif
S
S  #ifndef __Vendor_SysTickConfig
S    #define __Vendor_SysTickConfig    0U
S    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
S  #endif
N#endif
N
N/* IO definitions (access restrictions to peripheral registers) */
N/**
N    \defgroup CMSIS_glob_defs CMSIS Global Defines
N
N    <strong>IO Type Qualifiers</strong> are used
N    \li to specify the access to peripheral variables.
N    \li for automatic generation of peripheral register debug information.
N*/
N#ifdef __cplusplus
S  #define   __I     volatile             /*!< Defines 'read only' permissions */
N#else
N  #define   __I     volatile const       /*!< Defines 'read only' permissions */
N#endif
N#define     __O     volatile             /*!< Defines 'write only' permissions */
N#define     __IO    volatile             /*!< Defines 'read / write' permissions */
N
N/* following defines should be used for structure members */
N#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
N#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
N#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
N
N/*@} end of group Cortex_M4 */
N
N
N
N/*******************************************************************************
N *                 Register Abstraction
N  Core Register contain:
N  - Core Register
N  - Core NVIC Register
N  - Core SCB Register
N  - Core SysTick Register
N  - Core Debug Register
N  - Core MPU Register
N  - Core FPU Register
N ******************************************************************************/
N/**
N  \defgroup CMSIS_core_register Defines and Type Definitions
N  \brief Type definitions and defines for Cortex-M processor based devices.
N*/
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_CORE  Status and Control Registers
N  \brief      Core Register type definitions.
N  @{
N */
N
N/**
N  \brief  Union type to access the Application Program Status Register (APSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
N    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
N    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} APSR_Type;
N
N/* APSR Register Definitions */
N#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
N#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
N
N#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
N#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
N
N#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
N#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
N
N#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
N#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
N
N#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
N#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
N
N#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
N#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
N
N
N/**
N  \brief  Union type to access the Interrupt Program Status Register (IPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} IPSR_Type;
N
N/* IPSR Register Definitions */
N#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
N#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
N    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
N    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
N    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
N    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} xPSR_Type;
N
N/* xPSR Register Definitions */
N#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
N#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
N
N#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
N#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
N
N#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
N#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
N
N#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
N#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
N
N#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
N#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
N
N#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
N#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
N
N#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
N#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
N
N#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
N#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
N
N#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
N#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Control Registers (CONTROL).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
N    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
N    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
N    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} CONTROL_Type;
N
N/* CONTROL Register Definitions */
N#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
N#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
N
N#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
N#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
N
N#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
N#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
N
N/*@} end of group CMSIS_CORE */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
N  \brief      Type definitions for the NVIC Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
N */
Ntypedef struct
N{
N  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
X  volatile uint32_t ISER[8U];                
N        uint32_t RESERVED0[24U];
N  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
X  volatile uint32_t ICER[8U];                
N        uint32_t RSERVED1[24U];
N  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
X  volatile uint32_t ISPR[8U];                
N        uint32_t RESERVED2[24U];
N  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
X  volatile uint32_t ICPR[8U];                
N        uint32_t RESERVED3[24U];
N  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
X  volatile uint32_t IABR[8U];                
N        uint32_t RESERVED4[56U];
N  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
X  volatile uint8_t  IP[240U];                
N        uint32_t RESERVED5[644U];
N  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
X  volatile  uint32_t STIR;                    
N}  NVIC_Type;
N
N/* Software Triggered Interrupt Register Definitions */
N#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
N#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
N
N/*@} end of group CMSIS_NVIC */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCB     System Control Block (SCB)
N  \brief    Type definitions for the System Control Block Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control Block (SCB).
N */
Ntypedef struct
N{
N  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
X  volatile const  uint32_t CPUID;                   
N  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
X  volatile uint32_t ICSR;                    
N  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
X  volatile uint32_t VTOR;                    
N  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
X  volatile uint32_t AIRCR;                   
N  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
X  volatile uint32_t SCR;                     
N  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
X  volatile uint32_t CCR;                     
N  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
X  volatile uint8_t  SHP[12U];                
N  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
X  volatile uint32_t SHCSR;                   
N  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
X  volatile uint32_t CFSR;                    
N  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
X  volatile uint32_t HFSR;                    
N  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
X  volatile uint32_t DFSR;                    
N  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
X  volatile uint32_t MMFAR;                   
N  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
X  volatile uint32_t BFAR;                    
N  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
X  volatile uint32_t AFSR;                    
N  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
X  volatile const  uint32_t PFR[2U];                 
N  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
X  volatile const  uint32_t DFR;                     
N  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
X  volatile const  uint32_t ADR;                     
N  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
X  volatile const  uint32_t MMFR[4U];                
N  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
X  volatile const  uint32_t ISAR[5U];                
N        uint32_t RESERVED0[5U];
N  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
X  volatile uint32_t CPACR;                   
N} SCB_Type;
N
N/* SCB CPUID Register Definitions */
N#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
N#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
N
N#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
N#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
N
N#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
N#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
N
N#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
N#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
N
N#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
N#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
N
N/* SCB Interrupt Control State Register Definitions */
N#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
N#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
N
N#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
N#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
N
N#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
N#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
N
N#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
N#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
N
N#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
N#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
N
N#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
N#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
N
N#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
N#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
N
N#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
N#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
N
N#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
N#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
N
N#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
N#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
N
N/* SCB Vector Table Offset Register Definitions */
N#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
N#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
N
N/* SCB Application Interrupt and Reset Control Register Definitions */
N#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
N#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
N
N#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
N#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
N
N#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
N#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
N
N#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
N#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
N
N#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
N#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
N
N#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
N#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
N
N#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
N#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
N
N/* SCB System Control Register Definitions */
N#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
N#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
N
N#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
N#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
N
N#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
N#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
N
N/* SCB Configuration Control Register Definitions */
N#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
N#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
N
N#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
N#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
N
N#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
N#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
N
N#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
N#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
N
N#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
N#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
N
N#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
N#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
N
N/* SCB System Handler Control and State Register Definitions */
N#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
N#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
N
N#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
N#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
N
N#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
N#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
N
N#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
N#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
N
N#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
N#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
N
N#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
N#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
N
N#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
N#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
N
N#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
N#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
N
N#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
N#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
N
N#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
N#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
N
N#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
N#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
N
N#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
N#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
N
N#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
N#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
N
N#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
N#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
N
N/* SCB Configurable Fault Status Register Definitions */
N#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
N#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
N
N#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
N#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
N
N#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
N#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
N
N/* SCB Hard Fault Status Register Definitions */
N#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
N#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
N
N#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
N#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
N
N#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
N#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
N
N/* SCB Debug Fault Status Register Definitions */
N#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
N#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
N
N#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
N#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
N
N#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
N#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
N
N#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
N#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
N
N#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
N#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
N
N/*@} end of group CMSIS_SCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
N  \brief    Type definitions for the System Control and ID Register not in the SCB
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control and ID Register not in the SCB.
N */
Ntypedef struct
N{
N        uint32_t RESERVED0[1U];
N  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
X  volatile const  uint32_t ICTR;                    
N  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
X  volatile uint32_t ACTLR;                   
N} SCnSCB_Type;
N
N/* Interrupt Controller Type Register Definitions */
N#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
N#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
N
N/* Auxiliary Control Register Definitions */
N#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
N#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
N
N#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
N#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
N
N#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
N#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
N
N#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
N#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
N
N#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
N#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
N
N/*@} end of group CMSIS_SCnotSCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
N  \brief    Type definitions for the System Timer Registers.
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Timer (SysTick).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
X  volatile uint32_t LOAD;                    
N  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
X  volatile uint32_t VAL;                     
N  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
X  volatile const  uint32_t CALIB;                   
N} SysTick_Type;
N
N/* SysTick Control / Status Register Definitions */
N#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
N#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
N
N#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
N#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
N
N#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
N#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
N
N#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
N#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
N
N/* SysTick Reload Register Definitions */
N#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
N#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
N
N/* SysTick Current Register Definitions */
N#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
N#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
N
N/* SysTick Calibration Register Definitions */
N#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
N#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
N
N#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
N#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
N
N#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
N#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
N
N/*@} end of group CMSIS_SysTick */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
N  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
N */
Ntypedef struct
N{
N  __OM  union
X  volatile  union
N  {
N    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
X    volatile  uint8_t    u8;                  
N    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
X    volatile  uint16_t   u16;                 
N    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
X    volatile  uint32_t   u32;                 
N  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
N        uint32_t RESERVED0[864U];
N  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
X  volatile uint32_t TER;                     
N        uint32_t RESERVED1[15U];
N  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
X  volatile uint32_t TPR;                     
N        uint32_t RESERVED2[15U];
N  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
X  volatile uint32_t TCR;                     
N        uint32_t RESERVED3[29U];
N  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
X  volatile  uint32_t IWR;                     
N  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
X  volatile const  uint32_t IRR;                     
N  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
X  volatile uint32_t IMCR;                    
N        uint32_t RESERVED4[43U];
N  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
X  volatile  uint32_t LAR;                     
N  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
X  volatile const  uint32_t LSR;                     
N        uint32_t RESERVED5[6U];
N  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
X  volatile const  uint32_t PID4;                    
N  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
X  volatile const  uint32_t PID5;                    
N  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
X  volatile const  uint32_t PID6;                    
N  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
X  volatile const  uint32_t PID7;                    
N  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
X  volatile const  uint32_t PID0;                    
N  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
X  volatile const  uint32_t PID1;                    
N  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
X  volatile const  uint32_t PID2;                    
N  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
X  volatile const  uint32_t PID3;                    
N  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
X  volatile const  uint32_t CID0;                    
N  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
X  volatile const  uint32_t CID1;                    
N  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
X  volatile const  uint32_t CID2;                    
N  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
X  volatile const  uint32_t CID3;                    
N} ITM_Type;
N
N/* ITM Trace Privilege Register Definitions */
N#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
N#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
N
N/* ITM Trace Control Register Definitions */
N#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
N#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
N
N#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
N#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
N
N#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
N#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
N
N#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
N#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
N
N#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
N#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
N
N#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
N#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
N
N#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
N#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
N
N#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
N#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
N
N#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
N#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
N
N/* ITM Integration Write Register Definitions */
N#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
N#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
N
N/* ITM Integration Read Register Definitions */
N#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
N#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
N
N/* ITM Integration Mode Control Register Definitions */
N#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
N#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
N
N/* ITM Lock Status Register Definitions */
N#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
N#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
N
N#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
N#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
N
N#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
N#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
N
N/*@}*/ /* end of group CMSIS_ITM */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
N  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
X  volatile uint32_t CYCCNT;                  
N  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
X  volatile uint32_t CPICNT;                  
N  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
X  volatile uint32_t EXCCNT;                  
N  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
X  volatile uint32_t SLEEPCNT;                
N  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
X  volatile uint32_t LSUCNT;                  
N  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
X  volatile uint32_t FOLDCNT;                 
N  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
X  volatile const  uint32_t PCSR;                    
N  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
X  volatile uint32_t COMP0;                   
N  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
X  volatile uint32_t MASK0;                   
N  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
X  volatile uint32_t FUNCTION0;               
N        uint32_t RESERVED0[1U];
N  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
X  volatile uint32_t COMP1;                   
N  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
X  volatile uint32_t MASK1;                   
N  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
X  volatile uint32_t FUNCTION1;               
N        uint32_t RESERVED1[1U];
N  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
X  volatile uint32_t COMP2;                   
N  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
X  volatile uint32_t MASK2;                   
N  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
X  volatile uint32_t FUNCTION2;               
N        uint32_t RESERVED2[1U];
N  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
X  volatile uint32_t COMP3;                   
N  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
X  volatile uint32_t MASK3;                   
N  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
X  volatile uint32_t FUNCTION3;               
N} DWT_Type;
N
N/* DWT Control Register Definitions */
N#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
N#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
N
N#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
N#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
N
N#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
N#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
N
N#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
N#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
N
N#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
N#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
N
N#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
N#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
N
N#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
N#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
N
N#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
N#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
N
N#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
N#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
N
N#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
N#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
N
N#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
N#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
N
N#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
N#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
N
N#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
N#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
N
N#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
N#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
N
N#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
N#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
N
N#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
N#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
N
N#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
N#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
N
N#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
N#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
N
N/* DWT CPI Count Register Definitions */
N#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
N#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
N
N/* DWT Exception Overhead Count Register Definitions */
N#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
N#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
N
N/* DWT Sleep Count Register Definitions */
N#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
N#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
N
N/* DWT LSU Count Register Definitions */
N#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
N#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
N
N/* DWT Folded-instruction Count Register Definitions */
N#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
N#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
N
N/* DWT Comparator Mask Register Definitions */
N#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
N#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
N
N/* DWT Comparator Function Register Definitions */
N#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
N#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
N
N#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
N#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
N
N#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
N#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
N
N#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
N#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
N
N#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
N#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
N
N#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
N#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
N
N#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
N#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
N
N#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
N#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
N
N#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
N#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
N
N/*@}*/ /* end of group CMSIS_DWT */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
N  \brief    Type definitions for the Trace Port Interface (TPI)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Trace Port Interface Register (TPI).
N */
Ntypedef struct
N{
N  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
X  volatile uint32_t SSPSR;                   
N  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
X  volatile uint32_t CSPSR;                   
N        uint32_t RESERVED0[2U];
N  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
X  volatile uint32_t ACPR;                    
N        uint32_t RESERVED1[55U];
N  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
X  volatile uint32_t SPPR;                    
N        uint32_t RESERVED2[131U];
N  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
X  volatile const  uint32_t FFSR;                    
N  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
X  volatile uint32_t FFCR;                    
N  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
X  volatile const  uint32_t FSCR;                    
N        uint32_t RESERVED3[759U];
N  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
X  volatile const  uint32_t TRIGGER;                 
N  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
X  volatile const  uint32_t FIFO0;                   
N  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
X  volatile const  uint32_t ITATBCTR2;               
N        uint32_t RESERVED4[1U];
N  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
X  volatile const  uint32_t ITATBCTR0;               
N  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
X  volatile const  uint32_t FIFO1;                   
N  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
X  volatile uint32_t ITCTRL;                  
N        uint32_t RESERVED5[39U];
N  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
X  volatile uint32_t CLAIMSET;                
N  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
X  volatile uint32_t CLAIMCLR;                
N        uint32_t RESERVED7[8U];
N  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
X  volatile const  uint32_t DEVID;                   
N  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
X  volatile const  uint32_t DEVTYPE;                 
N} TPI_Type;
N
N/* TPI Asynchronous Clock Prescaler Register Definitions */
N#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
N#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
N
N/* TPI Selected Pin Protocol Register Definitions */
N#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
N#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
N
N/* TPI Formatter and Flush Status Register Definitions */
N#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
N#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
N
N#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
N#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
N
N#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
N#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
N
N#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
N#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
N
N/* TPI Formatter and Flush Control Register Definitions */
N#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
N#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
N
N#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
N#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
N
N/* TPI TRIGGER Register Definitions */
N#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
N#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
N
N/* TPI Integration ETM Data Register Definitions (FIFO0) */
N#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
N#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
N
N#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
N#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
N
N#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
N#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
N
N#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
N#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
N
N#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
N#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
N
N#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
N#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
N
N#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
N#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
N
N/* TPI ITATBCTR2 Register Definitions */
N#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
N#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
N
N/* TPI Integration ITM Data Register Definitions (FIFO1) */
N#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
N#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
N
N#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
N#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
N
N#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
N#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
N
N#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
N#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
N
N#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
N#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
N
N#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
N#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
N
N#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
N#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
N
N/* TPI ITATBCTR0 Register Definitions */
N#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
N#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
N
N/* TPI Integration Mode Control Register Definitions */
N#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
N#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
N
N/* TPI DEVID Register Definitions */
N#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
N#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
N
N#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
N#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
N
N#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
N#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
N
N#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
N#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
N
N#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
N#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
N
N#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
N#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
N
N/* TPI DEVTYPE Register Definitions */
N#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
N#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
N
N#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
N#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
N
N/*@}*/ /* end of group CMSIS_TPI */
N
N
N#if (__MPU_PRESENT == 1U)
X#if (1U == 1U)
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
N  \brief    Type definitions for the Memory Protection Unit (MPU)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Memory Protection Unit (MPU).
N */
Ntypedef struct
N{
N  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
X  volatile const  uint32_t TYPE;                    
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
X  volatile uint32_t RNR;                     
N  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
X  volatile uint32_t RBAR;                    
N  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
X  volatile uint32_t RASR;                    
N  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
X  volatile uint32_t RBAR_A1;                 
N  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
X  volatile uint32_t RASR_A1;                 
N  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
X  volatile uint32_t RBAR_A2;                 
N  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
X  volatile uint32_t RASR_A2;                 
N  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
X  volatile uint32_t RBAR_A3;                 
N  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
X  volatile uint32_t RASR_A3;                 
N} MPU_Type;
N
N/* MPU Type Register Definitions */
N#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
N#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
N
N#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
N#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
N
N#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
N#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
N
N/* MPU Control Register Definitions */
N#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
N#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
N
N#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
N#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
N
N#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
N#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
N
N/* MPU Region Number Register Definitions */
N#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
N#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
N
N/* MPU Region Base Address Register Definitions */
N#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
N#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
N
N#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
N#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
N
N#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
N#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
N
N/* MPU Region Attribute and Size Register Definitions */
N#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
N#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
N
N#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
N#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
N
N#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
N#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
N
N#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
N#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
N
N#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
N#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
N
N#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
N#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
N
N#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
N#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
N
N#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
N#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
N
N#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
N#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
N
N#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
N#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
N
N/*@} end of group CMSIS_MPU */
N#endif
N
N
N#if (__FPU_PRESENT == 1U)
X#if (1U == 1U)
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
N  \brief    Type definitions for the Floating Point Unit (FPU)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Floating Point Unit (FPU).
N */
Ntypedef struct
N{
N        uint32_t RESERVED0[1U];
N  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
X  volatile uint32_t FPCCR;                   
N  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
X  volatile uint32_t FPCAR;                   
N  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
X  volatile uint32_t FPDSCR;                  
N  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
X  volatile const  uint32_t MVFR0;                   
N  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
X  volatile const  uint32_t MVFR1;                   
N} FPU_Type;
N
N/* Floating-Point Context Control Register Definitions */
N#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
N#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
N
N#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
N#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
N
N#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
N#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
N
N#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
N#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
N
N#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
N#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
N
N#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
N#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
N
N#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
N#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
N
N#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
N#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
N
N#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
N#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
N
N/* Floating-Point Context Address Register Definitions */
N#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
N#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
N
N/* Floating-Point Default Status Control Register Definitions */
N#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
N#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
N
N#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
N#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
N
N#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
N#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
N
N#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
N#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
N
N/* Media and FP Feature Register 0 Definitions */
N#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
N#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
N
N#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
N#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
N
N#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
N#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
N
N#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
N#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
N
N#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
N#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
N
N#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
N#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
N
N#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
N#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
N
N#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
N#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
N
N/* Media and FP Feature Register 1 Definitions */
N#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
N#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
N
N#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
N#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
N
N#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
N#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
N
N#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
N#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
N
N/*@} end of group CMSIS_FPU */
N#endif
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
N  \brief    Type definitions for the Core Debug Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Core Debug Register (CoreDebug).
N */
Ntypedef struct
N{
N  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
X  volatile uint32_t DHCSR;                   
N  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
X  volatile  uint32_t DCRSR;                   
N  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
X  volatile uint32_t DCRDR;                   
N  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
X  volatile uint32_t DEMCR;                   
N} CoreDebug_Type;
N
N/* Debug Halting Control and Status Register Definitions */
N#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
N#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
N
N#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
N#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
N
N#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
N#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
N
N#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
N#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
N
N#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
N#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
N
N#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
N#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
N
N#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
N#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
N
N#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
N#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
N
N#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
N#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
N
N#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
N#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
N
N#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
N#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
N
N#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
N#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
N
N/* Debug Core Register Selector Register Definitions */
N#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
N#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
N
N#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
N#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
N
N/* Debug Exception and Monitor Control Register Definitions */
N#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
N#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
N
N#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
N#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
N
N#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
N#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
N
N#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
N#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
N
N#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
N#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
N
N#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
N#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
N
N#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
N#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
N
N#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
N#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
N
N#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
N#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
N
N#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
N#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
N
N#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
N#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
N
N#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
N#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
N
N#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
N#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
N
N/*@} end of group CMSIS_CoreDebug */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_bitfield     Core register bit field macros
N  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
N  @{
N */
N
N/**
N  \brief   Mask and shift a bit field value for use in a register bit range.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of the bit field.
N  \return           Masked and shifted value.
N*/
N#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
N
N/**
N  \brief     Mask and shift a register value to extract a bit filed value.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of register.
N  \return           Masked and shifted bit field value.
N*/
N#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
N
N/*@} end of group CMSIS_core_bitfield */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_base     Core Definitions
N  \brief      Definitions for base addresses, unions, and structures.
N  @{
N */
N
N/* Memory mapping of Cortex-M4 Hardware */
N#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
N#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
N#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
N#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
N#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
N#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
N#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
N#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
N
N#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
N#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
N#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
N#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
N#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
N#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
N#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
N#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
N
N#if (__MPU_PRESENT == 1U)
X#if (1U == 1U)
N  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
N  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
N#endif
N
N#if (__FPU_PRESENT == 1U)
X#if (1U == 1U)
N  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
N  #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
N#endif
N
N/*@} */
N
N
N
N/*******************************************************************************
N *                Hardware Abstraction Layer
N  Core Function Interface contains:
N  - Core NVIC Functions
N  - Core SysTick Functions
N  - Core Debug Functions
N  - Core Register Access Functions
N ******************************************************************************/
N/**
N  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
N*/
N
N
N
N/* ##########################   NVIC functions  #################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
N  \brief    Functions that manage interrupts and exceptions via the NVIC.
N  @{
N */
N
N/**
N  \brief   Set Priority Grouping
N  \details Sets the priority grouping field using the required unlock sequence.
N           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
N           Only values from 0..7 are used.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]      PriorityGroup  Priority grouping field.
N */
N__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
Xstatic __inline void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
N{
N  uint32_t reg_value;
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
N
N  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
X  reg_value  =  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;                                                    
N  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
X  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));  
N  reg_value  =  (reg_value                                   |
N                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
X                ((uint32_t)0x5FAUL << 16U) |
N                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
N  SCB->AIRCR =  reg_value;
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR =  reg_value;
N}
N
N
N/**
N  \brief   Get Priority Grouping
N  \details Reads the priority grouping field from the NVIC Interrupt Controller.
N  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
N */
N__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
Xstatic __inline uint32_t NVIC_GetPriorityGrouping(void)
N{
N  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
X  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
N}
N
N
N/**
N  \brief   Enable External Interrupt
N  \details Enables a device-specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_EnableIRQ(IRQn_Type IRQn)
N{
N  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Disable External Interrupt
N  \details Disables a device-specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_DisableIRQ(IRQn_Type IRQn)
N{
N  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Get Pending Interrupt
N  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
N  \param [in]      IRQn  Interrupt number.
N  \return             0  Interrupt status is not pending.
N  \return             1  Interrupt status is pending.
N */
N__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
N{
N  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X  return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N}
N
N
N/**
N  \brief   Set Pending Interrupt
N  \details Sets the pending bit of an external interrupt.
N  \param [in]      IRQn  Interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_SetPendingIRQ(IRQn_Type IRQn)
N{
N  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Clear Pending Interrupt
N  \details Clears the pending bit of an external interrupt.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
N{
N  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Get Active Interrupt
N  \details Reads the active register in NVIC and returns the active bit.
N  \param [in]      IRQn  Interrupt number.
N  \return             0  Interrupt status is not active.
N  \return             1  Interrupt status is active.
N */
N__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetActive(IRQn_Type IRQn)
N{
N  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X  return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N}
N
N
N/**
N  \brief   Set Interrupt Priority
N  \details Sets the priority of an interrupt.
N  \note    The priority cannot be set for every core interrupt.
N  \param [in]      IRQn  Interrupt number.
N  \param [in]  priority  Priority to set.
N */
N__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Xstatic __inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
N{
N  if ((int32_t)(IRQn) < 0)
N  {
N    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 4U)) & (uint32_t)0xFFUL);
N  }
N  else
N  {
N    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - 4U)) & (uint32_t)0xFFUL);
N  }
N}
N
N
N/**
N  \brief   Get Interrupt Priority
N  \details Reads the priority of an interrupt.
N           The interrupt number can be positive to specify an external (device specific) interrupt,
N           or negative to specify an internal (core) interrupt.
N  \param [in]   IRQn  Interrupt number.
N  \return             Interrupt Priority.
N                      Value is aligned automatically to the implemented priority bits of the microcontroller.
N */
N__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetPriority(IRQn_Type IRQn)
N{
N
N  if ((int32_t)(IRQn) < 0)
N  {
N    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - 4U)));
N  }
N  else
N  {
N    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - 4U)));
N  }
N}
N
N
N/**
N  \brief   Encode Priority
N  \details Encodes the priority for an interrupt with the given priority group,
N           preemptive priority value, and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]     PriorityGroup  Used priority group.
N  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
N  \param [in]       SubPriority  Subpriority value (starting from 0).
N  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
N */
N__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
Xstatic __inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4U)) ? (uint32_t)(4U) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(4U)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4U));
N
N  return (
N           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
N           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
N         );
N}
N
N
N/**
N  \brief   Decode Priority
N  \details Decodes an interrupt priority value with a given priority group to
N           preemptive priority value and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
N  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
N  \param [in]     PriorityGroup  Used priority group.
N  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
N  \param [out]     pSubPriority  Subpriority value (starting from 0).
N */
N__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
Xstatic __inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(4U)) ? (uint32_t)(4U) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(4U)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(4U));
N
N  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
N  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
N}
N
N
N/**
N  \brief   System Reset
N  \details Initiates a system reset request to reset the MCU.
N */
N__STATIC_INLINE void NVIC_SystemReset(void)
Xstatic __inline void NVIC_SystemReset(void)
N{
N  __DSB();                                                          /* Ensure all outstanding memory accesses included
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                          
N                                                                       buffered write are completed before reset */
N  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR  = (uint32_t)((0x5FAUL << 16U)    |
N                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
X                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
N                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
X                            (1UL << 2U)    );          
N  __DSB();                                                          /* Ensure completion of memory access */
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                           
N
N  for(;;)                                                           /* wait until reset */
N  {
N    __NOP();
X    __nop();
N  }
N}
N
N/*@} end of CMSIS_Core_NVICFunctions */
N
N
N
N/* ##################################    SysTick function  ############################################ */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
N  \brief    Functions that configure the System.
N  @{
N */
N
N#if (__Vendor_SysTickConfig == 0U)
X#if (0U == 0U)
N
N/**
N  \brief   System Tick Configuration
N  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
N           Counter is in free running mode to generate periodic interrupts.
N  \param [in]  ticks  Number of ticks between two interrupts.
N  \return          0  Function succeeded.
N  \return          1  Function failed.
N  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
N           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
N           must contain a vendor-specific implementation of this function.
N */
N__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
Xstatic __inline uint32_t SysTick_Config(uint32_t ticks)
N{
N  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
X  if ((ticks - 1UL) > (0xFFFFFFUL ))
N  {
N    return (1UL);                                                   /* Reload value impossible */
N  }
N
N  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD  = (uint32_t)(ticks - 1UL);                          
N  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
X  NVIC_SetPriority (SysTick_IRQn, (1UL << 4U) - 1UL);  
N  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL   = 0UL;                                              
N  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL  = (1UL << 2U) |
N                   SysTick_CTRL_TICKINT_Msk   |
X                   (1UL << 1U)   |
N                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
X                   (1UL );                          
N  return (0UL);                                                     /* Function successful */
N}
N
N#endif
N
N/*@} end of CMSIS_Core_SysTickFunctions */
N
N
N
N/* ##################################### Debug In/Output function ########################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_core_DebugFunctions ITM Functions
N  \brief    Functions that access the ITM debug interface.
N  @{
N */
N
Nextern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
N#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
N
N
N/**
N  \brief   ITM Send Character
N  \details Transmits a character via the ITM channel 0, and
N           \li Just returns when no debugger is connected that has booked the output.
N           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
N  \param [in]     ch  Character to transmit.
N  \returns            Character to transmit.
N */
N__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
Xstatic __inline uint32_t ITM_SendChar (uint32_t ch)
N{
N  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
X  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&       
N      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
X      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL               ) != 0UL)   )      
N  {
N    while (ITM->PORT[0U].u32 == 0UL)
X    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
N    {
N      __NOP();
X      __nop();
N    }
N    ITM->PORT[0U].u8 = (uint8_t)ch;
X    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
N  }
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Receive Character
N  \details Inputs a character via the external variable \ref ITM_RxBuffer.
N  \return             Received character.
N  \return         -1  No character pending.
N */
N__STATIC_INLINE int32_t ITM_ReceiveChar (void)
Xstatic __inline int32_t ITM_ReceiveChar (void)
N{
N  int32_t ch = -1;                           /* no character available */
N
N  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer != 0x5AA55AA5U)
N  {
N    ch = ITM_RxBuffer;
N    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
X    ITM_RxBuffer = 0x5AA55AA5U;        
N  }
N
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Check Character
N  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
N  \return          0  No character available.
N  \return          1  Character available.
N */
N__STATIC_INLINE int32_t ITM_CheckChar (void)
Xstatic __inline int32_t ITM_CheckChar (void)
N{
N
N  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer == 0x5AA55AA5U)
N  {
N    return (0);                              /* no character available */
N  }
N  else
N  {
N    return (1);                              /*    character available */
N  }
N}
N
N/*@} end of CMSIS_core_DebugFunctions */
N
N
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM4_H_DEPENDANT */
N
N#endif /* __CMSIS_GENERIC */
L 181 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f405xx.h" 2
N#include "system_stm32f4xx.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h" 1
N/**
N  ******************************************************************************
N  * @file    system_stm32f4xx.h
N  * @author  MCD Application Team
N  * @brief   CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.       
N  ******************************************************************************  
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************  
N  */ 
N
N/** @addtogroup CMSIS
N  * @{
N  */
N
N/** @addtogroup stm32f4xx_system
N  * @{
N  */  
N  
N/**
N  * @brief Define to prevent recursive inclusion
N  */
N#ifndef __SYSTEM_STM32F4XX_H
N#define __SYSTEM_STM32F4XX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif 
N
N/** @addtogroup STM32F4xx_System_Includes
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N
N/** @addtogroup STM32F4xx_System_Exported_types
N  * @{
N  */
N  /* This variable is updated in three ways:
N      1) by calling CMSIS function SystemCoreClockUpdate()
N      2) by calling HAL API function HAL_RCC_GetSysClockFreq()
N      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
N         Note: If you use this function to configure the system clock; then there
N               is no need to call the 2 first functions listed above, since SystemCoreClock
N               variable is updated automatically.
N  */
Nextern uint32_t SystemCoreClock;          /*!< System Clock Frequency (Core Clock) */
N
Nextern const uint8_t  AHBPrescTable[16];    /*!< AHB prescalers table values */
Nextern const uint8_t  APBPrescTable[8];     /*!< APB prescalers table values */
N
N/**
N  * @}
N  */
N
N/** @addtogroup STM32F4xx_System_Exported_Constants
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup STM32F4xx_System_Exported_Macros
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/** @addtogroup STM32F4xx_System_Exported_Functions
N  * @{
N  */
N  
Nextern void SystemInit(void);
Nextern void SystemCoreClockUpdate(void);
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /*__SYSTEM_STM32F4XX_H */
N
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */  
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 182 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f405xx.h" 2
N#include <stdint.h>
N
N/** @addtogroup Peripheral_registers_structures
N  * @{
N  */   
N
N/** 
N  * @brief Analog to Digital Converter  
N  */
N
Ntypedef struct
N{
N  __IO uint32_t SR;     /*!< ADC status register,                         Address offset: 0x00 */
X  volatile uint32_t SR;      
N  __IO uint32_t CR1;    /*!< ADC control register 1,                      Address offset: 0x04 */
X  volatile uint32_t CR1;     
N  __IO uint32_t CR2;    /*!< ADC control register 2,                      Address offset: 0x08 */
X  volatile uint32_t CR2;     
N  __IO uint32_t SMPR1;  /*!< ADC sample time register 1,                  Address offset: 0x0C */
X  volatile uint32_t SMPR1;   
N  __IO uint32_t SMPR2;  /*!< ADC sample time register 2,                  Address offset: 0x10 */
X  volatile uint32_t SMPR2;   
N  __IO uint32_t JOFR1;  /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
X  volatile uint32_t JOFR1;   
N  __IO uint32_t JOFR2;  /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
X  volatile uint32_t JOFR2;   
N  __IO uint32_t JOFR3;  /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
X  volatile uint32_t JOFR3;   
N  __IO uint32_t JOFR4;  /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
X  volatile uint32_t JOFR4;   
N  __IO uint32_t HTR;    /*!< ADC watchdog higher threshold register,      Address offset: 0x24 */
X  volatile uint32_t HTR;     
N  __IO uint32_t LTR;    /*!< ADC watchdog lower threshold register,       Address offset: 0x28 */
X  volatile uint32_t LTR;     
N  __IO uint32_t SQR1;   /*!< ADC regular sequence register 1,             Address offset: 0x2C */
X  volatile uint32_t SQR1;    
N  __IO uint32_t SQR2;   /*!< ADC regular sequence register 2,             Address offset: 0x30 */
X  volatile uint32_t SQR2;    
N  __IO uint32_t SQR3;   /*!< ADC regular sequence register 3,             Address offset: 0x34 */
X  volatile uint32_t SQR3;    
N  __IO uint32_t JSQR;   /*!< ADC injected sequence register,              Address offset: 0x38*/
X  volatile uint32_t JSQR;    
N  __IO uint32_t JDR1;   /*!< ADC injected data register 1,                Address offset: 0x3C */
X  volatile uint32_t JDR1;    
N  __IO uint32_t JDR2;   /*!< ADC injected data register 2,                Address offset: 0x40 */
X  volatile uint32_t JDR2;    
N  __IO uint32_t JDR3;   /*!< ADC injected data register 3,                Address offset: 0x44 */
X  volatile uint32_t JDR3;    
N  __IO uint32_t JDR4;   /*!< ADC injected data register 4,                Address offset: 0x48 */
X  volatile uint32_t JDR4;    
N  __IO uint32_t DR;     /*!< ADC regular data register,                   Address offset: 0x4C */
X  volatile uint32_t DR;      
N} ADC_TypeDef;
N
Ntypedef struct
N{
N  __IO uint32_t CSR;    /*!< ADC Common status register,                  Address offset: ADC1 base address + 0x300 */
X  volatile uint32_t CSR;     
N  __IO uint32_t CCR;    /*!< ADC common control register,                 Address offset: ADC1 base address + 0x304 */
X  volatile uint32_t CCR;     
N  __IO uint32_t CDR;    /*!< ADC common regular data register for dual
X  volatile uint32_t CDR;    
N                             AND triple modes,                            Address offset: ADC1 base address + 0x308 */
N} ADC_Common_TypeDef;
N
N
N/** 
N  * @brief Controller Area Network TxMailBox 
N  */
N
Ntypedef struct
N{
N  __IO uint32_t TIR;  /*!< CAN TX mailbox identifier register */
X  volatile uint32_t TIR;   
N  __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
X  volatile uint32_t TDTR;  
N  __IO uint32_t TDLR; /*!< CAN mailbox data low register */
X  volatile uint32_t TDLR;  
N  __IO uint32_t TDHR; /*!< CAN mailbox data high register */
X  volatile uint32_t TDHR;  
N} CAN_TxMailBox_TypeDef;
N
N/** 
N  * @brief Controller Area Network FIFOMailBox 
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t RIR;  /*!< CAN receive FIFO mailbox identifier register */
X  volatile uint32_t RIR;   
N  __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
X  volatile uint32_t RDTR;  
N  __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
X  volatile uint32_t RDLR;  
N  __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
X  volatile uint32_t RDHR;  
N} CAN_FIFOMailBox_TypeDef;
N
N/** 
N  * @brief Controller Area Network FilterRegister 
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t FR1; /*!< CAN Filter bank register 1 */
X  volatile uint32_t FR1;  
N  __IO uint32_t FR2; /*!< CAN Filter bank register 1 */
X  volatile uint32_t FR2;  
N} CAN_FilterRegister_TypeDef;
N
N/** 
N  * @brief Controller Area Network 
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t              MCR;                 /*!< CAN master control register,         Address offset: 0x00          */
X  volatile uint32_t              MCR;                  
N  __IO uint32_t              MSR;                 /*!< CAN master status register,          Address offset: 0x04          */
X  volatile uint32_t              MSR;                  
N  __IO uint32_t              TSR;                 /*!< CAN transmit status register,        Address offset: 0x08          */
X  volatile uint32_t              TSR;                  
N  __IO uint32_t              RF0R;                /*!< CAN receive FIFO 0 register,         Address offset: 0x0C          */
X  volatile uint32_t              RF0R;                 
N  __IO uint32_t              RF1R;                /*!< CAN receive FIFO 1 register,         Address offset: 0x10          */
X  volatile uint32_t              RF1R;                 
N  __IO uint32_t              IER;                 /*!< CAN interrupt enable register,       Address offset: 0x14          */
X  volatile uint32_t              IER;                  
N  __IO uint32_t              ESR;                 /*!< CAN error status register,           Address offset: 0x18          */
X  volatile uint32_t              ESR;                  
N  __IO uint32_t              BTR;                 /*!< CAN bit timing register,             Address offset: 0x1C          */
X  volatile uint32_t              BTR;                  
N  uint32_t                   RESERVED0[88];       /*!< Reserved, 0x020 - 0x17F                                            */
N  CAN_TxMailBox_TypeDef      sTxMailBox[3];       /*!< CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC */
N  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     /*!< CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC */
N  uint32_t                   RESERVED1[12];       /*!< Reserved, 0x1D0 - 0x1FF                                            */
N  __IO uint32_t              FMR;                 /*!< CAN filter master register,          Address offset: 0x200         */
X  volatile uint32_t              FMR;                  
N  __IO uint32_t              FM1R;                /*!< CAN filter mode register,            Address offset: 0x204         */
X  volatile uint32_t              FM1R;                 
N  uint32_t                   RESERVED2;           /*!< Reserved, 0x208                                                    */
N  __IO uint32_t              FS1R;                /*!< CAN filter scale register,           Address offset: 0x20C         */
X  volatile uint32_t              FS1R;                 
N  uint32_t                   RESERVED3;           /*!< Reserved, 0x210                                                    */
N  __IO uint32_t              FFA1R;               /*!< CAN filter FIFO assignment register, Address offset: 0x214         */
X  volatile uint32_t              FFA1R;                
N  uint32_t                   RESERVED4;           /*!< Reserved, 0x218                                                    */
N  __IO uint32_t              FA1R;                /*!< CAN filter activation register,      Address offset: 0x21C         */
X  volatile uint32_t              FA1R;                 
N  uint32_t                   RESERVED5[8];        /*!< Reserved, 0x220-0x23F                                              */ 
N  CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register,                 Address offset: 0x240-0x31C   */
N} CAN_TypeDef;
N
N/** 
N  * @brief CRC calculation unit 
N  */
N
Ntypedef struct
N{
N  __IO uint32_t DR;         /*!< CRC Data register,             Address offset: 0x00 */
X  volatile uint32_t DR;          
N  __IO uint8_t  IDR;        /*!< CRC Independent data register, Address offset: 0x04 */
X  volatile uint8_t  IDR;         
N  uint8_t       RESERVED0;  /*!< Reserved, 0x05                                      */
N  uint16_t      RESERVED1;  /*!< Reserved, 0x06                                      */
N  __IO uint32_t CR;         /*!< CRC Control register,          Address offset: 0x08 */
X  volatile uint32_t CR;          
N} CRC_TypeDef;
N
N/** 
N  * @brief Digital to Analog Converter
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;       /*!< DAC control register,                                    Address offset: 0x00 */
X  volatile uint32_t CR;        
N  __IO uint32_t SWTRIGR;  /*!< DAC software trigger register,                           Address offset: 0x04 */
X  volatile uint32_t SWTRIGR;   
N  __IO uint32_t DHR12R1;  /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
X  volatile uint32_t DHR12R1;   
N  __IO uint32_t DHR12L1;  /*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */
X  volatile uint32_t DHR12L1;   
N  __IO uint32_t DHR8R1;   /*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */
X  volatile uint32_t DHR8R1;    
N  __IO uint32_t DHR12R2;  /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
X  volatile uint32_t DHR12R2;   
N  __IO uint32_t DHR12L2;  /*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */
X  volatile uint32_t DHR12L2;   
N  __IO uint32_t DHR8R2;   /*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */
X  volatile uint32_t DHR8R2;    
N  __IO uint32_t DHR12RD;  /*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */
X  volatile uint32_t DHR12RD;   
N  __IO uint32_t DHR12LD;  /*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */
X  volatile uint32_t DHR12LD;   
N  __IO uint32_t DHR8RD;   /*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */
X  volatile uint32_t DHR8RD;    
N  __IO uint32_t DOR1;     /*!< DAC channel1 data output register,                       Address offset: 0x2C */
X  volatile uint32_t DOR1;      
N  __IO uint32_t DOR2;     /*!< DAC channel2 data output register,                       Address offset: 0x30 */
X  volatile uint32_t DOR2;      
N  __IO uint32_t SR;       /*!< DAC status register,                                     Address offset: 0x34 */
X  volatile uint32_t SR;        
N} DAC_TypeDef;
N
N/** 
N  * @brief Debug MCU
N  */
N
Ntypedef struct
N{
N  __IO uint32_t IDCODE;  /*!< MCU device ID code,               Address offset: 0x00 */
X  volatile uint32_t IDCODE;   
N  __IO uint32_t CR;      /*!< Debug MCU configuration register, Address offset: 0x04 */
X  volatile uint32_t CR;       
N  __IO uint32_t APB1FZ;  /*!< Debug MCU APB1 freeze register,   Address offset: 0x08 */
X  volatile uint32_t APB1FZ;   
N  __IO uint32_t APB2FZ;  /*!< Debug MCU APB2 freeze register,   Address offset: 0x0C */
X  volatile uint32_t APB2FZ;   
N}DBGMCU_TypeDef;
N
N
N/** 
N  * @brief DMA Controller
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;     /*!< DMA stream x configuration register      */
X  volatile uint32_t CR;      
N  __IO uint32_t NDTR;   /*!< DMA stream x number of data register     */
X  volatile uint32_t NDTR;    
N  __IO uint32_t PAR;    /*!< DMA stream x peripheral address register */
X  volatile uint32_t PAR;     
N  __IO uint32_t M0AR;   /*!< DMA stream x memory 0 address register   */
X  volatile uint32_t M0AR;    
N  __IO uint32_t M1AR;   /*!< DMA stream x memory 1 address register   */
X  volatile uint32_t M1AR;    
N  __IO uint32_t FCR;    /*!< DMA stream x FIFO control register       */
X  volatile uint32_t FCR;     
N} DMA_Stream_TypeDef;
N
Ntypedef struct
N{
N  __IO uint32_t LISR;   /*!< DMA low interrupt status register,      Address offset: 0x00 */
X  volatile uint32_t LISR;    
N  __IO uint32_t HISR;   /*!< DMA high interrupt status register,     Address offset: 0x04 */
X  volatile uint32_t HISR;    
N  __IO uint32_t LIFCR;  /*!< DMA low interrupt flag clear register,  Address offset: 0x08 */
X  volatile uint32_t LIFCR;   
N  __IO uint32_t HIFCR;  /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
X  volatile uint32_t HIFCR;   
N} DMA_TypeDef;
N
N/** 
N  * @brief External Interrupt/Event Controller
N  */
N
Ntypedef struct
N{
N  __IO uint32_t IMR;    /*!< EXTI Interrupt mask register,            Address offset: 0x00 */
X  volatile uint32_t IMR;     
N  __IO uint32_t EMR;    /*!< EXTI Event mask register,                Address offset: 0x04 */
X  volatile uint32_t EMR;     
N  __IO uint32_t RTSR;   /*!< EXTI Rising trigger selection register,  Address offset: 0x08 */
X  volatile uint32_t RTSR;    
N  __IO uint32_t FTSR;   /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
X  volatile uint32_t FTSR;    
N  __IO uint32_t SWIER;  /*!< EXTI Software interrupt event register,  Address offset: 0x10 */
X  volatile uint32_t SWIER;   
N  __IO uint32_t PR;     /*!< EXTI Pending register,                   Address offset: 0x14 */
X  volatile uint32_t PR;      
N} EXTI_TypeDef;
N
N/** 
N  * @brief FLASH Registers
N  */
N
Ntypedef struct
N{
N  __IO uint32_t ACR;      /*!< FLASH access control register,   Address offset: 0x00 */
X  volatile uint32_t ACR;       
N  __IO uint32_t KEYR;     /*!< FLASH key register,              Address offset: 0x04 */
X  volatile uint32_t KEYR;      
N  __IO uint32_t OPTKEYR;  /*!< FLASH option key register,       Address offset: 0x08 */
X  volatile uint32_t OPTKEYR;   
N  __IO uint32_t SR;       /*!< FLASH status register,           Address offset: 0x0C */
X  volatile uint32_t SR;        
N  __IO uint32_t CR;       /*!< FLASH control register,          Address offset: 0x10 */
X  volatile uint32_t CR;        
N  __IO uint32_t OPTCR;    /*!< FLASH option control register ,  Address offset: 0x14 */
X  volatile uint32_t OPTCR;     
N  __IO uint32_t OPTCR1;   /*!< FLASH option control register 1, Address offset: 0x18 */
X  volatile uint32_t OPTCR1;    
N} FLASH_TypeDef;
N
N
N
N/** 
N  * @brief Flexible Static Memory Controller
N  */
N
Ntypedef struct
N{
N  __IO uint32_t BTCR[8];    /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */   
X  volatile uint32_t BTCR[8];        
N} FSMC_Bank1_TypeDef;
N
N/** 
N  * @brief Flexible Static Memory Controller Bank1E
N  */
N
Ntypedef struct
N{
N  __IO uint32_t BWTR[7];    /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
X  volatile uint32_t BWTR[7];     
N} FSMC_Bank1E_TypeDef;
N
N/** 
N  * @brief Flexible Static Memory Controller Bank2
N  */
N  
Ntypedef struct
N{
N  __IO uint32_t PCR2;       /*!< NAND Flash control register 2,                       Address offset: 0x60 */
X  volatile uint32_t PCR2;        
N  __IO uint32_t SR2;        /*!< NAND Flash FIFO status and interrupt register 2,     Address offset: 0x64 */
X  volatile uint32_t SR2;         
N  __IO uint32_t PMEM2;      /*!< NAND Flash Common memory space timing register 2,    Address offset: 0x68 */
X  volatile uint32_t PMEM2;       
N  __IO uint32_t PATT2;      /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */
X  volatile uint32_t PATT2;       
N  uint32_t      RESERVED0;  /*!< Reserved, 0x70                                                            */
N  __IO uint32_t ECCR2;      /*!< NAND Flash ECC result registers 2,                   Address offset: 0x74 */
X  volatile uint32_t ECCR2;       
N  uint32_t      RESERVED1;  /*!< Reserved, 0x78                                                            */
N  uint32_t      RESERVED2;  /*!< Reserved, 0x7C                                                            */
N  __IO uint32_t PCR3;       /*!< NAND Flash control register 3,                       Address offset: 0x80 */
X  volatile uint32_t PCR3;        
N  __IO uint32_t SR3;        /*!< NAND Flash FIFO status and interrupt register 3,     Address offset: 0x84 */
X  volatile uint32_t SR3;         
N  __IO uint32_t PMEM3;      /*!< NAND Flash Common memory space timing register 3,    Address offset: 0x88 */
X  volatile uint32_t PMEM3;       
N  __IO uint32_t PATT3;      /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */
X  volatile uint32_t PATT3;       
N  uint32_t      RESERVED3;  /*!< Reserved, 0x90                                                            */
N  __IO uint32_t ECCR3;      /*!< NAND Flash ECC result registers 3,                   Address offset: 0x94 */
X  volatile uint32_t ECCR3;       
N} FSMC_Bank2_3_TypeDef;
N
N/** 
N  * @brief Flexible Static Memory Controller Bank4
N  */
N
Ntypedef struct
N{
N  __IO uint32_t PCR4;       /*!< PC Card  control register 4,                       Address offset: 0xA0 */
X  volatile uint32_t PCR4;        
N  __IO uint32_t SR4;        /*!< PC Card  FIFO status and interrupt register 4,     Address offset: 0xA4 */
X  volatile uint32_t SR4;         
N  __IO uint32_t PMEM4;      /*!< PC Card  Common memory space timing register 4,    Address offset: 0xA8 */
X  volatile uint32_t PMEM4;       
N  __IO uint32_t PATT4;      /*!< PC Card  Attribute memory space timing register 4, Address offset: 0xAC */
X  volatile uint32_t PATT4;       
N  __IO uint32_t PIO4;       /*!< PC Card  I/O space timing register 4,              Address offset: 0xB0 */
X  volatile uint32_t PIO4;        
N} FSMC_Bank4_TypeDef; 
N
N/** 
N  * @brief General Purpose I/O
N  */
N
Ntypedef struct
N{
N  __IO uint32_t MODER;    /*!< GPIO port mode register,               Address offset: 0x00      */
X  volatile uint32_t MODER;     
N  __IO uint32_t OTYPER;   /*!< GPIO port output type register,        Address offset: 0x04      */
X  volatile uint32_t OTYPER;    
N  __IO uint32_t OSPEEDR;  /*!< GPIO port output speed register,       Address offset: 0x08      */
X  volatile uint32_t OSPEEDR;   
N  __IO uint32_t PUPDR;    /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
X  volatile uint32_t PUPDR;     
N  __IO uint32_t IDR;      /*!< GPIO port input data register,         Address offset: 0x10      */
X  volatile uint32_t IDR;       
N  __IO uint32_t ODR;      /*!< GPIO port output data register,        Address offset: 0x14      */
X  volatile uint32_t ODR;       
N  __IO uint32_t BSRR;     /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
X  volatile uint32_t BSRR;      
N  __IO uint32_t LCKR;     /*!< GPIO port configuration lock register, Address offset: 0x1C      */
X  volatile uint32_t LCKR;      
N  __IO uint32_t AFR[2];   /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
X  volatile uint32_t AFR[2];    
N} GPIO_TypeDef;
N
N/** 
N  * @brief System configuration controller
N  */
N
Ntypedef struct
N{
N  __IO uint32_t MEMRMP;       /*!< SYSCFG memory remap register,                      Address offset: 0x00      */
X  volatile uint32_t MEMRMP;        
N  __IO uint32_t PMC;          /*!< SYSCFG peripheral mode configuration register,     Address offset: 0x04      */
X  volatile uint32_t PMC;           
N  __IO uint32_t EXTICR[4];    /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
X  volatile uint32_t EXTICR[4];     
N  uint32_t      RESERVED[2];  /*!< Reserved, 0x18-0x1C                                                          */
N  __IO uint32_t CMPCR;        /*!< SYSCFG Compensation cell control register,         Address offset: 0x20      */
X  volatile uint32_t CMPCR;         
N} SYSCFG_TypeDef;
N
N/** 
N  * @brief Inter-integrated Circuit Interface
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR1;        /*!< I2C Control register 1,     Address offset: 0x00 */
X  volatile uint32_t CR1;         
N  __IO uint32_t CR2;        /*!< I2C Control register 2,     Address offset: 0x04 */
X  volatile uint32_t CR2;         
N  __IO uint32_t OAR1;       /*!< I2C Own address register 1, Address offset: 0x08 */
X  volatile uint32_t OAR1;        
N  __IO uint32_t OAR2;       /*!< I2C Own address register 2, Address offset: 0x0C */
X  volatile uint32_t OAR2;        
N  __IO uint32_t DR;         /*!< I2C Data register,          Address offset: 0x10 */
X  volatile uint32_t DR;          
N  __IO uint32_t SR1;        /*!< I2C Status register 1,      Address offset: 0x14 */
X  volatile uint32_t SR1;         
N  __IO uint32_t SR2;        /*!< I2C Status register 2,      Address offset: 0x18 */
X  volatile uint32_t SR2;         
N  __IO uint32_t CCR;        /*!< I2C Clock control register, Address offset: 0x1C */
X  volatile uint32_t CCR;         
N  __IO uint32_t TRISE;      /*!< I2C TRISE register,         Address offset: 0x20 */
X  volatile uint32_t TRISE;       
N} I2C_TypeDef;
N
N/** 
N  * @brief Independent WATCHDOG
N  */
N
Ntypedef struct
N{
N  __IO uint32_t KR;   /*!< IWDG Key register,       Address offset: 0x00 */
X  volatile uint32_t KR;    
N  __IO uint32_t PR;   /*!< IWDG Prescaler register, Address offset: 0x04 */
X  volatile uint32_t PR;    
N  __IO uint32_t RLR;  /*!< IWDG Reload register,    Address offset: 0x08 */
X  volatile uint32_t RLR;   
N  __IO uint32_t SR;   /*!< IWDG Status register,    Address offset: 0x0C */
X  volatile uint32_t SR;    
N} IWDG_TypeDef;
N
N
N/** 
N  * @brief Power Control
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;   /*!< PWR power control register,        Address offset: 0x00 */
X  volatile uint32_t CR;    
N  __IO uint32_t CSR;  /*!< PWR power control/status register, Address offset: 0x04 */
X  volatile uint32_t CSR;   
N} PWR_TypeDef;
N
N/** 
N  * @brief Reset and Clock Control
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;            /*!< RCC clock control register,                                  Address offset: 0x00 */
X  volatile uint32_t CR;             
N  __IO uint32_t PLLCFGR;       /*!< RCC PLL configuration register,                              Address offset: 0x04 */
X  volatile uint32_t PLLCFGR;        
N  __IO uint32_t CFGR;          /*!< RCC clock configuration register,                            Address offset: 0x08 */
X  volatile uint32_t CFGR;           
N  __IO uint32_t CIR;           /*!< RCC clock interrupt register,                                Address offset: 0x0C */
X  volatile uint32_t CIR;            
N  __IO uint32_t AHB1RSTR;      /*!< RCC AHB1 peripheral reset register,                          Address offset: 0x10 */
X  volatile uint32_t AHB1RSTR;       
N  __IO uint32_t AHB2RSTR;      /*!< RCC AHB2 peripheral reset register,                          Address offset: 0x14 */
X  volatile uint32_t AHB2RSTR;       
N  __IO uint32_t AHB3RSTR;      /*!< RCC AHB3 peripheral reset register,                          Address offset: 0x18 */
X  volatile uint32_t AHB3RSTR;       
N  uint32_t      RESERVED0;     /*!< Reserved, 0x1C                                                                    */
N  __IO uint32_t APB1RSTR;      /*!< RCC APB1 peripheral reset register,                          Address offset: 0x20 */
X  volatile uint32_t APB1RSTR;       
N  __IO uint32_t APB2RSTR;      /*!< RCC APB2 peripheral reset register,                          Address offset: 0x24 */
X  volatile uint32_t APB2RSTR;       
N  uint32_t      RESERVED1[2];  /*!< Reserved, 0x28-0x2C                                                               */
N  __IO uint32_t AHB1ENR;       /*!< RCC AHB1 peripheral clock register,                          Address offset: 0x30 */
X  volatile uint32_t AHB1ENR;        
N  __IO uint32_t AHB2ENR;       /*!< RCC AHB2 peripheral clock register,                          Address offset: 0x34 */
X  volatile uint32_t AHB2ENR;        
N  __IO uint32_t AHB3ENR;       /*!< RCC AHB3 peripheral clock register,                          Address offset: 0x38 */
X  volatile uint32_t AHB3ENR;        
N  uint32_t      RESERVED2;     /*!< Reserved, 0x3C                                                                    */
N  __IO uint32_t APB1ENR;       /*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x40 */
X  volatile uint32_t APB1ENR;        
N  __IO uint32_t APB2ENR;       /*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x44 */
X  volatile uint32_t APB2ENR;        
N  uint32_t      RESERVED3[2];  /*!< Reserved, 0x48-0x4C                                                               */
N  __IO uint32_t AHB1LPENR;     /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
X  volatile uint32_t AHB1LPENR;      
N  __IO uint32_t AHB2LPENR;     /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
X  volatile uint32_t AHB2LPENR;      
N  __IO uint32_t AHB3LPENR;     /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
X  volatile uint32_t AHB3LPENR;      
N  uint32_t      RESERVED4;     /*!< Reserved, 0x5C                                                                    */
N  __IO uint32_t APB1LPENR;     /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
X  volatile uint32_t APB1LPENR;      
N  __IO uint32_t APB2LPENR;     /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
X  volatile uint32_t APB2LPENR;      
N  uint32_t      RESERVED5[2];  /*!< Reserved, 0x68-0x6C                                                               */
N  __IO uint32_t BDCR;          /*!< RCC Backup domain control register,                          Address offset: 0x70 */
X  volatile uint32_t BDCR;           
N  __IO uint32_t CSR;           /*!< RCC clock control & status register,                         Address offset: 0x74 */
X  volatile uint32_t CSR;            
N  uint32_t      RESERVED6[2];  /*!< Reserved, 0x78-0x7C                                                               */
N  __IO uint32_t SSCGR;         /*!< RCC spread spectrum clock generation register,               Address offset: 0x80 */
X  volatile uint32_t SSCGR;          
N  __IO uint32_t PLLI2SCFGR;    /*!< RCC PLLI2S configuration register,                           Address offset: 0x84 */
X  volatile uint32_t PLLI2SCFGR;     
N} RCC_TypeDef;
N
N/** 
N  * @brief Real-Time Clock
N  */
N
Ntypedef struct
N{
N  __IO uint32_t TR;      /*!< RTC time register,                                        Address offset: 0x00 */
X  volatile uint32_t TR;       
N  __IO uint32_t DR;      /*!< RTC date register,                                        Address offset: 0x04 */
X  volatile uint32_t DR;       
N  __IO uint32_t CR;      /*!< RTC control register,                                     Address offset: 0x08 */
X  volatile uint32_t CR;       
N  __IO uint32_t ISR;     /*!< RTC initialization and status register,                   Address offset: 0x0C */
X  volatile uint32_t ISR;      
N  __IO uint32_t PRER;    /*!< RTC prescaler register,                                   Address offset: 0x10 */
X  volatile uint32_t PRER;     
N  __IO uint32_t WUTR;    /*!< RTC wakeup timer register,                                Address offset: 0x14 */
X  volatile uint32_t WUTR;     
N  __IO uint32_t CALIBR;  /*!< RTC calibration register,                                 Address offset: 0x18 */
X  volatile uint32_t CALIBR;   
N  __IO uint32_t ALRMAR;  /*!< RTC alarm A register,                                     Address offset: 0x1C */
X  volatile uint32_t ALRMAR;   
N  __IO uint32_t ALRMBR;  /*!< RTC alarm B register,                                     Address offset: 0x20 */
X  volatile uint32_t ALRMBR;   
N  __IO uint32_t WPR;     /*!< RTC write protection register,                            Address offset: 0x24 */
X  volatile uint32_t WPR;      
N  __IO uint32_t SSR;     /*!< RTC sub second register,                                  Address offset: 0x28 */
X  volatile uint32_t SSR;      
N  __IO uint32_t SHIFTR;  /*!< RTC shift control register,                               Address offset: 0x2C */
X  volatile uint32_t SHIFTR;   
N  __IO uint32_t TSTR;    /*!< RTC time stamp time register,                             Address offset: 0x30 */
X  volatile uint32_t TSTR;     
N  __IO uint32_t TSDR;    /*!< RTC time stamp date register,                             Address offset: 0x34 */
X  volatile uint32_t TSDR;     
N  __IO uint32_t TSSSR;   /*!< RTC time-stamp sub second register,                       Address offset: 0x38 */
X  volatile uint32_t TSSSR;    
N  __IO uint32_t CALR;    /*!< RTC calibration register,                                 Address offset: 0x3C */
X  volatile uint32_t CALR;     
N  __IO uint32_t TAFCR;   /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
X  volatile uint32_t TAFCR;    
N  __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register,                          Address offset: 0x44 */
X  volatile uint32_t ALRMASSR; 
N  __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register,                          Address offset: 0x48 */
X  volatile uint32_t ALRMBSSR; 
N  uint32_t RESERVED7;    /*!< Reserved, 0x4C                                                                 */
N  __IO uint32_t BKP0R;   /*!< RTC backup register 1,                                    Address offset: 0x50 */
X  volatile uint32_t BKP0R;    
N  __IO uint32_t BKP1R;   /*!< RTC backup register 1,                                    Address offset: 0x54 */
X  volatile uint32_t BKP1R;    
N  __IO uint32_t BKP2R;   /*!< RTC backup register 2,                                    Address offset: 0x58 */
X  volatile uint32_t BKP2R;    
N  __IO uint32_t BKP3R;   /*!< RTC backup register 3,                                    Address offset: 0x5C */
X  volatile uint32_t BKP3R;    
N  __IO uint32_t BKP4R;   /*!< RTC backup register 4,                                    Address offset: 0x60 */
X  volatile uint32_t BKP4R;    
N  __IO uint32_t BKP5R;   /*!< RTC backup register 5,                                    Address offset: 0x64 */
X  volatile uint32_t BKP5R;    
N  __IO uint32_t BKP6R;   /*!< RTC backup register 6,                                    Address offset: 0x68 */
X  volatile uint32_t BKP6R;    
N  __IO uint32_t BKP7R;   /*!< RTC backup register 7,                                    Address offset: 0x6C */
X  volatile uint32_t BKP7R;    
N  __IO uint32_t BKP8R;   /*!< RTC backup register 8,                                    Address offset: 0x70 */
X  volatile uint32_t BKP8R;    
N  __IO uint32_t BKP9R;   /*!< RTC backup register 9,                                    Address offset: 0x74 */
X  volatile uint32_t BKP9R;    
N  __IO uint32_t BKP10R;  /*!< RTC backup register 10,                                   Address offset: 0x78 */
X  volatile uint32_t BKP10R;   
N  __IO uint32_t BKP11R;  /*!< RTC backup register 11,                                   Address offset: 0x7C */
X  volatile uint32_t BKP11R;   
N  __IO uint32_t BKP12R;  /*!< RTC backup register 12,                                   Address offset: 0x80 */
X  volatile uint32_t BKP12R;   
N  __IO uint32_t BKP13R;  /*!< RTC backup register 13,                                   Address offset: 0x84 */
X  volatile uint32_t BKP13R;   
N  __IO uint32_t BKP14R;  /*!< RTC backup register 14,                                   Address offset: 0x88 */
X  volatile uint32_t BKP14R;   
N  __IO uint32_t BKP15R;  /*!< RTC backup register 15,                                   Address offset: 0x8C */
X  volatile uint32_t BKP15R;   
N  __IO uint32_t BKP16R;  /*!< RTC backup register 16,                                   Address offset: 0x90 */
X  volatile uint32_t BKP16R;   
N  __IO uint32_t BKP17R;  /*!< RTC backup register 17,                                   Address offset: 0x94 */
X  volatile uint32_t BKP17R;   
N  __IO uint32_t BKP18R;  /*!< RTC backup register 18,                                   Address offset: 0x98 */
X  volatile uint32_t BKP18R;   
N  __IO uint32_t BKP19R;  /*!< RTC backup register 19,                                   Address offset: 0x9C */
X  volatile uint32_t BKP19R;   
N} RTC_TypeDef;
N
N/** 
N  * @brief SD host Interface
N  */
N
Ntypedef struct
N{
N  __IO uint32_t POWER;                 /*!< SDIO power control register,    Address offset: 0x00 */
X  volatile uint32_t POWER;                  
N  __IO uint32_t CLKCR;                 /*!< SDI clock control register,     Address offset: 0x04 */
X  volatile uint32_t CLKCR;                  
N  __IO uint32_t ARG;                   /*!< SDIO argument register,         Address offset: 0x08 */
X  volatile uint32_t ARG;                    
N  __IO uint32_t CMD;                   /*!< SDIO command register,          Address offset: 0x0C */
X  volatile uint32_t CMD;                    
N  __IO const uint32_t  RESPCMD;        /*!< SDIO command response register, Address offset: 0x10 */
X  volatile const uint32_t  RESPCMD;         
N  __IO const uint32_t  RESP1;          /*!< SDIO response 1 register,       Address offset: 0x14 */
X  volatile const uint32_t  RESP1;           
N  __IO const uint32_t  RESP2;          /*!< SDIO response 2 register,       Address offset: 0x18 */
X  volatile const uint32_t  RESP2;           
N  __IO const uint32_t  RESP3;          /*!< SDIO response 3 register,       Address offset: 0x1C */
X  volatile const uint32_t  RESP3;           
N  __IO const uint32_t  RESP4;          /*!< SDIO response 4 register,       Address offset: 0x20 */
X  volatile const uint32_t  RESP4;           
N  __IO uint32_t DTIMER;                /*!< SDIO data timer register,       Address offset: 0x24 */
X  volatile uint32_t DTIMER;                 
N  __IO uint32_t DLEN;                  /*!< SDIO data length register,      Address offset: 0x28 */
X  volatile uint32_t DLEN;                   
N  __IO uint32_t DCTRL;                 /*!< SDIO data control register,     Address offset: 0x2C */
X  volatile uint32_t DCTRL;                  
N  __IO const uint32_t  DCOUNT;         /*!< SDIO data counter register,     Address offset: 0x30 */
X  volatile const uint32_t  DCOUNT;          
N  __IO const uint32_t  STA;            /*!< SDIO status register,           Address offset: 0x34 */
X  volatile const uint32_t  STA;             
N  __IO uint32_t ICR;                   /*!< SDIO interrupt clear register,  Address offset: 0x38 */
X  volatile uint32_t ICR;                    
N  __IO uint32_t MASK;                  /*!< SDIO mask register,             Address offset: 0x3C */
X  volatile uint32_t MASK;                   
N  uint32_t      RESERVED0[2];          /*!< Reserved, 0x40-0x44                                  */
N  __IO const uint32_t  FIFOCNT;        /*!< SDIO FIFO counter register,     Address offset: 0x48 */
X  volatile const uint32_t  FIFOCNT;         
N  uint32_t      RESERVED1[13];         /*!< Reserved, 0x4C-0x7C                                  */
N  __IO uint32_t FIFO;                  /*!< SDIO data FIFO register,        Address offset: 0x80 */
X  volatile uint32_t FIFO;                   
N} SDIO_TypeDef;
N
N/** 
N  * @brief Serial Peripheral Interface
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR1;        /*!< SPI control register 1 (not used in I2S mode),      Address offset: 0x00 */
X  volatile uint32_t CR1;         
N  __IO uint32_t CR2;        /*!< SPI control register 2,                             Address offset: 0x04 */
X  volatile uint32_t CR2;         
N  __IO uint32_t SR;         /*!< SPI status register,                                Address offset: 0x08 */
X  volatile uint32_t SR;          
N  __IO uint32_t DR;         /*!< SPI data register,                                  Address offset: 0x0C */
X  volatile uint32_t DR;          
N  __IO uint32_t CRCPR;      /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
X  volatile uint32_t CRCPR;       
N  __IO uint32_t RXCRCR;     /*!< SPI RX CRC register (not used in I2S mode),         Address offset: 0x14 */
X  volatile uint32_t RXCRCR;      
N  __IO uint32_t TXCRCR;     /*!< SPI TX CRC register (not used in I2S mode),         Address offset: 0x18 */
X  volatile uint32_t TXCRCR;      
N  __IO uint32_t I2SCFGR;    /*!< SPI_I2S configuration register,                     Address offset: 0x1C */
X  volatile uint32_t I2SCFGR;     
N  __IO uint32_t I2SPR;      /*!< SPI_I2S prescaler register,                         Address offset: 0x20 */
X  volatile uint32_t I2SPR;       
N} SPI_TypeDef;
N
N
N/** 
N  * @brief TIM
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR1;         /*!< TIM control register 1,              Address offset: 0x00 */
X  volatile uint32_t CR1;          
N  __IO uint32_t CR2;         /*!< TIM control register 2,              Address offset: 0x04 */
X  volatile uint32_t CR2;          
N  __IO uint32_t SMCR;        /*!< TIM slave mode control register,     Address offset: 0x08 */
X  volatile uint32_t SMCR;         
N  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,   Address offset: 0x0C */
X  volatile uint32_t DIER;         
N  __IO uint32_t SR;          /*!< TIM status register,                 Address offset: 0x10 */
X  volatile uint32_t SR;           
N  __IO uint32_t EGR;         /*!< TIM event generation register,       Address offset: 0x14 */
X  volatile uint32_t EGR;          
N  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
X  volatile uint32_t CCMR1;        
N  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
X  volatile uint32_t CCMR2;        
N  __IO uint32_t CCER;        /*!< TIM capture/compare enable register, Address offset: 0x20 */
X  volatile uint32_t CCER;         
N  __IO uint32_t CNT;         /*!< TIM counter register,                Address offset: 0x24 */
X  volatile uint32_t CNT;          
N  __IO uint32_t PSC;         /*!< TIM prescaler,                       Address offset: 0x28 */
X  volatile uint32_t PSC;          
N  __IO uint32_t ARR;         /*!< TIM auto-reload register,            Address offset: 0x2C */
X  volatile uint32_t ARR;          
N  __IO uint32_t RCR;         /*!< TIM repetition counter register,     Address offset: 0x30 */
X  volatile uint32_t RCR;          
N  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,      Address offset: 0x34 */
X  volatile uint32_t CCR1;         
N  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,      Address offset: 0x38 */
X  volatile uint32_t CCR2;         
N  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,      Address offset: 0x3C */
X  volatile uint32_t CCR3;         
N  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,      Address offset: 0x40 */
X  volatile uint32_t CCR4;         
N  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,    Address offset: 0x44 */
X  volatile uint32_t BDTR;         
N  __IO uint32_t DCR;         /*!< TIM DMA control register,            Address offset: 0x48 */
X  volatile uint32_t DCR;          
N  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,   Address offset: 0x4C */
X  volatile uint32_t DMAR;         
N  __IO uint32_t OR;          /*!< TIM option register,                 Address offset: 0x50 */
X  volatile uint32_t OR;           
N} TIM_TypeDef;
N
N/** 
N  * @brief Universal Synchronous Asynchronous Receiver Transmitter
N  */
N 
Ntypedef struct
N{
N  __IO uint32_t SR;         /*!< USART Status register,                   Address offset: 0x00 */
X  volatile uint32_t SR;          
N  __IO uint32_t DR;         /*!< USART Data register,                     Address offset: 0x04 */
X  volatile uint32_t DR;          
N  __IO uint32_t BRR;        /*!< USART Baud rate register,                Address offset: 0x08 */
X  volatile uint32_t BRR;         
N  __IO uint32_t CR1;        /*!< USART Control register 1,                Address offset: 0x0C */
X  volatile uint32_t CR1;         
N  __IO uint32_t CR2;        /*!< USART Control register 2,                Address offset: 0x10 */
X  volatile uint32_t CR2;         
N  __IO uint32_t CR3;        /*!< USART Control register 3,                Address offset: 0x14 */
X  volatile uint32_t CR3;         
N  __IO uint32_t GTPR;       /*!< USART Guard time and prescaler register, Address offset: 0x18 */
X  volatile uint32_t GTPR;        
N} USART_TypeDef;
N
N/** 
N  * @brief Window WATCHDOG
N  */
N
Ntypedef struct
N{
N  __IO uint32_t CR;   /*!< WWDG Control register,       Address offset: 0x00 */
X  volatile uint32_t CR;    
N  __IO uint32_t CFR;  /*!< WWDG Configuration register, Address offset: 0x04 */
X  volatile uint32_t CFR;   
N  __IO uint32_t SR;   /*!< WWDG Status register,        Address offset: 0x08 */
X  volatile uint32_t SR;    
N} WWDG_TypeDef;
N
N/** 
N  * @brief RNG
N  */
N  
Ntypedef struct 
N{
N  __IO uint32_t CR;  /*!< RNG control register, Address offset: 0x00 */
X  volatile uint32_t CR;   
N  __IO uint32_t SR;  /*!< RNG status register,  Address offset: 0x04 */
X  volatile uint32_t SR;   
N  __IO uint32_t DR;  /*!< RNG data register,    Address offset: 0x08 */
X  volatile uint32_t DR;   
N} RNG_TypeDef;
N
N/** 
N  * @brief USB_OTG_Core_Registers
N  */
Ntypedef struct
N{
N  __IO uint32_t GOTGCTL;              /*!< USB_OTG Control and Status Register          000h */
X  volatile uint32_t GOTGCTL;               
N  __IO uint32_t GOTGINT;              /*!< USB_OTG Interrupt Register                   004h */
X  volatile uint32_t GOTGINT;               
N  __IO uint32_t GAHBCFG;              /*!< Core AHB Configuration Register              008h */
X  volatile uint32_t GAHBCFG;               
N  __IO uint32_t GUSBCFG;              /*!< Core USB Configuration Register              00Ch */
X  volatile uint32_t GUSBCFG;               
N  __IO uint32_t GRSTCTL;              /*!< Core Reset Register                          010h */
X  volatile uint32_t GRSTCTL;               
N  __IO uint32_t GINTSTS;              /*!< Core Interrupt Register                      014h */
X  volatile uint32_t GINTSTS;               
N  __IO uint32_t GINTMSK;              /*!< Core Interrupt Mask Register                 018h */
X  volatile uint32_t GINTMSK;               
N  __IO uint32_t GRXSTSR;              /*!< Receive Sts Q Read Register                  01Ch */
X  volatile uint32_t GRXSTSR;               
N  __IO uint32_t GRXSTSP;              /*!< Receive Sts Q Read & POP Register            020h */
X  volatile uint32_t GRXSTSP;               
N  __IO uint32_t GRXFSIZ;              /*!< Receive FIFO Size Register                   024h */
X  volatile uint32_t GRXFSIZ;               
N  __IO uint32_t DIEPTXF0_HNPTXFSIZ;   /*!< EP0 / Non Periodic Tx FIFO Size Register     028h */
X  volatile uint32_t DIEPTXF0_HNPTXFSIZ;    
N  __IO uint32_t HNPTXSTS;             /*!< Non Periodic Tx FIFO/Queue Sts reg           02Ch */
X  volatile uint32_t HNPTXSTS;              
N  uint32_t Reserved30[2];             /*!< Reserved                                     030h */
N  __IO uint32_t GCCFG;                /*!< General Purpose IO Register                  038h */
X  volatile uint32_t GCCFG;                 
N  __IO uint32_t CID;                  /*!< User ID Register                             03Ch */
X  volatile uint32_t CID;                   
N  uint32_t  Reserved40[48];           /*!< Reserved                                0x40-0xFF */
N  __IO uint32_t HPTXFSIZ;             /*!< Host Periodic Tx FIFO Size Reg               100h */
X  volatile uint32_t HPTXFSIZ;              
N  __IO uint32_t DIEPTXF[0x0F];        /*!< dev Periodic Transmit FIFO                        */
X  volatile uint32_t DIEPTXF[0x0F];         
N} USB_OTG_GlobalTypeDef;
N
N/** 
N  * @brief USB_OTG_device_Registers
N  */
Ntypedef struct 
N{
N  __IO uint32_t DCFG;            /*!< dev Configuration Register   800h */
X  volatile uint32_t DCFG;             
N  __IO uint32_t DCTL;            /*!< dev Control Register         804h */
X  volatile uint32_t DCTL;             
N  __IO uint32_t DSTS;            /*!< dev Status Register (RO)     808h */
X  volatile uint32_t DSTS;             
N  uint32_t Reserved0C;           /*!< Reserved                     80Ch */
N  __IO uint32_t DIEPMSK;         /*!< dev IN Endpoint Mask         810h */
X  volatile uint32_t DIEPMSK;          
N  __IO uint32_t DOEPMSK;         /*!< dev OUT Endpoint Mask        814h */
X  volatile uint32_t DOEPMSK;          
N  __IO uint32_t DAINT;           /*!< dev All Endpoints Itr Reg    818h */
X  volatile uint32_t DAINT;            
N  __IO uint32_t DAINTMSK;        /*!< dev All Endpoints Itr Mask   81Ch */
X  volatile uint32_t DAINTMSK;         
N  uint32_t  Reserved20;          /*!< Reserved                     820h */
N  uint32_t Reserved9;            /*!< Reserved                     824h */
N  __IO uint32_t DVBUSDIS;        /*!< dev VBUS discharge Register  828h */
X  volatile uint32_t DVBUSDIS;         
N  __IO uint32_t DVBUSPULSE;      /*!< dev VBUS Pulse Register      82Ch */
X  volatile uint32_t DVBUSPULSE;       
N  __IO uint32_t DTHRCTL;         /*!< dev threshold                830h */
X  volatile uint32_t DTHRCTL;          
N  __IO uint32_t DIEPEMPMSK;      /*!< dev empty msk                834h */
X  volatile uint32_t DIEPEMPMSK;       
N  __IO uint32_t DEACHINT;        /*!< dedicated EP interrupt       838h */
X  volatile uint32_t DEACHINT;         
N  __IO uint32_t DEACHMSK;        /*!< dedicated EP msk             83Ch */
X  volatile uint32_t DEACHMSK;         
N  uint32_t Reserved40;           /*!< dedicated EP mask            840h */
N  __IO uint32_t DINEP1MSK;       /*!< dedicated EP mask            844h */
X  volatile uint32_t DINEP1MSK;        
N  uint32_t  Reserved44[15];      /*!< Reserved                 844-87Ch */
N  __IO uint32_t DOUTEP1MSK;      /*!< dedicated EP msk             884h */
X  volatile uint32_t DOUTEP1MSK;       
N} USB_OTG_DeviceTypeDef;
N
N/** 
N  * @brief USB_OTG_IN_Endpoint-Specific_Register
N  */
Ntypedef struct 
N{
N  __IO uint32_t DIEPCTL;           /*!< dev IN Endpoint Control Reg    900h + (ep_num * 20h) + 00h */
X  volatile uint32_t DIEPCTL;            
N  uint32_t Reserved04;             /*!< Reserved                       900h + (ep_num * 20h) + 04h */
N  __IO uint32_t DIEPINT;           /*!< dev IN Endpoint Itr Reg        900h + (ep_num * 20h) + 08h */
X  volatile uint32_t DIEPINT;            
N  uint32_t Reserved0C;             /*!< Reserved                       900h + (ep_num * 20h) + 0Ch */
N  __IO uint32_t DIEPTSIZ;          /*!< IN Endpoint Txfer Size         900h + (ep_num * 20h) + 10h */
X  volatile uint32_t DIEPTSIZ;           
N  __IO uint32_t DIEPDMA;           /*!< IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h */
X  volatile uint32_t DIEPDMA;            
N  __IO uint32_t DTXFSTS;           /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
X  volatile uint32_t DTXFSTS;            
N  uint32_t Reserved18;             /*!< Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
N} USB_OTG_INEndpointTypeDef;
N
N/** 
N  * @brief USB_OTG_OUT_Endpoint-Specific_Registers
N  */
Ntypedef struct 
N{
N  __IO uint32_t DOEPCTL;       /*!< dev OUT Endpoint Control Reg           B00h + (ep_num * 20h) + 00h */
X  volatile uint32_t DOEPCTL;        
N  uint32_t Reserved04;         /*!< Reserved                               B00h + (ep_num * 20h) + 04h */
N  __IO uint32_t DOEPINT;       /*!< dev OUT Endpoint Itr Reg               B00h + (ep_num * 20h) + 08h */
X  volatile uint32_t DOEPINT;        
N  uint32_t Reserved0C;         /*!< Reserved                               B00h + (ep_num * 20h) + 0Ch */
N  __IO uint32_t DOEPTSIZ;      /*!< dev OUT Endpoint Txfer Size            B00h + (ep_num * 20h) + 10h */
X  volatile uint32_t DOEPTSIZ;       
N  __IO uint32_t DOEPDMA;       /*!< dev OUT Endpoint DMA Address           B00h + (ep_num * 20h) + 14h */
X  volatile uint32_t DOEPDMA;        
N  uint32_t Reserved18[2];      /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
N} USB_OTG_OUTEndpointTypeDef;
N
N/** 
N  * @brief USB_OTG_Host_Mode_Register_Structures
N  */
Ntypedef struct 
N{
N  __IO uint32_t HCFG;             /*!< Host Configuration Register          400h */
X  volatile uint32_t HCFG;              
N  __IO uint32_t HFIR;             /*!< Host Frame Interval Register         404h */
X  volatile uint32_t HFIR;              
N  __IO uint32_t HFNUM;            /*!< Host Frame Nbr/Frame Remaining       408h */
X  volatile uint32_t HFNUM;             
N  uint32_t Reserved40C;           /*!< Reserved                             40Ch */
N  __IO uint32_t HPTXSTS;          /*!< Host Periodic Tx FIFO/ Queue Status  410h */
X  volatile uint32_t HPTXSTS;           
N  __IO uint32_t HAINT;            /*!< Host All Channels Interrupt Register 414h */
X  volatile uint32_t HAINT;             
N  __IO uint32_t HAINTMSK;         /*!< Host All Channels Interrupt Mask     418h */
X  volatile uint32_t HAINTMSK;          
N} USB_OTG_HostTypeDef;
N
N/** 
N  * @brief USB_OTG_Host_Channel_Specific_Registers
N  */
Ntypedef struct
N{
N  __IO uint32_t HCCHAR;           /*!< Host Channel Characteristics Register    500h */
X  volatile uint32_t HCCHAR;            
N  __IO uint32_t HCSPLT;           /*!< Host Channel Split Control Register      504h */
X  volatile uint32_t HCSPLT;            
N  __IO uint32_t HCINT;            /*!< Host Channel Interrupt Register          508h */
X  volatile uint32_t HCINT;             
N  __IO uint32_t HCINTMSK;         /*!< Host Channel Interrupt Mask Register     50Ch */
X  volatile uint32_t HCINTMSK;          
N  __IO uint32_t HCTSIZ;           /*!< Host Channel Transfer Size Register      510h */
X  volatile uint32_t HCTSIZ;            
N  __IO uint32_t HCDMA;            /*!< Host Channel DMA Address Register        514h */
X  volatile uint32_t HCDMA;             
N  uint32_t Reserved[2];           /*!< Reserved                                      */
N} USB_OTG_HostChannelTypeDef;
N
N/**
N  * @}
N  */
N
N/** @addtogroup Peripheral_memory_map
N  * @{
N  */
N#define FLASH_BASE            0x08000000U /*!< FLASH(up to 1 MB) base address in the alias region                         */
N#define CCMDATARAM_BASE       0x10000000U /*!< CCM(core coupled memory) data RAM(64 KB) base address in the alias region  */
N#define SRAM1_BASE            0x20000000U /*!< SRAM1(112 KB) base address in the alias region                              */
N#define SRAM2_BASE            0x2001C000U /*!< SRAM2(16 KB) base address in the alias region                              */
N#define PERIPH_BASE           0x40000000U /*!< Peripheral base address in the alias region                                */
N#define BKPSRAM_BASE          0x40024000U /*!< Backup SRAM(4 KB) base address in the alias region                         */
N#define FSMC_R_BASE           0xA0000000U /*!< FSMC registers base address                                                */
N#define SRAM1_BB_BASE         0x22000000U /*!< SRAM1(112 KB) base address in the bit-band region                          */
N#define SRAM2_BB_BASE         0x22380000U /*!< SRAM2(16 KB) base address in the bit-band region                           */
N#define PERIPH_BB_BASE        0x42000000U /*!< Peripheral base address in the bit-band region                             */
N#define BKPSRAM_BB_BASE       0x42480000U /*!< Backup SRAM(4 KB) base address in the bit-band region                      */
N#define FLASH_END             0x080FFFFFU /*!< FLASH end address                                                          */
N#define FLASH_OTP_BASE        0x1FFF7800U /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area                */
N#define FLASH_OTP_END         0x1FFF7A0FU /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area                 */
N#define CCMDATARAM_END        0x1000FFFFU /*!< CCM data RAM end address                                                   */
N
N/* Legacy defines */
N#define SRAM_BASE             SRAM1_BASE
N#define SRAM_BB_BASE          SRAM1_BB_BASE
N
N/*!< Peripheral memory map */
N#define APB1PERIPH_BASE       PERIPH_BASE
N#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000U)
N#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000U)
N#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000U)
N
N/*!< APB1 peripherals */
N#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000U)
N#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400U)
N#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800U)
N#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00U)
N#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000U)
N#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400U)
N#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800U)
N#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00U)
N#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000U)
N#define RTC_BASE              (APB1PERIPH_BASE + 0x2800U)
N#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00U)
N#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000U)
N#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400U)
N#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800U)
N#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00U)
N#define I2S3ext_BASE          (APB1PERIPH_BASE + 0x4000U)
N#define USART2_BASE           (APB1PERIPH_BASE + 0x4400U)
N#define USART3_BASE           (APB1PERIPH_BASE + 0x4800U)
N#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00U)
N#define UART5_BASE            (APB1PERIPH_BASE + 0x5000U)
N#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400U)
N#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800U)
N#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00U)
N#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400U)
N#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800U)
N#define PWR_BASE              (APB1PERIPH_BASE + 0x7000U)
N#define DAC_BASE              (APB1PERIPH_BASE + 0x7400U)
N
N/*!< APB2 peripherals */
N#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000U)
N#define TIM8_BASE             (APB2PERIPH_BASE + 0x0400U)
N#define USART1_BASE           (APB2PERIPH_BASE + 0x1000U)
N#define USART6_BASE           (APB2PERIPH_BASE + 0x1400U)
N#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000U)
N#define ADC2_BASE             (APB2PERIPH_BASE + 0x2100U)
N#define ADC3_BASE             (APB2PERIPH_BASE + 0x2200U)
N#define ADC123_COMMON_BASE    (APB2PERIPH_BASE + 0x2300U)
N/* Legacy define */
N#define ADC_BASE               ADC123_COMMON_BASE
N#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00U)
N#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000U)
N#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800U)
N#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00U)
N#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000U)
N#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400U)
N#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800U)
N
N/*!< AHB1 peripherals */
N#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000U)
N#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400U)
N#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800U)
N#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00U)
N#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000U)
N#define GPIOF_BASE            (AHB1PERIPH_BASE + 0x1400U)
N#define GPIOG_BASE            (AHB1PERIPH_BASE + 0x1800U)
N#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00U)
N#define GPIOI_BASE            (AHB1PERIPH_BASE + 0x2000U)
N#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000U)
N#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800U)
N#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00U)
N#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000U)
N#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010U)
N#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028U)
N#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040U)
N#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058U)
N#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070U)
N#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088U)
N#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0U)
N#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8U)
N#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400U)
N#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010U)
N#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028U)
N#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040U)
N#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058U)
N#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070U)
N#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088U)
N#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0U)
N#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8U)
N
N/*!< AHB2 peripherals */
N#define RNG_BASE              (AHB2PERIPH_BASE + 0x60800U)
N
N/*!< FSMC Bankx registers base address */
N#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000U)
N#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104U)
N#define FSMC_Bank2_3_R_BASE   (FSMC_R_BASE + 0x0060U)
N#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0U)
N
N
N/*!< Debug MCU registers base address */
N#define DBGMCU_BASE           0xE0042000U
N/*!< USB registers base address */
N#define USB_OTG_HS_PERIPH_BASE               0x40040000U
N#define USB_OTG_FS_PERIPH_BASE               0x50000000U
N
N#define USB_OTG_GLOBAL_BASE                  0x000U
N#define USB_OTG_DEVICE_BASE                  0x800U
N#define USB_OTG_IN_ENDPOINT_BASE             0x900U
N#define USB_OTG_OUT_ENDPOINT_BASE            0xB00U
N#define USB_OTG_EP_REG_SIZE                  0x20U
N#define USB_OTG_HOST_BASE                    0x400U
N#define USB_OTG_HOST_PORT_BASE               0x440U
N#define USB_OTG_HOST_CHANNEL_BASE            0x500U
N#define USB_OTG_HOST_CHANNEL_SIZE            0x20U
N#define USB_OTG_PCGCCTL_BASE                 0xE00U
N#define USB_OTG_FIFO_BASE                    0x1000U
N#define USB_OTG_FIFO_SIZE                    0x1000U
N
N#define UID_BASE                     0x1FFF7A10U           /*!< Unique device ID register base address */
N#define FLASHSIZE_BASE               0x1FFF7A22U           /*!< FLASH Size register base address       */
N#define PACKAGE_BASE                 0x1FFF7BF0U           /*!< Package size register base address     */
N/**
N  * @}
N  */
N
N/** @addtogroup Peripheral_declaration
N  * @{
N  */  
N#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
N#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
N#define TIM4                ((TIM_TypeDef *) TIM4_BASE)
N#define TIM5                ((TIM_TypeDef *) TIM5_BASE)
N#define TIM6                ((TIM_TypeDef *) TIM6_BASE)
N#define TIM7                ((TIM_TypeDef *) TIM7_BASE)
N#define TIM12               ((TIM_TypeDef *) TIM12_BASE)
N#define TIM13               ((TIM_TypeDef *) TIM13_BASE)
N#define TIM14               ((TIM_TypeDef *) TIM14_BASE)
N#define RTC                 ((RTC_TypeDef *) RTC_BASE)
N#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
N#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
N#define I2S2ext             ((SPI_TypeDef *) I2S2ext_BASE)
N#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
N#define SPI3                ((SPI_TypeDef *) SPI3_BASE)
N#define I2S3ext             ((SPI_TypeDef *) I2S3ext_BASE)
N#define USART2              ((USART_TypeDef *) USART2_BASE)
N#define USART3              ((USART_TypeDef *) USART3_BASE)
N#define UART4               ((USART_TypeDef *) UART4_BASE)
N#define UART5               ((USART_TypeDef *) UART5_BASE)
N#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
N#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
N#define I2C3                ((I2C_TypeDef *) I2C3_BASE)
N#define CAN1                ((CAN_TypeDef *) CAN1_BASE)
N#define CAN2                ((CAN_TypeDef *) CAN2_BASE)
N#define PWR                 ((PWR_TypeDef *) PWR_BASE)
N#define DAC1                ((DAC_TypeDef *) DAC_BASE)
N#define DAC                 ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */
N#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
N#define TIM8                ((TIM_TypeDef *) TIM8_BASE)
N#define USART1              ((USART_TypeDef *) USART1_BASE)
N#define USART6              ((USART_TypeDef *) USART6_BASE)
N#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
N#define ADC2                ((ADC_TypeDef *) ADC2_BASE)
N#define ADC3                ((ADC_TypeDef *) ADC3_BASE)
N#define ADC123_COMMON       ((ADC_Common_TypeDef *) ADC123_COMMON_BASE)
N/* Legacy define */
N#define ADC                  ADC123_COMMON
N#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)
N#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
N#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
N#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
N#define TIM9                ((TIM_TypeDef *) TIM9_BASE)
N#define TIM10               ((TIM_TypeDef *) TIM10_BASE)
N#define TIM11               ((TIM_TypeDef *) TIM11_BASE)
N#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
N#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
N#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
N#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
N#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
N#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
N#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)
N#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)
N#define GPIOI               ((GPIO_TypeDef *) GPIOI_BASE)
N#define CRC                 ((CRC_TypeDef *) CRC_BASE)
N#define RCC                 ((RCC_TypeDef *) RCC_BASE)
N#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
N#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
N#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
N#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
N#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
N#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
N#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
N#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
N#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
N#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
N#define DMA2                ((DMA_TypeDef *) DMA2_BASE)
N#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
N#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
N#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
N#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
N#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
N#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
N#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
N#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
N#define RNG                 ((RNG_TypeDef *) RNG_BASE)
N#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
N#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
N#define FSMC_Bank2_3        ((FSMC_Bank2_3_TypeDef *) FSMC_Bank2_3_R_BASE)
N#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
N#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)
N#define USB_OTG_FS          ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
N#define USB_OTG_HS          ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)
N
N/**
N  * @}
N  */
N
N/** @addtogroup Exported_constants
N  * @{
N  */
N  
N  /** @addtogroup Peripheral_Registers_Bits_Definition
N  * @{
N  */
N    
N/******************************************************************************/
N/*                         Peripheral Registers_Bits_Definition               */
N/******************************************************************************/
N
N/******************************************************************************/
N/*                                                                            */
N/*                        Analog to Digital Converter                         */
N/*                                                                            */
N/******************************************************************************/
N/*
N * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
N */
N#define ADC_MULTIMODE_SUPPORT                                                  /*!<ADC Multimode feature available on specific devices */
N
N/********************  Bit definition for ADC_SR register  ********************/
N#define ADC_SR_AWD_Pos            (0U)                                         
N#define ADC_SR_AWD_Msk            (0x1U << ADC_SR_AWD_Pos)                     /*!< 0x00000001 */
N#define ADC_SR_AWD                ADC_SR_AWD_Msk                               /*!<Analog watchdog flag */
N#define ADC_SR_EOC_Pos            (1U)                                         
N#define ADC_SR_EOC_Msk            (0x1U << ADC_SR_EOC_Pos)                     /*!< 0x00000002 */
N#define ADC_SR_EOC                ADC_SR_EOC_Msk                               /*!<End of conversion */
N#define ADC_SR_JEOC_Pos           (2U)                                         
N#define ADC_SR_JEOC_Msk           (0x1U << ADC_SR_JEOC_Pos)                    /*!< 0x00000004 */
N#define ADC_SR_JEOC               ADC_SR_JEOC_Msk                              /*!<Injected channel end of conversion */
N#define ADC_SR_JSTRT_Pos          (3U)                                         
N#define ADC_SR_JSTRT_Msk          (0x1U << ADC_SR_JSTRT_Pos)                   /*!< 0x00000008 */
N#define ADC_SR_JSTRT              ADC_SR_JSTRT_Msk                             /*!<Injected channel Start flag */
N#define ADC_SR_STRT_Pos           (4U)                                         
N#define ADC_SR_STRT_Msk           (0x1U << ADC_SR_STRT_Pos)                    /*!< 0x00000010 */
N#define ADC_SR_STRT               ADC_SR_STRT_Msk                              /*!<Regular channel Start flag */
N#define ADC_SR_OVR_Pos            (5U)                                         
N#define ADC_SR_OVR_Msk            (0x1U << ADC_SR_OVR_Pos)                     /*!< 0x00000020 */
N#define ADC_SR_OVR                ADC_SR_OVR_Msk                               /*!<Overrun flag */
N
N/*******************  Bit definition for ADC_CR1 register  ********************/
N#define ADC_CR1_AWDCH_Pos         (0U)                                         
N#define ADC_CR1_AWDCH_Msk         (0x1FU << ADC_CR1_AWDCH_Pos)                 /*!< 0x0000001F */
N#define ADC_CR1_AWDCH             ADC_CR1_AWDCH_Msk                            /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
N#define ADC_CR1_AWDCH_0           (0x01U << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000001 */
N#define ADC_CR1_AWDCH_1           (0x02U << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000002 */
N#define ADC_CR1_AWDCH_2           (0x04U << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000004 */
N#define ADC_CR1_AWDCH_3           (0x08U << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000008 */
N#define ADC_CR1_AWDCH_4           (0x10U << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000010 */
N#define ADC_CR1_EOCIE_Pos         (5U)                                         
N#define ADC_CR1_EOCIE_Msk         (0x1U << ADC_CR1_EOCIE_Pos)                  /*!< 0x00000020 */
N#define ADC_CR1_EOCIE             ADC_CR1_EOCIE_Msk                            /*!<Interrupt enable for EOC */
N#define ADC_CR1_AWDIE_Pos         (6U)                                         
N#define ADC_CR1_AWDIE_Msk         (0x1U << ADC_CR1_AWDIE_Pos)                  /*!< 0x00000040 */
N#define ADC_CR1_AWDIE             ADC_CR1_AWDIE_Msk                            /*!<AAnalog Watchdog interrupt enable */
N#define ADC_CR1_JEOCIE_Pos        (7U)                                         
N#define ADC_CR1_JEOCIE_Msk        (0x1U << ADC_CR1_JEOCIE_Pos)                 /*!< 0x00000080 */
N#define ADC_CR1_JEOCIE            ADC_CR1_JEOCIE_Msk                           /*!<Interrupt enable for injected channels */
N#define ADC_CR1_SCAN_Pos          (8U)                                         
N#define ADC_CR1_SCAN_Msk          (0x1U << ADC_CR1_SCAN_Pos)                   /*!< 0x00000100 */
N#define ADC_CR1_SCAN              ADC_CR1_SCAN_Msk                             /*!<Scan mode */
N#define ADC_CR1_AWDSGL_Pos        (9U)                                         
N#define ADC_CR1_AWDSGL_Msk        (0x1U << ADC_CR1_AWDSGL_Pos)                 /*!< 0x00000200 */
N#define ADC_CR1_AWDSGL            ADC_CR1_AWDSGL_Msk                           /*!<Enable the watchdog on a single channel in scan mode */
N#define ADC_CR1_JAUTO_Pos         (10U)                                        
N#define ADC_CR1_JAUTO_Msk         (0x1U << ADC_CR1_JAUTO_Pos)                  /*!< 0x00000400 */
N#define ADC_CR1_JAUTO             ADC_CR1_JAUTO_Msk                            /*!<Automatic injected group conversion */
N#define ADC_CR1_DISCEN_Pos        (11U)                                        
N#define ADC_CR1_DISCEN_Msk        (0x1U << ADC_CR1_DISCEN_Pos)                 /*!< 0x00000800 */
N#define ADC_CR1_DISCEN            ADC_CR1_DISCEN_Msk                           /*!<Discontinuous mode on regular channels */
N#define ADC_CR1_JDISCEN_Pos       (12U)                                        
N#define ADC_CR1_JDISCEN_Msk       (0x1U << ADC_CR1_JDISCEN_Pos)                /*!< 0x00001000 */
N#define ADC_CR1_JDISCEN           ADC_CR1_JDISCEN_Msk                          /*!<Discontinuous mode on injected channels */
N#define ADC_CR1_DISCNUM_Pos       (13U)                                        
N#define ADC_CR1_DISCNUM_Msk       (0x7U << ADC_CR1_DISCNUM_Pos)                /*!< 0x0000E000 */
N#define ADC_CR1_DISCNUM           ADC_CR1_DISCNUM_Msk                          /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
N#define ADC_CR1_DISCNUM_0         (0x1U << ADC_CR1_DISCNUM_Pos)                /*!< 0x00002000 */
N#define ADC_CR1_DISCNUM_1         (0x2U << ADC_CR1_DISCNUM_Pos)                /*!< 0x00004000 */
N#define ADC_CR1_DISCNUM_2         (0x4U << ADC_CR1_DISCNUM_Pos)                /*!< 0x00008000 */
N#define ADC_CR1_JAWDEN_Pos        (22U)                                        
N#define ADC_CR1_JAWDEN_Msk        (0x1U << ADC_CR1_JAWDEN_Pos)                 /*!< 0x00400000 */
N#define ADC_CR1_JAWDEN            ADC_CR1_JAWDEN_Msk                           /*!<Analog watchdog enable on injected channels */
N#define ADC_CR1_AWDEN_Pos         (23U)                                        
N#define ADC_CR1_AWDEN_Msk         (0x1U << ADC_CR1_AWDEN_Pos)                  /*!< 0x00800000 */
N#define ADC_CR1_AWDEN             ADC_CR1_AWDEN_Msk                            /*!<Analog watchdog enable on regular channels */
N#define ADC_CR1_RES_Pos           (24U)                                        
N#define ADC_CR1_RES_Msk           (0x3U << ADC_CR1_RES_Pos)                    /*!< 0x03000000 */
N#define ADC_CR1_RES               ADC_CR1_RES_Msk                              /*!<RES[2:0] bits (Resolution) */
N#define ADC_CR1_RES_0             (0x1U << ADC_CR1_RES_Pos)                    /*!< 0x01000000 */
N#define ADC_CR1_RES_1             (0x2U << ADC_CR1_RES_Pos)                    /*!< 0x02000000 */
N#define ADC_CR1_OVRIE_Pos         (26U)                                        
N#define ADC_CR1_OVRIE_Msk         (0x1U << ADC_CR1_OVRIE_Pos)                  /*!< 0x04000000 */
N#define ADC_CR1_OVRIE             ADC_CR1_OVRIE_Msk                            /*!<overrun interrupt enable */
N  
N/*******************  Bit definition for ADC_CR2 register  ********************/
N#define ADC_CR2_ADON_Pos          (0U)                                         
N#define ADC_CR2_ADON_Msk          (0x1U << ADC_CR2_ADON_Pos)                   /*!< 0x00000001 */
N#define ADC_CR2_ADON              ADC_CR2_ADON_Msk                             /*!<A/D Converter ON / OFF */
N#define ADC_CR2_CONT_Pos          (1U)                                         
N#define ADC_CR2_CONT_Msk          (0x1U << ADC_CR2_CONT_Pos)                   /*!< 0x00000002 */
N#define ADC_CR2_CONT              ADC_CR2_CONT_Msk                             /*!<Continuous Conversion */
N#define ADC_CR2_DMA_Pos           (8U)                                         
N#define ADC_CR2_DMA_Msk           (0x1U << ADC_CR2_DMA_Pos)                    /*!< 0x00000100 */
N#define ADC_CR2_DMA               ADC_CR2_DMA_Msk                              /*!<Direct Memory access mode */
N#define ADC_CR2_DDS_Pos           (9U)                                         
N#define ADC_CR2_DDS_Msk           (0x1U << ADC_CR2_DDS_Pos)                    /*!< 0x00000200 */
N#define ADC_CR2_DDS               ADC_CR2_DDS_Msk                              /*!<DMA disable selection (Single ADC) */
N#define ADC_CR2_EOCS_Pos          (10U)                                        
N#define ADC_CR2_EOCS_Msk          (0x1U << ADC_CR2_EOCS_Pos)                   /*!< 0x00000400 */
N#define ADC_CR2_EOCS              ADC_CR2_EOCS_Msk                             /*!<End of conversion selection */
N#define ADC_CR2_ALIGN_Pos         (11U)                                        
N#define ADC_CR2_ALIGN_Msk         (0x1U << ADC_CR2_ALIGN_Pos)                  /*!< 0x00000800 */
N#define ADC_CR2_ALIGN             ADC_CR2_ALIGN_Msk                            /*!<Data Alignment */
N#define ADC_CR2_JEXTSEL_Pos       (16U)                                        
N#define ADC_CR2_JEXTSEL_Msk       (0xFU << ADC_CR2_JEXTSEL_Pos)                /*!< 0x000F0000 */
N#define ADC_CR2_JEXTSEL           ADC_CR2_JEXTSEL_Msk                          /*!<JEXTSEL[3:0] bits (External event select for injected group) */
N#define ADC_CR2_JEXTSEL_0         (0x1U << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00010000 */
N#define ADC_CR2_JEXTSEL_1         (0x2U << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00020000 */
N#define ADC_CR2_JEXTSEL_2         (0x4U << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00040000 */
N#define ADC_CR2_JEXTSEL_3         (0x8U << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00080000 */
N#define ADC_CR2_JEXTEN_Pos        (20U)                                        
N#define ADC_CR2_JEXTEN_Msk        (0x3U << ADC_CR2_JEXTEN_Pos)                 /*!< 0x00300000 */
N#define ADC_CR2_JEXTEN            ADC_CR2_JEXTEN_Msk                           /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
N#define ADC_CR2_JEXTEN_0          (0x1U << ADC_CR2_JEXTEN_Pos)                 /*!< 0x00100000 */
N#define ADC_CR2_JEXTEN_1          (0x2U << ADC_CR2_JEXTEN_Pos)                 /*!< 0x00200000 */
N#define ADC_CR2_JSWSTART_Pos      (22U)                                        
N#define ADC_CR2_JSWSTART_Msk      (0x1U << ADC_CR2_JSWSTART_Pos)               /*!< 0x00400000 */
N#define ADC_CR2_JSWSTART          ADC_CR2_JSWSTART_Msk                         /*!<Start Conversion of injected channels */
N#define ADC_CR2_EXTSEL_Pos        (24U)                                        
N#define ADC_CR2_EXTSEL_Msk        (0xFU << ADC_CR2_EXTSEL_Pos)                 /*!< 0x0F000000 */
N#define ADC_CR2_EXTSEL            ADC_CR2_EXTSEL_Msk                           /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
N#define ADC_CR2_EXTSEL_0          (0x1U << ADC_CR2_EXTSEL_Pos)                 /*!< 0x01000000 */
N#define ADC_CR2_EXTSEL_1          (0x2U << ADC_CR2_EXTSEL_Pos)                 /*!< 0x02000000 */
N#define ADC_CR2_EXTSEL_2          (0x4U << ADC_CR2_EXTSEL_Pos)                 /*!< 0x04000000 */
N#define ADC_CR2_EXTSEL_3          (0x8U << ADC_CR2_EXTSEL_Pos)                 /*!< 0x08000000 */
N#define ADC_CR2_EXTEN_Pos         (28U)                                        
N#define ADC_CR2_EXTEN_Msk         (0x3U << ADC_CR2_EXTEN_Pos)                  /*!< 0x30000000 */
N#define ADC_CR2_EXTEN             ADC_CR2_EXTEN_Msk                            /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
N#define ADC_CR2_EXTEN_0           (0x1U << ADC_CR2_EXTEN_Pos)                  /*!< 0x10000000 */
N#define ADC_CR2_EXTEN_1           (0x2U << ADC_CR2_EXTEN_Pos)                  /*!< 0x20000000 */
N#define ADC_CR2_SWSTART_Pos       (30U)                                        
N#define ADC_CR2_SWSTART_Msk       (0x1U << ADC_CR2_SWSTART_Pos)                /*!< 0x40000000 */
N#define ADC_CR2_SWSTART           ADC_CR2_SWSTART_Msk                          /*!<Start Conversion of regular channels */
N
N/******************  Bit definition for ADC_SMPR1 register  *******************/
N#define ADC_SMPR1_SMP10_Pos       (0U)                                         
N#define ADC_SMPR1_SMP10_Msk       (0x7U << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000007 */
N#define ADC_SMPR1_SMP10           ADC_SMPR1_SMP10_Msk                          /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
N#define ADC_SMPR1_SMP10_0         (0x1U << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000001 */
N#define ADC_SMPR1_SMP10_1         (0x2U << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000002 */
N#define ADC_SMPR1_SMP10_2         (0x4U << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000004 */
N#define ADC_SMPR1_SMP11_Pos       (3U)                                         
N#define ADC_SMPR1_SMP11_Msk       (0x7U << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000038 */
N#define ADC_SMPR1_SMP11           ADC_SMPR1_SMP11_Msk                          /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
N#define ADC_SMPR1_SMP11_0         (0x1U << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000008 */
N#define ADC_SMPR1_SMP11_1         (0x2U << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000010 */
N#define ADC_SMPR1_SMP11_2         (0x4U << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000020 */
N#define ADC_SMPR1_SMP12_Pos       (6U)                                         
N#define ADC_SMPR1_SMP12_Msk       (0x7U << ADC_SMPR1_SMP12_Pos)                /*!< 0x000001C0 */
N#define ADC_SMPR1_SMP12           ADC_SMPR1_SMP12_Msk                          /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
N#define ADC_SMPR1_SMP12_0         (0x1U << ADC_SMPR1_SMP12_Pos)                /*!< 0x00000040 */
N#define ADC_SMPR1_SMP12_1         (0x2U << ADC_SMPR1_SMP12_Pos)                /*!< 0x00000080 */
N#define ADC_SMPR1_SMP12_2         (0x4U << ADC_SMPR1_SMP12_Pos)                /*!< 0x00000100 */
N#define ADC_SMPR1_SMP13_Pos       (9U)                                         
N#define ADC_SMPR1_SMP13_Msk       (0x7U << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000E00 */
N#define ADC_SMPR1_SMP13           ADC_SMPR1_SMP13_Msk                          /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
N#define ADC_SMPR1_SMP13_0         (0x1U << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000200 */
N#define ADC_SMPR1_SMP13_1         (0x2U << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000400 */
N#define ADC_SMPR1_SMP13_2         (0x4U << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000800 */
N#define ADC_SMPR1_SMP14_Pos       (12U)                                        
N#define ADC_SMPR1_SMP14_Msk       (0x7U << ADC_SMPR1_SMP14_Pos)                /*!< 0x00007000 */
N#define ADC_SMPR1_SMP14           ADC_SMPR1_SMP14_Msk                          /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
N#define ADC_SMPR1_SMP14_0         (0x1U << ADC_SMPR1_SMP14_Pos)                /*!< 0x00001000 */
N#define ADC_SMPR1_SMP14_1         (0x2U << ADC_SMPR1_SMP14_Pos)                /*!< 0x00002000 */
N#define ADC_SMPR1_SMP14_2         (0x4U << ADC_SMPR1_SMP14_Pos)                /*!< 0x00004000 */
N#define ADC_SMPR1_SMP15_Pos       (15U)                                        
N#define ADC_SMPR1_SMP15_Msk       (0x7U << ADC_SMPR1_SMP15_Pos)                /*!< 0x00038000 */
N#define ADC_SMPR1_SMP15           ADC_SMPR1_SMP15_Msk                          /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
N#define ADC_SMPR1_SMP15_0         (0x1U << ADC_SMPR1_SMP15_Pos)                /*!< 0x00008000 */
N#define ADC_SMPR1_SMP15_1         (0x2U << ADC_SMPR1_SMP15_Pos)                /*!< 0x00010000 */
N#define ADC_SMPR1_SMP15_2         (0x4U << ADC_SMPR1_SMP15_Pos)                /*!< 0x00020000 */
N#define ADC_SMPR1_SMP16_Pos       (18U)                                        
N#define ADC_SMPR1_SMP16_Msk       (0x7U << ADC_SMPR1_SMP16_Pos)                /*!< 0x001C0000 */
N#define ADC_SMPR1_SMP16           ADC_SMPR1_SMP16_Msk                          /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
N#define ADC_SMPR1_SMP16_0         (0x1U << ADC_SMPR1_SMP16_Pos)                /*!< 0x00040000 */
N#define ADC_SMPR1_SMP16_1         (0x2U << ADC_SMPR1_SMP16_Pos)                /*!< 0x00080000 */
N#define ADC_SMPR1_SMP16_2         (0x4U << ADC_SMPR1_SMP16_Pos)                /*!< 0x00100000 */
N#define ADC_SMPR1_SMP17_Pos       (21U)                                        
N#define ADC_SMPR1_SMP17_Msk       (0x7U << ADC_SMPR1_SMP17_Pos)                /*!< 0x00E00000 */
N#define ADC_SMPR1_SMP17           ADC_SMPR1_SMP17_Msk                          /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
N#define ADC_SMPR1_SMP17_0         (0x1U << ADC_SMPR1_SMP17_Pos)                /*!< 0x00200000 */
N#define ADC_SMPR1_SMP17_1         (0x2U << ADC_SMPR1_SMP17_Pos)                /*!< 0x00400000 */
N#define ADC_SMPR1_SMP17_2         (0x4U << ADC_SMPR1_SMP17_Pos)                /*!< 0x00800000 */
N#define ADC_SMPR1_SMP18_Pos       (24U)                                        
N#define ADC_SMPR1_SMP18_Msk       (0x7U << ADC_SMPR1_SMP18_Pos)                /*!< 0x07000000 */
N#define ADC_SMPR1_SMP18           ADC_SMPR1_SMP18_Msk                          /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
N#define ADC_SMPR1_SMP18_0         (0x1U << ADC_SMPR1_SMP18_Pos)                /*!< 0x01000000 */
N#define ADC_SMPR1_SMP18_1         (0x2U << ADC_SMPR1_SMP18_Pos)                /*!< 0x02000000 */
N#define ADC_SMPR1_SMP18_2         (0x4U << ADC_SMPR1_SMP18_Pos)                /*!< 0x04000000 */
N
N/******************  Bit definition for ADC_SMPR2 register  *******************/
N#define ADC_SMPR2_SMP0_Pos        (0U)                                         
N#define ADC_SMPR2_SMP0_Msk        (0x7U << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000007 */
N#define ADC_SMPR2_SMP0            ADC_SMPR2_SMP0_Msk                           /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
N#define ADC_SMPR2_SMP0_0          (0x1U << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000001 */
N#define ADC_SMPR2_SMP0_1          (0x2U << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000002 */
N#define ADC_SMPR2_SMP0_2          (0x4U << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000004 */
N#define ADC_SMPR2_SMP1_Pos        (3U)                                         
N#define ADC_SMPR2_SMP1_Msk        (0x7U << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000038 */
N#define ADC_SMPR2_SMP1            ADC_SMPR2_SMP1_Msk                           /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
N#define ADC_SMPR2_SMP1_0          (0x1U << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000008 */
N#define ADC_SMPR2_SMP1_1          (0x2U << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000010 */
N#define ADC_SMPR2_SMP1_2          (0x4U << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000020 */
N#define ADC_SMPR2_SMP2_Pos        (6U)                                         
N#define ADC_SMPR2_SMP2_Msk        (0x7U << ADC_SMPR2_SMP2_Pos)                 /*!< 0x000001C0 */
N#define ADC_SMPR2_SMP2            ADC_SMPR2_SMP2_Msk                           /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
N#define ADC_SMPR2_SMP2_0          (0x1U << ADC_SMPR2_SMP2_Pos)                 /*!< 0x00000040 */
N#define ADC_SMPR2_SMP2_1          (0x2U << ADC_SMPR2_SMP2_Pos)                 /*!< 0x00000080 */
N#define ADC_SMPR2_SMP2_2          (0x4U << ADC_SMPR2_SMP2_Pos)                 /*!< 0x00000100 */
N#define ADC_SMPR2_SMP3_Pos        (9U)                                         
N#define ADC_SMPR2_SMP3_Msk        (0x7U << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000E00 */
N#define ADC_SMPR2_SMP3            ADC_SMPR2_SMP3_Msk                           /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
N#define ADC_SMPR2_SMP3_0          (0x1U << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000200 */
N#define ADC_SMPR2_SMP3_1          (0x2U << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000400 */
N#define ADC_SMPR2_SMP3_2          (0x4U << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000800 */
N#define ADC_SMPR2_SMP4_Pos        (12U)                                        
N#define ADC_SMPR2_SMP4_Msk        (0x7U << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00007000 */
N#define ADC_SMPR2_SMP4            ADC_SMPR2_SMP4_Msk                           /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
N#define ADC_SMPR2_SMP4_0          (0x1U << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00001000 */
N#define ADC_SMPR2_SMP4_1          (0x2U << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00002000 */
N#define ADC_SMPR2_SMP4_2          (0x4U << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00004000 */
N#define ADC_SMPR2_SMP5_Pos        (15U)                                        
N#define ADC_SMPR2_SMP5_Msk        (0x7U << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00038000 */
N#define ADC_SMPR2_SMP5            ADC_SMPR2_SMP5_Msk                           /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
N#define ADC_SMPR2_SMP5_0          (0x1U << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00008000 */
N#define ADC_SMPR2_SMP5_1          (0x2U << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00010000 */
N#define ADC_SMPR2_SMP5_2          (0x4U << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00020000 */
N#define ADC_SMPR2_SMP6_Pos        (18U)                                        
N#define ADC_SMPR2_SMP6_Msk        (0x7U << ADC_SMPR2_SMP6_Pos)                 /*!< 0x001C0000 */
N#define ADC_SMPR2_SMP6            ADC_SMPR2_SMP6_Msk                           /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
N#define ADC_SMPR2_SMP6_0          (0x1U << ADC_SMPR2_SMP6_Pos)                 /*!< 0x00040000 */
N#define ADC_SMPR2_SMP6_1          (0x2U << ADC_SMPR2_SMP6_Pos)                 /*!< 0x00080000 */
N#define ADC_SMPR2_SMP6_2          (0x4U << ADC_SMPR2_SMP6_Pos)                 /*!< 0x00100000 */
N#define ADC_SMPR2_SMP7_Pos        (21U)                                        
N#define ADC_SMPR2_SMP7_Msk        (0x7U << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00E00000 */
N#define ADC_SMPR2_SMP7            ADC_SMPR2_SMP7_Msk                           /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
N#define ADC_SMPR2_SMP7_0          (0x1U << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00200000 */
N#define ADC_SMPR2_SMP7_1          (0x2U << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00400000 */
N#define ADC_SMPR2_SMP7_2          (0x4U << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00800000 */
N#define ADC_SMPR2_SMP8_Pos        (24U)                                        
N#define ADC_SMPR2_SMP8_Msk        (0x7U << ADC_SMPR2_SMP8_Pos)                 /*!< 0x07000000 */
N#define ADC_SMPR2_SMP8            ADC_SMPR2_SMP8_Msk                           /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
N#define ADC_SMPR2_SMP8_0          (0x1U << ADC_SMPR2_SMP8_Pos)                 /*!< 0x01000000 */
N#define ADC_SMPR2_SMP8_1          (0x2U << ADC_SMPR2_SMP8_Pos)                 /*!< 0x02000000 */
N#define ADC_SMPR2_SMP8_2          (0x4U << ADC_SMPR2_SMP8_Pos)                 /*!< 0x04000000 */
N#define ADC_SMPR2_SMP9_Pos        (27U)                                        
N#define ADC_SMPR2_SMP9_Msk        (0x7U << ADC_SMPR2_SMP9_Pos)                 /*!< 0x38000000 */
N#define ADC_SMPR2_SMP9            ADC_SMPR2_SMP9_Msk                           /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
N#define ADC_SMPR2_SMP9_0          (0x1U << ADC_SMPR2_SMP9_Pos)                 /*!< 0x08000000 */
N#define ADC_SMPR2_SMP9_1          (0x2U << ADC_SMPR2_SMP9_Pos)                 /*!< 0x10000000 */
N#define ADC_SMPR2_SMP9_2          (0x4U << ADC_SMPR2_SMP9_Pos)                 /*!< 0x20000000 */
N
N/******************  Bit definition for ADC_JOFR1 register  *******************/
N#define ADC_JOFR1_JOFFSET1_Pos    (0U)                                         
N#define ADC_JOFR1_JOFFSET1_Msk    (0xFFFU << ADC_JOFR1_JOFFSET1_Pos)           /*!< 0x00000FFF */
N#define ADC_JOFR1_JOFFSET1        ADC_JOFR1_JOFFSET1_Msk                       /*!<Data offset for injected channel 1 */
N
N/******************  Bit definition for ADC_JOFR2 register  *******************/
N#define ADC_JOFR2_JOFFSET2_Pos    (0U)                                         
N#define ADC_JOFR2_JOFFSET2_Msk    (0xFFFU << ADC_JOFR2_JOFFSET2_Pos)           /*!< 0x00000FFF */
N#define ADC_JOFR2_JOFFSET2        ADC_JOFR2_JOFFSET2_Msk                       /*!<Data offset for injected channel 2 */
N
N/******************  Bit definition for ADC_JOFR3 register  *******************/
N#define ADC_JOFR3_JOFFSET3_Pos    (0U)                                         
N#define ADC_JOFR3_JOFFSET3_Msk    (0xFFFU << ADC_JOFR3_JOFFSET3_Pos)           /*!< 0x00000FFF */
N#define ADC_JOFR3_JOFFSET3        ADC_JOFR3_JOFFSET3_Msk                       /*!<Data offset for injected channel 3 */
N
N/******************  Bit definition for ADC_JOFR4 register  *******************/
N#define ADC_JOFR4_JOFFSET4_Pos    (0U)                                         
N#define ADC_JOFR4_JOFFSET4_Msk    (0xFFFU << ADC_JOFR4_JOFFSET4_Pos)           /*!< 0x00000FFF */
N#define ADC_JOFR4_JOFFSET4        ADC_JOFR4_JOFFSET4_Msk                       /*!<Data offset for injected channel 4 */
N
N/*******************  Bit definition for ADC_HTR register  ********************/
N#define ADC_HTR_HT_Pos            (0U)                                         
N#define ADC_HTR_HT_Msk            (0xFFFU << ADC_HTR_HT_Pos)                   /*!< 0x00000FFF */
N#define ADC_HTR_HT                ADC_HTR_HT_Msk                               /*!<Analog watchdog high threshold */
N
N/*******************  Bit definition for ADC_LTR register  ********************/
N#define ADC_LTR_LT_Pos            (0U)                                         
N#define ADC_LTR_LT_Msk            (0xFFFU << ADC_LTR_LT_Pos)                   /*!< 0x00000FFF */
N#define ADC_LTR_LT                ADC_LTR_LT_Msk                               /*!<Analog watchdog low threshold */
N
N/*******************  Bit definition for ADC_SQR1 register  *******************/
N#define ADC_SQR1_SQ13_Pos         (0U)                                         
N#define ADC_SQR1_SQ13_Msk         (0x1FU << ADC_SQR1_SQ13_Pos)                 /*!< 0x0000001F */
N#define ADC_SQR1_SQ13             ADC_SQR1_SQ13_Msk                            /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
N#define ADC_SQR1_SQ13_0           (0x01U << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000001 */
N#define ADC_SQR1_SQ13_1           (0x02U << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000002 */
N#define ADC_SQR1_SQ13_2           (0x04U << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000004 */
N#define ADC_SQR1_SQ13_3           (0x08U << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000008 */
N#define ADC_SQR1_SQ13_4           (0x10U << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000010 */
N#define ADC_SQR1_SQ14_Pos         (5U)                                         
N#define ADC_SQR1_SQ14_Msk         (0x1FU << ADC_SQR1_SQ14_Pos)                 /*!< 0x000003E0 */
N#define ADC_SQR1_SQ14             ADC_SQR1_SQ14_Msk                            /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
N#define ADC_SQR1_SQ14_0           (0x01U << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000020 */
N#define ADC_SQR1_SQ14_1           (0x02U << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000040 */
N#define ADC_SQR1_SQ14_2           (0x04U << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000080 */
N#define ADC_SQR1_SQ14_3           (0x08U << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000100 */
N#define ADC_SQR1_SQ14_4           (0x10U << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000200 */
N#define ADC_SQR1_SQ15_Pos         (10U)                                        
N#define ADC_SQR1_SQ15_Msk         (0x1FU << ADC_SQR1_SQ15_Pos)                 /*!< 0x00007C00 */
N#define ADC_SQR1_SQ15             ADC_SQR1_SQ15_Msk                            /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
N#define ADC_SQR1_SQ15_0           (0x01U << ADC_SQR1_SQ15_Pos)                 /*!< 0x00000400 */
N#define ADC_SQR1_SQ15_1           (0x02U << ADC_SQR1_SQ15_Pos)                 /*!< 0x00000800 */
N#define ADC_SQR1_SQ15_2           (0x04U << ADC_SQR1_SQ15_Pos)                 /*!< 0x00001000 */
N#define ADC_SQR1_SQ15_3           (0x08U << ADC_SQR1_SQ15_Pos)                 /*!< 0x00002000 */
N#define ADC_SQR1_SQ15_4           (0x10U << ADC_SQR1_SQ15_Pos)                 /*!< 0x00004000 */
N#define ADC_SQR1_SQ16_Pos         (15U)                                        
N#define ADC_SQR1_SQ16_Msk         (0x1FU << ADC_SQR1_SQ16_Pos)                 /*!< 0x000F8000 */
N#define ADC_SQR1_SQ16             ADC_SQR1_SQ16_Msk                            /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
N#define ADC_SQR1_SQ16_0           (0x01U << ADC_SQR1_SQ16_Pos)                 /*!< 0x00008000 */
N#define ADC_SQR1_SQ16_1           (0x02U << ADC_SQR1_SQ16_Pos)                 /*!< 0x00010000 */
N#define ADC_SQR1_SQ16_2           (0x04U << ADC_SQR1_SQ16_Pos)                 /*!< 0x00020000 */
N#define ADC_SQR1_SQ16_3           (0x08U << ADC_SQR1_SQ16_Pos)                 /*!< 0x00040000 */
N#define ADC_SQR1_SQ16_4           (0x10U << ADC_SQR1_SQ16_Pos)                 /*!< 0x00080000 */
N#define ADC_SQR1_L_Pos            (20U)                                        
N#define ADC_SQR1_L_Msk            (0xFU << ADC_SQR1_L_Pos)                     /*!< 0x00F00000 */
N#define ADC_SQR1_L                ADC_SQR1_L_Msk                               /*!<L[3:0] bits (Regular channel sequence length) */
N#define ADC_SQR1_L_0              (0x1U << ADC_SQR1_L_Pos)                     /*!< 0x00100000 */
N#define ADC_SQR1_L_1              (0x2U << ADC_SQR1_L_Pos)                     /*!< 0x00200000 */
N#define ADC_SQR1_L_2              (0x4U << ADC_SQR1_L_Pos)                     /*!< 0x00400000 */
N#define ADC_SQR1_L_3              (0x8U << ADC_SQR1_L_Pos)                     /*!< 0x00800000 */
N
N/*******************  Bit definition for ADC_SQR2 register  *******************/
N#define ADC_SQR2_SQ7_Pos          (0U)                                         
N#define ADC_SQR2_SQ7_Msk          (0x1FU << ADC_SQR2_SQ7_Pos)                  /*!< 0x0000001F */
N#define ADC_SQR2_SQ7              ADC_SQR2_SQ7_Msk                             /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
N#define ADC_SQR2_SQ7_0            (0x01U << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000001 */
N#define ADC_SQR2_SQ7_1            (0x02U << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000002 */
N#define ADC_SQR2_SQ7_2            (0x04U << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000004 */
N#define ADC_SQR2_SQ7_3            (0x08U << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000008 */
N#define ADC_SQR2_SQ7_4            (0x10U << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000010 */
N#define ADC_SQR2_SQ8_Pos          (5U)                                         
N#define ADC_SQR2_SQ8_Msk          (0x1FU << ADC_SQR2_SQ8_Pos)                  /*!< 0x000003E0 */
N#define ADC_SQR2_SQ8              ADC_SQR2_SQ8_Msk                             /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
N#define ADC_SQR2_SQ8_0            (0x01U << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000020 */
N#define ADC_SQR2_SQ8_1            (0x02U << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000040 */
N#define ADC_SQR2_SQ8_2            (0x04U << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000080 */
N#define ADC_SQR2_SQ8_3            (0x08U << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000100 */
N#define ADC_SQR2_SQ8_4            (0x10U << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000200 */
N#define ADC_SQR2_SQ9_Pos          (10U)                                        
N#define ADC_SQR2_SQ9_Msk          (0x1FU << ADC_SQR2_SQ9_Pos)                  /*!< 0x00007C00 */
N#define ADC_SQR2_SQ9              ADC_SQR2_SQ9_Msk                             /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
N#define ADC_SQR2_SQ9_0            (0x01U << ADC_SQR2_SQ9_Pos)                  /*!< 0x00000400 */
N#define ADC_SQR2_SQ9_1            (0x02U << ADC_SQR2_SQ9_Pos)                  /*!< 0x00000800 */
N#define ADC_SQR2_SQ9_2            (0x04U << ADC_SQR2_SQ9_Pos)                  /*!< 0x00001000 */
N#define ADC_SQR2_SQ9_3            (0x08U << ADC_SQR2_SQ9_Pos)                  /*!< 0x00002000 */
N#define ADC_SQR2_SQ9_4            (0x10U << ADC_SQR2_SQ9_Pos)                  /*!< 0x00004000 */
N#define ADC_SQR2_SQ10_Pos         (15U)                                        
N#define ADC_SQR2_SQ10_Msk         (0x1FU << ADC_SQR2_SQ10_Pos)                 /*!< 0x000F8000 */
N#define ADC_SQR2_SQ10             ADC_SQR2_SQ10_Msk                            /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
N#define ADC_SQR2_SQ10_0           (0x01U << ADC_SQR2_SQ10_Pos)                 /*!< 0x00008000 */
N#define ADC_SQR2_SQ10_1           (0x02U << ADC_SQR2_SQ10_Pos)                 /*!< 0x00010000 */
N#define ADC_SQR2_SQ10_2           (0x04U << ADC_SQR2_SQ10_Pos)                 /*!< 0x00020000 */
N#define ADC_SQR2_SQ10_3           (0x08U << ADC_SQR2_SQ10_Pos)                 /*!< 0x00040000 */
N#define ADC_SQR2_SQ10_4           (0x10U << ADC_SQR2_SQ10_Pos)                 /*!< 0x00080000 */
N#define ADC_SQR2_SQ11_Pos         (20U)                                        
N#define ADC_SQR2_SQ11_Msk         (0x1FU << ADC_SQR2_SQ11_Pos)                 /*!< 0x01F00000 */
N#define ADC_SQR2_SQ11             ADC_SQR2_SQ11_Msk                            /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
N#define ADC_SQR2_SQ11_0           (0x01U << ADC_SQR2_SQ11_Pos)                 /*!< 0x00100000 */
N#define ADC_SQR2_SQ11_1           (0x02U << ADC_SQR2_SQ11_Pos)                 /*!< 0x00200000 */
N#define ADC_SQR2_SQ11_2           (0x04U << ADC_SQR2_SQ11_Pos)                 /*!< 0x00400000 */
N#define ADC_SQR2_SQ11_3           (0x08U << ADC_SQR2_SQ11_Pos)                 /*!< 0x00800000 */
N#define ADC_SQR2_SQ11_4           (0x10U << ADC_SQR2_SQ11_Pos)                 /*!< 0x01000000 */
N#define ADC_SQR2_SQ12_Pos         (25U)                                        
N#define ADC_SQR2_SQ12_Msk         (0x1FU << ADC_SQR2_SQ12_Pos)                 /*!< 0x3E000000 */
N#define ADC_SQR2_SQ12             ADC_SQR2_SQ12_Msk                            /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
N#define ADC_SQR2_SQ12_0           (0x01U << ADC_SQR2_SQ12_Pos)                 /*!< 0x02000000 */
N#define ADC_SQR2_SQ12_1           (0x02U << ADC_SQR2_SQ12_Pos)                 /*!< 0x04000000 */
N#define ADC_SQR2_SQ12_2           (0x04U << ADC_SQR2_SQ12_Pos)                 /*!< 0x08000000 */
N#define ADC_SQR2_SQ12_3           (0x08U << ADC_SQR2_SQ12_Pos)                 /*!< 0x10000000 */
N#define ADC_SQR2_SQ12_4           (0x10U << ADC_SQR2_SQ12_Pos)                 /*!< 0x20000000 */
N
N/*******************  Bit definition for ADC_SQR3 register  *******************/
N#define ADC_SQR3_SQ1_Pos          (0U)                                         
N#define ADC_SQR3_SQ1_Msk          (0x1FU << ADC_SQR3_SQ1_Pos)                  /*!< 0x0000001F */
N#define ADC_SQR3_SQ1              ADC_SQR3_SQ1_Msk                             /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
N#define ADC_SQR3_SQ1_0            (0x01U << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000001 */
N#define ADC_SQR3_SQ1_1            (0x02U << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000002 */
N#define ADC_SQR3_SQ1_2            (0x04U << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000004 */
N#define ADC_SQR3_SQ1_3            (0x08U << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000008 */
N#define ADC_SQR3_SQ1_4            (0x10U << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000010 */
N#define ADC_SQR3_SQ2_Pos          (5U)                                         
N#define ADC_SQR3_SQ2_Msk          (0x1FU << ADC_SQR3_SQ2_Pos)                  /*!< 0x000003E0 */
N#define ADC_SQR3_SQ2              ADC_SQR3_SQ2_Msk                             /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
N#define ADC_SQR3_SQ2_0            (0x01U << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000020 */
N#define ADC_SQR3_SQ2_1            (0x02U << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000040 */
N#define ADC_SQR3_SQ2_2            (0x04U << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000080 */
N#define ADC_SQR3_SQ2_3            (0x08U << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000100 */
N#define ADC_SQR3_SQ2_4            (0x10U << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000200 */
N#define ADC_SQR3_SQ3_Pos          (10U)                                        
N#define ADC_SQR3_SQ3_Msk          (0x1FU << ADC_SQR3_SQ3_Pos)                  /*!< 0x00007C00 */
N#define ADC_SQR3_SQ3              ADC_SQR3_SQ3_Msk                             /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
N#define ADC_SQR3_SQ3_0            (0x01U << ADC_SQR3_SQ3_Pos)                  /*!< 0x00000400 */
N#define ADC_SQR3_SQ3_1            (0x02U << ADC_SQR3_SQ3_Pos)                  /*!< 0x00000800 */
N#define ADC_SQR3_SQ3_2            (0x04U << ADC_SQR3_SQ3_Pos)                  /*!< 0x00001000 */
N#define ADC_SQR3_SQ3_3            (0x08U << ADC_SQR3_SQ3_Pos)                  /*!< 0x00002000 */
N#define ADC_SQR3_SQ3_4            (0x10U << ADC_SQR3_SQ3_Pos)                  /*!< 0x00004000 */
N#define ADC_SQR3_SQ4_Pos          (15U)                                        
N#define ADC_SQR3_SQ4_Msk          (0x1FU << ADC_SQR3_SQ4_Pos)                  /*!< 0x000F8000 */
N#define ADC_SQR3_SQ4              ADC_SQR3_SQ4_Msk                             /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
N#define ADC_SQR3_SQ4_0            (0x01U << ADC_SQR3_SQ4_Pos)                  /*!< 0x00008000 */
N#define ADC_SQR3_SQ4_1            (0x02U << ADC_SQR3_SQ4_Pos)                  /*!< 0x00010000 */
N#define ADC_SQR3_SQ4_2            (0x04U << ADC_SQR3_SQ4_Pos)                  /*!< 0x00020000 */
N#define ADC_SQR3_SQ4_3            (0x08U << ADC_SQR3_SQ4_Pos)                  /*!< 0x00040000 */
N#define ADC_SQR3_SQ4_4            (0x10U << ADC_SQR3_SQ4_Pos)                  /*!< 0x00080000 */
N#define ADC_SQR3_SQ5_Pos          (20U)                                        
N#define ADC_SQR3_SQ5_Msk          (0x1FU << ADC_SQR3_SQ5_Pos)                  /*!< 0x01F00000 */
N#define ADC_SQR3_SQ5              ADC_SQR3_SQ5_Msk                             /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
N#define ADC_SQR3_SQ5_0            (0x01U << ADC_SQR3_SQ5_Pos)                  /*!< 0x00100000 */
N#define ADC_SQR3_SQ5_1            (0x02U << ADC_SQR3_SQ5_Pos)                  /*!< 0x00200000 */
N#define ADC_SQR3_SQ5_2            (0x04U << ADC_SQR3_SQ5_Pos)                  /*!< 0x00400000 */
N#define ADC_SQR3_SQ5_3            (0x08U << ADC_SQR3_SQ5_Pos)                  /*!< 0x00800000 */
N#define ADC_SQR3_SQ5_4            (0x10U << ADC_SQR3_SQ5_Pos)                  /*!< 0x01000000 */
N#define ADC_SQR3_SQ6_Pos          (25U)                                        
N#define ADC_SQR3_SQ6_Msk          (0x1FU << ADC_SQR3_SQ6_Pos)                  /*!< 0x3E000000 */
N#define ADC_SQR3_SQ6              ADC_SQR3_SQ6_Msk                             /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
N#define ADC_SQR3_SQ6_0            (0x01U << ADC_SQR3_SQ6_Pos)                  /*!< 0x02000000 */
N#define ADC_SQR3_SQ6_1            (0x02U << ADC_SQR3_SQ6_Pos)                  /*!< 0x04000000 */
N#define ADC_SQR3_SQ6_2            (0x04U << ADC_SQR3_SQ6_Pos)                  /*!< 0x08000000 */
N#define ADC_SQR3_SQ6_3            (0x08U << ADC_SQR3_SQ6_Pos)                  /*!< 0x10000000 */
N#define ADC_SQR3_SQ6_4            (0x10U << ADC_SQR3_SQ6_Pos)                  /*!< 0x20000000 */
N
N/*******************  Bit definition for ADC_JSQR register  *******************/
N#define ADC_JSQR_JSQ1_Pos         (0U)                                         
N#define ADC_JSQR_JSQ1_Msk         (0x1FU << ADC_JSQR_JSQ1_Pos)                 /*!< 0x0000001F */
N#define ADC_JSQR_JSQ1             ADC_JSQR_JSQ1_Msk                            /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */  
N#define ADC_JSQR_JSQ1_0           (0x01U << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000001 */
N#define ADC_JSQR_JSQ1_1           (0x02U << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000002 */
N#define ADC_JSQR_JSQ1_2           (0x04U << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000004 */
N#define ADC_JSQR_JSQ1_3           (0x08U << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000008 */
N#define ADC_JSQR_JSQ1_4           (0x10U << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000010 */
N#define ADC_JSQR_JSQ2_Pos         (5U)                                         
N#define ADC_JSQR_JSQ2_Msk         (0x1FU << ADC_JSQR_JSQ2_Pos)                 /*!< 0x000003E0 */
N#define ADC_JSQR_JSQ2             ADC_JSQR_JSQ2_Msk                            /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
N#define ADC_JSQR_JSQ2_0           (0x01U << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000020 */
N#define ADC_JSQR_JSQ2_1           (0x02U << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000040 */
N#define ADC_JSQR_JSQ2_2           (0x04U << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000080 */
N#define ADC_JSQR_JSQ2_3           (0x08U << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000100 */
N#define ADC_JSQR_JSQ2_4           (0x10U << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000200 */
N#define ADC_JSQR_JSQ3_Pos         (10U)                                        
N#define ADC_JSQR_JSQ3_Msk         (0x1FU << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00007C00 */
N#define ADC_JSQR_JSQ3             ADC_JSQR_JSQ3_Msk                            /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
N#define ADC_JSQR_JSQ3_0           (0x01U << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00000400 */
N#define ADC_JSQR_JSQ3_1           (0x02U << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00000800 */
N#define ADC_JSQR_JSQ3_2           (0x04U << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00001000 */
N#define ADC_JSQR_JSQ3_3           (0x08U << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00002000 */
N#define ADC_JSQR_JSQ3_4           (0x10U << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00004000 */
N#define ADC_JSQR_JSQ4_Pos         (15U)                                        
N#define ADC_JSQR_JSQ4_Msk         (0x1FU << ADC_JSQR_JSQ4_Pos)                 /*!< 0x000F8000 */
N#define ADC_JSQR_JSQ4             ADC_JSQR_JSQ4_Msk                            /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
N#define ADC_JSQR_JSQ4_0           (0x01U << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00008000 */
N#define ADC_JSQR_JSQ4_1           (0x02U << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00010000 */
N#define ADC_JSQR_JSQ4_2           (0x04U << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00020000 */
N#define ADC_JSQR_JSQ4_3           (0x08U << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00040000 */
N#define ADC_JSQR_JSQ4_4           (0x10U << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00080000 */
N#define ADC_JSQR_JL_Pos           (20U)                                        
N#define ADC_JSQR_JL_Msk           (0x3U << ADC_JSQR_JL_Pos)                    /*!< 0x00300000 */
N#define ADC_JSQR_JL               ADC_JSQR_JL_Msk                              /*!<JL[1:0] bits (Injected Sequence length) */
N#define ADC_JSQR_JL_0             (0x1U << ADC_JSQR_JL_Pos)                    /*!< 0x00100000 */
N#define ADC_JSQR_JL_1             (0x2U << ADC_JSQR_JL_Pos)                    /*!< 0x00200000 */
N
N/*******************  Bit definition for ADC_JDR1 register  *******************/
N#define ADC_JDR1_JDATA_Pos        (0U)                                         
N#define ADC_JDR1_JDATA_Msk        (0xFFFFU << ADC_JDR1_JDATA_Pos)              /*!< 0x0000FFFF */
N#define ADC_JDR1_JDATA            ADC_JDR1_JDATA_Msk                           /*!<Injected data */
N
N/*******************  Bit definition for ADC_JDR2 register  *******************/
N#define ADC_JDR2_JDATA_Pos        (0U)                                         
N#define ADC_JDR2_JDATA_Msk        (0xFFFFU << ADC_JDR2_JDATA_Pos)              /*!< 0x0000FFFF */
N#define ADC_JDR2_JDATA            ADC_JDR2_JDATA_Msk                           /*!<Injected data */
N
N/*******************  Bit definition for ADC_JDR3 register  *******************/
N#define ADC_JDR3_JDATA_Pos        (0U)                                         
N#define ADC_JDR3_JDATA_Msk        (0xFFFFU << ADC_JDR3_JDATA_Pos)              /*!< 0x0000FFFF */
N#define ADC_JDR3_JDATA            ADC_JDR3_JDATA_Msk                           /*!<Injected data */
N
N/*******************  Bit definition for ADC_JDR4 register  *******************/
N#define ADC_JDR4_JDATA_Pos        (0U)                                         
N#define ADC_JDR4_JDATA_Msk        (0xFFFFU << ADC_JDR4_JDATA_Pos)              /*!< 0x0000FFFF */
N#define ADC_JDR4_JDATA            ADC_JDR4_JDATA_Msk                           /*!<Injected data */
N
N/********************  Bit definition for ADC_DR register  ********************/
N#define ADC_DR_DATA_Pos           (0U)                                         
N#define ADC_DR_DATA_Msk           (0xFFFFU << ADC_DR_DATA_Pos)                 /*!< 0x0000FFFF */
N#define ADC_DR_DATA               ADC_DR_DATA_Msk                              /*!<Regular data */
N#define ADC_DR_ADC2DATA_Pos       (16U)                                        
N#define ADC_DR_ADC2DATA_Msk       (0xFFFFU << ADC_DR_ADC2DATA_Pos)             /*!< 0xFFFF0000 */
N#define ADC_DR_ADC2DATA           ADC_DR_ADC2DATA_Msk                          /*!<ADC2 data */
N
N/*******************  Bit definition for ADC_CSR register  ********************/
N#define ADC_CSR_AWD1_Pos          (0U)                                         
N#define ADC_CSR_AWD1_Msk          (0x1U << ADC_CSR_AWD1_Pos)                   /*!< 0x00000001 */
N#define ADC_CSR_AWD1              ADC_CSR_AWD1_Msk                             /*!<ADC1 Analog watchdog flag */
N#define ADC_CSR_EOC1_Pos          (1U)                                         
N#define ADC_CSR_EOC1_Msk          (0x1U << ADC_CSR_EOC1_Pos)                   /*!< 0x00000002 */
N#define ADC_CSR_EOC1              ADC_CSR_EOC1_Msk                             /*!<ADC1 End of conversion */
N#define ADC_CSR_JEOC1_Pos         (2U)                                         
N#define ADC_CSR_JEOC1_Msk         (0x1U << ADC_CSR_JEOC1_Pos)                  /*!< 0x00000004 */
N#define ADC_CSR_JEOC1             ADC_CSR_JEOC1_Msk                            /*!<ADC1 Injected channel end of conversion */
N#define ADC_CSR_JSTRT1_Pos        (3U)                                         
N#define ADC_CSR_JSTRT1_Msk        (0x1U << ADC_CSR_JSTRT1_Pos)                 /*!< 0x00000008 */
N#define ADC_CSR_JSTRT1            ADC_CSR_JSTRT1_Msk                           /*!<ADC1 Injected channel Start flag */
N#define ADC_CSR_STRT1_Pos         (4U)                                         
N#define ADC_CSR_STRT1_Msk         (0x1U << ADC_CSR_STRT1_Pos)                  /*!< 0x00000010 */
N#define ADC_CSR_STRT1             ADC_CSR_STRT1_Msk                            /*!<ADC1 Regular channel Start flag */
N#define ADC_CSR_OVR1_Pos          (5U)                                         
N#define ADC_CSR_OVR1_Msk          (0x1U << ADC_CSR_OVR1_Pos)                   /*!< 0x00000020 */
N#define ADC_CSR_OVR1              ADC_CSR_OVR1_Msk                             /*!<ADC1 DMA overrun  flag */
N#define ADC_CSR_AWD2_Pos          (8U)                                         
N#define ADC_CSR_AWD2_Msk          (0x1U << ADC_CSR_AWD2_Pos)                   /*!< 0x00000100 */
N#define ADC_CSR_AWD2              ADC_CSR_AWD2_Msk                             /*!<ADC2 Analog watchdog flag */
N#define ADC_CSR_EOC2_Pos          (9U)                                         
N#define ADC_CSR_EOC2_Msk          (0x1U << ADC_CSR_EOC2_Pos)                   /*!< 0x00000200 */
N#define ADC_CSR_EOC2              ADC_CSR_EOC2_Msk                             /*!<ADC2 End of conversion */
N#define ADC_CSR_JEOC2_Pos         (10U)                                        
N#define ADC_CSR_JEOC2_Msk         (0x1U << ADC_CSR_JEOC2_Pos)                  /*!< 0x00000400 */
N#define ADC_CSR_JEOC2             ADC_CSR_JEOC2_Msk                            /*!<ADC2 Injected channel end of conversion */
N#define ADC_CSR_JSTRT2_Pos        (11U)                                        
N#define ADC_CSR_JSTRT2_Msk        (0x1U << ADC_CSR_JSTRT2_Pos)                 /*!< 0x00000800 */
N#define ADC_CSR_JSTRT2            ADC_CSR_JSTRT2_Msk                           /*!<ADC2 Injected channel Start flag */
N#define ADC_CSR_STRT2_Pos         (12U)                                        
N#define ADC_CSR_STRT2_Msk         (0x1U << ADC_CSR_STRT2_Pos)                  /*!< 0x00001000 */
N#define ADC_CSR_STRT2             ADC_CSR_STRT2_Msk                            /*!<ADC2 Regular channel Start flag */
N#define ADC_CSR_OVR2_Pos          (13U)                                        
N#define ADC_CSR_OVR2_Msk          (0x1U << ADC_CSR_OVR2_Pos)                   /*!< 0x00002000 */
N#define ADC_CSR_OVR2              ADC_CSR_OVR2_Msk                             /*!<ADC2 DMA overrun  flag */
N#define ADC_CSR_AWD3_Pos          (16U)                                        
N#define ADC_CSR_AWD3_Msk          (0x1U << ADC_CSR_AWD3_Pos)                   /*!< 0x00010000 */
N#define ADC_CSR_AWD3              ADC_CSR_AWD3_Msk                             /*!<ADC3 Analog watchdog flag */
N#define ADC_CSR_EOC3_Pos          (17U)                                        
N#define ADC_CSR_EOC3_Msk          (0x1U << ADC_CSR_EOC3_Pos)                   /*!< 0x00020000 */
N#define ADC_CSR_EOC3              ADC_CSR_EOC3_Msk                             /*!<ADC3 End of conversion */
N#define ADC_CSR_JEOC3_Pos         (18U)                                        
N#define ADC_CSR_JEOC3_Msk         (0x1U << ADC_CSR_JEOC3_Pos)                  /*!< 0x00040000 */
N#define ADC_CSR_JEOC3             ADC_CSR_JEOC3_Msk                            /*!<ADC3 Injected channel end of conversion */
N#define ADC_CSR_JSTRT3_Pos        (19U)                                        
N#define ADC_CSR_JSTRT3_Msk        (0x1U << ADC_CSR_JSTRT3_Pos)                 /*!< 0x00080000 */
N#define ADC_CSR_JSTRT3            ADC_CSR_JSTRT3_Msk                           /*!<ADC3 Injected channel Start flag */
N#define ADC_CSR_STRT3_Pos         (20U)                                        
N#define ADC_CSR_STRT3_Msk         (0x1U << ADC_CSR_STRT3_Pos)                  /*!< 0x00100000 */
N#define ADC_CSR_STRT3             ADC_CSR_STRT3_Msk                            /*!<ADC3 Regular channel Start flag */
N#define ADC_CSR_OVR3_Pos          (21U)                                        
N#define ADC_CSR_OVR3_Msk          (0x1U << ADC_CSR_OVR3_Pos)                   /*!< 0x00200000 */
N#define ADC_CSR_OVR3              ADC_CSR_OVR3_Msk                             /*!<ADC3 DMA overrun  flag */
N
N/* Legacy defines */
N#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1
N#define  ADC_CSR_DOVR2                        ADC_CSR_OVR2
N#define  ADC_CSR_DOVR3                        ADC_CSR_OVR3
N
N/*******************  Bit definition for ADC_CCR register  ********************/
N#define ADC_CCR_MULTI_Pos         (0U)                                         
N#define ADC_CCR_MULTI_Msk         (0x1FU << ADC_CCR_MULTI_Pos)                 /*!< 0x0000001F */
N#define ADC_CCR_MULTI             ADC_CCR_MULTI_Msk                            /*!<MULTI[4:0] bits (Multi-ADC mode selection) */  
N#define ADC_CCR_MULTI_0           (0x01U << ADC_CCR_MULTI_Pos)                 /*!< 0x00000001 */
N#define ADC_CCR_MULTI_1           (0x02U << ADC_CCR_MULTI_Pos)                 /*!< 0x00000002 */
N#define ADC_CCR_MULTI_2           (0x04U << ADC_CCR_MULTI_Pos)                 /*!< 0x00000004 */
N#define ADC_CCR_MULTI_3           (0x08U << ADC_CCR_MULTI_Pos)                 /*!< 0x00000008 */
N#define ADC_CCR_MULTI_4           (0x10U << ADC_CCR_MULTI_Pos)                 /*!< 0x00000010 */
N#define ADC_CCR_DELAY_Pos         (8U)                                         
N#define ADC_CCR_DELAY_Msk         (0xFU << ADC_CCR_DELAY_Pos)                  /*!< 0x00000F00 */
N#define ADC_CCR_DELAY             ADC_CCR_DELAY_Msk                            /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */  
N#define ADC_CCR_DELAY_0           (0x1U << ADC_CCR_DELAY_Pos)                  /*!< 0x00000100 */
N#define ADC_CCR_DELAY_1           (0x2U << ADC_CCR_DELAY_Pos)                  /*!< 0x00000200 */
N#define ADC_CCR_DELAY_2           (0x4U << ADC_CCR_DELAY_Pos)                  /*!< 0x00000400 */
N#define ADC_CCR_DELAY_3           (0x8U << ADC_CCR_DELAY_Pos)                  /*!< 0x00000800 */
N#define ADC_CCR_DDS_Pos           (13U)                                        
N#define ADC_CCR_DDS_Msk           (0x1U << ADC_CCR_DDS_Pos)                    /*!< 0x00002000 */
N#define ADC_CCR_DDS               ADC_CCR_DDS_Msk                              /*!<DMA disable selection (Multi-ADC mode) */
N#define ADC_CCR_DMA_Pos           (14U)                                        
N#define ADC_CCR_DMA_Msk           (0x3U << ADC_CCR_DMA_Pos)                    /*!< 0x0000C000 */
N#define ADC_CCR_DMA               ADC_CCR_DMA_Msk                              /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */  
N#define ADC_CCR_DMA_0             (0x1U << ADC_CCR_DMA_Pos)                    /*!< 0x00004000 */
N#define ADC_CCR_DMA_1             (0x2U << ADC_CCR_DMA_Pos)                    /*!< 0x00008000 */
N#define ADC_CCR_ADCPRE_Pos        (16U)                                        
N#define ADC_CCR_ADCPRE_Msk        (0x3U << ADC_CCR_ADCPRE_Pos)                 /*!< 0x00030000 */
N#define ADC_CCR_ADCPRE            ADC_CCR_ADCPRE_Msk                           /*!<ADCPRE[1:0] bits (ADC prescaler) */  
N#define ADC_CCR_ADCPRE_0          (0x1U << ADC_CCR_ADCPRE_Pos)                 /*!< 0x00010000 */
N#define ADC_CCR_ADCPRE_1          (0x2U << ADC_CCR_ADCPRE_Pos)                 /*!< 0x00020000 */
N#define ADC_CCR_VBATE_Pos         (22U)                                        
N#define ADC_CCR_VBATE_Msk         (0x1U << ADC_CCR_VBATE_Pos)                  /*!< 0x00400000 */
N#define ADC_CCR_VBATE             ADC_CCR_VBATE_Msk                            /*!<VBAT Enable */
N#define ADC_CCR_TSVREFE_Pos       (23U)                                        
N#define ADC_CCR_TSVREFE_Msk       (0x1U << ADC_CCR_TSVREFE_Pos)                /*!< 0x00800000 */
N#define ADC_CCR_TSVREFE           ADC_CCR_TSVREFE_Msk                          /*!<Temperature Sensor and VREFINT Enable */
N
N/*******************  Bit definition for ADC_CDR register  ********************/
N#define ADC_CDR_DATA1_Pos         (0U)                                         
N#define ADC_CDR_DATA1_Msk         (0xFFFFU << ADC_CDR_DATA1_Pos)               /*!< 0x0000FFFF */
N#define ADC_CDR_DATA1             ADC_CDR_DATA1_Msk                            /*!<1st data of a pair of regular conversions */
N#define ADC_CDR_DATA2_Pos         (16U)                                        
N#define ADC_CDR_DATA2_Msk         (0xFFFFU << ADC_CDR_DATA2_Pos)               /*!< 0xFFFF0000 */
N#define ADC_CDR_DATA2             ADC_CDR_DATA2_Msk                            /*!<2nd data of a pair of regular conversions */
N
N/* Legacy defines */
N#define ADC_CDR_RDATA_MST         ADC_CDR_DATA1
N#define ADC_CDR_RDATA_SLV         ADC_CDR_DATA2
N
N/******************************************************************************/
N/*                                                                            */
N/*                         Controller Area Network                            */
N/*                                                                            */
N/******************************************************************************/
N/*!<CAN control and status registers */
N/*******************  Bit definition for CAN_MCR register  ********************/
N#define CAN_MCR_INRQ_Pos       (0U)                                            
N#define CAN_MCR_INRQ_Msk       (0x1U << CAN_MCR_INRQ_Pos)                      /*!< 0x00000001 */
N#define CAN_MCR_INRQ           CAN_MCR_INRQ_Msk                                /*!<Initialization Request */
N#define CAN_MCR_SLEEP_Pos      (1U)                                            
N#define CAN_MCR_SLEEP_Msk      (0x1U << CAN_MCR_SLEEP_Pos)                     /*!< 0x00000002 */
N#define CAN_MCR_SLEEP          CAN_MCR_SLEEP_Msk                               /*!<Sleep Mode Request */
N#define CAN_MCR_TXFP_Pos       (2U)                                            
N#define CAN_MCR_TXFP_Msk       (0x1U << CAN_MCR_TXFP_Pos)                      /*!< 0x00000004 */
N#define CAN_MCR_TXFP           CAN_MCR_TXFP_Msk                                /*!<Transmit FIFO Priority */
N#define CAN_MCR_RFLM_Pos       (3U)                                            
N#define CAN_MCR_RFLM_Msk       (0x1U << CAN_MCR_RFLM_Pos)                      /*!< 0x00000008 */
N#define CAN_MCR_RFLM           CAN_MCR_RFLM_Msk                                /*!<Receive FIFO Locked Mode */
N#define CAN_MCR_NART_Pos       (4U)                                            
N#define CAN_MCR_NART_Msk       (0x1U << CAN_MCR_NART_Pos)                      /*!< 0x00000010 */
N#define CAN_MCR_NART           CAN_MCR_NART_Msk                                /*!<No Automatic Retransmission */
N#define CAN_MCR_AWUM_Pos       (5U)                                            
N#define CAN_MCR_AWUM_Msk       (0x1U << CAN_MCR_AWUM_Pos)                      /*!< 0x00000020 */
N#define CAN_MCR_AWUM           CAN_MCR_AWUM_Msk                                /*!<Automatic Wakeup Mode */
N#define CAN_MCR_ABOM_Pos       (6U)                                            
N#define CAN_MCR_ABOM_Msk       (0x1U << CAN_MCR_ABOM_Pos)                      /*!< 0x00000040 */
N#define CAN_MCR_ABOM           CAN_MCR_ABOM_Msk                                /*!<Automatic Bus-Off Management */
N#define CAN_MCR_TTCM_Pos       (7U)                                            
N#define CAN_MCR_TTCM_Msk       (0x1U << CAN_MCR_TTCM_Pos)                      /*!< 0x00000080 */
N#define CAN_MCR_TTCM           CAN_MCR_TTCM_Msk                                /*!<Time Triggered Communication Mode */
N#define CAN_MCR_RESET_Pos      (15U)                                           
N#define CAN_MCR_RESET_Msk      (0x1U << CAN_MCR_RESET_Pos)                     /*!< 0x00008000 */
N#define CAN_MCR_RESET          CAN_MCR_RESET_Msk                               /*!<bxCAN software master reset */
N#define CAN_MCR_DBF_Pos        (16U)                                           
N#define CAN_MCR_DBF_Msk        (0x1U << CAN_MCR_DBF_Pos)                       /*!< 0x00010000 */
N#define CAN_MCR_DBF            CAN_MCR_DBF_Msk                                 /*!<bxCAN Debug freeze */
N/*******************  Bit definition for CAN_MSR register  ********************/
N#define CAN_MSR_INAK_Pos       (0U)                                            
N#define CAN_MSR_INAK_Msk       (0x1U << CAN_MSR_INAK_Pos)                      /*!< 0x00000001 */
N#define CAN_MSR_INAK           CAN_MSR_INAK_Msk                                /*!<Initialization Acknowledge */
N#define CAN_MSR_SLAK_Pos       (1U)                                            
N#define CAN_MSR_SLAK_Msk       (0x1U << CAN_MSR_SLAK_Pos)                      /*!< 0x00000002 */
N#define CAN_MSR_SLAK           CAN_MSR_SLAK_Msk                                /*!<Sleep Acknowledge */
N#define CAN_MSR_ERRI_Pos       (2U)                                            
N#define CAN_MSR_ERRI_Msk       (0x1U << CAN_MSR_ERRI_Pos)                      /*!< 0x00000004 */
N#define CAN_MSR_ERRI           CAN_MSR_ERRI_Msk                                /*!<Error Interrupt */
N#define CAN_MSR_WKUI_Pos       (3U)                                            
N#define CAN_MSR_WKUI_Msk       (0x1U << CAN_MSR_WKUI_Pos)                      /*!< 0x00000008 */
N#define CAN_MSR_WKUI           CAN_MSR_WKUI_Msk                                /*!<Wakeup Interrupt */
N#define CAN_MSR_SLAKI_Pos      (4U)                                            
N#define CAN_MSR_SLAKI_Msk      (0x1U << CAN_MSR_SLAKI_Pos)                     /*!< 0x00000010 */
N#define CAN_MSR_SLAKI          CAN_MSR_SLAKI_Msk                               /*!<Sleep Acknowledge Interrupt */
N#define CAN_MSR_TXM_Pos        (8U)                                            
N#define CAN_MSR_TXM_Msk        (0x1U << CAN_MSR_TXM_Pos)                       /*!< 0x00000100 */
N#define CAN_MSR_TXM            CAN_MSR_TXM_Msk                                 /*!<Transmit Mode */
N#define CAN_MSR_RXM_Pos        (9U)                                            
N#define CAN_MSR_RXM_Msk        (0x1U << CAN_MSR_RXM_Pos)                       /*!< 0x00000200 */
N#define CAN_MSR_RXM            CAN_MSR_RXM_Msk                                 /*!<Receive Mode */
N#define CAN_MSR_SAMP_Pos       (10U)                                           
N#define CAN_MSR_SAMP_Msk       (0x1U << CAN_MSR_SAMP_Pos)                      /*!< 0x00000400 */
N#define CAN_MSR_SAMP           CAN_MSR_SAMP_Msk                                /*!<Last Sample Point */
N#define CAN_MSR_RX_Pos         (11U)                                           
N#define CAN_MSR_RX_Msk         (0x1U << CAN_MSR_RX_Pos)                        /*!< 0x00000800 */
N#define CAN_MSR_RX             CAN_MSR_RX_Msk                                  /*!<CAN Rx Signal */
N
N/*******************  Bit definition for CAN_TSR register  ********************/
N#define CAN_TSR_RQCP0_Pos      (0U)                                            
N#define CAN_TSR_RQCP0_Msk      (0x1U << CAN_TSR_RQCP0_Pos)                     /*!< 0x00000001 */
N#define CAN_TSR_RQCP0          CAN_TSR_RQCP0_Msk                               /*!<Request Completed Mailbox0 */
N#define CAN_TSR_TXOK0_Pos      (1U)                                            
N#define CAN_TSR_TXOK0_Msk      (0x1U << CAN_TSR_TXOK0_Pos)                     /*!< 0x00000002 */
N#define CAN_TSR_TXOK0          CAN_TSR_TXOK0_Msk                               /*!<Transmission OK of Mailbox0 */
N#define CAN_TSR_ALST0_Pos      (2U)                                            
N#define CAN_TSR_ALST0_Msk      (0x1U << CAN_TSR_ALST0_Pos)                     /*!< 0x00000004 */
N#define CAN_TSR_ALST0          CAN_TSR_ALST0_Msk                               /*!<Arbitration Lost for Mailbox0 */
N#define CAN_TSR_TERR0_Pos      (3U)                                            
N#define CAN_TSR_TERR0_Msk      (0x1U << CAN_TSR_TERR0_Pos)                     /*!< 0x00000008 */
N#define CAN_TSR_TERR0          CAN_TSR_TERR0_Msk                               /*!<Transmission Error of Mailbox0 */
N#define CAN_TSR_ABRQ0_Pos      (7U)                                            
N#define CAN_TSR_ABRQ0_Msk      (0x1U << CAN_TSR_ABRQ0_Pos)                     /*!< 0x00000080 */
N#define CAN_TSR_ABRQ0          CAN_TSR_ABRQ0_Msk                               /*!<Abort Request for Mailbox0 */
N#define CAN_TSR_RQCP1_Pos      (8U)                                            
N#define CAN_TSR_RQCP1_Msk      (0x1U << CAN_TSR_RQCP1_Pos)                     /*!< 0x00000100 */
N#define CAN_TSR_RQCP1          CAN_TSR_RQCP1_Msk                               /*!<Request Completed Mailbox1 */
N#define CAN_TSR_TXOK1_Pos      (9U)                                            
N#define CAN_TSR_TXOK1_Msk      (0x1U << CAN_TSR_TXOK1_Pos)                     /*!< 0x00000200 */
N#define CAN_TSR_TXOK1          CAN_TSR_TXOK1_Msk                               /*!<Transmission OK of Mailbox1 */
N#define CAN_TSR_ALST1_Pos      (10U)                                           
N#define CAN_TSR_ALST1_Msk      (0x1U << CAN_TSR_ALST1_Pos)                     /*!< 0x00000400 */
N#define CAN_TSR_ALST1          CAN_TSR_ALST1_Msk                               /*!<Arbitration Lost for Mailbox1 */
N#define CAN_TSR_TERR1_Pos      (11U)                                           
N#define CAN_TSR_TERR1_Msk      (0x1U << CAN_TSR_TERR1_Pos)                     /*!< 0x00000800 */
N#define CAN_TSR_TERR1          CAN_TSR_TERR1_Msk                               /*!<Transmission Error of Mailbox1 */
N#define CAN_TSR_ABRQ1_Pos      (15U)                                           
N#define CAN_TSR_ABRQ1_Msk      (0x1U << CAN_TSR_ABRQ1_Pos)                     /*!< 0x00008000 */
N#define CAN_TSR_ABRQ1          CAN_TSR_ABRQ1_Msk                               /*!<Abort Request for Mailbox 1 */
N#define CAN_TSR_RQCP2_Pos      (16U)                                           
N#define CAN_TSR_RQCP2_Msk      (0x1U << CAN_TSR_RQCP2_Pos)                     /*!< 0x00010000 */
N#define CAN_TSR_RQCP2          CAN_TSR_RQCP2_Msk                               /*!<Request Completed Mailbox2 */
N#define CAN_TSR_TXOK2_Pos      (17U)                                           
N#define CAN_TSR_TXOK2_Msk      (0x1U << CAN_TSR_TXOK2_Pos)                     /*!< 0x00020000 */
N#define CAN_TSR_TXOK2          CAN_TSR_TXOK2_Msk                               /*!<Transmission OK of Mailbox 2 */
N#define CAN_TSR_ALST2_Pos      (18U)                                           
N#define CAN_TSR_ALST2_Msk      (0x1U << CAN_TSR_ALST2_Pos)                     /*!< 0x00040000 */
N#define CAN_TSR_ALST2          CAN_TSR_ALST2_Msk                               /*!<Arbitration Lost for mailbox 2 */
N#define CAN_TSR_TERR2_Pos      (19U)                                           
N#define CAN_TSR_TERR2_Msk      (0x1U << CAN_TSR_TERR2_Pos)                     /*!< 0x00080000 */
N#define CAN_TSR_TERR2          CAN_TSR_TERR2_Msk                               /*!<Transmission Error of Mailbox 2 */
N#define CAN_TSR_ABRQ2_Pos      (23U)                                           
N#define CAN_TSR_ABRQ2_Msk      (0x1U << CAN_TSR_ABRQ2_Pos)                     /*!< 0x00800000 */
N#define CAN_TSR_ABRQ2          CAN_TSR_ABRQ2_Msk                               /*!<Abort Request for Mailbox 2 */
N#define CAN_TSR_CODE_Pos       (24U)                                           
N#define CAN_TSR_CODE_Msk       (0x3U << CAN_TSR_CODE_Pos)                      /*!< 0x03000000 */
N#define CAN_TSR_CODE           CAN_TSR_CODE_Msk                                /*!<Mailbox Code */
N
N#define CAN_TSR_TME_Pos        (26U)                                           
N#define CAN_TSR_TME_Msk        (0x7U << CAN_TSR_TME_Pos)                       /*!< 0x1C000000 */
N#define CAN_TSR_TME            CAN_TSR_TME_Msk                                 /*!<TME[2:0] bits */
N#define CAN_TSR_TME0_Pos       (26U)                                           
N#define CAN_TSR_TME0_Msk       (0x1U << CAN_TSR_TME0_Pos)                      /*!< 0x04000000 */
N#define CAN_TSR_TME0           CAN_TSR_TME0_Msk                                /*!<Transmit Mailbox 0 Empty */
N#define CAN_TSR_TME1_Pos       (27U)                                           
N#define CAN_TSR_TME1_Msk       (0x1U << CAN_TSR_TME1_Pos)                      /*!< 0x08000000 */
N#define CAN_TSR_TME1           CAN_TSR_TME1_Msk                                /*!<Transmit Mailbox 1 Empty */
N#define CAN_TSR_TME2_Pos       (28U)                                           
N#define CAN_TSR_TME2_Msk       (0x1U << CAN_TSR_TME2_Pos)                      /*!< 0x10000000 */
N#define CAN_TSR_TME2           CAN_TSR_TME2_Msk                                /*!<Transmit Mailbox 2 Empty */
N
N#define CAN_TSR_LOW_Pos        (29U)                                           
N#define CAN_TSR_LOW_Msk        (0x7U << CAN_TSR_LOW_Pos)                       /*!< 0xE0000000 */
N#define CAN_TSR_LOW            CAN_TSR_LOW_Msk                                 /*!<LOW[2:0] bits */
N#define CAN_TSR_LOW0_Pos       (29U)                                           
N#define CAN_TSR_LOW0_Msk       (0x1U << CAN_TSR_LOW0_Pos)                      /*!< 0x20000000 */
N#define CAN_TSR_LOW0           CAN_TSR_LOW0_Msk                                /*!<Lowest Priority Flag for Mailbox 0 */
N#define CAN_TSR_LOW1_Pos       (30U)                                           
N#define CAN_TSR_LOW1_Msk       (0x1U << CAN_TSR_LOW1_Pos)                      /*!< 0x40000000 */
N#define CAN_TSR_LOW1           CAN_TSR_LOW1_Msk                                /*!<Lowest Priority Flag for Mailbox 1 */
N#define CAN_TSR_LOW2_Pos       (31U)                                           
N#define CAN_TSR_LOW2_Msk       (0x1U << CAN_TSR_LOW2_Pos)                      /*!< 0x80000000 */
N#define CAN_TSR_LOW2           CAN_TSR_LOW2_Msk                                /*!<Lowest Priority Flag for Mailbox 2 */
N
N/*******************  Bit definition for CAN_RF0R register  *******************/
N#define CAN_RF0R_FMP0_Pos      (0U)                                            
N#define CAN_RF0R_FMP0_Msk      (0x3U << CAN_RF0R_FMP0_Pos)                     /*!< 0x00000003 */
N#define CAN_RF0R_FMP0          CAN_RF0R_FMP0_Msk                               /*!<FIFO 0 Message Pending */
N#define CAN_RF0R_FULL0_Pos     (3U)                                            
N#define CAN_RF0R_FULL0_Msk     (0x1U << CAN_RF0R_FULL0_Pos)                    /*!< 0x00000008 */
N#define CAN_RF0R_FULL0         CAN_RF0R_FULL0_Msk                              /*!<FIFO 0 Full */
N#define CAN_RF0R_FOVR0_Pos     (4U)                                            
N#define CAN_RF0R_FOVR0_Msk     (0x1U << CAN_RF0R_FOVR0_Pos)                    /*!< 0x00000010 */
N#define CAN_RF0R_FOVR0         CAN_RF0R_FOVR0_Msk                              /*!<FIFO 0 Overrun */
N#define CAN_RF0R_RFOM0_Pos     (5U)                                            
N#define CAN_RF0R_RFOM0_Msk     (0x1U << CAN_RF0R_RFOM0_Pos)                    /*!< 0x00000020 */
N#define CAN_RF0R_RFOM0         CAN_RF0R_RFOM0_Msk                              /*!<Release FIFO 0 Output Mailbox */
N
N/*******************  Bit definition for CAN_RF1R register  *******************/
N#define CAN_RF1R_FMP1_Pos      (0U)                                            
N#define CAN_RF1R_FMP1_Msk      (0x3U << CAN_RF1R_FMP1_Pos)                     /*!< 0x00000003 */
N#define CAN_RF1R_FMP1          CAN_RF1R_FMP1_Msk                               /*!<FIFO 1 Message Pending */
N#define CAN_RF1R_FULL1_Pos     (3U)                                            
N#define CAN_RF1R_FULL1_Msk     (0x1U << CAN_RF1R_FULL1_Pos)                    /*!< 0x00000008 */
N#define CAN_RF1R_FULL1         CAN_RF1R_FULL1_Msk                              /*!<FIFO 1 Full */
N#define CAN_RF1R_FOVR1_Pos     (4U)                                            
N#define CAN_RF1R_FOVR1_Msk     (0x1U << CAN_RF1R_FOVR1_Pos)                    /*!< 0x00000010 */
N#define CAN_RF1R_FOVR1         CAN_RF1R_FOVR1_Msk                              /*!<FIFO 1 Overrun */
N#define CAN_RF1R_RFOM1_Pos     (5U)                                            
N#define CAN_RF1R_RFOM1_Msk     (0x1U << CAN_RF1R_RFOM1_Pos)                    /*!< 0x00000020 */
N#define CAN_RF1R_RFOM1         CAN_RF1R_RFOM1_Msk                              /*!<Release FIFO 1 Output Mailbox */
N
N/********************  Bit definition for CAN_IER register  *******************/
N#define CAN_IER_TMEIE_Pos      (0U)                                            
N#define CAN_IER_TMEIE_Msk      (0x1U << CAN_IER_TMEIE_Pos)                     /*!< 0x00000001 */
N#define CAN_IER_TMEIE          CAN_IER_TMEIE_Msk                               /*!<Transmit Mailbox Empty Interrupt Enable */
N#define CAN_IER_FMPIE0_Pos     (1U)                                            
N#define CAN_IER_FMPIE0_Msk     (0x1U << CAN_IER_FMPIE0_Pos)                    /*!< 0x00000002 */
N#define CAN_IER_FMPIE0         CAN_IER_FMPIE0_Msk                              /*!<FIFO Message Pending Interrupt Enable */
N#define CAN_IER_FFIE0_Pos      (2U)                                            
N#define CAN_IER_FFIE0_Msk      (0x1U << CAN_IER_FFIE0_Pos)                     /*!< 0x00000004 */
N#define CAN_IER_FFIE0          CAN_IER_FFIE0_Msk                               /*!<FIFO Full Interrupt Enable */
N#define CAN_IER_FOVIE0_Pos     (3U)                                            
N#define CAN_IER_FOVIE0_Msk     (0x1U << CAN_IER_FOVIE0_Pos)                    /*!< 0x00000008 */
N#define CAN_IER_FOVIE0         CAN_IER_FOVIE0_Msk                              /*!<FIFO Overrun Interrupt Enable */
N#define CAN_IER_FMPIE1_Pos     (4U)                                            
N#define CAN_IER_FMPIE1_Msk     (0x1U << CAN_IER_FMPIE1_Pos)                    /*!< 0x00000010 */
N#define CAN_IER_FMPIE1         CAN_IER_FMPIE1_Msk                              /*!<FIFO Message Pending Interrupt Enable */
N#define CAN_IER_FFIE1_Pos      (5U)                                            
N#define CAN_IER_FFIE1_Msk      (0x1U << CAN_IER_FFIE1_Pos)                     /*!< 0x00000020 */
N#define CAN_IER_FFIE1          CAN_IER_FFIE1_Msk                               /*!<FIFO Full Interrupt Enable */
N#define CAN_IER_FOVIE1_Pos     (6U)                                            
N#define CAN_IER_FOVIE1_Msk     (0x1U << CAN_IER_FOVIE1_Pos)                    /*!< 0x00000040 */
N#define CAN_IER_FOVIE1         CAN_IER_FOVIE1_Msk                              /*!<FIFO Overrun Interrupt Enable */
N#define CAN_IER_EWGIE_Pos      (8U)                                            
N#define CAN_IER_EWGIE_Msk      (0x1U << CAN_IER_EWGIE_Pos)                     /*!< 0x00000100 */
N#define CAN_IER_EWGIE          CAN_IER_EWGIE_Msk                               /*!<Error Warning Interrupt Enable */
N#define CAN_IER_EPVIE_Pos      (9U)                                            
N#define CAN_IER_EPVIE_Msk      (0x1U << CAN_IER_EPVIE_Pos)                     /*!< 0x00000200 */
N#define CAN_IER_EPVIE          CAN_IER_EPVIE_Msk                               /*!<Error Passive Interrupt Enable */
N#define CAN_IER_BOFIE_Pos      (10U)                                           
N#define CAN_IER_BOFIE_Msk      (0x1U << CAN_IER_BOFIE_Pos)                     /*!< 0x00000400 */
N#define CAN_IER_BOFIE          CAN_IER_BOFIE_Msk                               /*!<Bus-Off Interrupt Enable */
N#define CAN_IER_LECIE_Pos      (11U)                                           
N#define CAN_IER_LECIE_Msk      (0x1U << CAN_IER_LECIE_Pos)                     /*!< 0x00000800 */
N#define CAN_IER_LECIE          CAN_IER_LECIE_Msk                               /*!<Last Error Code Interrupt Enable */
N#define CAN_IER_ERRIE_Pos      (15U)                                           
N#define CAN_IER_ERRIE_Msk      (0x1U << CAN_IER_ERRIE_Pos)                     /*!< 0x00008000 */
N#define CAN_IER_ERRIE          CAN_IER_ERRIE_Msk                               /*!<Error Interrupt Enable */
N#define CAN_IER_WKUIE_Pos      (16U)                                           
N#define CAN_IER_WKUIE_Msk      (0x1U << CAN_IER_WKUIE_Pos)                     /*!< 0x00010000 */
N#define CAN_IER_WKUIE          CAN_IER_WKUIE_Msk                               /*!<Wakeup Interrupt Enable */
N#define CAN_IER_SLKIE_Pos      (17U)                                           
N#define CAN_IER_SLKIE_Msk      (0x1U << CAN_IER_SLKIE_Pos)                     /*!< 0x00020000 */
N#define CAN_IER_SLKIE          CAN_IER_SLKIE_Msk                               /*!<Sleep Interrupt Enable */
N#define CAN_IER_EWGIE_Pos      (8U)                                            
N
N/********************  Bit definition for CAN_ESR register  *******************/
N#define CAN_ESR_EWGF_Pos       (0U)                                            
N#define CAN_ESR_EWGF_Msk       (0x1U << CAN_ESR_EWGF_Pos)                      /*!< 0x00000001 */
N#define CAN_ESR_EWGF           CAN_ESR_EWGF_Msk                                /*!<Error Warning Flag */
N#define CAN_ESR_EPVF_Pos       (1U)                                            
N#define CAN_ESR_EPVF_Msk       (0x1U << CAN_ESR_EPVF_Pos)                      /*!< 0x00000002 */
N#define CAN_ESR_EPVF           CAN_ESR_EPVF_Msk                                /*!<Error Passive Flag */
N#define CAN_ESR_BOFF_Pos       (2U)                                            
N#define CAN_ESR_BOFF_Msk       (0x1U << CAN_ESR_BOFF_Pos)                      /*!< 0x00000004 */
N#define CAN_ESR_BOFF           CAN_ESR_BOFF_Msk                                /*!<Bus-Off Flag */
N
N#define CAN_ESR_LEC_Pos        (4U)                                            
N#define CAN_ESR_LEC_Msk        (0x7U << CAN_ESR_LEC_Pos)                       /*!< 0x00000070 */
N#define CAN_ESR_LEC            CAN_ESR_LEC_Msk                                 /*!<LEC[2:0] bits (Last Error Code) */
N#define CAN_ESR_LEC_0          (0x1U << CAN_ESR_LEC_Pos)                       /*!< 0x00000010 */
N#define CAN_ESR_LEC_1          (0x2U << CAN_ESR_LEC_Pos)                       /*!< 0x00000020 */
N#define CAN_ESR_LEC_2          (0x4U << CAN_ESR_LEC_Pos)                       /*!< 0x00000040 */
N
N#define CAN_ESR_TEC_Pos        (16U)                                           
N#define CAN_ESR_TEC_Msk        (0xFFU << CAN_ESR_TEC_Pos)                      /*!< 0x00FF0000 */
N#define CAN_ESR_TEC            CAN_ESR_TEC_Msk                                 /*!<Least significant byte of the 9-bit Transmit Error Counter */
N#define CAN_ESR_REC_Pos        (24U)                                           
N#define CAN_ESR_REC_Msk        (0xFFU << CAN_ESR_REC_Pos)                      /*!< 0xFF000000 */
N#define CAN_ESR_REC            CAN_ESR_REC_Msk                                 /*!<Receive Error Counter */
N
N/*******************  Bit definition for CAN_BTR register  ********************/
N#define CAN_BTR_BRP_Pos        (0U)                                            
N#define CAN_BTR_BRP_Msk        (0x3FFU << CAN_BTR_BRP_Pos)                     /*!< 0x000003FF */
N#define CAN_BTR_BRP            CAN_BTR_BRP_Msk                                 /*!<Baud Rate Prescaler */
N#define CAN_BTR_TS1_Pos        (16U)                                           
N#define CAN_BTR_TS1_Msk        (0xFU << CAN_BTR_TS1_Pos)                       /*!< 0x000F0000 */
N#define CAN_BTR_TS1            CAN_BTR_TS1_Msk                                 /*!<Time Segment 1 */
N#define CAN_BTR_TS1_0          (0x1U << CAN_BTR_TS1_Pos)                       /*!< 0x00010000 */
N#define CAN_BTR_TS1_1          (0x2U << CAN_BTR_TS1_Pos)                       /*!< 0x00020000 */
N#define CAN_BTR_TS1_2          (0x4U << CAN_BTR_TS1_Pos)                       /*!< 0x00040000 */
N#define CAN_BTR_TS1_3          (0x8U << CAN_BTR_TS1_Pos)                       /*!< 0x00080000 */
N#define CAN_BTR_TS2_Pos        (20U)                                           
N#define CAN_BTR_TS2_Msk        (0x7U << CAN_BTR_TS2_Pos)                       /*!< 0x00700000 */
N#define CAN_BTR_TS2            CAN_BTR_TS2_Msk                                 /*!<Time Segment 2 */
N#define CAN_BTR_TS2_0          (0x1U << CAN_BTR_TS2_Pos)                       /*!< 0x00100000 */
N#define CAN_BTR_TS2_1          (0x2U << CAN_BTR_TS2_Pos)                       /*!< 0x00200000 */
N#define CAN_BTR_TS2_2          (0x4U << CAN_BTR_TS2_Pos)                       /*!< 0x00400000 */
N#define CAN_BTR_SJW_Pos        (24U)                                           
N#define CAN_BTR_SJW_Msk        (0x3U << CAN_BTR_SJW_Pos)                       /*!< 0x03000000 */
N#define CAN_BTR_SJW            CAN_BTR_SJW_Msk                                 /*!<Resynchronization Jump Width */
N#define CAN_BTR_SJW_0          (0x1U << CAN_BTR_SJW_Pos)                       /*!< 0x01000000 */
N#define CAN_BTR_SJW_1          (0x2U << CAN_BTR_SJW_Pos)                       /*!< 0x02000000 */
N#define CAN_BTR_LBKM_Pos       (30U)                                           
N#define CAN_BTR_LBKM_Msk       (0x1U << CAN_BTR_LBKM_Pos)                      /*!< 0x40000000 */
N#define CAN_BTR_LBKM           CAN_BTR_LBKM_Msk                                /*!<Loop Back Mode (Debug) */
N#define CAN_BTR_SILM_Pos       (31U)                                           
N#define CAN_BTR_SILM_Msk       (0x1U << CAN_BTR_SILM_Pos)                      /*!< 0x80000000 */
N#define CAN_BTR_SILM           CAN_BTR_SILM_Msk                                /*!<Silent Mode */
N
N
N/*!<Mailbox registers */
N/******************  Bit definition for CAN_TI0R register  ********************/
N#define CAN_TI0R_TXRQ_Pos      (0U)                                            
N#define CAN_TI0R_TXRQ_Msk      (0x1U << CAN_TI0R_TXRQ_Pos)                     /*!< 0x00000001 */
N#define CAN_TI0R_TXRQ          CAN_TI0R_TXRQ_Msk                               /*!<Transmit Mailbox Request */
N#define CAN_TI0R_RTR_Pos       (1U)                                            
N#define CAN_TI0R_RTR_Msk       (0x1U << CAN_TI0R_RTR_Pos)                      /*!< 0x00000002 */
N#define CAN_TI0R_RTR           CAN_TI0R_RTR_Msk                                /*!<Remote Transmission Request */
N#define CAN_TI0R_IDE_Pos       (2U)                                            
N#define CAN_TI0R_IDE_Msk       (0x1U << CAN_TI0R_IDE_Pos)                      /*!< 0x00000004 */
N#define CAN_TI0R_IDE           CAN_TI0R_IDE_Msk                                /*!<Identifier Extension */
N#define CAN_TI0R_EXID_Pos      (3U)                                            
N#define CAN_TI0R_EXID_Msk      (0x3FFFFU << CAN_TI0R_EXID_Pos)                 /*!< 0x001FFFF8 */
N#define CAN_TI0R_EXID          CAN_TI0R_EXID_Msk                               /*!<Extended Identifier */
N#define CAN_TI0R_STID_Pos      (21U)                                           
N#define CAN_TI0R_STID_Msk      (0x7FFU << CAN_TI0R_STID_Pos)                   /*!< 0xFFE00000 */
N#define CAN_TI0R_STID          CAN_TI0R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
N
N/******************  Bit definition for CAN_TDT0R register  *******************/
N#define CAN_TDT0R_DLC_Pos      (0U)                                            
N#define CAN_TDT0R_DLC_Msk      (0xFU << CAN_TDT0R_DLC_Pos)                     /*!< 0x0000000F */
N#define CAN_TDT0R_DLC          CAN_TDT0R_DLC_Msk                               /*!<Data Length Code */
N#define CAN_TDT0R_TGT_Pos      (8U)                                            
N#define CAN_TDT0R_TGT_Msk      (0x1U << CAN_TDT0R_TGT_Pos)                     /*!< 0x00000100 */
N#define CAN_TDT0R_TGT          CAN_TDT0R_TGT_Msk                               /*!<Transmit Global Time */
N#define CAN_TDT0R_TIME_Pos     (16U)                                           
N#define CAN_TDT0R_TIME_Msk     (0xFFFFU << CAN_TDT0R_TIME_Pos)                 /*!< 0xFFFF0000 */
N#define CAN_TDT0R_TIME         CAN_TDT0R_TIME_Msk                              /*!<Message Time Stamp */
N
N/******************  Bit definition for CAN_TDL0R register  *******************/
N#define CAN_TDL0R_DATA0_Pos    (0U)                                            
N#define CAN_TDL0R_DATA0_Msk    (0xFFU << CAN_TDL0R_DATA0_Pos)                  /*!< 0x000000FF */
N#define CAN_TDL0R_DATA0        CAN_TDL0R_DATA0_Msk                             /*!<Data byte 0 */
N#define CAN_TDL0R_DATA1_Pos    (8U)                                            
N#define CAN_TDL0R_DATA1_Msk    (0xFFU << CAN_TDL0R_DATA1_Pos)                  /*!< 0x0000FF00 */
N#define CAN_TDL0R_DATA1        CAN_TDL0R_DATA1_Msk                             /*!<Data byte 1 */
N#define CAN_TDL0R_DATA2_Pos    (16U)                                           
N#define CAN_TDL0R_DATA2_Msk    (0xFFU << CAN_TDL0R_DATA2_Pos)                  /*!< 0x00FF0000 */
N#define CAN_TDL0R_DATA2        CAN_TDL0R_DATA2_Msk                             /*!<Data byte 2 */
N#define CAN_TDL0R_DATA3_Pos    (24U)                                           
N#define CAN_TDL0R_DATA3_Msk    (0xFFU << CAN_TDL0R_DATA3_Pos)                  /*!< 0xFF000000 */
N#define CAN_TDL0R_DATA3        CAN_TDL0R_DATA3_Msk                             /*!<Data byte 3 */
N
N/******************  Bit definition for CAN_TDH0R register  *******************/
N#define CAN_TDH0R_DATA4_Pos    (0U)                                            
N#define CAN_TDH0R_DATA4_Msk    (0xFFU << CAN_TDH0R_DATA4_Pos)                  /*!< 0x000000FF */
N#define CAN_TDH0R_DATA4        CAN_TDH0R_DATA4_Msk                             /*!<Data byte 4 */
N#define CAN_TDH0R_DATA5_Pos    (8U)                                            
N#define CAN_TDH0R_DATA5_Msk    (0xFFU << CAN_TDH0R_DATA5_Pos)                  /*!< 0x0000FF00 */
N#define CAN_TDH0R_DATA5        CAN_TDH0R_DATA5_Msk                             /*!<Data byte 5 */
N#define CAN_TDH0R_DATA6_Pos    (16U)                                           
N#define CAN_TDH0R_DATA6_Msk    (0xFFU << CAN_TDH0R_DATA6_Pos)                  /*!< 0x00FF0000 */
N#define CAN_TDH0R_DATA6        CAN_TDH0R_DATA6_Msk                             /*!<Data byte 6 */
N#define CAN_TDH0R_DATA7_Pos    (24U)                                           
N#define CAN_TDH0R_DATA7_Msk    (0xFFU << CAN_TDH0R_DATA7_Pos)                  /*!< 0xFF000000 */
N#define CAN_TDH0R_DATA7        CAN_TDH0R_DATA7_Msk                             /*!<Data byte 7 */
N
N/*******************  Bit definition for CAN_TI1R register  *******************/
N#define CAN_TI1R_TXRQ_Pos      (0U)                                            
N#define CAN_TI1R_TXRQ_Msk      (0x1U << CAN_TI1R_TXRQ_Pos)                     /*!< 0x00000001 */
N#define CAN_TI1R_TXRQ          CAN_TI1R_TXRQ_Msk                               /*!<Transmit Mailbox Request */
N#define CAN_TI1R_RTR_Pos       (1U)                                            
N#define CAN_TI1R_RTR_Msk       (0x1U << CAN_TI1R_RTR_Pos)                      /*!< 0x00000002 */
N#define CAN_TI1R_RTR           CAN_TI1R_RTR_Msk                                /*!<Remote Transmission Request */
N#define CAN_TI1R_IDE_Pos       (2U)                                            
N#define CAN_TI1R_IDE_Msk       (0x1U << CAN_TI1R_IDE_Pos)                      /*!< 0x00000004 */
N#define CAN_TI1R_IDE           CAN_TI1R_IDE_Msk                                /*!<Identifier Extension */
N#define CAN_TI1R_EXID_Pos      (3U)                                            
N#define CAN_TI1R_EXID_Msk      (0x3FFFFU << CAN_TI1R_EXID_Pos)                 /*!< 0x001FFFF8 */
N#define CAN_TI1R_EXID          CAN_TI1R_EXID_Msk                               /*!<Extended Identifier */
N#define CAN_TI1R_STID_Pos      (21U)                                           
N#define CAN_TI1R_STID_Msk      (0x7FFU << CAN_TI1R_STID_Pos)                   /*!< 0xFFE00000 */
N#define CAN_TI1R_STID          CAN_TI1R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
N
N/*******************  Bit definition for CAN_TDT1R register  ******************/
N#define CAN_TDT1R_DLC_Pos      (0U)                                            
N#define CAN_TDT1R_DLC_Msk      (0xFU << CAN_TDT1R_DLC_Pos)                     /*!< 0x0000000F */
N#define CAN_TDT1R_DLC          CAN_TDT1R_DLC_Msk                               /*!<Data Length Code */
N#define CAN_TDT1R_TGT_Pos      (8U)                                            
N#define CAN_TDT1R_TGT_Msk      (0x1U << CAN_TDT1R_TGT_Pos)                     /*!< 0x00000100 */
N#define CAN_TDT1R_TGT          CAN_TDT1R_TGT_Msk                               /*!<Transmit Global Time */
N#define CAN_TDT1R_TIME_Pos     (16U)                                           
N#define CAN_TDT1R_TIME_Msk     (0xFFFFU << CAN_TDT1R_TIME_Pos)                 /*!< 0xFFFF0000 */
N#define CAN_TDT1R_TIME         CAN_TDT1R_TIME_Msk                              /*!<Message Time Stamp */
N
N/*******************  Bit definition for CAN_TDL1R register  ******************/
N#define CAN_TDL1R_DATA0_Pos    (0U)                                            
N#define CAN_TDL1R_DATA0_Msk    (0xFFU << CAN_TDL1R_DATA0_Pos)                  /*!< 0x000000FF */
N#define CAN_TDL1R_DATA0        CAN_TDL1R_DATA0_Msk                             /*!<Data byte 0 */
N#define CAN_TDL1R_DATA1_Pos    (8U)                                            
N#define CAN_TDL1R_DATA1_Msk    (0xFFU << CAN_TDL1R_DATA1_Pos)                  /*!< 0x0000FF00 */
N#define CAN_TDL1R_DATA1        CAN_TDL1R_DATA1_Msk                             /*!<Data byte 1 */
N#define CAN_TDL1R_DATA2_Pos    (16U)                                           
N#define CAN_TDL1R_DATA2_Msk    (0xFFU << CAN_TDL1R_DATA2_Pos)                  /*!< 0x00FF0000 */
N#define CAN_TDL1R_DATA2        CAN_TDL1R_DATA2_Msk                             /*!<Data byte 2 */
N#define CAN_TDL1R_DATA3_Pos    (24U)                                           
N#define CAN_TDL1R_DATA3_Msk    (0xFFU << CAN_TDL1R_DATA3_Pos)                  /*!< 0xFF000000 */
N#define CAN_TDL1R_DATA3        CAN_TDL1R_DATA3_Msk                             /*!<Data byte 3 */
N
N/*******************  Bit definition for CAN_TDH1R register  ******************/
N#define CAN_TDH1R_DATA4_Pos    (0U)                                            
N#define CAN_TDH1R_DATA4_Msk    (0xFFU << CAN_TDH1R_DATA4_Pos)                  /*!< 0x000000FF */
N#define CAN_TDH1R_DATA4        CAN_TDH1R_DATA4_Msk                             /*!<Data byte 4 */
N#define CAN_TDH1R_DATA5_Pos    (8U)                                            
N#define CAN_TDH1R_DATA5_Msk    (0xFFU << CAN_TDH1R_DATA5_Pos)                  /*!< 0x0000FF00 */
N#define CAN_TDH1R_DATA5        CAN_TDH1R_DATA5_Msk                             /*!<Data byte 5 */
N#define CAN_TDH1R_DATA6_Pos    (16U)                                           
N#define CAN_TDH1R_DATA6_Msk    (0xFFU << CAN_TDH1R_DATA6_Pos)                  /*!< 0x00FF0000 */
N#define CAN_TDH1R_DATA6        CAN_TDH1R_DATA6_Msk                             /*!<Data byte 6 */
N#define CAN_TDH1R_DATA7_Pos    (24U)                                           
N#define CAN_TDH1R_DATA7_Msk    (0xFFU << CAN_TDH1R_DATA7_Pos)                  /*!< 0xFF000000 */
N#define CAN_TDH1R_DATA7        CAN_TDH1R_DATA7_Msk                             /*!<Data byte 7 */
N
N/*******************  Bit definition for CAN_TI2R register  *******************/
N#define CAN_TI2R_TXRQ_Pos      (0U)                                            
N#define CAN_TI2R_TXRQ_Msk      (0x1U << CAN_TI2R_TXRQ_Pos)                     /*!< 0x00000001 */
N#define CAN_TI2R_TXRQ          CAN_TI2R_TXRQ_Msk                               /*!<Transmit Mailbox Request */
N#define CAN_TI2R_RTR_Pos       (1U)                                            
N#define CAN_TI2R_RTR_Msk       (0x1U << CAN_TI2R_RTR_Pos)                      /*!< 0x00000002 */
N#define CAN_TI2R_RTR           CAN_TI2R_RTR_Msk                                /*!<Remote Transmission Request */
N#define CAN_TI2R_IDE_Pos       (2U)                                            
N#define CAN_TI2R_IDE_Msk       (0x1U << CAN_TI2R_IDE_Pos)                      /*!< 0x00000004 */
N#define CAN_TI2R_IDE           CAN_TI2R_IDE_Msk                                /*!<Identifier Extension */
N#define CAN_TI2R_EXID_Pos      (3U)                                            
N#define CAN_TI2R_EXID_Msk      (0x3FFFFU << CAN_TI2R_EXID_Pos)                 /*!< 0x001FFFF8 */
N#define CAN_TI2R_EXID          CAN_TI2R_EXID_Msk                               /*!<Extended identifier */
N#define CAN_TI2R_STID_Pos      (21U)                                           
N#define CAN_TI2R_STID_Msk      (0x7FFU << CAN_TI2R_STID_Pos)                   /*!< 0xFFE00000 */
N#define CAN_TI2R_STID          CAN_TI2R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
N
N/*******************  Bit definition for CAN_TDT2R register  ******************/  
N#define CAN_TDT2R_DLC_Pos      (0U)                                            
N#define CAN_TDT2R_DLC_Msk      (0xFU << CAN_TDT2R_DLC_Pos)                     /*!< 0x0000000F */
N#define CAN_TDT2R_DLC          CAN_TDT2R_DLC_Msk                               /*!<Data Length Code */
N#define CAN_TDT2R_TGT_Pos      (8U)                                            
N#define CAN_TDT2R_TGT_Msk      (0x1U << CAN_TDT2R_TGT_Pos)                     /*!< 0x00000100 */
N#define CAN_TDT2R_TGT          CAN_TDT2R_TGT_Msk                               /*!<Transmit Global Time */
N#define CAN_TDT2R_TIME_Pos     (16U)                                           
N#define CAN_TDT2R_TIME_Msk     (0xFFFFU << CAN_TDT2R_TIME_Pos)                 /*!< 0xFFFF0000 */
N#define CAN_TDT2R_TIME         CAN_TDT2R_TIME_Msk                              /*!<Message Time Stamp */
N
N/*******************  Bit definition for CAN_TDL2R register  ******************/
N#define CAN_TDL2R_DATA0_Pos    (0U)                                            
N#define CAN_TDL2R_DATA0_Msk    (0xFFU << CAN_TDL2R_DATA0_Pos)                  /*!< 0x000000FF */
N#define CAN_TDL2R_DATA0        CAN_TDL2R_DATA0_Msk                             /*!<Data byte 0 */
N#define CAN_TDL2R_DATA1_Pos    (8U)                                            
N#define CAN_TDL2R_DATA1_Msk    (0xFFU << CAN_TDL2R_DATA1_Pos)                  /*!< 0x0000FF00 */
N#define CAN_TDL2R_DATA1        CAN_TDL2R_DATA1_Msk                             /*!<Data byte 1 */
N#define CAN_TDL2R_DATA2_Pos    (16U)                                           
N#define CAN_TDL2R_DATA2_Msk    (0xFFU << CAN_TDL2R_DATA2_Pos)                  /*!< 0x00FF0000 */
N#define CAN_TDL2R_DATA2        CAN_TDL2R_DATA2_Msk                             /*!<Data byte 2 */
N#define CAN_TDL2R_DATA3_Pos    (24U)                                           
N#define CAN_TDL2R_DATA3_Msk    (0xFFU << CAN_TDL2R_DATA3_Pos)                  /*!< 0xFF000000 */
N#define CAN_TDL2R_DATA3        CAN_TDL2R_DATA3_Msk                             /*!<Data byte 3 */
N
N/*******************  Bit definition for CAN_TDH2R register  ******************/
N#define CAN_TDH2R_DATA4_Pos    (0U)                                            
N#define CAN_TDH2R_DATA4_Msk    (0xFFU << CAN_TDH2R_DATA4_Pos)                  /*!< 0x000000FF */
N#define CAN_TDH2R_DATA4        CAN_TDH2R_DATA4_Msk                             /*!<Data byte 4 */
N#define CAN_TDH2R_DATA5_Pos    (8U)                                            
N#define CAN_TDH2R_DATA5_Msk    (0xFFU << CAN_TDH2R_DATA5_Pos)                  /*!< 0x0000FF00 */
N#define CAN_TDH2R_DATA5        CAN_TDH2R_DATA5_Msk                             /*!<Data byte 5 */
N#define CAN_TDH2R_DATA6_Pos    (16U)                                           
N#define CAN_TDH2R_DATA6_Msk    (0xFFU << CAN_TDH2R_DATA6_Pos)                  /*!< 0x00FF0000 */
N#define CAN_TDH2R_DATA6        CAN_TDH2R_DATA6_Msk                             /*!<Data byte 6 */
N#define CAN_TDH2R_DATA7_Pos    (24U)                                           
N#define CAN_TDH2R_DATA7_Msk    (0xFFU << CAN_TDH2R_DATA7_Pos)                  /*!< 0xFF000000 */
N#define CAN_TDH2R_DATA7        CAN_TDH2R_DATA7_Msk                             /*!<Data byte 7 */
N
N/*******************  Bit definition for CAN_RI0R register  *******************/
N#define CAN_RI0R_RTR_Pos       (1U)                                            
N#define CAN_RI0R_RTR_Msk       (0x1U << CAN_RI0R_RTR_Pos)                      /*!< 0x00000002 */
N#define CAN_RI0R_RTR           CAN_RI0R_RTR_Msk                                /*!<Remote Transmission Request */
N#define CAN_RI0R_IDE_Pos       (2U)                                            
N#define CAN_RI0R_IDE_Msk       (0x1U << CAN_RI0R_IDE_Pos)                      /*!< 0x00000004 */
N#define CAN_RI0R_IDE           CAN_RI0R_IDE_Msk                                /*!<Identifier Extension */
N#define CAN_RI0R_EXID_Pos      (3U)                                            
N#define CAN_RI0R_EXID_Msk      (0x3FFFFU << CAN_RI0R_EXID_Pos)                 /*!< 0x001FFFF8 */
N#define CAN_RI0R_EXID          CAN_RI0R_EXID_Msk                               /*!<Extended Identifier */
N#define CAN_RI0R_STID_Pos      (21U)                                           
N#define CAN_RI0R_STID_Msk      (0x7FFU << CAN_RI0R_STID_Pos)                   /*!< 0xFFE00000 */
N#define CAN_RI0R_STID          CAN_RI0R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
N
N/*******************  Bit definition for CAN_RDT0R register  ******************/
N#define CAN_RDT0R_DLC_Pos      (0U)                                            
N#define CAN_RDT0R_DLC_Msk      (0xFU << CAN_RDT0R_DLC_Pos)                     /*!< 0x0000000F */
N#define CAN_RDT0R_DLC          CAN_RDT0R_DLC_Msk                               /*!<Data Length Code */
N#define CAN_RDT0R_FMI_Pos      (8U)                                            
N#define CAN_RDT0R_FMI_Msk      (0xFFU << CAN_RDT0R_FMI_Pos)                    /*!< 0x0000FF00 */
N#define CAN_RDT0R_FMI          CAN_RDT0R_FMI_Msk                               /*!<Filter Match Index */
N#define CAN_RDT0R_TIME_Pos     (16U)                                           
N#define CAN_RDT0R_TIME_Msk     (0xFFFFU << CAN_RDT0R_TIME_Pos)                 /*!< 0xFFFF0000 */
N#define CAN_RDT0R_TIME         CAN_RDT0R_TIME_Msk                              /*!<Message Time Stamp */
N
N/*******************  Bit definition for CAN_RDL0R register  ******************/
N#define CAN_RDL0R_DATA0_Pos    (0U)                                            
N#define CAN_RDL0R_DATA0_Msk    (0xFFU << CAN_RDL0R_DATA0_Pos)                  /*!< 0x000000FF */
N#define CAN_RDL0R_DATA0        CAN_RDL0R_DATA0_Msk                             /*!<Data byte 0 */
N#define CAN_RDL0R_DATA1_Pos    (8U)                                            
N#define CAN_RDL0R_DATA1_Msk    (0xFFU << CAN_RDL0R_DATA1_Pos)                  /*!< 0x0000FF00 */
N#define CAN_RDL0R_DATA1        CAN_RDL0R_DATA1_Msk                             /*!<Data byte 1 */
N#define CAN_RDL0R_DATA2_Pos    (16U)                                           
N#define CAN_RDL0R_DATA2_Msk    (0xFFU << CAN_RDL0R_DATA2_Pos)                  /*!< 0x00FF0000 */
N#define CAN_RDL0R_DATA2        CAN_RDL0R_DATA2_Msk                             /*!<Data byte 2 */
N#define CAN_RDL0R_DATA3_Pos    (24U)                                           
N#define CAN_RDL0R_DATA3_Msk    (0xFFU << CAN_RDL0R_DATA3_Pos)                  /*!< 0xFF000000 */
N#define CAN_RDL0R_DATA3        CAN_RDL0R_DATA3_Msk                             /*!<Data byte 3 */
N
N/*******************  Bit definition for CAN_RDH0R register  ******************/
N#define CAN_RDH0R_DATA4_Pos    (0U)                                            
N#define CAN_RDH0R_DATA4_Msk    (0xFFU << CAN_RDH0R_DATA4_Pos)                  /*!< 0x000000FF */
N#define CAN_RDH0R_DATA4        CAN_RDH0R_DATA4_Msk                             /*!<Data byte 4 */
N#define CAN_RDH0R_DATA5_Pos    (8U)                                            
N#define CAN_RDH0R_DATA5_Msk    (0xFFU << CAN_RDH0R_DATA5_Pos)                  /*!< 0x0000FF00 */
N#define CAN_RDH0R_DATA5        CAN_RDH0R_DATA5_Msk                             /*!<Data byte 5 */
N#define CAN_RDH0R_DATA6_Pos    (16U)                                           
N#define CAN_RDH0R_DATA6_Msk    (0xFFU << CAN_RDH0R_DATA6_Pos)                  /*!< 0x00FF0000 */
N#define CAN_RDH0R_DATA6        CAN_RDH0R_DATA6_Msk                             /*!<Data byte 6 */
N#define CAN_RDH0R_DATA7_Pos    (24U)                                           
N#define CAN_RDH0R_DATA7_Msk    (0xFFU << CAN_RDH0R_DATA7_Pos)                  /*!< 0xFF000000 */
N#define CAN_RDH0R_DATA7        CAN_RDH0R_DATA7_Msk                             /*!<Data byte 7 */
N
N/*******************  Bit definition for CAN_RI1R register  *******************/
N#define CAN_RI1R_RTR_Pos       (1U)                                            
N#define CAN_RI1R_RTR_Msk       (0x1U << CAN_RI1R_RTR_Pos)                      /*!< 0x00000002 */
N#define CAN_RI1R_RTR           CAN_RI1R_RTR_Msk                                /*!<Remote Transmission Request */
N#define CAN_RI1R_IDE_Pos       (2U)                                            
N#define CAN_RI1R_IDE_Msk       (0x1U << CAN_RI1R_IDE_Pos)                      /*!< 0x00000004 */
N#define CAN_RI1R_IDE           CAN_RI1R_IDE_Msk                                /*!<Identifier Extension */
N#define CAN_RI1R_EXID_Pos      (3U)                                            
N#define CAN_RI1R_EXID_Msk      (0x3FFFFU << CAN_RI1R_EXID_Pos)                 /*!< 0x001FFFF8 */
N#define CAN_RI1R_EXID          CAN_RI1R_EXID_Msk                               /*!<Extended identifier */
N#define CAN_RI1R_STID_Pos      (21U)                                           
N#define CAN_RI1R_STID_Msk      (0x7FFU << CAN_RI1R_STID_Pos)                   /*!< 0xFFE00000 */
N#define CAN_RI1R_STID          CAN_RI1R_STID_Msk                               /*!<Standard Identifier or Extended Identifier */
N
N/*******************  Bit definition for CAN_RDT1R register  ******************/
N#define CAN_RDT1R_DLC_Pos      (0U)                                            
N#define CAN_RDT1R_DLC_Msk      (0xFU << CAN_RDT1R_DLC_Pos)                     /*!< 0x0000000F */
N#define CAN_RDT1R_DLC          CAN_RDT1R_DLC_Msk                               /*!<Data Length Code */
N#define CAN_RDT1R_FMI_Pos      (8U)                                            
N#define CAN_RDT1R_FMI_Msk      (0xFFU << CAN_RDT1R_FMI_Pos)                    /*!< 0x0000FF00 */
N#define CAN_RDT1R_FMI          CAN_RDT1R_FMI_Msk                               /*!<Filter Match Index */
N#define CAN_RDT1R_TIME_Pos     (16U)                                           
N#define CAN_RDT1R_TIME_Msk     (0xFFFFU << CAN_RDT1R_TIME_Pos)                 /*!< 0xFFFF0000 */
N#define CAN_RDT1R_TIME         CAN_RDT1R_TIME_Msk                              /*!<Message Time Stamp */
N
N/*******************  Bit definition for CAN_RDL1R register  ******************/
N#define CAN_RDL1R_DATA0_Pos    (0U)                                            
N#define CAN_RDL1R_DATA0_Msk    (0xFFU << CAN_RDL1R_DATA0_Pos)                  /*!< 0x000000FF */
N#define CAN_RDL1R_DATA0        CAN_RDL1R_DATA0_Msk                             /*!<Data byte 0 */
N#define CAN_RDL1R_DATA1_Pos    (8U)                                            
N#define CAN_RDL1R_DATA1_Msk    (0xFFU << CAN_RDL1R_DATA1_Pos)                  /*!< 0x0000FF00 */
N#define CAN_RDL1R_DATA1        CAN_RDL1R_DATA1_Msk                             /*!<Data byte 1 */
N#define CAN_RDL1R_DATA2_Pos    (16U)                                           
N#define CAN_RDL1R_DATA2_Msk    (0xFFU << CAN_RDL1R_DATA2_Pos)                  /*!< 0x00FF0000 */
N#define CAN_RDL1R_DATA2        CAN_RDL1R_DATA2_Msk                             /*!<Data byte 2 */
N#define CAN_RDL1R_DATA3_Pos    (24U)                                           
N#define CAN_RDL1R_DATA3_Msk    (0xFFU << CAN_RDL1R_DATA3_Pos)                  /*!< 0xFF000000 */
N#define CAN_RDL1R_DATA3        CAN_RDL1R_DATA3_Msk                             /*!<Data byte 3 */
N
N/*******************  Bit definition for CAN_RDH1R register  ******************/
N#define CAN_RDH1R_DATA4_Pos    (0U)                                            
N#define CAN_RDH1R_DATA4_Msk    (0xFFU << CAN_RDH1R_DATA4_Pos)                  /*!< 0x000000FF */
N#define CAN_RDH1R_DATA4        CAN_RDH1R_DATA4_Msk                             /*!<Data byte 4 */
N#define CAN_RDH1R_DATA5_Pos    (8U)                                            
N#define CAN_RDH1R_DATA5_Msk    (0xFFU << CAN_RDH1R_DATA5_Pos)                  /*!< 0x0000FF00 */
N#define CAN_RDH1R_DATA5        CAN_RDH1R_DATA5_Msk                             /*!<Data byte 5 */
N#define CAN_RDH1R_DATA6_Pos    (16U)                                           
N#define CAN_RDH1R_DATA6_Msk    (0xFFU << CAN_RDH1R_DATA6_Pos)                  /*!< 0x00FF0000 */
N#define CAN_RDH1R_DATA6        CAN_RDH1R_DATA6_Msk                             /*!<Data byte 6 */
N#define CAN_RDH1R_DATA7_Pos    (24U)                                           
N#define CAN_RDH1R_DATA7_Msk    (0xFFU << CAN_RDH1R_DATA7_Pos)                  /*!< 0xFF000000 */
N#define CAN_RDH1R_DATA7        CAN_RDH1R_DATA7_Msk                             /*!<Data byte 7 */
N
N/*!<CAN filter registers */
N/*******************  Bit definition for CAN_FMR register  ********************/
N#define CAN_FMR_FINIT_Pos      (0U)                                            
N#define CAN_FMR_FINIT_Msk      (0x1U << CAN_FMR_FINIT_Pos)                     /*!< 0x00000001 */
N#define CAN_FMR_FINIT          CAN_FMR_FINIT_Msk                               /*!<Filter Init Mode */
N#define CAN_FMR_CAN2SB_Pos     (8U)                                            
N#define CAN_FMR_CAN2SB_Msk     (0x3FU << CAN_FMR_CAN2SB_Pos)                   /*!< 0x00003F00 */
N#define CAN_FMR_CAN2SB         CAN_FMR_CAN2SB_Msk                              /*!<CAN2 start bank */
N
N/*******************  Bit definition for CAN_FM1R register  *******************/
N#define CAN_FM1R_FBM_Pos       (0U)                                            
N#define CAN_FM1R_FBM_Msk       (0xFFFFFFFU << CAN_FM1R_FBM_Pos)                /*!< 0x0FFFFFFF */
N#define CAN_FM1R_FBM           CAN_FM1R_FBM_Msk                                /*!<Filter Mode */
N#define CAN_FM1R_FBM0_Pos      (0U)                                            
N#define CAN_FM1R_FBM0_Msk      (0x1U << CAN_FM1R_FBM0_Pos)                     /*!< 0x00000001 */
N#define CAN_FM1R_FBM0          CAN_FM1R_FBM0_Msk                               /*!<Filter Init Mode bit 0 */
N#define CAN_FM1R_FBM1_Pos      (1U)                                            
N#define CAN_FM1R_FBM1_Msk      (0x1U << CAN_FM1R_FBM1_Pos)                     /*!< 0x00000002 */
N#define CAN_FM1R_FBM1          CAN_FM1R_FBM1_Msk                               /*!<Filter Init Mode bit 1 */
N#define CAN_FM1R_FBM2_Pos      (2U)                                            
N#define CAN_FM1R_FBM2_Msk      (0x1U << CAN_FM1R_FBM2_Pos)                     /*!< 0x00000004 */
N#define CAN_FM1R_FBM2          CAN_FM1R_FBM2_Msk                               /*!<Filter Init Mode bit 2 */
N#define CAN_FM1R_FBM3_Pos      (3U)                                            
N#define CAN_FM1R_FBM3_Msk      (0x1U << CAN_FM1R_FBM3_Pos)                     /*!< 0x00000008 */
N#define CAN_FM1R_FBM3          CAN_FM1R_FBM3_Msk                               /*!<Filter Init Mode bit 3 */
N#define CAN_FM1R_FBM4_Pos      (4U)                                            
N#define CAN_FM1R_FBM4_Msk      (0x1U << CAN_FM1R_FBM4_Pos)                     /*!< 0x00000010 */
N#define CAN_FM1R_FBM4          CAN_FM1R_FBM4_Msk                               /*!<Filter Init Mode bit 4 */
N#define CAN_FM1R_FBM5_Pos      (5U)                                            
N#define CAN_FM1R_FBM5_Msk      (0x1U << CAN_FM1R_FBM5_Pos)                     /*!< 0x00000020 */
N#define CAN_FM1R_FBM5          CAN_FM1R_FBM5_Msk                               /*!<Filter Init Mode bit 5 */
N#define CAN_FM1R_FBM6_Pos      (6U)                                            
N#define CAN_FM1R_FBM6_Msk      (0x1U << CAN_FM1R_FBM6_Pos)                     /*!< 0x00000040 */
N#define CAN_FM1R_FBM6          CAN_FM1R_FBM6_Msk                               /*!<Filter Init Mode bit 6 */
N#define CAN_FM1R_FBM7_Pos      (7U)                                            
N#define CAN_FM1R_FBM7_Msk      (0x1U << CAN_FM1R_FBM7_Pos)                     /*!< 0x00000080 */
N#define CAN_FM1R_FBM7          CAN_FM1R_FBM7_Msk                               /*!<Filter Init Mode bit 7 */
N#define CAN_FM1R_FBM8_Pos      (8U)                                            
N#define CAN_FM1R_FBM8_Msk      (0x1U << CAN_FM1R_FBM8_Pos)                     /*!< 0x00000100 */
N#define CAN_FM1R_FBM8          CAN_FM1R_FBM8_Msk                               /*!<Filter Init Mode bit 8 */
N#define CAN_FM1R_FBM9_Pos      (9U)                                            
N#define CAN_FM1R_FBM9_Msk      (0x1U << CAN_FM1R_FBM9_Pos)                     /*!< 0x00000200 */
N#define CAN_FM1R_FBM9          CAN_FM1R_FBM9_Msk                               /*!<Filter Init Mode bit 9 */
N#define CAN_FM1R_FBM10_Pos     (10U)                                           
N#define CAN_FM1R_FBM10_Msk     (0x1U << CAN_FM1R_FBM10_Pos)                    /*!< 0x00000400 */
N#define CAN_FM1R_FBM10         CAN_FM1R_FBM10_Msk                              /*!<Filter Init Mode bit 10 */
N#define CAN_FM1R_FBM11_Pos     (11U)                                           
N#define CAN_FM1R_FBM11_Msk     (0x1U << CAN_FM1R_FBM11_Pos)                    /*!< 0x00000800 */
N#define CAN_FM1R_FBM11         CAN_FM1R_FBM11_Msk                              /*!<Filter Init Mode bit 11 */
N#define CAN_FM1R_FBM12_Pos     (12U)                                           
N#define CAN_FM1R_FBM12_Msk     (0x1U << CAN_FM1R_FBM12_Pos)                    /*!< 0x00001000 */
N#define CAN_FM1R_FBM12         CAN_FM1R_FBM12_Msk                              /*!<Filter Init Mode bit 12 */
N#define CAN_FM1R_FBM13_Pos     (13U)                                           
N#define CAN_FM1R_FBM13_Msk     (0x1U << CAN_FM1R_FBM13_Pos)                    /*!< 0x00002000 */
N#define CAN_FM1R_FBM13         CAN_FM1R_FBM13_Msk                              /*!<Filter Init Mode bit 13 */
N#define CAN_FM1R_FBM14_Pos     (14U)                                           
N#define CAN_FM1R_FBM14_Msk     (0x1U << CAN_FM1R_FBM14_Pos)                    /*!< 0x00004000 */
N#define CAN_FM1R_FBM14         CAN_FM1R_FBM14_Msk                              /*!<Filter Init Mode bit 14 */
N#define CAN_FM1R_FBM15_Pos     (15U)                                           
N#define CAN_FM1R_FBM15_Msk     (0x1U << CAN_FM1R_FBM15_Pos)                    /*!< 0x00008000 */
N#define CAN_FM1R_FBM15         CAN_FM1R_FBM15_Msk                              /*!<Filter Init Mode bit 15 */
N#define CAN_FM1R_FBM16_Pos     (16U)                                           
N#define CAN_FM1R_FBM16_Msk     (0x1U << CAN_FM1R_FBM16_Pos)                    /*!< 0x00010000 */
N#define CAN_FM1R_FBM16         CAN_FM1R_FBM16_Msk                              /*!<Filter Init Mode bit 16 */
N#define CAN_FM1R_FBM17_Pos     (17U)                                           
N#define CAN_FM1R_FBM17_Msk     (0x1U << CAN_FM1R_FBM17_Pos)                    /*!< 0x00020000 */
N#define CAN_FM1R_FBM17         CAN_FM1R_FBM17_Msk                              /*!<Filter Init Mode bit 17 */
N#define CAN_FM1R_FBM18_Pos     (18U)                                           
N#define CAN_FM1R_FBM18_Msk     (0x1U << CAN_FM1R_FBM18_Pos)                    /*!< 0x00040000 */
N#define CAN_FM1R_FBM18         CAN_FM1R_FBM18_Msk                              /*!<Filter Init Mode bit 18 */
N#define CAN_FM1R_FBM19_Pos     (19U)                                           
N#define CAN_FM1R_FBM19_Msk     (0x1U << CAN_FM1R_FBM19_Pos)                    /*!< 0x00080000 */
N#define CAN_FM1R_FBM19         CAN_FM1R_FBM19_Msk                              /*!<Filter Init Mode bit 19 */
N#define CAN_FM1R_FBM20_Pos     (20U)                                           
N#define CAN_FM1R_FBM20_Msk     (0x1U << CAN_FM1R_FBM20_Pos)                    /*!< 0x00100000 */
N#define CAN_FM1R_FBM20         CAN_FM1R_FBM20_Msk                              /*!<Filter Init Mode bit 20 */
N#define CAN_FM1R_FBM21_Pos     (21U)                                           
N#define CAN_FM1R_FBM21_Msk     (0x1U << CAN_FM1R_FBM21_Pos)                    /*!< 0x00200000 */
N#define CAN_FM1R_FBM21         CAN_FM1R_FBM21_Msk                              /*!<Filter Init Mode bit 21 */
N#define CAN_FM1R_FBM22_Pos     (22U)                                           
N#define CAN_FM1R_FBM22_Msk     (0x1U << CAN_FM1R_FBM22_Pos)                    /*!< 0x00400000 */
N#define CAN_FM1R_FBM22         CAN_FM1R_FBM22_Msk                              /*!<Filter Init Mode bit 22 */
N#define CAN_FM1R_FBM23_Pos     (23U)                                           
N#define CAN_FM1R_FBM23_Msk     (0x1U << CAN_FM1R_FBM23_Pos)                    /*!< 0x00800000 */
N#define CAN_FM1R_FBM23         CAN_FM1R_FBM23_Msk                              /*!<Filter Init Mode bit 23 */
N#define CAN_FM1R_FBM24_Pos     (24U)                                           
N#define CAN_FM1R_FBM24_Msk     (0x1U << CAN_FM1R_FBM24_Pos)                    /*!< 0x01000000 */
N#define CAN_FM1R_FBM24         CAN_FM1R_FBM24_Msk                              /*!<Filter Init Mode bit 24 */
N#define CAN_FM1R_FBM25_Pos     (25U)                                           
N#define CAN_FM1R_FBM25_Msk     (0x1U << CAN_FM1R_FBM25_Pos)                    /*!< 0x02000000 */
N#define CAN_FM1R_FBM25         CAN_FM1R_FBM25_Msk                              /*!<Filter Init Mode bit 25 */
N#define CAN_FM1R_FBM26_Pos     (26U)                                           
N#define CAN_FM1R_FBM26_Msk     (0x1U << CAN_FM1R_FBM26_Pos)                    /*!< 0x04000000 */
N#define CAN_FM1R_FBM26         CAN_FM1R_FBM26_Msk                              /*!<Filter Init Mode bit 26 */
N#define CAN_FM1R_FBM27_Pos     (27U)                                           
N#define CAN_FM1R_FBM27_Msk     (0x1U << CAN_FM1R_FBM27_Pos)                    /*!< 0x08000000 */
N#define CAN_FM1R_FBM27         CAN_FM1R_FBM27_Msk                              /*!<Filter Init Mode bit 27 */
N
N/*******************  Bit definition for CAN_FS1R register  *******************/
N#define CAN_FS1R_FSC_Pos       (0U)                                            
N#define CAN_FS1R_FSC_Msk       (0xFFFFFFFU << CAN_FS1R_FSC_Pos)                /*!< 0x0FFFFFFF */
N#define CAN_FS1R_FSC           CAN_FS1R_FSC_Msk                                /*!<Filter Scale Configuration */
N#define CAN_FS1R_FSC0_Pos      (0U)                                            
N#define CAN_FS1R_FSC0_Msk      (0x1U << CAN_FS1R_FSC0_Pos)                     /*!< 0x00000001 */
N#define CAN_FS1R_FSC0          CAN_FS1R_FSC0_Msk                               /*!<Filter Scale Configuration bit 0 */
N#define CAN_FS1R_FSC1_Pos      (1U)                                            
N#define CAN_FS1R_FSC1_Msk      (0x1U << CAN_FS1R_FSC1_Pos)                     /*!< 0x00000002 */
N#define CAN_FS1R_FSC1          CAN_FS1R_FSC1_Msk                               /*!<Filter Scale Configuration bit 1 */
N#define CAN_FS1R_FSC2_Pos      (2U)                                            
N#define CAN_FS1R_FSC2_Msk      (0x1U << CAN_FS1R_FSC2_Pos)                     /*!< 0x00000004 */
N#define CAN_FS1R_FSC2          CAN_FS1R_FSC2_Msk                               /*!<Filter Scale Configuration bit 2 */
N#define CAN_FS1R_FSC3_Pos      (3U)                                            
N#define CAN_FS1R_FSC3_Msk      (0x1U << CAN_FS1R_FSC3_Pos)                     /*!< 0x00000008 */
N#define CAN_FS1R_FSC3          CAN_FS1R_FSC3_Msk                               /*!<Filter Scale Configuration bit 3 */
N#define CAN_FS1R_FSC4_Pos      (4U)                                            
N#define CAN_FS1R_FSC4_Msk      (0x1U << CAN_FS1R_FSC4_Pos)                     /*!< 0x00000010 */
N#define CAN_FS1R_FSC4          CAN_FS1R_FSC4_Msk                               /*!<Filter Scale Configuration bit 4 */
N#define CAN_FS1R_FSC5_Pos      (5U)                                            
N#define CAN_FS1R_FSC5_Msk      (0x1U << CAN_FS1R_FSC5_Pos)                     /*!< 0x00000020 */
N#define CAN_FS1R_FSC5          CAN_FS1R_FSC5_Msk                               /*!<Filter Scale Configuration bit 5 */
N#define CAN_FS1R_FSC6_Pos      (6U)                                            
N#define CAN_FS1R_FSC6_Msk      (0x1U << CAN_FS1R_FSC6_Pos)                     /*!< 0x00000040 */
N#define CAN_FS1R_FSC6          CAN_FS1R_FSC6_Msk                               /*!<Filter Scale Configuration bit 6 */
N#define CAN_FS1R_FSC7_Pos      (7U)                                            
N#define CAN_FS1R_FSC7_Msk      (0x1U << CAN_FS1R_FSC7_Pos)                     /*!< 0x00000080 */
N#define CAN_FS1R_FSC7          CAN_FS1R_FSC7_Msk                               /*!<Filter Scale Configuration bit 7 */
N#define CAN_FS1R_FSC8_Pos      (8U)                                            
N#define CAN_FS1R_FSC8_Msk      (0x1U << CAN_FS1R_FSC8_Pos)                     /*!< 0x00000100 */
N#define CAN_FS1R_FSC8          CAN_FS1R_FSC8_Msk                               /*!<Filter Scale Configuration bit 8 */
N#define CAN_FS1R_FSC9_Pos      (9U)                                            
N#define CAN_FS1R_FSC9_Msk      (0x1U << CAN_FS1R_FSC9_Pos)                     /*!< 0x00000200 */
N#define CAN_FS1R_FSC9          CAN_FS1R_FSC9_Msk                               /*!<Filter Scale Configuration bit 9 */
N#define CAN_FS1R_FSC10_Pos     (10U)                                           
N#define CAN_FS1R_FSC10_Msk     (0x1U << CAN_FS1R_FSC10_Pos)                    /*!< 0x00000400 */
N#define CAN_FS1R_FSC10         CAN_FS1R_FSC10_Msk                              /*!<Filter Scale Configuration bit 10 */
N#define CAN_FS1R_FSC11_Pos     (11U)                                           
N#define CAN_FS1R_FSC11_Msk     (0x1U << CAN_FS1R_FSC11_Pos)                    /*!< 0x00000800 */
N#define CAN_FS1R_FSC11         CAN_FS1R_FSC11_Msk                              /*!<Filter Scale Configuration bit 11 */
N#define CAN_FS1R_FSC12_Pos     (12U)                                           
N#define CAN_FS1R_FSC12_Msk     (0x1U << CAN_FS1R_FSC12_Pos)                    /*!< 0x00001000 */
N#define CAN_FS1R_FSC12         CAN_FS1R_FSC12_Msk                              /*!<Filter Scale Configuration bit 12 */
N#define CAN_FS1R_FSC13_Pos     (13U)                                           
N#define CAN_FS1R_FSC13_Msk     (0x1U << CAN_FS1R_FSC13_Pos)                    /*!< 0x00002000 */
N#define CAN_FS1R_FSC13         CAN_FS1R_FSC13_Msk                              /*!<Filter Scale Configuration bit 13 */
N#define CAN_FS1R_FSC14_Pos     (14U)                                           
N#define CAN_FS1R_FSC14_Msk     (0x1U << CAN_FS1R_FSC14_Pos)                    /*!< 0x00004000 */
N#define CAN_FS1R_FSC14         CAN_FS1R_FSC14_Msk                              /*!<Filter Scale Configuration bit 14 */
N#define CAN_FS1R_FSC15_Pos     (15U)                                           
N#define CAN_FS1R_FSC15_Msk     (0x1U << CAN_FS1R_FSC15_Pos)                    /*!< 0x00008000 */
N#define CAN_FS1R_FSC15         CAN_FS1R_FSC15_Msk                              /*!<Filter Scale Configuration bit 15 */
N#define CAN_FS1R_FSC16_Pos     (16U)                                           
N#define CAN_FS1R_FSC16_Msk     (0x1U << CAN_FS1R_FSC16_Pos)                    /*!< 0x00010000 */
N#define CAN_FS1R_FSC16         CAN_FS1R_FSC16_Msk                              /*!<Filter Scale Configuration bit 16 */
N#define CAN_FS1R_FSC17_Pos     (17U)                                           
N#define CAN_FS1R_FSC17_Msk     (0x1U << CAN_FS1R_FSC17_Pos)                    /*!< 0x00020000 */
N#define CAN_FS1R_FSC17         CAN_FS1R_FSC17_Msk                              /*!<Filter Scale Configuration bit 17 */
N#define CAN_FS1R_FSC18_Pos     (18U)                                           
N#define CAN_FS1R_FSC18_Msk     (0x1U << CAN_FS1R_FSC18_Pos)                    /*!< 0x00040000 */
N#define CAN_FS1R_FSC18         CAN_FS1R_FSC18_Msk                              /*!<Filter Scale Configuration bit 18 */
N#define CAN_FS1R_FSC19_Pos     (19U)                                           
N#define CAN_FS1R_FSC19_Msk     (0x1U << CAN_FS1R_FSC19_Pos)                    /*!< 0x00080000 */
N#define CAN_FS1R_FSC19         CAN_FS1R_FSC19_Msk                              /*!<Filter Scale Configuration bit 19 */
N#define CAN_FS1R_FSC20_Pos     (20U)                                           
N#define CAN_FS1R_FSC20_Msk     (0x1U << CAN_FS1R_FSC20_Pos)                    /*!< 0x00100000 */
N#define CAN_FS1R_FSC20         CAN_FS1R_FSC20_Msk                              /*!<Filter Scale Configuration bit 20 */
N#define CAN_FS1R_FSC21_Pos     (21U)                                           
N#define CAN_FS1R_FSC21_Msk     (0x1U << CAN_FS1R_FSC21_Pos)                    /*!< 0x00200000 */
N#define CAN_FS1R_FSC21         CAN_FS1R_FSC21_Msk                              /*!<Filter Scale Configuration bit 21 */
N#define CAN_FS1R_FSC22_Pos     (22U)                                           
N#define CAN_FS1R_FSC22_Msk     (0x1U << CAN_FS1R_FSC22_Pos)                    /*!< 0x00400000 */
N#define CAN_FS1R_FSC22         CAN_FS1R_FSC22_Msk                              /*!<Filter Scale Configuration bit 22 */
N#define CAN_FS1R_FSC23_Pos     (23U)                                           
N#define CAN_FS1R_FSC23_Msk     (0x1U << CAN_FS1R_FSC23_Pos)                    /*!< 0x00800000 */
N#define CAN_FS1R_FSC23         CAN_FS1R_FSC23_Msk                              /*!<Filter Scale Configuration bit 23 */
N#define CAN_FS1R_FSC24_Pos     (24U)                                           
N#define CAN_FS1R_FSC24_Msk     (0x1U << CAN_FS1R_FSC24_Pos)                    /*!< 0x01000000 */
N#define CAN_FS1R_FSC24         CAN_FS1R_FSC24_Msk                              /*!<Filter Scale Configuration bit 24 */
N#define CAN_FS1R_FSC25_Pos     (25U)                                           
N#define CAN_FS1R_FSC25_Msk     (0x1U << CAN_FS1R_FSC25_Pos)                    /*!< 0x02000000 */
N#define CAN_FS1R_FSC25         CAN_FS1R_FSC25_Msk                              /*!<Filter Scale Configuration bit 25 */
N#define CAN_FS1R_FSC26_Pos     (26U)                                           
N#define CAN_FS1R_FSC26_Msk     (0x1U << CAN_FS1R_FSC26_Pos)                    /*!< 0x04000000 */
N#define CAN_FS1R_FSC26         CAN_FS1R_FSC26_Msk                              /*!<Filter Scale Configuration bit 26 */
N#define CAN_FS1R_FSC27_Pos     (27U)                                           
N#define CAN_FS1R_FSC27_Msk     (0x1U << CAN_FS1R_FSC27_Pos)                    /*!< 0x08000000 */
N#define CAN_FS1R_FSC27         CAN_FS1R_FSC27_Msk                              /*!<Filter Scale Configuration bit 27 */
N
N/******************  Bit definition for CAN_FFA1R register  *******************/
N#define CAN_FFA1R_FFA_Pos      (0U)                                            
N#define CAN_FFA1R_FFA_Msk      (0xFFFFFFFU << CAN_FFA1R_FFA_Pos)               /*!< 0x0FFFFFFF */
N#define CAN_FFA1R_FFA          CAN_FFA1R_FFA_Msk                               /*!<Filter FIFO Assignment */
N#define CAN_FFA1R_FFA0_Pos     (0U)                                            
N#define CAN_FFA1R_FFA0_Msk     (0x1U << CAN_FFA1R_FFA0_Pos)                    /*!< 0x00000001 */
N#define CAN_FFA1R_FFA0         CAN_FFA1R_FFA0_Msk                              /*!<Filter FIFO Assignment bit 0 */
N#define CAN_FFA1R_FFA1_Pos     (1U)                                            
N#define CAN_FFA1R_FFA1_Msk     (0x1U << CAN_FFA1R_FFA1_Pos)                    /*!< 0x00000002 */
N#define CAN_FFA1R_FFA1         CAN_FFA1R_FFA1_Msk                              /*!<Filter FIFO Assignment bit 1 */
N#define CAN_FFA1R_FFA2_Pos     (2U)                                            
N#define CAN_FFA1R_FFA2_Msk     (0x1U << CAN_FFA1R_FFA2_Pos)                    /*!< 0x00000004 */
N#define CAN_FFA1R_FFA2         CAN_FFA1R_FFA2_Msk                              /*!<Filter FIFO Assignment bit 2 */
N#define CAN_FFA1R_FFA3_Pos     (3U)                                            
N#define CAN_FFA1R_FFA3_Msk     (0x1U << CAN_FFA1R_FFA3_Pos)                    /*!< 0x00000008 */
N#define CAN_FFA1R_FFA3         CAN_FFA1R_FFA3_Msk                              /*!<Filter FIFO Assignment bit 3 */
N#define CAN_FFA1R_FFA4_Pos     (4U)                                            
N#define CAN_FFA1R_FFA4_Msk     (0x1U << CAN_FFA1R_FFA4_Pos)                    /*!< 0x00000010 */
N#define CAN_FFA1R_FFA4         CAN_FFA1R_FFA4_Msk                              /*!<Filter FIFO Assignment bit 4 */
N#define CAN_FFA1R_FFA5_Pos     (5U)                                            
N#define CAN_FFA1R_FFA5_Msk     (0x1U << CAN_FFA1R_FFA5_Pos)                    /*!< 0x00000020 */
N#define CAN_FFA1R_FFA5         CAN_FFA1R_FFA5_Msk                              /*!<Filter FIFO Assignment bit 5 */
N#define CAN_FFA1R_FFA6_Pos     (6U)                                            
N#define CAN_FFA1R_FFA6_Msk     (0x1U << CAN_FFA1R_FFA6_Pos)                    /*!< 0x00000040 */
N#define CAN_FFA1R_FFA6         CAN_FFA1R_FFA6_Msk                              /*!<Filter FIFO Assignment bit 6 */
N#define CAN_FFA1R_FFA7_Pos     (7U)                                            
N#define CAN_FFA1R_FFA7_Msk     (0x1U << CAN_FFA1R_FFA7_Pos)                    /*!< 0x00000080 */
N#define CAN_FFA1R_FFA7         CAN_FFA1R_FFA7_Msk                              /*!<Filter FIFO Assignment bit 7 */
N#define CAN_FFA1R_FFA8_Pos     (8U)                                            
N#define CAN_FFA1R_FFA8_Msk     (0x1U << CAN_FFA1R_FFA8_Pos)                    /*!< 0x00000100 */
N#define CAN_FFA1R_FFA8         CAN_FFA1R_FFA8_Msk                              /*!<Filter FIFO Assignment bit 8 */
N#define CAN_FFA1R_FFA9_Pos     (9U)                                            
N#define CAN_FFA1R_FFA9_Msk     (0x1U << CAN_FFA1R_FFA9_Pos)                    /*!< 0x00000200 */
N#define CAN_FFA1R_FFA9         CAN_FFA1R_FFA9_Msk                              /*!<Filter FIFO Assignment bit 9 */
N#define CAN_FFA1R_FFA10_Pos    (10U)                                           
N#define CAN_FFA1R_FFA10_Msk    (0x1U << CAN_FFA1R_FFA10_Pos)                   /*!< 0x00000400 */
N#define CAN_FFA1R_FFA10        CAN_FFA1R_FFA10_Msk                             /*!<Filter FIFO Assignment bit 10 */
N#define CAN_FFA1R_FFA11_Pos    (11U)                                           
N#define CAN_FFA1R_FFA11_Msk    (0x1U << CAN_FFA1R_FFA11_Pos)                   /*!< 0x00000800 */
N#define CAN_FFA1R_FFA11        CAN_FFA1R_FFA11_Msk                             /*!<Filter FIFO Assignment bit 11 */
N#define CAN_FFA1R_FFA12_Pos    (12U)                                           
N#define CAN_FFA1R_FFA12_Msk    (0x1U << CAN_FFA1R_FFA12_Pos)                   /*!< 0x00001000 */
N#define CAN_FFA1R_FFA12        CAN_FFA1R_FFA12_Msk                             /*!<Filter FIFO Assignment bit 12 */
N#define CAN_FFA1R_FFA13_Pos    (13U)                                           
N#define CAN_FFA1R_FFA13_Msk    (0x1U << CAN_FFA1R_FFA13_Pos)                   /*!< 0x00002000 */
N#define CAN_FFA1R_FFA13        CAN_FFA1R_FFA13_Msk                             /*!<Filter FIFO Assignment bit 13 */
N#define CAN_FFA1R_FFA14_Pos    (14U)                                           
N#define CAN_FFA1R_FFA14_Msk    (0x1U << CAN_FFA1R_FFA14_Pos)                   /*!< 0x00004000 */
N#define CAN_FFA1R_FFA14        CAN_FFA1R_FFA14_Msk                             /*!<Filter FIFO Assignment bit 14 */
N#define CAN_FFA1R_FFA15_Pos    (15U)                                           
N#define CAN_FFA1R_FFA15_Msk    (0x1U << CAN_FFA1R_FFA15_Pos)                   /*!< 0x00008000 */
N#define CAN_FFA1R_FFA15        CAN_FFA1R_FFA15_Msk                             /*!<Filter FIFO Assignment bit 15 */
N#define CAN_FFA1R_FFA16_Pos    (16U)                                           
N#define CAN_FFA1R_FFA16_Msk    (0x1U << CAN_FFA1R_FFA16_Pos)                   /*!< 0x00010000 */
N#define CAN_FFA1R_FFA16        CAN_FFA1R_FFA16_Msk                             /*!<Filter FIFO Assignment bit 16 */
N#define CAN_FFA1R_FFA17_Pos    (17U)                                           
N#define CAN_FFA1R_FFA17_Msk    (0x1U << CAN_FFA1R_FFA17_Pos)                   /*!< 0x00020000 */
N#define CAN_FFA1R_FFA17        CAN_FFA1R_FFA17_Msk                             /*!<Filter FIFO Assignment bit 17 */
N#define CAN_FFA1R_FFA18_Pos    (18U)                                           
N#define CAN_FFA1R_FFA18_Msk    (0x1U << CAN_FFA1R_FFA18_Pos)                   /*!< 0x00040000 */
N#define CAN_FFA1R_FFA18        CAN_FFA1R_FFA18_Msk                             /*!<Filter FIFO Assignment bit 18 */
N#define CAN_FFA1R_FFA19_Pos    (19U)                                           
N#define CAN_FFA1R_FFA19_Msk    (0x1U << CAN_FFA1R_FFA19_Pos)                   /*!< 0x00080000 */
N#define CAN_FFA1R_FFA19        CAN_FFA1R_FFA19_Msk                             /*!<Filter FIFO Assignment bit 19 */
N#define CAN_FFA1R_FFA20_Pos    (20U)                                           
N#define CAN_FFA1R_FFA20_Msk    (0x1U << CAN_FFA1R_FFA20_Pos)                   /*!< 0x00100000 */
N#define CAN_FFA1R_FFA20        CAN_FFA1R_FFA20_Msk                             /*!<Filter FIFO Assignment bit 20 */
N#define CAN_FFA1R_FFA21_Pos    (21U)                                           
N#define CAN_FFA1R_FFA21_Msk    (0x1U << CAN_FFA1R_FFA21_Pos)                   /*!< 0x00200000 */
N#define CAN_FFA1R_FFA21        CAN_FFA1R_FFA21_Msk                             /*!<Filter FIFO Assignment bit 21 */
N#define CAN_FFA1R_FFA22_Pos    (22U)                                           
N#define CAN_FFA1R_FFA22_Msk    (0x1U << CAN_FFA1R_FFA22_Pos)                   /*!< 0x00400000 */
N#define CAN_FFA1R_FFA22        CAN_FFA1R_FFA22_Msk                             /*!<Filter FIFO Assignment bit 22 */
N#define CAN_FFA1R_FFA23_Pos    (23U)                                           
N#define CAN_FFA1R_FFA23_Msk    (0x1U << CAN_FFA1R_FFA23_Pos)                   /*!< 0x00800000 */
N#define CAN_FFA1R_FFA23        CAN_FFA1R_FFA23_Msk                             /*!<Filter FIFO Assignment bit 23 */
N#define CAN_FFA1R_FFA24_Pos    (24U)                                           
N#define CAN_FFA1R_FFA24_Msk    (0x1U << CAN_FFA1R_FFA24_Pos)                   /*!< 0x01000000 */
N#define CAN_FFA1R_FFA24        CAN_FFA1R_FFA24_Msk                             /*!<Filter FIFO Assignment bit 24 */
N#define CAN_FFA1R_FFA25_Pos    (25U)                                           
N#define CAN_FFA1R_FFA25_Msk    (0x1U << CAN_FFA1R_FFA25_Pos)                   /*!< 0x02000000 */
N#define CAN_FFA1R_FFA25        CAN_FFA1R_FFA25_Msk                             /*!<Filter FIFO Assignment bit 25 */
N#define CAN_FFA1R_FFA26_Pos    (26U)                                           
N#define CAN_FFA1R_FFA26_Msk    (0x1U << CAN_FFA1R_FFA26_Pos)                   /*!< 0x04000000 */
N#define CAN_FFA1R_FFA26        CAN_FFA1R_FFA26_Msk                             /*!<Filter FIFO Assignment bit 26 */
N#define CAN_FFA1R_FFA27_Pos    (27U)                                           
N#define CAN_FFA1R_FFA27_Msk    (0x1U << CAN_FFA1R_FFA27_Pos)                   /*!< 0x08000000 */
N#define CAN_FFA1R_FFA27        CAN_FFA1R_FFA27_Msk                             /*!<Filter FIFO Assignment bit 27 */
N
N/*******************  Bit definition for CAN_FA1R register  *******************/
N#define CAN_FA1R_FACT_Pos      (0U)                                            
N#define CAN_FA1R_FACT_Msk      (0xFFFFFFFU << CAN_FA1R_FACT_Pos)               /*!< 0x0FFFFFFF */
N#define CAN_FA1R_FACT          CAN_FA1R_FACT_Msk                               /*!<Filter Active */
N#define CAN_FA1R_FACT0_Pos     (0U)                                            
N#define CAN_FA1R_FACT0_Msk     (0x1U << CAN_FA1R_FACT0_Pos)                    /*!< 0x00000001 */
N#define CAN_FA1R_FACT0         CAN_FA1R_FACT0_Msk                              /*!<Filter Active bit 0 */
N#define CAN_FA1R_FACT1_Pos     (1U)                                            
N#define CAN_FA1R_FACT1_Msk     (0x1U << CAN_FA1R_FACT1_Pos)                    /*!< 0x00000002 */
N#define CAN_FA1R_FACT1         CAN_FA1R_FACT1_Msk                              /*!<Filter Active bit 1 */
N#define CAN_FA1R_FACT2_Pos     (2U)                                            
N#define CAN_FA1R_FACT2_Msk     (0x1U << CAN_FA1R_FACT2_Pos)                    /*!< 0x00000004 */
N#define CAN_FA1R_FACT2         CAN_FA1R_FACT2_Msk                              /*!<Filter Active bit 2 */
N#define CAN_FA1R_FACT3_Pos     (3U)                                            
N#define CAN_FA1R_FACT3_Msk     (0x1U << CAN_FA1R_FACT3_Pos)                    /*!< 0x00000008 */
N#define CAN_FA1R_FACT3         CAN_FA1R_FACT3_Msk                              /*!<Filter Active bit 3 */
N#define CAN_FA1R_FACT4_Pos     (4U)                                            
N#define CAN_FA1R_FACT4_Msk     (0x1U << CAN_FA1R_FACT4_Pos)                    /*!< 0x00000010 */
N#define CAN_FA1R_FACT4         CAN_FA1R_FACT4_Msk                              /*!<Filter Active bit 4 */
N#define CAN_FA1R_FACT5_Pos     (5U)                                            
N#define CAN_FA1R_FACT5_Msk     (0x1U << CAN_FA1R_FACT5_Pos)                    /*!< 0x00000020 */
N#define CAN_FA1R_FACT5         CAN_FA1R_FACT5_Msk                              /*!<Filter Active bit 5 */
N#define CAN_FA1R_FACT6_Pos     (6U)                                            
N#define CAN_FA1R_FACT6_Msk     (0x1U << CAN_FA1R_FACT6_Pos)                    /*!< 0x00000040 */
N#define CAN_FA1R_FACT6         CAN_FA1R_FACT6_Msk                              /*!<Filter Active bit 6 */
N#define CAN_FA1R_FACT7_Pos     (7U)                                            
N#define CAN_FA1R_FACT7_Msk     (0x1U << CAN_FA1R_FACT7_Pos)                    /*!< 0x00000080 */
N#define CAN_FA1R_FACT7         CAN_FA1R_FACT7_Msk                              /*!<Filter Active bit 7 */
N#define CAN_FA1R_FACT8_Pos     (8U)                                            
N#define CAN_FA1R_FACT8_Msk     (0x1U << CAN_FA1R_FACT8_Pos)                    /*!< 0x00000100 */
N#define CAN_FA1R_FACT8         CAN_FA1R_FACT8_Msk                              /*!<Filter Active bit 8 */
N#define CAN_FA1R_FACT9_Pos     (9U)                                            
N#define CAN_FA1R_FACT9_Msk     (0x1U << CAN_FA1R_FACT9_Pos)                    /*!< 0x00000200 */
N#define CAN_FA1R_FACT9         CAN_FA1R_FACT9_Msk                              /*!<Filter Active bit 9 */
N#define CAN_FA1R_FACT10_Pos    (10U)                                           
N#define CAN_FA1R_FACT10_Msk    (0x1U << CAN_FA1R_FACT10_Pos)                   /*!< 0x00000400 */
N#define CAN_FA1R_FACT10        CAN_FA1R_FACT10_Msk                             /*!<Filter Active bit 10 */
N#define CAN_FA1R_FACT11_Pos    (11U)                                           
N#define CAN_FA1R_FACT11_Msk    (0x1U << CAN_FA1R_FACT11_Pos)                   /*!< 0x00000800 */
N#define CAN_FA1R_FACT11        CAN_FA1R_FACT11_Msk                             /*!<Filter Active bit 11 */
N#define CAN_FA1R_FACT12_Pos    (12U)                                           
N#define CAN_FA1R_FACT12_Msk    (0x1U << CAN_FA1R_FACT12_Pos)                   /*!< 0x00001000 */
N#define CAN_FA1R_FACT12        CAN_FA1R_FACT12_Msk                             /*!<Filter Active bit 12 */
N#define CAN_FA1R_FACT13_Pos    (13U)                                           
N#define CAN_FA1R_FACT13_Msk    (0x1U << CAN_FA1R_FACT13_Pos)                   /*!< 0x00002000 */
N#define CAN_FA1R_FACT13        CAN_FA1R_FACT13_Msk                             /*!<Filter Active bit 13 */
N#define CAN_FA1R_FACT14_Pos    (14U)                                           
N#define CAN_FA1R_FACT14_Msk    (0x1U << CAN_FA1R_FACT14_Pos)                   /*!< 0x00004000 */
N#define CAN_FA1R_FACT14        CAN_FA1R_FACT14_Msk                             /*!<Filter Active bit 14 */
N#define CAN_FA1R_FACT15_Pos    (15U)                                           
N#define CAN_FA1R_FACT15_Msk    (0x1U << CAN_FA1R_FACT15_Pos)                   /*!< 0x00008000 */
N#define CAN_FA1R_FACT15        CAN_FA1R_FACT15_Msk                             /*!<Filter Active bit 15 */
N#define CAN_FA1R_FACT16_Pos    (16U)                                           
N#define CAN_FA1R_FACT16_Msk    (0x1U << CAN_FA1R_FACT16_Pos)                   /*!< 0x00010000 */
N#define CAN_FA1R_FACT16        CAN_FA1R_FACT16_Msk                             /*!<Filter Active bit 16 */
N#define CAN_FA1R_FACT17_Pos    (17U)                                           
N#define CAN_FA1R_FACT17_Msk    (0x1U << CAN_FA1R_FACT17_Pos)                   /*!< 0x00020000 */
N#define CAN_FA1R_FACT17        CAN_FA1R_FACT17_Msk                             /*!<Filter Active bit 17 */
N#define CAN_FA1R_FACT18_Pos    (18U)                                           
N#define CAN_FA1R_FACT18_Msk    (0x1U << CAN_FA1R_FACT18_Pos)                   /*!< 0x00040000 */
N#define CAN_FA1R_FACT18        CAN_FA1R_FACT18_Msk                             /*!<Filter Active bit 18 */
N#define CAN_FA1R_FACT19_Pos    (19U)                                           
N#define CAN_FA1R_FACT19_Msk    (0x1U << CAN_FA1R_FACT19_Pos)                   /*!< 0x00080000 */
N#define CAN_FA1R_FACT19        CAN_FA1R_FACT19_Msk                             /*!<Filter Active bit 19 */
N#define CAN_FA1R_FACT20_Pos    (20U)                                           
N#define CAN_FA1R_FACT20_Msk    (0x1U << CAN_FA1R_FACT20_Pos)                   /*!< 0x00100000 */
N#define CAN_FA1R_FACT20        CAN_FA1R_FACT20_Msk                             /*!<Filter Active bit 20 */
N#define CAN_FA1R_FACT21_Pos    (21U)                                           
N#define CAN_FA1R_FACT21_Msk    (0x1U << CAN_FA1R_FACT21_Pos)                   /*!< 0x00200000 */
N#define CAN_FA1R_FACT21        CAN_FA1R_FACT21_Msk                             /*!<Filter Active bit 21 */
N#define CAN_FA1R_FACT22_Pos    (22U)                                           
N#define CAN_FA1R_FACT22_Msk    (0x1U << CAN_FA1R_FACT22_Pos)                   /*!< 0x00400000 */
N#define CAN_FA1R_FACT22        CAN_FA1R_FACT22_Msk                             /*!<Filter Active bit 22 */
N#define CAN_FA1R_FACT23_Pos    (23U)                                           
N#define CAN_FA1R_FACT23_Msk    (0x1U << CAN_FA1R_FACT23_Pos)                   /*!< 0x00800000 */
N#define CAN_FA1R_FACT23        CAN_FA1R_FACT23_Msk                             /*!<Filter Active bit 23 */
N#define CAN_FA1R_FACT24_Pos    (24U)                                           
N#define CAN_FA1R_FACT24_Msk    (0x1U << CAN_FA1R_FACT24_Pos)                   /*!< 0x01000000 */
N#define CAN_FA1R_FACT24        CAN_FA1R_FACT24_Msk                             /*!<Filter Active bit 24 */
N#define CAN_FA1R_FACT25_Pos    (25U)                                           
N#define CAN_FA1R_FACT25_Msk    (0x1U << CAN_FA1R_FACT25_Pos)                   /*!< 0x02000000 */
N#define CAN_FA1R_FACT25        CAN_FA1R_FACT25_Msk                             /*!<Filter Active bit 25 */
N#define CAN_FA1R_FACT26_Pos    (26U)                                           
N#define CAN_FA1R_FACT26_Msk    (0x1U << CAN_FA1R_FACT26_Pos)                   /*!< 0x04000000 */
N#define CAN_FA1R_FACT26        CAN_FA1R_FACT26_Msk                             /*!<Filter Active bit 26 */
N#define CAN_FA1R_FACT27_Pos    (27U)                                           
N#define CAN_FA1R_FACT27_Msk    (0x1U << CAN_FA1R_FACT27_Pos)                   /*!< 0x08000000 */
N#define CAN_FA1R_FACT27        CAN_FA1R_FACT27_Msk                             /*!<Filter Active bit 27 */
N
N
N/*******************  Bit definition for CAN_F0R1 register  *******************/
N#define CAN_F0R1_FB0_Pos       (0U)                                            
N#define CAN_F0R1_FB0_Msk       (0x1U << CAN_F0R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F0R1_FB0           CAN_F0R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F0R1_FB1_Pos       (1U)                                            
N#define CAN_F0R1_FB1_Msk       (0x1U << CAN_F0R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F0R1_FB1           CAN_F0R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F0R1_FB2_Pos       (2U)                                            
N#define CAN_F0R1_FB2_Msk       (0x1U << CAN_F0R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F0R1_FB2           CAN_F0R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F0R1_FB3_Pos       (3U)                                            
N#define CAN_F0R1_FB3_Msk       (0x1U << CAN_F0R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F0R1_FB3           CAN_F0R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F0R1_FB4_Pos       (4U)                                            
N#define CAN_F0R1_FB4_Msk       (0x1U << CAN_F0R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F0R1_FB4           CAN_F0R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F0R1_FB5_Pos       (5U)                                            
N#define CAN_F0R1_FB5_Msk       (0x1U << CAN_F0R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F0R1_FB5           CAN_F0R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F0R1_FB6_Pos       (6U)                                            
N#define CAN_F0R1_FB6_Msk       (0x1U << CAN_F0R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F0R1_FB6           CAN_F0R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F0R1_FB7_Pos       (7U)                                            
N#define CAN_F0R1_FB7_Msk       (0x1U << CAN_F0R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F0R1_FB7           CAN_F0R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F0R1_FB8_Pos       (8U)                                            
N#define CAN_F0R1_FB8_Msk       (0x1U << CAN_F0R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F0R1_FB8           CAN_F0R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F0R1_FB9_Pos       (9U)                                            
N#define CAN_F0R1_FB9_Msk       (0x1U << CAN_F0R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F0R1_FB9           CAN_F0R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F0R1_FB10_Pos      (10U)                                           
N#define CAN_F0R1_FB10_Msk      (0x1U << CAN_F0R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F0R1_FB10          CAN_F0R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F0R1_FB11_Pos      (11U)                                           
N#define CAN_F0R1_FB11_Msk      (0x1U << CAN_F0R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F0R1_FB11          CAN_F0R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F0R1_FB12_Pos      (12U)                                           
N#define CAN_F0R1_FB12_Msk      (0x1U << CAN_F0R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F0R1_FB12          CAN_F0R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F0R1_FB13_Pos      (13U)                                           
N#define CAN_F0R1_FB13_Msk      (0x1U << CAN_F0R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F0R1_FB13          CAN_F0R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F0R1_FB14_Pos      (14U)                                           
N#define CAN_F0R1_FB14_Msk      (0x1U << CAN_F0R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F0R1_FB14          CAN_F0R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F0R1_FB15_Pos      (15U)                                           
N#define CAN_F0R1_FB15_Msk      (0x1U << CAN_F0R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F0R1_FB15          CAN_F0R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F0R1_FB16_Pos      (16U)                                           
N#define CAN_F0R1_FB16_Msk      (0x1U << CAN_F0R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F0R1_FB16          CAN_F0R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F0R1_FB17_Pos      (17U)                                           
N#define CAN_F0R1_FB17_Msk      (0x1U << CAN_F0R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F0R1_FB17          CAN_F0R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F0R1_FB18_Pos      (18U)                                           
N#define CAN_F0R1_FB18_Msk      (0x1U << CAN_F0R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F0R1_FB18          CAN_F0R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F0R1_FB19_Pos      (19U)                                           
N#define CAN_F0R1_FB19_Msk      (0x1U << CAN_F0R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F0R1_FB19          CAN_F0R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F0R1_FB20_Pos      (20U)                                           
N#define CAN_F0R1_FB20_Msk      (0x1U << CAN_F0R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F0R1_FB20          CAN_F0R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F0R1_FB21_Pos      (21U)                                           
N#define CAN_F0R1_FB21_Msk      (0x1U << CAN_F0R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F0R1_FB21          CAN_F0R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F0R1_FB22_Pos      (22U)                                           
N#define CAN_F0R1_FB22_Msk      (0x1U << CAN_F0R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F0R1_FB22          CAN_F0R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F0R1_FB23_Pos      (23U)                                           
N#define CAN_F0R1_FB23_Msk      (0x1U << CAN_F0R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F0R1_FB23          CAN_F0R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F0R1_FB24_Pos      (24U)                                           
N#define CAN_F0R1_FB24_Msk      (0x1U << CAN_F0R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F0R1_FB24          CAN_F0R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F0R1_FB25_Pos      (25U)                                           
N#define CAN_F0R1_FB25_Msk      (0x1U << CAN_F0R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F0R1_FB25          CAN_F0R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F0R1_FB26_Pos      (26U)                                           
N#define CAN_F0R1_FB26_Msk      (0x1U << CAN_F0R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F0R1_FB26          CAN_F0R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F0R1_FB27_Pos      (27U)                                           
N#define CAN_F0R1_FB27_Msk      (0x1U << CAN_F0R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F0R1_FB27          CAN_F0R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F0R1_FB28_Pos      (28U)                                           
N#define CAN_F0R1_FB28_Msk      (0x1U << CAN_F0R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F0R1_FB28          CAN_F0R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F0R1_FB29_Pos      (29U)                                           
N#define CAN_F0R1_FB29_Msk      (0x1U << CAN_F0R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F0R1_FB29          CAN_F0R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F0R1_FB30_Pos      (30U)                                           
N#define CAN_F0R1_FB30_Msk      (0x1U << CAN_F0R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F0R1_FB30          CAN_F0R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F0R1_FB31_Pos      (31U)                                           
N#define CAN_F0R1_FB31_Msk      (0x1U << CAN_F0R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F0R1_FB31          CAN_F0R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F1R1 register  *******************/
N#define CAN_F1R1_FB0_Pos       (0U)                                            
N#define CAN_F1R1_FB0_Msk       (0x1U << CAN_F1R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F1R1_FB0           CAN_F1R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F1R1_FB1_Pos       (1U)                                            
N#define CAN_F1R1_FB1_Msk       (0x1U << CAN_F1R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F1R1_FB1           CAN_F1R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F1R1_FB2_Pos       (2U)                                            
N#define CAN_F1R1_FB2_Msk       (0x1U << CAN_F1R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F1R1_FB2           CAN_F1R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F1R1_FB3_Pos       (3U)                                            
N#define CAN_F1R1_FB3_Msk       (0x1U << CAN_F1R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F1R1_FB3           CAN_F1R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F1R1_FB4_Pos       (4U)                                            
N#define CAN_F1R1_FB4_Msk       (0x1U << CAN_F1R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F1R1_FB4           CAN_F1R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F1R1_FB5_Pos       (5U)                                            
N#define CAN_F1R1_FB5_Msk       (0x1U << CAN_F1R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F1R1_FB5           CAN_F1R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F1R1_FB6_Pos       (6U)                                            
N#define CAN_F1R1_FB6_Msk       (0x1U << CAN_F1R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F1R1_FB6           CAN_F1R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F1R1_FB7_Pos       (7U)                                            
N#define CAN_F1R1_FB7_Msk       (0x1U << CAN_F1R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F1R1_FB7           CAN_F1R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F1R1_FB8_Pos       (8U)                                            
N#define CAN_F1R1_FB8_Msk       (0x1U << CAN_F1R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F1R1_FB8           CAN_F1R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F1R1_FB9_Pos       (9U)                                            
N#define CAN_F1R1_FB9_Msk       (0x1U << CAN_F1R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F1R1_FB9           CAN_F1R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F1R1_FB10_Pos      (10U)                                           
N#define CAN_F1R1_FB10_Msk      (0x1U << CAN_F1R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F1R1_FB10          CAN_F1R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F1R1_FB11_Pos      (11U)                                           
N#define CAN_F1R1_FB11_Msk      (0x1U << CAN_F1R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F1R1_FB11          CAN_F1R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F1R1_FB12_Pos      (12U)                                           
N#define CAN_F1R1_FB12_Msk      (0x1U << CAN_F1R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F1R1_FB12          CAN_F1R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F1R1_FB13_Pos      (13U)                                           
N#define CAN_F1R1_FB13_Msk      (0x1U << CAN_F1R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F1R1_FB13          CAN_F1R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F1R1_FB14_Pos      (14U)                                           
N#define CAN_F1R1_FB14_Msk      (0x1U << CAN_F1R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F1R1_FB14          CAN_F1R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F1R1_FB15_Pos      (15U)                                           
N#define CAN_F1R1_FB15_Msk      (0x1U << CAN_F1R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F1R1_FB15          CAN_F1R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F1R1_FB16_Pos      (16U)                                           
N#define CAN_F1R1_FB16_Msk      (0x1U << CAN_F1R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F1R1_FB16          CAN_F1R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F1R1_FB17_Pos      (17U)                                           
N#define CAN_F1R1_FB17_Msk      (0x1U << CAN_F1R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F1R1_FB17          CAN_F1R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F1R1_FB18_Pos      (18U)                                           
N#define CAN_F1R1_FB18_Msk      (0x1U << CAN_F1R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F1R1_FB18          CAN_F1R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F1R1_FB19_Pos      (19U)                                           
N#define CAN_F1R1_FB19_Msk      (0x1U << CAN_F1R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F1R1_FB19          CAN_F1R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F1R1_FB20_Pos      (20U)                                           
N#define CAN_F1R1_FB20_Msk      (0x1U << CAN_F1R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F1R1_FB20          CAN_F1R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F1R1_FB21_Pos      (21U)                                           
N#define CAN_F1R1_FB21_Msk      (0x1U << CAN_F1R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F1R1_FB21          CAN_F1R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F1R1_FB22_Pos      (22U)                                           
N#define CAN_F1R1_FB22_Msk      (0x1U << CAN_F1R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F1R1_FB22          CAN_F1R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F1R1_FB23_Pos      (23U)                                           
N#define CAN_F1R1_FB23_Msk      (0x1U << CAN_F1R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F1R1_FB23          CAN_F1R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F1R1_FB24_Pos      (24U)                                           
N#define CAN_F1R1_FB24_Msk      (0x1U << CAN_F1R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F1R1_FB24          CAN_F1R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F1R1_FB25_Pos      (25U)                                           
N#define CAN_F1R1_FB25_Msk      (0x1U << CAN_F1R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F1R1_FB25          CAN_F1R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F1R1_FB26_Pos      (26U)                                           
N#define CAN_F1R1_FB26_Msk      (0x1U << CAN_F1R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F1R1_FB26          CAN_F1R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F1R1_FB27_Pos      (27U)                                           
N#define CAN_F1R1_FB27_Msk      (0x1U << CAN_F1R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F1R1_FB27          CAN_F1R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F1R1_FB28_Pos      (28U)                                           
N#define CAN_F1R1_FB28_Msk      (0x1U << CAN_F1R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F1R1_FB28          CAN_F1R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F1R1_FB29_Pos      (29U)                                           
N#define CAN_F1R1_FB29_Msk      (0x1U << CAN_F1R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F1R1_FB29          CAN_F1R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F1R1_FB30_Pos      (30U)                                           
N#define CAN_F1R1_FB30_Msk      (0x1U << CAN_F1R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F1R1_FB30          CAN_F1R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F1R1_FB31_Pos      (31U)                                           
N#define CAN_F1R1_FB31_Msk      (0x1U << CAN_F1R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F1R1_FB31          CAN_F1R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F2R1 register  *******************/
N#define CAN_F2R1_FB0_Pos       (0U)                                            
N#define CAN_F2R1_FB0_Msk       (0x1U << CAN_F2R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F2R1_FB0           CAN_F2R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F2R1_FB1_Pos       (1U)                                            
N#define CAN_F2R1_FB1_Msk       (0x1U << CAN_F2R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F2R1_FB1           CAN_F2R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F2R1_FB2_Pos       (2U)                                            
N#define CAN_F2R1_FB2_Msk       (0x1U << CAN_F2R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F2R1_FB2           CAN_F2R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F2R1_FB3_Pos       (3U)                                            
N#define CAN_F2R1_FB3_Msk       (0x1U << CAN_F2R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F2R1_FB3           CAN_F2R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F2R1_FB4_Pos       (4U)                                            
N#define CAN_F2R1_FB4_Msk       (0x1U << CAN_F2R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F2R1_FB4           CAN_F2R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F2R1_FB5_Pos       (5U)                                            
N#define CAN_F2R1_FB5_Msk       (0x1U << CAN_F2R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F2R1_FB5           CAN_F2R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F2R1_FB6_Pos       (6U)                                            
N#define CAN_F2R1_FB6_Msk       (0x1U << CAN_F2R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F2R1_FB6           CAN_F2R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F2R1_FB7_Pos       (7U)                                            
N#define CAN_F2R1_FB7_Msk       (0x1U << CAN_F2R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F2R1_FB7           CAN_F2R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F2R1_FB8_Pos       (8U)                                            
N#define CAN_F2R1_FB8_Msk       (0x1U << CAN_F2R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F2R1_FB8           CAN_F2R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F2R1_FB9_Pos       (9U)                                            
N#define CAN_F2R1_FB9_Msk       (0x1U << CAN_F2R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F2R1_FB9           CAN_F2R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F2R1_FB10_Pos      (10U)                                           
N#define CAN_F2R1_FB10_Msk      (0x1U << CAN_F2R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F2R1_FB10          CAN_F2R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F2R1_FB11_Pos      (11U)                                           
N#define CAN_F2R1_FB11_Msk      (0x1U << CAN_F2R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F2R1_FB11          CAN_F2R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F2R1_FB12_Pos      (12U)                                           
N#define CAN_F2R1_FB12_Msk      (0x1U << CAN_F2R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F2R1_FB12          CAN_F2R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F2R1_FB13_Pos      (13U)                                           
N#define CAN_F2R1_FB13_Msk      (0x1U << CAN_F2R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F2R1_FB13          CAN_F2R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F2R1_FB14_Pos      (14U)                                           
N#define CAN_F2R1_FB14_Msk      (0x1U << CAN_F2R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F2R1_FB14          CAN_F2R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F2R1_FB15_Pos      (15U)                                           
N#define CAN_F2R1_FB15_Msk      (0x1U << CAN_F2R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F2R1_FB15          CAN_F2R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F2R1_FB16_Pos      (16U)                                           
N#define CAN_F2R1_FB16_Msk      (0x1U << CAN_F2R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F2R1_FB16          CAN_F2R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F2R1_FB17_Pos      (17U)                                           
N#define CAN_F2R1_FB17_Msk      (0x1U << CAN_F2R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F2R1_FB17          CAN_F2R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F2R1_FB18_Pos      (18U)                                           
N#define CAN_F2R1_FB18_Msk      (0x1U << CAN_F2R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F2R1_FB18          CAN_F2R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F2R1_FB19_Pos      (19U)                                           
N#define CAN_F2R1_FB19_Msk      (0x1U << CAN_F2R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F2R1_FB19          CAN_F2R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F2R1_FB20_Pos      (20U)                                           
N#define CAN_F2R1_FB20_Msk      (0x1U << CAN_F2R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F2R1_FB20          CAN_F2R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F2R1_FB21_Pos      (21U)                                           
N#define CAN_F2R1_FB21_Msk      (0x1U << CAN_F2R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F2R1_FB21          CAN_F2R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F2R1_FB22_Pos      (22U)                                           
N#define CAN_F2R1_FB22_Msk      (0x1U << CAN_F2R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F2R1_FB22          CAN_F2R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F2R1_FB23_Pos      (23U)                                           
N#define CAN_F2R1_FB23_Msk      (0x1U << CAN_F2R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F2R1_FB23          CAN_F2R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F2R1_FB24_Pos      (24U)                                           
N#define CAN_F2R1_FB24_Msk      (0x1U << CAN_F2R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F2R1_FB24          CAN_F2R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F2R1_FB25_Pos      (25U)                                           
N#define CAN_F2R1_FB25_Msk      (0x1U << CAN_F2R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F2R1_FB25          CAN_F2R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F2R1_FB26_Pos      (26U)                                           
N#define CAN_F2R1_FB26_Msk      (0x1U << CAN_F2R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F2R1_FB26          CAN_F2R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F2R1_FB27_Pos      (27U)                                           
N#define CAN_F2R1_FB27_Msk      (0x1U << CAN_F2R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F2R1_FB27          CAN_F2R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F2R1_FB28_Pos      (28U)                                           
N#define CAN_F2R1_FB28_Msk      (0x1U << CAN_F2R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F2R1_FB28          CAN_F2R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F2R1_FB29_Pos      (29U)                                           
N#define CAN_F2R1_FB29_Msk      (0x1U << CAN_F2R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F2R1_FB29          CAN_F2R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F2R1_FB30_Pos      (30U)                                           
N#define CAN_F2R1_FB30_Msk      (0x1U << CAN_F2R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F2R1_FB30          CAN_F2R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F2R1_FB31_Pos      (31U)                                           
N#define CAN_F2R1_FB31_Msk      (0x1U << CAN_F2R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F2R1_FB31          CAN_F2R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F3R1 register  *******************/
N#define CAN_F3R1_FB0_Pos       (0U)                                            
N#define CAN_F3R1_FB0_Msk       (0x1U << CAN_F3R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F3R1_FB0           CAN_F3R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F3R1_FB1_Pos       (1U)                                            
N#define CAN_F3R1_FB1_Msk       (0x1U << CAN_F3R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F3R1_FB1           CAN_F3R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F3R1_FB2_Pos       (2U)                                            
N#define CAN_F3R1_FB2_Msk       (0x1U << CAN_F3R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F3R1_FB2           CAN_F3R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F3R1_FB3_Pos       (3U)                                            
N#define CAN_F3R1_FB3_Msk       (0x1U << CAN_F3R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F3R1_FB3           CAN_F3R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F3R1_FB4_Pos       (4U)                                            
N#define CAN_F3R1_FB4_Msk       (0x1U << CAN_F3R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F3R1_FB4           CAN_F3R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F3R1_FB5_Pos       (5U)                                            
N#define CAN_F3R1_FB5_Msk       (0x1U << CAN_F3R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F3R1_FB5           CAN_F3R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F3R1_FB6_Pos       (6U)                                            
N#define CAN_F3R1_FB6_Msk       (0x1U << CAN_F3R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F3R1_FB6           CAN_F3R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F3R1_FB7_Pos       (7U)                                            
N#define CAN_F3R1_FB7_Msk       (0x1U << CAN_F3R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F3R1_FB7           CAN_F3R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F3R1_FB8_Pos       (8U)                                            
N#define CAN_F3R1_FB8_Msk       (0x1U << CAN_F3R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F3R1_FB8           CAN_F3R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F3R1_FB9_Pos       (9U)                                            
N#define CAN_F3R1_FB9_Msk       (0x1U << CAN_F3R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F3R1_FB9           CAN_F3R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F3R1_FB10_Pos      (10U)                                           
N#define CAN_F3R1_FB10_Msk      (0x1U << CAN_F3R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F3R1_FB10          CAN_F3R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F3R1_FB11_Pos      (11U)                                           
N#define CAN_F3R1_FB11_Msk      (0x1U << CAN_F3R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F3R1_FB11          CAN_F3R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F3R1_FB12_Pos      (12U)                                           
N#define CAN_F3R1_FB12_Msk      (0x1U << CAN_F3R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F3R1_FB12          CAN_F3R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F3R1_FB13_Pos      (13U)                                           
N#define CAN_F3R1_FB13_Msk      (0x1U << CAN_F3R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F3R1_FB13          CAN_F3R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F3R1_FB14_Pos      (14U)                                           
N#define CAN_F3R1_FB14_Msk      (0x1U << CAN_F3R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F3R1_FB14          CAN_F3R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F3R1_FB15_Pos      (15U)                                           
N#define CAN_F3R1_FB15_Msk      (0x1U << CAN_F3R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F3R1_FB15          CAN_F3R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F3R1_FB16_Pos      (16U)                                           
N#define CAN_F3R1_FB16_Msk      (0x1U << CAN_F3R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F3R1_FB16          CAN_F3R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F3R1_FB17_Pos      (17U)                                           
N#define CAN_F3R1_FB17_Msk      (0x1U << CAN_F3R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F3R1_FB17          CAN_F3R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F3R1_FB18_Pos      (18U)                                           
N#define CAN_F3R1_FB18_Msk      (0x1U << CAN_F3R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F3R1_FB18          CAN_F3R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F3R1_FB19_Pos      (19U)                                           
N#define CAN_F3R1_FB19_Msk      (0x1U << CAN_F3R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F3R1_FB19          CAN_F3R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F3R1_FB20_Pos      (20U)                                           
N#define CAN_F3R1_FB20_Msk      (0x1U << CAN_F3R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F3R1_FB20          CAN_F3R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F3R1_FB21_Pos      (21U)                                           
N#define CAN_F3R1_FB21_Msk      (0x1U << CAN_F3R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F3R1_FB21          CAN_F3R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F3R1_FB22_Pos      (22U)                                           
N#define CAN_F3R1_FB22_Msk      (0x1U << CAN_F3R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F3R1_FB22          CAN_F3R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F3R1_FB23_Pos      (23U)                                           
N#define CAN_F3R1_FB23_Msk      (0x1U << CAN_F3R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F3R1_FB23          CAN_F3R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F3R1_FB24_Pos      (24U)                                           
N#define CAN_F3R1_FB24_Msk      (0x1U << CAN_F3R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F3R1_FB24          CAN_F3R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F3R1_FB25_Pos      (25U)                                           
N#define CAN_F3R1_FB25_Msk      (0x1U << CAN_F3R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F3R1_FB25          CAN_F3R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F3R1_FB26_Pos      (26U)                                           
N#define CAN_F3R1_FB26_Msk      (0x1U << CAN_F3R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F3R1_FB26          CAN_F3R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F3R1_FB27_Pos      (27U)                                           
N#define CAN_F3R1_FB27_Msk      (0x1U << CAN_F3R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F3R1_FB27          CAN_F3R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F3R1_FB28_Pos      (28U)                                           
N#define CAN_F3R1_FB28_Msk      (0x1U << CAN_F3R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F3R1_FB28          CAN_F3R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F3R1_FB29_Pos      (29U)                                           
N#define CAN_F3R1_FB29_Msk      (0x1U << CAN_F3R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F3R1_FB29          CAN_F3R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F3R1_FB30_Pos      (30U)                                           
N#define CAN_F3R1_FB30_Msk      (0x1U << CAN_F3R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F3R1_FB30          CAN_F3R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F3R1_FB31_Pos      (31U)                                           
N#define CAN_F3R1_FB31_Msk      (0x1U << CAN_F3R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F3R1_FB31          CAN_F3R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F4R1 register  *******************/
N#define CAN_F4R1_FB0_Pos       (0U)                                            
N#define CAN_F4R1_FB0_Msk       (0x1U << CAN_F4R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F4R1_FB0           CAN_F4R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F4R1_FB1_Pos       (1U)                                            
N#define CAN_F4R1_FB1_Msk       (0x1U << CAN_F4R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F4R1_FB1           CAN_F4R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F4R1_FB2_Pos       (2U)                                            
N#define CAN_F4R1_FB2_Msk       (0x1U << CAN_F4R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F4R1_FB2           CAN_F4R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F4R1_FB3_Pos       (3U)                                            
N#define CAN_F4R1_FB3_Msk       (0x1U << CAN_F4R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F4R1_FB3           CAN_F4R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F4R1_FB4_Pos       (4U)                                            
N#define CAN_F4R1_FB4_Msk       (0x1U << CAN_F4R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F4R1_FB4           CAN_F4R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F4R1_FB5_Pos       (5U)                                            
N#define CAN_F4R1_FB5_Msk       (0x1U << CAN_F4R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F4R1_FB5           CAN_F4R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F4R1_FB6_Pos       (6U)                                            
N#define CAN_F4R1_FB6_Msk       (0x1U << CAN_F4R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F4R1_FB6           CAN_F4R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F4R1_FB7_Pos       (7U)                                            
N#define CAN_F4R1_FB7_Msk       (0x1U << CAN_F4R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F4R1_FB7           CAN_F4R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F4R1_FB8_Pos       (8U)                                            
N#define CAN_F4R1_FB8_Msk       (0x1U << CAN_F4R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F4R1_FB8           CAN_F4R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F4R1_FB9_Pos       (9U)                                            
N#define CAN_F4R1_FB9_Msk       (0x1U << CAN_F4R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F4R1_FB9           CAN_F4R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F4R1_FB10_Pos      (10U)                                           
N#define CAN_F4R1_FB10_Msk      (0x1U << CAN_F4R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F4R1_FB10          CAN_F4R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F4R1_FB11_Pos      (11U)                                           
N#define CAN_F4R1_FB11_Msk      (0x1U << CAN_F4R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F4R1_FB11          CAN_F4R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F4R1_FB12_Pos      (12U)                                           
N#define CAN_F4R1_FB12_Msk      (0x1U << CAN_F4R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F4R1_FB12          CAN_F4R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F4R1_FB13_Pos      (13U)                                           
N#define CAN_F4R1_FB13_Msk      (0x1U << CAN_F4R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F4R1_FB13          CAN_F4R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F4R1_FB14_Pos      (14U)                                           
N#define CAN_F4R1_FB14_Msk      (0x1U << CAN_F4R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F4R1_FB14          CAN_F4R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F4R1_FB15_Pos      (15U)                                           
N#define CAN_F4R1_FB15_Msk      (0x1U << CAN_F4R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F4R1_FB15          CAN_F4R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F4R1_FB16_Pos      (16U)                                           
N#define CAN_F4R1_FB16_Msk      (0x1U << CAN_F4R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F4R1_FB16          CAN_F4R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F4R1_FB17_Pos      (17U)                                           
N#define CAN_F4R1_FB17_Msk      (0x1U << CAN_F4R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F4R1_FB17          CAN_F4R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F4R1_FB18_Pos      (18U)                                           
N#define CAN_F4R1_FB18_Msk      (0x1U << CAN_F4R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F4R1_FB18          CAN_F4R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F4R1_FB19_Pos      (19U)                                           
N#define CAN_F4R1_FB19_Msk      (0x1U << CAN_F4R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F4R1_FB19          CAN_F4R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F4R1_FB20_Pos      (20U)                                           
N#define CAN_F4R1_FB20_Msk      (0x1U << CAN_F4R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F4R1_FB20          CAN_F4R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F4R1_FB21_Pos      (21U)                                           
N#define CAN_F4R1_FB21_Msk      (0x1U << CAN_F4R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F4R1_FB21          CAN_F4R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F4R1_FB22_Pos      (22U)                                           
N#define CAN_F4R1_FB22_Msk      (0x1U << CAN_F4R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F4R1_FB22          CAN_F4R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F4R1_FB23_Pos      (23U)                                           
N#define CAN_F4R1_FB23_Msk      (0x1U << CAN_F4R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F4R1_FB23          CAN_F4R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F4R1_FB24_Pos      (24U)                                           
N#define CAN_F4R1_FB24_Msk      (0x1U << CAN_F4R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F4R1_FB24          CAN_F4R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F4R1_FB25_Pos      (25U)                                           
N#define CAN_F4R1_FB25_Msk      (0x1U << CAN_F4R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F4R1_FB25          CAN_F4R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F4R1_FB26_Pos      (26U)                                           
N#define CAN_F4R1_FB26_Msk      (0x1U << CAN_F4R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F4R1_FB26          CAN_F4R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F4R1_FB27_Pos      (27U)                                           
N#define CAN_F4R1_FB27_Msk      (0x1U << CAN_F4R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F4R1_FB27          CAN_F4R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F4R1_FB28_Pos      (28U)                                           
N#define CAN_F4R1_FB28_Msk      (0x1U << CAN_F4R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F4R1_FB28          CAN_F4R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F4R1_FB29_Pos      (29U)                                           
N#define CAN_F4R1_FB29_Msk      (0x1U << CAN_F4R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F4R1_FB29          CAN_F4R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F4R1_FB30_Pos      (30U)                                           
N#define CAN_F4R1_FB30_Msk      (0x1U << CAN_F4R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F4R1_FB30          CAN_F4R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F4R1_FB31_Pos      (31U)                                           
N#define CAN_F4R1_FB31_Msk      (0x1U << CAN_F4R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F4R1_FB31          CAN_F4R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F5R1 register  *******************/
N#define CAN_F5R1_FB0_Pos       (0U)                                            
N#define CAN_F5R1_FB0_Msk       (0x1U << CAN_F5R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F5R1_FB0           CAN_F5R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F5R1_FB1_Pos       (1U)                                            
N#define CAN_F5R1_FB1_Msk       (0x1U << CAN_F5R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F5R1_FB1           CAN_F5R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F5R1_FB2_Pos       (2U)                                            
N#define CAN_F5R1_FB2_Msk       (0x1U << CAN_F5R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F5R1_FB2           CAN_F5R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F5R1_FB3_Pos       (3U)                                            
N#define CAN_F5R1_FB3_Msk       (0x1U << CAN_F5R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F5R1_FB3           CAN_F5R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F5R1_FB4_Pos       (4U)                                            
N#define CAN_F5R1_FB4_Msk       (0x1U << CAN_F5R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F5R1_FB4           CAN_F5R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F5R1_FB5_Pos       (5U)                                            
N#define CAN_F5R1_FB5_Msk       (0x1U << CAN_F5R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F5R1_FB5           CAN_F5R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F5R1_FB6_Pos       (6U)                                            
N#define CAN_F5R1_FB6_Msk       (0x1U << CAN_F5R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F5R1_FB6           CAN_F5R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F5R1_FB7_Pos       (7U)                                            
N#define CAN_F5R1_FB7_Msk       (0x1U << CAN_F5R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F5R1_FB7           CAN_F5R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F5R1_FB8_Pos       (8U)                                            
N#define CAN_F5R1_FB8_Msk       (0x1U << CAN_F5R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F5R1_FB8           CAN_F5R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F5R1_FB9_Pos       (9U)                                            
N#define CAN_F5R1_FB9_Msk       (0x1U << CAN_F5R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F5R1_FB9           CAN_F5R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F5R1_FB10_Pos      (10U)                                           
N#define CAN_F5R1_FB10_Msk      (0x1U << CAN_F5R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F5R1_FB10          CAN_F5R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F5R1_FB11_Pos      (11U)                                           
N#define CAN_F5R1_FB11_Msk      (0x1U << CAN_F5R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F5R1_FB11          CAN_F5R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F5R1_FB12_Pos      (12U)                                           
N#define CAN_F5R1_FB12_Msk      (0x1U << CAN_F5R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F5R1_FB12          CAN_F5R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F5R1_FB13_Pos      (13U)                                           
N#define CAN_F5R1_FB13_Msk      (0x1U << CAN_F5R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F5R1_FB13          CAN_F5R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F5R1_FB14_Pos      (14U)                                           
N#define CAN_F5R1_FB14_Msk      (0x1U << CAN_F5R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F5R1_FB14          CAN_F5R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F5R1_FB15_Pos      (15U)                                           
N#define CAN_F5R1_FB15_Msk      (0x1U << CAN_F5R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F5R1_FB15          CAN_F5R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F5R1_FB16_Pos      (16U)                                           
N#define CAN_F5R1_FB16_Msk      (0x1U << CAN_F5R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F5R1_FB16          CAN_F5R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F5R1_FB17_Pos      (17U)                                           
N#define CAN_F5R1_FB17_Msk      (0x1U << CAN_F5R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F5R1_FB17          CAN_F5R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F5R1_FB18_Pos      (18U)                                           
N#define CAN_F5R1_FB18_Msk      (0x1U << CAN_F5R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F5R1_FB18          CAN_F5R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F5R1_FB19_Pos      (19U)                                           
N#define CAN_F5R1_FB19_Msk      (0x1U << CAN_F5R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F5R1_FB19          CAN_F5R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F5R1_FB20_Pos      (20U)                                           
N#define CAN_F5R1_FB20_Msk      (0x1U << CAN_F5R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F5R1_FB20          CAN_F5R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F5R1_FB21_Pos      (21U)                                           
N#define CAN_F5R1_FB21_Msk      (0x1U << CAN_F5R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F5R1_FB21          CAN_F5R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F5R1_FB22_Pos      (22U)                                           
N#define CAN_F5R1_FB22_Msk      (0x1U << CAN_F5R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F5R1_FB22          CAN_F5R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F5R1_FB23_Pos      (23U)                                           
N#define CAN_F5R1_FB23_Msk      (0x1U << CAN_F5R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F5R1_FB23          CAN_F5R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F5R1_FB24_Pos      (24U)                                           
N#define CAN_F5R1_FB24_Msk      (0x1U << CAN_F5R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F5R1_FB24          CAN_F5R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F5R1_FB25_Pos      (25U)                                           
N#define CAN_F5R1_FB25_Msk      (0x1U << CAN_F5R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F5R1_FB25          CAN_F5R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F5R1_FB26_Pos      (26U)                                           
N#define CAN_F5R1_FB26_Msk      (0x1U << CAN_F5R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F5R1_FB26          CAN_F5R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F5R1_FB27_Pos      (27U)                                           
N#define CAN_F5R1_FB27_Msk      (0x1U << CAN_F5R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F5R1_FB27          CAN_F5R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F5R1_FB28_Pos      (28U)                                           
N#define CAN_F5R1_FB28_Msk      (0x1U << CAN_F5R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F5R1_FB28          CAN_F5R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F5R1_FB29_Pos      (29U)                                           
N#define CAN_F5R1_FB29_Msk      (0x1U << CAN_F5R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F5R1_FB29          CAN_F5R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F5R1_FB30_Pos      (30U)                                           
N#define CAN_F5R1_FB30_Msk      (0x1U << CAN_F5R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F5R1_FB30          CAN_F5R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F5R1_FB31_Pos      (31U)                                           
N#define CAN_F5R1_FB31_Msk      (0x1U << CAN_F5R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F5R1_FB31          CAN_F5R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F6R1 register  *******************/
N#define CAN_F6R1_FB0_Pos       (0U)                                            
N#define CAN_F6R1_FB0_Msk       (0x1U << CAN_F6R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F6R1_FB0           CAN_F6R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F6R1_FB1_Pos       (1U)                                            
N#define CAN_F6R1_FB1_Msk       (0x1U << CAN_F6R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F6R1_FB1           CAN_F6R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F6R1_FB2_Pos       (2U)                                            
N#define CAN_F6R1_FB2_Msk       (0x1U << CAN_F6R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F6R1_FB2           CAN_F6R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F6R1_FB3_Pos       (3U)                                            
N#define CAN_F6R1_FB3_Msk       (0x1U << CAN_F6R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F6R1_FB3           CAN_F6R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F6R1_FB4_Pos       (4U)                                            
N#define CAN_F6R1_FB4_Msk       (0x1U << CAN_F6R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F6R1_FB4           CAN_F6R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F6R1_FB5_Pos       (5U)                                            
N#define CAN_F6R1_FB5_Msk       (0x1U << CAN_F6R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F6R1_FB5           CAN_F6R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F6R1_FB6_Pos       (6U)                                            
N#define CAN_F6R1_FB6_Msk       (0x1U << CAN_F6R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F6R1_FB6           CAN_F6R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F6R1_FB7_Pos       (7U)                                            
N#define CAN_F6R1_FB7_Msk       (0x1U << CAN_F6R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F6R1_FB7           CAN_F6R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F6R1_FB8_Pos       (8U)                                            
N#define CAN_F6R1_FB8_Msk       (0x1U << CAN_F6R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F6R1_FB8           CAN_F6R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F6R1_FB9_Pos       (9U)                                            
N#define CAN_F6R1_FB9_Msk       (0x1U << CAN_F6R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F6R1_FB9           CAN_F6R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F6R1_FB10_Pos      (10U)                                           
N#define CAN_F6R1_FB10_Msk      (0x1U << CAN_F6R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F6R1_FB10          CAN_F6R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F6R1_FB11_Pos      (11U)                                           
N#define CAN_F6R1_FB11_Msk      (0x1U << CAN_F6R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F6R1_FB11          CAN_F6R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F6R1_FB12_Pos      (12U)                                           
N#define CAN_F6R1_FB12_Msk      (0x1U << CAN_F6R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F6R1_FB12          CAN_F6R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F6R1_FB13_Pos      (13U)                                           
N#define CAN_F6R1_FB13_Msk      (0x1U << CAN_F6R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F6R1_FB13          CAN_F6R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F6R1_FB14_Pos      (14U)                                           
N#define CAN_F6R1_FB14_Msk      (0x1U << CAN_F6R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F6R1_FB14          CAN_F6R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F6R1_FB15_Pos      (15U)                                           
N#define CAN_F6R1_FB15_Msk      (0x1U << CAN_F6R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F6R1_FB15          CAN_F6R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F6R1_FB16_Pos      (16U)                                           
N#define CAN_F6R1_FB16_Msk      (0x1U << CAN_F6R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F6R1_FB16          CAN_F6R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F6R1_FB17_Pos      (17U)                                           
N#define CAN_F6R1_FB17_Msk      (0x1U << CAN_F6R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F6R1_FB17          CAN_F6R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F6R1_FB18_Pos      (18U)                                           
N#define CAN_F6R1_FB18_Msk      (0x1U << CAN_F6R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F6R1_FB18          CAN_F6R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F6R1_FB19_Pos      (19U)                                           
N#define CAN_F6R1_FB19_Msk      (0x1U << CAN_F6R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F6R1_FB19          CAN_F6R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F6R1_FB20_Pos      (20U)                                           
N#define CAN_F6R1_FB20_Msk      (0x1U << CAN_F6R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F6R1_FB20          CAN_F6R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F6R1_FB21_Pos      (21U)                                           
N#define CAN_F6R1_FB21_Msk      (0x1U << CAN_F6R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F6R1_FB21          CAN_F6R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F6R1_FB22_Pos      (22U)                                           
N#define CAN_F6R1_FB22_Msk      (0x1U << CAN_F6R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F6R1_FB22          CAN_F6R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F6R1_FB23_Pos      (23U)                                           
N#define CAN_F6R1_FB23_Msk      (0x1U << CAN_F6R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F6R1_FB23          CAN_F6R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F6R1_FB24_Pos      (24U)                                           
N#define CAN_F6R1_FB24_Msk      (0x1U << CAN_F6R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F6R1_FB24          CAN_F6R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F6R1_FB25_Pos      (25U)                                           
N#define CAN_F6R1_FB25_Msk      (0x1U << CAN_F6R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F6R1_FB25          CAN_F6R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F6R1_FB26_Pos      (26U)                                           
N#define CAN_F6R1_FB26_Msk      (0x1U << CAN_F6R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F6R1_FB26          CAN_F6R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F6R1_FB27_Pos      (27U)                                           
N#define CAN_F6R1_FB27_Msk      (0x1U << CAN_F6R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F6R1_FB27          CAN_F6R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F6R1_FB28_Pos      (28U)                                           
N#define CAN_F6R1_FB28_Msk      (0x1U << CAN_F6R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F6R1_FB28          CAN_F6R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F6R1_FB29_Pos      (29U)                                           
N#define CAN_F6R1_FB29_Msk      (0x1U << CAN_F6R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F6R1_FB29          CAN_F6R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F6R1_FB30_Pos      (30U)                                           
N#define CAN_F6R1_FB30_Msk      (0x1U << CAN_F6R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F6R1_FB30          CAN_F6R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F6R1_FB31_Pos      (31U)                                           
N#define CAN_F6R1_FB31_Msk      (0x1U << CAN_F6R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F6R1_FB31          CAN_F6R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F7R1 register  *******************/
N#define CAN_F7R1_FB0_Pos       (0U)                                            
N#define CAN_F7R1_FB0_Msk       (0x1U << CAN_F7R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F7R1_FB0           CAN_F7R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F7R1_FB1_Pos       (1U)                                            
N#define CAN_F7R1_FB1_Msk       (0x1U << CAN_F7R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F7R1_FB1           CAN_F7R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F7R1_FB2_Pos       (2U)                                            
N#define CAN_F7R1_FB2_Msk       (0x1U << CAN_F7R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F7R1_FB2           CAN_F7R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F7R1_FB3_Pos       (3U)                                            
N#define CAN_F7R1_FB3_Msk       (0x1U << CAN_F7R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F7R1_FB3           CAN_F7R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F7R1_FB4_Pos       (4U)                                            
N#define CAN_F7R1_FB4_Msk       (0x1U << CAN_F7R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F7R1_FB4           CAN_F7R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F7R1_FB5_Pos       (5U)                                            
N#define CAN_F7R1_FB5_Msk       (0x1U << CAN_F7R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F7R1_FB5           CAN_F7R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F7R1_FB6_Pos       (6U)                                            
N#define CAN_F7R1_FB6_Msk       (0x1U << CAN_F7R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F7R1_FB6           CAN_F7R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F7R1_FB7_Pos       (7U)                                            
N#define CAN_F7R1_FB7_Msk       (0x1U << CAN_F7R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F7R1_FB7           CAN_F7R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F7R1_FB8_Pos       (8U)                                            
N#define CAN_F7R1_FB8_Msk       (0x1U << CAN_F7R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F7R1_FB8           CAN_F7R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F7R1_FB9_Pos       (9U)                                            
N#define CAN_F7R1_FB9_Msk       (0x1U << CAN_F7R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F7R1_FB9           CAN_F7R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F7R1_FB10_Pos      (10U)                                           
N#define CAN_F7R1_FB10_Msk      (0x1U << CAN_F7R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F7R1_FB10          CAN_F7R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F7R1_FB11_Pos      (11U)                                           
N#define CAN_F7R1_FB11_Msk      (0x1U << CAN_F7R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F7R1_FB11          CAN_F7R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F7R1_FB12_Pos      (12U)                                           
N#define CAN_F7R1_FB12_Msk      (0x1U << CAN_F7R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F7R1_FB12          CAN_F7R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F7R1_FB13_Pos      (13U)                                           
N#define CAN_F7R1_FB13_Msk      (0x1U << CAN_F7R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F7R1_FB13          CAN_F7R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F7R1_FB14_Pos      (14U)                                           
N#define CAN_F7R1_FB14_Msk      (0x1U << CAN_F7R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F7R1_FB14          CAN_F7R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F7R1_FB15_Pos      (15U)                                           
N#define CAN_F7R1_FB15_Msk      (0x1U << CAN_F7R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F7R1_FB15          CAN_F7R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F7R1_FB16_Pos      (16U)                                           
N#define CAN_F7R1_FB16_Msk      (0x1U << CAN_F7R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F7R1_FB16          CAN_F7R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F7R1_FB17_Pos      (17U)                                           
N#define CAN_F7R1_FB17_Msk      (0x1U << CAN_F7R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F7R1_FB17          CAN_F7R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F7R1_FB18_Pos      (18U)                                           
N#define CAN_F7R1_FB18_Msk      (0x1U << CAN_F7R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F7R1_FB18          CAN_F7R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F7R1_FB19_Pos      (19U)                                           
N#define CAN_F7R1_FB19_Msk      (0x1U << CAN_F7R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F7R1_FB19          CAN_F7R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F7R1_FB20_Pos      (20U)                                           
N#define CAN_F7R1_FB20_Msk      (0x1U << CAN_F7R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F7R1_FB20          CAN_F7R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F7R1_FB21_Pos      (21U)                                           
N#define CAN_F7R1_FB21_Msk      (0x1U << CAN_F7R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F7R1_FB21          CAN_F7R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F7R1_FB22_Pos      (22U)                                           
N#define CAN_F7R1_FB22_Msk      (0x1U << CAN_F7R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F7R1_FB22          CAN_F7R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F7R1_FB23_Pos      (23U)                                           
N#define CAN_F7R1_FB23_Msk      (0x1U << CAN_F7R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F7R1_FB23          CAN_F7R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F7R1_FB24_Pos      (24U)                                           
N#define CAN_F7R1_FB24_Msk      (0x1U << CAN_F7R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F7R1_FB24          CAN_F7R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F7R1_FB25_Pos      (25U)                                           
N#define CAN_F7R1_FB25_Msk      (0x1U << CAN_F7R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F7R1_FB25          CAN_F7R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F7R1_FB26_Pos      (26U)                                           
N#define CAN_F7R1_FB26_Msk      (0x1U << CAN_F7R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F7R1_FB26          CAN_F7R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F7R1_FB27_Pos      (27U)                                           
N#define CAN_F7R1_FB27_Msk      (0x1U << CAN_F7R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F7R1_FB27          CAN_F7R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F7R1_FB28_Pos      (28U)                                           
N#define CAN_F7R1_FB28_Msk      (0x1U << CAN_F7R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F7R1_FB28          CAN_F7R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F7R1_FB29_Pos      (29U)                                           
N#define CAN_F7R1_FB29_Msk      (0x1U << CAN_F7R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F7R1_FB29          CAN_F7R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F7R1_FB30_Pos      (30U)                                           
N#define CAN_F7R1_FB30_Msk      (0x1U << CAN_F7R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F7R1_FB30          CAN_F7R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F7R1_FB31_Pos      (31U)                                           
N#define CAN_F7R1_FB31_Msk      (0x1U << CAN_F7R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F7R1_FB31          CAN_F7R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F8R1 register  *******************/
N#define CAN_F8R1_FB0_Pos       (0U)                                            
N#define CAN_F8R1_FB0_Msk       (0x1U << CAN_F8R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F8R1_FB0           CAN_F8R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F8R1_FB1_Pos       (1U)                                            
N#define CAN_F8R1_FB1_Msk       (0x1U << CAN_F8R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F8R1_FB1           CAN_F8R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F8R1_FB2_Pos       (2U)                                            
N#define CAN_F8R1_FB2_Msk       (0x1U << CAN_F8R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F8R1_FB2           CAN_F8R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F8R1_FB3_Pos       (3U)                                            
N#define CAN_F8R1_FB3_Msk       (0x1U << CAN_F8R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F8R1_FB3           CAN_F8R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F8R1_FB4_Pos       (4U)                                            
N#define CAN_F8R1_FB4_Msk       (0x1U << CAN_F8R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F8R1_FB4           CAN_F8R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F8R1_FB5_Pos       (5U)                                            
N#define CAN_F8R1_FB5_Msk       (0x1U << CAN_F8R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F8R1_FB5           CAN_F8R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F8R1_FB6_Pos       (6U)                                            
N#define CAN_F8R1_FB6_Msk       (0x1U << CAN_F8R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F8R1_FB6           CAN_F8R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F8R1_FB7_Pos       (7U)                                            
N#define CAN_F8R1_FB7_Msk       (0x1U << CAN_F8R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F8R1_FB7           CAN_F8R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F8R1_FB8_Pos       (8U)                                            
N#define CAN_F8R1_FB8_Msk       (0x1U << CAN_F8R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F8R1_FB8           CAN_F8R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F8R1_FB9_Pos       (9U)                                            
N#define CAN_F8R1_FB9_Msk       (0x1U << CAN_F8R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F8R1_FB9           CAN_F8R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F8R1_FB10_Pos      (10U)                                           
N#define CAN_F8R1_FB10_Msk      (0x1U << CAN_F8R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F8R1_FB10          CAN_F8R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F8R1_FB11_Pos      (11U)                                           
N#define CAN_F8R1_FB11_Msk      (0x1U << CAN_F8R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F8R1_FB11          CAN_F8R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F8R1_FB12_Pos      (12U)                                           
N#define CAN_F8R1_FB12_Msk      (0x1U << CAN_F8R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F8R1_FB12          CAN_F8R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F8R1_FB13_Pos      (13U)                                           
N#define CAN_F8R1_FB13_Msk      (0x1U << CAN_F8R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F8R1_FB13          CAN_F8R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F8R1_FB14_Pos      (14U)                                           
N#define CAN_F8R1_FB14_Msk      (0x1U << CAN_F8R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F8R1_FB14          CAN_F8R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F8R1_FB15_Pos      (15U)                                           
N#define CAN_F8R1_FB15_Msk      (0x1U << CAN_F8R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F8R1_FB15          CAN_F8R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F8R1_FB16_Pos      (16U)                                           
N#define CAN_F8R1_FB16_Msk      (0x1U << CAN_F8R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F8R1_FB16          CAN_F8R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F8R1_FB17_Pos      (17U)                                           
N#define CAN_F8R1_FB17_Msk      (0x1U << CAN_F8R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F8R1_FB17          CAN_F8R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F8R1_FB18_Pos      (18U)                                           
N#define CAN_F8R1_FB18_Msk      (0x1U << CAN_F8R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F8R1_FB18          CAN_F8R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F8R1_FB19_Pos      (19U)                                           
N#define CAN_F8R1_FB19_Msk      (0x1U << CAN_F8R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F8R1_FB19          CAN_F8R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F8R1_FB20_Pos      (20U)                                           
N#define CAN_F8R1_FB20_Msk      (0x1U << CAN_F8R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F8R1_FB20          CAN_F8R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F8R1_FB21_Pos      (21U)                                           
N#define CAN_F8R1_FB21_Msk      (0x1U << CAN_F8R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F8R1_FB21          CAN_F8R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F8R1_FB22_Pos      (22U)                                           
N#define CAN_F8R1_FB22_Msk      (0x1U << CAN_F8R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F8R1_FB22          CAN_F8R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F8R1_FB23_Pos      (23U)                                           
N#define CAN_F8R1_FB23_Msk      (0x1U << CAN_F8R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F8R1_FB23          CAN_F8R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F8R1_FB24_Pos      (24U)                                           
N#define CAN_F8R1_FB24_Msk      (0x1U << CAN_F8R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F8R1_FB24          CAN_F8R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F8R1_FB25_Pos      (25U)                                           
N#define CAN_F8R1_FB25_Msk      (0x1U << CAN_F8R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F8R1_FB25          CAN_F8R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F8R1_FB26_Pos      (26U)                                           
N#define CAN_F8R1_FB26_Msk      (0x1U << CAN_F8R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F8R1_FB26          CAN_F8R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F8R1_FB27_Pos      (27U)                                           
N#define CAN_F8R1_FB27_Msk      (0x1U << CAN_F8R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F8R1_FB27          CAN_F8R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F8R1_FB28_Pos      (28U)                                           
N#define CAN_F8R1_FB28_Msk      (0x1U << CAN_F8R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F8R1_FB28          CAN_F8R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F8R1_FB29_Pos      (29U)                                           
N#define CAN_F8R1_FB29_Msk      (0x1U << CAN_F8R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F8R1_FB29          CAN_F8R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F8R1_FB30_Pos      (30U)                                           
N#define CAN_F8R1_FB30_Msk      (0x1U << CAN_F8R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F8R1_FB30          CAN_F8R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F8R1_FB31_Pos      (31U)                                           
N#define CAN_F8R1_FB31_Msk      (0x1U << CAN_F8R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F8R1_FB31          CAN_F8R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F9R1 register  *******************/
N#define CAN_F9R1_FB0_Pos       (0U)                                            
N#define CAN_F9R1_FB0_Msk       (0x1U << CAN_F9R1_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F9R1_FB0           CAN_F9R1_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F9R1_FB1_Pos       (1U)                                            
N#define CAN_F9R1_FB1_Msk       (0x1U << CAN_F9R1_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F9R1_FB1           CAN_F9R1_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F9R1_FB2_Pos       (2U)                                            
N#define CAN_F9R1_FB2_Msk       (0x1U << CAN_F9R1_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F9R1_FB2           CAN_F9R1_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F9R1_FB3_Pos       (3U)                                            
N#define CAN_F9R1_FB3_Msk       (0x1U << CAN_F9R1_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F9R1_FB3           CAN_F9R1_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F9R1_FB4_Pos       (4U)                                            
N#define CAN_F9R1_FB4_Msk       (0x1U << CAN_F9R1_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F9R1_FB4           CAN_F9R1_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F9R1_FB5_Pos       (5U)                                            
N#define CAN_F9R1_FB5_Msk       (0x1U << CAN_F9R1_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F9R1_FB5           CAN_F9R1_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F9R1_FB6_Pos       (6U)                                            
N#define CAN_F9R1_FB6_Msk       (0x1U << CAN_F9R1_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F9R1_FB6           CAN_F9R1_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F9R1_FB7_Pos       (7U)                                            
N#define CAN_F9R1_FB7_Msk       (0x1U << CAN_F9R1_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F9R1_FB7           CAN_F9R1_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F9R1_FB8_Pos       (8U)                                            
N#define CAN_F9R1_FB8_Msk       (0x1U << CAN_F9R1_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F9R1_FB8           CAN_F9R1_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F9R1_FB9_Pos       (9U)                                            
N#define CAN_F9R1_FB9_Msk       (0x1U << CAN_F9R1_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F9R1_FB9           CAN_F9R1_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F9R1_FB10_Pos      (10U)                                           
N#define CAN_F9R1_FB10_Msk      (0x1U << CAN_F9R1_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F9R1_FB10          CAN_F9R1_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F9R1_FB11_Pos      (11U)                                           
N#define CAN_F9R1_FB11_Msk      (0x1U << CAN_F9R1_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F9R1_FB11          CAN_F9R1_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F9R1_FB12_Pos      (12U)                                           
N#define CAN_F9R1_FB12_Msk      (0x1U << CAN_F9R1_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F9R1_FB12          CAN_F9R1_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F9R1_FB13_Pos      (13U)                                           
N#define CAN_F9R1_FB13_Msk      (0x1U << CAN_F9R1_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F9R1_FB13          CAN_F9R1_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F9R1_FB14_Pos      (14U)                                           
N#define CAN_F9R1_FB14_Msk      (0x1U << CAN_F9R1_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F9R1_FB14          CAN_F9R1_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F9R1_FB15_Pos      (15U)                                           
N#define CAN_F9R1_FB15_Msk      (0x1U << CAN_F9R1_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F9R1_FB15          CAN_F9R1_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F9R1_FB16_Pos      (16U)                                           
N#define CAN_F9R1_FB16_Msk      (0x1U << CAN_F9R1_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F9R1_FB16          CAN_F9R1_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F9R1_FB17_Pos      (17U)                                           
N#define CAN_F9R1_FB17_Msk      (0x1U << CAN_F9R1_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F9R1_FB17          CAN_F9R1_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F9R1_FB18_Pos      (18U)                                           
N#define CAN_F9R1_FB18_Msk      (0x1U << CAN_F9R1_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F9R1_FB18          CAN_F9R1_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F9R1_FB19_Pos      (19U)                                           
N#define CAN_F9R1_FB19_Msk      (0x1U << CAN_F9R1_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F9R1_FB19          CAN_F9R1_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F9R1_FB20_Pos      (20U)                                           
N#define CAN_F9R1_FB20_Msk      (0x1U << CAN_F9R1_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F9R1_FB20          CAN_F9R1_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F9R1_FB21_Pos      (21U)                                           
N#define CAN_F9R1_FB21_Msk      (0x1U << CAN_F9R1_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F9R1_FB21          CAN_F9R1_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F9R1_FB22_Pos      (22U)                                           
N#define CAN_F9R1_FB22_Msk      (0x1U << CAN_F9R1_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F9R1_FB22          CAN_F9R1_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F9R1_FB23_Pos      (23U)                                           
N#define CAN_F9R1_FB23_Msk      (0x1U << CAN_F9R1_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F9R1_FB23          CAN_F9R1_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F9R1_FB24_Pos      (24U)                                           
N#define CAN_F9R1_FB24_Msk      (0x1U << CAN_F9R1_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F9R1_FB24          CAN_F9R1_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F9R1_FB25_Pos      (25U)                                           
N#define CAN_F9R1_FB25_Msk      (0x1U << CAN_F9R1_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F9R1_FB25          CAN_F9R1_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F9R1_FB26_Pos      (26U)                                           
N#define CAN_F9R1_FB26_Msk      (0x1U << CAN_F9R1_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F9R1_FB26          CAN_F9R1_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F9R1_FB27_Pos      (27U)                                           
N#define CAN_F9R1_FB27_Msk      (0x1U << CAN_F9R1_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F9R1_FB27          CAN_F9R1_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F9R1_FB28_Pos      (28U)                                           
N#define CAN_F9R1_FB28_Msk      (0x1U << CAN_F9R1_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F9R1_FB28          CAN_F9R1_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F9R1_FB29_Pos      (29U)                                           
N#define CAN_F9R1_FB29_Msk      (0x1U << CAN_F9R1_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F9R1_FB29          CAN_F9R1_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F9R1_FB30_Pos      (30U)                                           
N#define CAN_F9R1_FB30_Msk      (0x1U << CAN_F9R1_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F9R1_FB30          CAN_F9R1_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F9R1_FB31_Pos      (31U)                                           
N#define CAN_F9R1_FB31_Msk      (0x1U << CAN_F9R1_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F9R1_FB31          CAN_F9R1_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F10R1 register  ******************/
N#define CAN_F10R1_FB0_Pos      (0U)                                            
N#define CAN_F10R1_FB0_Msk      (0x1U << CAN_F10R1_FB0_Pos)                     /*!< 0x00000001 */
N#define CAN_F10R1_FB0          CAN_F10R1_FB0_Msk                               /*!<Filter bit 0 */
N#define CAN_F10R1_FB1_Pos      (1U)                                            
N#define CAN_F10R1_FB1_Msk      (0x1U << CAN_F10R1_FB1_Pos)                     /*!< 0x00000002 */
N#define CAN_F10R1_FB1          CAN_F10R1_FB1_Msk                               /*!<Filter bit 1 */
N#define CAN_F10R1_FB2_Pos      (2U)                                            
N#define CAN_F10R1_FB2_Msk      (0x1U << CAN_F10R1_FB2_Pos)                     /*!< 0x00000004 */
N#define CAN_F10R1_FB2          CAN_F10R1_FB2_Msk                               /*!<Filter bit 2 */
N#define CAN_F10R1_FB3_Pos      (3U)                                            
N#define CAN_F10R1_FB3_Msk      (0x1U << CAN_F10R1_FB3_Pos)                     /*!< 0x00000008 */
N#define CAN_F10R1_FB3          CAN_F10R1_FB3_Msk                               /*!<Filter bit 3 */
N#define CAN_F10R1_FB4_Pos      (4U)                                            
N#define CAN_F10R1_FB4_Msk      (0x1U << CAN_F10R1_FB4_Pos)                     /*!< 0x00000010 */
N#define CAN_F10R1_FB4          CAN_F10R1_FB4_Msk                               /*!<Filter bit 4 */
N#define CAN_F10R1_FB5_Pos      (5U)                                            
N#define CAN_F10R1_FB5_Msk      (0x1U << CAN_F10R1_FB5_Pos)                     /*!< 0x00000020 */
N#define CAN_F10R1_FB5          CAN_F10R1_FB5_Msk                               /*!<Filter bit 5 */
N#define CAN_F10R1_FB6_Pos      (6U)                                            
N#define CAN_F10R1_FB6_Msk      (0x1U << CAN_F10R1_FB6_Pos)                     /*!< 0x00000040 */
N#define CAN_F10R1_FB6          CAN_F10R1_FB6_Msk                               /*!<Filter bit 6 */
N#define CAN_F10R1_FB7_Pos      (7U)                                            
N#define CAN_F10R1_FB7_Msk      (0x1U << CAN_F10R1_FB7_Pos)                     /*!< 0x00000080 */
N#define CAN_F10R1_FB7          CAN_F10R1_FB7_Msk                               /*!<Filter bit 7 */
N#define CAN_F10R1_FB8_Pos      (8U)                                            
N#define CAN_F10R1_FB8_Msk      (0x1U << CAN_F10R1_FB8_Pos)                     /*!< 0x00000100 */
N#define CAN_F10R1_FB8          CAN_F10R1_FB8_Msk                               /*!<Filter bit 8 */
N#define CAN_F10R1_FB9_Pos      (9U)                                            
N#define CAN_F10R1_FB9_Msk      (0x1U << CAN_F10R1_FB9_Pos)                     /*!< 0x00000200 */
N#define CAN_F10R1_FB9          CAN_F10R1_FB9_Msk                               /*!<Filter bit 9 */
N#define CAN_F10R1_FB10_Pos     (10U)                                           
N#define CAN_F10R1_FB10_Msk     (0x1U << CAN_F10R1_FB10_Pos)                    /*!< 0x00000400 */
N#define CAN_F10R1_FB10         CAN_F10R1_FB10_Msk                              /*!<Filter bit 10 */
N#define CAN_F10R1_FB11_Pos     (11U)                                           
N#define CAN_F10R1_FB11_Msk     (0x1U << CAN_F10R1_FB11_Pos)                    /*!< 0x00000800 */
N#define CAN_F10R1_FB11         CAN_F10R1_FB11_Msk                              /*!<Filter bit 11 */
N#define CAN_F10R1_FB12_Pos     (12U)                                           
N#define CAN_F10R1_FB12_Msk     (0x1U << CAN_F10R1_FB12_Pos)                    /*!< 0x00001000 */
N#define CAN_F10R1_FB12         CAN_F10R1_FB12_Msk                              /*!<Filter bit 12 */
N#define CAN_F10R1_FB13_Pos     (13U)                                           
N#define CAN_F10R1_FB13_Msk     (0x1U << CAN_F10R1_FB13_Pos)                    /*!< 0x00002000 */
N#define CAN_F10R1_FB13         CAN_F10R1_FB13_Msk                              /*!<Filter bit 13 */
N#define CAN_F10R1_FB14_Pos     (14U)                                           
N#define CAN_F10R1_FB14_Msk     (0x1U << CAN_F10R1_FB14_Pos)                    /*!< 0x00004000 */
N#define CAN_F10R1_FB14         CAN_F10R1_FB14_Msk                              /*!<Filter bit 14 */
N#define CAN_F10R1_FB15_Pos     (15U)                                           
N#define CAN_F10R1_FB15_Msk     (0x1U << CAN_F10R1_FB15_Pos)                    /*!< 0x00008000 */
N#define CAN_F10R1_FB15         CAN_F10R1_FB15_Msk                              /*!<Filter bit 15 */
N#define CAN_F10R1_FB16_Pos     (16U)                                           
N#define CAN_F10R1_FB16_Msk     (0x1U << CAN_F10R1_FB16_Pos)                    /*!< 0x00010000 */
N#define CAN_F10R1_FB16         CAN_F10R1_FB16_Msk                              /*!<Filter bit 16 */
N#define CAN_F10R1_FB17_Pos     (17U)                                           
N#define CAN_F10R1_FB17_Msk     (0x1U << CAN_F10R1_FB17_Pos)                    /*!< 0x00020000 */
N#define CAN_F10R1_FB17         CAN_F10R1_FB17_Msk                              /*!<Filter bit 17 */
N#define CAN_F10R1_FB18_Pos     (18U)                                           
N#define CAN_F10R1_FB18_Msk     (0x1U << CAN_F10R1_FB18_Pos)                    /*!< 0x00040000 */
N#define CAN_F10R1_FB18         CAN_F10R1_FB18_Msk                              /*!<Filter bit 18 */
N#define CAN_F10R1_FB19_Pos     (19U)                                           
N#define CAN_F10R1_FB19_Msk     (0x1U << CAN_F10R1_FB19_Pos)                    /*!< 0x00080000 */
N#define CAN_F10R1_FB19         CAN_F10R1_FB19_Msk                              /*!<Filter bit 19 */
N#define CAN_F10R1_FB20_Pos     (20U)                                           
N#define CAN_F10R1_FB20_Msk     (0x1U << CAN_F10R1_FB20_Pos)                    /*!< 0x00100000 */
N#define CAN_F10R1_FB20         CAN_F10R1_FB20_Msk                              /*!<Filter bit 20 */
N#define CAN_F10R1_FB21_Pos     (21U)                                           
N#define CAN_F10R1_FB21_Msk     (0x1U << CAN_F10R1_FB21_Pos)                    /*!< 0x00200000 */
N#define CAN_F10R1_FB21         CAN_F10R1_FB21_Msk                              /*!<Filter bit 21 */
N#define CAN_F10R1_FB22_Pos     (22U)                                           
N#define CAN_F10R1_FB22_Msk     (0x1U << CAN_F10R1_FB22_Pos)                    /*!< 0x00400000 */
N#define CAN_F10R1_FB22         CAN_F10R1_FB22_Msk                              /*!<Filter bit 22 */
N#define CAN_F10R1_FB23_Pos     (23U)                                           
N#define CAN_F10R1_FB23_Msk     (0x1U << CAN_F10R1_FB23_Pos)                    /*!< 0x00800000 */
N#define CAN_F10R1_FB23         CAN_F10R1_FB23_Msk                              /*!<Filter bit 23 */
N#define CAN_F10R1_FB24_Pos     (24U)                                           
N#define CAN_F10R1_FB24_Msk     (0x1U << CAN_F10R1_FB24_Pos)                    /*!< 0x01000000 */
N#define CAN_F10R1_FB24         CAN_F10R1_FB24_Msk                              /*!<Filter bit 24 */
N#define CAN_F10R1_FB25_Pos     (25U)                                           
N#define CAN_F10R1_FB25_Msk     (0x1U << CAN_F10R1_FB25_Pos)                    /*!< 0x02000000 */
N#define CAN_F10R1_FB25         CAN_F10R1_FB25_Msk                              /*!<Filter bit 25 */
N#define CAN_F10R1_FB26_Pos     (26U)                                           
N#define CAN_F10R1_FB26_Msk     (0x1U << CAN_F10R1_FB26_Pos)                    /*!< 0x04000000 */
N#define CAN_F10R1_FB26         CAN_F10R1_FB26_Msk                              /*!<Filter bit 26 */
N#define CAN_F10R1_FB27_Pos     (27U)                                           
N#define CAN_F10R1_FB27_Msk     (0x1U << CAN_F10R1_FB27_Pos)                    /*!< 0x08000000 */
N#define CAN_F10R1_FB27         CAN_F10R1_FB27_Msk                              /*!<Filter bit 27 */
N#define CAN_F10R1_FB28_Pos     (28U)                                           
N#define CAN_F10R1_FB28_Msk     (0x1U << CAN_F10R1_FB28_Pos)                    /*!< 0x10000000 */
N#define CAN_F10R1_FB28         CAN_F10R1_FB28_Msk                              /*!<Filter bit 28 */
N#define CAN_F10R1_FB29_Pos     (29U)                                           
N#define CAN_F10R1_FB29_Msk     (0x1U << CAN_F10R1_FB29_Pos)                    /*!< 0x20000000 */
N#define CAN_F10R1_FB29         CAN_F10R1_FB29_Msk                              /*!<Filter bit 29 */
N#define CAN_F10R1_FB30_Pos     (30U)                                           
N#define CAN_F10R1_FB30_Msk     (0x1U << CAN_F10R1_FB30_Pos)                    /*!< 0x40000000 */
N#define CAN_F10R1_FB30         CAN_F10R1_FB30_Msk                              /*!<Filter bit 30 */
N#define CAN_F10R1_FB31_Pos     (31U)                                           
N#define CAN_F10R1_FB31_Msk     (0x1U << CAN_F10R1_FB31_Pos)                    /*!< 0x80000000 */
N#define CAN_F10R1_FB31         CAN_F10R1_FB31_Msk                              /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F11R1 register  ******************/
N#define CAN_F11R1_FB0_Pos      (0U)                                            
N#define CAN_F11R1_FB0_Msk      (0x1U << CAN_F11R1_FB0_Pos)                     /*!< 0x00000001 */
N#define CAN_F11R1_FB0          CAN_F11R1_FB0_Msk                               /*!<Filter bit 0 */
N#define CAN_F11R1_FB1_Pos      (1U)                                            
N#define CAN_F11R1_FB1_Msk      (0x1U << CAN_F11R1_FB1_Pos)                     /*!< 0x00000002 */
N#define CAN_F11R1_FB1          CAN_F11R1_FB1_Msk                               /*!<Filter bit 1 */
N#define CAN_F11R1_FB2_Pos      (2U)                                            
N#define CAN_F11R1_FB2_Msk      (0x1U << CAN_F11R1_FB2_Pos)                     /*!< 0x00000004 */
N#define CAN_F11R1_FB2          CAN_F11R1_FB2_Msk                               /*!<Filter bit 2 */
N#define CAN_F11R1_FB3_Pos      (3U)                                            
N#define CAN_F11R1_FB3_Msk      (0x1U << CAN_F11R1_FB3_Pos)                     /*!< 0x00000008 */
N#define CAN_F11R1_FB3          CAN_F11R1_FB3_Msk                               /*!<Filter bit 3 */
N#define CAN_F11R1_FB4_Pos      (4U)                                            
N#define CAN_F11R1_FB4_Msk      (0x1U << CAN_F11R1_FB4_Pos)                     /*!< 0x00000010 */
N#define CAN_F11R1_FB4          CAN_F11R1_FB4_Msk                               /*!<Filter bit 4 */
N#define CAN_F11R1_FB5_Pos      (5U)                                            
N#define CAN_F11R1_FB5_Msk      (0x1U << CAN_F11R1_FB5_Pos)                     /*!< 0x00000020 */
N#define CAN_F11R1_FB5          CAN_F11R1_FB5_Msk                               /*!<Filter bit 5 */
N#define CAN_F11R1_FB6_Pos      (6U)                                            
N#define CAN_F11R1_FB6_Msk      (0x1U << CAN_F11R1_FB6_Pos)                     /*!< 0x00000040 */
N#define CAN_F11R1_FB6          CAN_F11R1_FB6_Msk                               /*!<Filter bit 6 */
N#define CAN_F11R1_FB7_Pos      (7U)                                            
N#define CAN_F11R1_FB7_Msk      (0x1U << CAN_F11R1_FB7_Pos)                     /*!< 0x00000080 */
N#define CAN_F11R1_FB7          CAN_F11R1_FB7_Msk                               /*!<Filter bit 7 */
N#define CAN_F11R1_FB8_Pos      (8U)                                            
N#define CAN_F11R1_FB8_Msk      (0x1U << CAN_F11R1_FB8_Pos)                     /*!< 0x00000100 */
N#define CAN_F11R1_FB8          CAN_F11R1_FB8_Msk                               /*!<Filter bit 8 */
N#define CAN_F11R1_FB9_Pos      (9U)                                            
N#define CAN_F11R1_FB9_Msk      (0x1U << CAN_F11R1_FB9_Pos)                     /*!< 0x00000200 */
N#define CAN_F11R1_FB9          CAN_F11R1_FB9_Msk                               /*!<Filter bit 9 */
N#define CAN_F11R1_FB10_Pos     (10U)                                           
N#define CAN_F11R1_FB10_Msk     (0x1U << CAN_F11R1_FB10_Pos)                    /*!< 0x00000400 */
N#define CAN_F11R1_FB10         CAN_F11R1_FB10_Msk                              /*!<Filter bit 10 */
N#define CAN_F11R1_FB11_Pos     (11U)                                           
N#define CAN_F11R1_FB11_Msk     (0x1U << CAN_F11R1_FB11_Pos)                    /*!< 0x00000800 */
N#define CAN_F11R1_FB11         CAN_F11R1_FB11_Msk                              /*!<Filter bit 11 */
N#define CAN_F11R1_FB12_Pos     (12U)                                           
N#define CAN_F11R1_FB12_Msk     (0x1U << CAN_F11R1_FB12_Pos)                    /*!< 0x00001000 */
N#define CAN_F11R1_FB12         CAN_F11R1_FB12_Msk                              /*!<Filter bit 12 */
N#define CAN_F11R1_FB13_Pos     (13U)                                           
N#define CAN_F11R1_FB13_Msk     (0x1U << CAN_F11R1_FB13_Pos)                    /*!< 0x00002000 */
N#define CAN_F11R1_FB13         CAN_F11R1_FB13_Msk                              /*!<Filter bit 13 */
N#define CAN_F11R1_FB14_Pos     (14U)                                           
N#define CAN_F11R1_FB14_Msk     (0x1U << CAN_F11R1_FB14_Pos)                    /*!< 0x00004000 */
N#define CAN_F11R1_FB14         CAN_F11R1_FB14_Msk                              /*!<Filter bit 14 */
N#define CAN_F11R1_FB15_Pos     (15U)                                           
N#define CAN_F11R1_FB15_Msk     (0x1U << CAN_F11R1_FB15_Pos)                    /*!< 0x00008000 */
N#define CAN_F11R1_FB15         CAN_F11R1_FB15_Msk                              /*!<Filter bit 15 */
N#define CAN_F11R1_FB16_Pos     (16U)                                           
N#define CAN_F11R1_FB16_Msk     (0x1U << CAN_F11R1_FB16_Pos)                    /*!< 0x00010000 */
N#define CAN_F11R1_FB16         CAN_F11R1_FB16_Msk                              /*!<Filter bit 16 */
N#define CAN_F11R1_FB17_Pos     (17U)                                           
N#define CAN_F11R1_FB17_Msk     (0x1U << CAN_F11R1_FB17_Pos)                    /*!< 0x00020000 */
N#define CAN_F11R1_FB17         CAN_F11R1_FB17_Msk                              /*!<Filter bit 17 */
N#define CAN_F11R1_FB18_Pos     (18U)                                           
N#define CAN_F11R1_FB18_Msk     (0x1U << CAN_F11R1_FB18_Pos)                    /*!< 0x00040000 */
N#define CAN_F11R1_FB18         CAN_F11R1_FB18_Msk                              /*!<Filter bit 18 */
N#define CAN_F11R1_FB19_Pos     (19U)                                           
N#define CAN_F11R1_FB19_Msk     (0x1U << CAN_F11R1_FB19_Pos)                    /*!< 0x00080000 */
N#define CAN_F11R1_FB19         CAN_F11R1_FB19_Msk                              /*!<Filter bit 19 */
N#define CAN_F11R1_FB20_Pos     (20U)                                           
N#define CAN_F11R1_FB20_Msk     (0x1U << CAN_F11R1_FB20_Pos)                    /*!< 0x00100000 */
N#define CAN_F11R1_FB20         CAN_F11R1_FB20_Msk                              /*!<Filter bit 20 */
N#define CAN_F11R1_FB21_Pos     (21U)                                           
N#define CAN_F11R1_FB21_Msk     (0x1U << CAN_F11R1_FB21_Pos)                    /*!< 0x00200000 */
N#define CAN_F11R1_FB21         CAN_F11R1_FB21_Msk                              /*!<Filter bit 21 */
N#define CAN_F11R1_FB22_Pos     (22U)                                           
N#define CAN_F11R1_FB22_Msk     (0x1U << CAN_F11R1_FB22_Pos)                    /*!< 0x00400000 */
N#define CAN_F11R1_FB22         CAN_F11R1_FB22_Msk                              /*!<Filter bit 22 */
N#define CAN_F11R1_FB23_Pos     (23U)                                           
N#define CAN_F11R1_FB23_Msk     (0x1U << CAN_F11R1_FB23_Pos)                    /*!< 0x00800000 */
N#define CAN_F11R1_FB23         CAN_F11R1_FB23_Msk                              /*!<Filter bit 23 */
N#define CAN_F11R1_FB24_Pos     (24U)                                           
N#define CAN_F11R1_FB24_Msk     (0x1U << CAN_F11R1_FB24_Pos)                    /*!< 0x01000000 */
N#define CAN_F11R1_FB24         CAN_F11R1_FB24_Msk                              /*!<Filter bit 24 */
N#define CAN_F11R1_FB25_Pos     (25U)                                           
N#define CAN_F11R1_FB25_Msk     (0x1U << CAN_F11R1_FB25_Pos)                    /*!< 0x02000000 */
N#define CAN_F11R1_FB25         CAN_F11R1_FB25_Msk                              /*!<Filter bit 25 */
N#define CAN_F11R1_FB26_Pos     (26U)                                           
N#define CAN_F11R1_FB26_Msk     (0x1U << CAN_F11R1_FB26_Pos)                    /*!< 0x04000000 */
N#define CAN_F11R1_FB26         CAN_F11R1_FB26_Msk                              /*!<Filter bit 26 */
N#define CAN_F11R1_FB27_Pos     (27U)                                           
N#define CAN_F11R1_FB27_Msk     (0x1U << CAN_F11R1_FB27_Pos)                    /*!< 0x08000000 */
N#define CAN_F11R1_FB27         CAN_F11R1_FB27_Msk                              /*!<Filter bit 27 */
N#define CAN_F11R1_FB28_Pos     (28U)                                           
N#define CAN_F11R1_FB28_Msk     (0x1U << CAN_F11R1_FB28_Pos)                    /*!< 0x10000000 */
N#define CAN_F11R1_FB28         CAN_F11R1_FB28_Msk                              /*!<Filter bit 28 */
N#define CAN_F11R1_FB29_Pos     (29U)                                           
N#define CAN_F11R1_FB29_Msk     (0x1U << CAN_F11R1_FB29_Pos)                    /*!< 0x20000000 */
N#define CAN_F11R1_FB29         CAN_F11R1_FB29_Msk                              /*!<Filter bit 29 */
N#define CAN_F11R1_FB30_Pos     (30U)                                           
N#define CAN_F11R1_FB30_Msk     (0x1U << CAN_F11R1_FB30_Pos)                    /*!< 0x40000000 */
N#define CAN_F11R1_FB30         CAN_F11R1_FB30_Msk                              /*!<Filter bit 30 */
N#define CAN_F11R1_FB31_Pos     (31U)                                           
N#define CAN_F11R1_FB31_Msk     (0x1U << CAN_F11R1_FB31_Pos)                    /*!< 0x80000000 */
N#define CAN_F11R1_FB31         CAN_F11R1_FB31_Msk                              /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F12R1 register  ******************/
N#define CAN_F12R1_FB0_Pos      (0U)                                            
N#define CAN_F12R1_FB0_Msk      (0x1U << CAN_F12R1_FB0_Pos)                     /*!< 0x00000001 */
N#define CAN_F12R1_FB0          CAN_F12R1_FB0_Msk                               /*!<Filter bit 0 */
N#define CAN_F12R1_FB1_Pos      (1U)                                            
N#define CAN_F12R1_FB1_Msk      (0x1U << CAN_F12R1_FB1_Pos)                     /*!< 0x00000002 */
N#define CAN_F12R1_FB1          CAN_F12R1_FB1_Msk                               /*!<Filter bit 1 */
N#define CAN_F12R1_FB2_Pos      (2U)                                            
N#define CAN_F12R1_FB2_Msk      (0x1U << CAN_F12R1_FB2_Pos)                     /*!< 0x00000004 */
N#define CAN_F12R1_FB2          CAN_F12R1_FB2_Msk                               /*!<Filter bit 2 */
N#define CAN_F12R1_FB3_Pos      (3U)                                            
N#define CAN_F12R1_FB3_Msk      (0x1U << CAN_F12R1_FB3_Pos)                     /*!< 0x00000008 */
N#define CAN_F12R1_FB3          CAN_F12R1_FB3_Msk                               /*!<Filter bit 3 */
N#define CAN_F12R1_FB4_Pos      (4U)                                            
N#define CAN_F12R1_FB4_Msk      (0x1U << CAN_F12R1_FB4_Pos)                     /*!< 0x00000010 */
N#define CAN_F12R1_FB4          CAN_F12R1_FB4_Msk                               /*!<Filter bit 4 */
N#define CAN_F12R1_FB5_Pos      (5U)                                            
N#define CAN_F12R1_FB5_Msk      (0x1U << CAN_F12R1_FB5_Pos)                     /*!< 0x00000020 */
N#define CAN_F12R1_FB5          CAN_F12R1_FB5_Msk                               /*!<Filter bit 5 */
N#define CAN_F12R1_FB6_Pos      (6U)                                            
N#define CAN_F12R1_FB6_Msk      (0x1U << CAN_F12R1_FB6_Pos)                     /*!< 0x00000040 */
N#define CAN_F12R1_FB6          CAN_F12R1_FB6_Msk                               /*!<Filter bit 6 */
N#define CAN_F12R1_FB7_Pos      (7U)                                            
N#define CAN_F12R1_FB7_Msk      (0x1U << CAN_F12R1_FB7_Pos)                     /*!< 0x00000080 */
N#define CAN_F12R1_FB7          CAN_F12R1_FB7_Msk                               /*!<Filter bit 7 */
N#define CAN_F12R1_FB8_Pos      (8U)                                            
N#define CAN_F12R1_FB8_Msk      (0x1U << CAN_F12R1_FB8_Pos)                     /*!< 0x00000100 */
N#define CAN_F12R1_FB8          CAN_F12R1_FB8_Msk                               /*!<Filter bit 8 */
N#define CAN_F12R1_FB9_Pos      (9U)                                            
N#define CAN_F12R1_FB9_Msk      (0x1U << CAN_F12R1_FB9_Pos)                     /*!< 0x00000200 */
N#define CAN_F12R1_FB9          CAN_F12R1_FB9_Msk                               /*!<Filter bit 9 */
N#define CAN_F12R1_FB10_Pos     (10U)                                           
N#define CAN_F12R1_FB10_Msk     (0x1U << CAN_F12R1_FB10_Pos)                    /*!< 0x00000400 */
N#define CAN_F12R1_FB10         CAN_F12R1_FB10_Msk                              /*!<Filter bit 10 */
N#define CAN_F12R1_FB11_Pos     (11U)                                           
N#define CAN_F12R1_FB11_Msk     (0x1U << CAN_F12R1_FB11_Pos)                    /*!< 0x00000800 */
N#define CAN_F12R1_FB11         CAN_F12R1_FB11_Msk                              /*!<Filter bit 11 */
N#define CAN_F12R1_FB12_Pos     (12U)                                           
N#define CAN_F12R1_FB12_Msk     (0x1U << CAN_F12R1_FB12_Pos)                    /*!< 0x00001000 */
N#define CAN_F12R1_FB12         CAN_F12R1_FB12_Msk                              /*!<Filter bit 12 */
N#define CAN_F12R1_FB13_Pos     (13U)                                           
N#define CAN_F12R1_FB13_Msk     (0x1U << CAN_F12R1_FB13_Pos)                    /*!< 0x00002000 */
N#define CAN_F12R1_FB13         CAN_F12R1_FB13_Msk                              /*!<Filter bit 13 */
N#define CAN_F12R1_FB14_Pos     (14U)                                           
N#define CAN_F12R1_FB14_Msk     (0x1U << CAN_F12R1_FB14_Pos)                    /*!< 0x00004000 */
N#define CAN_F12R1_FB14         CAN_F12R1_FB14_Msk                              /*!<Filter bit 14 */
N#define CAN_F12R1_FB15_Pos     (15U)                                           
N#define CAN_F12R1_FB15_Msk     (0x1U << CAN_F12R1_FB15_Pos)                    /*!< 0x00008000 */
N#define CAN_F12R1_FB15         CAN_F12R1_FB15_Msk                              /*!<Filter bit 15 */
N#define CAN_F12R1_FB16_Pos     (16U)                                           
N#define CAN_F12R1_FB16_Msk     (0x1U << CAN_F12R1_FB16_Pos)                    /*!< 0x00010000 */
N#define CAN_F12R1_FB16         CAN_F12R1_FB16_Msk                              /*!<Filter bit 16 */
N#define CAN_F12R1_FB17_Pos     (17U)                                           
N#define CAN_F12R1_FB17_Msk     (0x1U << CAN_F12R1_FB17_Pos)                    /*!< 0x00020000 */
N#define CAN_F12R1_FB17         CAN_F12R1_FB17_Msk                              /*!<Filter bit 17 */
N#define CAN_F12R1_FB18_Pos     (18U)                                           
N#define CAN_F12R1_FB18_Msk     (0x1U << CAN_F12R1_FB18_Pos)                    /*!< 0x00040000 */
N#define CAN_F12R1_FB18         CAN_F12R1_FB18_Msk                              /*!<Filter bit 18 */
N#define CAN_F12R1_FB19_Pos     (19U)                                           
N#define CAN_F12R1_FB19_Msk     (0x1U << CAN_F12R1_FB19_Pos)                    /*!< 0x00080000 */
N#define CAN_F12R1_FB19         CAN_F12R1_FB19_Msk                              /*!<Filter bit 19 */
N#define CAN_F12R1_FB20_Pos     (20U)                                           
N#define CAN_F12R1_FB20_Msk     (0x1U << CAN_F12R1_FB20_Pos)                    /*!< 0x00100000 */
N#define CAN_F12R1_FB20         CAN_F12R1_FB20_Msk                              /*!<Filter bit 20 */
N#define CAN_F12R1_FB21_Pos     (21U)                                           
N#define CAN_F12R1_FB21_Msk     (0x1U << CAN_F12R1_FB21_Pos)                    /*!< 0x00200000 */
N#define CAN_F12R1_FB21         CAN_F12R1_FB21_Msk                              /*!<Filter bit 21 */
N#define CAN_F12R1_FB22_Pos     (22U)                                           
N#define CAN_F12R1_FB22_Msk     (0x1U << CAN_F12R1_FB22_Pos)                    /*!< 0x00400000 */
N#define CAN_F12R1_FB22         CAN_F12R1_FB22_Msk                              /*!<Filter bit 22 */
N#define CAN_F12R1_FB23_Pos     (23U)                                           
N#define CAN_F12R1_FB23_Msk     (0x1U << CAN_F12R1_FB23_Pos)                    /*!< 0x00800000 */
N#define CAN_F12R1_FB23         CAN_F12R1_FB23_Msk                              /*!<Filter bit 23 */
N#define CAN_F12R1_FB24_Pos     (24U)                                           
N#define CAN_F12R1_FB24_Msk     (0x1U << CAN_F12R1_FB24_Pos)                    /*!< 0x01000000 */
N#define CAN_F12R1_FB24         CAN_F12R1_FB24_Msk                              /*!<Filter bit 24 */
N#define CAN_F12R1_FB25_Pos     (25U)                                           
N#define CAN_F12R1_FB25_Msk     (0x1U << CAN_F12R1_FB25_Pos)                    /*!< 0x02000000 */
N#define CAN_F12R1_FB25         CAN_F12R1_FB25_Msk                              /*!<Filter bit 25 */
N#define CAN_F12R1_FB26_Pos     (26U)                                           
N#define CAN_F12R1_FB26_Msk     (0x1U << CAN_F12R1_FB26_Pos)                    /*!< 0x04000000 */
N#define CAN_F12R1_FB26         CAN_F12R1_FB26_Msk                              /*!<Filter bit 26 */
N#define CAN_F12R1_FB27_Pos     (27U)                                           
N#define CAN_F12R1_FB27_Msk     (0x1U << CAN_F12R1_FB27_Pos)                    /*!< 0x08000000 */
N#define CAN_F12R1_FB27         CAN_F12R1_FB27_Msk                              /*!<Filter bit 27 */
N#define CAN_F12R1_FB28_Pos     (28U)                                           
N#define CAN_F12R1_FB28_Msk     (0x1U << CAN_F12R1_FB28_Pos)                    /*!< 0x10000000 */
N#define CAN_F12R1_FB28         CAN_F12R1_FB28_Msk                              /*!<Filter bit 28 */
N#define CAN_F12R1_FB29_Pos     (29U)                                           
N#define CAN_F12R1_FB29_Msk     (0x1U << CAN_F12R1_FB29_Pos)                    /*!< 0x20000000 */
N#define CAN_F12R1_FB29         CAN_F12R1_FB29_Msk                              /*!<Filter bit 29 */
N#define CAN_F12R1_FB30_Pos     (30U)                                           
N#define CAN_F12R1_FB30_Msk     (0x1U << CAN_F12R1_FB30_Pos)                    /*!< 0x40000000 */
N#define CAN_F12R1_FB30         CAN_F12R1_FB30_Msk                              /*!<Filter bit 30 */
N#define CAN_F12R1_FB31_Pos     (31U)                                           
N#define CAN_F12R1_FB31_Msk     (0x1U << CAN_F12R1_FB31_Pos)                    /*!< 0x80000000 */
N#define CAN_F12R1_FB31         CAN_F12R1_FB31_Msk                              /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F13R1 register  ******************/
N#define CAN_F13R1_FB0_Pos      (0U)                                            
N#define CAN_F13R1_FB0_Msk      (0x1U << CAN_F13R1_FB0_Pos)                     /*!< 0x00000001 */
N#define CAN_F13R1_FB0          CAN_F13R1_FB0_Msk                               /*!<Filter bit 0 */
N#define CAN_F13R1_FB1_Pos      (1U)                                            
N#define CAN_F13R1_FB1_Msk      (0x1U << CAN_F13R1_FB1_Pos)                     /*!< 0x00000002 */
N#define CAN_F13R1_FB1          CAN_F13R1_FB1_Msk                               /*!<Filter bit 1 */
N#define CAN_F13R1_FB2_Pos      (2U)                                            
N#define CAN_F13R1_FB2_Msk      (0x1U << CAN_F13R1_FB2_Pos)                     /*!< 0x00000004 */
N#define CAN_F13R1_FB2          CAN_F13R1_FB2_Msk                               /*!<Filter bit 2 */
N#define CAN_F13R1_FB3_Pos      (3U)                                            
N#define CAN_F13R1_FB3_Msk      (0x1U << CAN_F13R1_FB3_Pos)                     /*!< 0x00000008 */
N#define CAN_F13R1_FB3          CAN_F13R1_FB3_Msk                               /*!<Filter bit 3 */
N#define CAN_F13R1_FB4_Pos      (4U)                                            
N#define CAN_F13R1_FB4_Msk      (0x1U << CAN_F13R1_FB4_Pos)                     /*!< 0x00000010 */
N#define CAN_F13R1_FB4          CAN_F13R1_FB4_Msk                               /*!<Filter bit 4 */
N#define CAN_F13R1_FB5_Pos      (5U)                                            
N#define CAN_F13R1_FB5_Msk      (0x1U << CAN_F13R1_FB5_Pos)                     /*!< 0x00000020 */
N#define CAN_F13R1_FB5          CAN_F13R1_FB5_Msk                               /*!<Filter bit 5 */
N#define CAN_F13R1_FB6_Pos      (6U)                                            
N#define CAN_F13R1_FB6_Msk      (0x1U << CAN_F13R1_FB6_Pos)                     /*!< 0x00000040 */
N#define CAN_F13R1_FB6          CAN_F13R1_FB6_Msk                               /*!<Filter bit 6 */
N#define CAN_F13R1_FB7_Pos      (7U)                                            
N#define CAN_F13R1_FB7_Msk      (0x1U << CAN_F13R1_FB7_Pos)                     /*!< 0x00000080 */
N#define CAN_F13R1_FB7          CAN_F13R1_FB7_Msk                               /*!<Filter bit 7 */
N#define CAN_F13R1_FB8_Pos      (8U)                                            
N#define CAN_F13R1_FB8_Msk      (0x1U << CAN_F13R1_FB8_Pos)                     /*!< 0x00000100 */
N#define CAN_F13R1_FB8          CAN_F13R1_FB8_Msk                               /*!<Filter bit 8 */
N#define CAN_F13R1_FB9_Pos      (9U)                                            
N#define CAN_F13R1_FB9_Msk      (0x1U << CAN_F13R1_FB9_Pos)                     /*!< 0x00000200 */
N#define CAN_F13R1_FB9          CAN_F13R1_FB9_Msk                               /*!<Filter bit 9 */
N#define CAN_F13R1_FB10_Pos     (10U)                                           
N#define CAN_F13R1_FB10_Msk     (0x1U << CAN_F13R1_FB10_Pos)                    /*!< 0x00000400 */
N#define CAN_F13R1_FB10         CAN_F13R1_FB10_Msk                              /*!<Filter bit 10 */
N#define CAN_F13R1_FB11_Pos     (11U)                                           
N#define CAN_F13R1_FB11_Msk     (0x1U << CAN_F13R1_FB11_Pos)                    /*!< 0x00000800 */
N#define CAN_F13R1_FB11         CAN_F13R1_FB11_Msk                              /*!<Filter bit 11 */
N#define CAN_F13R1_FB12_Pos     (12U)                                           
N#define CAN_F13R1_FB12_Msk     (0x1U << CAN_F13R1_FB12_Pos)                    /*!< 0x00001000 */
N#define CAN_F13R1_FB12         CAN_F13R1_FB12_Msk                              /*!<Filter bit 12 */
N#define CAN_F13R1_FB13_Pos     (13U)                                           
N#define CAN_F13R1_FB13_Msk     (0x1U << CAN_F13R1_FB13_Pos)                    /*!< 0x00002000 */
N#define CAN_F13R1_FB13         CAN_F13R1_FB13_Msk                              /*!<Filter bit 13 */
N#define CAN_F13R1_FB14_Pos     (14U)                                           
N#define CAN_F13R1_FB14_Msk     (0x1U << CAN_F13R1_FB14_Pos)                    /*!< 0x00004000 */
N#define CAN_F13R1_FB14         CAN_F13R1_FB14_Msk                              /*!<Filter bit 14 */
N#define CAN_F13R1_FB15_Pos     (15U)                                           
N#define CAN_F13R1_FB15_Msk     (0x1U << CAN_F13R1_FB15_Pos)                    /*!< 0x00008000 */
N#define CAN_F13R1_FB15         CAN_F13R1_FB15_Msk                              /*!<Filter bit 15 */
N#define CAN_F13R1_FB16_Pos     (16U)                                           
N#define CAN_F13R1_FB16_Msk     (0x1U << CAN_F13R1_FB16_Pos)                    /*!< 0x00010000 */
N#define CAN_F13R1_FB16         CAN_F13R1_FB16_Msk                              /*!<Filter bit 16 */
N#define CAN_F13R1_FB17_Pos     (17U)                                           
N#define CAN_F13R1_FB17_Msk     (0x1U << CAN_F13R1_FB17_Pos)                    /*!< 0x00020000 */
N#define CAN_F13R1_FB17         CAN_F13R1_FB17_Msk                              /*!<Filter bit 17 */
N#define CAN_F13R1_FB18_Pos     (18U)                                           
N#define CAN_F13R1_FB18_Msk     (0x1U << CAN_F13R1_FB18_Pos)                    /*!< 0x00040000 */
N#define CAN_F13R1_FB18         CAN_F13R1_FB18_Msk                              /*!<Filter bit 18 */
N#define CAN_F13R1_FB19_Pos     (19U)                                           
N#define CAN_F13R1_FB19_Msk     (0x1U << CAN_F13R1_FB19_Pos)                    /*!< 0x00080000 */
N#define CAN_F13R1_FB19         CAN_F13R1_FB19_Msk                              /*!<Filter bit 19 */
N#define CAN_F13R1_FB20_Pos     (20U)                                           
N#define CAN_F13R1_FB20_Msk     (0x1U << CAN_F13R1_FB20_Pos)                    /*!< 0x00100000 */
N#define CAN_F13R1_FB20         CAN_F13R1_FB20_Msk                              /*!<Filter bit 20 */
N#define CAN_F13R1_FB21_Pos     (21U)                                           
N#define CAN_F13R1_FB21_Msk     (0x1U << CAN_F13R1_FB21_Pos)                    /*!< 0x00200000 */
N#define CAN_F13R1_FB21         CAN_F13R1_FB21_Msk                              /*!<Filter bit 21 */
N#define CAN_F13R1_FB22_Pos     (22U)                                           
N#define CAN_F13R1_FB22_Msk     (0x1U << CAN_F13R1_FB22_Pos)                    /*!< 0x00400000 */
N#define CAN_F13R1_FB22         CAN_F13R1_FB22_Msk                              /*!<Filter bit 22 */
N#define CAN_F13R1_FB23_Pos     (23U)                                           
N#define CAN_F13R1_FB23_Msk     (0x1U << CAN_F13R1_FB23_Pos)                    /*!< 0x00800000 */
N#define CAN_F13R1_FB23         CAN_F13R1_FB23_Msk                              /*!<Filter bit 23 */
N#define CAN_F13R1_FB24_Pos     (24U)                                           
N#define CAN_F13R1_FB24_Msk     (0x1U << CAN_F13R1_FB24_Pos)                    /*!< 0x01000000 */
N#define CAN_F13R1_FB24         CAN_F13R1_FB24_Msk                              /*!<Filter bit 24 */
N#define CAN_F13R1_FB25_Pos     (25U)                                           
N#define CAN_F13R1_FB25_Msk     (0x1U << CAN_F13R1_FB25_Pos)                    /*!< 0x02000000 */
N#define CAN_F13R1_FB25         CAN_F13R1_FB25_Msk                              /*!<Filter bit 25 */
N#define CAN_F13R1_FB26_Pos     (26U)                                           
N#define CAN_F13R1_FB26_Msk     (0x1U << CAN_F13R1_FB26_Pos)                    /*!< 0x04000000 */
N#define CAN_F13R1_FB26         CAN_F13R1_FB26_Msk                              /*!<Filter bit 26 */
N#define CAN_F13R1_FB27_Pos     (27U)                                           
N#define CAN_F13R1_FB27_Msk     (0x1U << CAN_F13R1_FB27_Pos)                    /*!< 0x08000000 */
N#define CAN_F13R1_FB27         CAN_F13R1_FB27_Msk                              /*!<Filter bit 27 */
N#define CAN_F13R1_FB28_Pos     (28U)                                           
N#define CAN_F13R1_FB28_Msk     (0x1U << CAN_F13R1_FB28_Pos)                    /*!< 0x10000000 */
N#define CAN_F13R1_FB28         CAN_F13R1_FB28_Msk                              /*!<Filter bit 28 */
N#define CAN_F13R1_FB29_Pos     (29U)                                           
N#define CAN_F13R1_FB29_Msk     (0x1U << CAN_F13R1_FB29_Pos)                    /*!< 0x20000000 */
N#define CAN_F13R1_FB29         CAN_F13R1_FB29_Msk                              /*!<Filter bit 29 */
N#define CAN_F13R1_FB30_Pos     (30U)                                           
N#define CAN_F13R1_FB30_Msk     (0x1U << CAN_F13R1_FB30_Pos)                    /*!< 0x40000000 */
N#define CAN_F13R1_FB30         CAN_F13R1_FB30_Msk                              /*!<Filter bit 30 */
N#define CAN_F13R1_FB31_Pos     (31U)                                           
N#define CAN_F13R1_FB31_Msk     (0x1U << CAN_F13R1_FB31_Pos)                    /*!< 0x80000000 */
N#define CAN_F13R1_FB31         CAN_F13R1_FB31_Msk                              /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F0R2 register  *******************/
N#define CAN_F0R2_FB0_Pos       (0U)                                            
N#define CAN_F0R2_FB0_Msk       (0x1U << CAN_F0R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F0R2_FB0           CAN_F0R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F0R2_FB1_Pos       (1U)                                            
N#define CAN_F0R2_FB1_Msk       (0x1U << CAN_F0R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F0R2_FB1           CAN_F0R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F0R2_FB2_Pos       (2U)                                            
N#define CAN_F0R2_FB2_Msk       (0x1U << CAN_F0R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F0R2_FB2           CAN_F0R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F0R2_FB3_Pos       (3U)                                            
N#define CAN_F0R2_FB3_Msk       (0x1U << CAN_F0R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F0R2_FB3           CAN_F0R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F0R2_FB4_Pos       (4U)                                            
N#define CAN_F0R2_FB4_Msk       (0x1U << CAN_F0R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F0R2_FB4           CAN_F0R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F0R2_FB5_Pos       (5U)                                            
N#define CAN_F0R2_FB5_Msk       (0x1U << CAN_F0R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F0R2_FB5           CAN_F0R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F0R2_FB6_Pos       (6U)                                            
N#define CAN_F0R2_FB6_Msk       (0x1U << CAN_F0R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F0R2_FB6           CAN_F0R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F0R2_FB7_Pos       (7U)                                            
N#define CAN_F0R2_FB7_Msk       (0x1U << CAN_F0R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F0R2_FB7           CAN_F0R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F0R2_FB8_Pos       (8U)                                            
N#define CAN_F0R2_FB8_Msk       (0x1U << CAN_F0R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F0R2_FB8           CAN_F0R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F0R2_FB9_Pos       (9U)                                            
N#define CAN_F0R2_FB9_Msk       (0x1U << CAN_F0R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F0R2_FB9           CAN_F0R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F0R2_FB10_Pos      (10U)                                           
N#define CAN_F0R2_FB10_Msk      (0x1U << CAN_F0R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F0R2_FB10          CAN_F0R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F0R2_FB11_Pos      (11U)                                           
N#define CAN_F0R2_FB11_Msk      (0x1U << CAN_F0R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F0R2_FB11          CAN_F0R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F0R2_FB12_Pos      (12U)                                           
N#define CAN_F0R2_FB12_Msk      (0x1U << CAN_F0R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F0R2_FB12          CAN_F0R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F0R2_FB13_Pos      (13U)                                           
N#define CAN_F0R2_FB13_Msk      (0x1U << CAN_F0R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F0R2_FB13          CAN_F0R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F0R2_FB14_Pos      (14U)                                           
N#define CAN_F0R2_FB14_Msk      (0x1U << CAN_F0R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F0R2_FB14          CAN_F0R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F0R2_FB15_Pos      (15U)                                           
N#define CAN_F0R2_FB15_Msk      (0x1U << CAN_F0R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F0R2_FB15          CAN_F0R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F0R2_FB16_Pos      (16U)                                           
N#define CAN_F0R2_FB16_Msk      (0x1U << CAN_F0R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F0R2_FB16          CAN_F0R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F0R2_FB17_Pos      (17U)                                           
N#define CAN_F0R2_FB17_Msk      (0x1U << CAN_F0R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F0R2_FB17          CAN_F0R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F0R2_FB18_Pos      (18U)                                           
N#define CAN_F0R2_FB18_Msk      (0x1U << CAN_F0R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F0R2_FB18          CAN_F0R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F0R2_FB19_Pos      (19U)                                           
N#define CAN_F0R2_FB19_Msk      (0x1U << CAN_F0R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F0R2_FB19          CAN_F0R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F0R2_FB20_Pos      (20U)                                           
N#define CAN_F0R2_FB20_Msk      (0x1U << CAN_F0R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F0R2_FB20          CAN_F0R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F0R2_FB21_Pos      (21U)                                           
N#define CAN_F0R2_FB21_Msk      (0x1U << CAN_F0R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F0R2_FB21          CAN_F0R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F0R2_FB22_Pos      (22U)                                           
N#define CAN_F0R2_FB22_Msk      (0x1U << CAN_F0R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F0R2_FB22          CAN_F0R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F0R2_FB23_Pos      (23U)                                           
N#define CAN_F0R2_FB23_Msk      (0x1U << CAN_F0R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F0R2_FB23          CAN_F0R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F0R2_FB24_Pos      (24U)                                           
N#define CAN_F0R2_FB24_Msk      (0x1U << CAN_F0R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F0R2_FB24          CAN_F0R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F0R2_FB25_Pos      (25U)                                           
N#define CAN_F0R2_FB25_Msk      (0x1U << CAN_F0R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F0R2_FB25          CAN_F0R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F0R2_FB26_Pos      (26U)                                           
N#define CAN_F0R2_FB26_Msk      (0x1U << CAN_F0R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F0R2_FB26          CAN_F0R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F0R2_FB27_Pos      (27U)                                           
N#define CAN_F0R2_FB27_Msk      (0x1U << CAN_F0R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F0R2_FB27          CAN_F0R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F0R2_FB28_Pos      (28U)                                           
N#define CAN_F0R2_FB28_Msk      (0x1U << CAN_F0R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F0R2_FB28          CAN_F0R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F0R2_FB29_Pos      (29U)                                           
N#define CAN_F0R2_FB29_Msk      (0x1U << CAN_F0R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F0R2_FB29          CAN_F0R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F0R2_FB30_Pos      (30U)                                           
N#define CAN_F0R2_FB30_Msk      (0x1U << CAN_F0R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F0R2_FB30          CAN_F0R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F0R2_FB31_Pos      (31U)                                           
N#define CAN_F0R2_FB31_Msk      (0x1U << CAN_F0R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F0R2_FB31          CAN_F0R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F1R2 register  *******************/
N#define CAN_F1R2_FB0_Pos       (0U)                                            
N#define CAN_F1R2_FB0_Msk       (0x1U << CAN_F1R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F1R2_FB0           CAN_F1R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F1R2_FB1_Pos       (1U)                                            
N#define CAN_F1R2_FB1_Msk       (0x1U << CAN_F1R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F1R2_FB1           CAN_F1R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F1R2_FB2_Pos       (2U)                                            
N#define CAN_F1R2_FB2_Msk       (0x1U << CAN_F1R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F1R2_FB2           CAN_F1R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F1R2_FB3_Pos       (3U)                                            
N#define CAN_F1R2_FB3_Msk       (0x1U << CAN_F1R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F1R2_FB3           CAN_F1R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F1R2_FB4_Pos       (4U)                                            
N#define CAN_F1R2_FB4_Msk       (0x1U << CAN_F1R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F1R2_FB4           CAN_F1R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F1R2_FB5_Pos       (5U)                                            
N#define CAN_F1R2_FB5_Msk       (0x1U << CAN_F1R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F1R2_FB5           CAN_F1R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F1R2_FB6_Pos       (6U)                                            
N#define CAN_F1R2_FB6_Msk       (0x1U << CAN_F1R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F1R2_FB6           CAN_F1R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F1R2_FB7_Pos       (7U)                                            
N#define CAN_F1R2_FB7_Msk       (0x1U << CAN_F1R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F1R2_FB7           CAN_F1R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F1R2_FB8_Pos       (8U)                                            
N#define CAN_F1R2_FB8_Msk       (0x1U << CAN_F1R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F1R2_FB8           CAN_F1R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F1R2_FB9_Pos       (9U)                                            
N#define CAN_F1R2_FB9_Msk       (0x1U << CAN_F1R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F1R2_FB9           CAN_F1R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F1R2_FB10_Pos      (10U)                                           
N#define CAN_F1R2_FB10_Msk      (0x1U << CAN_F1R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F1R2_FB10          CAN_F1R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F1R2_FB11_Pos      (11U)                                           
N#define CAN_F1R2_FB11_Msk      (0x1U << CAN_F1R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F1R2_FB11          CAN_F1R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F1R2_FB12_Pos      (12U)                                           
N#define CAN_F1R2_FB12_Msk      (0x1U << CAN_F1R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F1R2_FB12          CAN_F1R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F1R2_FB13_Pos      (13U)                                           
N#define CAN_F1R2_FB13_Msk      (0x1U << CAN_F1R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F1R2_FB13          CAN_F1R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F1R2_FB14_Pos      (14U)                                           
N#define CAN_F1R2_FB14_Msk      (0x1U << CAN_F1R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F1R2_FB14          CAN_F1R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F1R2_FB15_Pos      (15U)                                           
N#define CAN_F1R2_FB15_Msk      (0x1U << CAN_F1R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F1R2_FB15          CAN_F1R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F1R2_FB16_Pos      (16U)                                           
N#define CAN_F1R2_FB16_Msk      (0x1U << CAN_F1R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F1R2_FB16          CAN_F1R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F1R2_FB17_Pos      (17U)                                           
N#define CAN_F1R2_FB17_Msk      (0x1U << CAN_F1R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F1R2_FB17          CAN_F1R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F1R2_FB18_Pos      (18U)                                           
N#define CAN_F1R2_FB18_Msk      (0x1U << CAN_F1R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F1R2_FB18          CAN_F1R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F1R2_FB19_Pos      (19U)                                           
N#define CAN_F1R2_FB19_Msk      (0x1U << CAN_F1R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F1R2_FB19          CAN_F1R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F1R2_FB20_Pos      (20U)                                           
N#define CAN_F1R2_FB20_Msk      (0x1U << CAN_F1R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F1R2_FB20          CAN_F1R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F1R2_FB21_Pos      (21U)                                           
N#define CAN_F1R2_FB21_Msk      (0x1U << CAN_F1R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F1R2_FB21          CAN_F1R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F1R2_FB22_Pos      (22U)                                           
N#define CAN_F1R2_FB22_Msk      (0x1U << CAN_F1R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F1R2_FB22          CAN_F1R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F1R2_FB23_Pos      (23U)                                           
N#define CAN_F1R2_FB23_Msk      (0x1U << CAN_F1R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F1R2_FB23          CAN_F1R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F1R2_FB24_Pos      (24U)                                           
N#define CAN_F1R2_FB24_Msk      (0x1U << CAN_F1R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F1R2_FB24          CAN_F1R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F1R2_FB25_Pos      (25U)                                           
N#define CAN_F1R2_FB25_Msk      (0x1U << CAN_F1R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F1R2_FB25          CAN_F1R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F1R2_FB26_Pos      (26U)                                           
N#define CAN_F1R2_FB26_Msk      (0x1U << CAN_F1R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F1R2_FB26          CAN_F1R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F1R2_FB27_Pos      (27U)                                           
N#define CAN_F1R2_FB27_Msk      (0x1U << CAN_F1R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F1R2_FB27          CAN_F1R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F1R2_FB28_Pos      (28U)                                           
N#define CAN_F1R2_FB28_Msk      (0x1U << CAN_F1R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F1R2_FB28          CAN_F1R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F1R2_FB29_Pos      (29U)                                           
N#define CAN_F1R2_FB29_Msk      (0x1U << CAN_F1R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F1R2_FB29          CAN_F1R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F1R2_FB30_Pos      (30U)                                           
N#define CAN_F1R2_FB30_Msk      (0x1U << CAN_F1R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F1R2_FB30          CAN_F1R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F1R2_FB31_Pos      (31U)                                           
N#define CAN_F1R2_FB31_Msk      (0x1U << CAN_F1R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F1R2_FB31          CAN_F1R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F2R2 register  *******************/
N#define CAN_F2R2_FB0_Pos       (0U)                                            
N#define CAN_F2R2_FB0_Msk       (0x1U << CAN_F2R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F2R2_FB0           CAN_F2R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F2R2_FB1_Pos       (1U)                                            
N#define CAN_F2R2_FB1_Msk       (0x1U << CAN_F2R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F2R2_FB1           CAN_F2R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F2R2_FB2_Pos       (2U)                                            
N#define CAN_F2R2_FB2_Msk       (0x1U << CAN_F2R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F2R2_FB2           CAN_F2R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F2R2_FB3_Pos       (3U)                                            
N#define CAN_F2R2_FB3_Msk       (0x1U << CAN_F2R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F2R2_FB3           CAN_F2R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F2R2_FB4_Pos       (4U)                                            
N#define CAN_F2R2_FB4_Msk       (0x1U << CAN_F2R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F2R2_FB4           CAN_F2R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F2R2_FB5_Pos       (5U)                                            
N#define CAN_F2R2_FB5_Msk       (0x1U << CAN_F2R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F2R2_FB5           CAN_F2R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F2R2_FB6_Pos       (6U)                                            
N#define CAN_F2R2_FB6_Msk       (0x1U << CAN_F2R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F2R2_FB6           CAN_F2R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F2R2_FB7_Pos       (7U)                                            
N#define CAN_F2R2_FB7_Msk       (0x1U << CAN_F2R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F2R2_FB7           CAN_F2R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F2R2_FB8_Pos       (8U)                                            
N#define CAN_F2R2_FB8_Msk       (0x1U << CAN_F2R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F2R2_FB8           CAN_F2R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F2R2_FB9_Pos       (9U)                                            
N#define CAN_F2R2_FB9_Msk       (0x1U << CAN_F2R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F2R2_FB9           CAN_F2R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F2R2_FB10_Pos      (10U)                                           
N#define CAN_F2R2_FB10_Msk      (0x1U << CAN_F2R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F2R2_FB10          CAN_F2R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F2R2_FB11_Pos      (11U)                                           
N#define CAN_F2R2_FB11_Msk      (0x1U << CAN_F2R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F2R2_FB11          CAN_F2R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F2R2_FB12_Pos      (12U)                                           
N#define CAN_F2R2_FB12_Msk      (0x1U << CAN_F2R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F2R2_FB12          CAN_F2R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F2R2_FB13_Pos      (13U)                                           
N#define CAN_F2R2_FB13_Msk      (0x1U << CAN_F2R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F2R2_FB13          CAN_F2R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F2R2_FB14_Pos      (14U)                                           
N#define CAN_F2R2_FB14_Msk      (0x1U << CAN_F2R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F2R2_FB14          CAN_F2R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F2R2_FB15_Pos      (15U)                                           
N#define CAN_F2R2_FB15_Msk      (0x1U << CAN_F2R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F2R2_FB15          CAN_F2R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F2R2_FB16_Pos      (16U)                                           
N#define CAN_F2R2_FB16_Msk      (0x1U << CAN_F2R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F2R2_FB16          CAN_F2R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F2R2_FB17_Pos      (17U)                                           
N#define CAN_F2R2_FB17_Msk      (0x1U << CAN_F2R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F2R2_FB17          CAN_F2R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F2R2_FB18_Pos      (18U)                                           
N#define CAN_F2R2_FB18_Msk      (0x1U << CAN_F2R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F2R2_FB18          CAN_F2R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F2R2_FB19_Pos      (19U)                                           
N#define CAN_F2R2_FB19_Msk      (0x1U << CAN_F2R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F2R2_FB19          CAN_F2R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F2R2_FB20_Pos      (20U)                                           
N#define CAN_F2R2_FB20_Msk      (0x1U << CAN_F2R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F2R2_FB20          CAN_F2R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F2R2_FB21_Pos      (21U)                                           
N#define CAN_F2R2_FB21_Msk      (0x1U << CAN_F2R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F2R2_FB21          CAN_F2R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F2R2_FB22_Pos      (22U)                                           
N#define CAN_F2R2_FB22_Msk      (0x1U << CAN_F2R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F2R2_FB22          CAN_F2R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F2R2_FB23_Pos      (23U)                                           
N#define CAN_F2R2_FB23_Msk      (0x1U << CAN_F2R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F2R2_FB23          CAN_F2R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F2R2_FB24_Pos      (24U)                                           
N#define CAN_F2R2_FB24_Msk      (0x1U << CAN_F2R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F2R2_FB24          CAN_F2R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F2R2_FB25_Pos      (25U)                                           
N#define CAN_F2R2_FB25_Msk      (0x1U << CAN_F2R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F2R2_FB25          CAN_F2R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F2R2_FB26_Pos      (26U)                                           
N#define CAN_F2R2_FB26_Msk      (0x1U << CAN_F2R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F2R2_FB26          CAN_F2R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F2R2_FB27_Pos      (27U)                                           
N#define CAN_F2R2_FB27_Msk      (0x1U << CAN_F2R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F2R2_FB27          CAN_F2R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F2R2_FB28_Pos      (28U)                                           
N#define CAN_F2R2_FB28_Msk      (0x1U << CAN_F2R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F2R2_FB28          CAN_F2R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F2R2_FB29_Pos      (29U)                                           
N#define CAN_F2R2_FB29_Msk      (0x1U << CAN_F2R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F2R2_FB29          CAN_F2R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F2R2_FB30_Pos      (30U)                                           
N#define CAN_F2R2_FB30_Msk      (0x1U << CAN_F2R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F2R2_FB30          CAN_F2R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F2R2_FB31_Pos      (31U)                                           
N#define CAN_F2R2_FB31_Msk      (0x1U << CAN_F2R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F2R2_FB31          CAN_F2R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F3R2 register  *******************/
N#define CAN_F3R2_FB0_Pos       (0U)                                            
N#define CAN_F3R2_FB0_Msk       (0x1U << CAN_F3R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F3R2_FB0           CAN_F3R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F3R2_FB1_Pos       (1U)                                            
N#define CAN_F3R2_FB1_Msk       (0x1U << CAN_F3R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F3R2_FB1           CAN_F3R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F3R2_FB2_Pos       (2U)                                            
N#define CAN_F3R2_FB2_Msk       (0x1U << CAN_F3R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F3R2_FB2           CAN_F3R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F3R2_FB3_Pos       (3U)                                            
N#define CAN_F3R2_FB3_Msk       (0x1U << CAN_F3R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F3R2_FB3           CAN_F3R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F3R2_FB4_Pos       (4U)                                            
N#define CAN_F3R2_FB4_Msk       (0x1U << CAN_F3R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F3R2_FB4           CAN_F3R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F3R2_FB5_Pos       (5U)                                            
N#define CAN_F3R2_FB5_Msk       (0x1U << CAN_F3R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F3R2_FB5           CAN_F3R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F3R2_FB6_Pos       (6U)                                            
N#define CAN_F3R2_FB6_Msk       (0x1U << CAN_F3R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F3R2_FB6           CAN_F3R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F3R2_FB7_Pos       (7U)                                            
N#define CAN_F3R2_FB7_Msk       (0x1U << CAN_F3R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F3R2_FB7           CAN_F3R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F3R2_FB8_Pos       (8U)                                            
N#define CAN_F3R2_FB8_Msk       (0x1U << CAN_F3R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F3R2_FB8           CAN_F3R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F3R2_FB9_Pos       (9U)                                            
N#define CAN_F3R2_FB9_Msk       (0x1U << CAN_F3R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F3R2_FB9           CAN_F3R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F3R2_FB10_Pos      (10U)                                           
N#define CAN_F3R2_FB10_Msk      (0x1U << CAN_F3R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F3R2_FB10          CAN_F3R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F3R2_FB11_Pos      (11U)                                           
N#define CAN_F3R2_FB11_Msk      (0x1U << CAN_F3R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F3R2_FB11          CAN_F3R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F3R2_FB12_Pos      (12U)                                           
N#define CAN_F3R2_FB12_Msk      (0x1U << CAN_F3R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F3R2_FB12          CAN_F3R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F3R2_FB13_Pos      (13U)                                           
N#define CAN_F3R2_FB13_Msk      (0x1U << CAN_F3R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F3R2_FB13          CAN_F3R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F3R2_FB14_Pos      (14U)                                           
N#define CAN_F3R2_FB14_Msk      (0x1U << CAN_F3R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F3R2_FB14          CAN_F3R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F3R2_FB15_Pos      (15U)                                           
N#define CAN_F3R2_FB15_Msk      (0x1U << CAN_F3R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F3R2_FB15          CAN_F3R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F3R2_FB16_Pos      (16U)                                           
N#define CAN_F3R2_FB16_Msk      (0x1U << CAN_F3R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F3R2_FB16          CAN_F3R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F3R2_FB17_Pos      (17U)                                           
N#define CAN_F3R2_FB17_Msk      (0x1U << CAN_F3R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F3R2_FB17          CAN_F3R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F3R2_FB18_Pos      (18U)                                           
N#define CAN_F3R2_FB18_Msk      (0x1U << CAN_F3R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F3R2_FB18          CAN_F3R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F3R2_FB19_Pos      (19U)                                           
N#define CAN_F3R2_FB19_Msk      (0x1U << CAN_F3R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F3R2_FB19          CAN_F3R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F3R2_FB20_Pos      (20U)                                           
N#define CAN_F3R2_FB20_Msk      (0x1U << CAN_F3R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F3R2_FB20          CAN_F3R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F3R2_FB21_Pos      (21U)                                           
N#define CAN_F3R2_FB21_Msk      (0x1U << CAN_F3R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F3R2_FB21          CAN_F3R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F3R2_FB22_Pos      (22U)                                           
N#define CAN_F3R2_FB22_Msk      (0x1U << CAN_F3R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F3R2_FB22          CAN_F3R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F3R2_FB23_Pos      (23U)                                           
N#define CAN_F3R2_FB23_Msk      (0x1U << CAN_F3R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F3R2_FB23          CAN_F3R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F3R2_FB24_Pos      (24U)                                           
N#define CAN_F3R2_FB24_Msk      (0x1U << CAN_F3R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F3R2_FB24          CAN_F3R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F3R2_FB25_Pos      (25U)                                           
N#define CAN_F3R2_FB25_Msk      (0x1U << CAN_F3R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F3R2_FB25          CAN_F3R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F3R2_FB26_Pos      (26U)                                           
N#define CAN_F3R2_FB26_Msk      (0x1U << CAN_F3R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F3R2_FB26          CAN_F3R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F3R2_FB27_Pos      (27U)                                           
N#define CAN_F3R2_FB27_Msk      (0x1U << CAN_F3R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F3R2_FB27          CAN_F3R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F3R2_FB28_Pos      (28U)                                           
N#define CAN_F3R2_FB28_Msk      (0x1U << CAN_F3R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F3R2_FB28          CAN_F3R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F3R2_FB29_Pos      (29U)                                           
N#define CAN_F3R2_FB29_Msk      (0x1U << CAN_F3R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F3R2_FB29          CAN_F3R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F3R2_FB30_Pos      (30U)                                           
N#define CAN_F3R2_FB30_Msk      (0x1U << CAN_F3R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F3R2_FB30          CAN_F3R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F3R2_FB31_Pos      (31U)                                           
N#define CAN_F3R2_FB31_Msk      (0x1U << CAN_F3R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F3R2_FB31          CAN_F3R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F4R2 register  *******************/
N#define CAN_F4R2_FB0_Pos       (0U)                                            
N#define CAN_F4R2_FB0_Msk       (0x1U << CAN_F4R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F4R2_FB0           CAN_F4R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F4R2_FB1_Pos       (1U)                                            
N#define CAN_F4R2_FB1_Msk       (0x1U << CAN_F4R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F4R2_FB1           CAN_F4R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F4R2_FB2_Pos       (2U)                                            
N#define CAN_F4R2_FB2_Msk       (0x1U << CAN_F4R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F4R2_FB2           CAN_F4R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F4R2_FB3_Pos       (3U)                                            
N#define CAN_F4R2_FB3_Msk       (0x1U << CAN_F4R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F4R2_FB3           CAN_F4R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F4R2_FB4_Pos       (4U)                                            
N#define CAN_F4R2_FB4_Msk       (0x1U << CAN_F4R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F4R2_FB4           CAN_F4R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F4R2_FB5_Pos       (5U)                                            
N#define CAN_F4R2_FB5_Msk       (0x1U << CAN_F4R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F4R2_FB5           CAN_F4R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F4R2_FB6_Pos       (6U)                                            
N#define CAN_F4R2_FB6_Msk       (0x1U << CAN_F4R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F4R2_FB6           CAN_F4R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F4R2_FB7_Pos       (7U)                                            
N#define CAN_F4R2_FB7_Msk       (0x1U << CAN_F4R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F4R2_FB7           CAN_F4R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F4R2_FB8_Pos       (8U)                                            
N#define CAN_F4R2_FB8_Msk       (0x1U << CAN_F4R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F4R2_FB8           CAN_F4R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F4R2_FB9_Pos       (9U)                                            
N#define CAN_F4R2_FB9_Msk       (0x1U << CAN_F4R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F4R2_FB9           CAN_F4R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F4R2_FB10_Pos      (10U)                                           
N#define CAN_F4R2_FB10_Msk      (0x1U << CAN_F4R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F4R2_FB10          CAN_F4R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F4R2_FB11_Pos      (11U)                                           
N#define CAN_F4R2_FB11_Msk      (0x1U << CAN_F4R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F4R2_FB11          CAN_F4R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F4R2_FB12_Pos      (12U)                                           
N#define CAN_F4R2_FB12_Msk      (0x1U << CAN_F4R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F4R2_FB12          CAN_F4R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F4R2_FB13_Pos      (13U)                                           
N#define CAN_F4R2_FB13_Msk      (0x1U << CAN_F4R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F4R2_FB13          CAN_F4R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F4R2_FB14_Pos      (14U)                                           
N#define CAN_F4R2_FB14_Msk      (0x1U << CAN_F4R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F4R2_FB14          CAN_F4R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F4R2_FB15_Pos      (15U)                                           
N#define CAN_F4R2_FB15_Msk      (0x1U << CAN_F4R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F4R2_FB15          CAN_F4R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F4R2_FB16_Pos      (16U)                                           
N#define CAN_F4R2_FB16_Msk      (0x1U << CAN_F4R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F4R2_FB16          CAN_F4R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F4R2_FB17_Pos      (17U)                                           
N#define CAN_F4R2_FB17_Msk      (0x1U << CAN_F4R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F4R2_FB17          CAN_F4R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F4R2_FB18_Pos      (18U)                                           
N#define CAN_F4R2_FB18_Msk      (0x1U << CAN_F4R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F4R2_FB18          CAN_F4R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F4R2_FB19_Pos      (19U)                                           
N#define CAN_F4R2_FB19_Msk      (0x1U << CAN_F4R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F4R2_FB19          CAN_F4R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F4R2_FB20_Pos      (20U)                                           
N#define CAN_F4R2_FB20_Msk      (0x1U << CAN_F4R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F4R2_FB20          CAN_F4R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F4R2_FB21_Pos      (21U)                                           
N#define CAN_F4R2_FB21_Msk      (0x1U << CAN_F4R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F4R2_FB21          CAN_F4R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F4R2_FB22_Pos      (22U)                                           
N#define CAN_F4R2_FB22_Msk      (0x1U << CAN_F4R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F4R2_FB22          CAN_F4R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F4R2_FB23_Pos      (23U)                                           
N#define CAN_F4R2_FB23_Msk      (0x1U << CAN_F4R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F4R2_FB23          CAN_F4R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F4R2_FB24_Pos      (24U)                                           
N#define CAN_F4R2_FB24_Msk      (0x1U << CAN_F4R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F4R2_FB24          CAN_F4R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F4R2_FB25_Pos      (25U)                                           
N#define CAN_F4R2_FB25_Msk      (0x1U << CAN_F4R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F4R2_FB25          CAN_F4R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F4R2_FB26_Pos      (26U)                                           
N#define CAN_F4R2_FB26_Msk      (0x1U << CAN_F4R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F4R2_FB26          CAN_F4R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F4R2_FB27_Pos      (27U)                                           
N#define CAN_F4R2_FB27_Msk      (0x1U << CAN_F4R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F4R2_FB27          CAN_F4R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F4R2_FB28_Pos      (28U)                                           
N#define CAN_F4R2_FB28_Msk      (0x1U << CAN_F4R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F4R2_FB28          CAN_F4R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F4R2_FB29_Pos      (29U)                                           
N#define CAN_F4R2_FB29_Msk      (0x1U << CAN_F4R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F4R2_FB29          CAN_F4R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F4R2_FB30_Pos      (30U)                                           
N#define CAN_F4R2_FB30_Msk      (0x1U << CAN_F4R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F4R2_FB30          CAN_F4R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F4R2_FB31_Pos      (31U)                                           
N#define CAN_F4R2_FB31_Msk      (0x1U << CAN_F4R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F4R2_FB31          CAN_F4R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F5R2 register  *******************/
N#define CAN_F5R2_FB0_Pos       (0U)                                            
N#define CAN_F5R2_FB0_Msk       (0x1U << CAN_F5R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F5R2_FB0           CAN_F5R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F5R2_FB1_Pos       (1U)                                            
N#define CAN_F5R2_FB1_Msk       (0x1U << CAN_F5R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F5R2_FB1           CAN_F5R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F5R2_FB2_Pos       (2U)                                            
N#define CAN_F5R2_FB2_Msk       (0x1U << CAN_F5R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F5R2_FB2           CAN_F5R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F5R2_FB3_Pos       (3U)                                            
N#define CAN_F5R2_FB3_Msk       (0x1U << CAN_F5R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F5R2_FB3           CAN_F5R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F5R2_FB4_Pos       (4U)                                            
N#define CAN_F5R2_FB4_Msk       (0x1U << CAN_F5R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F5R2_FB4           CAN_F5R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F5R2_FB5_Pos       (5U)                                            
N#define CAN_F5R2_FB5_Msk       (0x1U << CAN_F5R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F5R2_FB5           CAN_F5R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F5R2_FB6_Pos       (6U)                                            
N#define CAN_F5R2_FB6_Msk       (0x1U << CAN_F5R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F5R2_FB6           CAN_F5R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F5R2_FB7_Pos       (7U)                                            
N#define CAN_F5R2_FB7_Msk       (0x1U << CAN_F5R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F5R2_FB7           CAN_F5R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F5R2_FB8_Pos       (8U)                                            
N#define CAN_F5R2_FB8_Msk       (0x1U << CAN_F5R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F5R2_FB8           CAN_F5R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F5R2_FB9_Pos       (9U)                                            
N#define CAN_F5R2_FB9_Msk       (0x1U << CAN_F5R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F5R2_FB9           CAN_F5R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F5R2_FB10_Pos      (10U)                                           
N#define CAN_F5R2_FB10_Msk      (0x1U << CAN_F5R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F5R2_FB10          CAN_F5R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F5R2_FB11_Pos      (11U)                                           
N#define CAN_F5R2_FB11_Msk      (0x1U << CAN_F5R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F5R2_FB11          CAN_F5R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F5R2_FB12_Pos      (12U)                                           
N#define CAN_F5R2_FB12_Msk      (0x1U << CAN_F5R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F5R2_FB12          CAN_F5R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F5R2_FB13_Pos      (13U)                                           
N#define CAN_F5R2_FB13_Msk      (0x1U << CAN_F5R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F5R2_FB13          CAN_F5R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F5R2_FB14_Pos      (14U)                                           
N#define CAN_F5R2_FB14_Msk      (0x1U << CAN_F5R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F5R2_FB14          CAN_F5R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F5R2_FB15_Pos      (15U)                                           
N#define CAN_F5R2_FB15_Msk      (0x1U << CAN_F5R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F5R2_FB15          CAN_F5R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F5R2_FB16_Pos      (16U)                                           
N#define CAN_F5R2_FB16_Msk      (0x1U << CAN_F5R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F5R2_FB16          CAN_F5R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F5R2_FB17_Pos      (17U)                                           
N#define CAN_F5R2_FB17_Msk      (0x1U << CAN_F5R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F5R2_FB17          CAN_F5R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F5R2_FB18_Pos      (18U)                                           
N#define CAN_F5R2_FB18_Msk      (0x1U << CAN_F5R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F5R2_FB18          CAN_F5R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F5R2_FB19_Pos      (19U)                                           
N#define CAN_F5R2_FB19_Msk      (0x1U << CAN_F5R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F5R2_FB19          CAN_F5R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F5R2_FB20_Pos      (20U)                                           
N#define CAN_F5R2_FB20_Msk      (0x1U << CAN_F5R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F5R2_FB20          CAN_F5R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F5R2_FB21_Pos      (21U)                                           
N#define CAN_F5R2_FB21_Msk      (0x1U << CAN_F5R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F5R2_FB21          CAN_F5R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F5R2_FB22_Pos      (22U)                                           
N#define CAN_F5R2_FB22_Msk      (0x1U << CAN_F5R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F5R2_FB22          CAN_F5R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F5R2_FB23_Pos      (23U)                                           
N#define CAN_F5R2_FB23_Msk      (0x1U << CAN_F5R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F5R2_FB23          CAN_F5R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F5R2_FB24_Pos      (24U)                                           
N#define CAN_F5R2_FB24_Msk      (0x1U << CAN_F5R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F5R2_FB24          CAN_F5R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F5R2_FB25_Pos      (25U)                                           
N#define CAN_F5R2_FB25_Msk      (0x1U << CAN_F5R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F5R2_FB25          CAN_F5R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F5R2_FB26_Pos      (26U)                                           
N#define CAN_F5R2_FB26_Msk      (0x1U << CAN_F5R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F5R2_FB26          CAN_F5R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F5R2_FB27_Pos      (27U)                                           
N#define CAN_F5R2_FB27_Msk      (0x1U << CAN_F5R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F5R2_FB27          CAN_F5R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F5R2_FB28_Pos      (28U)                                           
N#define CAN_F5R2_FB28_Msk      (0x1U << CAN_F5R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F5R2_FB28          CAN_F5R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F5R2_FB29_Pos      (29U)                                           
N#define CAN_F5R2_FB29_Msk      (0x1U << CAN_F5R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F5R2_FB29          CAN_F5R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F5R2_FB30_Pos      (30U)                                           
N#define CAN_F5R2_FB30_Msk      (0x1U << CAN_F5R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F5R2_FB30          CAN_F5R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F5R2_FB31_Pos      (31U)                                           
N#define CAN_F5R2_FB31_Msk      (0x1U << CAN_F5R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F5R2_FB31          CAN_F5R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F6R2 register  *******************/
N#define CAN_F6R2_FB0_Pos       (0U)                                            
N#define CAN_F6R2_FB0_Msk       (0x1U << CAN_F6R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F6R2_FB0           CAN_F6R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F6R2_FB1_Pos       (1U)                                            
N#define CAN_F6R2_FB1_Msk       (0x1U << CAN_F6R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F6R2_FB1           CAN_F6R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F6R2_FB2_Pos       (2U)                                            
N#define CAN_F6R2_FB2_Msk       (0x1U << CAN_F6R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F6R2_FB2           CAN_F6R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F6R2_FB3_Pos       (3U)                                            
N#define CAN_F6R2_FB3_Msk       (0x1U << CAN_F6R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F6R2_FB3           CAN_F6R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F6R2_FB4_Pos       (4U)                                            
N#define CAN_F6R2_FB4_Msk       (0x1U << CAN_F6R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F6R2_FB4           CAN_F6R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F6R2_FB5_Pos       (5U)                                            
N#define CAN_F6R2_FB5_Msk       (0x1U << CAN_F6R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F6R2_FB5           CAN_F6R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F6R2_FB6_Pos       (6U)                                            
N#define CAN_F6R2_FB6_Msk       (0x1U << CAN_F6R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F6R2_FB6           CAN_F6R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F6R2_FB7_Pos       (7U)                                            
N#define CAN_F6R2_FB7_Msk       (0x1U << CAN_F6R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F6R2_FB7           CAN_F6R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F6R2_FB8_Pos       (8U)                                            
N#define CAN_F6R2_FB8_Msk       (0x1U << CAN_F6R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F6R2_FB8           CAN_F6R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F6R2_FB9_Pos       (9U)                                            
N#define CAN_F6R2_FB9_Msk       (0x1U << CAN_F6R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F6R2_FB9           CAN_F6R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F6R2_FB10_Pos      (10U)                                           
N#define CAN_F6R2_FB10_Msk      (0x1U << CAN_F6R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F6R2_FB10          CAN_F6R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F6R2_FB11_Pos      (11U)                                           
N#define CAN_F6R2_FB11_Msk      (0x1U << CAN_F6R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F6R2_FB11          CAN_F6R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F6R2_FB12_Pos      (12U)                                           
N#define CAN_F6R2_FB12_Msk      (0x1U << CAN_F6R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F6R2_FB12          CAN_F6R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F6R2_FB13_Pos      (13U)                                           
N#define CAN_F6R2_FB13_Msk      (0x1U << CAN_F6R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F6R2_FB13          CAN_F6R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F6R2_FB14_Pos      (14U)                                           
N#define CAN_F6R2_FB14_Msk      (0x1U << CAN_F6R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F6R2_FB14          CAN_F6R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F6R2_FB15_Pos      (15U)                                           
N#define CAN_F6R2_FB15_Msk      (0x1U << CAN_F6R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F6R2_FB15          CAN_F6R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F6R2_FB16_Pos      (16U)                                           
N#define CAN_F6R2_FB16_Msk      (0x1U << CAN_F6R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F6R2_FB16          CAN_F6R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F6R2_FB17_Pos      (17U)                                           
N#define CAN_F6R2_FB17_Msk      (0x1U << CAN_F6R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F6R2_FB17          CAN_F6R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F6R2_FB18_Pos      (18U)                                           
N#define CAN_F6R2_FB18_Msk      (0x1U << CAN_F6R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F6R2_FB18          CAN_F6R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F6R2_FB19_Pos      (19U)                                           
N#define CAN_F6R2_FB19_Msk      (0x1U << CAN_F6R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F6R2_FB19          CAN_F6R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F6R2_FB20_Pos      (20U)                                           
N#define CAN_F6R2_FB20_Msk      (0x1U << CAN_F6R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F6R2_FB20          CAN_F6R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F6R2_FB21_Pos      (21U)                                           
N#define CAN_F6R2_FB21_Msk      (0x1U << CAN_F6R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F6R2_FB21          CAN_F6R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F6R2_FB22_Pos      (22U)                                           
N#define CAN_F6R2_FB22_Msk      (0x1U << CAN_F6R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F6R2_FB22          CAN_F6R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F6R2_FB23_Pos      (23U)                                           
N#define CAN_F6R2_FB23_Msk      (0x1U << CAN_F6R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F6R2_FB23          CAN_F6R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F6R2_FB24_Pos      (24U)                                           
N#define CAN_F6R2_FB24_Msk      (0x1U << CAN_F6R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F6R2_FB24          CAN_F6R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F6R2_FB25_Pos      (25U)                                           
N#define CAN_F6R2_FB25_Msk      (0x1U << CAN_F6R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F6R2_FB25          CAN_F6R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F6R2_FB26_Pos      (26U)                                           
N#define CAN_F6R2_FB26_Msk      (0x1U << CAN_F6R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F6R2_FB26          CAN_F6R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F6R2_FB27_Pos      (27U)                                           
N#define CAN_F6R2_FB27_Msk      (0x1U << CAN_F6R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F6R2_FB27          CAN_F6R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F6R2_FB28_Pos      (28U)                                           
N#define CAN_F6R2_FB28_Msk      (0x1U << CAN_F6R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F6R2_FB28          CAN_F6R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F6R2_FB29_Pos      (29U)                                           
N#define CAN_F6R2_FB29_Msk      (0x1U << CAN_F6R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F6R2_FB29          CAN_F6R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F6R2_FB30_Pos      (30U)                                           
N#define CAN_F6R2_FB30_Msk      (0x1U << CAN_F6R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F6R2_FB30          CAN_F6R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F6R2_FB31_Pos      (31U)                                           
N#define CAN_F6R2_FB31_Msk      (0x1U << CAN_F6R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F6R2_FB31          CAN_F6R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F7R2 register  *******************/
N#define CAN_F7R2_FB0_Pos       (0U)                                            
N#define CAN_F7R2_FB0_Msk       (0x1U << CAN_F7R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F7R2_FB0           CAN_F7R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F7R2_FB1_Pos       (1U)                                            
N#define CAN_F7R2_FB1_Msk       (0x1U << CAN_F7R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F7R2_FB1           CAN_F7R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F7R2_FB2_Pos       (2U)                                            
N#define CAN_F7R2_FB2_Msk       (0x1U << CAN_F7R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F7R2_FB2           CAN_F7R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F7R2_FB3_Pos       (3U)                                            
N#define CAN_F7R2_FB3_Msk       (0x1U << CAN_F7R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F7R2_FB3           CAN_F7R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F7R2_FB4_Pos       (4U)                                            
N#define CAN_F7R2_FB4_Msk       (0x1U << CAN_F7R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F7R2_FB4           CAN_F7R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F7R2_FB5_Pos       (5U)                                            
N#define CAN_F7R2_FB5_Msk       (0x1U << CAN_F7R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F7R2_FB5           CAN_F7R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F7R2_FB6_Pos       (6U)                                            
N#define CAN_F7R2_FB6_Msk       (0x1U << CAN_F7R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F7R2_FB6           CAN_F7R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F7R2_FB7_Pos       (7U)                                            
N#define CAN_F7R2_FB7_Msk       (0x1U << CAN_F7R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F7R2_FB7           CAN_F7R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F7R2_FB8_Pos       (8U)                                            
N#define CAN_F7R2_FB8_Msk       (0x1U << CAN_F7R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F7R2_FB8           CAN_F7R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F7R2_FB9_Pos       (9U)                                            
N#define CAN_F7R2_FB9_Msk       (0x1U << CAN_F7R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F7R2_FB9           CAN_F7R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F7R2_FB10_Pos      (10U)                                           
N#define CAN_F7R2_FB10_Msk      (0x1U << CAN_F7R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F7R2_FB10          CAN_F7R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F7R2_FB11_Pos      (11U)                                           
N#define CAN_F7R2_FB11_Msk      (0x1U << CAN_F7R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F7R2_FB11          CAN_F7R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F7R2_FB12_Pos      (12U)                                           
N#define CAN_F7R2_FB12_Msk      (0x1U << CAN_F7R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F7R2_FB12          CAN_F7R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F7R2_FB13_Pos      (13U)                                           
N#define CAN_F7R2_FB13_Msk      (0x1U << CAN_F7R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F7R2_FB13          CAN_F7R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F7R2_FB14_Pos      (14U)                                           
N#define CAN_F7R2_FB14_Msk      (0x1U << CAN_F7R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F7R2_FB14          CAN_F7R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F7R2_FB15_Pos      (15U)                                           
N#define CAN_F7R2_FB15_Msk      (0x1U << CAN_F7R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F7R2_FB15          CAN_F7R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F7R2_FB16_Pos      (16U)                                           
N#define CAN_F7R2_FB16_Msk      (0x1U << CAN_F7R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F7R2_FB16          CAN_F7R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F7R2_FB17_Pos      (17U)                                           
N#define CAN_F7R2_FB17_Msk      (0x1U << CAN_F7R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F7R2_FB17          CAN_F7R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F7R2_FB18_Pos      (18U)                                           
N#define CAN_F7R2_FB18_Msk      (0x1U << CAN_F7R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F7R2_FB18          CAN_F7R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F7R2_FB19_Pos      (19U)                                           
N#define CAN_F7R2_FB19_Msk      (0x1U << CAN_F7R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F7R2_FB19          CAN_F7R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F7R2_FB20_Pos      (20U)                                           
N#define CAN_F7R2_FB20_Msk      (0x1U << CAN_F7R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F7R2_FB20          CAN_F7R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F7R2_FB21_Pos      (21U)                                           
N#define CAN_F7R2_FB21_Msk      (0x1U << CAN_F7R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F7R2_FB21          CAN_F7R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F7R2_FB22_Pos      (22U)                                           
N#define CAN_F7R2_FB22_Msk      (0x1U << CAN_F7R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F7R2_FB22          CAN_F7R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F7R2_FB23_Pos      (23U)                                           
N#define CAN_F7R2_FB23_Msk      (0x1U << CAN_F7R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F7R2_FB23          CAN_F7R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F7R2_FB24_Pos      (24U)                                           
N#define CAN_F7R2_FB24_Msk      (0x1U << CAN_F7R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F7R2_FB24          CAN_F7R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F7R2_FB25_Pos      (25U)                                           
N#define CAN_F7R2_FB25_Msk      (0x1U << CAN_F7R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F7R2_FB25          CAN_F7R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F7R2_FB26_Pos      (26U)                                           
N#define CAN_F7R2_FB26_Msk      (0x1U << CAN_F7R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F7R2_FB26          CAN_F7R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F7R2_FB27_Pos      (27U)                                           
N#define CAN_F7R2_FB27_Msk      (0x1U << CAN_F7R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F7R2_FB27          CAN_F7R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F7R2_FB28_Pos      (28U)                                           
N#define CAN_F7R2_FB28_Msk      (0x1U << CAN_F7R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F7R2_FB28          CAN_F7R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F7R2_FB29_Pos      (29U)                                           
N#define CAN_F7R2_FB29_Msk      (0x1U << CAN_F7R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F7R2_FB29          CAN_F7R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F7R2_FB30_Pos      (30U)                                           
N#define CAN_F7R2_FB30_Msk      (0x1U << CAN_F7R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F7R2_FB30          CAN_F7R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F7R2_FB31_Pos      (31U)                                           
N#define CAN_F7R2_FB31_Msk      (0x1U << CAN_F7R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F7R2_FB31          CAN_F7R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F8R2 register  *******************/
N#define CAN_F8R2_FB0_Pos       (0U)                                            
N#define CAN_F8R2_FB0_Msk       (0x1U << CAN_F8R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F8R2_FB0           CAN_F8R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F8R2_FB1_Pos       (1U)                                            
N#define CAN_F8R2_FB1_Msk       (0x1U << CAN_F8R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F8R2_FB1           CAN_F8R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F8R2_FB2_Pos       (2U)                                            
N#define CAN_F8R2_FB2_Msk       (0x1U << CAN_F8R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F8R2_FB2           CAN_F8R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F8R2_FB3_Pos       (3U)                                            
N#define CAN_F8R2_FB3_Msk       (0x1U << CAN_F8R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F8R2_FB3           CAN_F8R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F8R2_FB4_Pos       (4U)                                            
N#define CAN_F8R2_FB4_Msk       (0x1U << CAN_F8R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F8R2_FB4           CAN_F8R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F8R2_FB5_Pos       (5U)                                            
N#define CAN_F8R2_FB5_Msk       (0x1U << CAN_F8R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F8R2_FB5           CAN_F8R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F8R2_FB6_Pos       (6U)                                            
N#define CAN_F8R2_FB6_Msk       (0x1U << CAN_F8R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F8R2_FB6           CAN_F8R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F8R2_FB7_Pos       (7U)                                            
N#define CAN_F8R2_FB7_Msk       (0x1U << CAN_F8R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F8R2_FB7           CAN_F8R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F8R2_FB8_Pos       (8U)                                            
N#define CAN_F8R2_FB8_Msk       (0x1U << CAN_F8R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F8R2_FB8           CAN_F8R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F8R2_FB9_Pos       (9U)                                            
N#define CAN_F8R2_FB9_Msk       (0x1U << CAN_F8R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F8R2_FB9           CAN_F8R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F8R2_FB10_Pos      (10U)                                           
N#define CAN_F8R2_FB10_Msk      (0x1U << CAN_F8R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F8R2_FB10          CAN_F8R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F8R2_FB11_Pos      (11U)                                           
N#define CAN_F8R2_FB11_Msk      (0x1U << CAN_F8R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F8R2_FB11          CAN_F8R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F8R2_FB12_Pos      (12U)                                           
N#define CAN_F8R2_FB12_Msk      (0x1U << CAN_F8R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F8R2_FB12          CAN_F8R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F8R2_FB13_Pos      (13U)                                           
N#define CAN_F8R2_FB13_Msk      (0x1U << CAN_F8R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F8R2_FB13          CAN_F8R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F8R2_FB14_Pos      (14U)                                           
N#define CAN_F8R2_FB14_Msk      (0x1U << CAN_F8R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F8R2_FB14          CAN_F8R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F8R2_FB15_Pos      (15U)                                           
N#define CAN_F8R2_FB15_Msk      (0x1U << CAN_F8R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F8R2_FB15          CAN_F8R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F8R2_FB16_Pos      (16U)                                           
N#define CAN_F8R2_FB16_Msk      (0x1U << CAN_F8R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F8R2_FB16          CAN_F8R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F8R2_FB17_Pos      (17U)                                           
N#define CAN_F8R2_FB17_Msk      (0x1U << CAN_F8R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F8R2_FB17          CAN_F8R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F8R2_FB18_Pos      (18U)                                           
N#define CAN_F8R2_FB18_Msk      (0x1U << CAN_F8R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F8R2_FB18          CAN_F8R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F8R2_FB19_Pos      (19U)                                           
N#define CAN_F8R2_FB19_Msk      (0x1U << CAN_F8R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F8R2_FB19          CAN_F8R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F8R2_FB20_Pos      (20U)                                           
N#define CAN_F8R2_FB20_Msk      (0x1U << CAN_F8R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F8R2_FB20          CAN_F8R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F8R2_FB21_Pos      (21U)                                           
N#define CAN_F8R2_FB21_Msk      (0x1U << CAN_F8R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F8R2_FB21          CAN_F8R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F8R2_FB22_Pos      (22U)                                           
N#define CAN_F8R2_FB22_Msk      (0x1U << CAN_F8R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F8R2_FB22          CAN_F8R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F8R2_FB23_Pos      (23U)                                           
N#define CAN_F8R2_FB23_Msk      (0x1U << CAN_F8R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F8R2_FB23          CAN_F8R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F8R2_FB24_Pos      (24U)                                           
N#define CAN_F8R2_FB24_Msk      (0x1U << CAN_F8R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F8R2_FB24          CAN_F8R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F8R2_FB25_Pos      (25U)                                           
N#define CAN_F8R2_FB25_Msk      (0x1U << CAN_F8R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F8R2_FB25          CAN_F8R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F8R2_FB26_Pos      (26U)                                           
N#define CAN_F8R2_FB26_Msk      (0x1U << CAN_F8R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F8R2_FB26          CAN_F8R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F8R2_FB27_Pos      (27U)                                           
N#define CAN_F8R2_FB27_Msk      (0x1U << CAN_F8R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F8R2_FB27          CAN_F8R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F8R2_FB28_Pos      (28U)                                           
N#define CAN_F8R2_FB28_Msk      (0x1U << CAN_F8R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F8R2_FB28          CAN_F8R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F8R2_FB29_Pos      (29U)                                           
N#define CAN_F8R2_FB29_Msk      (0x1U << CAN_F8R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F8R2_FB29          CAN_F8R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F8R2_FB30_Pos      (30U)                                           
N#define CAN_F8R2_FB30_Msk      (0x1U << CAN_F8R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F8R2_FB30          CAN_F8R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F8R2_FB31_Pos      (31U)                                           
N#define CAN_F8R2_FB31_Msk      (0x1U << CAN_F8R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F8R2_FB31          CAN_F8R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F9R2 register  *******************/
N#define CAN_F9R2_FB0_Pos       (0U)                                            
N#define CAN_F9R2_FB0_Msk       (0x1U << CAN_F9R2_FB0_Pos)                      /*!< 0x00000001 */
N#define CAN_F9R2_FB0           CAN_F9R2_FB0_Msk                                /*!<Filter bit 0 */
N#define CAN_F9R2_FB1_Pos       (1U)                                            
N#define CAN_F9R2_FB1_Msk       (0x1U << CAN_F9R2_FB1_Pos)                      /*!< 0x00000002 */
N#define CAN_F9R2_FB1           CAN_F9R2_FB1_Msk                                /*!<Filter bit 1 */
N#define CAN_F9R2_FB2_Pos       (2U)                                            
N#define CAN_F9R2_FB2_Msk       (0x1U << CAN_F9R2_FB2_Pos)                      /*!< 0x00000004 */
N#define CAN_F9R2_FB2           CAN_F9R2_FB2_Msk                                /*!<Filter bit 2 */
N#define CAN_F9R2_FB3_Pos       (3U)                                            
N#define CAN_F9R2_FB3_Msk       (0x1U << CAN_F9R2_FB3_Pos)                      /*!< 0x00000008 */
N#define CAN_F9R2_FB3           CAN_F9R2_FB3_Msk                                /*!<Filter bit 3 */
N#define CAN_F9R2_FB4_Pos       (4U)                                            
N#define CAN_F9R2_FB4_Msk       (0x1U << CAN_F9R2_FB4_Pos)                      /*!< 0x00000010 */
N#define CAN_F9R2_FB4           CAN_F9R2_FB4_Msk                                /*!<Filter bit 4 */
N#define CAN_F9R2_FB5_Pos       (5U)                                            
N#define CAN_F9R2_FB5_Msk       (0x1U << CAN_F9R2_FB5_Pos)                      /*!< 0x00000020 */
N#define CAN_F9R2_FB5           CAN_F9R2_FB5_Msk                                /*!<Filter bit 5 */
N#define CAN_F9R2_FB6_Pos       (6U)                                            
N#define CAN_F9R2_FB6_Msk       (0x1U << CAN_F9R2_FB6_Pos)                      /*!< 0x00000040 */
N#define CAN_F9R2_FB6           CAN_F9R2_FB6_Msk                                /*!<Filter bit 6 */
N#define CAN_F9R2_FB7_Pos       (7U)                                            
N#define CAN_F9R2_FB7_Msk       (0x1U << CAN_F9R2_FB7_Pos)                      /*!< 0x00000080 */
N#define CAN_F9R2_FB7           CAN_F9R2_FB7_Msk                                /*!<Filter bit 7 */
N#define CAN_F9R2_FB8_Pos       (8U)                                            
N#define CAN_F9R2_FB8_Msk       (0x1U << CAN_F9R2_FB8_Pos)                      /*!< 0x00000100 */
N#define CAN_F9R2_FB8           CAN_F9R2_FB8_Msk                                /*!<Filter bit 8 */
N#define CAN_F9R2_FB9_Pos       (9U)                                            
N#define CAN_F9R2_FB9_Msk       (0x1U << CAN_F9R2_FB9_Pos)                      /*!< 0x00000200 */
N#define CAN_F9R2_FB9           CAN_F9R2_FB9_Msk                                /*!<Filter bit 9 */
N#define CAN_F9R2_FB10_Pos      (10U)                                           
N#define CAN_F9R2_FB10_Msk      (0x1U << CAN_F9R2_FB10_Pos)                     /*!< 0x00000400 */
N#define CAN_F9R2_FB10          CAN_F9R2_FB10_Msk                               /*!<Filter bit 10 */
N#define CAN_F9R2_FB11_Pos      (11U)                                           
N#define CAN_F9R2_FB11_Msk      (0x1U << CAN_F9R2_FB11_Pos)                     /*!< 0x00000800 */
N#define CAN_F9R2_FB11          CAN_F9R2_FB11_Msk                               /*!<Filter bit 11 */
N#define CAN_F9R2_FB12_Pos      (12U)                                           
N#define CAN_F9R2_FB12_Msk      (0x1U << CAN_F9R2_FB12_Pos)                     /*!< 0x00001000 */
N#define CAN_F9R2_FB12          CAN_F9R2_FB12_Msk                               /*!<Filter bit 12 */
N#define CAN_F9R2_FB13_Pos      (13U)                                           
N#define CAN_F9R2_FB13_Msk      (0x1U << CAN_F9R2_FB13_Pos)                     /*!< 0x00002000 */
N#define CAN_F9R2_FB13          CAN_F9R2_FB13_Msk                               /*!<Filter bit 13 */
N#define CAN_F9R2_FB14_Pos      (14U)                                           
N#define CAN_F9R2_FB14_Msk      (0x1U << CAN_F9R2_FB14_Pos)                     /*!< 0x00004000 */
N#define CAN_F9R2_FB14          CAN_F9R2_FB14_Msk                               /*!<Filter bit 14 */
N#define CAN_F9R2_FB15_Pos      (15U)                                           
N#define CAN_F9R2_FB15_Msk      (0x1U << CAN_F9R2_FB15_Pos)                     /*!< 0x00008000 */
N#define CAN_F9R2_FB15          CAN_F9R2_FB15_Msk                               /*!<Filter bit 15 */
N#define CAN_F9R2_FB16_Pos      (16U)                                           
N#define CAN_F9R2_FB16_Msk      (0x1U << CAN_F9R2_FB16_Pos)                     /*!< 0x00010000 */
N#define CAN_F9R2_FB16          CAN_F9R2_FB16_Msk                               /*!<Filter bit 16 */
N#define CAN_F9R2_FB17_Pos      (17U)                                           
N#define CAN_F9R2_FB17_Msk      (0x1U << CAN_F9R2_FB17_Pos)                     /*!< 0x00020000 */
N#define CAN_F9R2_FB17          CAN_F9R2_FB17_Msk                               /*!<Filter bit 17 */
N#define CAN_F9R2_FB18_Pos      (18U)                                           
N#define CAN_F9R2_FB18_Msk      (0x1U << CAN_F9R2_FB18_Pos)                     /*!< 0x00040000 */
N#define CAN_F9R2_FB18          CAN_F9R2_FB18_Msk                               /*!<Filter bit 18 */
N#define CAN_F9R2_FB19_Pos      (19U)                                           
N#define CAN_F9R2_FB19_Msk      (0x1U << CAN_F9R2_FB19_Pos)                     /*!< 0x00080000 */
N#define CAN_F9R2_FB19          CAN_F9R2_FB19_Msk                               /*!<Filter bit 19 */
N#define CAN_F9R2_FB20_Pos      (20U)                                           
N#define CAN_F9R2_FB20_Msk      (0x1U << CAN_F9R2_FB20_Pos)                     /*!< 0x00100000 */
N#define CAN_F9R2_FB20          CAN_F9R2_FB20_Msk                               /*!<Filter bit 20 */
N#define CAN_F9R2_FB21_Pos      (21U)                                           
N#define CAN_F9R2_FB21_Msk      (0x1U << CAN_F9R2_FB21_Pos)                     /*!< 0x00200000 */
N#define CAN_F9R2_FB21          CAN_F9R2_FB21_Msk                               /*!<Filter bit 21 */
N#define CAN_F9R2_FB22_Pos      (22U)                                           
N#define CAN_F9R2_FB22_Msk      (0x1U << CAN_F9R2_FB22_Pos)                     /*!< 0x00400000 */
N#define CAN_F9R2_FB22          CAN_F9R2_FB22_Msk                               /*!<Filter bit 22 */
N#define CAN_F9R2_FB23_Pos      (23U)                                           
N#define CAN_F9R2_FB23_Msk      (0x1U << CAN_F9R2_FB23_Pos)                     /*!< 0x00800000 */
N#define CAN_F9R2_FB23          CAN_F9R2_FB23_Msk                               /*!<Filter bit 23 */
N#define CAN_F9R2_FB24_Pos      (24U)                                           
N#define CAN_F9R2_FB24_Msk      (0x1U << CAN_F9R2_FB24_Pos)                     /*!< 0x01000000 */
N#define CAN_F9R2_FB24          CAN_F9R2_FB24_Msk                               /*!<Filter bit 24 */
N#define CAN_F9R2_FB25_Pos      (25U)                                           
N#define CAN_F9R2_FB25_Msk      (0x1U << CAN_F9R2_FB25_Pos)                     /*!< 0x02000000 */
N#define CAN_F9R2_FB25          CAN_F9R2_FB25_Msk                               /*!<Filter bit 25 */
N#define CAN_F9R2_FB26_Pos      (26U)                                           
N#define CAN_F9R2_FB26_Msk      (0x1U << CAN_F9R2_FB26_Pos)                     /*!< 0x04000000 */
N#define CAN_F9R2_FB26          CAN_F9R2_FB26_Msk                               /*!<Filter bit 26 */
N#define CAN_F9R2_FB27_Pos      (27U)                                           
N#define CAN_F9R2_FB27_Msk      (0x1U << CAN_F9R2_FB27_Pos)                     /*!< 0x08000000 */
N#define CAN_F9R2_FB27          CAN_F9R2_FB27_Msk                               /*!<Filter bit 27 */
N#define CAN_F9R2_FB28_Pos      (28U)                                           
N#define CAN_F9R2_FB28_Msk      (0x1U << CAN_F9R2_FB28_Pos)                     /*!< 0x10000000 */
N#define CAN_F9R2_FB28          CAN_F9R2_FB28_Msk                               /*!<Filter bit 28 */
N#define CAN_F9R2_FB29_Pos      (29U)                                           
N#define CAN_F9R2_FB29_Msk      (0x1U << CAN_F9R2_FB29_Pos)                     /*!< 0x20000000 */
N#define CAN_F9R2_FB29          CAN_F9R2_FB29_Msk                               /*!<Filter bit 29 */
N#define CAN_F9R2_FB30_Pos      (30U)                                           
N#define CAN_F9R2_FB30_Msk      (0x1U << CAN_F9R2_FB30_Pos)                     /*!< 0x40000000 */
N#define CAN_F9R2_FB30          CAN_F9R2_FB30_Msk                               /*!<Filter bit 30 */
N#define CAN_F9R2_FB31_Pos      (31U)                                           
N#define CAN_F9R2_FB31_Msk      (0x1U << CAN_F9R2_FB31_Pos)                     /*!< 0x80000000 */
N#define CAN_F9R2_FB31          CAN_F9R2_FB31_Msk                               /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F10R2 register  ******************/
N#define CAN_F10R2_FB0_Pos      (0U)                                            
N#define CAN_F10R2_FB0_Msk      (0x1U << CAN_F10R2_FB0_Pos)                     /*!< 0x00000001 */
N#define CAN_F10R2_FB0          CAN_F10R2_FB0_Msk                               /*!<Filter bit 0 */
N#define CAN_F10R2_FB1_Pos      (1U)                                            
N#define CAN_F10R2_FB1_Msk      (0x1U << CAN_F10R2_FB1_Pos)                     /*!< 0x00000002 */
N#define CAN_F10R2_FB1          CAN_F10R2_FB1_Msk                               /*!<Filter bit 1 */
N#define CAN_F10R2_FB2_Pos      (2U)                                            
N#define CAN_F10R2_FB2_Msk      (0x1U << CAN_F10R2_FB2_Pos)                     /*!< 0x00000004 */
N#define CAN_F10R2_FB2          CAN_F10R2_FB2_Msk                               /*!<Filter bit 2 */
N#define CAN_F10R2_FB3_Pos      (3U)                                            
N#define CAN_F10R2_FB3_Msk      (0x1U << CAN_F10R2_FB3_Pos)                     /*!< 0x00000008 */
N#define CAN_F10R2_FB3          CAN_F10R2_FB3_Msk                               /*!<Filter bit 3 */
N#define CAN_F10R2_FB4_Pos      (4U)                                            
N#define CAN_F10R2_FB4_Msk      (0x1U << CAN_F10R2_FB4_Pos)                     /*!< 0x00000010 */
N#define CAN_F10R2_FB4          CAN_F10R2_FB4_Msk                               /*!<Filter bit 4 */
N#define CAN_F10R2_FB5_Pos      (5U)                                            
N#define CAN_F10R2_FB5_Msk      (0x1U << CAN_F10R2_FB5_Pos)                     /*!< 0x00000020 */
N#define CAN_F10R2_FB5          CAN_F10R2_FB5_Msk                               /*!<Filter bit 5 */
N#define CAN_F10R2_FB6_Pos      (6U)                                            
N#define CAN_F10R2_FB6_Msk      (0x1U << CAN_F10R2_FB6_Pos)                     /*!< 0x00000040 */
N#define CAN_F10R2_FB6          CAN_F10R2_FB6_Msk                               /*!<Filter bit 6 */
N#define CAN_F10R2_FB7_Pos      (7U)                                            
N#define CAN_F10R2_FB7_Msk      (0x1U << CAN_F10R2_FB7_Pos)                     /*!< 0x00000080 */
N#define CAN_F10R2_FB7          CAN_F10R2_FB7_Msk                               /*!<Filter bit 7 */
N#define CAN_F10R2_FB8_Pos      (8U)                                            
N#define CAN_F10R2_FB8_Msk      (0x1U << CAN_F10R2_FB8_Pos)                     /*!< 0x00000100 */
N#define CAN_F10R2_FB8          CAN_F10R2_FB8_Msk                               /*!<Filter bit 8 */
N#define CAN_F10R2_FB9_Pos      (9U)                                            
N#define CAN_F10R2_FB9_Msk      (0x1U << CAN_F10R2_FB9_Pos)                     /*!< 0x00000200 */
N#define CAN_F10R2_FB9          CAN_F10R2_FB9_Msk                               /*!<Filter bit 9 */
N#define CAN_F10R2_FB10_Pos     (10U)                                           
N#define CAN_F10R2_FB10_Msk     (0x1U << CAN_F10R2_FB10_Pos)                    /*!< 0x00000400 */
N#define CAN_F10R2_FB10         CAN_F10R2_FB10_Msk                              /*!<Filter bit 10 */
N#define CAN_F10R2_FB11_Pos     (11U)                                           
N#define CAN_F10R2_FB11_Msk     (0x1U << CAN_F10R2_FB11_Pos)                    /*!< 0x00000800 */
N#define CAN_F10R2_FB11         CAN_F10R2_FB11_Msk                              /*!<Filter bit 11 */
N#define CAN_F10R2_FB12_Pos     (12U)                                           
N#define CAN_F10R2_FB12_Msk     (0x1U << CAN_F10R2_FB12_Pos)                    /*!< 0x00001000 */
N#define CAN_F10R2_FB12         CAN_F10R2_FB12_Msk                              /*!<Filter bit 12 */
N#define CAN_F10R2_FB13_Pos     (13U)                                           
N#define CAN_F10R2_FB13_Msk     (0x1U << CAN_F10R2_FB13_Pos)                    /*!< 0x00002000 */
N#define CAN_F10R2_FB13         CAN_F10R2_FB13_Msk                              /*!<Filter bit 13 */
N#define CAN_F10R2_FB14_Pos     (14U)                                           
N#define CAN_F10R2_FB14_Msk     (0x1U << CAN_F10R2_FB14_Pos)                    /*!< 0x00004000 */
N#define CAN_F10R2_FB14         CAN_F10R2_FB14_Msk                              /*!<Filter bit 14 */
N#define CAN_F10R2_FB15_Pos     (15U)                                           
N#define CAN_F10R2_FB15_Msk     (0x1U << CAN_F10R2_FB15_Pos)                    /*!< 0x00008000 */
N#define CAN_F10R2_FB15         CAN_F10R2_FB15_Msk                              /*!<Filter bit 15 */
N#define CAN_F10R2_FB16_Pos     (16U)                                           
N#define CAN_F10R2_FB16_Msk     (0x1U << CAN_F10R2_FB16_Pos)                    /*!< 0x00010000 */
N#define CAN_F10R2_FB16         CAN_F10R2_FB16_Msk                              /*!<Filter bit 16 */
N#define CAN_F10R2_FB17_Pos     (17U)                                           
N#define CAN_F10R2_FB17_Msk     (0x1U << CAN_F10R2_FB17_Pos)                    /*!< 0x00020000 */
N#define CAN_F10R2_FB17         CAN_F10R2_FB17_Msk                              /*!<Filter bit 17 */
N#define CAN_F10R2_FB18_Pos     (18U)                                           
N#define CAN_F10R2_FB18_Msk     (0x1U << CAN_F10R2_FB18_Pos)                    /*!< 0x00040000 */
N#define CAN_F10R2_FB18         CAN_F10R2_FB18_Msk                              /*!<Filter bit 18 */
N#define CAN_F10R2_FB19_Pos     (19U)                                           
N#define CAN_F10R2_FB19_Msk     (0x1U << CAN_F10R2_FB19_Pos)                    /*!< 0x00080000 */
N#define CAN_F10R2_FB19         CAN_F10R2_FB19_Msk                              /*!<Filter bit 19 */
N#define CAN_F10R2_FB20_Pos     (20U)                                           
N#define CAN_F10R2_FB20_Msk     (0x1U << CAN_F10R2_FB20_Pos)                    /*!< 0x00100000 */
N#define CAN_F10R2_FB20         CAN_F10R2_FB20_Msk                              /*!<Filter bit 20 */
N#define CAN_F10R2_FB21_Pos     (21U)                                           
N#define CAN_F10R2_FB21_Msk     (0x1U << CAN_F10R2_FB21_Pos)                    /*!< 0x00200000 */
N#define CAN_F10R2_FB21         CAN_F10R2_FB21_Msk                              /*!<Filter bit 21 */
N#define CAN_F10R2_FB22_Pos     (22U)                                           
N#define CAN_F10R2_FB22_Msk     (0x1U << CAN_F10R2_FB22_Pos)                    /*!< 0x00400000 */
N#define CAN_F10R2_FB22         CAN_F10R2_FB22_Msk                              /*!<Filter bit 22 */
N#define CAN_F10R2_FB23_Pos     (23U)                                           
N#define CAN_F10R2_FB23_Msk     (0x1U << CAN_F10R2_FB23_Pos)                    /*!< 0x00800000 */
N#define CAN_F10R2_FB23         CAN_F10R2_FB23_Msk                              /*!<Filter bit 23 */
N#define CAN_F10R2_FB24_Pos     (24U)                                           
N#define CAN_F10R2_FB24_Msk     (0x1U << CAN_F10R2_FB24_Pos)                    /*!< 0x01000000 */
N#define CAN_F10R2_FB24         CAN_F10R2_FB24_Msk                              /*!<Filter bit 24 */
N#define CAN_F10R2_FB25_Pos     (25U)                                           
N#define CAN_F10R2_FB25_Msk     (0x1U << CAN_F10R2_FB25_Pos)                    /*!< 0x02000000 */
N#define CAN_F10R2_FB25         CAN_F10R2_FB25_Msk                              /*!<Filter bit 25 */
N#define CAN_F10R2_FB26_Pos     (26U)                                           
N#define CAN_F10R2_FB26_Msk     (0x1U << CAN_F10R2_FB26_Pos)                    /*!< 0x04000000 */
N#define CAN_F10R2_FB26         CAN_F10R2_FB26_Msk                              /*!<Filter bit 26 */
N#define CAN_F10R2_FB27_Pos     (27U)                                           
N#define CAN_F10R2_FB27_Msk     (0x1U << CAN_F10R2_FB27_Pos)                    /*!< 0x08000000 */
N#define CAN_F10R2_FB27         CAN_F10R2_FB27_Msk                              /*!<Filter bit 27 */
N#define CAN_F10R2_FB28_Pos     (28U)                                           
N#define CAN_F10R2_FB28_Msk     (0x1U << CAN_F10R2_FB28_Pos)                    /*!< 0x10000000 */
N#define CAN_F10R2_FB28         CAN_F10R2_FB28_Msk                              /*!<Filter bit 28 */
N#define CAN_F10R2_FB29_Pos     (29U)                                           
N#define CAN_F10R2_FB29_Msk     (0x1U << CAN_F10R2_FB29_Pos)                    /*!< 0x20000000 */
N#define CAN_F10R2_FB29         CAN_F10R2_FB29_Msk                              /*!<Filter bit 29 */
N#define CAN_F10R2_FB30_Pos     (30U)                                           
N#define CAN_F10R2_FB30_Msk     (0x1U << CAN_F10R2_FB30_Pos)                    /*!< 0x40000000 */
N#define CAN_F10R2_FB30         CAN_F10R2_FB30_Msk                              /*!<Filter bit 30 */
N#define CAN_F10R2_FB31_Pos     (31U)                                           
N#define CAN_F10R2_FB31_Msk     (0x1U << CAN_F10R2_FB31_Pos)                    /*!< 0x80000000 */
N#define CAN_F10R2_FB31         CAN_F10R2_FB31_Msk                              /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F11R2 register  ******************/
N#define CAN_F11R2_FB0_Pos      (0U)                                            
N#define CAN_F11R2_FB0_Msk      (0x1U << CAN_F11R2_FB0_Pos)                     /*!< 0x00000001 */
N#define CAN_F11R2_FB0          CAN_F11R2_FB0_Msk                               /*!<Filter bit 0 */
N#define CAN_F11R2_FB1_Pos      (1U)                                            
N#define CAN_F11R2_FB1_Msk      (0x1U << CAN_F11R2_FB1_Pos)                     /*!< 0x00000002 */
N#define CAN_F11R2_FB1          CAN_F11R2_FB1_Msk                               /*!<Filter bit 1 */
N#define CAN_F11R2_FB2_Pos      (2U)                                            
N#define CAN_F11R2_FB2_Msk      (0x1U << CAN_F11R2_FB2_Pos)                     /*!< 0x00000004 */
N#define CAN_F11R2_FB2          CAN_F11R2_FB2_Msk                               /*!<Filter bit 2 */
N#define CAN_F11R2_FB3_Pos      (3U)                                            
N#define CAN_F11R2_FB3_Msk      (0x1U << CAN_F11R2_FB3_Pos)                     /*!< 0x00000008 */
N#define CAN_F11R2_FB3          CAN_F11R2_FB3_Msk                               /*!<Filter bit 3 */
N#define CAN_F11R2_FB4_Pos      (4U)                                            
N#define CAN_F11R2_FB4_Msk      (0x1U << CAN_F11R2_FB4_Pos)                     /*!< 0x00000010 */
N#define CAN_F11R2_FB4          CAN_F11R2_FB4_Msk                               /*!<Filter bit 4 */
N#define CAN_F11R2_FB5_Pos      (5U)                                            
N#define CAN_F11R2_FB5_Msk      (0x1U << CAN_F11R2_FB5_Pos)                     /*!< 0x00000020 */
N#define CAN_F11R2_FB5          CAN_F11R2_FB5_Msk                               /*!<Filter bit 5 */
N#define CAN_F11R2_FB6_Pos      (6U)                                            
N#define CAN_F11R2_FB6_Msk      (0x1U << CAN_F11R2_FB6_Pos)                     /*!< 0x00000040 */
N#define CAN_F11R2_FB6          CAN_F11R2_FB6_Msk                               /*!<Filter bit 6 */
N#define CAN_F11R2_FB7_Pos      (7U)                                            
N#define CAN_F11R2_FB7_Msk      (0x1U << CAN_F11R2_FB7_Pos)                     /*!< 0x00000080 */
N#define CAN_F11R2_FB7          CAN_F11R2_FB7_Msk                               /*!<Filter bit 7 */
N#define CAN_F11R2_FB8_Pos      (8U)                                            
N#define CAN_F11R2_FB8_Msk      (0x1U << CAN_F11R2_FB8_Pos)                     /*!< 0x00000100 */
N#define CAN_F11R2_FB8          CAN_F11R2_FB8_Msk                               /*!<Filter bit 8 */
N#define CAN_F11R2_FB9_Pos      (9U)                                            
N#define CAN_F11R2_FB9_Msk      (0x1U << CAN_F11R2_FB9_Pos)                     /*!< 0x00000200 */
N#define CAN_F11R2_FB9          CAN_F11R2_FB9_Msk                               /*!<Filter bit 9 */
N#define CAN_F11R2_FB10_Pos     (10U)                                           
N#define CAN_F11R2_FB10_Msk     (0x1U << CAN_F11R2_FB10_Pos)                    /*!< 0x00000400 */
N#define CAN_F11R2_FB10         CAN_F11R2_FB10_Msk                              /*!<Filter bit 10 */
N#define CAN_F11R2_FB11_Pos     (11U)                                           
N#define CAN_F11R2_FB11_Msk     (0x1U << CAN_F11R2_FB11_Pos)                    /*!< 0x00000800 */
N#define CAN_F11R2_FB11         CAN_F11R2_FB11_Msk                              /*!<Filter bit 11 */
N#define CAN_F11R2_FB12_Pos     (12U)                                           
N#define CAN_F11R2_FB12_Msk     (0x1U << CAN_F11R2_FB12_Pos)                    /*!< 0x00001000 */
N#define CAN_F11R2_FB12         CAN_F11R2_FB12_Msk                              /*!<Filter bit 12 */
N#define CAN_F11R2_FB13_Pos     (13U)                                           
N#define CAN_F11R2_FB13_Msk     (0x1U << CAN_F11R2_FB13_Pos)                    /*!< 0x00002000 */
N#define CAN_F11R2_FB13         CAN_F11R2_FB13_Msk                              /*!<Filter bit 13 */
N#define CAN_F11R2_FB14_Pos     (14U)                                           
N#define CAN_F11R2_FB14_Msk     (0x1U << CAN_F11R2_FB14_Pos)                    /*!< 0x00004000 */
N#define CAN_F11R2_FB14         CAN_F11R2_FB14_Msk                              /*!<Filter bit 14 */
N#define CAN_F11R2_FB15_Pos     (15U)                                           
N#define CAN_F11R2_FB15_Msk     (0x1U << CAN_F11R2_FB15_Pos)                    /*!< 0x00008000 */
N#define CAN_F11R2_FB15         CAN_F11R2_FB15_Msk                              /*!<Filter bit 15 */
N#define CAN_F11R2_FB16_Pos     (16U)                                           
N#define CAN_F11R2_FB16_Msk     (0x1U << CAN_F11R2_FB16_Pos)                    /*!< 0x00010000 */
N#define CAN_F11R2_FB16         CAN_F11R2_FB16_Msk                              /*!<Filter bit 16 */
N#define CAN_F11R2_FB17_Pos     (17U)                                           
N#define CAN_F11R2_FB17_Msk     (0x1U << CAN_F11R2_FB17_Pos)                    /*!< 0x00020000 */
N#define CAN_F11R2_FB17         CAN_F11R2_FB17_Msk                              /*!<Filter bit 17 */
N#define CAN_F11R2_FB18_Pos     (18U)                                           
N#define CAN_F11R2_FB18_Msk     (0x1U << CAN_F11R2_FB18_Pos)                    /*!< 0x00040000 */
N#define CAN_F11R2_FB18         CAN_F11R2_FB18_Msk                              /*!<Filter bit 18 */
N#define CAN_F11R2_FB19_Pos     (19U)                                           
N#define CAN_F11R2_FB19_Msk     (0x1U << CAN_F11R2_FB19_Pos)                    /*!< 0x00080000 */
N#define CAN_F11R2_FB19         CAN_F11R2_FB19_Msk                              /*!<Filter bit 19 */
N#define CAN_F11R2_FB20_Pos     (20U)                                           
N#define CAN_F11R2_FB20_Msk     (0x1U << CAN_F11R2_FB20_Pos)                    /*!< 0x00100000 */
N#define CAN_F11R2_FB20         CAN_F11R2_FB20_Msk                              /*!<Filter bit 20 */
N#define CAN_F11R2_FB21_Pos     (21U)                                           
N#define CAN_F11R2_FB21_Msk     (0x1U << CAN_F11R2_FB21_Pos)                    /*!< 0x00200000 */
N#define CAN_F11R2_FB21         CAN_F11R2_FB21_Msk                              /*!<Filter bit 21 */
N#define CAN_F11R2_FB22_Pos     (22U)                                           
N#define CAN_F11R2_FB22_Msk     (0x1U << CAN_F11R2_FB22_Pos)                    /*!< 0x00400000 */
N#define CAN_F11R2_FB22         CAN_F11R2_FB22_Msk                              /*!<Filter bit 22 */
N#define CAN_F11R2_FB23_Pos     (23U)                                           
N#define CAN_F11R2_FB23_Msk     (0x1U << CAN_F11R2_FB23_Pos)                    /*!< 0x00800000 */
N#define CAN_F11R2_FB23         CAN_F11R2_FB23_Msk                              /*!<Filter bit 23 */
N#define CAN_F11R2_FB24_Pos     (24U)                                           
N#define CAN_F11R2_FB24_Msk     (0x1U << CAN_F11R2_FB24_Pos)                    /*!< 0x01000000 */
N#define CAN_F11R2_FB24         CAN_F11R2_FB24_Msk                              /*!<Filter bit 24 */
N#define CAN_F11R2_FB25_Pos     (25U)                                           
N#define CAN_F11R2_FB25_Msk     (0x1U << CAN_F11R2_FB25_Pos)                    /*!< 0x02000000 */
N#define CAN_F11R2_FB25         CAN_F11R2_FB25_Msk                              /*!<Filter bit 25 */
N#define CAN_F11R2_FB26_Pos     (26U)                                           
N#define CAN_F11R2_FB26_Msk     (0x1U << CAN_F11R2_FB26_Pos)                    /*!< 0x04000000 */
N#define CAN_F11R2_FB26         CAN_F11R2_FB26_Msk                              /*!<Filter bit 26 */
N#define CAN_F11R2_FB27_Pos     (27U)                                           
N#define CAN_F11R2_FB27_Msk     (0x1U << CAN_F11R2_FB27_Pos)                    /*!< 0x08000000 */
N#define CAN_F11R2_FB27         CAN_F11R2_FB27_Msk                              /*!<Filter bit 27 */
N#define CAN_F11R2_FB28_Pos     (28U)                                           
N#define CAN_F11R2_FB28_Msk     (0x1U << CAN_F11R2_FB28_Pos)                    /*!< 0x10000000 */
N#define CAN_F11R2_FB28         CAN_F11R2_FB28_Msk                              /*!<Filter bit 28 */
N#define CAN_F11R2_FB29_Pos     (29U)                                           
N#define CAN_F11R2_FB29_Msk     (0x1U << CAN_F11R2_FB29_Pos)                    /*!< 0x20000000 */
N#define CAN_F11R2_FB29         CAN_F11R2_FB29_Msk                              /*!<Filter bit 29 */
N#define CAN_F11R2_FB30_Pos     (30U)                                           
N#define CAN_F11R2_FB30_Msk     (0x1U << CAN_F11R2_FB30_Pos)                    /*!< 0x40000000 */
N#define CAN_F11R2_FB30         CAN_F11R2_FB30_Msk                              /*!<Filter bit 30 */
N#define CAN_F11R2_FB31_Pos     (31U)                                           
N#define CAN_F11R2_FB31_Msk     (0x1U << CAN_F11R2_FB31_Pos)                    /*!< 0x80000000 */
N#define CAN_F11R2_FB31         CAN_F11R2_FB31_Msk                              /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F12R2 register  ******************/
N#define CAN_F12R2_FB0_Pos      (0U)                                            
N#define CAN_F12R2_FB0_Msk      (0x1U << CAN_F12R2_FB0_Pos)                     /*!< 0x00000001 */
N#define CAN_F12R2_FB0          CAN_F12R2_FB0_Msk                               /*!<Filter bit 0 */
N#define CAN_F12R2_FB1_Pos      (1U)                                            
N#define CAN_F12R2_FB1_Msk      (0x1U << CAN_F12R2_FB1_Pos)                     /*!< 0x00000002 */
N#define CAN_F12R2_FB1          CAN_F12R2_FB1_Msk                               /*!<Filter bit 1 */
N#define CAN_F12R2_FB2_Pos      (2U)                                            
N#define CAN_F12R2_FB2_Msk      (0x1U << CAN_F12R2_FB2_Pos)                     /*!< 0x00000004 */
N#define CAN_F12R2_FB2          CAN_F12R2_FB2_Msk                               /*!<Filter bit 2 */
N#define CAN_F12R2_FB3_Pos      (3U)                                            
N#define CAN_F12R2_FB3_Msk      (0x1U << CAN_F12R2_FB3_Pos)                     /*!< 0x00000008 */
N#define CAN_F12R2_FB3          CAN_F12R2_FB3_Msk                               /*!<Filter bit 3 */
N#define CAN_F12R2_FB4_Pos      (4U)                                            
N#define CAN_F12R2_FB4_Msk      (0x1U << CAN_F12R2_FB4_Pos)                     /*!< 0x00000010 */
N#define CAN_F12R2_FB4          CAN_F12R2_FB4_Msk                               /*!<Filter bit 4 */
N#define CAN_F12R2_FB5_Pos      (5U)                                            
N#define CAN_F12R2_FB5_Msk      (0x1U << CAN_F12R2_FB5_Pos)                     /*!< 0x00000020 */
N#define CAN_F12R2_FB5          CAN_F12R2_FB5_Msk                               /*!<Filter bit 5 */
N#define CAN_F12R2_FB6_Pos      (6U)                                            
N#define CAN_F12R2_FB6_Msk      (0x1U << CAN_F12R2_FB6_Pos)                     /*!< 0x00000040 */
N#define CAN_F12R2_FB6          CAN_F12R2_FB6_Msk                               /*!<Filter bit 6 */
N#define CAN_F12R2_FB7_Pos      (7U)                                            
N#define CAN_F12R2_FB7_Msk      (0x1U << CAN_F12R2_FB7_Pos)                     /*!< 0x00000080 */
N#define CAN_F12R2_FB7          CAN_F12R2_FB7_Msk                               /*!<Filter bit 7 */
N#define CAN_F12R2_FB8_Pos      (8U)                                            
N#define CAN_F12R2_FB8_Msk      (0x1U << CAN_F12R2_FB8_Pos)                     /*!< 0x00000100 */
N#define CAN_F12R2_FB8          CAN_F12R2_FB8_Msk                               /*!<Filter bit 8 */
N#define CAN_F12R2_FB9_Pos      (9U)                                            
N#define CAN_F12R2_FB9_Msk      (0x1U << CAN_F12R2_FB9_Pos)                     /*!< 0x00000200 */
N#define CAN_F12R2_FB9          CAN_F12R2_FB9_Msk                               /*!<Filter bit 9 */
N#define CAN_F12R2_FB10_Pos     (10U)                                           
N#define CAN_F12R2_FB10_Msk     (0x1U << CAN_F12R2_FB10_Pos)                    /*!< 0x00000400 */
N#define CAN_F12R2_FB10         CAN_F12R2_FB10_Msk                              /*!<Filter bit 10 */
N#define CAN_F12R2_FB11_Pos     (11U)                                           
N#define CAN_F12R2_FB11_Msk     (0x1U << CAN_F12R2_FB11_Pos)                    /*!< 0x00000800 */
N#define CAN_F12R2_FB11         CAN_F12R2_FB11_Msk                              /*!<Filter bit 11 */
N#define CAN_F12R2_FB12_Pos     (12U)                                           
N#define CAN_F12R2_FB12_Msk     (0x1U << CAN_F12R2_FB12_Pos)                    /*!< 0x00001000 */
N#define CAN_F12R2_FB12         CAN_F12R2_FB12_Msk                              /*!<Filter bit 12 */
N#define CAN_F12R2_FB13_Pos     (13U)                                           
N#define CAN_F12R2_FB13_Msk     (0x1U << CAN_F12R2_FB13_Pos)                    /*!< 0x00002000 */
N#define CAN_F12R2_FB13         CAN_F12R2_FB13_Msk                              /*!<Filter bit 13 */
N#define CAN_F12R2_FB14_Pos     (14U)                                           
N#define CAN_F12R2_FB14_Msk     (0x1U << CAN_F12R2_FB14_Pos)                    /*!< 0x00004000 */
N#define CAN_F12R2_FB14         CAN_F12R2_FB14_Msk                              /*!<Filter bit 14 */
N#define CAN_F12R2_FB15_Pos     (15U)                                           
N#define CAN_F12R2_FB15_Msk     (0x1U << CAN_F12R2_FB15_Pos)                    /*!< 0x00008000 */
N#define CAN_F12R2_FB15         CAN_F12R2_FB15_Msk                              /*!<Filter bit 15 */
N#define CAN_F12R2_FB16_Pos     (16U)                                           
N#define CAN_F12R2_FB16_Msk     (0x1U << CAN_F12R2_FB16_Pos)                    /*!< 0x00010000 */
N#define CAN_F12R2_FB16         CAN_F12R2_FB16_Msk                              /*!<Filter bit 16 */
N#define CAN_F12R2_FB17_Pos     (17U)                                           
N#define CAN_F12R2_FB17_Msk     (0x1U << CAN_F12R2_FB17_Pos)                    /*!< 0x00020000 */
N#define CAN_F12R2_FB17         CAN_F12R2_FB17_Msk                              /*!<Filter bit 17 */
N#define CAN_F12R2_FB18_Pos     (18U)                                           
N#define CAN_F12R2_FB18_Msk     (0x1U << CAN_F12R2_FB18_Pos)                    /*!< 0x00040000 */
N#define CAN_F12R2_FB18         CAN_F12R2_FB18_Msk                              /*!<Filter bit 18 */
N#define CAN_F12R2_FB19_Pos     (19U)                                           
N#define CAN_F12R2_FB19_Msk     (0x1U << CAN_F12R2_FB19_Pos)                    /*!< 0x00080000 */
N#define CAN_F12R2_FB19         CAN_F12R2_FB19_Msk                              /*!<Filter bit 19 */
N#define CAN_F12R2_FB20_Pos     (20U)                                           
N#define CAN_F12R2_FB20_Msk     (0x1U << CAN_F12R2_FB20_Pos)                    /*!< 0x00100000 */
N#define CAN_F12R2_FB20         CAN_F12R2_FB20_Msk                              /*!<Filter bit 20 */
N#define CAN_F12R2_FB21_Pos     (21U)                                           
N#define CAN_F12R2_FB21_Msk     (0x1U << CAN_F12R2_FB21_Pos)                    /*!< 0x00200000 */
N#define CAN_F12R2_FB21         CAN_F12R2_FB21_Msk                              /*!<Filter bit 21 */
N#define CAN_F12R2_FB22_Pos     (22U)                                           
N#define CAN_F12R2_FB22_Msk     (0x1U << CAN_F12R2_FB22_Pos)                    /*!< 0x00400000 */
N#define CAN_F12R2_FB22         CAN_F12R2_FB22_Msk                              /*!<Filter bit 22 */
N#define CAN_F12R2_FB23_Pos     (23U)                                           
N#define CAN_F12R2_FB23_Msk     (0x1U << CAN_F12R2_FB23_Pos)                    /*!< 0x00800000 */
N#define CAN_F12R2_FB23         CAN_F12R2_FB23_Msk                              /*!<Filter bit 23 */
N#define CAN_F12R2_FB24_Pos     (24U)                                           
N#define CAN_F12R2_FB24_Msk     (0x1U << CAN_F12R2_FB24_Pos)                    /*!< 0x01000000 */
N#define CAN_F12R2_FB24         CAN_F12R2_FB24_Msk                              /*!<Filter bit 24 */
N#define CAN_F12R2_FB25_Pos     (25U)                                           
N#define CAN_F12R2_FB25_Msk     (0x1U << CAN_F12R2_FB25_Pos)                    /*!< 0x02000000 */
N#define CAN_F12R2_FB25         CAN_F12R2_FB25_Msk                              /*!<Filter bit 25 */
N#define CAN_F12R2_FB26_Pos     (26U)                                           
N#define CAN_F12R2_FB26_Msk     (0x1U << CAN_F12R2_FB26_Pos)                    /*!< 0x04000000 */
N#define CAN_F12R2_FB26         CAN_F12R2_FB26_Msk                              /*!<Filter bit 26 */
N#define CAN_F12R2_FB27_Pos     (27U)                                           
N#define CAN_F12R2_FB27_Msk     (0x1U << CAN_F12R2_FB27_Pos)                    /*!< 0x08000000 */
N#define CAN_F12R2_FB27         CAN_F12R2_FB27_Msk                              /*!<Filter bit 27 */
N#define CAN_F12R2_FB28_Pos     (28U)                                           
N#define CAN_F12R2_FB28_Msk     (0x1U << CAN_F12R2_FB28_Pos)                    /*!< 0x10000000 */
N#define CAN_F12R2_FB28         CAN_F12R2_FB28_Msk                              /*!<Filter bit 28 */
N#define CAN_F12R2_FB29_Pos     (29U)                                           
N#define CAN_F12R2_FB29_Msk     (0x1U << CAN_F12R2_FB29_Pos)                    /*!< 0x20000000 */
N#define CAN_F12R2_FB29         CAN_F12R2_FB29_Msk                              /*!<Filter bit 29 */
N#define CAN_F12R2_FB30_Pos     (30U)                                           
N#define CAN_F12R2_FB30_Msk     (0x1U << CAN_F12R2_FB30_Pos)                    /*!< 0x40000000 */
N#define CAN_F12R2_FB30         CAN_F12R2_FB30_Msk                              /*!<Filter bit 30 */
N#define CAN_F12R2_FB31_Pos     (31U)                                           
N#define CAN_F12R2_FB31_Msk     (0x1U << CAN_F12R2_FB31_Pos)                    /*!< 0x80000000 */
N#define CAN_F12R2_FB31         CAN_F12R2_FB31_Msk                              /*!<Filter bit 31 */
N
N/*******************  Bit definition for CAN_F13R2 register  ******************/
N#define CAN_F13R2_FB0_Pos      (0U)                                            
N#define CAN_F13R2_FB0_Msk      (0x1U << CAN_F13R2_FB0_Pos)                     /*!< 0x00000001 */
N#define CAN_F13R2_FB0          CAN_F13R2_FB0_Msk                               /*!<Filter bit 0 */
N#define CAN_F13R2_FB1_Pos      (1U)                                            
N#define CAN_F13R2_FB1_Msk      (0x1U << CAN_F13R2_FB1_Pos)                     /*!< 0x00000002 */
N#define CAN_F13R2_FB1          CAN_F13R2_FB1_Msk                               /*!<Filter bit 1 */
N#define CAN_F13R2_FB2_Pos      (2U)                                            
N#define CAN_F13R2_FB2_Msk      (0x1U << CAN_F13R2_FB2_Pos)                     /*!< 0x00000004 */
N#define CAN_F13R2_FB2          CAN_F13R2_FB2_Msk                               /*!<Filter bit 2 */
N#define CAN_F13R2_FB3_Pos      (3U)                                            
N#define CAN_F13R2_FB3_Msk      (0x1U << CAN_F13R2_FB3_Pos)                     /*!< 0x00000008 */
N#define CAN_F13R2_FB3          CAN_F13R2_FB3_Msk                               /*!<Filter bit 3 */
N#define CAN_F13R2_FB4_Pos      (4U)                                            
N#define CAN_F13R2_FB4_Msk      (0x1U << CAN_F13R2_FB4_Pos)                     /*!< 0x00000010 */
N#define CAN_F13R2_FB4          CAN_F13R2_FB4_Msk                               /*!<Filter bit 4 */
N#define CAN_F13R2_FB5_Pos      (5U)                                            
N#define CAN_F13R2_FB5_Msk      (0x1U << CAN_F13R2_FB5_Pos)                     /*!< 0x00000020 */
N#define CAN_F13R2_FB5          CAN_F13R2_FB5_Msk                               /*!<Filter bit 5 */
N#define CAN_F13R2_FB6_Pos      (6U)                                            
N#define CAN_F13R2_FB6_Msk      (0x1U << CAN_F13R2_FB6_Pos)                     /*!< 0x00000040 */
N#define CAN_F13R2_FB6          CAN_F13R2_FB6_Msk                               /*!<Filter bit 6 */
N#define CAN_F13R2_FB7_Pos      (7U)                                            
N#define CAN_F13R2_FB7_Msk      (0x1U << CAN_F13R2_FB7_Pos)                     /*!< 0x00000080 */
N#define CAN_F13R2_FB7          CAN_F13R2_FB7_Msk                               /*!<Filter bit 7 */
N#define CAN_F13R2_FB8_Pos      (8U)                                            
N#define CAN_F13R2_FB8_Msk      (0x1U << CAN_F13R2_FB8_Pos)                     /*!< 0x00000100 */
N#define CAN_F13R2_FB8          CAN_F13R2_FB8_Msk                               /*!<Filter bit 8 */
N#define CAN_F13R2_FB9_Pos      (9U)                                            
N#define CAN_F13R2_FB9_Msk      (0x1U << CAN_F13R2_FB9_Pos)                     /*!< 0x00000200 */
N#define CAN_F13R2_FB9          CAN_F13R2_FB9_Msk                               /*!<Filter bit 9 */
N#define CAN_F13R2_FB10_Pos     (10U)                                           
N#define CAN_F13R2_FB10_Msk     (0x1U << CAN_F13R2_FB10_Pos)                    /*!< 0x00000400 */
N#define CAN_F13R2_FB10         CAN_F13R2_FB10_Msk                              /*!<Filter bit 10 */
N#define CAN_F13R2_FB11_Pos     (11U)                                           
N#define CAN_F13R2_FB11_Msk     (0x1U << CAN_F13R2_FB11_Pos)                    /*!< 0x00000800 */
N#define CAN_F13R2_FB11         CAN_F13R2_FB11_Msk                              /*!<Filter bit 11 */
N#define CAN_F13R2_FB12_Pos     (12U)                                           
N#define CAN_F13R2_FB12_Msk     (0x1U << CAN_F13R2_FB12_Pos)                    /*!< 0x00001000 */
N#define CAN_F13R2_FB12         CAN_F13R2_FB12_Msk                              /*!<Filter bit 12 */
N#define CAN_F13R2_FB13_Pos     (13U)                                           
N#define CAN_F13R2_FB13_Msk     (0x1U << CAN_F13R2_FB13_Pos)                    /*!< 0x00002000 */
N#define CAN_F13R2_FB13         CAN_F13R2_FB13_Msk                              /*!<Filter bit 13 */
N#define CAN_F13R2_FB14_Pos     (14U)                                           
N#define CAN_F13R2_FB14_Msk     (0x1U << CAN_F13R2_FB14_Pos)                    /*!< 0x00004000 */
N#define CAN_F13R2_FB14         CAN_F13R2_FB14_Msk                              /*!<Filter bit 14 */
N#define CAN_F13R2_FB15_Pos     (15U)                                           
N#define CAN_F13R2_FB15_Msk     (0x1U << CAN_F13R2_FB15_Pos)                    /*!< 0x00008000 */
N#define CAN_F13R2_FB15         CAN_F13R2_FB15_Msk                              /*!<Filter bit 15 */
N#define CAN_F13R2_FB16_Pos     (16U)                                           
N#define CAN_F13R2_FB16_Msk     (0x1U << CAN_F13R2_FB16_Pos)                    /*!< 0x00010000 */
N#define CAN_F13R2_FB16         CAN_F13R2_FB16_Msk                              /*!<Filter bit 16 */
N#define CAN_F13R2_FB17_Pos     (17U)                                           
N#define CAN_F13R2_FB17_Msk     (0x1U << CAN_F13R2_FB17_Pos)                    /*!< 0x00020000 */
N#define CAN_F13R2_FB17         CAN_F13R2_FB17_Msk                              /*!<Filter bit 17 */
N#define CAN_F13R2_FB18_Pos     (18U)                                           
N#define CAN_F13R2_FB18_Msk     (0x1U << CAN_F13R2_FB18_Pos)                    /*!< 0x00040000 */
N#define CAN_F13R2_FB18         CAN_F13R2_FB18_Msk                              /*!<Filter bit 18 */
N#define CAN_F13R2_FB19_Pos     (19U)                                           
N#define CAN_F13R2_FB19_Msk     (0x1U << CAN_F13R2_FB19_Pos)                    /*!< 0x00080000 */
N#define CAN_F13R2_FB19         CAN_F13R2_FB19_Msk                              /*!<Filter bit 19 */
N#define CAN_F13R2_FB20_Pos     (20U)                                           
N#define CAN_F13R2_FB20_Msk     (0x1U << CAN_F13R2_FB20_Pos)                    /*!< 0x00100000 */
N#define CAN_F13R2_FB20         CAN_F13R2_FB20_Msk                              /*!<Filter bit 20 */
N#define CAN_F13R2_FB21_Pos     (21U)                                           
N#define CAN_F13R2_FB21_Msk     (0x1U << CAN_F13R2_FB21_Pos)                    /*!< 0x00200000 */
N#define CAN_F13R2_FB21         CAN_F13R2_FB21_Msk                              /*!<Filter bit 21 */
N#define CAN_F13R2_FB22_Pos     (22U)                                           
N#define CAN_F13R2_FB22_Msk     (0x1U << CAN_F13R2_FB22_Pos)                    /*!< 0x00400000 */
N#define CAN_F13R2_FB22         CAN_F13R2_FB22_Msk                              /*!<Filter bit 22 */
N#define CAN_F13R2_FB23_Pos     (23U)                                           
N#define CAN_F13R2_FB23_Msk     (0x1U << CAN_F13R2_FB23_Pos)                    /*!< 0x00800000 */
N#define CAN_F13R2_FB23         CAN_F13R2_FB23_Msk                              /*!<Filter bit 23 */
N#define CAN_F13R2_FB24_Pos     (24U)                                           
N#define CAN_F13R2_FB24_Msk     (0x1U << CAN_F13R2_FB24_Pos)                    /*!< 0x01000000 */
N#define CAN_F13R2_FB24         CAN_F13R2_FB24_Msk                              /*!<Filter bit 24 */
N#define CAN_F13R2_FB25_Pos     (25U)                                           
N#define CAN_F13R2_FB25_Msk     (0x1U << CAN_F13R2_FB25_Pos)                    /*!< 0x02000000 */
N#define CAN_F13R2_FB25         CAN_F13R2_FB25_Msk                              /*!<Filter bit 25 */
N#define CAN_F13R2_FB26_Pos     (26U)                                           
N#define CAN_F13R2_FB26_Msk     (0x1U << CAN_F13R2_FB26_Pos)                    /*!< 0x04000000 */
N#define CAN_F13R2_FB26         CAN_F13R2_FB26_Msk                              /*!<Filter bit 26 */
N#define CAN_F13R2_FB27_Pos     (27U)                                           
N#define CAN_F13R2_FB27_Msk     (0x1U << CAN_F13R2_FB27_Pos)                    /*!< 0x08000000 */
N#define CAN_F13R2_FB27         CAN_F13R2_FB27_Msk                              /*!<Filter bit 27 */
N#define CAN_F13R2_FB28_Pos     (28U)                                           
N#define CAN_F13R2_FB28_Msk     (0x1U << CAN_F13R2_FB28_Pos)                    /*!< 0x10000000 */
N#define CAN_F13R2_FB28         CAN_F13R2_FB28_Msk                              /*!<Filter bit 28 */
N#define CAN_F13R2_FB29_Pos     (29U)                                           
N#define CAN_F13R2_FB29_Msk     (0x1U << CAN_F13R2_FB29_Pos)                    /*!< 0x20000000 */
N#define CAN_F13R2_FB29         CAN_F13R2_FB29_Msk                              /*!<Filter bit 29 */
N#define CAN_F13R2_FB30_Pos     (30U)                                           
N#define CAN_F13R2_FB30_Msk     (0x1U << CAN_F13R2_FB30_Pos)                    /*!< 0x40000000 */
N#define CAN_F13R2_FB30         CAN_F13R2_FB30_Msk                              /*!<Filter bit 30 */
N#define CAN_F13R2_FB31_Pos     (31U)                                           
N#define CAN_F13R2_FB31_Msk     (0x1U << CAN_F13R2_FB31_Pos)                    /*!< 0x80000000 */
N#define CAN_F13R2_FB31         CAN_F13R2_FB31_Msk                              /*!<Filter bit 31 */
N
N/******************************************************************************/
N/*                                                                            */
N/*                          CRC calculation unit                              */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bit definition for CRC_DR register  *********************/
N#define CRC_DR_DR_Pos       (0U)                                               
N#define CRC_DR_DR_Msk       (0xFFFFFFFFU << CRC_DR_DR_Pos)                     /*!< 0xFFFFFFFF */
N#define CRC_DR_DR           CRC_DR_DR_Msk                                      /*!< Data register bits */
N
N
N/*******************  Bit definition for CRC_IDR register  ********************/
N#define CRC_IDR_IDR_Pos     (0U)                                               
N#define CRC_IDR_IDR_Msk     (0xFFU << CRC_IDR_IDR_Pos)                         /*!< 0x000000FF */
N#define CRC_IDR_IDR         CRC_IDR_IDR_Msk                                    /*!< General-purpose 8-bit data register bits */
N
N
N/********************  Bit definition for CRC_CR register  ********************/
N#define CRC_CR_RESET_Pos    (0U)                                               
N#define CRC_CR_RESET_Msk    (0x1U << CRC_CR_RESET_Pos)                         /*!< 0x00000001 */
N#define CRC_CR_RESET        CRC_CR_RESET_Msk                                   /*!< RESET bit */
N
N/******************************************************************************/
N/*                                                                            */
N/*                      Digital to Analog Converter                           */
N/*                                                                            */
N/******************************************************************************/
N/*
N * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
N */
N#define DAC_CHANNEL2_SUPPORT                                    /*!< DAC feature available only on specific devices: availability of DAC channel 2 */
N/********************  Bit definition for DAC_CR register  ********************/
N#define DAC_CR_EN1_Pos              (0U)                                       
N#define DAC_CR_EN1_Msk              (0x1U << DAC_CR_EN1_Pos)                   /*!< 0x00000001 */
N#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             /*!<DAC channel1 enable */
N#define DAC_CR_BOFF1_Pos            (1U)                                       
N#define DAC_CR_BOFF1_Msk            (0x1U << DAC_CR_BOFF1_Pos)                 /*!< 0x00000002 */
N#define DAC_CR_BOFF1                DAC_CR_BOFF1_Msk                           /*!<DAC channel1 output buffer disable */
N#define DAC_CR_TEN1_Pos             (2U)                                       
N#define DAC_CR_TEN1_Msk             (0x1U << DAC_CR_TEN1_Pos)                  /*!< 0x00000004 */
N#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            /*!<DAC channel1 Trigger enable */
N
N#define DAC_CR_TSEL1_Pos            (3U)                                       
N#define DAC_CR_TSEL1_Msk            (0x7U << DAC_CR_TSEL1_Pos)                 /*!< 0x00000038 */
N#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */
N#define DAC_CR_TSEL1_0              (0x1U << DAC_CR_TSEL1_Pos)                 /*!< 0x00000008 */
N#define DAC_CR_TSEL1_1              (0x2U << DAC_CR_TSEL1_Pos)                 /*!< 0x00000010 */
N#define DAC_CR_TSEL1_2              (0x4U << DAC_CR_TSEL1_Pos)                 /*!< 0x00000020 */
N
N#define DAC_CR_WAVE1_Pos            (6U)                                       
N#define DAC_CR_WAVE1_Msk            (0x3U << DAC_CR_WAVE1_Pos)                 /*!< 0x000000C0 */
N#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */
N#define DAC_CR_WAVE1_0              (0x1U << DAC_CR_WAVE1_Pos)                 /*!< 0x00000040 */
N#define DAC_CR_WAVE1_1              (0x2U << DAC_CR_WAVE1_Pos)                 /*!< 0x00000080 */
N
N#define DAC_CR_MAMP1_Pos            (8U)                                       
N#define DAC_CR_MAMP1_Msk            (0xFU << DAC_CR_MAMP1_Pos)                 /*!< 0x00000F00 */
N#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */
N#define DAC_CR_MAMP1_0              (0x1U << DAC_CR_MAMP1_Pos)                 /*!< 0x00000100 */
N#define DAC_CR_MAMP1_1              (0x2U << DAC_CR_MAMP1_Pos)                 /*!< 0x00000200 */
N#define DAC_CR_MAMP1_2              (0x4U << DAC_CR_MAMP1_Pos)                 /*!< 0x00000400 */
N#define DAC_CR_MAMP1_3              (0x8U << DAC_CR_MAMP1_Pos)                 /*!< 0x00000800 */
N
N#define DAC_CR_DMAEN1_Pos           (12U)                                      
N#define DAC_CR_DMAEN1_Msk           (0x1U << DAC_CR_DMAEN1_Pos)                /*!< 0x00001000 */
N#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          /*!<DAC channel1 DMA enable */
N#define DAC_CR_DMAUDRIE1_Pos        (13U)                                      
N#define DAC_CR_DMAUDRIE1_Msk        (0x1U << DAC_CR_DMAUDRIE1_Pos)             /*!< 0x00002000 */
N#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       /*!<DAC channel1 DMA underrun interrupt enable*/
N#define DAC_CR_EN2_Pos              (16U)                                      
N#define DAC_CR_EN2_Msk              (0x1U << DAC_CR_EN2_Pos)                   /*!< 0x00010000 */
N#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             /*!<DAC channel2 enable */
N#define DAC_CR_BOFF2_Pos            (17U)                                      
N#define DAC_CR_BOFF2_Msk            (0x1U << DAC_CR_BOFF2_Pos)                 /*!< 0x00020000 */
N#define DAC_CR_BOFF2                DAC_CR_BOFF2_Msk                           /*!<DAC channel2 output buffer disable */
N#define DAC_CR_TEN2_Pos             (18U)                                      
N#define DAC_CR_TEN2_Msk             (0x1U << DAC_CR_TEN2_Pos)                  /*!< 0x00040000 */
N#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            /*!<DAC channel2 Trigger enable */
N
N#define DAC_CR_TSEL2_Pos            (19U)                                      
N#define DAC_CR_TSEL2_Msk            (0x7U << DAC_CR_TSEL2_Pos)                 /*!< 0x00380000 */
N#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */
N#define DAC_CR_TSEL2_0              (0x1U << DAC_CR_TSEL2_Pos)                 /*!< 0x00080000 */
N#define DAC_CR_TSEL2_1              (0x2U << DAC_CR_TSEL2_Pos)                 /*!< 0x00100000 */
N#define DAC_CR_TSEL2_2              (0x4U << DAC_CR_TSEL2_Pos)                 /*!< 0x00200000 */
N
N#define DAC_CR_WAVE2_Pos            (22U)                                      
N#define DAC_CR_WAVE2_Msk            (0x3U << DAC_CR_WAVE2_Pos)                 /*!< 0x00C00000 */
N#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */
N#define DAC_CR_WAVE2_0              (0x1U << DAC_CR_WAVE2_Pos)                 /*!< 0x00400000 */
N#define DAC_CR_WAVE2_1              (0x2U << DAC_CR_WAVE2_Pos)                 /*!< 0x00800000 */
N
N#define DAC_CR_MAMP2_Pos            (24U)                                      
N#define DAC_CR_MAMP2_Msk            (0xFU << DAC_CR_MAMP2_Pos)                 /*!< 0x0F000000 */
N#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */
N#define DAC_CR_MAMP2_0              (0x1U << DAC_CR_MAMP2_Pos)                 /*!< 0x01000000 */
N#define DAC_CR_MAMP2_1              (0x2U << DAC_CR_MAMP2_Pos)                 /*!< 0x02000000 */
N#define DAC_CR_MAMP2_2              (0x4U << DAC_CR_MAMP2_Pos)                 /*!< 0x04000000 */
N#define DAC_CR_MAMP2_3              (0x8U << DAC_CR_MAMP2_Pos)                 /*!< 0x08000000 */
N
N#define DAC_CR_DMAEN2_Pos           (28U)                                      
N#define DAC_CR_DMAEN2_Msk           (0x1U << DAC_CR_DMAEN2_Pos)                /*!< 0x10000000 */
N#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          /*!<DAC channel2 DMA enabled */
N#define DAC_CR_DMAUDRIE2_Pos        (29U)                                      
N#define DAC_CR_DMAUDRIE2_Msk        (0x1U << DAC_CR_DMAUDRIE2_Pos)             /*!< 0x20000000 */
N#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       /*!<DAC channel2 DMA underrun interrupt enable*/
N
N/*****************  Bit definition for DAC_SWTRIGR register  ******************/
N#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)                                       
N#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1U << DAC_SWTRIGR_SWTRIG1_Pos)          /*!< 0x00000001 */
N#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    /*!<DAC channel1 software trigger */
N#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)                                       
N#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1U << DAC_SWTRIGR_SWTRIG2_Pos)          /*!< 0x00000002 */
N#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    /*!<DAC channel2 software trigger */
N
N/*****************  Bit definition for DAC_DHR12R1 register  ******************/
N#define DAC_DHR12R1_DACC1DHR_Pos    (0U)                                       
N#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFU << DAC_DHR12R1_DACC1DHR_Pos)       /*!< 0x00000FFF */
N#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12L1 register  ******************/
N#define DAC_DHR12L1_DACC1DHR_Pos    (4U)                                       
N#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFU << DAC_DHR12L1_DACC1DHR_Pos)       /*!< 0x0000FFF0 */
N#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
N
N/******************  Bit definition for DAC_DHR8R1 register  ******************/
N#define DAC_DHR8R1_DACC1DHR_Pos     (0U)                                       
N#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFU << DAC_DHR8R1_DACC1DHR_Pos)         /*!< 0x000000FF */
N#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12R2 register  ******************/
N#define DAC_DHR12R2_DACC2DHR_Pos    (0U)                                       
N#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFU << DAC_DHR12R2_DACC2DHR_Pos)       /*!< 0x00000FFF */
N#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12L2 register  ******************/
N#define DAC_DHR12L2_DACC2DHR_Pos    (4U)                                       
N#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFU << DAC_DHR12L2_DACC2DHR_Pos)       /*!< 0x0000FFF0 */
N#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
N
N/******************  Bit definition for DAC_DHR8R2 register  ******************/
N#define DAC_DHR8R2_DACC2DHR_Pos     (0U)                                       
N#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFU << DAC_DHR8R2_DACC2DHR_Pos)         /*!< 0x000000FF */
N#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12RD register  ******************/
N#define DAC_DHR12RD_DACC1DHR_Pos    (0U)                                       
N#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFU << DAC_DHR12RD_DACC1DHR_Pos)       /*!< 0x00000FFF */
N#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Right aligned data */
N#define DAC_DHR12RD_DACC2DHR_Pos    (16U)                                      
N#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFU << DAC_DHR12RD_DACC2DHR_Pos)       /*!< 0x0FFF0000 */
N#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Right aligned data */
N
N/*****************  Bit definition for DAC_DHR12LD register  ******************/
N#define DAC_DHR12LD_DACC1DHR_Pos    (4U)                                       
N#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFU << DAC_DHR12LD_DACC1DHR_Pos)       /*!< 0x0000FFF0 */
N#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   /*!<DAC channel1 12-bit Left aligned data */
N#define DAC_DHR12LD_DACC2DHR_Pos    (20U)                                      
N#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFU << DAC_DHR12LD_DACC2DHR_Pos)       /*!< 0xFFF00000 */
N#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   /*!<DAC channel2 12-bit Left aligned data */
N
N/******************  Bit definition for DAC_DHR8RD register  ******************/
N#define DAC_DHR8RD_DACC1DHR_Pos     (0U)                                       
N#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFU << DAC_DHR8RD_DACC1DHR_Pos)         /*!< 0x000000FF */
N#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    /*!<DAC channel1 8-bit Right aligned data */
N#define DAC_DHR8RD_DACC2DHR_Pos     (8U)                                       
N#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFU << DAC_DHR8RD_DACC2DHR_Pos)         /*!< 0x0000FF00 */
N#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    /*!<DAC channel2 8-bit Right aligned data */
N
N/*******************  Bit definition for DAC_DOR1 register  *******************/
N#define DAC_DOR1_DACC1DOR_Pos       (0U)                                       
N#define DAC_DOR1_DACC1DOR_Msk       (0xFFFU << DAC_DOR1_DACC1DOR_Pos)          /*!< 0x00000FFF */
N#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      /*!<DAC channel1 data output */
N
N/*******************  Bit definition for DAC_DOR2 register  *******************/
N#define DAC_DOR2_DACC2DOR_Pos       (0U)                                       
N#define DAC_DOR2_DACC2DOR_Msk       (0xFFFU << DAC_DOR2_DACC2DOR_Pos)          /*!< 0x00000FFF */
N#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      /*!<DAC channel2 data output */
N
N/********************  Bit definition for DAC_SR register  ********************/
N#define DAC_SR_DMAUDR1_Pos          (13U)                                      
N#define DAC_SR_DMAUDR1_Msk          (0x1U << DAC_SR_DMAUDR1_Pos)               /*!< 0x00002000 */
N#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         /*!<DAC channel1 DMA underrun flag */
N#define DAC_SR_DMAUDR2_Pos          (29U)                                      
N#define DAC_SR_DMAUDR2_Msk          (0x1U << DAC_SR_DMAUDR2_Pos)               /*!< 0x20000000 */
N#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         /*!<DAC channel2 DMA underrun flag */
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                             DMA Controller                                 */
N/*                                                                            */
N/******************************************************************************/
N/********************  Bits definition for DMA_SxCR register  *****************/
N#define DMA_SxCR_CHSEL_Pos       (25U)                                         
N#define DMA_SxCR_CHSEL_Msk       (0x7U << DMA_SxCR_CHSEL_Pos)                  /*!< 0x0E000000 */
N#define DMA_SxCR_CHSEL           DMA_SxCR_CHSEL_Msk                            
N#define DMA_SxCR_CHSEL_0         0x02000000U                                   
N#define DMA_SxCR_CHSEL_1         0x04000000U                                   
N#define DMA_SxCR_CHSEL_2         0x08000000U                                   
N#define DMA_SxCR_MBURST_Pos      (23U)                                         
N#define DMA_SxCR_MBURST_Msk      (0x3U << DMA_SxCR_MBURST_Pos)                 /*!< 0x01800000 */
N#define DMA_SxCR_MBURST          DMA_SxCR_MBURST_Msk                           
N#define DMA_SxCR_MBURST_0        (0x1U << DMA_SxCR_MBURST_Pos)                 /*!< 0x00800000 */
N#define DMA_SxCR_MBURST_1        (0x2U << DMA_SxCR_MBURST_Pos)                 /*!< 0x01000000 */
N#define DMA_SxCR_PBURST_Pos      (21U)                                         
N#define DMA_SxCR_PBURST_Msk      (0x3U << DMA_SxCR_PBURST_Pos)                 /*!< 0x00600000 */
N#define DMA_SxCR_PBURST          DMA_SxCR_PBURST_Msk                           
N#define DMA_SxCR_PBURST_0        (0x1U << DMA_SxCR_PBURST_Pos)                 /*!< 0x00200000 */
N#define DMA_SxCR_PBURST_1        (0x2U << DMA_SxCR_PBURST_Pos)                 /*!< 0x00400000 */
N#define DMA_SxCR_CT_Pos          (19U)                                         
N#define DMA_SxCR_CT_Msk          (0x1U << DMA_SxCR_CT_Pos)                     /*!< 0x00080000 */
N#define DMA_SxCR_CT              DMA_SxCR_CT_Msk                               
N#define DMA_SxCR_DBM_Pos         (18U)                                         
N#define DMA_SxCR_DBM_Msk         (0x1U << DMA_SxCR_DBM_Pos)                    /*!< 0x00040000 */
N#define DMA_SxCR_DBM             DMA_SxCR_DBM_Msk                              
N#define DMA_SxCR_PL_Pos          (16U)                                         
N#define DMA_SxCR_PL_Msk          (0x3U << DMA_SxCR_PL_Pos)                     /*!< 0x00030000 */
N#define DMA_SxCR_PL              DMA_SxCR_PL_Msk                               
N#define DMA_SxCR_PL_0            (0x1U << DMA_SxCR_PL_Pos)                     /*!< 0x00010000 */
N#define DMA_SxCR_PL_1            (0x2U << DMA_SxCR_PL_Pos)                     /*!< 0x00020000 */
N#define DMA_SxCR_PINCOS_Pos      (15U)                                         
N#define DMA_SxCR_PINCOS_Msk      (0x1U << DMA_SxCR_PINCOS_Pos)                 /*!< 0x00008000 */
N#define DMA_SxCR_PINCOS          DMA_SxCR_PINCOS_Msk                           
N#define DMA_SxCR_MSIZE_Pos       (13U)                                         
N#define DMA_SxCR_MSIZE_Msk       (0x3U << DMA_SxCR_MSIZE_Pos)                  /*!< 0x00006000 */
N#define DMA_SxCR_MSIZE           DMA_SxCR_MSIZE_Msk                            
N#define DMA_SxCR_MSIZE_0         (0x1U << DMA_SxCR_MSIZE_Pos)                  /*!< 0x00002000 */
N#define DMA_SxCR_MSIZE_1         (0x2U << DMA_SxCR_MSIZE_Pos)                  /*!< 0x00004000 */
N#define DMA_SxCR_PSIZE_Pos       (11U)                                         
N#define DMA_SxCR_PSIZE_Msk       (0x3U << DMA_SxCR_PSIZE_Pos)                  /*!< 0x00001800 */
N#define DMA_SxCR_PSIZE           DMA_SxCR_PSIZE_Msk                            
N#define DMA_SxCR_PSIZE_0         (0x1U << DMA_SxCR_PSIZE_Pos)                  /*!< 0x00000800 */
N#define DMA_SxCR_PSIZE_1         (0x2U << DMA_SxCR_PSIZE_Pos)                  /*!< 0x00001000 */
N#define DMA_SxCR_MINC_Pos        (10U)                                         
N#define DMA_SxCR_MINC_Msk        (0x1U << DMA_SxCR_MINC_Pos)                   /*!< 0x00000400 */
N#define DMA_SxCR_MINC            DMA_SxCR_MINC_Msk                             
N#define DMA_SxCR_PINC_Pos        (9U)                                          
N#define DMA_SxCR_PINC_Msk        (0x1U << DMA_SxCR_PINC_Pos)                   /*!< 0x00000200 */
N#define DMA_SxCR_PINC            DMA_SxCR_PINC_Msk                             
N#define DMA_SxCR_CIRC_Pos        (8U)                                          
N#define DMA_SxCR_CIRC_Msk        (0x1U << DMA_SxCR_CIRC_Pos)                   /*!< 0x00000100 */
N#define DMA_SxCR_CIRC            DMA_SxCR_CIRC_Msk                             
N#define DMA_SxCR_DIR_Pos         (6U)                                          
N#define DMA_SxCR_DIR_Msk         (0x3U << DMA_SxCR_DIR_Pos)                    /*!< 0x000000C0 */
N#define DMA_SxCR_DIR             DMA_SxCR_DIR_Msk                              
N#define DMA_SxCR_DIR_0           (0x1U << DMA_SxCR_DIR_Pos)                    /*!< 0x00000040 */
N#define DMA_SxCR_DIR_1           (0x2U << DMA_SxCR_DIR_Pos)                    /*!< 0x00000080 */
N#define DMA_SxCR_PFCTRL_Pos      (5U)                                          
N#define DMA_SxCR_PFCTRL_Msk      (0x1U << DMA_SxCR_PFCTRL_Pos)                 /*!< 0x00000020 */
N#define DMA_SxCR_PFCTRL          DMA_SxCR_PFCTRL_Msk                           
N#define DMA_SxCR_TCIE_Pos        (4U)                                          
N#define DMA_SxCR_TCIE_Msk        (0x1U << DMA_SxCR_TCIE_Pos)                   /*!< 0x00000010 */
N#define DMA_SxCR_TCIE            DMA_SxCR_TCIE_Msk                             
N#define DMA_SxCR_HTIE_Pos        (3U)                                          
N#define DMA_SxCR_HTIE_Msk        (0x1U << DMA_SxCR_HTIE_Pos)                   /*!< 0x00000008 */
N#define DMA_SxCR_HTIE            DMA_SxCR_HTIE_Msk                             
N#define DMA_SxCR_TEIE_Pos        (2U)                                          
N#define DMA_SxCR_TEIE_Msk        (0x1U << DMA_SxCR_TEIE_Pos)                   /*!< 0x00000004 */
N#define DMA_SxCR_TEIE            DMA_SxCR_TEIE_Msk                             
N#define DMA_SxCR_DMEIE_Pos       (1U)                                          
N#define DMA_SxCR_DMEIE_Msk       (0x1U << DMA_SxCR_DMEIE_Pos)                  /*!< 0x00000002 */
N#define DMA_SxCR_DMEIE           DMA_SxCR_DMEIE_Msk                            
N#define DMA_SxCR_EN_Pos          (0U)                                          
N#define DMA_SxCR_EN_Msk          (0x1U << DMA_SxCR_EN_Pos)                     /*!< 0x00000001 */
N#define DMA_SxCR_EN              DMA_SxCR_EN_Msk                               
N
N/* Legacy defines */
N#define DMA_SxCR_ACK_Pos         (20U)                                         
N#define DMA_SxCR_ACK_Msk         (0x1U << DMA_SxCR_ACK_Pos)                    /*!< 0x00100000 */
N#define DMA_SxCR_ACK             DMA_SxCR_ACK_Msk                              
N
N/********************  Bits definition for DMA_SxCNDTR register  **************/
N#define DMA_SxNDT_Pos            (0U)                                          
N#define DMA_SxNDT_Msk            (0xFFFFU << DMA_SxNDT_Pos)                    /*!< 0x0000FFFF */
N#define DMA_SxNDT                DMA_SxNDT_Msk                                 
N#define DMA_SxNDT_0              (0x0001U << DMA_SxNDT_Pos)                    /*!< 0x00000001 */
N#define DMA_SxNDT_1              (0x0002U << DMA_SxNDT_Pos)                    /*!< 0x00000002 */
N#define DMA_SxNDT_2              (0x0004U << DMA_SxNDT_Pos)                    /*!< 0x00000004 */
N#define DMA_SxNDT_3              (0x0008U << DMA_SxNDT_Pos)                    /*!< 0x00000008 */
N#define DMA_SxNDT_4              (0x0010U << DMA_SxNDT_Pos)                    /*!< 0x00000010 */
N#define DMA_SxNDT_5              (0x0020U << DMA_SxNDT_Pos)                    /*!< 0x00000020 */
N#define DMA_SxNDT_6              (0x0040U << DMA_SxNDT_Pos)                    /*!< 0x00000040 */
N#define DMA_SxNDT_7              (0x0080U << DMA_SxNDT_Pos)                    /*!< 0x00000080 */
N#define DMA_SxNDT_8              (0x0100U << DMA_SxNDT_Pos)                    /*!< 0x00000100 */
N#define DMA_SxNDT_9              (0x0200U << DMA_SxNDT_Pos)                    /*!< 0x00000200 */
N#define DMA_SxNDT_10             (0x0400U << DMA_SxNDT_Pos)                    /*!< 0x00000400 */
N#define DMA_SxNDT_11             (0x0800U << DMA_SxNDT_Pos)                    /*!< 0x00000800 */
N#define DMA_SxNDT_12             (0x1000U << DMA_SxNDT_Pos)                    /*!< 0x00001000 */
N#define DMA_SxNDT_13             (0x2000U << DMA_SxNDT_Pos)                    /*!< 0x00002000 */
N#define DMA_SxNDT_14             (0x4000U << DMA_SxNDT_Pos)                    /*!< 0x00004000 */
N#define DMA_SxNDT_15             (0x8000U << DMA_SxNDT_Pos)                    /*!< 0x00008000 */
N
N/********************  Bits definition for DMA_SxFCR register  ****************/ 
N#define DMA_SxFCR_FEIE_Pos       (7U)                                          
N#define DMA_SxFCR_FEIE_Msk       (0x1U << DMA_SxFCR_FEIE_Pos)                  /*!< 0x00000080 */
N#define DMA_SxFCR_FEIE           DMA_SxFCR_FEIE_Msk                            
N#define DMA_SxFCR_FS_Pos         (3U)                                          
N#define DMA_SxFCR_FS_Msk         (0x7U << DMA_SxFCR_FS_Pos)                    /*!< 0x00000038 */
N#define DMA_SxFCR_FS             DMA_SxFCR_FS_Msk                              
N#define DMA_SxFCR_FS_0           (0x1U << DMA_SxFCR_FS_Pos)                    /*!< 0x00000008 */
N#define DMA_SxFCR_FS_1           (0x2U << DMA_SxFCR_FS_Pos)                    /*!< 0x00000010 */
N#define DMA_SxFCR_FS_2           (0x4U << DMA_SxFCR_FS_Pos)                    /*!< 0x00000020 */
N#define DMA_SxFCR_DMDIS_Pos      (2U)                                          
N#define DMA_SxFCR_DMDIS_Msk      (0x1U << DMA_SxFCR_DMDIS_Pos)                 /*!< 0x00000004 */
N#define DMA_SxFCR_DMDIS          DMA_SxFCR_DMDIS_Msk                           
N#define DMA_SxFCR_FTH_Pos        (0U)                                          
N#define DMA_SxFCR_FTH_Msk        (0x3U << DMA_SxFCR_FTH_Pos)                   /*!< 0x00000003 */
N#define DMA_SxFCR_FTH            DMA_SxFCR_FTH_Msk                             
N#define DMA_SxFCR_FTH_0          (0x1U << DMA_SxFCR_FTH_Pos)                   /*!< 0x00000001 */
N#define DMA_SxFCR_FTH_1          (0x2U << DMA_SxFCR_FTH_Pos)                   /*!< 0x00000002 */
N
N/********************  Bits definition for DMA_LISR register  *****************/ 
N#define DMA_LISR_TCIF3_Pos       (27U)                                         
N#define DMA_LISR_TCIF3_Msk       (0x1U << DMA_LISR_TCIF3_Pos)                  /*!< 0x08000000 */
N#define DMA_LISR_TCIF3           DMA_LISR_TCIF3_Msk                            
N#define DMA_LISR_HTIF3_Pos       (26U)                                         
N#define DMA_LISR_HTIF3_Msk       (0x1U << DMA_LISR_HTIF3_Pos)                  /*!< 0x04000000 */
N#define DMA_LISR_HTIF3           DMA_LISR_HTIF3_Msk                            
N#define DMA_LISR_TEIF3_Pos       (25U)                                         
N#define DMA_LISR_TEIF3_Msk       (0x1U << DMA_LISR_TEIF3_Pos)                  /*!< 0x02000000 */
N#define DMA_LISR_TEIF3           DMA_LISR_TEIF3_Msk                            
N#define DMA_LISR_DMEIF3_Pos      (24U)                                         
N#define DMA_LISR_DMEIF3_Msk      (0x1U << DMA_LISR_DMEIF3_Pos)                 /*!< 0x01000000 */
N#define DMA_LISR_DMEIF3          DMA_LISR_DMEIF3_Msk                           
N#define DMA_LISR_FEIF3_Pos       (22U)                                         
N#define DMA_LISR_FEIF3_Msk       (0x1U << DMA_LISR_FEIF3_Pos)                  /*!< 0x00400000 */
N#define DMA_LISR_FEIF3           DMA_LISR_FEIF3_Msk                            
N#define DMA_LISR_TCIF2_Pos       (21U)                                         
N#define DMA_LISR_TCIF2_Msk       (0x1U << DMA_LISR_TCIF2_Pos)                  /*!< 0x00200000 */
N#define DMA_LISR_TCIF2           DMA_LISR_TCIF2_Msk                            
N#define DMA_LISR_HTIF2_Pos       (20U)                                         
N#define DMA_LISR_HTIF2_Msk       (0x1U << DMA_LISR_HTIF2_Pos)                  /*!< 0x00100000 */
N#define DMA_LISR_HTIF2           DMA_LISR_HTIF2_Msk                            
N#define DMA_LISR_TEIF2_Pos       (19U)                                         
N#define DMA_LISR_TEIF2_Msk       (0x1U << DMA_LISR_TEIF2_Pos)                  /*!< 0x00080000 */
N#define DMA_LISR_TEIF2           DMA_LISR_TEIF2_Msk                            
N#define DMA_LISR_DMEIF2_Pos      (18U)                                         
N#define DMA_LISR_DMEIF2_Msk      (0x1U << DMA_LISR_DMEIF2_Pos)                 /*!< 0x00040000 */
N#define DMA_LISR_DMEIF2          DMA_LISR_DMEIF2_Msk                           
N#define DMA_LISR_FEIF2_Pos       (16U)                                         
N#define DMA_LISR_FEIF2_Msk       (0x1U << DMA_LISR_FEIF2_Pos)                  /*!< 0x00010000 */
N#define DMA_LISR_FEIF2           DMA_LISR_FEIF2_Msk                            
N#define DMA_LISR_TCIF1_Pos       (11U)                                         
N#define DMA_LISR_TCIF1_Msk       (0x1U << DMA_LISR_TCIF1_Pos)                  /*!< 0x00000800 */
N#define DMA_LISR_TCIF1           DMA_LISR_TCIF1_Msk                            
N#define DMA_LISR_HTIF1_Pos       (10U)                                         
N#define DMA_LISR_HTIF1_Msk       (0x1U << DMA_LISR_HTIF1_Pos)                  /*!< 0x00000400 */
N#define DMA_LISR_HTIF1           DMA_LISR_HTIF1_Msk                            
N#define DMA_LISR_TEIF1_Pos       (9U)                                          
N#define DMA_LISR_TEIF1_Msk       (0x1U << DMA_LISR_TEIF1_Pos)                  /*!< 0x00000200 */
N#define DMA_LISR_TEIF1           DMA_LISR_TEIF1_Msk                            
N#define DMA_LISR_DMEIF1_Pos      (8U)                                          
N#define DMA_LISR_DMEIF1_Msk      (0x1U << DMA_LISR_DMEIF1_Pos)                 /*!< 0x00000100 */
N#define DMA_LISR_DMEIF1          DMA_LISR_DMEIF1_Msk                           
N#define DMA_LISR_FEIF1_Pos       (6U)                                          
N#define DMA_LISR_FEIF1_Msk       (0x1U << DMA_LISR_FEIF1_Pos)                  /*!< 0x00000040 */
N#define DMA_LISR_FEIF1           DMA_LISR_FEIF1_Msk                            
N#define DMA_LISR_TCIF0_Pos       (5U)                                          
N#define DMA_LISR_TCIF0_Msk       (0x1U << DMA_LISR_TCIF0_Pos)                  /*!< 0x00000020 */
N#define DMA_LISR_TCIF0           DMA_LISR_TCIF0_Msk                            
N#define DMA_LISR_HTIF0_Pos       (4U)                                          
N#define DMA_LISR_HTIF0_Msk       (0x1U << DMA_LISR_HTIF0_Pos)                  /*!< 0x00000010 */
N#define DMA_LISR_HTIF0           DMA_LISR_HTIF0_Msk                            
N#define DMA_LISR_TEIF0_Pos       (3U)                                          
N#define DMA_LISR_TEIF0_Msk       (0x1U << DMA_LISR_TEIF0_Pos)                  /*!< 0x00000008 */
N#define DMA_LISR_TEIF0           DMA_LISR_TEIF0_Msk                            
N#define DMA_LISR_DMEIF0_Pos      (2U)                                          
N#define DMA_LISR_DMEIF0_Msk      (0x1U << DMA_LISR_DMEIF0_Pos)                 /*!< 0x00000004 */
N#define DMA_LISR_DMEIF0          DMA_LISR_DMEIF0_Msk                           
N#define DMA_LISR_FEIF0_Pos       (0U)                                          
N#define DMA_LISR_FEIF0_Msk       (0x1U << DMA_LISR_FEIF0_Pos)                  /*!< 0x00000001 */
N#define DMA_LISR_FEIF0           DMA_LISR_FEIF0_Msk                            
N
N/********************  Bits definition for DMA_HISR register  *****************/ 
N#define DMA_HISR_TCIF7_Pos       (27U)                                         
N#define DMA_HISR_TCIF7_Msk       (0x1U << DMA_HISR_TCIF7_Pos)                  /*!< 0x08000000 */
N#define DMA_HISR_TCIF7           DMA_HISR_TCIF7_Msk                            
N#define DMA_HISR_HTIF7_Pos       (26U)                                         
N#define DMA_HISR_HTIF7_Msk       (0x1U << DMA_HISR_HTIF7_Pos)                  /*!< 0x04000000 */
N#define DMA_HISR_HTIF7           DMA_HISR_HTIF7_Msk                            
N#define DMA_HISR_TEIF7_Pos       (25U)                                         
N#define DMA_HISR_TEIF7_Msk       (0x1U << DMA_HISR_TEIF7_Pos)                  /*!< 0x02000000 */
N#define DMA_HISR_TEIF7           DMA_HISR_TEIF7_Msk                            
N#define DMA_HISR_DMEIF7_Pos      (24U)                                         
N#define DMA_HISR_DMEIF7_Msk      (0x1U << DMA_HISR_DMEIF7_Pos)                 /*!< 0x01000000 */
N#define DMA_HISR_DMEIF7          DMA_HISR_DMEIF7_Msk                           
N#define DMA_HISR_FEIF7_Pos       (22U)                                         
N#define DMA_HISR_FEIF7_Msk       (0x1U << DMA_HISR_FEIF7_Pos)                  /*!< 0x00400000 */
N#define DMA_HISR_FEIF7           DMA_HISR_FEIF7_Msk                            
N#define DMA_HISR_TCIF6_Pos       (21U)                                         
N#define DMA_HISR_TCIF6_Msk       (0x1U << DMA_HISR_TCIF6_Pos)                  /*!< 0x00200000 */
N#define DMA_HISR_TCIF6           DMA_HISR_TCIF6_Msk                            
N#define DMA_HISR_HTIF6_Pos       (20U)                                         
N#define DMA_HISR_HTIF6_Msk       (0x1U << DMA_HISR_HTIF6_Pos)                  /*!< 0x00100000 */
N#define DMA_HISR_HTIF6           DMA_HISR_HTIF6_Msk                            
N#define DMA_HISR_TEIF6_Pos       (19U)                                         
N#define DMA_HISR_TEIF6_Msk       (0x1U << DMA_HISR_TEIF6_Pos)                  /*!< 0x00080000 */
N#define DMA_HISR_TEIF6           DMA_HISR_TEIF6_Msk                            
N#define DMA_HISR_DMEIF6_Pos      (18U)                                         
N#define DMA_HISR_DMEIF6_Msk      (0x1U << DMA_HISR_DMEIF6_Pos)                 /*!< 0x00040000 */
N#define DMA_HISR_DMEIF6          DMA_HISR_DMEIF6_Msk                           
N#define DMA_HISR_FEIF6_Pos       (16U)                                         
N#define DMA_HISR_FEIF6_Msk       (0x1U << DMA_HISR_FEIF6_Pos)                  /*!< 0x00010000 */
N#define DMA_HISR_FEIF6           DMA_HISR_FEIF6_Msk                            
N#define DMA_HISR_TCIF5_Pos       (11U)                                         
N#define DMA_HISR_TCIF5_Msk       (0x1U << DMA_HISR_TCIF5_Pos)                  /*!< 0x00000800 */
N#define DMA_HISR_TCIF5           DMA_HISR_TCIF5_Msk                            
N#define DMA_HISR_HTIF5_Pos       (10U)                                         
N#define DMA_HISR_HTIF5_Msk       (0x1U << DMA_HISR_HTIF5_Pos)                  /*!< 0x00000400 */
N#define DMA_HISR_HTIF5           DMA_HISR_HTIF5_Msk                            
N#define DMA_HISR_TEIF5_Pos       (9U)                                          
N#define DMA_HISR_TEIF5_Msk       (0x1U << DMA_HISR_TEIF5_Pos)                  /*!< 0x00000200 */
N#define DMA_HISR_TEIF5           DMA_HISR_TEIF5_Msk                            
N#define DMA_HISR_DMEIF5_Pos      (8U)                                          
N#define DMA_HISR_DMEIF5_Msk      (0x1U << DMA_HISR_DMEIF5_Pos)                 /*!< 0x00000100 */
N#define DMA_HISR_DMEIF5          DMA_HISR_DMEIF5_Msk                           
N#define DMA_HISR_FEIF5_Pos       (6U)                                          
N#define DMA_HISR_FEIF5_Msk       (0x1U << DMA_HISR_FEIF5_Pos)                  /*!< 0x00000040 */
N#define DMA_HISR_FEIF5           DMA_HISR_FEIF5_Msk                            
N#define DMA_HISR_TCIF4_Pos       (5U)                                          
N#define DMA_HISR_TCIF4_Msk       (0x1U << DMA_HISR_TCIF4_Pos)                  /*!< 0x00000020 */
N#define DMA_HISR_TCIF4           DMA_HISR_TCIF4_Msk                            
N#define DMA_HISR_HTIF4_Pos       (4U)                                          
N#define DMA_HISR_HTIF4_Msk       (0x1U << DMA_HISR_HTIF4_Pos)                  /*!< 0x00000010 */
N#define DMA_HISR_HTIF4           DMA_HISR_HTIF4_Msk                            
N#define DMA_HISR_TEIF4_Pos       (3U)                                          
N#define DMA_HISR_TEIF4_Msk       (0x1U << DMA_HISR_TEIF4_Pos)                  /*!< 0x00000008 */
N#define DMA_HISR_TEIF4           DMA_HISR_TEIF4_Msk                            
N#define DMA_HISR_DMEIF4_Pos      (2U)                                          
N#define DMA_HISR_DMEIF4_Msk      (0x1U << DMA_HISR_DMEIF4_Pos)                 /*!< 0x00000004 */
N#define DMA_HISR_DMEIF4          DMA_HISR_DMEIF4_Msk                           
N#define DMA_HISR_FEIF4_Pos       (0U)                                          
N#define DMA_HISR_FEIF4_Msk       (0x1U << DMA_HISR_FEIF4_Pos)                  /*!< 0x00000001 */
N#define DMA_HISR_FEIF4           DMA_HISR_FEIF4_Msk                            
N
N/********************  Bits definition for DMA_LIFCR register  ****************/ 
N#define DMA_LIFCR_CTCIF3_Pos     (27U)                                         
N#define DMA_LIFCR_CTCIF3_Msk     (0x1U << DMA_LIFCR_CTCIF3_Pos)                /*!< 0x08000000 */
N#define DMA_LIFCR_CTCIF3         DMA_LIFCR_CTCIF3_Msk                          
N#define DMA_LIFCR_CHTIF3_Pos     (26U)                                         
N#define DMA_LIFCR_CHTIF3_Msk     (0x1U << DMA_LIFCR_CHTIF3_Pos)                /*!< 0x04000000 */
N#define DMA_LIFCR_CHTIF3         DMA_LIFCR_CHTIF3_Msk                          
N#define DMA_LIFCR_CTEIF3_Pos     (25U)                                         
N#define DMA_LIFCR_CTEIF3_Msk     (0x1U << DMA_LIFCR_CTEIF3_Pos)                /*!< 0x02000000 */
N#define DMA_LIFCR_CTEIF3         DMA_LIFCR_CTEIF3_Msk                          
N#define DMA_LIFCR_CDMEIF3_Pos    (24U)                                         
N#define DMA_LIFCR_CDMEIF3_Msk    (0x1U << DMA_LIFCR_CDMEIF3_Pos)               /*!< 0x01000000 */
N#define DMA_LIFCR_CDMEIF3        DMA_LIFCR_CDMEIF3_Msk                         
N#define DMA_LIFCR_CFEIF3_Pos     (22U)                                         
N#define DMA_LIFCR_CFEIF3_Msk     (0x1U << DMA_LIFCR_CFEIF3_Pos)                /*!< 0x00400000 */
N#define DMA_LIFCR_CFEIF3         DMA_LIFCR_CFEIF3_Msk                          
N#define DMA_LIFCR_CTCIF2_Pos     (21U)                                         
N#define DMA_LIFCR_CTCIF2_Msk     (0x1U << DMA_LIFCR_CTCIF2_Pos)                /*!< 0x00200000 */
N#define DMA_LIFCR_CTCIF2         DMA_LIFCR_CTCIF2_Msk                          
N#define DMA_LIFCR_CHTIF2_Pos     (20U)                                         
N#define DMA_LIFCR_CHTIF2_Msk     (0x1U << DMA_LIFCR_CHTIF2_Pos)                /*!< 0x00100000 */
N#define DMA_LIFCR_CHTIF2         DMA_LIFCR_CHTIF2_Msk                          
N#define DMA_LIFCR_CTEIF2_Pos     (19U)                                         
N#define DMA_LIFCR_CTEIF2_Msk     (0x1U << DMA_LIFCR_CTEIF2_Pos)                /*!< 0x00080000 */
N#define DMA_LIFCR_CTEIF2         DMA_LIFCR_CTEIF2_Msk                          
N#define DMA_LIFCR_CDMEIF2_Pos    (18U)                                         
N#define DMA_LIFCR_CDMEIF2_Msk    (0x1U << DMA_LIFCR_CDMEIF2_Pos)               /*!< 0x00040000 */
N#define DMA_LIFCR_CDMEIF2        DMA_LIFCR_CDMEIF2_Msk                         
N#define DMA_LIFCR_CFEIF2_Pos     (16U)                                         
N#define DMA_LIFCR_CFEIF2_Msk     (0x1U << DMA_LIFCR_CFEIF2_Pos)                /*!< 0x00010000 */
N#define DMA_LIFCR_CFEIF2         DMA_LIFCR_CFEIF2_Msk                          
N#define DMA_LIFCR_CTCIF1_Pos     (11U)                                         
N#define DMA_LIFCR_CTCIF1_Msk     (0x1U << DMA_LIFCR_CTCIF1_Pos)                /*!< 0x00000800 */
N#define DMA_LIFCR_CTCIF1         DMA_LIFCR_CTCIF1_Msk                          
N#define DMA_LIFCR_CHTIF1_Pos     (10U)                                         
N#define DMA_LIFCR_CHTIF1_Msk     (0x1U << DMA_LIFCR_CHTIF1_Pos)                /*!< 0x00000400 */
N#define DMA_LIFCR_CHTIF1         DMA_LIFCR_CHTIF1_Msk                          
N#define DMA_LIFCR_CTEIF1_Pos     (9U)                                          
N#define DMA_LIFCR_CTEIF1_Msk     (0x1U << DMA_LIFCR_CTEIF1_Pos)                /*!< 0x00000200 */
N#define DMA_LIFCR_CTEIF1         DMA_LIFCR_CTEIF1_Msk                          
N#define DMA_LIFCR_CDMEIF1_Pos    (8U)                                          
N#define DMA_LIFCR_CDMEIF1_Msk    (0x1U << DMA_LIFCR_CDMEIF1_Pos)               /*!< 0x00000100 */
N#define DMA_LIFCR_CDMEIF1        DMA_LIFCR_CDMEIF1_Msk                         
N#define DMA_LIFCR_CFEIF1_Pos     (6U)                                          
N#define DMA_LIFCR_CFEIF1_Msk     (0x1U << DMA_LIFCR_CFEIF1_Pos)                /*!< 0x00000040 */
N#define DMA_LIFCR_CFEIF1         DMA_LIFCR_CFEIF1_Msk                          
N#define DMA_LIFCR_CTCIF0_Pos     (5U)                                          
N#define DMA_LIFCR_CTCIF0_Msk     (0x1U << DMA_LIFCR_CTCIF0_Pos)                /*!< 0x00000020 */
N#define DMA_LIFCR_CTCIF0         DMA_LIFCR_CTCIF0_Msk                          
N#define DMA_LIFCR_CHTIF0_Pos     (4U)                                          
N#define DMA_LIFCR_CHTIF0_Msk     (0x1U << DMA_LIFCR_CHTIF0_Pos)                /*!< 0x00000010 */
N#define DMA_LIFCR_CHTIF0         DMA_LIFCR_CHTIF0_Msk                          
N#define DMA_LIFCR_CTEIF0_Pos     (3U)                                          
N#define DMA_LIFCR_CTEIF0_Msk     (0x1U << DMA_LIFCR_CTEIF0_Pos)                /*!< 0x00000008 */
N#define DMA_LIFCR_CTEIF0         DMA_LIFCR_CTEIF0_Msk                          
N#define DMA_LIFCR_CDMEIF0_Pos    (2U)                                          
N#define DMA_LIFCR_CDMEIF0_Msk    (0x1U << DMA_LIFCR_CDMEIF0_Pos)               /*!< 0x00000004 */
N#define DMA_LIFCR_CDMEIF0        DMA_LIFCR_CDMEIF0_Msk                         
N#define DMA_LIFCR_CFEIF0_Pos     (0U)                                          
N#define DMA_LIFCR_CFEIF0_Msk     (0x1U << DMA_LIFCR_CFEIF0_Pos)                /*!< 0x00000001 */
N#define DMA_LIFCR_CFEIF0         DMA_LIFCR_CFEIF0_Msk                          
N
N/********************  Bits definition for DMA_HIFCR  register  ****************/ 
N#define DMA_HIFCR_CTCIF7_Pos     (27U)                                         
N#define DMA_HIFCR_CTCIF7_Msk     (0x1U << DMA_HIFCR_CTCIF7_Pos)                /*!< 0x08000000 */
N#define DMA_HIFCR_CTCIF7         DMA_HIFCR_CTCIF7_Msk                          
N#define DMA_HIFCR_CHTIF7_Pos     (26U)                                         
N#define DMA_HIFCR_CHTIF7_Msk     (0x1U << DMA_HIFCR_CHTIF7_Pos)                /*!< 0x04000000 */
N#define DMA_HIFCR_CHTIF7         DMA_HIFCR_CHTIF7_Msk                          
N#define DMA_HIFCR_CTEIF7_Pos     (25U)                                         
N#define DMA_HIFCR_CTEIF7_Msk     (0x1U << DMA_HIFCR_CTEIF7_Pos)                /*!< 0x02000000 */
N#define DMA_HIFCR_CTEIF7         DMA_HIFCR_CTEIF7_Msk                          
N#define DMA_HIFCR_CDMEIF7_Pos    (24U)                                         
N#define DMA_HIFCR_CDMEIF7_Msk    (0x1U << DMA_HIFCR_CDMEIF7_Pos)               /*!< 0x01000000 */
N#define DMA_HIFCR_CDMEIF7        DMA_HIFCR_CDMEIF7_Msk                         
N#define DMA_HIFCR_CFEIF7_Pos     (22U)                                         
N#define DMA_HIFCR_CFEIF7_Msk     (0x1U << DMA_HIFCR_CFEIF7_Pos)                /*!< 0x00400000 */
N#define DMA_HIFCR_CFEIF7         DMA_HIFCR_CFEIF7_Msk                          
N#define DMA_HIFCR_CTCIF6_Pos     (21U)                                         
N#define DMA_HIFCR_CTCIF6_Msk     (0x1U << DMA_HIFCR_CTCIF6_Pos)                /*!< 0x00200000 */
N#define DMA_HIFCR_CTCIF6         DMA_HIFCR_CTCIF6_Msk                          
N#define DMA_HIFCR_CHTIF6_Pos     (20U)                                         
N#define DMA_HIFCR_CHTIF6_Msk     (0x1U << DMA_HIFCR_CHTIF6_Pos)                /*!< 0x00100000 */
N#define DMA_HIFCR_CHTIF6         DMA_HIFCR_CHTIF6_Msk                          
N#define DMA_HIFCR_CTEIF6_Pos     (19U)                                         
N#define DMA_HIFCR_CTEIF6_Msk     (0x1U << DMA_HIFCR_CTEIF6_Pos)                /*!< 0x00080000 */
N#define DMA_HIFCR_CTEIF6         DMA_HIFCR_CTEIF6_Msk                          
N#define DMA_HIFCR_CDMEIF6_Pos    (18U)                                         
N#define DMA_HIFCR_CDMEIF6_Msk    (0x1U << DMA_HIFCR_CDMEIF6_Pos)               /*!< 0x00040000 */
N#define DMA_HIFCR_CDMEIF6        DMA_HIFCR_CDMEIF6_Msk                         
N#define DMA_HIFCR_CFEIF6_Pos     (16U)                                         
N#define DMA_HIFCR_CFEIF6_Msk     (0x1U << DMA_HIFCR_CFEIF6_Pos)                /*!< 0x00010000 */
N#define DMA_HIFCR_CFEIF6         DMA_HIFCR_CFEIF6_Msk                          
N#define DMA_HIFCR_CTCIF5_Pos     (11U)                                         
N#define DMA_HIFCR_CTCIF5_Msk     (0x1U << DMA_HIFCR_CTCIF5_Pos)                /*!< 0x00000800 */
N#define DMA_HIFCR_CTCIF5         DMA_HIFCR_CTCIF5_Msk                          
N#define DMA_HIFCR_CHTIF5_Pos     (10U)                                         
N#define DMA_HIFCR_CHTIF5_Msk     (0x1U << DMA_HIFCR_CHTIF5_Pos)                /*!< 0x00000400 */
N#define DMA_HIFCR_CHTIF5         DMA_HIFCR_CHTIF5_Msk                          
N#define DMA_HIFCR_CTEIF5_Pos     (9U)                                          
N#define DMA_HIFCR_CTEIF5_Msk     (0x1U << DMA_HIFCR_CTEIF5_Pos)                /*!< 0x00000200 */
N#define DMA_HIFCR_CTEIF5         DMA_HIFCR_CTEIF5_Msk                          
N#define DMA_HIFCR_CDMEIF5_Pos    (8U)                                          
N#define DMA_HIFCR_CDMEIF5_Msk    (0x1U << DMA_HIFCR_CDMEIF5_Pos)               /*!< 0x00000100 */
N#define DMA_HIFCR_CDMEIF5        DMA_HIFCR_CDMEIF5_Msk                         
N#define DMA_HIFCR_CFEIF5_Pos     (6U)                                          
N#define DMA_HIFCR_CFEIF5_Msk     (0x1U << DMA_HIFCR_CFEIF5_Pos)                /*!< 0x00000040 */
N#define DMA_HIFCR_CFEIF5         DMA_HIFCR_CFEIF5_Msk                          
N#define DMA_HIFCR_CTCIF4_Pos     (5U)                                          
N#define DMA_HIFCR_CTCIF4_Msk     (0x1U << DMA_HIFCR_CTCIF4_Pos)                /*!< 0x00000020 */
N#define DMA_HIFCR_CTCIF4         DMA_HIFCR_CTCIF4_Msk                          
N#define DMA_HIFCR_CHTIF4_Pos     (4U)                                          
N#define DMA_HIFCR_CHTIF4_Msk     (0x1U << DMA_HIFCR_CHTIF4_Pos)                /*!< 0x00000010 */
N#define DMA_HIFCR_CHTIF4         DMA_HIFCR_CHTIF4_Msk                          
N#define DMA_HIFCR_CTEIF4_Pos     (3U)                                          
N#define DMA_HIFCR_CTEIF4_Msk     (0x1U << DMA_HIFCR_CTEIF4_Pos)                /*!< 0x00000008 */
N#define DMA_HIFCR_CTEIF4         DMA_HIFCR_CTEIF4_Msk                          
N#define DMA_HIFCR_CDMEIF4_Pos    (2U)                                          
N#define DMA_HIFCR_CDMEIF4_Msk    (0x1U << DMA_HIFCR_CDMEIF4_Pos)               /*!< 0x00000004 */
N#define DMA_HIFCR_CDMEIF4        DMA_HIFCR_CDMEIF4_Msk                         
N#define DMA_HIFCR_CFEIF4_Pos     (0U)                                          
N#define DMA_HIFCR_CFEIF4_Msk     (0x1U << DMA_HIFCR_CFEIF4_Pos)                /*!< 0x00000001 */
N#define DMA_HIFCR_CFEIF4         DMA_HIFCR_CFEIF4_Msk                          
N
N/******************  Bit definition for DMA_SxPAR register  ********************/
N#define DMA_SxPAR_PA_Pos         (0U)                                          
N#define DMA_SxPAR_PA_Msk         (0xFFFFFFFFU << DMA_SxPAR_PA_Pos)             /*!< 0xFFFFFFFF */
N#define DMA_SxPAR_PA             DMA_SxPAR_PA_Msk                              /*!< Peripheral Address */
N
N/******************  Bit definition for DMA_SxM0AR register  ********************/
N#define DMA_SxM0AR_M0A_Pos       (0U)                                          
N#define DMA_SxM0AR_M0A_Msk       (0xFFFFFFFFU << DMA_SxM0AR_M0A_Pos)           /*!< 0xFFFFFFFF */
N#define DMA_SxM0AR_M0A           DMA_SxM0AR_M0A_Msk                            /*!< Memory Address */
N
N/******************  Bit definition for DMA_SxM1AR register  ********************/
N#define DMA_SxM1AR_M1A_Pos       (0U)                                          
N#define DMA_SxM1AR_M1A_Msk       (0xFFFFFFFFU << DMA_SxM1AR_M1A_Pos)           /*!< 0xFFFFFFFF */
N#define DMA_SxM1AR_M1A           DMA_SxM1AR_M1A_Msk                            /*!< Memory Address */
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                    External Interrupt/Event Controller                     */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bit definition for EXTI_IMR register  *******************/
N#define EXTI_IMR_MR0_Pos          (0U)                                         
N#define EXTI_IMR_MR0_Msk          (0x1U << EXTI_IMR_MR0_Pos)                   /*!< 0x00000001 */
N#define EXTI_IMR_MR0              EXTI_IMR_MR0_Msk                             /*!< Interrupt Mask on line 0 */
N#define EXTI_IMR_MR1_Pos          (1U)                                         
N#define EXTI_IMR_MR1_Msk          (0x1U << EXTI_IMR_MR1_Pos)                   /*!< 0x00000002 */
N#define EXTI_IMR_MR1              EXTI_IMR_MR1_Msk                             /*!< Interrupt Mask on line 1 */
N#define EXTI_IMR_MR2_Pos          (2U)                                         
N#define EXTI_IMR_MR2_Msk          (0x1U << EXTI_IMR_MR2_Pos)                   /*!< 0x00000004 */
N#define EXTI_IMR_MR2              EXTI_IMR_MR2_Msk                             /*!< Interrupt Mask on line 2 */
N#define EXTI_IMR_MR3_Pos          (3U)                                         
N#define EXTI_IMR_MR3_Msk          (0x1U << EXTI_IMR_MR3_Pos)                   /*!< 0x00000008 */
N#define EXTI_IMR_MR3              EXTI_IMR_MR3_Msk                             /*!< Interrupt Mask on line 3 */
N#define EXTI_IMR_MR4_Pos          (4U)                                         
N#define EXTI_IMR_MR4_Msk          (0x1U << EXTI_IMR_MR4_Pos)                   /*!< 0x00000010 */
N#define EXTI_IMR_MR4              EXTI_IMR_MR4_Msk                             /*!< Interrupt Mask on line 4 */
N#define EXTI_IMR_MR5_Pos          (5U)                                         
N#define EXTI_IMR_MR5_Msk          (0x1U << EXTI_IMR_MR5_Pos)                   /*!< 0x00000020 */
N#define EXTI_IMR_MR5              EXTI_IMR_MR5_Msk                             /*!< Interrupt Mask on line 5 */
N#define EXTI_IMR_MR6_Pos          (6U)                                         
N#define EXTI_IMR_MR6_Msk          (0x1U << EXTI_IMR_MR6_Pos)                   /*!< 0x00000040 */
N#define EXTI_IMR_MR6              EXTI_IMR_MR6_Msk                             /*!< Interrupt Mask on line 6 */
N#define EXTI_IMR_MR7_Pos          (7U)                                         
N#define EXTI_IMR_MR7_Msk          (0x1U << EXTI_IMR_MR7_Pos)                   /*!< 0x00000080 */
N#define EXTI_IMR_MR7              EXTI_IMR_MR7_Msk                             /*!< Interrupt Mask on line 7 */
N#define EXTI_IMR_MR8_Pos          (8U)                                         
N#define EXTI_IMR_MR8_Msk          (0x1U << EXTI_IMR_MR8_Pos)                   /*!< 0x00000100 */
N#define EXTI_IMR_MR8              EXTI_IMR_MR8_Msk                             /*!< Interrupt Mask on line 8 */
N#define EXTI_IMR_MR9_Pos          (9U)                                         
N#define EXTI_IMR_MR9_Msk          (0x1U << EXTI_IMR_MR9_Pos)                   /*!< 0x00000200 */
N#define EXTI_IMR_MR9              EXTI_IMR_MR9_Msk                             /*!< Interrupt Mask on line 9 */
N#define EXTI_IMR_MR10_Pos         (10U)                                        
N#define EXTI_IMR_MR10_Msk         (0x1U << EXTI_IMR_MR10_Pos)                  /*!< 0x00000400 */
N#define EXTI_IMR_MR10             EXTI_IMR_MR10_Msk                            /*!< Interrupt Mask on line 10 */
N#define EXTI_IMR_MR11_Pos         (11U)                                        
N#define EXTI_IMR_MR11_Msk         (0x1U << EXTI_IMR_MR11_Pos)                  /*!< 0x00000800 */
N#define EXTI_IMR_MR11             EXTI_IMR_MR11_Msk                            /*!< Interrupt Mask on line 11 */
N#define EXTI_IMR_MR12_Pos         (12U)                                        
N#define EXTI_IMR_MR12_Msk         (0x1U << EXTI_IMR_MR12_Pos)                  /*!< 0x00001000 */
N#define EXTI_IMR_MR12             EXTI_IMR_MR12_Msk                            /*!< Interrupt Mask on line 12 */
N#define EXTI_IMR_MR13_Pos         (13U)                                        
N#define EXTI_IMR_MR13_Msk         (0x1U << EXTI_IMR_MR13_Pos)                  /*!< 0x00002000 */
N#define EXTI_IMR_MR13             EXTI_IMR_MR13_Msk                            /*!< Interrupt Mask on line 13 */
N#define EXTI_IMR_MR14_Pos         (14U)                                        
N#define EXTI_IMR_MR14_Msk         (0x1U << EXTI_IMR_MR14_Pos)                  /*!< 0x00004000 */
N#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            /*!< Interrupt Mask on line 14 */
N#define EXTI_IMR_MR15_Pos         (15U)                                        
N#define EXTI_IMR_MR15_Msk         (0x1U << EXTI_IMR_MR15_Pos)                  /*!< 0x00008000 */
N#define EXTI_IMR_MR15             EXTI_IMR_MR15_Msk                            /*!< Interrupt Mask on line 15 */
N#define EXTI_IMR_MR16_Pos         (16U)                                        
N#define EXTI_IMR_MR16_Msk         (0x1U << EXTI_IMR_MR16_Pos)                  /*!< 0x00010000 */
N#define EXTI_IMR_MR16             EXTI_IMR_MR16_Msk                            /*!< Interrupt Mask on line 16 */
N#define EXTI_IMR_MR17_Pos         (17U)                                        
N#define EXTI_IMR_MR17_Msk         (0x1U << EXTI_IMR_MR17_Pos)                  /*!< 0x00020000 */
N#define EXTI_IMR_MR17             EXTI_IMR_MR17_Msk                            /*!< Interrupt Mask on line 17 */
N#define EXTI_IMR_MR18_Pos         (18U)                                        
N#define EXTI_IMR_MR18_Msk         (0x1U << EXTI_IMR_MR18_Pos)                  /*!< 0x00040000 */
N#define EXTI_IMR_MR18             EXTI_IMR_MR18_Msk                            /*!< Interrupt Mask on line 18 */
N#define EXTI_IMR_MR19_Pos         (19U)                                        
N#define EXTI_IMR_MR19_Msk         (0x1U << EXTI_IMR_MR19_Pos)                  /*!< 0x00080000 */
N#define EXTI_IMR_MR19             EXTI_IMR_MR19_Msk                            /*!< Interrupt Mask on line 19 */
N#define EXTI_IMR_MR20_Pos         (20U)                                        
N#define EXTI_IMR_MR20_Msk         (0x1U << EXTI_IMR_MR20_Pos)                  /*!< 0x00100000 */
N#define EXTI_IMR_MR20             EXTI_IMR_MR20_Msk                            /*!< Interrupt Mask on line 20 */
N#define EXTI_IMR_MR21_Pos         (21U)                                        
N#define EXTI_IMR_MR21_Msk         (0x1U << EXTI_IMR_MR21_Pos)                  /*!< 0x00200000 */
N#define EXTI_IMR_MR21             EXTI_IMR_MR21_Msk                            /*!< Interrupt Mask on line 21 */
N#define EXTI_IMR_MR22_Pos         (22U)                                        
N#define EXTI_IMR_MR22_Msk         (0x1U << EXTI_IMR_MR22_Pos)                  /*!< 0x00400000 */
N#define EXTI_IMR_MR22             EXTI_IMR_MR22_Msk                            /*!< Interrupt Mask on line 22 */
N
N/* Reference Defines */
N#define  EXTI_IMR_IM0                        EXTI_IMR_MR0
N#define  EXTI_IMR_IM1                        EXTI_IMR_MR1
N#define  EXTI_IMR_IM2                        EXTI_IMR_MR2
N#define  EXTI_IMR_IM3                        EXTI_IMR_MR3
N#define  EXTI_IMR_IM4                        EXTI_IMR_MR4
N#define  EXTI_IMR_IM5                        EXTI_IMR_MR5
N#define  EXTI_IMR_IM6                        EXTI_IMR_MR6
N#define  EXTI_IMR_IM7                        EXTI_IMR_MR7
N#define  EXTI_IMR_IM8                        EXTI_IMR_MR8
N#define  EXTI_IMR_IM9                        EXTI_IMR_MR9
N#define  EXTI_IMR_IM10                       EXTI_IMR_MR10
N#define  EXTI_IMR_IM11                       EXTI_IMR_MR11
N#define  EXTI_IMR_IM12                       EXTI_IMR_MR12
N#define  EXTI_IMR_IM13                       EXTI_IMR_MR13
N#define  EXTI_IMR_IM14                       EXTI_IMR_MR14
N#define  EXTI_IMR_IM15                       EXTI_IMR_MR15
N#define  EXTI_IMR_IM16                       EXTI_IMR_MR16
N#define  EXTI_IMR_IM17                       EXTI_IMR_MR17
N#define  EXTI_IMR_IM18                       EXTI_IMR_MR18
N#define  EXTI_IMR_IM19                       EXTI_IMR_MR19
N#define  EXTI_IMR_IM20                       EXTI_IMR_MR20
N#define  EXTI_IMR_IM21                       EXTI_IMR_MR21
N#define  EXTI_IMR_IM22                       EXTI_IMR_MR22
N#define EXTI_IMR_IM_Pos           (0U)                                         
N#define EXTI_IMR_IM_Msk           (0x7FFFFFU << EXTI_IMR_IM_Pos)               /*!< 0x007FFFFF */
N#define EXTI_IMR_IM               EXTI_IMR_IM_Msk                              /*!< Interrupt Mask All */
N
N/*******************  Bit definition for EXTI_EMR register  *******************/
N#define EXTI_EMR_MR0_Pos          (0U)                                         
N#define EXTI_EMR_MR0_Msk          (0x1U << EXTI_EMR_MR0_Pos)                   /*!< 0x00000001 */
N#define EXTI_EMR_MR0              EXTI_EMR_MR0_Msk                             /*!< Event Mask on line 0 */
N#define EXTI_EMR_MR1_Pos          (1U)                                         
N#define EXTI_EMR_MR1_Msk          (0x1U << EXTI_EMR_MR1_Pos)                   /*!< 0x00000002 */
N#define EXTI_EMR_MR1              EXTI_EMR_MR1_Msk                             /*!< Event Mask on line 1 */
N#define EXTI_EMR_MR2_Pos          (2U)                                         
N#define EXTI_EMR_MR2_Msk          (0x1U << EXTI_EMR_MR2_Pos)                   /*!< 0x00000004 */
N#define EXTI_EMR_MR2              EXTI_EMR_MR2_Msk                             /*!< Event Mask on line 2 */
N#define EXTI_EMR_MR3_Pos          (3U)                                         
N#define EXTI_EMR_MR3_Msk          (0x1U << EXTI_EMR_MR3_Pos)                   /*!< 0x00000008 */
N#define EXTI_EMR_MR3              EXTI_EMR_MR3_Msk                             /*!< Event Mask on line 3 */
N#define EXTI_EMR_MR4_Pos          (4U)                                         
N#define EXTI_EMR_MR4_Msk          (0x1U << EXTI_EMR_MR4_Pos)                   /*!< 0x00000010 */
N#define EXTI_EMR_MR4              EXTI_EMR_MR4_Msk                             /*!< Event Mask on line 4 */
N#define EXTI_EMR_MR5_Pos          (5U)                                         
N#define EXTI_EMR_MR5_Msk          (0x1U << EXTI_EMR_MR5_Pos)                   /*!< 0x00000020 */
N#define EXTI_EMR_MR5              EXTI_EMR_MR5_Msk                             /*!< Event Mask on line 5 */
N#define EXTI_EMR_MR6_Pos          (6U)                                         
N#define EXTI_EMR_MR6_Msk          (0x1U << EXTI_EMR_MR6_Pos)                   /*!< 0x00000040 */
N#define EXTI_EMR_MR6              EXTI_EMR_MR6_Msk                             /*!< Event Mask on line 6 */
N#define EXTI_EMR_MR7_Pos          (7U)                                         
N#define EXTI_EMR_MR7_Msk          (0x1U << EXTI_EMR_MR7_Pos)                   /*!< 0x00000080 */
N#define EXTI_EMR_MR7              EXTI_EMR_MR7_Msk                             /*!< Event Mask on line 7 */
N#define EXTI_EMR_MR8_Pos          (8U)                                         
N#define EXTI_EMR_MR8_Msk          (0x1U << EXTI_EMR_MR8_Pos)                   /*!< 0x00000100 */
N#define EXTI_EMR_MR8              EXTI_EMR_MR8_Msk                             /*!< Event Mask on line 8 */
N#define EXTI_EMR_MR9_Pos          (9U)                                         
N#define EXTI_EMR_MR9_Msk          (0x1U << EXTI_EMR_MR9_Pos)                   /*!< 0x00000200 */
N#define EXTI_EMR_MR9              EXTI_EMR_MR9_Msk                             /*!< Event Mask on line 9 */
N#define EXTI_EMR_MR10_Pos         (10U)                                        
N#define EXTI_EMR_MR10_Msk         (0x1U << EXTI_EMR_MR10_Pos)                  /*!< 0x00000400 */
N#define EXTI_EMR_MR10             EXTI_EMR_MR10_Msk                            /*!< Event Mask on line 10 */
N#define EXTI_EMR_MR11_Pos         (11U)                                        
N#define EXTI_EMR_MR11_Msk         (0x1U << EXTI_EMR_MR11_Pos)                  /*!< 0x00000800 */
N#define EXTI_EMR_MR11             EXTI_EMR_MR11_Msk                            /*!< Event Mask on line 11 */
N#define EXTI_EMR_MR12_Pos         (12U)                                        
N#define EXTI_EMR_MR12_Msk         (0x1U << EXTI_EMR_MR12_Pos)                  /*!< 0x00001000 */
N#define EXTI_EMR_MR12             EXTI_EMR_MR12_Msk                            /*!< Event Mask on line 12 */
N#define EXTI_EMR_MR13_Pos         (13U)                                        
N#define EXTI_EMR_MR13_Msk         (0x1U << EXTI_EMR_MR13_Pos)                  /*!< 0x00002000 */
N#define EXTI_EMR_MR13             EXTI_EMR_MR13_Msk                            /*!< Event Mask on line 13 */
N#define EXTI_EMR_MR14_Pos         (14U)                                        
N#define EXTI_EMR_MR14_Msk         (0x1U << EXTI_EMR_MR14_Pos)                  /*!< 0x00004000 */
N#define EXTI_EMR_MR14             EXTI_EMR_MR14_Msk                            /*!< Event Mask on line 14 */
N#define EXTI_EMR_MR15_Pos         (15U)                                        
N#define EXTI_EMR_MR15_Msk         (0x1U << EXTI_EMR_MR15_Pos)                  /*!< 0x00008000 */
N#define EXTI_EMR_MR15             EXTI_EMR_MR15_Msk                            /*!< Event Mask on line 15 */
N#define EXTI_EMR_MR16_Pos         (16U)                                        
N#define EXTI_EMR_MR16_Msk         (0x1U << EXTI_EMR_MR16_Pos)                  /*!< 0x00010000 */
N#define EXTI_EMR_MR16             EXTI_EMR_MR16_Msk                            /*!< Event Mask on line 16 */
N#define EXTI_EMR_MR17_Pos         (17U)                                        
N#define EXTI_EMR_MR17_Msk         (0x1U << EXTI_EMR_MR17_Pos)                  /*!< 0x00020000 */
N#define EXTI_EMR_MR17             EXTI_EMR_MR17_Msk                            /*!< Event Mask on line 17 */
N#define EXTI_EMR_MR18_Pos         (18U)                                        
N#define EXTI_EMR_MR18_Msk         (0x1U << EXTI_EMR_MR18_Pos)                  /*!< 0x00040000 */
N#define EXTI_EMR_MR18             EXTI_EMR_MR18_Msk                            /*!< Event Mask on line 18 */
N#define EXTI_EMR_MR19_Pos         (19U)                                        
N#define EXTI_EMR_MR19_Msk         (0x1U << EXTI_EMR_MR19_Pos)                  /*!< 0x00080000 */
N#define EXTI_EMR_MR19             EXTI_EMR_MR19_Msk                            /*!< Event Mask on line 19 */
N#define EXTI_EMR_MR20_Pos         (20U)                                        
N#define EXTI_EMR_MR20_Msk         (0x1U << EXTI_EMR_MR20_Pos)                  /*!< 0x00100000 */
N#define EXTI_EMR_MR20             EXTI_EMR_MR20_Msk                            /*!< Event Mask on line 20 */
N#define EXTI_EMR_MR21_Pos         (21U)                                        
N#define EXTI_EMR_MR21_Msk         (0x1U << EXTI_EMR_MR21_Pos)                  /*!< 0x00200000 */
N#define EXTI_EMR_MR21             EXTI_EMR_MR21_Msk                            /*!< Event Mask on line 21 */
N#define EXTI_EMR_MR22_Pos         (22U)                                        
N#define EXTI_EMR_MR22_Msk         (0x1U << EXTI_EMR_MR22_Pos)                  /*!< 0x00400000 */
N#define EXTI_EMR_MR22             EXTI_EMR_MR22_Msk                            /*!< Event Mask on line 22 */
N
N/* Reference Defines */
N#define  EXTI_EMR_EM0                        EXTI_EMR_MR0
N#define  EXTI_EMR_EM1                        EXTI_EMR_MR1
N#define  EXTI_EMR_EM2                        EXTI_EMR_MR2
N#define  EXTI_EMR_EM3                        EXTI_EMR_MR3
N#define  EXTI_EMR_EM4                        EXTI_EMR_MR4
N#define  EXTI_EMR_EM5                        EXTI_EMR_MR5
N#define  EXTI_EMR_EM6                        EXTI_EMR_MR6
N#define  EXTI_EMR_EM7                        EXTI_EMR_MR7
N#define  EXTI_EMR_EM8                        EXTI_EMR_MR8
N#define  EXTI_EMR_EM9                        EXTI_EMR_MR9
N#define  EXTI_EMR_EM10                       EXTI_EMR_MR10
N#define  EXTI_EMR_EM11                       EXTI_EMR_MR11
N#define  EXTI_EMR_EM12                       EXTI_EMR_MR12
N#define  EXTI_EMR_EM13                       EXTI_EMR_MR13
N#define  EXTI_EMR_EM14                       EXTI_EMR_MR14
N#define  EXTI_EMR_EM15                       EXTI_EMR_MR15
N#define  EXTI_EMR_EM16                       EXTI_EMR_MR16
N#define  EXTI_EMR_EM17                       EXTI_EMR_MR17
N#define  EXTI_EMR_EM18                       EXTI_EMR_MR18
N#define  EXTI_EMR_EM19                       EXTI_EMR_MR19
N#define  EXTI_EMR_EM20                       EXTI_EMR_MR20
N#define  EXTI_EMR_EM21                       EXTI_EMR_MR21
N#define  EXTI_EMR_EM22                       EXTI_EMR_MR22
N
N/******************  Bit definition for EXTI_RTSR register  *******************/
N#define EXTI_RTSR_TR0_Pos         (0U)                                         
N#define EXTI_RTSR_TR0_Msk         (0x1U << EXTI_RTSR_TR0_Pos)                  /*!< 0x00000001 */
N#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            /*!< Rising trigger event configuration bit of line 0 */
N#define EXTI_RTSR_TR1_Pos         (1U)                                         
N#define EXTI_RTSR_TR1_Msk         (0x1U << EXTI_RTSR_TR1_Pos)                  /*!< 0x00000002 */
N#define EXTI_RTSR_TR1             EXTI_RTSR_TR1_Msk                            /*!< Rising trigger event configuration bit of line 1 */
N#define EXTI_RTSR_TR2_Pos         (2U)                                         
N#define EXTI_RTSR_TR2_Msk         (0x1U << EXTI_RTSR_TR2_Pos)                  /*!< 0x00000004 */
N#define EXTI_RTSR_TR2             EXTI_RTSR_TR2_Msk                            /*!< Rising trigger event configuration bit of line 2 */
N#define EXTI_RTSR_TR3_Pos         (3U)                                         
N#define EXTI_RTSR_TR3_Msk         (0x1U << EXTI_RTSR_TR3_Pos)                  /*!< 0x00000008 */
N#define EXTI_RTSR_TR3             EXTI_RTSR_TR3_Msk                            /*!< Rising trigger event configuration bit of line 3 */
N#define EXTI_RTSR_TR4_Pos         (4U)                                         
N#define EXTI_RTSR_TR4_Msk         (0x1U << EXTI_RTSR_TR4_Pos)                  /*!< 0x00000010 */
N#define EXTI_RTSR_TR4             EXTI_RTSR_TR4_Msk                            /*!< Rising trigger event configuration bit of line 4 */
N#define EXTI_RTSR_TR5_Pos         (5U)                                         
N#define EXTI_RTSR_TR5_Msk         (0x1U << EXTI_RTSR_TR5_Pos)                  /*!< 0x00000020 */
N#define EXTI_RTSR_TR5             EXTI_RTSR_TR5_Msk                            /*!< Rising trigger event configuration bit of line 5 */
N#define EXTI_RTSR_TR6_Pos         (6U)                                         
N#define EXTI_RTSR_TR6_Msk         (0x1U << EXTI_RTSR_TR6_Pos)                  /*!< 0x00000040 */
N#define EXTI_RTSR_TR6             EXTI_RTSR_TR6_Msk                            /*!< Rising trigger event configuration bit of line 6 */
N#define EXTI_RTSR_TR7_Pos         (7U)                                         
N#define EXTI_RTSR_TR7_Msk         (0x1U << EXTI_RTSR_TR7_Pos)                  /*!< 0x00000080 */
N#define EXTI_RTSR_TR7             EXTI_RTSR_TR7_Msk                            /*!< Rising trigger event configuration bit of line 7 */
N#define EXTI_RTSR_TR8_Pos         (8U)                                         
N#define EXTI_RTSR_TR8_Msk         (0x1U << EXTI_RTSR_TR8_Pos)                  /*!< 0x00000100 */
N#define EXTI_RTSR_TR8             EXTI_RTSR_TR8_Msk                            /*!< Rising trigger event configuration bit of line 8 */
N#define EXTI_RTSR_TR9_Pos         (9U)                                         
N#define EXTI_RTSR_TR9_Msk         (0x1U << EXTI_RTSR_TR9_Pos)                  /*!< 0x00000200 */
N#define EXTI_RTSR_TR9             EXTI_RTSR_TR9_Msk                            /*!< Rising trigger event configuration bit of line 9 */
N#define EXTI_RTSR_TR10_Pos        (10U)                                        
N#define EXTI_RTSR_TR10_Msk        (0x1U << EXTI_RTSR_TR10_Pos)                 /*!< 0x00000400 */
N#define EXTI_RTSR_TR10            EXTI_RTSR_TR10_Msk                           /*!< Rising trigger event configuration bit of line 10 */
N#define EXTI_RTSR_TR11_Pos        (11U)                                        
N#define EXTI_RTSR_TR11_Msk        (0x1U << EXTI_RTSR_TR11_Pos)                 /*!< 0x00000800 */
N#define EXTI_RTSR_TR11            EXTI_RTSR_TR11_Msk                           /*!< Rising trigger event configuration bit of line 11 */
N#define EXTI_RTSR_TR12_Pos        (12U)                                        
N#define EXTI_RTSR_TR12_Msk        (0x1U << EXTI_RTSR_TR12_Pos)                 /*!< 0x00001000 */
N#define EXTI_RTSR_TR12            EXTI_RTSR_TR12_Msk                           /*!< Rising trigger event configuration bit of line 12 */
N#define EXTI_RTSR_TR13_Pos        (13U)                                        
N#define EXTI_RTSR_TR13_Msk        (0x1U << EXTI_RTSR_TR13_Pos)                 /*!< 0x00002000 */
N#define EXTI_RTSR_TR13            EXTI_RTSR_TR13_Msk                           /*!< Rising trigger event configuration bit of line 13 */
N#define EXTI_RTSR_TR14_Pos        (14U)                                        
N#define EXTI_RTSR_TR14_Msk        (0x1U << EXTI_RTSR_TR14_Pos)                 /*!< 0x00004000 */
N#define EXTI_RTSR_TR14            EXTI_RTSR_TR14_Msk                           /*!< Rising trigger event configuration bit of line 14 */
N#define EXTI_RTSR_TR15_Pos        (15U)                                        
N#define EXTI_RTSR_TR15_Msk        (0x1U << EXTI_RTSR_TR15_Pos)                 /*!< 0x00008000 */
N#define EXTI_RTSR_TR15            EXTI_RTSR_TR15_Msk                           /*!< Rising trigger event configuration bit of line 15 */
N#define EXTI_RTSR_TR16_Pos        (16U)                                        
N#define EXTI_RTSR_TR16_Msk        (0x1U << EXTI_RTSR_TR16_Pos)                 /*!< 0x00010000 */
N#define EXTI_RTSR_TR16            EXTI_RTSR_TR16_Msk                           /*!< Rising trigger event configuration bit of line 16 */
N#define EXTI_RTSR_TR17_Pos        (17U)                                        
N#define EXTI_RTSR_TR17_Msk        (0x1U << EXTI_RTSR_TR17_Pos)                 /*!< 0x00020000 */
N#define EXTI_RTSR_TR17            EXTI_RTSR_TR17_Msk                           /*!< Rising trigger event configuration bit of line 17 */
N#define EXTI_RTSR_TR18_Pos        (18U)                                        
N#define EXTI_RTSR_TR18_Msk        (0x1U << EXTI_RTSR_TR18_Pos)                 /*!< 0x00040000 */
N#define EXTI_RTSR_TR18            EXTI_RTSR_TR18_Msk                           /*!< Rising trigger event configuration bit of line 18 */
N#define EXTI_RTSR_TR19_Pos        (19U)                                        
N#define EXTI_RTSR_TR19_Msk        (0x1U << EXTI_RTSR_TR19_Pos)                 /*!< 0x00080000 */
N#define EXTI_RTSR_TR19            EXTI_RTSR_TR19_Msk                           /*!< Rising trigger event configuration bit of line 19 */
N#define EXTI_RTSR_TR20_Pos        (20U)                                        
N#define EXTI_RTSR_TR20_Msk        (0x1U << EXTI_RTSR_TR20_Pos)                 /*!< 0x00100000 */
N#define EXTI_RTSR_TR20            EXTI_RTSR_TR20_Msk                           /*!< Rising trigger event configuration bit of line 20 */
N#define EXTI_RTSR_TR21_Pos        (21U)                                        
N#define EXTI_RTSR_TR21_Msk        (0x1U << EXTI_RTSR_TR21_Pos)                 /*!< 0x00200000 */
N#define EXTI_RTSR_TR21            EXTI_RTSR_TR21_Msk                           /*!< Rising trigger event configuration bit of line 21 */
N#define EXTI_RTSR_TR22_Pos        (22U)                                        
N#define EXTI_RTSR_TR22_Msk        (0x1U << EXTI_RTSR_TR22_Pos)                 /*!< 0x00400000 */
N#define EXTI_RTSR_TR22            EXTI_RTSR_TR22_Msk                           /*!< Rising trigger event configuration bit of line 22 */
N
N/******************  Bit definition for EXTI_FTSR register  *******************/
N#define EXTI_FTSR_TR0_Pos         (0U)                                         
N#define EXTI_FTSR_TR0_Msk         (0x1U << EXTI_FTSR_TR0_Pos)                  /*!< 0x00000001 */
N#define EXTI_FTSR_TR0             EXTI_FTSR_TR0_Msk                            /*!< Falling trigger event configuration bit of line 0 */
N#define EXTI_FTSR_TR1_Pos         (1U)                                         
N#define EXTI_FTSR_TR1_Msk         (0x1U << EXTI_FTSR_TR1_Pos)                  /*!< 0x00000002 */
N#define EXTI_FTSR_TR1             EXTI_FTSR_TR1_Msk                            /*!< Falling trigger event configuration bit of line 1 */
N#define EXTI_FTSR_TR2_Pos         (2U)                                         
N#define EXTI_FTSR_TR2_Msk         (0x1U << EXTI_FTSR_TR2_Pos)                  /*!< 0x00000004 */
N#define EXTI_FTSR_TR2             EXTI_FTSR_TR2_Msk                            /*!< Falling trigger event configuration bit of line 2 */
N#define EXTI_FTSR_TR3_Pos         (3U)                                         
N#define EXTI_FTSR_TR3_Msk         (0x1U << EXTI_FTSR_TR3_Pos)                  /*!< 0x00000008 */
N#define EXTI_FTSR_TR3             EXTI_FTSR_TR3_Msk                            /*!< Falling trigger event configuration bit of line 3 */
N#define EXTI_FTSR_TR4_Pos         (4U)                                         
N#define EXTI_FTSR_TR4_Msk         (0x1U << EXTI_FTSR_TR4_Pos)                  /*!< 0x00000010 */
N#define EXTI_FTSR_TR4             EXTI_FTSR_TR4_Msk                            /*!< Falling trigger event configuration bit of line 4 */
N#define EXTI_FTSR_TR5_Pos         (5U)                                         
N#define EXTI_FTSR_TR5_Msk         (0x1U << EXTI_FTSR_TR5_Pos)                  /*!< 0x00000020 */
N#define EXTI_FTSR_TR5             EXTI_FTSR_TR5_Msk                            /*!< Falling trigger event configuration bit of line 5 */
N#define EXTI_FTSR_TR6_Pos         (6U)                                         
N#define EXTI_FTSR_TR6_Msk         (0x1U << EXTI_FTSR_TR6_Pos)                  /*!< 0x00000040 */
N#define EXTI_FTSR_TR6             EXTI_FTSR_TR6_Msk                            /*!< Falling trigger event configuration bit of line 6 */
N#define EXTI_FTSR_TR7_Pos         (7U)                                         
N#define EXTI_FTSR_TR7_Msk         (0x1U << EXTI_FTSR_TR7_Pos)                  /*!< 0x00000080 */
N#define EXTI_FTSR_TR7             EXTI_FTSR_TR7_Msk                            /*!< Falling trigger event configuration bit of line 7 */
N#define EXTI_FTSR_TR8_Pos         (8U)                                         
N#define EXTI_FTSR_TR8_Msk         (0x1U << EXTI_FTSR_TR8_Pos)                  /*!< 0x00000100 */
N#define EXTI_FTSR_TR8             EXTI_FTSR_TR8_Msk                            /*!< Falling trigger event configuration bit of line 8 */
N#define EXTI_FTSR_TR9_Pos         (9U)                                         
N#define EXTI_FTSR_TR9_Msk         (0x1U << EXTI_FTSR_TR9_Pos)                  /*!< 0x00000200 */
N#define EXTI_FTSR_TR9             EXTI_FTSR_TR9_Msk                            /*!< Falling trigger event configuration bit of line 9 */
N#define EXTI_FTSR_TR10_Pos        (10U)                                        
N#define EXTI_FTSR_TR10_Msk        (0x1U << EXTI_FTSR_TR10_Pos)                 /*!< 0x00000400 */
N#define EXTI_FTSR_TR10            EXTI_FTSR_TR10_Msk                           /*!< Falling trigger event configuration bit of line 10 */
N#define EXTI_FTSR_TR11_Pos        (11U)                                        
N#define EXTI_FTSR_TR11_Msk        (0x1U << EXTI_FTSR_TR11_Pos)                 /*!< 0x00000800 */
N#define EXTI_FTSR_TR11            EXTI_FTSR_TR11_Msk                           /*!< Falling trigger event configuration bit of line 11 */
N#define EXTI_FTSR_TR12_Pos        (12U)                                        
N#define EXTI_FTSR_TR12_Msk        (0x1U << EXTI_FTSR_TR12_Pos)                 /*!< 0x00001000 */
N#define EXTI_FTSR_TR12            EXTI_FTSR_TR12_Msk                           /*!< Falling trigger event configuration bit of line 12 */
N#define EXTI_FTSR_TR13_Pos        (13U)                                        
N#define EXTI_FTSR_TR13_Msk        (0x1U << EXTI_FTSR_TR13_Pos)                 /*!< 0x00002000 */
N#define EXTI_FTSR_TR13            EXTI_FTSR_TR13_Msk                           /*!< Falling trigger event configuration bit of line 13 */
N#define EXTI_FTSR_TR14_Pos        (14U)                                        
N#define EXTI_FTSR_TR14_Msk        (0x1U << EXTI_FTSR_TR14_Pos)                 /*!< 0x00004000 */
N#define EXTI_FTSR_TR14            EXTI_FTSR_TR14_Msk                           /*!< Falling trigger event configuration bit of line 14 */
N#define EXTI_FTSR_TR15_Pos        (15U)                                        
N#define EXTI_FTSR_TR15_Msk        (0x1U << EXTI_FTSR_TR15_Pos)                 /*!< 0x00008000 */
N#define EXTI_FTSR_TR15            EXTI_FTSR_TR15_Msk                           /*!< Falling trigger event configuration bit of line 15 */
N#define EXTI_FTSR_TR16_Pos        (16U)                                        
N#define EXTI_FTSR_TR16_Msk        (0x1U << EXTI_FTSR_TR16_Pos)                 /*!< 0x00010000 */
N#define EXTI_FTSR_TR16            EXTI_FTSR_TR16_Msk                           /*!< Falling trigger event configuration bit of line 16 */
N#define EXTI_FTSR_TR17_Pos        (17U)                                        
N#define EXTI_FTSR_TR17_Msk        (0x1U << EXTI_FTSR_TR17_Pos)                 /*!< 0x00020000 */
N#define EXTI_FTSR_TR17            EXTI_FTSR_TR17_Msk                           /*!< Falling trigger event configuration bit of line 17 */
N#define EXTI_FTSR_TR18_Pos        (18U)                                        
N#define EXTI_FTSR_TR18_Msk        (0x1U << EXTI_FTSR_TR18_Pos)                 /*!< 0x00040000 */
N#define EXTI_FTSR_TR18            EXTI_FTSR_TR18_Msk                           /*!< Falling trigger event configuration bit of line 18 */
N#define EXTI_FTSR_TR19_Pos        (19U)                                        
N#define EXTI_FTSR_TR19_Msk        (0x1U << EXTI_FTSR_TR19_Pos)                 /*!< 0x00080000 */
N#define EXTI_FTSR_TR19            EXTI_FTSR_TR19_Msk                           /*!< Falling trigger event configuration bit of line 19 */
N#define EXTI_FTSR_TR20_Pos        (20U)                                        
N#define EXTI_FTSR_TR20_Msk        (0x1U << EXTI_FTSR_TR20_Pos)                 /*!< 0x00100000 */
N#define EXTI_FTSR_TR20            EXTI_FTSR_TR20_Msk                           /*!< Falling trigger event configuration bit of line 20 */
N#define EXTI_FTSR_TR21_Pos        (21U)                                        
N#define EXTI_FTSR_TR21_Msk        (0x1U << EXTI_FTSR_TR21_Pos)                 /*!< 0x00200000 */
N#define EXTI_FTSR_TR21            EXTI_FTSR_TR21_Msk                           /*!< Falling trigger event configuration bit of line 21 */
N#define EXTI_FTSR_TR22_Pos        (22U)                                        
N#define EXTI_FTSR_TR22_Msk        (0x1U << EXTI_FTSR_TR22_Pos)                 /*!< 0x00400000 */
N#define EXTI_FTSR_TR22            EXTI_FTSR_TR22_Msk                           /*!< Falling trigger event configuration bit of line 22 */
N
N/******************  Bit definition for EXTI_SWIER register  ******************/
N#define EXTI_SWIER_SWIER0_Pos     (0U)                                         
N#define EXTI_SWIER_SWIER0_Msk     (0x1U << EXTI_SWIER_SWIER0_Pos)              /*!< 0x00000001 */
N#define EXTI_SWIER_SWIER0         EXTI_SWIER_SWIER0_Msk                        /*!< Software Interrupt on line 0 */
N#define EXTI_SWIER_SWIER1_Pos     (1U)                                         
N#define EXTI_SWIER_SWIER1_Msk     (0x1U << EXTI_SWIER_SWIER1_Pos)              /*!< 0x00000002 */
N#define EXTI_SWIER_SWIER1         EXTI_SWIER_SWIER1_Msk                        /*!< Software Interrupt on line 1 */
N#define EXTI_SWIER_SWIER2_Pos     (2U)                                         
N#define EXTI_SWIER_SWIER2_Msk     (0x1U << EXTI_SWIER_SWIER2_Pos)              /*!< 0x00000004 */
N#define EXTI_SWIER_SWIER2         EXTI_SWIER_SWIER2_Msk                        /*!< Software Interrupt on line 2 */
N#define EXTI_SWIER_SWIER3_Pos     (3U)                                         
N#define EXTI_SWIER_SWIER3_Msk     (0x1U << EXTI_SWIER_SWIER3_Pos)              /*!< 0x00000008 */
N#define EXTI_SWIER_SWIER3         EXTI_SWIER_SWIER3_Msk                        /*!< Software Interrupt on line 3 */
N#define EXTI_SWIER_SWIER4_Pos     (4U)                                         
N#define EXTI_SWIER_SWIER4_Msk     (0x1U << EXTI_SWIER_SWIER4_Pos)              /*!< 0x00000010 */
N#define EXTI_SWIER_SWIER4         EXTI_SWIER_SWIER4_Msk                        /*!< Software Interrupt on line 4 */
N#define EXTI_SWIER_SWIER5_Pos     (5U)                                         
N#define EXTI_SWIER_SWIER5_Msk     (0x1U << EXTI_SWIER_SWIER5_Pos)              /*!< 0x00000020 */
N#define EXTI_SWIER_SWIER5         EXTI_SWIER_SWIER5_Msk                        /*!< Software Interrupt on line 5 */
N#define EXTI_SWIER_SWIER6_Pos     (6U)                                         
N#define EXTI_SWIER_SWIER6_Msk     (0x1U << EXTI_SWIER_SWIER6_Pos)              /*!< 0x00000040 */
N#define EXTI_SWIER_SWIER6         EXTI_SWIER_SWIER6_Msk                        /*!< Software Interrupt on line 6 */
N#define EXTI_SWIER_SWIER7_Pos     (7U)                                         
N#define EXTI_SWIER_SWIER7_Msk     (0x1U << EXTI_SWIER_SWIER7_Pos)              /*!< 0x00000080 */
N#define EXTI_SWIER_SWIER7         EXTI_SWIER_SWIER7_Msk                        /*!< Software Interrupt on line 7 */
N#define EXTI_SWIER_SWIER8_Pos     (8U)                                         
N#define EXTI_SWIER_SWIER8_Msk     (0x1U << EXTI_SWIER_SWIER8_Pos)              /*!< 0x00000100 */
N#define EXTI_SWIER_SWIER8         EXTI_SWIER_SWIER8_Msk                        /*!< Software Interrupt on line 8 */
N#define EXTI_SWIER_SWIER9_Pos     (9U)                                         
N#define EXTI_SWIER_SWIER9_Msk     (0x1U << EXTI_SWIER_SWIER9_Pos)              /*!< 0x00000200 */
N#define EXTI_SWIER_SWIER9         EXTI_SWIER_SWIER9_Msk                        /*!< Software Interrupt on line 9 */
N#define EXTI_SWIER_SWIER10_Pos    (10U)                                        
N#define EXTI_SWIER_SWIER10_Msk    (0x1U << EXTI_SWIER_SWIER10_Pos)             /*!< 0x00000400 */
N#define EXTI_SWIER_SWIER10        EXTI_SWIER_SWIER10_Msk                       /*!< Software Interrupt on line 10 */
N#define EXTI_SWIER_SWIER11_Pos    (11U)                                        
N#define EXTI_SWIER_SWIER11_Msk    (0x1U << EXTI_SWIER_SWIER11_Pos)             /*!< 0x00000800 */
N#define EXTI_SWIER_SWIER11        EXTI_SWIER_SWIER11_Msk                       /*!< Software Interrupt on line 11 */
N#define EXTI_SWIER_SWIER12_Pos    (12U)                                        
N#define EXTI_SWIER_SWIER12_Msk    (0x1U << EXTI_SWIER_SWIER12_Pos)             /*!< 0x00001000 */
N#define EXTI_SWIER_SWIER12        EXTI_SWIER_SWIER12_Msk                       /*!< Software Interrupt on line 12 */
N#define EXTI_SWIER_SWIER13_Pos    (13U)                                        
N#define EXTI_SWIER_SWIER13_Msk    (0x1U << EXTI_SWIER_SWIER13_Pos)             /*!< 0x00002000 */
N#define EXTI_SWIER_SWIER13        EXTI_SWIER_SWIER13_Msk                       /*!< Software Interrupt on line 13 */
N#define EXTI_SWIER_SWIER14_Pos    (14U)                                        
N#define EXTI_SWIER_SWIER14_Msk    (0x1U << EXTI_SWIER_SWIER14_Pos)             /*!< 0x00004000 */
N#define EXTI_SWIER_SWIER14        EXTI_SWIER_SWIER14_Msk                       /*!< Software Interrupt on line 14 */
N#define EXTI_SWIER_SWIER15_Pos    (15U)                                        
N#define EXTI_SWIER_SWIER15_Msk    (0x1U << EXTI_SWIER_SWIER15_Pos)             /*!< 0x00008000 */
N#define EXTI_SWIER_SWIER15        EXTI_SWIER_SWIER15_Msk                       /*!< Software Interrupt on line 15 */
N#define EXTI_SWIER_SWIER16_Pos    (16U)                                        
N#define EXTI_SWIER_SWIER16_Msk    (0x1U << EXTI_SWIER_SWIER16_Pos)             /*!< 0x00010000 */
N#define EXTI_SWIER_SWIER16        EXTI_SWIER_SWIER16_Msk                       /*!< Software Interrupt on line 16 */
N#define EXTI_SWIER_SWIER17_Pos    (17U)                                        
N#define EXTI_SWIER_SWIER17_Msk    (0x1U << EXTI_SWIER_SWIER17_Pos)             /*!< 0x00020000 */
N#define EXTI_SWIER_SWIER17        EXTI_SWIER_SWIER17_Msk                       /*!< Software Interrupt on line 17 */
N#define EXTI_SWIER_SWIER18_Pos    (18U)                                        
N#define EXTI_SWIER_SWIER18_Msk    (0x1U << EXTI_SWIER_SWIER18_Pos)             /*!< 0x00040000 */
N#define EXTI_SWIER_SWIER18        EXTI_SWIER_SWIER18_Msk                       /*!< Software Interrupt on line 18 */
N#define EXTI_SWIER_SWIER19_Pos    (19U)                                        
N#define EXTI_SWIER_SWIER19_Msk    (0x1U << EXTI_SWIER_SWIER19_Pos)             /*!< 0x00080000 */
N#define EXTI_SWIER_SWIER19        EXTI_SWIER_SWIER19_Msk                       /*!< Software Interrupt on line 19 */
N#define EXTI_SWIER_SWIER20_Pos    (20U)                                        
N#define EXTI_SWIER_SWIER20_Msk    (0x1U << EXTI_SWIER_SWIER20_Pos)             /*!< 0x00100000 */
N#define EXTI_SWIER_SWIER20        EXTI_SWIER_SWIER20_Msk                       /*!< Software Interrupt on line 20 */
N#define EXTI_SWIER_SWIER21_Pos    (21U)                                        
N#define EXTI_SWIER_SWIER21_Msk    (0x1U << EXTI_SWIER_SWIER21_Pos)             /*!< 0x00200000 */
N#define EXTI_SWIER_SWIER21        EXTI_SWIER_SWIER21_Msk                       /*!< Software Interrupt on line 21 */
N#define EXTI_SWIER_SWIER22_Pos    (22U)                                        
N#define EXTI_SWIER_SWIER22_Msk    (0x1U << EXTI_SWIER_SWIER22_Pos)             /*!< 0x00400000 */
N#define EXTI_SWIER_SWIER22        EXTI_SWIER_SWIER22_Msk                       /*!< Software Interrupt on line 22 */
N
N/*******************  Bit definition for EXTI_PR register  ********************/
N#define EXTI_PR_PR0_Pos           (0U)                                         
N#define EXTI_PR_PR0_Msk           (0x1U << EXTI_PR_PR0_Pos)                    /*!< 0x00000001 */
N#define EXTI_PR_PR0               EXTI_PR_PR0_Msk                              /*!< Pending bit for line 0 */
N#define EXTI_PR_PR1_Pos           (1U)                                         
N#define EXTI_PR_PR1_Msk           (0x1U << EXTI_PR_PR1_Pos)                    /*!< 0x00000002 */
N#define EXTI_PR_PR1               EXTI_PR_PR1_Msk                              /*!< Pending bit for line 1 */
N#define EXTI_PR_PR2_Pos           (2U)                                         
N#define EXTI_PR_PR2_Msk           (0x1U << EXTI_PR_PR2_Pos)                    /*!< 0x00000004 */
N#define EXTI_PR_PR2               EXTI_PR_PR2_Msk                              /*!< Pending bit for line 2 */
N#define EXTI_PR_PR3_Pos           (3U)                                         
N#define EXTI_PR_PR3_Msk           (0x1U << EXTI_PR_PR3_Pos)                    /*!< 0x00000008 */
N#define EXTI_PR_PR3               EXTI_PR_PR3_Msk                              /*!< Pending bit for line 3 */
N#define EXTI_PR_PR4_Pos           (4U)                                         
N#define EXTI_PR_PR4_Msk           (0x1U << EXTI_PR_PR4_Pos)                    /*!< 0x00000010 */
N#define EXTI_PR_PR4               EXTI_PR_PR4_Msk                              /*!< Pending bit for line 4 */
N#define EXTI_PR_PR5_Pos           (5U)                                         
N#define EXTI_PR_PR5_Msk           (0x1U << EXTI_PR_PR5_Pos)                    /*!< 0x00000020 */
N#define EXTI_PR_PR5               EXTI_PR_PR5_Msk                              /*!< Pending bit for line 5 */
N#define EXTI_PR_PR6_Pos           (6U)                                         
N#define EXTI_PR_PR6_Msk           (0x1U << EXTI_PR_PR6_Pos)                    /*!< 0x00000040 */
N#define EXTI_PR_PR6               EXTI_PR_PR6_Msk                              /*!< Pending bit for line 6 */
N#define EXTI_PR_PR7_Pos           (7U)                                         
N#define EXTI_PR_PR7_Msk           (0x1U << EXTI_PR_PR7_Pos)                    /*!< 0x00000080 */
N#define EXTI_PR_PR7               EXTI_PR_PR7_Msk                              /*!< Pending bit for line 7 */
N#define EXTI_PR_PR8_Pos           (8U)                                         
N#define EXTI_PR_PR8_Msk           (0x1U << EXTI_PR_PR8_Pos)                    /*!< 0x00000100 */
N#define EXTI_PR_PR8               EXTI_PR_PR8_Msk                              /*!< Pending bit for line 8 */
N#define EXTI_PR_PR9_Pos           (9U)                                         
N#define EXTI_PR_PR9_Msk           (0x1U << EXTI_PR_PR9_Pos)                    /*!< 0x00000200 */
N#define EXTI_PR_PR9               EXTI_PR_PR9_Msk                              /*!< Pending bit for line 9 */
N#define EXTI_PR_PR10_Pos          (10U)                                        
N#define EXTI_PR_PR10_Msk          (0x1U << EXTI_PR_PR10_Pos)                   /*!< 0x00000400 */
N#define EXTI_PR_PR10              EXTI_PR_PR10_Msk                             /*!< Pending bit for line 10 */
N#define EXTI_PR_PR11_Pos          (11U)                                        
N#define EXTI_PR_PR11_Msk          (0x1U << EXTI_PR_PR11_Pos)                   /*!< 0x00000800 */
N#define EXTI_PR_PR11              EXTI_PR_PR11_Msk                             /*!< Pending bit for line 11 */
N#define EXTI_PR_PR12_Pos          (12U)                                        
N#define EXTI_PR_PR12_Msk          (0x1U << EXTI_PR_PR12_Pos)                   /*!< 0x00001000 */
N#define EXTI_PR_PR12              EXTI_PR_PR12_Msk                             /*!< Pending bit for line 12 */
N#define EXTI_PR_PR13_Pos          (13U)                                        
N#define EXTI_PR_PR13_Msk          (0x1U << EXTI_PR_PR13_Pos)                   /*!< 0x00002000 */
N#define EXTI_PR_PR13              EXTI_PR_PR13_Msk                             /*!< Pending bit for line 13 */
N#define EXTI_PR_PR14_Pos          (14U)                                        
N#define EXTI_PR_PR14_Msk          (0x1U << EXTI_PR_PR14_Pos)                   /*!< 0x00004000 */
N#define EXTI_PR_PR14              EXTI_PR_PR14_Msk                             /*!< Pending bit for line 14 */
N#define EXTI_PR_PR15_Pos          (15U)                                        
N#define EXTI_PR_PR15_Msk          (0x1U << EXTI_PR_PR15_Pos)                   /*!< 0x00008000 */
N#define EXTI_PR_PR15              EXTI_PR_PR15_Msk                             /*!< Pending bit for line 15 */
N#define EXTI_PR_PR16_Pos          (16U)                                        
N#define EXTI_PR_PR16_Msk          (0x1U << EXTI_PR_PR16_Pos)                   /*!< 0x00010000 */
N#define EXTI_PR_PR16              EXTI_PR_PR16_Msk                             /*!< Pending bit for line 16 */
N#define EXTI_PR_PR17_Pos          (17U)                                        
N#define EXTI_PR_PR17_Msk          (0x1U << EXTI_PR_PR17_Pos)                   /*!< 0x00020000 */
N#define EXTI_PR_PR17              EXTI_PR_PR17_Msk                             /*!< Pending bit for line 17 */
N#define EXTI_PR_PR18_Pos          (18U)                                        
N#define EXTI_PR_PR18_Msk          (0x1U << EXTI_PR_PR18_Pos)                   /*!< 0x00040000 */
N#define EXTI_PR_PR18              EXTI_PR_PR18_Msk                             /*!< Pending bit for line 18 */
N#define EXTI_PR_PR19_Pos          (19U)                                        
N#define EXTI_PR_PR19_Msk          (0x1U << EXTI_PR_PR19_Pos)                   /*!< 0x00080000 */
N#define EXTI_PR_PR19              EXTI_PR_PR19_Msk                             /*!< Pending bit for line 19 */
N#define EXTI_PR_PR20_Pos          (20U)                                        
N#define EXTI_PR_PR20_Msk          (0x1U << EXTI_PR_PR20_Pos)                   /*!< 0x00100000 */
N#define EXTI_PR_PR20              EXTI_PR_PR20_Msk                             /*!< Pending bit for line 20 */
N#define EXTI_PR_PR21_Pos          (21U)                                        
N#define EXTI_PR_PR21_Msk          (0x1U << EXTI_PR_PR21_Pos)                   /*!< 0x00200000 */
N#define EXTI_PR_PR21              EXTI_PR_PR21_Msk                             /*!< Pending bit for line 21 */
N#define EXTI_PR_PR22_Pos          (22U)                                        
N#define EXTI_PR_PR22_Msk          (0x1U << EXTI_PR_PR22_Pos)                   /*!< 0x00400000 */
N#define EXTI_PR_PR22              EXTI_PR_PR22_Msk                             /*!< Pending bit for line 22 */
N
N/******************************************************************************/
N/*                                                                            */
N/*                                    FLASH                                   */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bits definition for FLASH_ACR register  *****************/
N#define FLASH_ACR_LATENCY_Pos          (0U)                                    
N#define FLASH_ACR_LATENCY_Msk          (0xFU << FLASH_ACR_LATENCY_Pos)         /*!< 0x0000000F */
N#define FLASH_ACR_LATENCY              FLASH_ACR_LATENCY_Msk                   
N#define FLASH_ACR_LATENCY_0WS          0x00000000U                             
N#define FLASH_ACR_LATENCY_1WS          0x00000001U                             
N#define FLASH_ACR_LATENCY_2WS          0x00000002U                             
N#define FLASH_ACR_LATENCY_3WS          0x00000003U                             
N#define FLASH_ACR_LATENCY_4WS          0x00000004U                             
N#define FLASH_ACR_LATENCY_5WS          0x00000005U                             
N#define FLASH_ACR_LATENCY_6WS          0x00000006U                             
N#define FLASH_ACR_LATENCY_7WS          0x00000007U                             
N
N#define FLASH_ACR_PRFTEN_Pos           (8U)                                    
N#define FLASH_ACR_PRFTEN_Msk           (0x1U << FLASH_ACR_PRFTEN_Pos)          /*!< 0x00000100 */
N#define FLASH_ACR_PRFTEN               FLASH_ACR_PRFTEN_Msk                    
N#define FLASH_ACR_ICEN_Pos             (9U)                                    
N#define FLASH_ACR_ICEN_Msk             (0x1U << FLASH_ACR_ICEN_Pos)            /*!< 0x00000200 */
N#define FLASH_ACR_ICEN                 FLASH_ACR_ICEN_Msk                      
N#define FLASH_ACR_DCEN_Pos             (10U)                                   
N#define FLASH_ACR_DCEN_Msk             (0x1U << FLASH_ACR_DCEN_Pos)            /*!< 0x00000400 */
N#define FLASH_ACR_DCEN                 FLASH_ACR_DCEN_Msk                      
N#define FLASH_ACR_ICRST_Pos            (11U)                                   
N#define FLASH_ACR_ICRST_Msk            (0x1U << FLASH_ACR_ICRST_Pos)           /*!< 0x00000800 */
N#define FLASH_ACR_ICRST                FLASH_ACR_ICRST_Msk                     
N#define FLASH_ACR_DCRST_Pos            (12U)                                   
N#define FLASH_ACR_DCRST_Msk            (0x1U << FLASH_ACR_DCRST_Pos)           /*!< 0x00001000 */
N#define FLASH_ACR_DCRST                FLASH_ACR_DCRST_Msk                     
N#define FLASH_ACR_BYTE0_ADDRESS_Pos    (10U)                                   
N#define FLASH_ACR_BYTE0_ADDRESS_Msk    (0x10008FU << FLASH_ACR_BYTE0_ADDRESS_Pos) /*!< 0x40023C00 */
N#define FLASH_ACR_BYTE0_ADDRESS        FLASH_ACR_BYTE0_ADDRESS_Msk             
N#define FLASH_ACR_BYTE2_ADDRESS_Pos    (0U)                                    
N#define FLASH_ACR_BYTE2_ADDRESS_Msk    (0x40023C03U << FLASH_ACR_BYTE2_ADDRESS_Pos) /*!< 0x40023C03 */
N#define FLASH_ACR_BYTE2_ADDRESS        FLASH_ACR_BYTE2_ADDRESS_Msk             
N
N/*******************  Bits definition for FLASH_SR register  ******************/
N#define FLASH_SR_EOP_Pos               (0U)                                    
N#define FLASH_SR_EOP_Msk               (0x1U << FLASH_SR_EOP_Pos)              /*!< 0x00000001 */
N#define FLASH_SR_EOP                   FLASH_SR_EOP_Msk                        
N#define FLASH_SR_SOP_Pos               (1U)                                    
N#define FLASH_SR_SOP_Msk               (0x1U << FLASH_SR_SOP_Pos)              /*!< 0x00000002 */
N#define FLASH_SR_SOP                   FLASH_SR_SOP_Msk                        
N#define FLASH_SR_WRPERR_Pos            (4U)                                    
N#define FLASH_SR_WRPERR_Msk            (0x1U << FLASH_SR_WRPERR_Pos)           /*!< 0x00000010 */
N#define FLASH_SR_WRPERR                FLASH_SR_WRPERR_Msk                     
N#define FLASH_SR_PGAERR_Pos            (5U)                                    
N#define FLASH_SR_PGAERR_Msk            (0x1U << FLASH_SR_PGAERR_Pos)           /*!< 0x00000020 */
N#define FLASH_SR_PGAERR                FLASH_SR_PGAERR_Msk                     
N#define FLASH_SR_PGPERR_Pos            (6U)                                    
N#define FLASH_SR_PGPERR_Msk            (0x1U << FLASH_SR_PGPERR_Pos)           /*!< 0x00000040 */
N#define FLASH_SR_PGPERR                FLASH_SR_PGPERR_Msk                     
N#define FLASH_SR_PGSERR_Pos            (7U)                                    
N#define FLASH_SR_PGSERR_Msk            (0x1U << FLASH_SR_PGSERR_Pos)           /*!< 0x00000080 */
N#define FLASH_SR_PGSERR                FLASH_SR_PGSERR_Msk                     
N#define FLASH_SR_BSY_Pos               (16U)                                   
N#define FLASH_SR_BSY_Msk               (0x1U << FLASH_SR_BSY_Pos)              /*!< 0x00010000 */
N#define FLASH_SR_BSY                   FLASH_SR_BSY_Msk                        
N
N/*******************  Bits definition for FLASH_CR register  ******************/
N#define FLASH_CR_PG_Pos                (0U)                                    
N#define FLASH_CR_PG_Msk                (0x1U << FLASH_CR_PG_Pos)               /*!< 0x00000001 */
N#define FLASH_CR_PG                    FLASH_CR_PG_Msk                         
N#define FLASH_CR_SER_Pos               (1U)                                    
N#define FLASH_CR_SER_Msk               (0x1U << FLASH_CR_SER_Pos)              /*!< 0x00000002 */
N#define FLASH_CR_SER                   FLASH_CR_SER_Msk                        
N#define FLASH_CR_MER_Pos               (2U)                                    
N#define FLASH_CR_MER_Msk               (0x1U << FLASH_CR_MER_Pos)              /*!< 0x00000004 */
N#define FLASH_CR_MER                   FLASH_CR_MER_Msk                        
N#define FLASH_CR_SNB_Pos               (3U)                                    
N#define FLASH_CR_SNB_Msk               (0x1FU << FLASH_CR_SNB_Pos)             /*!< 0x000000F8 */
N#define FLASH_CR_SNB                   FLASH_CR_SNB_Msk                        
N#define FLASH_CR_SNB_0                 (0x01U << FLASH_CR_SNB_Pos)             /*!< 0x00000008 */
N#define FLASH_CR_SNB_1                 (0x02U << FLASH_CR_SNB_Pos)             /*!< 0x00000010 */
N#define FLASH_CR_SNB_2                 (0x04U << FLASH_CR_SNB_Pos)             /*!< 0x00000020 */
N#define FLASH_CR_SNB_3                 (0x08U << FLASH_CR_SNB_Pos)             /*!< 0x00000040 */
N#define FLASH_CR_SNB_4                 (0x10U << FLASH_CR_SNB_Pos)             /*!< 0x00000080 */
N#define FLASH_CR_PSIZE_Pos             (8U)                                    
N#define FLASH_CR_PSIZE_Msk             (0x3U << FLASH_CR_PSIZE_Pos)            /*!< 0x00000300 */
N#define FLASH_CR_PSIZE                 FLASH_CR_PSIZE_Msk                      
N#define FLASH_CR_PSIZE_0               (0x1U << FLASH_CR_PSIZE_Pos)            /*!< 0x00000100 */
N#define FLASH_CR_PSIZE_1               (0x2U << FLASH_CR_PSIZE_Pos)            /*!< 0x00000200 */
N#define FLASH_CR_STRT_Pos              (16U)                                   
N#define FLASH_CR_STRT_Msk              (0x1U << FLASH_CR_STRT_Pos)             /*!< 0x00010000 */
N#define FLASH_CR_STRT                  FLASH_CR_STRT_Msk                       
N#define FLASH_CR_EOPIE_Pos             (24U)                                   
N#define FLASH_CR_EOPIE_Msk             (0x1U << FLASH_CR_EOPIE_Pos)            /*!< 0x01000000 */
N#define FLASH_CR_EOPIE                 FLASH_CR_EOPIE_Msk                      
N#define FLASH_CR_LOCK_Pos              (31U)                                   
N#define FLASH_CR_LOCK_Msk              (0x1U << FLASH_CR_LOCK_Pos)             /*!< 0x80000000 */
N#define FLASH_CR_LOCK                  FLASH_CR_LOCK_Msk                       
N
N/*******************  Bits definition for FLASH_OPTCR register  ***************/
N#define FLASH_OPTCR_OPTLOCK_Pos        (0U)                                    
N#define FLASH_OPTCR_OPTLOCK_Msk        (0x1U << FLASH_OPTCR_OPTLOCK_Pos)       /*!< 0x00000001 */
N#define FLASH_OPTCR_OPTLOCK            FLASH_OPTCR_OPTLOCK_Msk                 
N#define FLASH_OPTCR_OPTSTRT_Pos        (1U)                                    
N#define FLASH_OPTCR_OPTSTRT_Msk        (0x1U << FLASH_OPTCR_OPTSTRT_Pos)       /*!< 0x00000002 */
N#define FLASH_OPTCR_OPTSTRT            FLASH_OPTCR_OPTSTRT_Msk                 
N
N#define FLASH_OPTCR_BOR_LEV_0          0x00000004U                             
N#define FLASH_OPTCR_BOR_LEV_1          0x00000008U                             
N#define FLASH_OPTCR_BOR_LEV_Pos        (2U)                                    
N#define FLASH_OPTCR_BOR_LEV_Msk        (0x3U << FLASH_OPTCR_BOR_LEV_Pos)       /*!< 0x0000000C */
N#define FLASH_OPTCR_BOR_LEV            FLASH_OPTCR_BOR_LEV_Msk                 
N#define FLASH_OPTCR_WDG_SW_Pos         (5U)                                    
N#define FLASH_OPTCR_WDG_SW_Msk         (0x1U << FLASH_OPTCR_WDG_SW_Pos)        /*!< 0x00000020 */
N#define FLASH_OPTCR_WDG_SW             FLASH_OPTCR_WDG_SW_Msk                  
N#define FLASH_OPTCR_nRST_STOP_Pos      (6U)                                    
N#define FLASH_OPTCR_nRST_STOP_Msk      (0x1U << FLASH_OPTCR_nRST_STOP_Pos)     /*!< 0x00000040 */
N#define FLASH_OPTCR_nRST_STOP          FLASH_OPTCR_nRST_STOP_Msk               
N#define FLASH_OPTCR_nRST_STDBY_Pos     (7U)                                    
N#define FLASH_OPTCR_nRST_STDBY_Msk     (0x1U << FLASH_OPTCR_nRST_STDBY_Pos)    /*!< 0x00000080 */
N#define FLASH_OPTCR_nRST_STDBY         FLASH_OPTCR_nRST_STDBY_Msk              
N#define FLASH_OPTCR_RDP_Pos            (8U)                                    
N#define FLASH_OPTCR_RDP_Msk            (0xFFU << FLASH_OPTCR_RDP_Pos)          /*!< 0x0000FF00 */
N#define FLASH_OPTCR_RDP                FLASH_OPTCR_RDP_Msk                     
N#define FLASH_OPTCR_RDP_0              (0x01U << FLASH_OPTCR_RDP_Pos)          /*!< 0x00000100 */
N#define FLASH_OPTCR_RDP_1              (0x02U << FLASH_OPTCR_RDP_Pos)          /*!< 0x00000200 */
N#define FLASH_OPTCR_RDP_2              (0x04U << FLASH_OPTCR_RDP_Pos)          /*!< 0x00000400 */
N#define FLASH_OPTCR_RDP_3              (0x08U << FLASH_OPTCR_RDP_Pos)          /*!< 0x00000800 */
N#define FLASH_OPTCR_RDP_4              (0x10U << FLASH_OPTCR_RDP_Pos)          /*!< 0x00001000 */
N#define FLASH_OPTCR_RDP_5              (0x20U << FLASH_OPTCR_RDP_Pos)          /*!< 0x00002000 */
N#define FLASH_OPTCR_RDP_6              (0x40U << FLASH_OPTCR_RDP_Pos)          /*!< 0x00004000 */
N#define FLASH_OPTCR_RDP_7              (0x80U << FLASH_OPTCR_RDP_Pos)          /*!< 0x00008000 */
N#define FLASH_OPTCR_nWRP_Pos           (16U)                                   
N#define FLASH_OPTCR_nWRP_Msk           (0xFFFU << FLASH_OPTCR_nWRP_Pos)        /*!< 0x0FFF0000 */
N#define FLASH_OPTCR_nWRP               FLASH_OPTCR_nWRP_Msk                    
N#define FLASH_OPTCR_nWRP_0             0x00010000U                             
N#define FLASH_OPTCR_nWRP_1             0x00020000U                             
N#define FLASH_OPTCR_nWRP_2             0x00040000U                             
N#define FLASH_OPTCR_nWRP_3             0x00080000U                             
N#define FLASH_OPTCR_nWRP_4             0x00100000U                             
N#define FLASH_OPTCR_nWRP_5             0x00200000U                             
N#define FLASH_OPTCR_nWRP_6             0x00400000U                             
N#define FLASH_OPTCR_nWRP_7             0x00800000U                             
N#define FLASH_OPTCR_nWRP_8             0x01000000U                             
N#define FLASH_OPTCR_nWRP_9             0x02000000U                             
N#define FLASH_OPTCR_nWRP_10            0x04000000U                             
N#define FLASH_OPTCR_nWRP_11            0x08000000U                             
N                                             
N/******************  Bits definition for FLASH_OPTCR1 register  ***************/
N#define FLASH_OPTCR1_nWRP_Pos          (16U)                                   
N#define FLASH_OPTCR1_nWRP_Msk          (0xFFFU << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x0FFF0000 */
N#define FLASH_OPTCR1_nWRP              FLASH_OPTCR1_nWRP_Msk                   
N#define FLASH_OPTCR1_nWRP_0            (0x001U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00010000 */
N#define FLASH_OPTCR1_nWRP_1            (0x002U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00020000 */
N#define FLASH_OPTCR1_nWRP_2            (0x004U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00040000 */
N#define FLASH_OPTCR1_nWRP_3            (0x008U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00080000 */
N#define FLASH_OPTCR1_nWRP_4            (0x010U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00100000 */
N#define FLASH_OPTCR1_nWRP_5            (0x020U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00200000 */
N#define FLASH_OPTCR1_nWRP_6            (0x040U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00400000 */
N#define FLASH_OPTCR1_nWRP_7            (0x080U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00800000 */
N#define FLASH_OPTCR1_nWRP_8            (0x100U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x01000000 */
N#define FLASH_OPTCR1_nWRP_9            (0x200U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x02000000 */
N#define FLASH_OPTCR1_nWRP_10           (0x400U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x04000000 */
N#define FLASH_OPTCR1_nWRP_11           (0x800U << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x08000000 */
N
N/******************************************************************************/
N/*                                                                            */
N/*                   Flexible Static Memory Controller                        */
N/*                                                                            */
N/******************************************************************************/
N/******************  Bit definition for FSMC_BCR1 register  *******************/
N#define FSMC_BCR1_MBKEN_Pos          (0U)                                      
N#define FSMC_BCR1_MBKEN_Msk          (0x1U << FSMC_BCR1_MBKEN_Pos)             /*!< 0x00000001 */
N#define FSMC_BCR1_MBKEN              FSMC_BCR1_MBKEN_Msk                       /*!<Memory bank enable bit                 */
N#define FSMC_BCR1_MUXEN_Pos          (1U)                                      
N#define FSMC_BCR1_MUXEN_Msk          (0x1U << FSMC_BCR1_MUXEN_Pos)             /*!< 0x00000002 */
N#define FSMC_BCR1_MUXEN              FSMC_BCR1_MUXEN_Msk                       /*!<Address/data multiplexing enable bit   */
N
N#define FSMC_BCR1_MTYP_Pos           (2U)                                      
N#define FSMC_BCR1_MTYP_Msk           (0x3U << FSMC_BCR1_MTYP_Pos)              /*!< 0x0000000C */
N#define FSMC_BCR1_MTYP               FSMC_BCR1_MTYP_Msk                        /*!<MTYP[1:0] bits (Memory type)           */
N#define FSMC_BCR1_MTYP_0             (0x1U << FSMC_BCR1_MTYP_Pos)              /*!< 0x00000004 */
N#define FSMC_BCR1_MTYP_1             (0x2U << FSMC_BCR1_MTYP_Pos)              /*!< 0x00000008 */
N
N#define FSMC_BCR1_MWID_Pos           (4U)                                      
N#define FSMC_BCR1_MWID_Msk           (0x3U << FSMC_BCR1_MWID_Pos)              /*!< 0x00000030 */
N#define FSMC_BCR1_MWID               FSMC_BCR1_MWID_Msk                        /*!<MWID[1:0] bits (Memory data bus width) */
N#define FSMC_BCR1_MWID_0             (0x1U << FSMC_BCR1_MWID_Pos)              /*!< 0x00000010 */
N#define FSMC_BCR1_MWID_1             (0x2U << FSMC_BCR1_MWID_Pos)              /*!< 0x00000020 */
N
N#define FSMC_BCR1_FACCEN_Pos         (6U)                                      
N#define FSMC_BCR1_FACCEN_Msk         (0x1U << FSMC_BCR1_FACCEN_Pos)            /*!< 0x00000040 */
N#define FSMC_BCR1_FACCEN             FSMC_BCR1_FACCEN_Msk                      /*!<Flash access enable                    */
N#define FSMC_BCR1_BURSTEN_Pos        (8U)                                      
N#define FSMC_BCR1_BURSTEN_Msk        (0x1U << FSMC_BCR1_BURSTEN_Pos)           /*!< 0x00000100 */
N#define FSMC_BCR1_BURSTEN            FSMC_BCR1_BURSTEN_Msk                     /*!<Burst enable bit                       */
N#define FSMC_BCR1_WAITPOL_Pos        (9U)                                      
N#define FSMC_BCR1_WAITPOL_Msk        (0x1U << FSMC_BCR1_WAITPOL_Pos)           /*!< 0x00000200 */
N#define FSMC_BCR1_WAITPOL            FSMC_BCR1_WAITPOL_Msk                     /*!<Wait signal polarity bit               */
N#define FSMC_BCR1_WRAPMOD_Pos        (10U)                                     
N#define FSMC_BCR1_WRAPMOD_Msk        (0x1U << FSMC_BCR1_WRAPMOD_Pos)           /*!< 0x00000400 */
N#define FSMC_BCR1_WRAPMOD            FSMC_BCR1_WRAPMOD_Msk                     /*!<Wrapped burst mode support             */
N#define FSMC_BCR1_WAITCFG_Pos        (11U)                                     
N#define FSMC_BCR1_WAITCFG_Msk        (0x1U << FSMC_BCR1_WAITCFG_Pos)           /*!< 0x00000800 */
N#define FSMC_BCR1_WAITCFG            FSMC_BCR1_WAITCFG_Msk                     /*!<Wait timing configuration              */
N#define FSMC_BCR1_WREN_Pos           (12U)                                     
N#define FSMC_BCR1_WREN_Msk           (0x1U << FSMC_BCR1_WREN_Pos)              /*!< 0x00001000 */
N#define FSMC_BCR1_WREN               FSMC_BCR1_WREN_Msk                        /*!<Write enable bit                       */
N#define FSMC_BCR1_WAITEN_Pos         (13U)                                     
N#define FSMC_BCR1_WAITEN_Msk         (0x1U << FSMC_BCR1_WAITEN_Pos)            /*!< 0x00002000 */
N#define FSMC_BCR1_WAITEN             FSMC_BCR1_WAITEN_Msk                      /*!<Wait enable bit                        */
N#define FSMC_BCR1_EXTMOD_Pos         (14U)                                     
N#define FSMC_BCR1_EXTMOD_Msk         (0x1U << FSMC_BCR1_EXTMOD_Pos)            /*!< 0x00004000 */
N#define FSMC_BCR1_EXTMOD             FSMC_BCR1_EXTMOD_Msk                      /*!<Extended mode enable                   */
N#define FSMC_BCR1_ASYNCWAIT_Pos      (15U)                                     
N#define FSMC_BCR1_ASYNCWAIT_Msk      (0x1U << FSMC_BCR1_ASYNCWAIT_Pos)         /*!< 0x00008000 */
N#define FSMC_BCR1_ASYNCWAIT          FSMC_BCR1_ASYNCWAIT_Msk                   /*!<Asynchronous wait                      */
N#define FSMC_BCR1_CPSIZE_Pos         (16U)                                     
N#define FSMC_BCR1_CPSIZE_Msk         (0x7U << FSMC_BCR1_CPSIZE_Pos)            /*!< 0x00070000 */
N#define FSMC_BCR1_CPSIZE             FSMC_BCR1_CPSIZE_Msk                      /*!<CRAM page size */
N#define FSMC_BCR1_CPSIZE_0           (0x1U << FSMC_BCR1_CPSIZE_Pos)            /*!< 0x00010000 */
N#define FSMC_BCR1_CPSIZE_1           (0x2U << FSMC_BCR1_CPSIZE_Pos)            /*!< 0x00020000 */
N#define FSMC_BCR1_CPSIZE_2           (0x4U << FSMC_BCR1_CPSIZE_Pos)            /*!< 0x00040000 */
N#define FSMC_BCR1_CBURSTRW_Pos       (19U)                                     
N#define FSMC_BCR1_CBURSTRW_Msk       (0x1U << FSMC_BCR1_CBURSTRW_Pos)          /*!< 0x00080000 */
N#define FSMC_BCR1_CBURSTRW           FSMC_BCR1_CBURSTRW_Msk                    /*!<Write burst enable                     */
N
N/******************  Bit definition for FSMC_BCR2 register  *******************/
N#define FSMC_BCR2_MBKEN_Pos          (0U)                                      
N#define FSMC_BCR2_MBKEN_Msk          (0x1U << FSMC_BCR2_MBKEN_Pos)             /*!< 0x00000001 */
N#define FSMC_BCR2_MBKEN              FSMC_BCR2_MBKEN_Msk                       /*!<Memory bank enable bit                */
N#define FSMC_BCR2_MUXEN_Pos          (1U)                                      
N#define FSMC_BCR2_MUXEN_Msk          (0x1U << FSMC_BCR2_MUXEN_Pos)             /*!< 0x00000002 */
N#define FSMC_BCR2_MUXEN              FSMC_BCR2_MUXEN_Msk                       /*!<Address/data multiplexing enable bit   */
N
N#define FSMC_BCR2_MTYP_Pos           (2U)                                      
N#define FSMC_BCR2_MTYP_Msk           (0x3U << FSMC_BCR2_MTYP_Pos)              /*!< 0x0000000C */
N#define FSMC_BCR2_MTYP               FSMC_BCR2_MTYP_Msk                        /*!<MTYP[1:0] bits (Memory type)           */
N#define FSMC_BCR2_MTYP_0             (0x1U << FSMC_BCR2_MTYP_Pos)              /*!< 0x00000004 */
N#define FSMC_BCR2_MTYP_1             (0x2U << FSMC_BCR2_MTYP_Pos)              /*!< 0x00000008 */
N
N#define FSMC_BCR2_MWID_Pos           (4U)                                      
N#define FSMC_BCR2_MWID_Msk           (0x3U << FSMC_BCR2_MWID_Pos)              /*!< 0x00000030 */
N#define FSMC_BCR2_MWID               FSMC_BCR2_MWID_Msk                        /*!<MWID[1:0] bits (Memory data bus width) */
N#define FSMC_BCR2_MWID_0             (0x1U << FSMC_BCR2_MWID_Pos)              /*!< 0x00000010 */
N#define FSMC_BCR2_MWID_1             (0x2U << FSMC_BCR2_MWID_Pos)              /*!< 0x00000020 */
N
N#define FSMC_BCR2_FACCEN_Pos         (6U)                                      
N#define FSMC_BCR2_FACCEN_Msk         (0x1U << FSMC_BCR2_FACCEN_Pos)            /*!< 0x00000040 */
N#define FSMC_BCR2_FACCEN             FSMC_BCR2_FACCEN_Msk                      /*!<Flash access enable                    */
N#define FSMC_BCR2_BURSTEN_Pos        (8U)                                      
N#define FSMC_BCR2_BURSTEN_Msk        (0x1U << FSMC_BCR2_BURSTEN_Pos)           /*!< 0x00000100 */
N#define FSMC_BCR2_BURSTEN            FSMC_BCR2_BURSTEN_Msk                     /*!<Burst enable bit                       */
N#define FSMC_BCR2_WAITPOL_Pos        (9U)                                      
N#define FSMC_BCR2_WAITPOL_Msk        (0x1U << FSMC_BCR2_WAITPOL_Pos)           /*!< 0x00000200 */
N#define FSMC_BCR2_WAITPOL            FSMC_BCR2_WAITPOL_Msk                     /*!<Wait signal polarity bit               */
N#define FSMC_BCR2_WRAPMOD_Pos        (10U)                                     
N#define FSMC_BCR2_WRAPMOD_Msk        (0x1U << FSMC_BCR2_WRAPMOD_Pos)           /*!< 0x00000400 */
N#define FSMC_BCR2_WRAPMOD            FSMC_BCR2_WRAPMOD_Msk                     /*!<Wrapped burst mode support             */
N#define FSMC_BCR2_WAITCFG_Pos        (11U)                                     
N#define FSMC_BCR2_WAITCFG_Msk        (0x1U << FSMC_BCR2_WAITCFG_Pos)           /*!< 0x00000800 */
N#define FSMC_BCR2_WAITCFG            FSMC_BCR2_WAITCFG_Msk                     /*!<Wait timing configuration              */
N#define FSMC_BCR2_WREN_Pos           (12U)                                     
N#define FSMC_BCR2_WREN_Msk           (0x1U << FSMC_BCR2_WREN_Pos)              /*!< 0x00001000 */
N#define FSMC_BCR2_WREN               FSMC_BCR2_WREN_Msk                        /*!<Write enable bit                       */
N#define FSMC_BCR2_WAITEN_Pos         (13U)                                     
N#define FSMC_BCR2_WAITEN_Msk         (0x1U << FSMC_BCR2_WAITEN_Pos)            /*!< 0x00002000 */
N#define FSMC_BCR2_WAITEN             FSMC_BCR2_WAITEN_Msk                      /*!<Wait enable bit                        */
N#define FSMC_BCR2_EXTMOD_Pos         (14U)                                     
N#define FSMC_BCR2_EXTMOD_Msk         (0x1U << FSMC_BCR2_EXTMOD_Pos)            /*!< 0x00004000 */
N#define FSMC_BCR2_EXTMOD             FSMC_BCR2_EXTMOD_Msk                      /*!<Extended mode enable                   */
N#define FSMC_BCR2_ASYNCWAIT_Pos      (15U)                                     
N#define FSMC_BCR2_ASYNCWAIT_Msk      (0x1U << FSMC_BCR2_ASYNCWAIT_Pos)         /*!< 0x00008000 */
N#define FSMC_BCR2_ASYNCWAIT          FSMC_BCR2_ASYNCWAIT_Msk                   /*!<Asynchronous wait                      */
N#define FSMC_BCR2_CPSIZE_Pos         (16U)                                     
N#define FSMC_BCR2_CPSIZE_Msk         (0x7U << FSMC_BCR2_CPSIZE_Pos)            /*!< 0x00070000 */
N#define FSMC_BCR2_CPSIZE             FSMC_BCR2_CPSIZE_Msk                      /*!<CRAM page size */
N#define FSMC_BCR2_CPSIZE_0           (0x1U << FSMC_BCR2_CPSIZE_Pos)            /*!< 0x00010000 */
N#define FSMC_BCR2_CPSIZE_1           (0x2U << FSMC_BCR2_CPSIZE_Pos)            /*!< 0x00020000 */
N#define FSMC_BCR2_CPSIZE_2           (0x4U << FSMC_BCR2_CPSIZE_Pos)            /*!< 0x00040000 */
N#define FSMC_BCR2_CBURSTRW_Pos       (19U)                                     
N#define FSMC_BCR2_CBURSTRW_Msk       (0x1U << FSMC_BCR2_CBURSTRW_Pos)          /*!< 0x00080000 */
N#define FSMC_BCR2_CBURSTRW           FSMC_BCR2_CBURSTRW_Msk                    /*!<Write burst enable                     */
N
N/******************  Bit definition for FSMC_BCR3 register  *******************/
N#define FSMC_BCR3_MBKEN_Pos          (0U)                                      
N#define FSMC_BCR3_MBKEN_Msk          (0x1U << FSMC_BCR3_MBKEN_Pos)             /*!< 0x00000001 */
N#define FSMC_BCR3_MBKEN              FSMC_BCR3_MBKEN_Msk                       /*!<Memory bank enable bit                 */
N#define FSMC_BCR3_MUXEN_Pos          (1U)                                      
N#define FSMC_BCR3_MUXEN_Msk          (0x1U << FSMC_BCR3_MUXEN_Pos)             /*!< 0x00000002 */
N#define FSMC_BCR3_MUXEN              FSMC_BCR3_MUXEN_Msk                       /*!<Address/data multiplexing enable bit   */
N
N#define FSMC_BCR3_MTYP_Pos           (2U)                                      
N#define FSMC_BCR3_MTYP_Msk           (0x3U << FSMC_BCR3_MTYP_Pos)              /*!< 0x0000000C */
N#define FSMC_BCR3_MTYP               FSMC_BCR3_MTYP_Msk                        /*!<MTYP[1:0] bits (Memory type)           */
N#define FSMC_BCR3_MTYP_0             (0x1U << FSMC_BCR3_MTYP_Pos)              /*!< 0x00000004 */
N#define FSMC_BCR3_MTYP_1             (0x2U << FSMC_BCR3_MTYP_Pos)              /*!< 0x00000008 */
N
N#define FSMC_BCR3_MWID_Pos           (4U)                                      
N#define FSMC_BCR3_MWID_Msk           (0x3U << FSMC_BCR3_MWID_Pos)              /*!< 0x00000030 */
N#define FSMC_BCR3_MWID               FSMC_BCR3_MWID_Msk                        /*!<MWID[1:0] bits (Memory data bus width) */
N#define FSMC_BCR3_MWID_0             (0x1U << FSMC_BCR3_MWID_Pos)              /*!< 0x00000010 */
N#define FSMC_BCR3_MWID_1             (0x2U << FSMC_BCR3_MWID_Pos)              /*!< 0x00000020 */
N
N#define FSMC_BCR3_FACCEN_Pos         (6U)                                      
N#define FSMC_BCR3_FACCEN_Msk         (0x1U << FSMC_BCR3_FACCEN_Pos)            /*!< 0x00000040 */
N#define FSMC_BCR3_FACCEN             FSMC_BCR3_FACCEN_Msk                      /*!<Flash access enable                    */
N#define FSMC_BCR3_BURSTEN_Pos        (8U)                                      
N#define FSMC_BCR3_BURSTEN_Msk        (0x1U << FSMC_BCR3_BURSTEN_Pos)           /*!< 0x00000100 */
N#define FSMC_BCR3_BURSTEN            FSMC_BCR3_BURSTEN_Msk                     /*!<Burst enable bit                       */
N#define FSMC_BCR3_WAITPOL_Pos        (9U)                                      
N#define FSMC_BCR3_WAITPOL_Msk        (0x1U << FSMC_BCR3_WAITPOL_Pos)           /*!< 0x00000200 */
N#define FSMC_BCR3_WAITPOL            FSMC_BCR3_WAITPOL_Msk                     /*!<Wait signal polarity bit               */
N#define FSMC_BCR3_WRAPMOD_Pos        (10U)                                     
N#define FSMC_BCR3_WRAPMOD_Msk        (0x1U << FSMC_BCR3_WRAPMOD_Pos)           /*!< 0x00000400 */
N#define FSMC_BCR3_WRAPMOD            FSMC_BCR3_WRAPMOD_Msk                     /*!<Wrapped burst mode support             */
N#define FSMC_BCR3_WAITCFG_Pos        (11U)                                     
N#define FSMC_BCR3_WAITCFG_Msk        (0x1U << FSMC_BCR3_WAITCFG_Pos)           /*!< 0x00000800 */
N#define FSMC_BCR3_WAITCFG            FSMC_BCR3_WAITCFG_Msk                     /*!<Wait timing configuration              */
N#define FSMC_BCR3_WREN_Pos           (12U)                                     
N#define FSMC_BCR3_WREN_Msk           (0x1U << FSMC_BCR3_WREN_Pos)              /*!< 0x00001000 */
N#define FSMC_BCR3_WREN               FSMC_BCR3_WREN_Msk                        /*!<Write enable bit                       */
N#define FSMC_BCR3_WAITEN_Pos         (13U)                                     
N#define FSMC_BCR3_WAITEN_Msk         (0x1U << FSMC_BCR3_WAITEN_Pos)            /*!< 0x00002000 */
N#define FSMC_BCR3_WAITEN             FSMC_BCR3_WAITEN_Msk                      /*!<Wait enable bit                        */
N#define FSMC_BCR3_EXTMOD_Pos         (14U)                                     
N#define FSMC_BCR3_EXTMOD_Msk         (0x1U << FSMC_BCR3_EXTMOD_Pos)            /*!< 0x00004000 */
N#define FSMC_BCR3_EXTMOD             FSMC_BCR3_EXTMOD_Msk                      /*!<Extended mode enable                   */
N#define FSMC_BCR3_ASYNCWAIT_Pos      (15U)                                     
N#define FSMC_BCR3_ASYNCWAIT_Msk      (0x1U << FSMC_BCR3_ASYNCWAIT_Pos)         /*!< 0x00008000 */
N#define FSMC_BCR3_ASYNCWAIT          FSMC_BCR3_ASYNCWAIT_Msk                   /*!<Asynchronous wait                      */
N#define FSMC_BCR3_CPSIZE_Pos         (16U)                                     
N#define FSMC_BCR3_CPSIZE_Msk         (0x7U << FSMC_BCR3_CPSIZE_Pos)            /*!< 0x00070000 */
N#define FSMC_BCR3_CPSIZE             FSMC_BCR3_CPSIZE_Msk                      /*!<CRAM page size */
N#define FSMC_BCR3_CPSIZE_0           (0x1U << FSMC_BCR3_CPSIZE_Pos)            /*!< 0x00010000 */
N#define FSMC_BCR3_CPSIZE_1           (0x2U << FSMC_BCR3_CPSIZE_Pos)            /*!< 0x00020000 */
N#define FSMC_BCR3_CPSIZE_2           (0x4U << FSMC_BCR3_CPSIZE_Pos)            /*!< 0x00040000 */
N#define FSMC_BCR3_CBURSTRW_Pos       (19U)                                     
N#define FSMC_BCR3_CBURSTRW_Msk       (0x1U << FSMC_BCR3_CBURSTRW_Pos)          /*!< 0x00080000 */
N#define FSMC_BCR3_CBURSTRW           FSMC_BCR3_CBURSTRW_Msk                    /*!<Write burst enable                     */
N
N/******************  Bit definition for FSMC_BCR4 register  *******************/
N#define FSMC_BCR4_MBKEN_Pos          (0U)                                      
N#define FSMC_BCR4_MBKEN_Msk          (0x1U << FSMC_BCR4_MBKEN_Pos)             /*!< 0x00000001 */
N#define FSMC_BCR4_MBKEN              FSMC_BCR4_MBKEN_Msk                       /*!<Memory bank enable bit */
N#define FSMC_BCR4_MUXEN_Pos          (1U)                                      
N#define FSMC_BCR4_MUXEN_Msk          (0x1U << FSMC_BCR4_MUXEN_Pos)             /*!< 0x00000002 */
N#define FSMC_BCR4_MUXEN              FSMC_BCR4_MUXEN_Msk                       /*!<Address/data multiplexing enable bit   */
N
N#define FSMC_BCR4_MTYP_Pos           (2U)                                      
N#define FSMC_BCR4_MTYP_Msk           (0x3U << FSMC_BCR4_MTYP_Pos)              /*!< 0x0000000C */
N#define FSMC_BCR4_MTYP               FSMC_BCR4_MTYP_Msk                        /*!<MTYP[1:0] bits (Memory type)           */
N#define FSMC_BCR4_MTYP_0             (0x1U << FSMC_BCR4_MTYP_Pos)              /*!< 0x00000004 */
N#define FSMC_BCR4_MTYP_1             (0x2U << FSMC_BCR4_MTYP_Pos)              /*!< 0x00000008 */
N
N#define FSMC_BCR4_MWID_Pos           (4U)                                      
N#define FSMC_BCR4_MWID_Msk           (0x3U << FSMC_BCR4_MWID_Pos)              /*!< 0x00000030 */
N#define FSMC_BCR4_MWID               FSMC_BCR4_MWID_Msk                        /*!<MWID[1:0] bits (Memory data bus width) */
N#define FSMC_BCR4_MWID_0             (0x1U << FSMC_BCR4_MWID_Pos)              /*!< 0x00000010 */
N#define FSMC_BCR4_MWID_1             (0x2U << FSMC_BCR4_MWID_Pos)              /*!< 0x00000020 */
N
N#define FSMC_BCR4_FACCEN_Pos         (6U)                                      
N#define FSMC_BCR4_FACCEN_Msk         (0x1U << FSMC_BCR4_FACCEN_Pos)            /*!< 0x00000040 */
N#define FSMC_BCR4_FACCEN             FSMC_BCR4_FACCEN_Msk                      /*!<Flash access enable                    */
N#define FSMC_BCR4_BURSTEN_Pos        (8U)                                      
N#define FSMC_BCR4_BURSTEN_Msk        (0x1U << FSMC_BCR4_BURSTEN_Pos)           /*!< 0x00000100 */
N#define FSMC_BCR4_BURSTEN            FSMC_BCR4_BURSTEN_Msk                     /*!<Burst enable bit                       */
N#define FSMC_BCR4_WAITPOL_Pos        (9U)                                      
N#define FSMC_BCR4_WAITPOL_Msk        (0x1U << FSMC_BCR4_WAITPOL_Pos)           /*!< 0x00000200 */
N#define FSMC_BCR4_WAITPOL            FSMC_BCR4_WAITPOL_Msk                     /*!<Wait signal polarity bit               */
N#define FSMC_BCR4_WRAPMOD_Pos        (10U)                                     
N#define FSMC_BCR4_WRAPMOD_Msk        (0x1U << FSMC_BCR4_WRAPMOD_Pos)           /*!< 0x00000400 */
N#define FSMC_BCR4_WRAPMOD            FSMC_BCR4_WRAPMOD_Msk                     /*!<Wrapped burst mode support             */
N#define FSMC_BCR4_WAITCFG_Pos        (11U)                                     
N#define FSMC_BCR4_WAITCFG_Msk        (0x1U << FSMC_BCR4_WAITCFG_Pos)           /*!< 0x00000800 */
N#define FSMC_BCR4_WAITCFG            FSMC_BCR4_WAITCFG_Msk                     /*!<Wait timing configuration              */
N#define FSMC_BCR4_WREN_Pos           (12U)                                     
N#define FSMC_BCR4_WREN_Msk           (0x1U << FSMC_BCR4_WREN_Pos)              /*!< 0x00001000 */
N#define FSMC_BCR4_WREN               FSMC_BCR4_WREN_Msk                        /*!<Write enable bit                       */
N#define FSMC_BCR4_WAITEN_Pos         (13U)                                     
N#define FSMC_BCR4_WAITEN_Msk         (0x1U << FSMC_BCR4_WAITEN_Pos)            /*!< 0x00002000 */
N#define FSMC_BCR4_WAITEN             FSMC_BCR4_WAITEN_Msk                      /*!<Wait enable bit                        */
N#define FSMC_BCR4_EXTMOD_Pos         (14U)                                     
N#define FSMC_BCR4_EXTMOD_Msk         (0x1U << FSMC_BCR4_EXTMOD_Pos)            /*!< 0x00004000 */
N#define FSMC_BCR4_EXTMOD             FSMC_BCR4_EXTMOD_Msk                      /*!<Extended mode enable                   */
N#define FSMC_BCR4_ASYNCWAIT_Pos      (15U)                                     
N#define FSMC_BCR4_ASYNCWAIT_Msk      (0x1U << FSMC_BCR4_ASYNCWAIT_Pos)         /*!< 0x00008000 */
N#define FSMC_BCR4_ASYNCWAIT          FSMC_BCR4_ASYNCWAIT_Msk                   /*!<Asynchronous wait                      */
N#define FSMC_BCR4_CPSIZE_Pos         (16U)                                     
N#define FSMC_BCR4_CPSIZE_Msk         (0x7U << FSMC_BCR4_CPSIZE_Pos)            /*!< 0x00070000 */
N#define FSMC_BCR4_CPSIZE             FSMC_BCR4_CPSIZE_Msk                      /*!<CRAM page size */
N#define FSMC_BCR4_CPSIZE_0           (0x1U << FSMC_BCR4_CPSIZE_Pos)            /*!< 0x00010000 */
N#define FSMC_BCR4_CPSIZE_1           (0x2U << FSMC_BCR4_CPSIZE_Pos)            /*!< 0x00020000 */
N#define FSMC_BCR4_CPSIZE_2           (0x4U << FSMC_BCR4_CPSIZE_Pos)            /*!< 0x00040000 */
N#define FSMC_BCR4_CBURSTRW_Pos       (19U)                                     
N#define FSMC_BCR4_CBURSTRW_Msk       (0x1U << FSMC_BCR4_CBURSTRW_Pos)          /*!< 0x00080000 */
N#define FSMC_BCR4_CBURSTRW           FSMC_BCR4_CBURSTRW_Msk                    /*!<Write burst enable                     */
N
N/******************  Bit definition for FSMC_BTR1 register  ******************/
N#define FSMC_BTR1_ADDSET_Pos         (0U)                                      
N#define FSMC_BTR1_ADDSET_Msk         (0xFU << FSMC_BTR1_ADDSET_Pos)            /*!< 0x0000000F */
N#define FSMC_BTR1_ADDSET             FSMC_BTR1_ADDSET_Msk                      /*!<ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BTR1_ADDSET_0           (0x1U << FSMC_BTR1_ADDSET_Pos)            /*!< 0x00000001 */
N#define FSMC_BTR1_ADDSET_1           (0x2U << FSMC_BTR1_ADDSET_Pos)            /*!< 0x00000002 */
N#define FSMC_BTR1_ADDSET_2           (0x4U << FSMC_BTR1_ADDSET_Pos)            /*!< 0x00000004 */
N#define FSMC_BTR1_ADDSET_3           (0x8U << FSMC_BTR1_ADDSET_Pos)            /*!< 0x00000008 */
N
N#define FSMC_BTR1_ADDHLD_Pos         (4U)                                      
N#define FSMC_BTR1_ADDHLD_Msk         (0xFU << FSMC_BTR1_ADDHLD_Pos)            /*!< 0x000000F0 */
N#define FSMC_BTR1_ADDHLD             FSMC_BTR1_ADDHLD_Msk                      /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BTR1_ADDHLD_0           (0x1U << FSMC_BTR1_ADDHLD_Pos)            /*!< 0x00000010 */
N#define FSMC_BTR1_ADDHLD_1           (0x2U << FSMC_BTR1_ADDHLD_Pos)            /*!< 0x00000020 */
N#define FSMC_BTR1_ADDHLD_2           (0x4U << FSMC_BTR1_ADDHLD_Pos)            /*!< 0x00000040 */
N#define FSMC_BTR1_ADDHLD_3           (0x8U << FSMC_BTR1_ADDHLD_Pos)            /*!< 0x00000080 */
N
N#define FSMC_BTR1_DATAST_Pos         (8U)                                      
N#define FSMC_BTR1_DATAST_Msk         (0xFFU << FSMC_BTR1_DATAST_Pos)           /*!< 0x0000FF00 */
N#define FSMC_BTR1_DATAST             FSMC_BTR1_DATAST_Msk                      /*!<DATAST [7:0] bits (Data-phase duration) */
N#define FSMC_BTR1_DATAST_0           (0x01U << FSMC_BTR1_DATAST_Pos)           /*!< 0x00000100 */
N#define FSMC_BTR1_DATAST_1           (0x02U << FSMC_BTR1_DATAST_Pos)           /*!< 0x00000200 */
N#define FSMC_BTR1_DATAST_2           (0x04U << FSMC_BTR1_DATAST_Pos)           /*!< 0x00000400 */
N#define FSMC_BTR1_DATAST_3           (0x08U << FSMC_BTR1_DATAST_Pos)           /*!< 0x00000800 */
N#define FSMC_BTR1_DATAST_4           (0x10U << FSMC_BTR1_DATAST_Pos)           /*!< 0x00001000 */
N#define FSMC_BTR1_DATAST_5           (0x20U << FSMC_BTR1_DATAST_Pos)           /*!< 0x00002000 */
N#define FSMC_BTR1_DATAST_6           (0x40U << FSMC_BTR1_DATAST_Pos)           /*!< 0x00004000 */
N#define FSMC_BTR1_DATAST_7           (0x80U << FSMC_BTR1_DATAST_Pos)           /*!< 0x00008000 */
N
N#define FSMC_BTR1_BUSTURN_Pos        (16U)                                     
N#define FSMC_BTR1_BUSTURN_Msk        (0xFU << FSMC_BTR1_BUSTURN_Pos)           /*!< 0x000F0000 */
N#define FSMC_BTR1_BUSTURN            FSMC_BTR1_BUSTURN_Msk                     /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define FSMC_BTR1_BUSTURN_0          (0x1U << FSMC_BTR1_BUSTURN_Pos)           /*!< 0x00010000 */
N#define FSMC_BTR1_BUSTURN_1          (0x2U << FSMC_BTR1_BUSTURN_Pos)           /*!< 0x00020000 */
N#define FSMC_BTR1_BUSTURN_2          (0x4U << FSMC_BTR1_BUSTURN_Pos)           /*!< 0x00040000 */
N#define FSMC_BTR1_BUSTURN_3          (0x8U << FSMC_BTR1_BUSTURN_Pos)           /*!< 0x00080000 */
N
N#define FSMC_BTR1_CLKDIV_Pos         (20U)                                     
N#define FSMC_BTR1_CLKDIV_Msk         (0xFU << FSMC_BTR1_CLKDIV_Pos)            /*!< 0x00F00000 */
N#define FSMC_BTR1_CLKDIV             FSMC_BTR1_CLKDIV_Msk                      /*!<CLKDIV[3:0] bits (Clock divide ratio) */
N#define FSMC_BTR1_CLKDIV_0           (0x1U << FSMC_BTR1_CLKDIV_Pos)            /*!< 0x00100000 */
N#define FSMC_BTR1_CLKDIV_1           (0x2U << FSMC_BTR1_CLKDIV_Pos)            /*!< 0x00200000 */
N#define FSMC_BTR1_CLKDIV_2           (0x4U << FSMC_BTR1_CLKDIV_Pos)            /*!< 0x00400000 */
N#define FSMC_BTR1_CLKDIV_3           (0x8U << FSMC_BTR1_CLKDIV_Pos)            /*!< 0x00800000 */
N
N#define FSMC_BTR1_DATLAT_Pos         (24U)                                     
N#define FSMC_BTR1_DATLAT_Msk         (0xFU << FSMC_BTR1_DATLAT_Pos)            /*!< 0x0F000000 */
N#define FSMC_BTR1_DATLAT             FSMC_BTR1_DATLAT_Msk                      /*!<DATLA[3:0] bits (Data latency) */
N#define FSMC_BTR1_DATLAT_0           (0x1U << FSMC_BTR1_DATLAT_Pos)            /*!< 0x01000000 */
N#define FSMC_BTR1_DATLAT_1           (0x2U << FSMC_BTR1_DATLAT_Pos)            /*!< 0x02000000 */
N#define FSMC_BTR1_DATLAT_2           (0x4U << FSMC_BTR1_DATLAT_Pos)            /*!< 0x04000000 */
N#define FSMC_BTR1_DATLAT_3           (0x8U << FSMC_BTR1_DATLAT_Pos)            /*!< 0x08000000 */
N
N#define FSMC_BTR1_ACCMOD_Pos         (28U)                                     
N#define FSMC_BTR1_ACCMOD_Msk         (0x3U << FSMC_BTR1_ACCMOD_Pos)            /*!< 0x30000000 */
N#define FSMC_BTR1_ACCMOD             FSMC_BTR1_ACCMOD_Msk                      /*!<ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BTR1_ACCMOD_0           (0x1U << FSMC_BTR1_ACCMOD_Pos)            /*!< 0x10000000 */
N#define FSMC_BTR1_ACCMOD_1           (0x2U << FSMC_BTR1_ACCMOD_Pos)            /*!< 0x20000000 */
N
N/******************  Bit definition for FSMC_BTR2 register  *******************/
N#define FSMC_BTR2_ADDSET_Pos         (0U)                                      
N#define FSMC_BTR2_ADDSET_Msk         (0xFU << FSMC_BTR2_ADDSET_Pos)            /*!< 0x0000000F */
N#define FSMC_BTR2_ADDSET             FSMC_BTR2_ADDSET_Msk                      /*!<ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BTR2_ADDSET_0           (0x1U << FSMC_BTR2_ADDSET_Pos)            /*!< 0x00000001 */
N#define FSMC_BTR2_ADDSET_1           (0x2U << FSMC_BTR2_ADDSET_Pos)            /*!< 0x00000002 */
N#define FSMC_BTR2_ADDSET_2           (0x4U << FSMC_BTR2_ADDSET_Pos)            /*!< 0x00000004 */
N#define FSMC_BTR2_ADDSET_3           (0x8U << FSMC_BTR2_ADDSET_Pos)            /*!< 0x00000008 */
N
N#define FSMC_BTR2_ADDHLD_Pos         (4U)                                      
N#define FSMC_BTR2_ADDHLD_Msk         (0xFU << FSMC_BTR2_ADDHLD_Pos)            /*!< 0x000000F0 */
N#define FSMC_BTR2_ADDHLD             FSMC_BTR2_ADDHLD_Msk                      /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BTR2_ADDHLD_0           (0x1U << FSMC_BTR2_ADDHLD_Pos)            /*!< 0x00000010 */
N#define FSMC_BTR2_ADDHLD_1           (0x2U << FSMC_BTR2_ADDHLD_Pos)            /*!< 0x00000020 */
N#define FSMC_BTR2_ADDHLD_2           (0x4U << FSMC_BTR2_ADDHLD_Pos)            /*!< 0x00000040 */
N#define FSMC_BTR2_ADDHLD_3           (0x8U << FSMC_BTR2_ADDHLD_Pos)            /*!< 0x00000080 */
N
N#define FSMC_BTR2_DATAST_Pos         (8U)                                      
N#define FSMC_BTR2_DATAST_Msk         (0xFFU << FSMC_BTR2_DATAST_Pos)           /*!< 0x0000FF00 */
N#define FSMC_BTR2_DATAST             FSMC_BTR2_DATAST_Msk                      /*!<DATAST [7:0] bits (Data-phase duration) */
N#define FSMC_BTR2_DATAST_0           (0x01U << FSMC_BTR2_DATAST_Pos)           /*!< 0x00000100 */
N#define FSMC_BTR2_DATAST_1           (0x02U << FSMC_BTR2_DATAST_Pos)           /*!< 0x00000200 */
N#define FSMC_BTR2_DATAST_2           (0x04U << FSMC_BTR2_DATAST_Pos)           /*!< 0x00000400 */
N#define FSMC_BTR2_DATAST_3           (0x08U << FSMC_BTR2_DATAST_Pos)           /*!< 0x00000800 */
N#define FSMC_BTR2_DATAST_4           (0x10U << FSMC_BTR2_DATAST_Pos)           /*!< 0x00001000 */
N#define FSMC_BTR2_DATAST_5           (0x20U << FSMC_BTR2_DATAST_Pos)           /*!< 0x00002000 */
N#define FSMC_BTR2_DATAST_6           (0x40U << FSMC_BTR2_DATAST_Pos)           /*!< 0x00004000 */
N#define FSMC_BTR2_DATAST_7           (0x80U << FSMC_BTR2_DATAST_Pos)           /*!< 0x00008000 */
N
N#define FSMC_BTR2_BUSTURN_Pos        (16U)                                     
N#define FSMC_BTR2_BUSTURN_Msk        (0xFU << FSMC_BTR2_BUSTURN_Pos)           /*!< 0x000F0000 */
N#define FSMC_BTR2_BUSTURN            FSMC_BTR2_BUSTURN_Msk                     /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define FSMC_BTR2_BUSTURN_0          (0x1U << FSMC_BTR2_BUSTURN_Pos)           /*!< 0x00010000 */
N#define FSMC_BTR2_BUSTURN_1          (0x2U << FSMC_BTR2_BUSTURN_Pos)           /*!< 0x00020000 */
N#define FSMC_BTR2_BUSTURN_2          (0x4U << FSMC_BTR2_BUSTURN_Pos)           /*!< 0x00040000 */
N#define FSMC_BTR2_BUSTURN_3          (0x8U << FSMC_BTR2_BUSTURN_Pos)           /*!< 0x00080000 */
N
N#define FSMC_BTR2_CLKDIV_Pos         (20U)                                     
N#define FSMC_BTR2_CLKDIV_Msk         (0xFU << FSMC_BTR2_CLKDIV_Pos)            /*!< 0x00F00000 */
N#define FSMC_BTR2_CLKDIV             FSMC_BTR2_CLKDIV_Msk                      /*!<CLKDIV[3:0] bits (Clock divide ratio) */
N#define FSMC_BTR2_CLKDIV_0           (0x1U << FSMC_BTR2_CLKDIV_Pos)            /*!< 0x00100000 */
N#define FSMC_BTR2_CLKDIV_1           (0x2U << FSMC_BTR2_CLKDIV_Pos)            /*!< 0x00200000 */
N#define FSMC_BTR2_CLKDIV_2           (0x4U << FSMC_BTR2_CLKDIV_Pos)            /*!< 0x00400000 */
N#define FSMC_BTR2_CLKDIV_3           (0x8U << FSMC_BTR2_CLKDIV_Pos)            /*!< 0x00800000 */
N
N#define FSMC_BTR2_DATLAT_Pos         (24U)                                     
N#define FSMC_BTR2_DATLAT_Msk         (0xFU << FSMC_BTR2_DATLAT_Pos)            /*!< 0x0F000000 */
N#define FSMC_BTR2_DATLAT             FSMC_BTR2_DATLAT_Msk                      /*!<DATLA[3:0] bits (Data latency) */
N#define FSMC_BTR2_DATLAT_0           (0x1U << FSMC_BTR2_DATLAT_Pos)            /*!< 0x01000000 */
N#define FSMC_BTR2_DATLAT_1           (0x2U << FSMC_BTR2_DATLAT_Pos)            /*!< 0x02000000 */
N#define FSMC_BTR2_DATLAT_2           (0x4U << FSMC_BTR2_DATLAT_Pos)            /*!< 0x04000000 */
N#define FSMC_BTR2_DATLAT_3           (0x8U << FSMC_BTR2_DATLAT_Pos)            /*!< 0x08000000 */
N
N#define FSMC_BTR2_ACCMOD_Pos         (28U)                                     
N#define FSMC_BTR2_ACCMOD_Msk         (0x3U << FSMC_BTR2_ACCMOD_Pos)            /*!< 0x30000000 */
N#define FSMC_BTR2_ACCMOD             FSMC_BTR2_ACCMOD_Msk                      /*!<ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BTR2_ACCMOD_0           (0x1U << FSMC_BTR2_ACCMOD_Pos)            /*!< 0x10000000 */
N#define FSMC_BTR2_ACCMOD_1           (0x2U << FSMC_BTR2_ACCMOD_Pos)            /*!< 0x20000000 */
N
N/*******************  Bit definition for FSMC_BTR3 register  *******************/
N#define FSMC_BTR3_ADDSET_Pos         (0U)                                      
N#define FSMC_BTR3_ADDSET_Msk         (0xFU << FSMC_BTR3_ADDSET_Pos)            /*!< 0x0000000F */
N#define FSMC_BTR3_ADDSET             FSMC_BTR3_ADDSET_Msk                      /*!<ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BTR3_ADDSET_0           (0x1U << FSMC_BTR3_ADDSET_Pos)            /*!< 0x00000001 */
N#define FSMC_BTR3_ADDSET_1           (0x2U << FSMC_BTR3_ADDSET_Pos)            /*!< 0x00000002 */
N#define FSMC_BTR3_ADDSET_2           (0x4U << FSMC_BTR3_ADDSET_Pos)            /*!< 0x00000004 */
N#define FSMC_BTR3_ADDSET_3           (0x8U << FSMC_BTR3_ADDSET_Pos)            /*!< 0x00000008 */
N
N#define FSMC_BTR3_ADDHLD_Pos         (4U)                                      
N#define FSMC_BTR3_ADDHLD_Msk         (0xFU << FSMC_BTR3_ADDHLD_Pos)            /*!< 0x000000F0 */
N#define FSMC_BTR3_ADDHLD             FSMC_BTR3_ADDHLD_Msk                      /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BTR3_ADDHLD_0           (0x1U << FSMC_BTR3_ADDHLD_Pos)            /*!< 0x00000010 */
N#define FSMC_BTR3_ADDHLD_1           (0x2U << FSMC_BTR3_ADDHLD_Pos)            /*!< 0x00000020 */
N#define FSMC_BTR3_ADDHLD_2           (0x4U << FSMC_BTR3_ADDHLD_Pos)            /*!< 0x00000040 */
N#define FSMC_BTR3_ADDHLD_3           (0x8U << FSMC_BTR3_ADDHLD_Pos)            /*!< 0x00000080 */
N
N#define FSMC_BTR3_DATAST_Pos         (8U)                                      
N#define FSMC_BTR3_DATAST_Msk         (0xFFU << FSMC_BTR3_DATAST_Pos)           /*!< 0x0000FF00 */
N#define FSMC_BTR3_DATAST             FSMC_BTR3_DATAST_Msk                      /*!<DATAST [7:0] bits (Data-phase duration) */
N#define FSMC_BTR3_DATAST_0           (0x01U << FSMC_BTR3_DATAST_Pos)           /*!< 0x00000100 */
N#define FSMC_BTR3_DATAST_1           (0x02U << FSMC_BTR3_DATAST_Pos)           /*!< 0x00000200 */
N#define FSMC_BTR3_DATAST_2           (0x04U << FSMC_BTR3_DATAST_Pos)           /*!< 0x00000400 */
N#define FSMC_BTR3_DATAST_3           (0x08U << FSMC_BTR3_DATAST_Pos)           /*!< 0x00000800 */
N#define FSMC_BTR3_DATAST_4           (0x10U << FSMC_BTR3_DATAST_Pos)           /*!< 0x00001000 */
N#define FSMC_BTR3_DATAST_5           (0x20U << FSMC_BTR3_DATAST_Pos)           /*!< 0x00002000 */
N#define FSMC_BTR3_DATAST_6           (0x40U << FSMC_BTR3_DATAST_Pos)           /*!< 0x00004000 */
N#define FSMC_BTR3_DATAST_7           (0x80U << FSMC_BTR3_DATAST_Pos)           /*!< 0x00008000 */
N
N#define FSMC_BTR3_BUSTURN_Pos        (16U)                                     
N#define FSMC_BTR3_BUSTURN_Msk        (0xFU << FSMC_BTR3_BUSTURN_Pos)           /*!< 0x000F0000 */
N#define FSMC_BTR3_BUSTURN            FSMC_BTR3_BUSTURN_Msk                     /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define FSMC_BTR3_BUSTURN_0          (0x1U << FSMC_BTR3_BUSTURN_Pos)           /*!< 0x00010000 */
N#define FSMC_BTR3_BUSTURN_1          (0x2U << FSMC_BTR3_BUSTURN_Pos)           /*!< 0x00020000 */
N#define FSMC_BTR3_BUSTURN_2          (0x4U << FSMC_BTR3_BUSTURN_Pos)           /*!< 0x00040000 */
N#define FSMC_BTR3_BUSTURN_3          (0x8U << FSMC_BTR3_BUSTURN_Pos)           /*!< 0x00080000 */
N
N#define FSMC_BTR3_CLKDIV_Pos         (20U)                                     
N#define FSMC_BTR3_CLKDIV_Msk         (0xFU << FSMC_BTR3_CLKDIV_Pos)            /*!< 0x00F00000 */
N#define FSMC_BTR3_CLKDIV             FSMC_BTR3_CLKDIV_Msk                      /*!<CLKDIV[3:0] bits (Clock divide ratio) */
N#define FSMC_BTR3_CLKDIV_0           (0x1U << FSMC_BTR3_CLKDIV_Pos)            /*!< 0x00100000 */
N#define FSMC_BTR3_CLKDIV_1           (0x2U << FSMC_BTR3_CLKDIV_Pos)            /*!< 0x00200000 */
N#define FSMC_BTR3_CLKDIV_2           (0x4U << FSMC_BTR3_CLKDIV_Pos)            /*!< 0x00400000 */
N#define FSMC_BTR3_CLKDIV_3           (0x8U << FSMC_BTR3_CLKDIV_Pos)            /*!< 0x00800000 */
N
N#define FSMC_BTR3_DATLAT_Pos         (24U)                                     
N#define FSMC_BTR3_DATLAT_Msk         (0xFU << FSMC_BTR3_DATLAT_Pos)            /*!< 0x0F000000 */
N#define FSMC_BTR3_DATLAT             FSMC_BTR3_DATLAT_Msk                      /*!<DATLA[3:0] bits (Data latency) */
N#define FSMC_BTR3_DATLAT_0           (0x1U << FSMC_BTR3_DATLAT_Pos)            /*!< 0x01000000 */
N#define FSMC_BTR3_DATLAT_1           (0x2U << FSMC_BTR3_DATLAT_Pos)            /*!< 0x02000000 */
N#define FSMC_BTR3_DATLAT_2           (0x4U << FSMC_BTR3_DATLAT_Pos)            /*!< 0x04000000 */
N#define FSMC_BTR3_DATLAT_3           (0x8U << FSMC_BTR3_DATLAT_Pos)            /*!< 0x08000000 */
N
N#define FSMC_BTR3_ACCMOD_Pos         (28U)                                     
N#define FSMC_BTR3_ACCMOD_Msk         (0x3U << FSMC_BTR3_ACCMOD_Pos)            /*!< 0x30000000 */
N#define FSMC_BTR3_ACCMOD             FSMC_BTR3_ACCMOD_Msk                      /*!<ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BTR3_ACCMOD_0           (0x1U << FSMC_BTR3_ACCMOD_Pos)            /*!< 0x10000000 */
N#define FSMC_BTR3_ACCMOD_1           (0x2U << FSMC_BTR3_ACCMOD_Pos)            /*!< 0x20000000 */
N
N/******************  Bit definition for FSMC_BTR4 register  *******************/
N#define FSMC_BTR4_ADDSET_Pos         (0U)                                      
N#define FSMC_BTR4_ADDSET_Msk         (0xFU << FSMC_BTR4_ADDSET_Pos)            /*!< 0x0000000F */
N#define FSMC_BTR4_ADDSET             FSMC_BTR4_ADDSET_Msk                      /*!<ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BTR4_ADDSET_0           (0x1U << FSMC_BTR4_ADDSET_Pos)            /*!< 0x00000001 */
N#define FSMC_BTR4_ADDSET_1           (0x2U << FSMC_BTR4_ADDSET_Pos)            /*!< 0x00000002 */
N#define FSMC_BTR4_ADDSET_2           (0x4U << FSMC_BTR4_ADDSET_Pos)            /*!< 0x00000004 */
N#define FSMC_BTR4_ADDSET_3           (0x8U << FSMC_BTR4_ADDSET_Pos)            /*!< 0x00000008 */
N
N#define FSMC_BTR4_ADDHLD_Pos         (4U)                                      
N#define FSMC_BTR4_ADDHLD_Msk         (0xFU << FSMC_BTR4_ADDHLD_Pos)            /*!< 0x000000F0 */
N#define FSMC_BTR4_ADDHLD             FSMC_BTR4_ADDHLD_Msk                      /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BTR4_ADDHLD_0           (0x1U << FSMC_BTR4_ADDHLD_Pos)            /*!< 0x00000010 */
N#define FSMC_BTR4_ADDHLD_1           (0x2U << FSMC_BTR4_ADDHLD_Pos)            /*!< 0x00000020 */
N#define FSMC_BTR4_ADDHLD_2           (0x4U << FSMC_BTR4_ADDHLD_Pos)            /*!< 0x00000040 */
N#define FSMC_BTR4_ADDHLD_3           (0x8U << FSMC_BTR4_ADDHLD_Pos)            /*!< 0x00000080 */
N
N#define FSMC_BTR4_DATAST_Pos         (8U)                                      
N#define FSMC_BTR4_DATAST_Msk         (0xFFU << FSMC_BTR4_DATAST_Pos)           /*!< 0x0000FF00 */
N#define FSMC_BTR4_DATAST             FSMC_BTR4_DATAST_Msk                      /*!<DATAST [7:0] bits (Data-phase duration) */
N#define FSMC_BTR4_DATAST_0           (0x01U << FSMC_BTR4_DATAST_Pos)           /*!< 0x00000100 */
N#define FSMC_BTR4_DATAST_1           (0x02U << FSMC_BTR4_DATAST_Pos)           /*!< 0x00000200 */
N#define FSMC_BTR4_DATAST_2           (0x04U << FSMC_BTR4_DATAST_Pos)           /*!< 0x00000400 */
N#define FSMC_BTR4_DATAST_3           (0x08U << FSMC_BTR4_DATAST_Pos)           /*!< 0x00000800 */
N#define FSMC_BTR4_DATAST_4           (0x10U << FSMC_BTR4_DATAST_Pos)           /*!< 0x00001000 */
N#define FSMC_BTR4_DATAST_5           (0x20U << FSMC_BTR4_DATAST_Pos)           /*!< 0x00002000 */
N#define FSMC_BTR4_DATAST_6           (0x40U << FSMC_BTR4_DATAST_Pos)           /*!< 0x00004000 */
N#define FSMC_BTR4_DATAST_7           (0x80U << FSMC_BTR4_DATAST_Pos)           /*!< 0x00008000 */
N
N#define FSMC_BTR4_BUSTURN_Pos        (16U)                                     
N#define FSMC_BTR4_BUSTURN_Msk        (0xFU << FSMC_BTR4_BUSTURN_Pos)           /*!< 0x000F0000 */
N#define FSMC_BTR4_BUSTURN            FSMC_BTR4_BUSTURN_Msk                     /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */
N#define FSMC_BTR4_BUSTURN_0          (0x1U << FSMC_BTR4_BUSTURN_Pos)           /*!< 0x00010000 */
N#define FSMC_BTR4_BUSTURN_1          (0x2U << FSMC_BTR4_BUSTURN_Pos)           /*!< 0x00020000 */
N#define FSMC_BTR4_BUSTURN_2          (0x4U << FSMC_BTR4_BUSTURN_Pos)           /*!< 0x00040000 */
N#define FSMC_BTR4_BUSTURN_3          (0x8U << FSMC_BTR4_BUSTURN_Pos)           /*!< 0x00080000 */
N
N#define FSMC_BTR4_CLKDIV_Pos         (20U)                                     
N#define FSMC_BTR4_CLKDIV_Msk         (0xFU << FSMC_BTR4_CLKDIV_Pos)            /*!< 0x00F00000 */
N#define FSMC_BTR4_CLKDIV             FSMC_BTR4_CLKDIV_Msk                      /*!<CLKDIV[3:0] bits (Clock divide ratio) */
N#define FSMC_BTR4_CLKDIV_0           (0x1U << FSMC_BTR4_CLKDIV_Pos)            /*!< 0x00100000 */
N#define FSMC_BTR4_CLKDIV_1           (0x2U << FSMC_BTR4_CLKDIV_Pos)            /*!< 0x00200000 */
N#define FSMC_BTR4_CLKDIV_2           (0x4U << FSMC_BTR4_CLKDIV_Pos)            /*!< 0x00400000 */
N#define FSMC_BTR4_CLKDIV_3           (0x8U << FSMC_BTR4_CLKDIV_Pos)            /*!< 0x00800000 */
N
N#define FSMC_BTR4_DATLAT_Pos         (24U)                                     
N#define FSMC_BTR4_DATLAT_Msk         (0xFU << FSMC_BTR4_DATLAT_Pos)            /*!< 0x0F000000 */
N#define FSMC_BTR4_DATLAT             FSMC_BTR4_DATLAT_Msk                      /*!<DATLA[3:0] bits (Data latency) */
N#define FSMC_BTR4_DATLAT_0           (0x1U << FSMC_BTR4_DATLAT_Pos)            /*!< 0x01000000 */
N#define FSMC_BTR4_DATLAT_1           (0x2U << FSMC_BTR4_DATLAT_Pos)            /*!< 0x02000000 */
N#define FSMC_BTR4_DATLAT_2           (0x4U << FSMC_BTR4_DATLAT_Pos)            /*!< 0x04000000 */
N#define FSMC_BTR4_DATLAT_3           (0x8U << FSMC_BTR4_DATLAT_Pos)            /*!< 0x08000000 */
N
N#define FSMC_BTR4_ACCMOD_Pos         (28U)                                     
N#define FSMC_BTR4_ACCMOD_Msk         (0x3U << FSMC_BTR4_ACCMOD_Pos)            /*!< 0x30000000 */
N#define FSMC_BTR4_ACCMOD             FSMC_BTR4_ACCMOD_Msk                      /*!<ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BTR4_ACCMOD_0           (0x1U << FSMC_BTR4_ACCMOD_Pos)            /*!< 0x10000000 */
N#define FSMC_BTR4_ACCMOD_1           (0x2U << FSMC_BTR4_ACCMOD_Pos)            /*!< 0x20000000 */
N
N/******************  Bit definition for FSMC_BWTR1 register  ******************/
N#define FSMC_BWTR1_ADDSET_Pos        (0U)                                      
N#define FSMC_BWTR1_ADDSET_Msk        (0xFU << FSMC_BWTR1_ADDSET_Pos)           /*!< 0x0000000F */
N#define FSMC_BWTR1_ADDSET            FSMC_BWTR1_ADDSET_Msk                     /*!<ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BWTR1_ADDSET_0          (0x1U << FSMC_BWTR1_ADDSET_Pos)           /*!< 0x00000001 */
N#define FSMC_BWTR1_ADDSET_1          (0x2U << FSMC_BWTR1_ADDSET_Pos)           /*!< 0x00000002 */
N#define FSMC_BWTR1_ADDSET_2          (0x4U << FSMC_BWTR1_ADDSET_Pos)           /*!< 0x00000004 */
N#define FSMC_BWTR1_ADDSET_3          (0x8U << FSMC_BWTR1_ADDSET_Pos)           /*!< 0x00000008 */
N
N#define FSMC_BWTR1_ADDHLD_Pos        (4U)                                      
N#define FSMC_BWTR1_ADDHLD_Msk        (0xFU << FSMC_BWTR1_ADDHLD_Pos)           /*!< 0x000000F0 */
N#define FSMC_BWTR1_ADDHLD            FSMC_BWTR1_ADDHLD_Msk                     /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BWTR1_ADDHLD_0          (0x1U << FSMC_BWTR1_ADDHLD_Pos)           /*!< 0x00000010 */
N#define FSMC_BWTR1_ADDHLD_1          (0x2U << FSMC_BWTR1_ADDHLD_Pos)           /*!< 0x00000020 */
N#define FSMC_BWTR1_ADDHLD_2          (0x4U << FSMC_BWTR1_ADDHLD_Pos)           /*!< 0x00000040 */
N#define FSMC_BWTR1_ADDHLD_3          (0x8U << FSMC_BWTR1_ADDHLD_Pos)           /*!< 0x00000080 */
N
N#define FSMC_BWTR1_DATAST_Pos        (8U)                                      
N#define FSMC_BWTR1_DATAST_Msk        (0xFFU << FSMC_BWTR1_DATAST_Pos)          /*!< 0x0000FF00 */
N#define FSMC_BWTR1_DATAST            FSMC_BWTR1_DATAST_Msk                     /*!<DATAST [7:0] bits (Data-phase duration) */
N#define FSMC_BWTR1_DATAST_0          (0x01U << FSMC_BWTR1_DATAST_Pos)          /*!< 0x00000100 */
N#define FSMC_BWTR1_DATAST_1          (0x02U << FSMC_BWTR1_DATAST_Pos)          /*!< 0x00000200 */
N#define FSMC_BWTR1_DATAST_2          (0x04U << FSMC_BWTR1_DATAST_Pos)          /*!< 0x00000400 */
N#define FSMC_BWTR1_DATAST_3          (0x08U << FSMC_BWTR1_DATAST_Pos)          /*!< 0x00000800 */
N#define FSMC_BWTR1_DATAST_4          (0x10U << FSMC_BWTR1_DATAST_Pos)          /*!< 0x00001000 */
N#define FSMC_BWTR1_DATAST_5          (0x20U << FSMC_BWTR1_DATAST_Pos)          /*!< 0x00002000 */
N#define FSMC_BWTR1_DATAST_6          (0x40U << FSMC_BWTR1_DATAST_Pos)          /*!< 0x00004000 */
N#define FSMC_BWTR1_DATAST_7          (0x80U << FSMC_BWTR1_DATAST_Pos)          /*!< 0x00008000 */
N
N#define FSMC_BWTR1_BUSTURN_Pos       (16U)                                     
N#define FSMC_BWTR1_BUSTURN_Msk       (0xFU << FSMC_BWTR1_BUSTURN_Pos)          /*!< 0x000F0000 */
N#define FSMC_BWTR1_BUSTURN           FSMC_BWTR1_BUSTURN_Msk                    /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
N#define FSMC_BWTR1_BUSTURN_0         (0x1U << FSMC_BWTR1_BUSTURN_Pos)          /*!< 0x00010000 */
N#define FSMC_BWTR1_BUSTURN_1         (0x2U << FSMC_BWTR1_BUSTURN_Pos)          /*!< 0x00020000 */
N#define FSMC_BWTR1_BUSTURN_2         (0x4U << FSMC_BWTR1_BUSTURN_Pos)          /*!< 0x00040000 */
N#define FSMC_BWTR1_BUSTURN_3         (0x8U << FSMC_BWTR1_BUSTURN_Pos)          /*!< 0x00080000 */
N
N#define FSMC_BWTR1_ACCMOD_Pos        (28U)                                     
N#define FSMC_BWTR1_ACCMOD_Msk        (0x3U << FSMC_BWTR1_ACCMOD_Pos)           /*!< 0x30000000 */
N#define FSMC_BWTR1_ACCMOD            FSMC_BWTR1_ACCMOD_Msk                     /*!<ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BWTR1_ACCMOD_0          (0x1U << FSMC_BWTR1_ACCMOD_Pos)           /*!< 0x10000000 */
N#define FSMC_BWTR1_ACCMOD_1          (0x2U << FSMC_BWTR1_ACCMOD_Pos)           /*!< 0x20000000 */
N
N/******************  Bit definition for FSMC_BWTR2 register  ******************/
N#define FSMC_BWTR2_ADDSET_Pos        (0U)                                      
N#define FSMC_BWTR2_ADDSET_Msk        (0xFU << FSMC_BWTR2_ADDSET_Pos)           /*!< 0x0000000F */
N#define FSMC_BWTR2_ADDSET            FSMC_BWTR2_ADDSET_Msk                     /*!<ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BWTR2_ADDSET_0          (0x1U << FSMC_BWTR2_ADDSET_Pos)           /*!< 0x00000001 */
N#define FSMC_BWTR2_ADDSET_1          (0x2U << FSMC_BWTR2_ADDSET_Pos)           /*!< 0x00000002 */
N#define FSMC_BWTR2_ADDSET_2          (0x4U << FSMC_BWTR2_ADDSET_Pos)           /*!< 0x00000004 */
N#define FSMC_BWTR2_ADDSET_3          (0x8U << FSMC_BWTR2_ADDSET_Pos)           /*!< 0x00000008 */
N
N#define FSMC_BWTR2_ADDHLD_Pos        (4U)                                      
N#define FSMC_BWTR2_ADDHLD_Msk        (0xFU << FSMC_BWTR2_ADDHLD_Pos)           /*!< 0x000000F0 */
N#define FSMC_BWTR2_ADDHLD            FSMC_BWTR2_ADDHLD_Msk                     /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BWTR2_ADDHLD_0          (0x1U << FSMC_BWTR2_ADDHLD_Pos)           /*!< 0x00000010 */
N#define FSMC_BWTR2_ADDHLD_1          (0x2U << FSMC_BWTR2_ADDHLD_Pos)           /*!< 0x00000020 */
N#define FSMC_BWTR2_ADDHLD_2          (0x4U << FSMC_BWTR2_ADDHLD_Pos)           /*!< 0x00000040 */
N#define FSMC_BWTR2_ADDHLD_3          (0x8U << FSMC_BWTR2_ADDHLD_Pos)           /*!< 0x00000080 */
N
N#define FSMC_BWTR2_DATAST_Pos        (8U)                                      
N#define FSMC_BWTR2_DATAST_Msk        (0xFFU << FSMC_BWTR2_DATAST_Pos)          /*!< 0x0000FF00 */
N#define FSMC_BWTR2_DATAST            FSMC_BWTR2_DATAST_Msk                     /*!<DATAST [7:0] bits (Data-phase duration) */
N#define FSMC_BWTR2_DATAST_0          (0x01U << FSMC_BWTR2_DATAST_Pos)          /*!< 0x00000100 */
N#define FSMC_BWTR2_DATAST_1          (0x02U << FSMC_BWTR2_DATAST_Pos)          /*!< 0x00000200 */
N#define FSMC_BWTR2_DATAST_2          (0x04U << FSMC_BWTR2_DATAST_Pos)          /*!< 0x00000400 */
N#define FSMC_BWTR2_DATAST_3          (0x08U << FSMC_BWTR2_DATAST_Pos)          /*!< 0x00000800 */
N#define FSMC_BWTR2_DATAST_4          (0x10U << FSMC_BWTR2_DATAST_Pos)          /*!< 0x00001000 */
N#define FSMC_BWTR2_DATAST_5          (0x20U << FSMC_BWTR2_DATAST_Pos)          /*!< 0x00002000 */
N#define FSMC_BWTR2_DATAST_6          (0x40U << FSMC_BWTR2_DATAST_Pos)          /*!< 0x00004000 */
N#define FSMC_BWTR2_DATAST_7          (0x80U << FSMC_BWTR2_DATAST_Pos)          /*!< 0x00008000 */
N
N#define FSMC_BWTR2_BUSTURN_Pos       (16U)                                     
N#define FSMC_BWTR2_BUSTURN_Msk       (0xFU << FSMC_BWTR2_BUSTURN_Pos)          /*!< 0x000F0000 */
N#define FSMC_BWTR2_BUSTURN           FSMC_BWTR2_BUSTURN_Msk                    /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
N#define FSMC_BWTR2_BUSTURN_0         (0x1U << FSMC_BWTR2_BUSTURN_Pos)          /*!< 0x00010000 */
N#define FSMC_BWTR2_BUSTURN_1         (0x2U << FSMC_BWTR2_BUSTURN_Pos)          /*!< 0x00020000 */
N#define FSMC_BWTR2_BUSTURN_2         (0x4U << FSMC_BWTR2_BUSTURN_Pos)          /*!< 0x00040000 */
N#define FSMC_BWTR2_BUSTURN_3         (0x8U << FSMC_BWTR2_BUSTURN_Pos)          /*!< 0x00080000 */
N
N#define FSMC_BWTR2_ACCMOD_Pos        (28U)                                     
N#define FSMC_BWTR2_ACCMOD_Msk        (0x3U << FSMC_BWTR2_ACCMOD_Pos)           /*!< 0x30000000 */
N#define FSMC_BWTR2_ACCMOD            FSMC_BWTR2_ACCMOD_Msk                     /*!<ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BWTR2_ACCMOD_0          (0x1U << FSMC_BWTR2_ACCMOD_Pos)           /*!< 0x10000000 */
N#define FSMC_BWTR2_ACCMOD_1          (0x2U << FSMC_BWTR2_ACCMOD_Pos)           /*!< 0x20000000 */
N
N/******************  Bit definition for FSMC_BWTR3 register  ******************/
N#define FSMC_BWTR3_ADDSET_Pos        (0U)                                      
N#define FSMC_BWTR3_ADDSET_Msk        (0xFU << FSMC_BWTR3_ADDSET_Pos)           /*!< 0x0000000F */
N#define FSMC_BWTR3_ADDSET            FSMC_BWTR3_ADDSET_Msk                     /*!<ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BWTR3_ADDSET_0          (0x1U << FSMC_BWTR3_ADDSET_Pos)           /*!< 0x00000001 */
N#define FSMC_BWTR3_ADDSET_1          (0x2U << FSMC_BWTR3_ADDSET_Pos)           /*!< 0x00000002 */
N#define FSMC_BWTR3_ADDSET_2          (0x4U << FSMC_BWTR3_ADDSET_Pos)           /*!< 0x00000004 */
N#define FSMC_BWTR3_ADDSET_3          (0x8U << FSMC_BWTR3_ADDSET_Pos)           /*!< 0x00000008 */
N
N#define FSMC_BWTR3_ADDHLD_Pos        (4U)                                      
N#define FSMC_BWTR3_ADDHLD_Msk        (0xFU << FSMC_BWTR3_ADDHLD_Pos)           /*!< 0x000000F0 */
N#define FSMC_BWTR3_ADDHLD            FSMC_BWTR3_ADDHLD_Msk                     /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BWTR3_ADDHLD_0          (0x1U << FSMC_BWTR3_ADDHLD_Pos)           /*!< 0x00000010 */
N#define FSMC_BWTR3_ADDHLD_1          (0x2U << FSMC_BWTR3_ADDHLD_Pos)           /*!< 0x00000020 */
N#define FSMC_BWTR3_ADDHLD_2          (0x4U << FSMC_BWTR3_ADDHLD_Pos)           /*!< 0x00000040 */
N#define FSMC_BWTR3_ADDHLD_3          (0x8U << FSMC_BWTR3_ADDHLD_Pos)           /*!< 0x00000080 */
N
N#define FSMC_BWTR3_DATAST_Pos        (8U)                                      
N#define FSMC_BWTR3_DATAST_Msk        (0xFFU << FSMC_BWTR3_DATAST_Pos)          /*!< 0x0000FF00 */
N#define FSMC_BWTR3_DATAST            FSMC_BWTR3_DATAST_Msk                     /*!<DATAST [7:0] bits (Data-phase duration) */
N#define FSMC_BWTR3_DATAST_0          (0x01U << FSMC_BWTR3_DATAST_Pos)          /*!< 0x00000100 */
N#define FSMC_BWTR3_DATAST_1          (0x02U << FSMC_BWTR3_DATAST_Pos)          /*!< 0x00000200 */
N#define FSMC_BWTR3_DATAST_2          (0x04U << FSMC_BWTR3_DATAST_Pos)          /*!< 0x00000400 */
N#define FSMC_BWTR3_DATAST_3          (0x08U << FSMC_BWTR3_DATAST_Pos)          /*!< 0x00000800 */
N#define FSMC_BWTR3_DATAST_4          (0x10U << FSMC_BWTR3_DATAST_Pos)          /*!< 0x00001000 */
N#define FSMC_BWTR3_DATAST_5          (0x20U << FSMC_BWTR3_DATAST_Pos)          /*!< 0x00002000 */
N#define FSMC_BWTR3_DATAST_6          (0x40U << FSMC_BWTR3_DATAST_Pos)          /*!< 0x00004000 */
N#define FSMC_BWTR3_DATAST_7          (0x80U << FSMC_BWTR3_DATAST_Pos)          /*!< 0x00008000 */
N
N#define FSMC_BWTR3_BUSTURN_Pos       (16U)                                     
N#define FSMC_BWTR3_BUSTURN_Msk       (0xFU << FSMC_BWTR3_BUSTURN_Pos)          /*!< 0x000F0000 */
N#define FSMC_BWTR3_BUSTURN           FSMC_BWTR3_BUSTURN_Msk                    /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
N#define FSMC_BWTR3_BUSTURN_0         (0x1U << FSMC_BWTR3_BUSTURN_Pos)          /*!< 0x00010000 */
N#define FSMC_BWTR3_BUSTURN_1         (0x2U << FSMC_BWTR3_BUSTURN_Pos)          /*!< 0x00020000 */
N#define FSMC_BWTR3_BUSTURN_2         (0x4U << FSMC_BWTR3_BUSTURN_Pos)          /*!< 0x00040000 */
N#define FSMC_BWTR3_BUSTURN_3         (0x8U << FSMC_BWTR3_BUSTURN_Pos)          /*!< 0x00080000 */
N
N#define FSMC_BWTR3_ACCMOD_Pos        (28U)                                     
N#define FSMC_BWTR3_ACCMOD_Msk        (0x3U << FSMC_BWTR3_ACCMOD_Pos)           /*!< 0x30000000 */
N#define FSMC_BWTR3_ACCMOD            FSMC_BWTR3_ACCMOD_Msk                     /*!<ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BWTR3_ACCMOD_0          (0x1U << FSMC_BWTR3_ACCMOD_Pos)           /*!< 0x10000000 */
N#define FSMC_BWTR3_ACCMOD_1          (0x2U << FSMC_BWTR3_ACCMOD_Pos)           /*!< 0x20000000 */
N
N/******************  Bit definition for FSMC_BWTR4 register  ******************/
N#define FSMC_BWTR4_ADDSET_Pos        (0U)                                      
N#define FSMC_BWTR4_ADDSET_Msk        (0xFU << FSMC_BWTR4_ADDSET_Pos)           /*!< 0x0000000F */
N#define FSMC_BWTR4_ADDSET            FSMC_BWTR4_ADDSET_Msk                     /*!<ADDSET[3:0] bits (Address setup phase duration) */
N#define FSMC_BWTR4_ADDSET_0          (0x1U << FSMC_BWTR4_ADDSET_Pos)           /*!< 0x00000001 */
N#define FSMC_BWTR4_ADDSET_1          (0x2U << FSMC_BWTR4_ADDSET_Pos)           /*!< 0x00000002 */
N#define FSMC_BWTR4_ADDSET_2          (0x4U << FSMC_BWTR4_ADDSET_Pos)           /*!< 0x00000004 */
N#define FSMC_BWTR4_ADDSET_3          (0x8U << FSMC_BWTR4_ADDSET_Pos)           /*!< 0x00000008 */
N
N#define FSMC_BWTR4_ADDHLD_Pos        (4U)                                      
N#define FSMC_BWTR4_ADDHLD_Msk        (0xFU << FSMC_BWTR4_ADDHLD_Pos)           /*!< 0x000000F0 */
N#define FSMC_BWTR4_ADDHLD            FSMC_BWTR4_ADDHLD_Msk                     /*!<ADDHLD[3:0] bits (Address-hold phase duration) */
N#define FSMC_BWTR4_ADDHLD_0          (0x1U << FSMC_BWTR4_ADDHLD_Pos)           /*!< 0x00000010 */
N#define FSMC_BWTR4_ADDHLD_1          (0x2U << FSMC_BWTR4_ADDHLD_Pos)           /*!< 0x00000020 */
N#define FSMC_BWTR4_ADDHLD_2          (0x4U << FSMC_BWTR4_ADDHLD_Pos)           /*!< 0x00000040 */
N#define FSMC_BWTR4_ADDHLD_3          (0x8U << FSMC_BWTR4_ADDHLD_Pos)           /*!< 0x00000080 */
N
N#define FSMC_BWTR4_DATAST_Pos        (8U)                                      
N#define FSMC_BWTR4_DATAST_Msk        (0xFFU << FSMC_BWTR4_DATAST_Pos)          /*!< 0x0000FF00 */
N#define FSMC_BWTR4_DATAST            FSMC_BWTR4_DATAST_Msk                     /*!<DATAST [3:0] bits (Data-phase duration) */
N#define FSMC_BWTR4_DATAST_0          0x00000100U                               /*!<Bit 0 */
N#define FSMC_BWTR4_DATAST_1          0x00000200U                               /*!<Bit 1 */
N#define FSMC_BWTR4_DATAST_2          0x00000400U                               /*!<Bit 2 */
N#define FSMC_BWTR4_DATAST_3          0x00000800U                               /*!<Bit 3 */
N#define FSMC_BWTR4_DATAST_4          0x00001000U                               /*!<Bit 4 */
N#define FSMC_BWTR4_DATAST_5          0x00002000U                               /*!<Bit 5 */
N#define FSMC_BWTR4_DATAST_6          0x00004000U                               /*!<Bit 6 */
N#define FSMC_BWTR4_DATAST_7          0x00008000U                               /*!<Bit 7 */
N
N#define FSMC_BWTR4_BUSTURN_Pos       (16U)                                     
N#define FSMC_BWTR4_BUSTURN_Msk       (0xFU << FSMC_BWTR4_BUSTURN_Pos)          /*!< 0x000F0000 */
N#define FSMC_BWTR4_BUSTURN           FSMC_BWTR4_BUSTURN_Msk                    /*!<BUSTURN[3:0] bits (Bus turnaround duration) */
N#define FSMC_BWTR4_BUSTURN_0         (0x1U << FSMC_BWTR4_BUSTURN_Pos)          /*!< 0x00010000 */
N#define FSMC_BWTR4_BUSTURN_1         (0x2U << FSMC_BWTR4_BUSTURN_Pos)          /*!< 0x00020000 */
N#define FSMC_BWTR4_BUSTURN_2         (0x4U << FSMC_BWTR4_BUSTURN_Pos)          /*!< 0x00040000 */
N#define FSMC_BWTR4_BUSTURN_3         (0x8U << FSMC_BWTR4_BUSTURN_Pos)          /*!< 0x00080000 */
N
N#define FSMC_BWTR4_ACCMOD_Pos        (28U)                                     
N#define FSMC_BWTR4_ACCMOD_Msk        (0x3U << FSMC_BWTR4_ACCMOD_Pos)           /*!< 0x30000000 */
N#define FSMC_BWTR4_ACCMOD            FSMC_BWTR4_ACCMOD_Msk                     /*!<ACCMOD[1:0] bits (Access mode) */
N#define FSMC_BWTR4_ACCMOD_0          (0x1U << FSMC_BWTR4_ACCMOD_Pos)           /*!< 0x10000000 */
N#define FSMC_BWTR4_ACCMOD_1          (0x2U << FSMC_BWTR4_ACCMOD_Pos)           /*!< 0x20000000 */
N
N/******************  Bit definition for FSMC_PCR2 register  *******************/
N#define FSMC_PCR2_PWAITEN_Pos        (1U)                                      
N#define FSMC_PCR2_PWAITEN_Msk        (0x1U << FSMC_PCR2_PWAITEN_Pos)           /*!< 0x00000002 */
N#define FSMC_PCR2_PWAITEN            FSMC_PCR2_PWAITEN_Msk                     /*!<Wait feature enable bit */
N#define FSMC_PCR2_PBKEN_Pos          (2U)                                      
N#define FSMC_PCR2_PBKEN_Msk          (0x1U << FSMC_PCR2_PBKEN_Pos)             /*!< 0x00000004 */
N#define FSMC_PCR2_PBKEN              FSMC_PCR2_PBKEN_Msk                       /*!<PC Card/NAND Flash memory bank enable bit */
N#define FSMC_PCR2_PTYP_Pos           (3U)                                      
N#define FSMC_PCR2_PTYP_Msk           (0x1U << FSMC_PCR2_PTYP_Pos)              /*!< 0x00000008 */
N#define FSMC_PCR2_PTYP               FSMC_PCR2_PTYP_Msk                        /*!<Memory type */
N
N#define FSMC_PCR2_PWID_Pos           (4U)                                      
N#define FSMC_PCR2_PWID_Msk           (0x3U << FSMC_PCR2_PWID_Pos)              /*!< 0x00000030 */
N#define FSMC_PCR2_PWID               FSMC_PCR2_PWID_Msk                        /*!<PWID[1:0] bits (NAND Flash databus width) */
N#define FSMC_PCR2_PWID_0             (0x1U << FSMC_PCR2_PWID_Pos)              /*!< 0x00000010 */
N#define FSMC_PCR2_PWID_1             (0x2U << FSMC_PCR2_PWID_Pos)              /*!< 0x00000020 */
N
N#define FSMC_PCR2_ECCEN_Pos          (6U)                                      
N#define FSMC_PCR2_ECCEN_Msk          (0x1U << FSMC_PCR2_ECCEN_Pos)             /*!< 0x00000040 */
N#define FSMC_PCR2_ECCEN              FSMC_PCR2_ECCEN_Msk                       /*!<ECC computation logic enable bit */
N
N#define FSMC_PCR2_TCLR_Pos           (9U)                                      
N#define FSMC_PCR2_TCLR_Msk           (0xFU << FSMC_PCR2_TCLR_Pos)              /*!< 0x00001E00 */
N#define FSMC_PCR2_TCLR               FSMC_PCR2_TCLR_Msk                        /*!<TCLR[3:0] bits (CLE to RE delay) */
N#define FSMC_PCR2_TCLR_0             (0x1U << FSMC_PCR2_TCLR_Pos)              /*!< 0x00000200 */
N#define FSMC_PCR2_TCLR_1             (0x2U << FSMC_PCR2_TCLR_Pos)              /*!< 0x00000400 */
N#define FSMC_PCR2_TCLR_2             (0x4U << FSMC_PCR2_TCLR_Pos)              /*!< 0x00000800 */
N#define FSMC_PCR2_TCLR_3             (0x8U << FSMC_PCR2_TCLR_Pos)              /*!< 0x00001000 */
N
N#define FSMC_PCR2_TAR_Pos            (13U)                                     
N#define FSMC_PCR2_TAR_Msk            (0xFU << FSMC_PCR2_TAR_Pos)               /*!< 0x0001E000 */
N#define FSMC_PCR2_TAR                FSMC_PCR2_TAR_Msk                         /*!<TAR[3:0] bits (ALE to RE delay) */
N#define FSMC_PCR2_TAR_0              (0x1U << FSMC_PCR2_TAR_Pos)               /*!< 0x00002000 */
N#define FSMC_PCR2_TAR_1              (0x2U << FSMC_PCR2_TAR_Pos)               /*!< 0x00004000 */
N#define FSMC_PCR2_TAR_2              (0x4U << FSMC_PCR2_TAR_Pos)               /*!< 0x00008000 */
N#define FSMC_PCR2_TAR_3              (0x8U << FSMC_PCR2_TAR_Pos)               /*!< 0x00010000 */
N
N#define FSMC_PCR2_ECCPS_Pos          (17U)                                     
N#define FSMC_PCR2_ECCPS_Msk          (0x7U << FSMC_PCR2_ECCPS_Pos)             /*!< 0x000E0000 */
N#define FSMC_PCR2_ECCPS              FSMC_PCR2_ECCPS_Msk                       /*!<ECCPS[1:0] bits (ECC page size) */
N#define FSMC_PCR2_ECCPS_0            (0x1U << FSMC_PCR2_ECCPS_Pos)             /*!< 0x00020000 */
N#define FSMC_PCR2_ECCPS_1            (0x2U << FSMC_PCR2_ECCPS_Pos)             /*!< 0x00040000 */
N#define FSMC_PCR2_ECCPS_2            (0x4U << FSMC_PCR2_ECCPS_Pos)             /*!< 0x00080000 */
N
N/******************  Bit definition for FSMC_PCR3 register  *******************/
N#define FSMC_PCR3_PWAITEN_Pos        (1U)                                      
N#define FSMC_PCR3_PWAITEN_Msk        (0x1U << FSMC_PCR3_PWAITEN_Pos)           /*!< 0x00000002 */
N#define FSMC_PCR3_PWAITEN            FSMC_PCR3_PWAITEN_Msk                     /*!<Wait feature enable bit */
N#define FSMC_PCR3_PBKEN_Pos          (2U)                                      
N#define FSMC_PCR3_PBKEN_Msk          (0x1U << FSMC_PCR3_PBKEN_Pos)             /*!< 0x00000004 */
N#define FSMC_PCR3_PBKEN              FSMC_PCR3_PBKEN_Msk                       /*!<PC Card/NAND Flash memory bank enable bit */
N#define FSMC_PCR3_PTYP_Pos           (3U)                                      
N#define FSMC_PCR3_PTYP_Msk           (0x1U << FSMC_PCR3_PTYP_Pos)              /*!< 0x00000008 */
N#define FSMC_PCR3_PTYP               FSMC_PCR3_PTYP_Msk                        /*!<Memory type */
N
N#define FSMC_PCR3_PWID_Pos           (4U)                                      
N#define FSMC_PCR3_PWID_Msk           (0x3U << FSMC_PCR3_PWID_Pos)              /*!< 0x00000030 */
N#define FSMC_PCR3_PWID               FSMC_PCR3_PWID_Msk                        /*!<PWID[1:0] bits (NAND Flash databus width) */
N#define FSMC_PCR3_PWID_0             (0x1U << FSMC_PCR3_PWID_Pos)              /*!< 0x00000010 */
N#define FSMC_PCR3_PWID_1             (0x2U << FSMC_PCR3_PWID_Pos)              /*!< 0x00000020 */
N
N#define FSMC_PCR3_ECCEN_Pos          (6U)                                      
N#define FSMC_PCR3_ECCEN_Msk          (0x1U << FSMC_PCR3_ECCEN_Pos)             /*!< 0x00000040 */
N#define FSMC_PCR3_ECCEN              FSMC_PCR3_ECCEN_Msk                       /*!<ECC computation logic enable bit */
N
N#define FSMC_PCR3_TCLR_Pos           (9U)                                      
N#define FSMC_PCR3_TCLR_Msk           (0xFU << FSMC_PCR3_TCLR_Pos)              /*!< 0x00001E00 */
N#define FSMC_PCR3_TCLR               FSMC_PCR3_TCLR_Msk                        /*!<TCLR[3:0] bits (CLE to RE delay) */
N#define FSMC_PCR3_TCLR_0             (0x1U << FSMC_PCR3_TCLR_Pos)              /*!< 0x00000200 */
N#define FSMC_PCR3_TCLR_1             (0x2U << FSMC_PCR3_TCLR_Pos)              /*!< 0x00000400 */
N#define FSMC_PCR3_TCLR_2             (0x4U << FSMC_PCR3_TCLR_Pos)              /*!< 0x00000800 */
N#define FSMC_PCR3_TCLR_3             (0x8U << FSMC_PCR3_TCLR_Pos)              /*!< 0x00001000 */
N
N#define FSMC_PCR3_TAR_Pos            (13U)                                     
N#define FSMC_PCR3_TAR_Msk            (0xFU << FSMC_PCR3_TAR_Pos)               /*!< 0x0001E000 */
N#define FSMC_PCR3_TAR                FSMC_PCR3_TAR_Msk                         /*!<TAR[3:0] bits (ALE to RE delay) */
N#define FSMC_PCR3_TAR_0              (0x1U << FSMC_PCR3_TAR_Pos)               /*!< 0x00002000 */
N#define FSMC_PCR3_TAR_1              (0x2U << FSMC_PCR3_TAR_Pos)               /*!< 0x00004000 */
N#define FSMC_PCR3_TAR_2              (0x4U << FSMC_PCR3_TAR_Pos)               /*!< 0x00008000 */
N#define FSMC_PCR3_TAR_3              (0x8U << FSMC_PCR3_TAR_Pos)               /*!< 0x00010000 */
N
N#define FSMC_PCR3_ECCPS_Pos          (17U)                                     
N#define FSMC_PCR3_ECCPS_Msk          (0x7U << FSMC_PCR3_ECCPS_Pos)             /*!< 0x000E0000 */
N#define FSMC_PCR3_ECCPS              FSMC_PCR3_ECCPS_Msk                       /*!<ECCPS[2:0] bits (ECC page size) */
N#define FSMC_PCR3_ECCPS_0            (0x1U << FSMC_PCR3_ECCPS_Pos)             /*!< 0x00020000 */
N#define FSMC_PCR3_ECCPS_1            (0x2U << FSMC_PCR3_ECCPS_Pos)             /*!< 0x00040000 */
N#define FSMC_PCR3_ECCPS_2            (0x4U << FSMC_PCR3_ECCPS_Pos)             /*!< 0x00080000 */
N
N/******************  Bit definition for FSMC_PCR4 register  *******************/
N#define FSMC_PCR4_PWAITEN_Pos        (1U)                                      
N#define FSMC_PCR4_PWAITEN_Msk        (0x1U << FSMC_PCR4_PWAITEN_Pos)           /*!< 0x00000002 */
N#define FSMC_PCR4_PWAITEN            FSMC_PCR4_PWAITEN_Msk                     /*!<Wait feature enable bit */
N#define FSMC_PCR4_PBKEN_Pos          (2U)                                      
N#define FSMC_PCR4_PBKEN_Msk          (0x1U << FSMC_PCR4_PBKEN_Pos)             /*!< 0x00000004 */
N#define FSMC_PCR4_PBKEN              FSMC_PCR4_PBKEN_Msk                       /*!<PC Card/NAND Flash memory bank enable bit */
N#define FSMC_PCR4_PTYP_Pos           (3U)                                      
N#define FSMC_PCR4_PTYP_Msk           (0x1U << FSMC_PCR4_PTYP_Pos)              /*!< 0x00000008 */
N#define FSMC_PCR4_PTYP               FSMC_PCR4_PTYP_Msk                        /*!<Memory type */
N
N#define FSMC_PCR4_PWID_Pos           (4U)                                      
N#define FSMC_PCR4_PWID_Msk           (0x3U << FSMC_PCR4_PWID_Pos)              /*!< 0x00000030 */
N#define FSMC_PCR4_PWID               FSMC_PCR4_PWID_Msk                        /*!<PWID[1:0] bits (NAND Flash databus width) */
N#define FSMC_PCR4_PWID_0             (0x1U << FSMC_PCR4_PWID_Pos)              /*!< 0x00000010 */
N#define FSMC_PCR4_PWID_1             (0x2U << FSMC_PCR4_PWID_Pos)              /*!< 0x00000020 */
N
N#define FSMC_PCR4_ECCEN_Pos          (6U)                                      
N#define FSMC_PCR4_ECCEN_Msk          (0x1U << FSMC_PCR4_ECCEN_Pos)             /*!< 0x00000040 */
N#define FSMC_PCR4_ECCEN              FSMC_PCR4_ECCEN_Msk                       /*!<ECC computation logic enable bit */
N
N#define FSMC_PCR4_TCLR_Pos           (9U)                                      
N#define FSMC_PCR4_TCLR_Msk           (0xFU << FSMC_PCR4_TCLR_Pos)              /*!< 0x00001E00 */
N#define FSMC_PCR4_TCLR               FSMC_PCR4_TCLR_Msk                        /*!<TCLR[3:0] bits (CLE to RE delay) */
N#define FSMC_PCR4_TCLR_0             (0x1U << FSMC_PCR4_TCLR_Pos)              /*!< 0x00000200 */
N#define FSMC_PCR4_TCLR_1             (0x2U << FSMC_PCR4_TCLR_Pos)              /*!< 0x00000400 */
N#define FSMC_PCR4_TCLR_2             (0x4U << FSMC_PCR4_TCLR_Pos)              /*!< 0x00000800 */
N#define FSMC_PCR4_TCLR_3             (0x8U << FSMC_PCR4_TCLR_Pos)              /*!< 0x00001000 */
N
N#define FSMC_PCR4_TAR_Pos            (13U)                                     
N#define FSMC_PCR4_TAR_Msk            (0xFU << FSMC_PCR4_TAR_Pos)               /*!< 0x0001E000 */
N#define FSMC_PCR4_TAR                FSMC_PCR4_TAR_Msk                         /*!<TAR[3:0] bits (ALE to RE delay) */
N#define FSMC_PCR4_TAR_0              (0x1U << FSMC_PCR4_TAR_Pos)               /*!< 0x00002000 */
N#define FSMC_PCR4_TAR_1              (0x2U << FSMC_PCR4_TAR_Pos)               /*!< 0x00004000 */
N#define FSMC_PCR4_TAR_2              (0x4U << FSMC_PCR4_TAR_Pos)               /*!< 0x00008000 */
N#define FSMC_PCR4_TAR_3              (0x8U << FSMC_PCR4_TAR_Pos)               /*!< 0x00010000 */
N
N#define FSMC_PCR4_ECCPS_Pos          (17U)                                     
N#define FSMC_PCR4_ECCPS_Msk          (0x7U << FSMC_PCR4_ECCPS_Pos)             /*!< 0x000E0000 */
N#define FSMC_PCR4_ECCPS              FSMC_PCR4_ECCPS_Msk                       /*!<ECCPS[2:0] bits (ECC page size) */
N#define FSMC_PCR4_ECCPS_0            (0x1U << FSMC_PCR4_ECCPS_Pos)             /*!< 0x00020000 */
N#define FSMC_PCR4_ECCPS_1            (0x2U << FSMC_PCR4_ECCPS_Pos)             /*!< 0x00040000 */
N#define FSMC_PCR4_ECCPS_2            (0x4U << FSMC_PCR4_ECCPS_Pos)             /*!< 0x00080000 */
N
N/*******************  Bit definition for FSMC_SR2 register  *******************/
N#define FSMC_SR2_IRS_Pos             (0U)                                      
N#define FSMC_SR2_IRS_Msk             (0x1U << FSMC_SR2_IRS_Pos)                /*!< 0x00000001 */
N#define FSMC_SR2_IRS                 FSMC_SR2_IRS_Msk                          /*!<Interrupt Rising Edge status                */
N#define FSMC_SR2_ILS_Pos             (1U)                                      
N#define FSMC_SR2_ILS_Msk             (0x1U << FSMC_SR2_ILS_Pos)                /*!< 0x00000002 */
N#define FSMC_SR2_ILS                 FSMC_SR2_ILS_Msk                          /*!<Interrupt Level status                      */
N#define FSMC_SR2_IFS_Pos             (2U)                                      
N#define FSMC_SR2_IFS_Msk             (0x1U << FSMC_SR2_IFS_Pos)                /*!< 0x00000004 */
N#define FSMC_SR2_IFS                 FSMC_SR2_IFS_Msk                          /*!<Interrupt Falling Edge status               */
N#define FSMC_SR2_IREN_Pos            (3U)                                      
N#define FSMC_SR2_IREN_Msk            (0x1U << FSMC_SR2_IREN_Pos)               /*!< 0x00000008 */
N#define FSMC_SR2_IREN                FSMC_SR2_IREN_Msk                         /*!<Interrupt Rising Edge detection Enable bit  */
N#define FSMC_SR2_ILEN_Pos            (4U)                                      
N#define FSMC_SR2_ILEN_Msk            (0x1U << FSMC_SR2_ILEN_Pos)               /*!< 0x00000010 */
N#define FSMC_SR2_ILEN                FSMC_SR2_ILEN_Msk                         /*!<Interrupt Level detection Enable bit        */
N#define FSMC_SR2_IFEN_Pos            (5U)                                      
N#define FSMC_SR2_IFEN_Msk            (0x1U << FSMC_SR2_IFEN_Pos)               /*!< 0x00000020 */
N#define FSMC_SR2_IFEN                FSMC_SR2_IFEN_Msk                         /*!<Interrupt Falling Edge detection Enable bit */
N#define FSMC_SR2_FEMPT_Pos           (6U)                                      
N#define FSMC_SR2_FEMPT_Msk           (0x1U << FSMC_SR2_FEMPT_Pos)              /*!< 0x00000040 */
N#define FSMC_SR2_FEMPT               FSMC_SR2_FEMPT_Msk                        /*!<FIFO empty */
N
N/*******************  Bit definition for FSMC_SR3 register  *******************/
N#define FSMC_SR3_IRS_Pos             (0U)                                      
N#define FSMC_SR3_IRS_Msk             (0x1U << FSMC_SR3_IRS_Pos)                /*!< 0x00000001 */
N#define FSMC_SR3_IRS                 FSMC_SR3_IRS_Msk                          /*!<Interrupt Rising Edge status                */
N#define FSMC_SR3_ILS_Pos             (1U)                                      
N#define FSMC_SR3_ILS_Msk             (0x1U << FSMC_SR3_ILS_Pos)                /*!< 0x00000002 */
N#define FSMC_SR3_ILS                 FSMC_SR3_ILS_Msk                          /*!<Interrupt Level status                      */
N#define FSMC_SR3_IFS_Pos             (2U)                                      
N#define FSMC_SR3_IFS_Msk             (0x1U << FSMC_SR3_IFS_Pos)                /*!< 0x00000004 */
N#define FSMC_SR3_IFS                 FSMC_SR3_IFS_Msk                          /*!<Interrupt Falling Edge status               */
N#define FSMC_SR3_IREN_Pos            (3U)                                      
N#define FSMC_SR3_IREN_Msk            (0x1U << FSMC_SR3_IREN_Pos)               /*!< 0x00000008 */
N#define FSMC_SR3_IREN                FSMC_SR3_IREN_Msk                         /*!<Interrupt Rising Edge detection Enable bit  */
N#define FSMC_SR3_ILEN_Pos            (4U)                                      
N#define FSMC_SR3_ILEN_Msk            (0x1U << FSMC_SR3_ILEN_Pos)               /*!< 0x00000010 */
N#define FSMC_SR3_ILEN                FSMC_SR3_ILEN_Msk                         /*!<Interrupt Level detection Enable bit        */
N#define FSMC_SR3_IFEN_Pos            (5U)                                      
N#define FSMC_SR3_IFEN_Msk            (0x1U << FSMC_SR3_IFEN_Pos)               /*!< 0x00000020 */
N#define FSMC_SR3_IFEN                FSMC_SR3_IFEN_Msk                         /*!<Interrupt Falling Edge detection Enable bit */
N#define FSMC_SR3_FEMPT_Pos           (6U)                                      
N#define FSMC_SR3_FEMPT_Msk           (0x1U << FSMC_SR3_FEMPT_Pos)              /*!< 0x00000040 */
N#define FSMC_SR3_FEMPT               FSMC_SR3_FEMPT_Msk                        /*!<FIFO empty */
N
N/*******************  Bit definition for FSMC_SR4 register  *******************/
N#define FSMC_SR4_IRS_Pos             (0U)                                      
N#define FSMC_SR4_IRS_Msk             (0x1U << FSMC_SR4_IRS_Pos)                /*!< 0x00000001 */
N#define FSMC_SR4_IRS                 FSMC_SR4_IRS_Msk                          /*!<Interrupt Rising Edge status                 */
N#define FSMC_SR4_ILS_Pos             (1U)                                      
N#define FSMC_SR4_ILS_Msk             (0x1U << FSMC_SR4_ILS_Pos)                /*!< 0x00000002 */
N#define FSMC_SR4_ILS                 FSMC_SR4_ILS_Msk                          /*!<Interrupt Level status                       */
N#define FSMC_SR4_IFS_Pos             (2U)                                      
N#define FSMC_SR4_IFS_Msk             (0x1U << FSMC_SR4_IFS_Pos)                /*!< 0x00000004 */
N#define FSMC_SR4_IFS                 FSMC_SR4_IFS_Msk                          /*!<Interrupt Falling Edge status                */
N#define FSMC_SR4_IREN_Pos            (3U)                                      
N#define FSMC_SR4_IREN_Msk            (0x1U << FSMC_SR4_IREN_Pos)               /*!< 0x00000008 */
N#define FSMC_SR4_IREN                FSMC_SR4_IREN_Msk                         /*!<Interrupt Rising Edge detection Enable bit   */
N#define FSMC_SR4_ILEN_Pos            (4U)                                      
N#define FSMC_SR4_ILEN_Msk            (0x1U << FSMC_SR4_ILEN_Pos)               /*!< 0x00000010 */
N#define FSMC_SR4_ILEN                FSMC_SR4_ILEN_Msk                         /*!<Interrupt Level detection Enable bit         */
N#define FSMC_SR4_IFEN_Pos            (5U)                                      
N#define FSMC_SR4_IFEN_Msk            (0x1U << FSMC_SR4_IFEN_Pos)               /*!< 0x00000020 */
N#define FSMC_SR4_IFEN                FSMC_SR4_IFEN_Msk                         /*!<Interrupt Falling Edge detection Enable bit  */
N#define FSMC_SR4_FEMPT_Pos           (6U)                                      
N#define FSMC_SR4_FEMPT_Msk           (0x1U << FSMC_SR4_FEMPT_Pos)              /*!< 0x00000040 */
N#define FSMC_SR4_FEMPT               FSMC_SR4_FEMPT_Msk                        /*!<FIFO empty */
N
N/******************  Bit definition for FSMC_PMEM2 register  ******************/
N#define FSMC_PMEM2_MEMSET2_Pos       (0U)                                      
N#define FSMC_PMEM2_MEMSET2_Msk       (0xFFU << FSMC_PMEM2_MEMSET2_Pos)         /*!< 0x000000FF */
N#define FSMC_PMEM2_MEMSET2           FSMC_PMEM2_MEMSET2_Msk                    /*!<MEMSET2[7:0] bits (Common memory 2 setup time) */
N#define FSMC_PMEM2_MEMSET2_0         (0x01U << FSMC_PMEM2_MEMSET2_Pos)         /*!< 0x00000001 */
N#define FSMC_PMEM2_MEMSET2_1         (0x02U << FSMC_PMEM2_MEMSET2_Pos)         /*!< 0x00000002 */
N#define FSMC_PMEM2_MEMSET2_2         (0x04U << FSMC_PMEM2_MEMSET2_Pos)         /*!< 0x00000004 */
N#define FSMC_PMEM2_MEMSET2_3         (0x08U << FSMC_PMEM2_MEMSET2_Pos)         /*!< 0x00000008 */
N#define FSMC_PMEM2_MEMSET2_4         (0x10U << FSMC_PMEM2_MEMSET2_Pos)         /*!< 0x00000010 */
N#define FSMC_PMEM2_MEMSET2_5         (0x20U << FSMC_PMEM2_MEMSET2_Pos)         /*!< 0x00000020 */
N#define FSMC_PMEM2_MEMSET2_6         (0x40U << FSMC_PMEM2_MEMSET2_Pos)         /*!< 0x00000040 */
N#define FSMC_PMEM2_MEMSET2_7         (0x80U << FSMC_PMEM2_MEMSET2_Pos)         /*!< 0x00000080 */
N
N#define FSMC_PMEM2_MEMWAIT2_Pos      (8U)                                      
N#define FSMC_PMEM2_MEMWAIT2_Msk      (0xFFU << FSMC_PMEM2_MEMWAIT2_Pos)        /*!< 0x0000FF00 */
N#define FSMC_PMEM2_MEMWAIT2          FSMC_PMEM2_MEMWAIT2_Msk                   /*!<MEMWAIT2[7:0] bits (Common memory 2 wait time) */
N#define FSMC_PMEM2_MEMWAIT2_0        (0x01U << FSMC_PMEM2_MEMWAIT2_Pos)        /*!< 0x00000100 */
N#define FSMC_PMEM2_MEMWAIT2_1        (0x02U << FSMC_PMEM2_MEMWAIT2_Pos)        /*!< 0x00000200 */
N#define FSMC_PMEM2_MEMWAIT2_2        (0x04U << FSMC_PMEM2_MEMWAIT2_Pos)        /*!< 0x00000400 */
N#define FSMC_PMEM2_MEMWAIT2_3        (0x08U << FSMC_PMEM2_MEMWAIT2_Pos)        /*!< 0x00000800 */
N#define FSMC_PMEM2_MEMWAIT2_4        (0x10U << FSMC_PMEM2_MEMWAIT2_Pos)        /*!< 0x00001000 */
N#define FSMC_PMEM2_MEMWAIT2_5        (0x20U << FSMC_PMEM2_MEMWAIT2_Pos)        /*!< 0x00002000 */
N#define FSMC_PMEM2_MEMWAIT2_6        (0x40U << FSMC_PMEM2_MEMWAIT2_Pos)        /*!< 0x00004000 */
N#define FSMC_PMEM2_MEMWAIT2_7        (0x80U << FSMC_PMEM2_MEMWAIT2_Pos)        /*!< 0x00008000 */
N
N#define FSMC_PMEM2_MEMHOLD2_Pos      (16U)                                     
N#define FSMC_PMEM2_MEMHOLD2_Msk      (0xFFU << FSMC_PMEM2_MEMHOLD2_Pos)        /*!< 0x00FF0000 */
N#define FSMC_PMEM2_MEMHOLD2          FSMC_PMEM2_MEMHOLD2_Msk                   /*!<MEMHOLD2[7:0] bits (Common memory 2 hold time) */
N#define FSMC_PMEM2_MEMHOLD2_0        (0x01U << FSMC_PMEM2_MEMHOLD2_Pos)        /*!< 0x00010000 */
N#define FSMC_PMEM2_MEMHOLD2_1        (0x02U << FSMC_PMEM2_MEMHOLD2_Pos)        /*!< 0x00020000 */
N#define FSMC_PMEM2_MEMHOLD2_2        (0x04U << FSMC_PMEM2_MEMHOLD2_Pos)        /*!< 0x00040000 */
N#define FSMC_PMEM2_MEMHOLD2_3        (0x08U << FSMC_PMEM2_MEMHOLD2_Pos)        /*!< 0x00080000 */
N#define FSMC_PMEM2_MEMHOLD2_4        (0x10U << FSMC_PMEM2_MEMHOLD2_Pos)        /*!< 0x00100000 */
N#define FSMC_PMEM2_MEMHOLD2_5        (0x20U << FSMC_PMEM2_MEMHOLD2_Pos)        /*!< 0x00200000 */
N#define FSMC_PMEM2_MEMHOLD2_6        (0x40U << FSMC_PMEM2_MEMHOLD2_Pos)        /*!< 0x00400000 */
N#define FSMC_PMEM2_MEMHOLD2_7        (0x80U << FSMC_PMEM2_MEMHOLD2_Pos)        /*!< 0x00800000 */
N
N#define FSMC_PMEM2_MEMHIZ2_Pos       (24U)                                     
N#define FSMC_PMEM2_MEMHIZ2_Msk       (0xFFU << FSMC_PMEM2_MEMHIZ2_Pos)         /*!< 0xFF000000 */
N#define FSMC_PMEM2_MEMHIZ2           FSMC_PMEM2_MEMHIZ2_Msk                    /*!<MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */
N#define FSMC_PMEM2_MEMHIZ2_0         (0x01U << FSMC_PMEM2_MEMHIZ2_Pos)         /*!< 0x01000000 */
N#define FSMC_PMEM2_MEMHIZ2_1         (0x02U << FSMC_PMEM2_MEMHIZ2_Pos)         /*!< 0x02000000 */
N#define FSMC_PMEM2_MEMHIZ2_2         (0x04U << FSMC_PMEM2_MEMHIZ2_Pos)         /*!< 0x04000000 */
N#define FSMC_PMEM2_MEMHIZ2_3         (0x08U << FSMC_PMEM2_MEMHIZ2_Pos)         /*!< 0x08000000 */
N#define FSMC_PMEM2_MEMHIZ2_4         (0x10U << FSMC_PMEM2_MEMHIZ2_Pos)         /*!< 0x10000000 */
N#define FSMC_PMEM2_MEMHIZ2_5         (0x20U << FSMC_PMEM2_MEMHIZ2_Pos)         /*!< 0x20000000 */
N#define FSMC_PMEM2_MEMHIZ2_6         (0x40U << FSMC_PMEM2_MEMHIZ2_Pos)         /*!< 0x40000000 */
N#define FSMC_PMEM2_MEMHIZ2_7         (0x80U << FSMC_PMEM2_MEMHIZ2_Pos)         /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_PMEM3 register  ******************/
N#define FSMC_PMEM3_MEMSET3_Pos       (0U)                                      
N#define FSMC_PMEM3_MEMSET3_Msk       (0xFFU << FSMC_PMEM3_MEMSET3_Pos)         /*!< 0x000000FF */
N#define FSMC_PMEM3_MEMSET3           FSMC_PMEM3_MEMSET3_Msk                    /*!<MEMSET3[7:0] bits (Common memory 3 setup time) */
N#define FSMC_PMEM3_MEMSET3_0         (0x01U << FSMC_PMEM3_MEMSET3_Pos)         /*!< 0x00000001 */
N#define FSMC_PMEM3_MEMSET3_1         (0x02U << FSMC_PMEM3_MEMSET3_Pos)         /*!< 0x00000002 */
N#define FSMC_PMEM3_MEMSET3_2         (0x04U << FSMC_PMEM3_MEMSET3_Pos)         /*!< 0x00000004 */
N#define FSMC_PMEM3_MEMSET3_3         (0x08U << FSMC_PMEM3_MEMSET3_Pos)         /*!< 0x00000008 */
N#define FSMC_PMEM3_MEMSET3_4         (0x10U << FSMC_PMEM3_MEMSET3_Pos)         /*!< 0x00000010 */
N#define FSMC_PMEM3_MEMSET3_5         (0x20U << FSMC_PMEM3_MEMSET3_Pos)         /*!< 0x00000020 */
N#define FSMC_PMEM3_MEMSET3_6         (0x40U << FSMC_PMEM3_MEMSET3_Pos)         /*!< 0x00000040 */
N#define FSMC_PMEM3_MEMSET3_7         (0x80U << FSMC_PMEM3_MEMSET3_Pos)         /*!< 0x00000080 */
N
N#define FSMC_PMEM3_MEMWAIT3_Pos      (8U)                                      
N#define FSMC_PMEM3_MEMWAIT3_Msk      (0xFFU << FSMC_PMEM3_MEMWAIT3_Pos)        /*!< 0x0000FF00 */
N#define FSMC_PMEM3_MEMWAIT3          FSMC_PMEM3_MEMWAIT3_Msk                   /*!<MEMWAIT3[7:0] bits (Common memory 3 wait time) */
N#define FSMC_PMEM3_MEMWAIT3_0        (0x01U << FSMC_PMEM3_MEMWAIT3_Pos)        /*!< 0x00000100 */
N#define FSMC_PMEM3_MEMWAIT3_1        (0x02U << FSMC_PMEM3_MEMWAIT3_Pos)        /*!< 0x00000200 */
N#define FSMC_PMEM3_MEMWAIT3_2        (0x04U << FSMC_PMEM3_MEMWAIT3_Pos)        /*!< 0x00000400 */
N#define FSMC_PMEM3_MEMWAIT3_3        (0x08U << FSMC_PMEM3_MEMWAIT3_Pos)        /*!< 0x00000800 */
N#define FSMC_PMEM3_MEMWAIT3_4        (0x10U << FSMC_PMEM3_MEMWAIT3_Pos)        /*!< 0x00001000 */
N#define FSMC_PMEM3_MEMWAIT3_5        (0x20U << FSMC_PMEM3_MEMWAIT3_Pos)        /*!< 0x00002000 */
N#define FSMC_PMEM3_MEMWAIT3_6        (0x40U << FSMC_PMEM3_MEMWAIT3_Pos)        /*!< 0x00004000 */
N#define FSMC_PMEM3_MEMWAIT3_7        (0x80U << FSMC_PMEM3_MEMWAIT3_Pos)        /*!< 0x00008000 */
N
N#define FSMC_PMEM3_MEMHOLD3_Pos      (16U)                                     
N#define FSMC_PMEM3_MEMHOLD3_Msk      (0xFFU << FSMC_PMEM3_MEMHOLD3_Pos)        /*!< 0x00FF0000 */
N#define FSMC_PMEM3_MEMHOLD3          FSMC_PMEM3_MEMHOLD3_Msk                   /*!<MEMHOLD3[7:0] bits (Common memory 3 hold time) */
N#define FSMC_PMEM3_MEMHOLD3_0        (0x01U << FSMC_PMEM3_MEMHOLD3_Pos)        /*!< 0x00010000 */
N#define FSMC_PMEM3_MEMHOLD3_1        (0x02U << FSMC_PMEM3_MEMHOLD3_Pos)        /*!< 0x00020000 */
N#define FSMC_PMEM3_MEMHOLD3_2        (0x04U << FSMC_PMEM3_MEMHOLD3_Pos)        /*!< 0x00040000 */
N#define FSMC_PMEM3_MEMHOLD3_3        (0x08U << FSMC_PMEM3_MEMHOLD3_Pos)        /*!< 0x00080000 */
N#define FSMC_PMEM3_MEMHOLD3_4        (0x10U << FSMC_PMEM3_MEMHOLD3_Pos)        /*!< 0x00100000 */
N#define FSMC_PMEM3_MEMHOLD3_5        (0x20U << FSMC_PMEM3_MEMHOLD3_Pos)        /*!< 0x00200000 */
N#define FSMC_PMEM3_MEMHOLD3_6        (0x40U << FSMC_PMEM3_MEMHOLD3_Pos)        /*!< 0x00400000 */
N#define FSMC_PMEM3_MEMHOLD3_7        (0x80U << FSMC_PMEM3_MEMHOLD3_Pos)        /*!< 0x00800000 */
N
N#define FSMC_PMEM3_MEMHIZ3_Pos       (24U)                                     
N#define FSMC_PMEM3_MEMHIZ3_Msk       (0xFFU << FSMC_PMEM3_MEMHIZ3_Pos)         /*!< 0xFF000000 */
N#define FSMC_PMEM3_MEMHIZ3           FSMC_PMEM3_MEMHIZ3_Msk                    /*!<MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */
N#define FSMC_PMEM3_MEMHIZ3_0         (0x01U << FSMC_PMEM3_MEMHIZ3_Pos)         /*!< 0x01000000 */
N#define FSMC_PMEM3_MEMHIZ3_1         (0x02U << FSMC_PMEM3_MEMHIZ3_Pos)         /*!< 0x02000000 */
N#define FSMC_PMEM3_MEMHIZ3_2         (0x04U << FSMC_PMEM3_MEMHIZ3_Pos)         /*!< 0x04000000 */
N#define FSMC_PMEM3_MEMHIZ3_3         (0x08U << FSMC_PMEM3_MEMHIZ3_Pos)         /*!< 0x08000000 */
N#define FSMC_PMEM3_MEMHIZ3_4         (0x10U << FSMC_PMEM3_MEMHIZ3_Pos)         /*!< 0x10000000 */
N#define FSMC_PMEM3_MEMHIZ3_5         (0x20U << FSMC_PMEM3_MEMHIZ3_Pos)         /*!< 0x20000000 */
N#define FSMC_PMEM3_MEMHIZ3_6         (0x40U << FSMC_PMEM3_MEMHIZ3_Pos)         /*!< 0x40000000 */
N#define FSMC_PMEM3_MEMHIZ3_7         (0x80U << FSMC_PMEM3_MEMHIZ3_Pos)         /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_PMEM4 register  ******************/
N#define FSMC_PMEM4_MEMSET4_Pos       (0U)                                      
N#define FSMC_PMEM4_MEMSET4_Msk       (0xFFU << FSMC_PMEM4_MEMSET4_Pos)         /*!< 0x000000FF */
N#define FSMC_PMEM4_MEMSET4           FSMC_PMEM4_MEMSET4_Msk                    /*!<MEMSET4[7:0] bits (Common memory 4 setup time) */
N#define FSMC_PMEM4_MEMSET4_0         (0x01U << FSMC_PMEM4_MEMSET4_Pos)         /*!< 0x00000001 */
N#define FSMC_PMEM4_MEMSET4_1         (0x02U << FSMC_PMEM4_MEMSET4_Pos)         /*!< 0x00000002 */
N#define FSMC_PMEM4_MEMSET4_2         (0x04U << FSMC_PMEM4_MEMSET4_Pos)         /*!< 0x00000004 */
N#define FSMC_PMEM4_MEMSET4_3         (0x08U << FSMC_PMEM4_MEMSET4_Pos)         /*!< 0x00000008 */
N#define FSMC_PMEM4_MEMSET4_4         (0x10U << FSMC_PMEM4_MEMSET4_Pos)         /*!< 0x00000010 */
N#define FSMC_PMEM4_MEMSET4_5         (0x20U << FSMC_PMEM4_MEMSET4_Pos)         /*!< 0x00000020 */
N#define FSMC_PMEM4_MEMSET4_6         (0x40U << FSMC_PMEM4_MEMSET4_Pos)         /*!< 0x00000040 */
N#define FSMC_PMEM4_MEMSET4_7         (0x80U << FSMC_PMEM4_MEMSET4_Pos)         /*!< 0x00000080 */
N
N#define FSMC_PMEM4_MEMWAIT4_Pos      (8U)                                      
N#define FSMC_PMEM4_MEMWAIT4_Msk      (0xFFU << FSMC_PMEM4_MEMWAIT4_Pos)        /*!< 0x0000FF00 */
N#define FSMC_PMEM4_MEMWAIT4          FSMC_PMEM4_MEMWAIT4_Msk                   /*!<MEMWAIT4[7:0] bits (Common memory 4 wait time) */
N#define FSMC_PMEM4_MEMWAIT4_0        (0x01U << FSMC_PMEM4_MEMWAIT4_Pos)        /*!< 0x00000100 */
N#define FSMC_PMEM4_MEMWAIT4_1        (0x02U << FSMC_PMEM4_MEMWAIT4_Pos)        /*!< 0x00000200 */
N#define FSMC_PMEM4_MEMWAIT4_2        (0x04U << FSMC_PMEM4_MEMWAIT4_Pos)        /*!< 0x00000400 */
N#define FSMC_PMEM4_MEMWAIT4_3        (0x08U << FSMC_PMEM4_MEMWAIT4_Pos)        /*!< 0x00000800 */
N#define FSMC_PMEM4_MEMWAIT4_4        (0x10U << FSMC_PMEM4_MEMWAIT4_Pos)        /*!< 0x00001000 */
N#define FSMC_PMEM4_MEMWAIT4_5        (0x20U << FSMC_PMEM4_MEMWAIT4_Pos)        /*!< 0x00002000 */
N#define FSMC_PMEM4_MEMWAIT4_6        (0x40U << FSMC_PMEM4_MEMWAIT4_Pos)        /*!< 0x00004000 */
N#define FSMC_PMEM4_MEMWAIT4_7        (0x80U << FSMC_PMEM4_MEMWAIT4_Pos)        /*!< 0x00008000 */
N
N#define FSMC_PMEM4_MEMHOLD4_Pos      (16U)                                     
N#define FSMC_PMEM4_MEMHOLD4_Msk      (0xFFU << FSMC_PMEM4_MEMHOLD4_Pos)        /*!< 0x00FF0000 */
N#define FSMC_PMEM4_MEMHOLD4          FSMC_PMEM4_MEMHOLD4_Msk                   /*!<MEMHOLD4[7:0] bits (Common memory 4 hold time) */
N#define FSMC_PMEM4_MEMHOLD4_0        (0x01U << FSMC_PMEM4_MEMHOLD4_Pos)        /*!< 0x00010000 */
N#define FSMC_PMEM4_MEMHOLD4_1        (0x02U << FSMC_PMEM4_MEMHOLD4_Pos)        /*!< 0x00020000 */
N#define FSMC_PMEM4_MEMHOLD4_2        (0x04U << FSMC_PMEM4_MEMHOLD4_Pos)        /*!< 0x00040000 */
N#define FSMC_PMEM4_MEMHOLD4_3        (0x08U << FSMC_PMEM4_MEMHOLD4_Pos)        /*!< 0x00080000 */
N#define FSMC_PMEM4_MEMHOLD4_4        (0x10U << FSMC_PMEM4_MEMHOLD4_Pos)        /*!< 0x00100000 */
N#define FSMC_PMEM4_MEMHOLD4_5        (0x20U << FSMC_PMEM4_MEMHOLD4_Pos)        /*!< 0x00200000 */
N#define FSMC_PMEM4_MEMHOLD4_6        (0x40U << FSMC_PMEM4_MEMHOLD4_Pos)        /*!< 0x00400000 */
N#define FSMC_PMEM4_MEMHOLD4_7        (0x80U << FSMC_PMEM4_MEMHOLD4_Pos)        /*!< 0x00800000 */
N
N#define FSMC_PMEM4_MEMHIZ4_Pos       (24U)                                     
N#define FSMC_PMEM4_MEMHIZ4_Msk       (0xFFU << FSMC_PMEM4_MEMHIZ4_Pos)         /*!< 0xFF000000 */
N#define FSMC_PMEM4_MEMHIZ4           FSMC_PMEM4_MEMHIZ4_Msk                    /*!<MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */
N#define FSMC_PMEM4_MEMHIZ4_0         (0x01U << FSMC_PMEM4_MEMHIZ4_Pos)         /*!< 0x01000000 */
N#define FSMC_PMEM4_MEMHIZ4_1         (0x02U << FSMC_PMEM4_MEMHIZ4_Pos)         /*!< 0x02000000 */
N#define FSMC_PMEM4_MEMHIZ4_2         (0x04U << FSMC_PMEM4_MEMHIZ4_Pos)         /*!< 0x04000000 */
N#define FSMC_PMEM4_MEMHIZ4_3         (0x08U << FSMC_PMEM4_MEMHIZ4_Pos)         /*!< 0x08000000 */
N#define FSMC_PMEM4_MEMHIZ4_4         (0x10U << FSMC_PMEM4_MEMHIZ4_Pos)         /*!< 0x10000000 */
N#define FSMC_PMEM4_MEMHIZ4_5         (0x20U << FSMC_PMEM4_MEMHIZ4_Pos)         /*!< 0x20000000 */
N#define FSMC_PMEM4_MEMHIZ4_6         (0x40U << FSMC_PMEM4_MEMHIZ4_Pos)         /*!< 0x40000000 */
N#define FSMC_PMEM4_MEMHIZ4_7         (0x80U << FSMC_PMEM4_MEMHIZ4_Pos)         /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_PATT2 register  ******************/
N#define FSMC_PATT2_ATTSET2_Pos       (0U)                                      
N#define FSMC_PATT2_ATTSET2_Msk       (0xFFU << FSMC_PATT2_ATTSET2_Pos)         /*!< 0x000000FF */
N#define FSMC_PATT2_ATTSET2           FSMC_PATT2_ATTSET2_Msk                    /*!<ATTSET2[7:0] bits (Attribute memory 2 setup time) */
N#define FSMC_PATT2_ATTSET2_0         (0x01U << FSMC_PATT2_ATTSET2_Pos)         /*!< 0x00000001 */
N#define FSMC_PATT2_ATTSET2_1         (0x02U << FSMC_PATT2_ATTSET2_Pos)         /*!< 0x00000002 */
N#define FSMC_PATT2_ATTSET2_2         (0x04U << FSMC_PATT2_ATTSET2_Pos)         /*!< 0x00000004 */
N#define FSMC_PATT2_ATTSET2_3         (0x08U << FSMC_PATT2_ATTSET2_Pos)         /*!< 0x00000008 */
N#define FSMC_PATT2_ATTSET2_4         (0x10U << FSMC_PATT2_ATTSET2_Pos)         /*!< 0x00000010 */
N#define FSMC_PATT2_ATTSET2_5         (0x20U << FSMC_PATT2_ATTSET2_Pos)         /*!< 0x00000020 */
N#define FSMC_PATT2_ATTSET2_6         (0x40U << FSMC_PATT2_ATTSET2_Pos)         /*!< 0x00000040 */
N#define FSMC_PATT2_ATTSET2_7         (0x80U << FSMC_PATT2_ATTSET2_Pos)         /*!< 0x00000080 */
N
N#define FSMC_PATT2_ATTWAIT2_Pos      (8U)                                      
N#define FSMC_PATT2_ATTWAIT2_Msk      (0xFFU << FSMC_PATT2_ATTWAIT2_Pos)        /*!< 0x0000FF00 */
N#define FSMC_PATT2_ATTWAIT2          FSMC_PATT2_ATTWAIT2_Msk                   /*!<ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */
N#define FSMC_PATT2_ATTWAIT2_0        (0x01U << FSMC_PATT2_ATTWAIT2_Pos)        /*!< 0x00000100 */
N#define FSMC_PATT2_ATTWAIT2_1        (0x02U << FSMC_PATT2_ATTWAIT2_Pos)        /*!< 0x00000200 */
N#define FSMC_PATT2_ATTWAIT2_2        (0x04U << FSMC_PATT2_ATTWAIT2_Pos)        /*!< 0x00000400 */
N#define FSMC_PATT2_ATTWAIT2_3        (0x08U << FSMC_PATT2_ATTWAIT2_Pos)        /*!< 0x00000800 */
N#define FSMC_PATT2_ATTWAIT2_4        (0x10U << FSMC_PATT2_ATTWAIT2_Pos)        /*!< 0x00001000 */
N#define FSMC_PATT2_ATTWAIT2_5        (0x20U << FSMC_PATT2_ATTWAIT2_Pos)        /*!< 0x00002000 */
N#define FSMC_PATT2_ATTWAIT2_6        (0x40U << FSMC_PATT2_ATTWAIT2_Pos)        /*!< 0x00004000 */
N#define FSMC_PATT2_ATTWAIT2_7        (0x80U << FSMC_PATT2_ATTWAIT2_Pos)        /*!< 0x00008000 */
N
N#define FSMC_PATT2_ATTHOLD2_Pos      (16U)                                     
N#define FSMC_PATT2_ATTHOLD2_Msk      (0xFFU << FSMC_PATT2_ATTHOLD2_Pos)        /*!< 0x00FF0000 */
N#define FSMC_PATT2_ATTHOLD2          FSMC_PATT2_ATTHOLD2_Msk                   /*!<ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */
N#define FSMC_PATT2_ATTHOLD2_0        (0x01U << FSMC_PATT2_ATTHOLD2_Pos)        /*!< 0x00010000 */
N#define FSMC_PATT2_ATTHOLD2_1        (0x02U << FSMC_PATT2_ATTHOLD2_Pos)        /*!< 0x00020000 */
N#define FSMC_PATT2_ATTHOLD2_2        (0x04U << FSMC_PATT2_ATTHOLD2_Pos)        /*!< 0x00040000 */
N#define FSMC_PATT2_ATTHOLD2_3        (0x08U << FSMC_PATT2_ATTHOLD2_Pos)        /*!< 0x00080000 */
N#define FSMC_PATT2_ATTHOLD2_4        (0x10U << FSMC_PATT2_ATTHOLD2_Pos)        /*!< 0x00100000 */
N#define FSMC_PATT2_ATTHOLD2_5        (0x20U << FSMC_PATT2_ATTHOLD2_Pos)        /*!< 0x00200000 */
N#define FSMC_PATT2_ATTHOLD2_6        (0x40U << FSMC_PATT2_ATTHOLD2_Pos)        /*!< 0x00400000 */
N#define FSMC_PATT2_ATTHOLD2_7        (0x80U << FSMC_PATT2_ATTHOLD2_Pos)        /*!< 0x00800000 */
N
N#define FSMC_PATT2_ATTHIZ2_Pos       (24U)                                     
N#define FSMC_PATT2_ATTHIZ2_Msk       (0xFFU << FSMC_PATT2_ATTHIZ2_Pos)         /*!< 0xFF000000 */
N#define FSMC_PATT2_ATTHIZ2           FSMC_PATT2_ATTHIZ2_Msk                    /*!<ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */
N#define FSMC_PATT2_ATTHIZ2_0         (0x01U << FSMC_PATT2_ATTHIZ2_Pos)         /*!< 0x01000000 */
N#define FSMC_PATT2_ATTHIZ2_1         (0x02U << FSMC_PATT2_ATTHIZ2_Pos)         /*!< 0x02000000 */
N#define FSMC_PATT2_ATTHIZ2_2         (0x04U << FSMC_PATT2_ATTHIZ2_Pos)         /*!< 0x04000000 */
N#define FSMC_PATT2_ATTHIZ2_3         (0x08U << FSMC_PATT2_ATTHIZ2_Pos)         /*!< 0x08000000 */
N#define FSMC_PATT2_ATTHIZ2_4         (0x10U << FSMC_PATT2_ATTHIZ2_Pos)         /*!< 0x10000000 */
N#define FSMC_PATT2_ATTHIZ2_5         (0x20U << FSMC_PATT2_ATTHIZ2_Pos)         /*!< 0x20000000 */
N#define FSMC_PATT2_ATTHIZ2_6         (0x40U << FSMC_PATT2_ATTHIZ2_Pos)         /*!< 0x40000000 */
N#define FSMC_PATT2_ATTHIZ2_7         (0x80U << FSMC_PATT2_ATTHIZ2_Pos)         /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_PATT3 register  ******************/
N#define FSMC_PATT3_ATTSET3_Pos       (0U)                                      
N#define FSMC_PATT3_ATTSET3_Msk       (0xFFU << FSMC_PATT3_ATTSET3_Pos)         /*!< 0x000000FF */
N#define FSMC_PATT3_ATTSET3           FSMC_PATT3_ATTSET3_Msk                    /*!<ATTSET3[7:0] bits (Attribute memory 3 setup time) */
N#define FSMC_PATT3_ATTSET3_0         (0x01U << FSMC_PATT3_ATTSET3_Pos)         /*!< 0x00000001 */
N#define FSMC_PATT3_ATTSET3_1         (0x02U << FSMC_PATT3_ATTSET3_Pos)         /*!< 0x00000002 */
N#define FSMC_PATT3_ATTSET3_2         (0x04U << FSMC_PATT3_ATTSET3_Pos)         /*!< 0x00000004 */
N#define FSMC_PATT3_ATTSET3_3         (0x08U << FSMC_PATT3_ATTSET3_Pos)         /*!< 0x00000008 */
N#define FSMC_PATT3_ATTSET3_4         (0x10U << FSMC_PATT3_ATTSET3_Pos)         /*!< 0x00000010 */
N#define FSMC_PATT3_ATTSET3_5         (0x20U << FSMC_PATT3_ATTSET3_Pos)         /*!< 0x00000020 */
N#define FSMC_PATT3_ATTSET3_6         (0x40U << FSMC_PATT3_ATTSET3_Pos)         /*!< 0x00000040 */
N#define FSMC_PATT3_ATTSET3_7         (0x80U << FSMC_PATT3_ATTSET3_Pos)         /*!< 0x00000080 */
N
N#define FSMC_PATT3_ATTWAIT3_Pos      (8U)                                      
N#define FSMC_PATT3_ATTWAIT3_Msk      (0xFFU << FSMC_PATT3_ATTWAIT3_Pos)        /*!< 0x0000FF00 */
N#define FSMC_PATT3_ATTWAIT3          FSMC_PATT3_ATTWAIT3_Msk                   /*!<ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */
N#define FSMC_PATT3_ATTWAIT3_0        (0x01U << FSMC_PATT3_ATTWAIT3_Pos)        /*!< 0x00000100 */
N#define FSMC_PATT3_ATTWAIT3_1        (0x02U << FSMC_PATT3_ATTWAIT3_Pos)        /*!< 0x00000200 */
N#define FSMC_PATT3_ATTWAIT3_2        (0x04U << FSMC_PATT3_ATTWAIT3_Pos)        /*!< 0x00000400 */
N#define FSMC_PATT3_ATTWAIT3_3        (0x08U << FSMC_PATT3_ATTWAIT3_Pos)        /*!< 0x00000800 */
N#define FSMC_PATT3_ATTWAIT3_4        (0x10U << FSMC_PATT3_ATTWAIT3_Pos)        /*!< 0x00001000 */
N#define FSMC_PATT3_ATTWAIT3_5        (0x20U << FSMC_PATT3_ATTWAIT3_Pos)        /*!< 0x00002000 */
N#define FSMC_PATT3_ATTWAIT3_6        (0x40U << FSMC_PATT3_ATTWAIT3_Pos)        /*!< 0x00004000 */
N#define FSMC_PATT3_ATTWAIT3_7        (0x80U << FSMC_PATT3_ATTWAIT3_Pos)        /*!< 0x00008000 */
N
N#define FSMC_PATT3_ATTHOLD3_Pos      (16U)                                     
N#define FSMC_PATT3_ATTHOLD3_Msk      (0xFFU << FSMC_PATT3_ATTHOLD3_Pos)        /*!< 0x00FF0000 */
N#define FSMC_PATT3_ATTHOLD3          FSMC_PATT3_ATTHOLD3_Msk                   /*!<ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */
N#define FSMC_PATT3_ATTHOLD3_0        (0x01U << FSMC_PATT3_ATTHOLD3_Pos)        /*!< 0x00010000 */
N#define FSMC_PATT3_ATTHOLD3_1        (0x02U << FSMC_PATT3_ATTHOLD3_Pos)        /*!< 0x00020000 */
N#define FSMC_PATT3_ATTHOLD3_2        (0x04U << FSMC_PATT3_ATTHOLD3_Pos)        /*!< 0x00040000 */
N#define FSMC_PATT3_ATTHOLD3_3        (0x08U << FSMC_PATT3_ATTHOLD3_Pos)        /*!< 0x00080000 */
N#define FSMC_PATT3_ATTHOLD3_4        (0x10U << FSMC_PATT3_ATTHOLD3_Pos)        /*!< 0x00100000 */
N#define FSMC_PATT3_ATTHOLD3_5        (0x20U << FSMC_PATT3_ATTHOLD3_Pos)        /*!< 0x00200000 */
N#define FSMC_PATT3_ATTHOLD3_6        (0x40U << FSMC_PATT3_ATTHOLD3_Pos)        /*!< 0x00400000 */
N#define FSMC_PATT3_ATTHOLD3_7        (0x80U << FSMC_PATT3_ATTHOLD3_Pos)        /*!< 0x00800000 */
N
N#define FSMC_PATT3_ATTHIZ3_Pos       (24U)                                     
N#define FSMC_PATT3_ATTHIZ3_Msk       (0xFFU << FSMC_PATT3_ATTHIZ3_Pos)         /*!< 0xFF000000 */
N#define FSMC_PATT3_ATTHIZ3           FSMC_PATT3_ATTHIZ3_Msk                    /*!<ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */
N#define FSMC_PATT3_ATTHIZ3_0         (0x01U << FSMC_PATT3_ATTHIZ3_Pos)         /*!< 0x01000000 */
N#define FSMC_PATT3_ATTHIZ3_1         (0x02U << FSMC_PATT3_ATTHIZ3_Pos)         /*!< 0x02000000 */
N#define FSMC_PATT3_ATTHIZ3_2         (0x04U << FSMC_PATT3_ATTHIZ3_Pos)         /*!< 0x04000000 */
N#define FSMC_PATT3_ATTHIZ3_3         (0x08U << FSMC_PATT3_ATTHIZ3_Pos)         /*!< 0x08000000 */
N#define FSMC_PATT3_ATTHIZ3_4         (0x10U << FSMC_PATT3_ATTHIZ3_Pos)         /*!< 0x10000000 */
N#define FSMC_PATT3_ATTHIZ3_5         (0x20U << FSMC_PATT3_ATTHIZ3_Pos)         /*!< 0x20000000 */
N#define FSMC_PATT3_ATTHIZ3_6         (0x40U << FSMC_PATT3_ATTHIZ3_Pos)         /*!< 0x40000000 */
N#define FSMC_PATT3_ATTHIZ3_7         (0x80U << FSMC_PATT3_ATTHIZ3_Pos)         /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_PATT4 register  ******************/
N#define FSMC_PATT4_ATTSET4_Pos       (0U)                                      
N#define FSMC_PATT4_ATTSET4_Msk       (0xFFU << FSMC_PATT4_ATTSET4_Pos)         /*!< 0x000000FF */
N#define FSMC_PATT4_ATTSET4           FSMC_PATT4_ATTSET4_Msk                    /*!<ATTSET4[7:0] bits (Attribute memory 4 setup time) */
N#define FSMC_PATT4_ATTSET4_0         (0x01U << FSMC_PATT4_ATTSET4_Pos)         /*!< 0x00000001 */
N#define FSMC_PATT4_ATTSET4_1         (0x02U << FSMC_PATT4_ATTSET4_Pos)         /*!< 0x00000002 */
N#define FSMC_PATT4_ATTSET4_2         (0x04U << FSMC_PATT4_ATTSET4_Pos)         /*!< 0x00000004 */
N#define FSMC_PATT4_ATTSET4_3         (0x08U << FSMC_PATT4_ATTSET4_Pos)         /*!< 0x00000008 */
N#define FSMC_PATT4_ATTSET4_4         (0x10U << FSMC_PATT4_ATTSET4_Pos)         /*!< 0x00000010 */
N#define FSMC_PATT4_ATTSET4_5         (0x20U << FSMC_PATT4_ATTSET4_Pos)         /*!< 0x00000020 */
N#define FSMC_PATT4_ATTSET4_6         (0x40U << FSMC_PATT4_ATTSET4_Pos)         /*!< 0x00000040 */
N#define FSMC_PATT4_ATTSET4_7         (0x80U << FSMC_PATT4_ATTSET4_Pos)         /*!< 0x00000080 */
N
N#define FSMC_PATT4_ATTWAIT4_Pos      (8U)                                      
N#define FSMC_PATT4_ATTWAIT4_Msk      (0xFFU << FSMC_PATT4_ATTWAIT4_Pos)        /*!< 0x0000FF00 */
N#define FSMC_PATT4_ATTWAIT4          FSMC_PATT4_ATTWAIT4_Msk                   /*!<ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */
N#define FSMC_PATT4_ATTWAIT4_0        (0x01U << FSMC_PATT4_ATTWAIT4_Pos)        /*!< 0x00000100 */
N#define FSMC_PATT4_ATTWAIT4_1        (0x02U << FSMC_PATT4_ATTWAIT4_Pos)        /*!< 0x00000200 */
N#define FSMC_PATT4_ATTWAIT4_2        (0x04U << FSMC_PATT4_ATTWAIT4_Pos)        /*!< 0x00000400 */
N#define FSMC_PATT4_ATTWAIT4_3        (0x08U << FSMC_PATT4_ATTWAIT4_Pos)        /*!< 0x00000800 */
N#define FSMC_PATT4_ATTWAIT4_4        (0x10U << FSMC_PATT4_ATTWAIT4_Pos)        /*!< 0x00001000 */
N#define FSMC_PATT4_ATTWAIT4_5        (0x20U << FSMC_PATT4_ATTWAIT4_Pos)        /*!< 0x00002000 */
N#define FSMC_PATT4_ATTWAIT4_6        (0x40U << FSMC_PATT4_ATTWAIT4_Pos)        /*!< 0x00004000 */
N#define FSMC_PATT4_ATTWAIT4_7        (0x80U << FSMC_PATT4_ATTWAIT4_Pos)        /*!< 0x00008000 */
N
N#define FSMC_PATT4_ATTHOLD4_Pos      (16U)                                     
N#define FSMC_PATT4_ATTHOLD4_Msk      (0xFFU << FSMC_PATT4_ATTHOLD4_Pos)        /*!< 0x00FF0000 */
N#define FSMC_PATT4_ATTHOLD4          FSMC_PATT4_ATTHOLD4_Msk                   /*!<ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */
N#define FSMC_PATT4_ATTHOLD4_0        (0x01U << FSMC_PATT4_ATTHOLD4_Pos)        /*!< 0x00010000 */
N#define FSMC_PATT4_ATTHOLD4_1        (0x02U << FSMC_PATT4_ATTHOLD4_Pos)        /*!< 0x00020000 */
N#define FSMC_PATT4_ATTHOLD4_2        (0x04U << FSMC_PATT4_ATTHOLD4_Pos)        /*!< 0x00040000 */
N#define FSMC_PATT4_ATTHOLD4_3        (0x08U << FSMC_PATT4_ATTHOLD4_Pos)        /*!< 0x00080000 */
N#define FSMC_PATT4_ATTHOLD4_4        (0x10U << FSMC_PATT4_ATTHOLD4_Pos)        /*!< 0x00100000 */
N#define FSMC_PATT4_ATTHOLD4_5        (0x20U << FSMC_PATT4_ATTHOLD4_Pos)        /*!< 0x00200000 */
N#define FSMC_PATT4_ATTHOLD4_6        (0x40U << FSMC_PATT4_ATTHOLD4_Pos)        /*!< 0x00400000 */
N#define FSMC_PATT4_ATTHOLD4_7        (0x80U << FSMC_PATT4_ATTHOLD4_Pos)        /*!< 0x00800000 */
N
N#define FSMC_PATT4_ATTHIZ4_Pos       (24U)                                     
N#define FSMC_PATT4_ATTHIZ4_Msk       (0xFFU << FSMC_PATT4_ATTHIZ4_Pos)         /*!< 0xFF000000 */
N#define FSMC_PATT4_ATTHIZ4           FSMC_PATT4_ATTHIZ4_Msk                    /*!<ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */
N#define FSMC_PATT4_ATTHIZ4_0         (0x01U << FSMC_PATT4_ATTHIZ4_Pos)         /*!< 0x01000000 */
N#define FSMC_PATT4_ATTHIZ4_1         (0x02U << FSMC_PATT4_ATTHIZ4_Pos)         /*!< 0x02000000 */
N#define FSMC_PATT4_ATTHIZ4_2         (0x04U << FSMC_PATT4_ATTHIZ4_Pos)         /*!< 0x04000000 */
N#define FSMC_PATT4_ATTHIZ4_3         (0x08U << FSMC_PATT4_ATTHIZ4_Pos)         /*!< 0x08000000 */
N#define FSMC_PATT4_ATTHIZ4_4         (0x10U << FSMC_PATT4_ATTHIZ4_Pos)         /*!< 0x10000000 */
N#define FSMC_PATT4_ATTHIZ4_5         (0x20U << FSMC_PATT4_ATTHIZ4_Pos)         /*!< 0x20000000 */
N#define FSMC_PATT4_ATTHIZ4_6         (0x40U << FSMC_PATT4_ATTHIZ4_Pos)         /*!< 0x40000000 */
N#define FSMC_PATT4_ATTHIZ4_7         (0x80U << FSMC_PATT4_ATTHIZ4_Pos)         /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_PIO4 register  *******************/
N#define FSMC_PIO4_IOSET4_Pos         (0U)                                      
N#define FSMC_PIO4_IOSET4_Msk         (0xFFU << FSMC_PIO4_IOSET4_Pos)           /*!< 0x000000FF */
N#define FSMC_PIO4_IOSET4             FSMC_PIO4_IOSET4_Msk                      /*!<IOSET4[7:0] bits (I/O 4 setup time) */
N#define FSMC_PIO4_IOSET4_0           (0x01U << FSMC_PIO4_IOSET4_Pos)           /*!< 0x00000001 */
N#define FSMC_PIO4_IOSET4_1           (0x02U << FSMC_PIO4_IOSET4_Pos)           /*!< 0x00000002 */
N#define FSMC_PIO4_IOSET4_2           (0x04U << FSMC_PIO4_IOSET4_Pos)           /*!< 0x00000004 */
N#define FSMC_PIO4_IOSET4_3           (0x08U << FSMC_PIO4_IOSET4_Pos)           /*!< 0x00000008 */
N#define FSMC_PIO4_IOSET4_4           (0x10U << FSMC_PIO4_IOSET4_Pos)           /*!< 0x00000010 */
N#define FSMC_PIO4_IOSET4_5           (0x20U << FSMC_PIO4_IOSET4_Pos)           /*!< 0x00000020 */
N#define FSMC_PIO4_IOSET4_6           (0x40U << FSMC_PIO4_IOSET4_Pos)           /*!< 0x00000040 */
N#define FSMC_PIO4_IOSET4_7           (0x80U << FSMC_PIO4_IOSET4_Pos)           /*!< 0x00000080 */
N
N#define FSMC_PIO4_IOWAIT4_Pos        (8U)                                      
N#define FSMC_PIO4_IOWAIT4_Msk        (0xFFU << FSMC_PIO4_IOWAIT4_Pos)          /*!< 0x0000FF00 */
N#define FSMC_PIO4_IOWAIT4            FSMC_PIO4_IOWAIT4_Msk                     /*!<IOWAIT4[7:0] bits (I/O 4 wait time) */
N#define FSMC_PIO4_IOWAIT4_0          (0x01U << FSMC_PIO4_IOWAIT4_Pos)          /*!< 0x00000100 */
N#define FSMC_PIO4_IOWAIT4_1          (0x02U << FSMC_PIO4_IOWAIT4_Pos)          /*!< 0x00000200 */
N#define FSMC_PIO4_IOWAIT4_2          (0x04U << FSMC_PIO4_IOWAIT4_Pos)          /*!< 0x00000400 */
N#define FSMC_PIO4_IOWAIT4_3          (0x08U << FSMC_PIO4_IOWAIT4_Pos)          /*!< 0x00000800 */
N#define FSMC_PIO4_IOWAIT4_4          (0x10U << FSMC_PIO4_IOWAIT4_Pos)          /*!< 0x00001000 */
N#define FSMC_PIO4_IOWAIT4_5          (0x20U << FSMC_PIO4_IOWAIT4_Pos)          /*!< 0x00002000 */
N#define FSMC_PIO4_IOWAIT4_6          (0x40U << FSMC_PIO4_IOWAIT4_Pos)          /*!< 0x00004000 */
N#define FSMC_PIO4_IOWAIT4_7          (0x80U << FSMC_PIO4_IOWAIT4_Pos)          /*!< 0x00008000 */
N
N#define FSMC_PIO4_IOHOLD4_Pos        (16U)                                     
N#define FSMC_PIO4_IOHOLD4_Msk        (0xFFU << FSMC_PIO4_IOHOLD4_Pos)          /*!< 0x00FF0000 */
N#define FSMC_PIO4_IOHOLD4            FSMC_PIO4_IOHOLD4_Msk                     /*!<IOHOLD4[7:0] bits (I/O 4 hold time) */
N#define FSMC_PIO4_IOHOLD4_0          (0x01U << FSMC_PIO4_IOHOLD4_Pos)          /*!< 0x00010000 */
N#define FSMC_PIO4_IOHOLD4_1          (0x02U << FSMC_PIO4_IOHOLD4_Pos)          /*!< 0x00020000 */
N#define FSMC_PIO4_IOHOLD4_2          (0x04U << FSMC_PIO4_IOHOLD4_Pos)          /*!< 0x00040000 */
N#define FSMC_PIO4_IOHOLD4_3          (0x08U << FSMC_PIO4_IOHOLD4_Pos)          /*!< 0x00080000 */
N#define FSMC_PIO4_IOHOLD4_4          (0x10U << FSMC_PIO4_IOHOLD4_Pos)          /*!< 0x00100000 */
N#define FSMC_PIO4_IOHOLD4_5          (0x20U << FSMC_PIO4_IOHOLD4_Pos)          /*!< 0x00200000 */
N#define FSMC_PIO4_IOHOLD4_6          (0x40U << FSMC_PIO4_IOHOLD4_Pos)          /*!< 0x00400000 */
N#define FSMC_PIO4_IOHOLD4_7          (0x80U << FSMC_PIO4_IOHOLD4_Pos)          /*!< 0x00800000 */
N
N#define FSMC_PIO4_IOHIZ4_Pos         (24U)                                     
N#define FSMC_PIO4_IOHIZ4_Msk         (0xFFU << FSMC_PIO4_IOHIZ4_Pos)           /*!< 0xFF000000 */
N#define FSMC_PIO4_IOHIZ4             FSMC_PIO4_IOHIZ4_Msk                      /*!<IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */
N#define FSMC_PIO4_IOHIZ4_0           (0x01U << FSMC_PIO4_IOHIZ4_Pos)           /*!< 0x01000000 */
N#define FSMC_PIO4_IOHIZ4_1           (0x02U << FSMC_PIO4_IOHIZ4_Pos)           /*!< 0x02000000 */
N#define FSMC_PIO4_IOHIZ4_2           (0x04U << FSMC_PIO4_IOHIZ4_Pos)           /*!< 0x04000000 */
N#define FSMC_PIO4_IOHIZ4_3           (0x08U << FSMC_PIO4_IOHIZ4_Pos)           /*!< 0x08000000 */
N#define FSMC_PIO4_IOHIZ4_4           (0x10U << FSMC_PIO4_IOHIZ4_Pos)           /*!< 0x10000000 */
N#define FSMC_PIO4_IOHIZ4_5           (0x20U << FSMC_PIO4_IOHIZ4_Pos)           /*!< 0x20000000 */
N#define FSMC_PIO4_IOHIZ4_6           (0x40U << FSMC_PIO4_IOHIZ4_Pos)           /*!< 0x40000000 */
N#define FSMC_PIO4_IOHIZ4_7           (0x80U << FSMC_PIO4_IOHIZ4_Pos)           /*!< 0x80000000 */
N
N/******************  Bit definition for FSMC_ECCR2 register  ******************/
N#define FSMC_ECCR2_ECC2_Pos          (0U)                                      
N#define FSMC_ECCR2_ECC2_Msk          (0xFFFFFFFFU << FSMC_ECCR2_ECC2_Pos)      /*!< 0xFFFFFFFF */
N#define FSMC_ECCR2_ECC2              FSMC_ECCR2_ECC2_Msk                       /*!<ECC result */
N
N/******************  Bit definition for FSMC_ECCR3 register  ******************/
N#define FSMC_ECCR3_ECC3_Pos          (0U)                                      
N#define FSMC_ECCR3_ECC3_Msk          (0xFFFFFFFFU << FSMC_ECCR3_ECC3_Pos)      /*!< 0xFFFFFFFF */
N#define FSMC_ECCR3_ECC3              FSMC_ECCR3_ECC3_Msk                       /*!<ECC result */
N
N/******************************************************************************/
N/*                                                                            */
N/*                            General Purpose I/O                             */
N/*                                                                            */
N/******************************************************************************/
N/******************  Bits definition for GPIO_MODER register  *****************/
N#define GPIO_MODER_MODE0_Pos             (0U)                                  
N#define GPIO_MODER_MODE0_Msk             (0x3U << GPIO_MODER_MODE0_Pos)        /*!< 0x00000003 */
N#define GPIO_MODER_MODE0                 GPIO_MODER_MODE0_Msk                  
N#define GPIO_MODER_MODE0_0               (0x1U << GPIO_MODER_MODE0_Pos)        /*!< 0x00000001 */
N#define GPIO_MODER_MODE0_1               (0x2U << GPIO_MODER_MODE0_Pos)        /*!< 0x00000002 */
N#define GPIO_MODER_MODE1_Pos             (2U)                                  
N#define GPIO_MODER_MODE1_Msk             (0x3U << GPIO_MODER_MODE1_Pos)        /*!< 0x0000000C */
N#define GPIO_MODER_MODE1                 GPIO_MODER_MODE1_Msk                  
N#define GPIO_MODER_MODE1_0               (0x1U << GPIO_MODER_MODE1_Pos)        /*!< 0x00000004 */
N#define GPIO_MODER_MODE1_1               (0x2U << GPIO_MODER_MODE1_Pos)        /*!< 0x00000008 */
N#define GPIO_MODER_MODE2_Pos             (4U)                                  
N#define GPIO_MODER_MODE2_Msk             (0x3U << GPIO_MODER_MODE2_Pos)        /*!< 0x00000030 */
N#define GPIO_MODER_MODE2                 GPIO_MODER_MODE2_Msk                  
N#define GPIO_MODER_MODE2_0               (0x1U << GPIO_MODER_MODE2_Pos)        /*!< 0x00000010 */
N#define GPIO_MODER_MODE2_1               (0x2U << GPIO_MODER_MODE2_Pos)        /*!< 0x00000020 */
N#define GPIO_MODER_MODE3_Pos             (6U)                                  
N#define GPIO_MODER_MODE3_Msk             (0x3U << GPIO_MODER_MODE3_Pos)        /*!< 0x000000C0 */
N#define GPIO_MODER_MODE3                 GPIO_MODER_MODE3_Msk                  
N#define GPIO_MODER_MODE3_0               (0x1U << GPIO_MODER_MODE3_Pos)        /*!< 0x00000040 */
N#define GPIO_MODER_MODE3_1               (0x2U << GPIO_MODER_MODE3_Pos)        /*!< 0x00000080 */
N#define GPIO_MODER_MODE4_Pos             (8U)                                  
N#define GPIO_MODER_MODE4_Msk             (0x3U << GPIO_MODER_MODE4_Pos)        /*!< 0x00000300 */
N#define GPIO_MODER_MODE4                 GPIO_MODER_MODE4_Msk                  
N#define GPIO_MODER_MODE4_0               (0x1U << GPIO_MODER_MODE4_Pos)        /*!< 0x00000100 */
N#define GPIO_MODER_MODE4_1               (0x2U << GPIO_MODER_MODE4_Pos)        /*!< 0x00000200 */
N#define GPIO_MODER_MODE5_Pos             (10U)                                 
N#define GPIO_MODER_MODE5_Msk             (0x3U << GPIO_MODER_MODE5_Pos)        /*!< 0x00000C00 */
N#define GPIO_MODER_MODE5                 GPIO_MODER_MODE5_Msk                  
N#define GPIO_MODER_MODE5_0               (0x1U << GPIO_MODER_MODE5_Pos)        /*!< 0x00000400 */
N#define GPIO_MODER_MODE5_1               (0x2U << GPIO_MODER_MODE5_Pos)        /*!< 0x00000800 */
N#define GPIO_MODER_MODE6_Pos             (12U)                                 
N#define GPIO_MODER_MODE6_Msk             (0x3U << GPIO_MODER_MODE6_Pos)        /*!< 0x00003000 */
N#define GPIO_MODER_MODE6                 GPIO_MODER_MODE6_Msk                  
N#define GPIO_MODER_MODE6_0               (0x1U << GPIO_MODER_MODE6_Pos)        /*!< 0x00001000 */
N#define GPIO_MODER_MODE6_1               (0x2U << GPIO_MODER_MODE6_Pos)        /*!< 0x00002000 */
N#define GPIO_MODER_MODE7_Pos             (14U)                                 
N#define GPIO_MODER_MODE7_Msk             (0x3U << GPIO_MODER_MODE7_Pos)        /*!< 0x0000C000 */
N#define GPIO_MODER_MODE7                 GPIO_MODER_MODE7_Msk                  
N#define GPIO_MODER_MODE7_0               (0x1U << GPIO_MODER_MODE7_Pos)        /*!< 0x00004000 */
N#define GPIO_MODER_MODE7_1               (0x2U << GPIO_MODER_MODE7_Pos)        /*!< 0x00008000 */
N#define GPIO_MODER_MODE8_Pos             (16U)                                 
N#define GPIO_MODER_MODE8_Msk             (0x3U << GPIO_MODER_MODE8_Pos)        /*!< 0x00030000 */
N#define GPIO_MODER_MODE8                 GPIO_MODER_MODE8_Msk                  
N#define GPIO_MODER_MODE8_0               (0x1U << GPIO_MODER_MODE8_Pos)        /*!< 0x00010000 */
N#define GPIO_MODER_MODE8_1               (0x2U << GPIO_MODER_MODE8_Pos)        /*!< 0x00020000 */
N#define GPIO_MODER_MODE9_Pos             (18U)                                 
N#define GPIO_MODER_MODE9_Msk             (0x3U << GPIO_MODER_MODE9_Pos)        /*!< 0x000C0000 */
N#define GPIO_MODER_MODE9                 GPIO_MODER_MODE9_Msk                  
N#define GPIO_MODER_MODE9_0               (0x1U << GPIO_MODER_MODE9_Pos)        /*!< 0x00040000 */
N#define GPIO_MODER_MODE9_1               (0x2U << GPIO_MODER_MODE9_Pos)        /*!< 0x00080000 */
N#define GPIO_MODER_MODE10_Pos            (20U)                                 
N#define GPIO_MODER_MODE10_Msk            (0x3U << GPIO_MODER_MODE10_Pos)       /*!< 0x00300000 */
N#define GPIO_MODER_MODE10                GPIO_MODER_MODE10_Msk                 
N#define GPIO_MODER_MODE10_0              (0x1U << GPIO_MODER_MODE10_Pos)       /*!< 0x00100000 */
N#define GPIO_MODER_MODE10_1              (0x2U << GPIO_MODER_MODE10_Pos)       /*!< 0x00200000 */
N#define GPIO_MODER_MODE11_Pos            (22U)                                 
N#define GPIO_MODER_MODE11_Msk            (0x3U << GPIO_MODER_MODE11_Pos)       /*!< 0x00C00000 */
N#define GPIO_MODER_MODE11                GPIO_MODER_MODE11_Msk                 
N#define GPIO_MODER_MODE11_0              (0x1U << GPIO_MODER_MODE11_Pos)       /*!< 0x00400000 */
N#define GPIO_MODER_MODE11_1              (0x2U << GPIO_MODER_MODE11_Pos)       /*!< 0x00800000 */
N#define GPIO_MODER_MODE12_Pos            (24U)                                 
N#define GPIO_MODER_MODE12_Msk            (0x3U << GPIO_MODER_MODE12_Pos)       /*!< 0x03000000 */
N#define GPIO_MODER_MODE12                GPIO_MODER_MODE12_Msk                 
N#define GPIO_MODER_MODE12_0              (0x1U << GPIO_MODER_MODE12_Pos)       /*!< 0x01000000 */
N#define GPIO_MODER_MODE12_1              (0x2U << GPIO_MODER_MODE12_Pos)       /*!< 0x02000000 */
N#define GPIO_MODER_MODE13_Pos            (26U)                                 
N#define GPIO_MODER_MODE13_Msk            (0x3U << GPIO_MODER_MODE13_Pos)       /*!< 0x0C000000 */
N#define GPIO_MODER_MODE13                GPIO_MODER_MODE13_Msk                 
N#define GPIO_MODER_MODE13_0              (0x1U << GPIO_MODER_MODE13_Pos)       /*!< 0x04000000 */
N#define GPIO_MODER_MODE13_1              (0x2U << GPIO_MODER_MODE13_Pos)       /*!< 0x08000000 */
N#define GPIO_MODER_MODE14_Pos            (28U)                                 
N#define GPIO_MODER_MODE14_Msk            (0x3U << GPIO_MODER_MODE14_Pos)       /*!< 0x30000000 */
N#define GPIO_MODER_MODE14                GPIO_MODER_MODE14_Msk                 
N#define GPIO_MODER_MODE14_0              (0x1U << GPIO_MODER_MODE14_Pos)       /*!< 0x10000000 */
N#define GPIO_MODER_MODE14_1              (0x2U << GPIO_MODER_MODE14_Pos)       /*!< 0x20000000 */
N#define GPIO_MODER_MODE15_Pos            (30U)                                 
N#define GPIO_MODER_MODE15_Msk            (0x3U << GPIO_MODER_MODE15_Pos)       /*!< 0xC0000000 */
N#define GPIO_MODER_MODE15                GPIO_MODER_MODE15_Msk                 
N#define GPIO_MODER_MODE15_0              (0x1U << GPIO_MODER_MODE15_Pos)       /*!< 0x40000000 */
N#define GPIO_MODER_MODE15_1              (0x2U << GPIO_MODER_MODE15_Pos)       /*!< 0x80000000 */
N
N/* Legacy defines */
N#define GPIO_MODER_MODER0_Pos            (0U)                                  
N#define GPIO_MODER_MODER0_Msk            (0x3U << GPIO_MODER_MODER0_Pos)       /*!< 0x00000003 */
N#define GPIO_MODER_MODER0                GPIO_MODER_MODER0_Msk                 
N#define GPIO_MODER_MODER0_0              (0x1U << GPIO_MODER_MODER0_Pos)       /*!< 0x00000001 */
N#define GPIO_MODER_MODER0_1              (0x2U << GPIO_MODER_MODER0_Pos)       /*!< 0x00000002 */
N#define GPIO_MODER_MODER1_Pos            (2U)                                  
N#define GPIO_MODER_MODER1_Msk            (0x3U << GPIO_MODER_MODER1_Pos)       /*!< 0x0000000C */
N#define GPIO_MODER_MODER1                GPIO_MODER_MODER1_Msk                 
N#define GPIO_MODER_MODER1_0              (0x1U << GPIO_MODER_MODER1_Pos)       /*!< 0x00000004 */
N#define GPIO_MODER_MODER1_1              (0x2U << GPIO_MODER_MODER1_Pos)       /*!< 0x00000008 */
N#define GPIO_MODER_MODER2_Pos            (4U)                                  
N#define GPIO_MODER_MODER2_Msk            (0x3U << GPIO_MODER_MODER2_Pos)       /*!< 0x00000030 */
N#define GPIO_MODER_MODER2                GPIO_MODER_MODER2_Msk                 
N#define GPIO_MODER_MODER2_0              (0x1U << GPIO_MODER_MODER2_Pos)       /*!< 0x00000010 */
N#define GPIO_MODER_MODER2_1              (0x2U << GPIO_MODER_MODER2_Pos)       /*!< 0x00000020 */
N#define GPIO_MODER_MODER3_Pos            (6U)                                  
N#define GPIO_MODER_MODER3_Msk            (0x3U << GPIO_MODER_MODER3_Pos)       /*!< 0x000000C0 */
N#define GPIO_MODER_MODER3                GPIO_MODER_MODER3_Msk                 
N#define GPIO_MODER_MODER3_0              (0x1U << GPIO_MODER_MODER3_Pos)       /*!< 0x00000040 */
N#define GPIO_MODER_MODER3_1              (0x2U << GPIO_MODER_MODER3_Pos)       /*!< 0x00000080 */
N#define GPIO_MODER_MODER4_Pos            (8U)                                  
N#define GPIO_MODER_MODER4_Msk            (0x3U << GPIO_MODER_MODER4_Pos)       /*!< 0x00000300 */
N#define GPIO_MODER_MODER4                GPIO_MODER_MODER4_Msk                 
N#define GPIO_MODER_MODER4_0              (0x1U << GPIO_MODER_MODER4_Pos)       /*!< 0x00000100 */
N#define GPIO_MODER_MODER4_1              (0x2U << GPIO_MODER_MODER4_Pos)       /*!< 0x00000200 */
N#define GPIO_MODER_MODER5_Pos            (10U)                                 
N#define GPIO_MODER_MODER5_Msk            (0x3U << GPIO_MODER_MODER5_Pos)       /*!< 0x00000C00 */
N#define GPIO_MODER_MODER5                GPIO_MODER_MODER5_Msk                 
N#define GPIO_MODER_MODER5_0              (0x1U << GPIO_MODER_MODER5_Pos)       /*!< 0x00000400 */
N#define GPIO_MODER_MODER5_1              (0x2U << GPIO_MODER_MODER5_Pos)       /*!< 0x00000800 */
N#define GPIO_MODER_MODER6_Pos            (12U)                                 
N#define GPIO_MODER_MODER6_Msk            (0x3U << GPIO_MODER_MODER6_Pos)       /*!< 0x00003000 */
N#define GPIO_MODER_MODER6                GPIO_MODER_MODER6_Msk                 
N#define GPIO_MODER_MODER6_0              (0x1U << GPIO_MODER_MODER6_Pos)       /*!< 0x00001000 */
N#define GPIO_MODER_MODER6_1              (0x2U << GPIO_MODER_MODER6_Pos)       /*!< 0x00002000 */
N#define GPIO_MODER_MODER7_Pos            (14U)                                 
N#define GPIO_MODER_MODER7_Msk            (0x3U << GPIO_MODER_MODER7_Pos)       /*!< 0x0000C000 */
N#define GPIO_MODER_MODER7                GPIO_MODER_MODER7_Msk                 
N#define GPIO_MODER_MODER7_0              (0x1U << GPIO_MODER_MODER7_Pos)       /*!< 0x00004000 */
N#define GPIO_MODER_MODER7_1              (0x2U << GPIO_MODER_MODER7_Pos)       /*!< 0x00008000 */
N#define GPIO_MODER_MODER8_Pos            (16U)                                 
N#define GPIO_MODER_MODER8_Msk            (0x3U << GPIO_MODER_MODER8_Pos)       /*!< 0x00030000 */
N#define GPIO_MODER_MODER8                GPIO_MODER_MODER8_Msk                 
N#define GPIO_MODER_MODER8_0              (0x1U << GPIO_MODER_MODER8_Pos)       /*!< 0x00010000 */
N#define GPIO_MODER_MODER8_1              (0x2U << GPIO_MODER_MODER8_Pos)       /*!< 0x00020000 */
N#define GPIO_MODER_MODER9_Pos            (18U)                                 
N#define GPIO_MODER_MODER9_Msk            (0x3U << GPIO_MODER_MODER9_Pos)       /*!< 0x000C0000 */
N#define GPIO_MODER_MODER9                GPIO_MODER_MODER9_Msk                 
N#define GPIO_MODER_MODER9_0              (0x1U << GPIO_MODER_MODER9_Pos)       /*!< 0x00040000 */
N#define GPIO_MODER_MODER9_1              (0x2U << GPIO_MODER_MODER9_Pos)       /*!< 0x00080000 */
N#define GPIO_MODER_MODER10_Pos           (20U)                                 
N#define GPIO_MODER_MODER10_Msk           (0x3U << GPIO_MODER_MODER10_Pos)      /*!< 0x00300000 */
N#define GPIO_MODER_MODER10               GPIO_MODER_MODER10_Msk                
N#define GPIO_MODER_MODER10_0             (0x1U << GPIO_MODER_MODER10_Pos)      /*!< 0x00100000 */
N#define GPIO_MODER_MODER10_1             (0x2U << GPIO_MODER_MODER10_Pos)      /*!< 0x00200000 */
N#define GPIO_MODER_MODER11_Pos           (22U)                                 
N#define GPIO_MODER_MODER11_Msk           (0x3U << GPIO_MODER_MODER11_Pos)      /*!< 0x00C00000 */
N#define GPIO_MODER_MODER11               GPIO_MODER_MODER11_Msk                
N#define GPIO_MODER_MODER11_0             (0x1U << GPIO_MODER_MODER11_Pos)      /*!< 0x00400000 */
N#define GPIO_MODER_MODER11_1             (0x2U << GPIO_MODER_MODER11_Pos)      /*!< 0x00800000 */
N#define GPIO_MODER_MODER12_Pos           (24U)                                 
N#define GPIO_MODER_MODER12_Msk           (0x3U << GPIO_MODER_MODER12_Pos)      /*!< 0x03000000 */
N#define GPIO_MODER_MODER12               GPIO_MODER_MODER12_Msk                
N#define GPIO_MODER_MODER12_0             (0x1U << GPIO_MODER_MODER12_Pos)      /*!< 0x01000000 */
N#define GPIO_MODER_MODER12_1             (0x2U << GPIO_MODER_MODER12_Pos)      /*!< 0x02000000 */
N#define GPIO_MODER_MODER13_Pos           (26U)                                 
N#define GPIO_MODER_MODER13_Msk           (0x3U << GPIO_MODER_MODER13_Pos)      /*!< 0x0C000000 */
N#define GPIO_MODER_MODER13               GPIO_MODER_MODER13_Msk                
N#define GPIO_MODER_MODER13_0             (0x1U << GPIO_MODER_MODER13_Pos)      /*!< 0x04000000 */
N#define GPIO_MODER_MODER13_1             (0x2U << GPIO_MODER_MODER13_Pos)      /*!< 0x08000000 */
N#define GPIO_MODER_MODER14_Pos           (28U)                                 
N#define GPIO_MODER_MODER14_Msk           (0x3U << GPIO_MODER_MODER14_Pos)      /*!< 0x30000000 */
N#define GPIO_MODER_MODER14               GPIO_MODER_MODER14_Msk                
N#define GPIO_MODER_MODER14_0             (0x1U << GPIO_MODER_MODER14_Pos)      /*!< 0x10000000 */
N#define GPIO_MODER_MODER14_1             (0x2U << GPIO_MODER_MODER14_Pos)      /*!< 0x20000000 */
N#define GPIO_MODER_MODER15_Pos           (30U)                                 
N#define GPIO_MODER_MODER15_Msk           (0x3U << GPIO_MODER_MODER15_Pos)      /*!< 0xC0000000 */
N#define GPIO_MODER_MODER15               GPIO_MODER_MODER15_Msk                
N#define GPIO_MODER_MODER15_0             (0x1U << GPIO_MODER_MODER15_Pos)      /*!< 0x40000000 */
N#define GPIO_MODER_MODER15_1             (0x2U << GPIO_MODER_MODER15_Pos)      /*!< 0x80000000 */
N
N/******************  Bits definition for GPIO_OTYPER register  ****************/
N#define GPIO_OTYPER_OT0_Pos              (0U)                                  
N#define GPIO_OTYPER_OT0_Msk              (0x1U << GPIO_OTYPER_OT0_Pos)         /*!< 0x00000001 */
N#define GPIO_OTYPER_OT0                  GPIO_OTYPER_OT0_Msk                   
N#define GPIO_OTYPER_OT1_Pos              (1U)                                  
N#define GPIO_OTYPER_OT1_Msk              (0x1U << GPIO_OTYPER_OT1_Pos)         /*!< 0x00000002 */
N#define GPIO_OTYPER_OT1                  GPIO_OTYPER_OT1_Msk                   
N#define GPIO_OTYPER_OT2_Pos              (2U)                                  
N#define GPIO_OTYPER_OT2_Msk              (0x1U << GPIO_OTYPER_OT2_Pos)         /*!< 0x00000004 */
N#define GPIO_OTYPER_OT2                  GPIO_OTYPER_OT2_Msk                   
N#define GPIO_OTYPER_OT3_Pos              (3U)                                  
N#define GPIO_OTYPER_OT3_Msk              (0x1U << GPIO_OTYPER_OT3_Pos)         /*!< 0x00000008 */
N#define GPIO_OTYPER_OT3                  GPIO_OTYPER_OT3_Msk                   
N#define GPIO_OTYPER_OT4_Pos              (4U)                                  
N#define GPIO_OTYPER_OT4_Msk              (0x1U << GPIO_OTYPER_OT4_Pos)         /*!< 0x00000010 */
N#define GPIO_OTYPER_OT4                  GPIO_OTYPER_OT4_Msk                   
N#define GPIO_OTYPER_OT5_Pos              (5U)                                  
N#define GPIO_OTYPER_OT5_Msk              (0x1U << GPIO_OTYPER_OT5_Pos)         /*!< 0x00000020 */
N#define GPIO_OTYPER_OT5                  GPIO_OTYPER_OT5_Msk                   
N#define GPIO_OTYPER_OT6_Pos              (6U)                                  
N#define GPIO_OTYPER_OT6_Msk              (0x1U << GPIO_OTYPER_OT6_Pos)         /*!< 0x00000040 */
N#define GPIO_OTYPER_OT6                  GPIO_OTYPER_OT6_Msk                   
N#define GPIO_OTYPER_OT7_Pos              (7U)                                  
N#define GPIO_OTYPER_OT7_Msk              (0x1U << GPIO_OTYPER_OT7_Pos)         /*!< 0x00000080 */
N#define GPIO_OTYPER_OT7                  GPIO_OTYPER_OT7_Msk                   
N#define GPIO_OTYPER_OT8_Pos              (8U)                                  
N#define GPIO_OTYPER_OT8_Msk              (0x1U << GPIO_OTYPER_OT8_Pos)         /*!< 0x00000100 */
N#define GPIO_OTYPER_OT8                  GPIO_OTYPER_OT8_Msk                   
N#define GPIO_OTYPER_OT9_Pos              (9U)                                  
N#define GPIO_OTYPER_OT9_Msk              (0x1U << GPIO_OTYPER_OT9_Pos)         /*!< 0x00000200 */
N#define GPIO_OTYPER_OT9                  GPIO_OTYPER_OT9_Msk                   
N#define GPIO_OTYPER_OT10_Pos             (10U)                                 
N#define GPIO_OTYPER_OT10_Msk             (0x1U << GPIO_OTYPER_OT10_Pos)        /*!< 0x00000400 */
N#define GPIO_OTYPER_OT10                 GPIO_OTYPER_OT10_Msk                  
N#define GPIO_OTYPER_OT11_Pos             (11U)                                 
N#define GPIO_OTYPER_OT11_Msk             (0x1U << GPIO_OTYPER_OT11_Pos)        /*!< 0x00000800 */
N#define GPIO_OTYPER_OT11                 GPIO_OTYPER_OT11_Msk                  
N#define GPIO_OTYPER_OT12_Pos             (12U)                                 
N#define GPIO_OTYPER_OT12_Msk             (0x1U << GPIO_OTYPER_OT12_Pos)        /*!< 0x00001000 */
N#define GPIO_OTYPER_OT12                 GPIO_OTYPER_OT12_Msk                  
N#define GPIO_OTYPER_OT13_Pos             (13U)                                 
N#define GPIO_OTYPER_OT13_Msk             (0x1U << GPIO_OTYPER_OT13_Pos)        /*!< 0x00002000 */
N#define GPIO_OTYPER_OT13                 GPIO_OTYPER_OT13_Msk                  
N#define GPIO_OTYPER_OT14_Pos             (14U)                                 
N#define GPIO_OTYPER_OT14_Msk             (0x1U << GPIO_OTYPER_OT14_Pos)        /*!< 0x00004000 */
N#define GPIO_OTYPER_OT14                 GPIO_OTYPER_OT14_Msk                  
N#define GPIO_OTYPER_OT15_Pos             (15U)                                 
N#define GPIO_OTYPER_OT15_Msk             (0x1U << GPIO_OTYPER_OT15_Pos)        /*!< 0x00008000 */
N#define GPIO_OTYPER_OT15                 GPIO_OTYPER_OT15_Msk                  
N
N/* Legacy defines */
N#define GPIO_OTYPER_OT_0                    GPIO_OTYPER_OT0
N#define GPIO_OTYPER_OT_1                    GPIO_OTYPER_OT1
N#define GPIO_OTYPER_OT_2                    GPIO_OTYPER_OT2
N#define GPIO_OTYPER_OT_3                    GPIO_OTYPER_OT3
N#define GPIO_OTYPER_OT_4                    GPIO_OTYPER_OT4
N#define GPIO_OTYPER_OT_5                    GPIO_OTYPER_OT5
N#define GPIO_OTYPER_OT_6                    GPIO_OTYPER_OT6
N#define GPIO_OTYPER_OT_7                    GPIO_OTYPER_OT7
N#define GPIO_OTYPER_OT_8                    GPIO_OTYPER_OT8
N#define GPIO_OTYPER_OT_9                    GPIO_OTYPER_OT9
N#define GPIO_OTYPER_OT_10                   GPIO_OTYPER_OT10
N#define GPIO_OTYPER_OT_11                   GPIO_OTYPER_OT11
N#define GPIO_OTYPER_OT_12                   GPIO_OTYPER_OT12
N#define GPIO_OTYPER_OT_13                   GPIO_OTYPER_OT13
N#define GPIO_OTYPER_OT_14                   GPIO_OTYPER_OT14
N#define GPIO_OTYPER_OT_15                   GPIO_OTYPER_OT15
N
N/******************  Bits definition for GPIO_OSPEEDR register  ***************/
N#define GPIO_OSPEEDR_OSPEED0_Pos         (0U)                                  
N#define GPIO_OSPEEDR_OSPEED0_Msk         (0x3U << GPIO_OSPEEDR_OSPEED0_Pos)    /*!< 0x00000003 */
N#define GPIO_OSPEEDR_OSPEED0             GPIO_OSPEEDR_OSPEED0_Msk              
N#define GPIO_OSPEEDR_OSPEED0_0           (0x1U << GPIO_OSPEEDR_OSPEED0_Pos)    /*!< 0x00000001 */
N#define GPIO_OSPEEDR_OSPEED0_1           (0x2U << GPIO_OSPEEDR_OSPEED0_Pos)    /*!< 0x00000002 */
N#define GPIO_OSPEEDR_OSPEED1_Pos         (2U)                                  
N#define GPIO_OSPEEDR_OSPEED1_Msk         (0x3U << GPIO_OSPEEDR_OSPEED1_Pos)    /*!< 0x0000000C */
N#define GPIO_OSPEEDR_OSPEED1             GPIO_OSPEEDR_OSPEED1_Msk              
N#define GPIO_OSPEEDR_OSPEED1_0           (0x1U << GPIO_OSPEEDR_OSPEED1_Pos)    /*!< 0x00000004 */
N#define GPIO_OSPEEDR_OSPEED1_1           (0x2U << GPIO_OSPEEDR_OSPEED1_Pos)    /*!< 0x00000008 */
N#define GPIO_OSPEEDR_OSPEED2_Pos         (4U)                                  
N#define GPIO_OSPEEDR_OSPEED2_Msk         (0x3U << GPIO_OSPEEDR_OSPEED2_Pos)    /*!< 0x00000030 */
N#define GPIO_OSPEEDR_OSPEED2             GPIO_OSPEEDR_OSPEED2_Msk              
N#define GPIO_OSPEEDR_OSPEED2_0           (0x1U << GPIO_OSPEEDR_OSPEED2_Pos)    /*!< 0x00000010 */
N#define GPIO_OSPEEDR_OSPEED2_1           (0x2U << GPIO_OSPEEDR_OSPEED2_Pos)    /*!< 0x00000020 */
N#define GPIO_OSPEEDR_OSPEED3_Pos         (6U)                                  
N#define GPIO_OSPEEDR_OSPEED3_Msk         (0x3U << GPIO_OSPEEDR_OSPEED3_Pos)    /*!< 0x000000C0 */
N#define GPIO_OSPEEDR_OSPEED3             GPIO_OSPEEDR_OSPEED3_Msk              
N#define GPIO_OSPEEDR_OSPEED3_0           (0x1U << GPIO_OSPEEDR_OSPEED3_Pos)    /*!< 0x00000040 */
N#define GPIO_OSPEEDR_OSPEED3_1           (0x2U << GPIO_OSPEEDR_OSPEED3_Pos)    /*!< 0x00000080 */
N#define GPIO_OSPEEDR_OSPEED4_Pos         (8U)                                  
N#define GPIO_OSPEEDR_OSPEED4_Msk         (0x3U << GPIO_OSPEEDR_OSPEED4_Pos)    /*!< 0x00000300 */
N#define GPIO_OSPEEDR_OSPEED4             GPIO_OSPEEDR_OSPEED4_Msk              
N#define GPIO_OSPEEDR_OSPEED4_0           (0x1U << GPIO_OSPEEDR_OSPEED4_Pos)    /*!< 0x00000100 */
N#define GPIO_OSPEEDR_OSPEED4_1           (0x2U << GPIO_OSPEEDR_OSPEED4_Pos)    /*!< 0x00000200 */
N#define GPIO_OSPEEDR_OSPEED5_Pos         (10U)                                 
N#define GPIO_OSPEEDR_OSPEED5_Msk         (0x3U << GPIO_OSPEEDR_OSPEED5_Pos)    /*!< 0x00000C00 */
N#define GPIO_OSPEEDR_OSPEED5             GPIO_OSPEEDR_OSPEED5_Msk              
N#define GPIO_OSPEEDR_OSPEED5_0           (0x1U << GPIO_OSPEEDR_OSPEED5_Pos)    /*!< 0x00000400 */
N#define GPIO_OSPEEDR_OSPEED5_1           (0x2U << GPIO_OSPEEDR_OSPEED5_Pos)    /*!< 0x00000800 */
N#define GPIO_OSPEEDR_OSPEED6_Pos         (12U)                                 
N#define GPIO_OSPEEDR_OSPEED6_Msk         (0x3U << GPIO_OSPEEDR_OSPEED6_Pos)    /*!< 0x00003000 */
N#define GPIO_OSPEEDR_OSPEED6             GPIO_OSPEEDR_OSPEED6_Msk              
N#define GPIO_OSPEEDR_OSPEED6_0           (0x1U << GPIO_OSPEEDR_OSPEED6_Pos)    /*!< 0x00001000 */
N#define GPIO_OSPEEDR_OSPEED6_1           (0x2U << GPIO_OSPEEDR_OSPEED6_Pos)    /*!< 0x00002000 */
N#define GPIO_OSPEEDR_OSPEED7_Pos         (14U)                                 
N#define GPIO_OSPEEDR_OSPEED7_Msk         (0x3U << GPIO_OSPEEDR_OSPEED7_Pos)    /*!< 0x0000C000 */
N#define GPIO_OSPEEDR_OSPEED7             GPIO_OSPEEDR_OSPEED7_Msk              
N#define GPIO_OSPEEDR_OSPEED7_0           (0x1U << GPIO_OSPEEDR_OSPEED7_Pos)    /*!< 0x00004000 */
N#define GPIO_OSPEEDR_OSPEED7_1           (0x2U << GPIO_OSPEEDR_OSPEED7_Pos)    /*!< 0x00008000 */
N#define GPIO_OSPEEDR_OSPEED8_Pos         (16U)                                 
N#define GPIO_OSPEEDR_OSPEED8_Msk         (0x3U << GPIO_OSPEEDR_OSPEED8_Pos)    /*!< 0x00030000 */
N#define GPIO_OSPEEDR_OSPEED8             GPIO_OSPEEDR_OSPEED8_Msk              
N#define GPIO_OSPEEDR_OSPEED8_0           (0x1U << GPIO_OSPEEDR_OSPEED8_Pos)    /*!< 0x00010000 */
N#define GPIO_OSPEEDR_OSPEED8_1           (0x2U << GPIO_OSPEEDR_OSPEED8_Pos)    /*!< 0x00020000 */
N#define GPIO_OSPEEDR_OSPEED9_Pos         (18U)                                 
N#define GPIO_OSPEEDR_OSPEED9_Msk         (0x3U << GPIO_OSPEEDR_OSPEED9_Pos)    /*!< 0x000C0000 */
N#define GPIO_OSPEEDR_OSPEED9             GPIO_OSPEEDR_OSPEED9_Msk              
N#define GPIO_OSPEEDR_OSPEED9_0           (0x1U << GPIO_OSPEEDR_OSPEED9_Pos)    /*!< 0x00040000 */
N#define GPIO_OSPEEDR_OSPEED9_1           (0x2U << GPIO_OSPEEDR_OSPEED9_Pos)    /*!< 0x00080000 */
N#define GPIO_OSPEEDR_OSPEED10_Pos        (20U)                                 
N#define GPIO_OSPEEDR_OSPEED10_Msk        (0x3U << GPIO_OSPEEDR_OSPEED10_Pos)   /*!< 0x00300000 */
N#define GPIO_OSPEEDR_OSPEED10            GPIO_OSPEEDR_OSPEED10_Msk             
N#define GPIO_OSPEEDR_OSPEED10_0          (0x1U << GPIO_OSPEEDR_OSPEED10_Pos)   /*!< 0x00100000 */
N#define GPIO_OSPEEDR_OSPEED10_1          (0x2U << GPIO_OSPEEDR_OSPEED10_Pos)   /*!< 0x00200000 */
N#define GPIO_OSPEEDR_OSPEED11_Pos        (22U)                                 
N#define GPIO_OSPEEDR_OSPEED11_Msk        (0x3U << GPIO_OSPEEDR_OSPEED11_Pos)   /*!< 0x00C00000 */
N#define GPIO_OSPEEDR_OSPEED11            GPIO_OSPEEDR_OSPEED11_Msk             
N#define GPIO_OSPEEDR_OSPEED11_0          (0x1U << GPIO_OSPEEDR_OSPEED11_Pos)   /*!< 0x00400000 */
N#define GPIO_OSPEEDR_OSPEED11_1          (0x2U << GPIO_OSPEEDR_OSPEED11_Pos)   /*!< 0x00800000 */
N#define GPIO_OSPEEDR_OSPEED12_Pos        (24U)                                 
N#define GPIO_OSPEEDR_OSPEED12_Msk        (0x3U << GPIO_OSPEEDR_OSPEED12_Pos)   /*!< 0x03000000 */
N#define GPIO_OSPEEDR_OSPEED12            GPIO_OSPEEDR_OSPEED12_Msk             
N#define GPIO_OSPEEDR_OSPEED12_0          (0x1U << GPIO_OSPEEDR_OSPEED12_Pos)   /*!< 0x01000000 */
N#define GPIO_OSPEEDR_OSPEED12_1          (0x2U << GPIO_OSPEEDR_OSPEED12_Pos)   /*!< 0x02000000 */
N#define GPIO_OSPEEDR_OSPEED13_Pos        (26U)                                 
N#define GPIO_OSPEEDR_OSPEED13_Msk        (0x3U << GPIO_OSPEEDR_OSPEED13_Pos)   /*!< 0x0C000000 */
N#define GPIO_OSPEEDR_OSPEED13            GPIO_OSPEEDR_OSPEED13_Msk             
N#define GPIO_OSPEEDR_OSPEED13_0          (0x1U << GPIO_OSPEEDR_OSPEED13_Pos)   /*!< 0x04000000 */
N#define GPIO_OSPEEDR_OSPEED13_1          (0x2U << GPIO_OSPEEDR_OSPEED13_Pos)   /*!< 0x08000000 */
N#define GPIO_OSPEEDR_OSPEED14_Pos        (28U)                                 
N#define GPIO_OSPEEDR_OSPEED14_Msk        (0x3U << GPIO_OSPEEDR_OSPEED14_Pos)   /*!< 0x30000000 */
N#define GPIO_OSPEEDR_OSPEED14            GPIO_OSPEEDR_OSPEED14_Msk             
N#define GPIO_OSPEEDR_OSPEED14_0          (0x1U << GPIO_OSPEEDR_OSPEED14_Pos)   /*!< 0x10000000 */
N#define GPIO_OSPEEDR_OSPEED14_1          (0x2U << GPIO_OSPEEDR_OSPEED14_Pos)   /*!< 0x20000000 */
N#define GPIO_OSPEEDR_OSPEED15_Pos        (30U)                                 
N#define GPIO_OSPEEDR_OSPEED15_Msk        (0x3U << GPIO_OSPEEDR_OSPEED15_Pos)   /*!< 0xC0000000 */
N#define GPIO_OSPEEDR_OSPEED15            GPIO_OSPEEDR_OSPEED15_Msk             
N#define GPIO_OSPEEDR_OSPEED15_0          (0x1U << GPIO_OSPEEDR_OSPEED15_Pos)   /*!< 0x40000000 */
N#define GPIO_OSPEEDR_OSPEED15_1          (0x2U << GPIO_OSPEEDR_OSPEED15_Pos)   /*!< 0x80000000 */
N
N/* Legacy defines */
N#define GPIO_OSPEEDER_OSPEEDR0              GPIO_OSPEEDR_OSPEED0
N#define GPIO_OSPEEDER_OSPEEDR0_0            GPIO_OSPEEDR_OSPEED0_0
N#define GPIO_OSPEEDER_OSPEEDR0_1            GPIO_OSPEEDR_OSPEED0_1
N#define GPIO_OSPEEDER_OSPEEDR1              GPIO_OSPEEDR_OSPEED1
N#define GPIO_OSPEEDER_OSPEEDR1_0            GPIO_OSPEEDR_OSPEED1_0
N#define GPIO_OSPEEDER_OSPEEDR1_1            GPIO_OSPEEDR_OSPEED1_1
N#define GPIO_OSPEEDER_OSPEEDR2              GPIO_OSPEEDR_OSPEED2
N#define GPIO_OSPEEDER_OSPEEDR2_0            GPIO_OSPEEDR_OSPEED2_0
N#define GPIO_OSPEEDER_OSPEEDR2_1            GPIO_OSPEEDR_OSPEED2_1
N#define GPIO_OSPEEDER_OSPEEDR3              GPIO_OSPEEDR_OSPEED3
N#define GPIO_OSPEEDER_OSPEEDR3_0            GPIO_OSPEEDR_OSPEED3_0
N#define GPIO_OSPEEDER_OSPEEDR3_1            GPIO_OSPEEDR_OSPEED3_1
N#define GPIO_OSPEEDER_OSPEEDR4              GPIO_OSPEEDR_OSPEED4
N#define GPIO_OSPEEDER_OSPEEDR4_0            GPIO_OSPEEDR_OSPEED4_0
N#define GPIO_OSPEEDER_OSPEEDR4_1            GPIO_OSPEEDR_OSPEED4_1
N#define GPIO_OSPEEDER_OSPEEDR5              GPIO_OSPEEDR_OSPEED5
N#define GPIO_OSPEEDER_OSPEEDR5_0            GPIO_OSPEEDR_OSPEED5_0
N#define GPIO_OSPEEDER_OSPEEDR5_1            GPIO_OSPEEDR_OSPEED5_1
N#define GPIO_OSPEEDER_OSPEEDR6              GPIO_OSPEEDR_OSPEED6
N#define GPIO_OSPEEDER_OSPEEDR6_0            GPIO_OSPEEDR_OSPEED6_0
N#define GPIO_OSPEEDER_OSPEEDR6_1            GPIO_OSPEEDR_OSPEED6_1
N#define GPIO_OSPEEDER_OSPEEDR7              GPIO_OSPEEDR_OSPEED7
N#define GPIO_OSPEEDER_OSPEEDR7_0            GPIO_OSPEEDR_OSPEED7_0
N#define GPIO_OSPEEDER_OSPEEDR7_1            GPIO_OSPEEDR_OSPEED7_1
N#define GPIO_OSPEEDER_OSPEEDR8              GPIO_OSPEEDR_OSPEED8
N#define GPIO_OSPEEDER_OSPEEDR8_0            GPIO_OSPEEDR_OSPEED8_0
N#define GPIO_OSPEEDER_OSPEEDR8_1            GPIO_OSPEEDR_OSPEED8_1
N#define GPIO_OSPEEDER_OSPEEDR9              GPIO_OSPEEDR_OSPEED9
N#define GPIO_OSPEEDER_OSPEEDR9_0            GPIO_OSPEEDR_OSPEED9_0
N#define GPIO_OSPEEDER_OSPEEDR9_1            GPIO_OSPEEDR_OSPEED9_1
N#define GPIO_OSPEEDER_OSPEEDR10             GPIO_OSPEEDR_OSPEED10
N#define GPIO_OSPEEDER_OSPEEDR10_0           GPIO_OSPEEDR_OSPEED10_0
N#define GPIO_OSPEEDER_OSPEEDR10_1           GPIO_OSPEEDR_OSPEED10_1
N#define GPIO_OSPEEDER_OSPEEDR11             GPIO_OSPEEDR_OSPEED11
N#define GPIO_OSPEEDER_OSPEEDR11_0           GPIO_OSPEEDR_OSPEED11_0
N#define GPIO_OSPEEDER_OSPEEDR11_1           GPIO_OSPEEDR_OSPEED11_1
N#define GPIO_OSPEEDER_OSPEEDR12             GPIO_OSPEEDR_OSPEED12
N#define GPIO_OSPEEDER_OSPEEDR12_0           GPIO_OSPEEDR_OSPEED12_0
N#define GPIO_OSPEEDER_OSPEEDR12_1           GPIO_OSPEEDR_OSPEED12_1
N#define GPIO_OSPEEDER_OSPEEDR13             GPIO_OSPEEDR_OSPEED13
N#define GPIO_OSPEEDER_OSPEEDR13_0           GPIO_OSPEEDR_OSPEED13_0
N#define GPIO_OSPEEDER_OSPEEDR13_1           GPIO_OSPEEDR_OSPEED13_1
N#define GPIO_OSPEEDER_OSPEEDR14             GPIO_OSPEEDR_OSPEED14
N#define GPIO_OSPEEDER_OSPEEDR14_0           GPIO_OSPEEDR_OSPEED14_0
N#define GPIO_OSPEEDER_OSPEEDR14_1           GPIO_OSPEEDR_OSPEED14_1
N#define GPIO_OSPEEDER_OSPEEDR15             GPIO_OSPEEDR_OSPEED15
N#define GPIO_OSPEEDER_OSPEEDR15_0           GPIO_OSPEEDR_OSPEED15_0
N#define GPIO_OSPEEDER_OSPEEDR15_1           GPIO_OSPEEDR_OSPEED15_1
N
N/******************  Bits definition for GPIO_PUPDR register  *****************/
N#define GPIO_PUPDR_PUPD0_Pos             (0U)                                  
N#define GPIO_PUPDR_PUPD0_Msk             (0x3U << GPIO_PUPDR_PUPD0_Pos)        /*!< 0x00000003 */
N#define GPIO_PUPDR_PUPD0                 GPIO_PUPDR_PUPD0_Msk                  
N#define GPIO_PUPDR_PUPD0_0               (0x1U << GPIO_PUPDR_PUPD0_Pos)        /*!< 0x00000001 */
N#define GPIO_PUPDR_PUPD0_1               (0x2U << GPIO_PUPDR_PUPD0_Pos)        /*!< 0x00000002 */
N#define GPIO_PUPDR_PUPD1_Pos             (2U)                                  
N#define GPIO_PUPDR_PUPD1_Msk             (0x3U << GPIO_PUPDR_PUPD1_Pos)        /*!< 0x0000000C */
N#define GPIO_PUPDR_PUPD1                 GPIO_PUPDR_PUPD1_Msk                  
N#define GPIO_PUPDR_PUPD1_0               (0x1U << GPIO_PUPDR_PUPD1_Pos)        /*!< 0x00000004 */
N#define GPIO_PUPDR_PUPD1_1               (0x2U << GPIO_PUPDR_PUPD1_Pos)        /*!< 0x00000008 */
N#define GPIO_PUPDR_PUPD2_Pos             (4U)                                  
N#define GPIO_PUPDR_PUPD2_Msk             (0x3U << GPIO_PUPDR_PUPD2_Pos)        /*!< 0x00000030 */
N#define GPIO_PUPDR_PUPD2                 GPIO_PUPDR_PUPD2_Msk                  
N#define GPIO_PUPDR_PUPD2_0               (0x1U << GPIO_PUPDR_PUPD2_Pos)        /*!< 0x00000010 */
N#define GPIO_PUPDR_PUPD2_1               (0x2U << GPIO_PUPDR_PUPD2_Pos)        /*!< 0x00000020 */
N#define GPIO_PUPDR_PUPD3_Pos             (6U)                                  
N#define GPIO_PUPDR_PUPD3_Msk             (0x3U << GPIO_PUPDR_PUPD3_Pos)        /*!< 0x000000C0 */
N#define GPIO_PUPDR_PUPD3                 GPIO_PUPDR_PUPD3_Msk                  
N#define GPIO_PUPDR_PUPD3_0               (0x1U << GPIO_PUPDR_PUPD3_Pos)        /*!< 0x00000040 */
N#define GPIO_PUPDR_PUPD3_1               (0x2U << GPIO_PUPDR_PUPD3_Pos)        /*!< 0x00000080 */
N#define GPIO_PUPDR_PUPD4_Pos             (8U)                                  
N#define GPIO_PUPDR_PUPD4_Msk             (0x3U << GPIO_PUPDR_PUPD4_Pos)        /*!< 0x00000300 */
N#define GPIO_PUPDR_PUPD4                 GPIO_PUPDR_PUPD4_Msk                  
N#define GPIO_PUPDR_PUPD4_0               (0x1U << GPIO_PUPDR_PUPD4_Pos)        /*!< 0x00000100 */
N#define GPIO_PUPDR_PUPD4_1               (0x2U << GPIO_PUPDR_PUPD4_Pos)        /*!< 0x00000200 */
N#define GPIO_PUPDR_PUPD5_Pos             (10U)                                 
N#define GPIO_PUPDR_PUPD5_Msk             (0x3U << GPIO_PUPDR_PUPD5_Pos)        /*!< 0x00000C00 */
N#define GPIO_PUPDR_PUPD5                 GPIO_PUPDR_PUPD5_Msk                  
N#define GPIO_PUPDR_PUPD5_0               (0x1U << GPIO_PUPDR_PUPD5_Pos)        /*!< 0x00000400 */
N#define GPIO_PUPDR_PUPD5_1               (0x2U << GPIO_PUPDR_PUPD5_Pos)        /*!< 0x00000800 */
N#define GPIO_PUPDR_PUPD6_Pos             (12U)                                 
N#define GPIO_PUPDR_PUPD6_Msk             (0x3U << GPIO_PUPDR_PUPD6_Pos)        /*!< 0x00003000 */
N#define GPIO_PUPDR_PUPD6                 GPIO_PUPDR_PUPD6_Msk                  
N#define GPIO_PUPDR_PUPD6_0               (0x1U << GPIO_PUPDR_PUPD6_Pos)        /*!< 0x00001000 */
N#define GPIO_PUPDR_PUPD6_1               (0x2U << GPIO_PUPDR_PUPD6_Pos)        /*!< 0x00002000 */
N#define GPIO_PUPDR_PUPD7_Pos             (14U)                                 
N#define GPIO_PUPDR_PUPD7_Msk             (0x3U << GPIO_PUPDR_PUPD7_Pos)        /*!< 0x0000C000 */
N#define GPIO_PUPDR_PUPD7                 GPIO_PUPDR_PUPD7_Msk                  
N#define GPIO_PUPDR_PUPD7_0               (0x1U << GPIO_PUPDR_PUPD7_Pos)        /*!< 0x00004000 */
N#define GPIO_PUPDR_PUPD7_1               (0x2U << GPIO_PUPDR_PUPD7_Pos)        /*!< 0x00008000 */
N#define GPIO_PUPDR_PUPD8_Pos             (16U)                                 
N#define GPIO_PUPDR_PUPD8_Msk             (0x3U << GPIO_PUPDR_PUPD8_Pos)        /*!< 0x00030000 */
N#define GPIO_PUPDR_PUPD8                 GPIO_PUPDR_PUPD8_Msk                  
N#define GPIO_PUPDR_PUPD8_0               (0x1U << GPIO_PUPDR_PUPD8_Pos)        /*!< 0x00010000 */
N#define GPIO_PUPDR_PUPD8_1               (0x2U << GPIO_PUPDR_PUPD8_Pos)        /*!< 0x00020000 */
N#define GPIO_PUPDR_PUPD9_Pos             (18U)                                 
N#define GPIO_PUPDR_PUPD9_Msk             (0x3U << GPIO_PUPDR_PUPD9_Pos)        /*!< 0x000C0000 */
N#define GPIO_PUPDR_PUPD9                 GPIO_PUPDR_PUPD9_Msk                  
N#define GPIO_PUPDR_PUPD9_0               (0x1U << GPIO_PUPDR_PUPD9_Pos)        /*!< 0x00040000 */
N#define GPIO_PUPDR_PUPD9_1               (0x2U << GPIO_PUPDR_PUPD9_Pos)        /*!< 0x00080000 */
N#define GPIO_PUPDR_PUPD10_Pos            (20U)                                 
N#define GPIO_PUPDR_PUPD10_Msk            (0x3U << GPIO_PUPDR_PUPD10_Pos)       /*!< 0x00300000 */
N#define GPIO_PUPDR_PUPD10                GPIO_PUPDR_PUPD10_Msk                 
N#define GPIO_PUPDR_PUPD10_0              (0x1U << GPIO_PUPDR_PUPD10_Pos)       /*!< 0x00100000 */
N#define GPIO_PUPDR_PUPD10_1              (0x2U << GPIO_PUPDR_PUPD10_Pos)       /*!< 0x00200000 */
N#define GPIO_PUPDR_PUPD11_Pos            (22U)                                 
N#define GPIO_PUPDR_PUPD11_Msk            (0x3U << GPIO_PUPDR_PUPD11_Pos)       /*!< 0x00C00000 */
N#define GPIO_PUPDR_PUPD11                GPIO_PUPDR_PUPD11_Msk                 
N#define GPIO_PUPDR_PUPD11_0              (0x1U << GPIO_PUPDR_PUPD11_Pos)       /*!< 0x00400000 */
N#define GPIO_PUPDR_PUPD11_1              (0x2U << GPIO_PUPDR_PUPD11_Pos)       /*!< 0x00800000 */
N#define GPIO_PUPDR_PUPD12_Pos            (24U)                                 
N#define GPIO_PUPDR_PUPD12_Msk            (0x3U << GPIO_PUPDR_PUPD12_Pos)       /*!< 0x03000000 */
N#define GPIO_PUPDR_PUPD12                GPIO_PUPDR_PUPD12_Msk                 
N#define GPIO_PUPDR_PUPD12_0              (0x1U << GPIO_PUPDR_PUPD12_Pos)       /*!< 0x01000000 */
N#define GPIO_PUPDR_PUPD12_1              (0x2U << GPIO_PUPDR_PUPD12_Pos)       /*!< 0x02000000 */
N#define GPIO_PUPDR_PUPD13_Pos            (26U)                                 
N#define GPIO_PUPDR_PUPD13_Msk            (0x3U << GPIO_PUPDR_PUPD13_Pos)       /*!< 0x0C000000 */
N#define GPIO_PUPDR_PUPD13                GPIO_PUPDR_PUPD13_Msk                 
N#define GPIO_PUPDR_PUPD13_0              (0x1U << GPIO_PUPDR_PUPD13_Pos)       /*!< 0x04000000 */
N#define GPIO_PUPDR_PUPD13_1              (0x2U << GPIO_PUPDR_PUPD13_Pos)       /*!< 0x08000000 */
N#define GPIO_PUPDR_PUPD14_Pos            (28U)                                 
N#define GPIO_PUPDR_PUPD14_Msk            (0x3U << GPIO_PUPDR_PUPD14_Pos)       /*!< 0x30000000 */
N#define GPIO_PUPDR_PUPD14                GPIO_PUPDR_PUPD14_Msk                 
N#define GPIO_PUPDR_PUPD14_0              (0x1U << GPIO_PUPDR_PUPD14_Pos)       /*!< 0x10000000 */
N#define GPIO_PUPDR_PUPD14_1              (0x2U << GPIO_PUPDR_PUPD14_Pos)       /*!< 0x20000000 */
N#define GPIO_PUPDR_PUPD15_Pos            (30U)                                 
N#define GPIO_PUPDR_PUPD15_Msk            (0x3U << GPIO_PUPDR_PUPD15_Pos)       /*!< 0xC0000000 */
N#define GPIO_PUPDR_PUPD15                GPIO_PUPDR_PUPD15_Msk                 
N#define GPIO_PUPDR_PUPD15_0              (0x1U << GPIO_PUPDR_PUPD15_Pos)       /*!< 0x40000000 */
N#define GPIO_PUPDR_PUPD15_1              (0x2U << GPIO_PUPDR_PUPD15_Pos)       /*!< 0x80000000 */
N
N/* Legacy defines */
N#define GPIO_PUPDR_PUPDR0                   GPIO_PUPDR_PUPD0
N#define GPIO_PUPDR_PUPDR0_0                 GPIO_PUPDR_PUPD0_0
N#define GPIO_PUPDR_PUPDR0_1                 GPIO_PUPDR_PUPD0_1
N#define GPIO_PUPDR_PUPDR1                   GPIO_PUPDR_PUPD1
N#define GPIO_PUPDR_PUPDR1_0                 GPIO_PUPDR_PUPD1_0
N#define GPIO_PUPDR_PUPDR1_1                 GPIO_PUPDR_PUPD1_1
N#define GPIO_PUPDR_PUPDR2                   GPIO_PUPDR_PUPD2
N#define GPIO_PUPDR_PUPDR2_0                 GPIO_PUPDR_PUPD2_0
N#define GPIO_PUPDR_PUPDR2_1                 GPIO_PUPDR_PUPD2_1
N#define GPIO_PUPDR_PUPDR3                   GPIO_PUPDR_PUPD3
N#define GPIO_PUPDR_PUPDR3_0                 GPIO_PUPDR_PUPD3_0
N#define GPIO_PUPDR_PUPDR3_1                 GPIO_PUPDR_PUPD3_1
N#define GPIO_PUPDR_PUPDR4                   GPIO_PUPDR_PUPD4
N#define GPIO_PUPDR_PUPDR4_0                 GPIO_PUPDR_PUPD4_0
N#define GPIO_PUPDR_PUPDR4_1                 GPIO_PUPDR_PUPD4_1
N#define GPIO_PUPDR_PUPDR5                   GPIO_PUPDR_PUPD5
N#define GPIO_PUPDR_PUPDR5_0                 GPIO_PUPDR_PUPD5_0
N#define GPIO_PUPDR_PUPDR5_1                 GPIO_PUPDR_PUPD5_1
N#define GPIO_PUPDR_PUPDR6                   GPIO_PUPDR_PUPD6
N#define GPIO_PUPDR_PUPDR6_0                 GPIO_PUPDR_PUPD6_0
N#define GPIO_PUPDR_PUPDR6_1                 GPIO_PUPDR_PUPD6_1
N#define GPIO_PUPDR_PUPDR7                   GPIO_PUPDR_PUPD7
N#define GPIO_PUPDR_PUPDR7_0                 GPIO_PUPDR_PUPD7_0
N#define GPIO_PUPDR_PUPDR7_1                 GPIO_PUPDR_PUPD7_1
N#define GPIO_PUPDR_PUPDR8                   GPIO_PUPDR_PUPD8
N#define GPIO_PUPDR_PUPDR8_0                 GPIO_PUPDR_PUPD8_0
N#define GPIO_PUPDR_PUPDR8_1                 GPIO_PUPDR_PUPD8_1
N#define GPIO_PUPDR_PUPDR9                   GPIO_PUPDR_PUPD9
N#define GPIO_PUPDR_PUPDR9_0                 GPIO_PUPDR_PUPD9_0
N#define GPIO_PUPDR_PUPDR9_1                 GPIO_PUPDR_PUPD9_1
N#define GPIO_PUPDR_PUPDR10                  GPIO_PUPDR_PUPD10
N#define GPIO_PUPDR_PUPDR10_0                GPIO_PUPDR_PUPD10_0
N#define GPIO_PUPDR_PUPDR10_1                GPIO_PUPDR_PUPD10_1
N#define GPIO_PUPDR_PUPDR11                  GPIO_PUPDR_PUPD11
N#define GPIO_PUPDR_PUPDR11_0                GPIO_PUPDR_PUPD11_0
N#define GPIO_PUPDR_PUPDR11_1                GPIO_PUPDR_PUPD11_1
N#define GPIO_PUPDR_PUPDR12                  GPIO_PUPDR_PUPD12
N#define GPIO_PUPDR_PUPDR12_0                GPIO_PUPDR_PUPD12_0
N#define GPIO_PUPDR_PUPDR12_1                GPIO_PUPDR_PUPD12_1
N#define GPIO_PUPDR_PUPDR13                  GPIO_PUPDR_PUPD13
N#define GPIO_PUPDR_PUPDR13_0                GPIO_PUPDR_PUPD13_0
N#define GPIO_PUPDR_PUPDR13_1                GPIO_PUPDR_PUPD13_1
N#define GPIO_PUPDR_PUPDR14                  GPIO_PUPDR_PUPD14
N#define GPIO_PUPDR_PUPDR14_0                GPIO_PUPDR_PUPD14_0
N#define GPIO_PUPDR_PUPDR14_1                GPIO_PUPDR_PUPD14_1
N#define GPIO_PUPDR_PUPDR15                  GPIO_PUPDR_PUPD15
N#define GPIO_PUPDR_PUPDR15_0                GPIO_PUPDR_PUPD15_0
N#define GPIO_PUPDR_PUPDR15_1                GPIO_PUPDR_PUPD15_1
N
N/******************  Bits definition for GPIO_IDR register  *******************/
N#define GPIO_IDR_ID0_Pos                 (0U)                                  
N#define GPIO_IDR_ID0_Msk                 (0x1U << GPIO_IDR_ID0_Pos)            /*!< 0x00000001 */
N#define GPIO_IDR_ID0                     GPIO_IDR_ID0_Msk                      
N#define GPIO_IDR_ID1_Pos                 (1U)                                  
N#define GPIO_IDR_ID1_Msk                 (0x1U << GPIO_IDR_ID1_Pos)            /*!< 0x00000002 */
N#define GPIO_IDR_ID1                     GPIO_IDR_ID1_Msk                      
N#define GPIO_IDR_ID2_Pos                 (2U)                                  
N#define GPIO_IDR_ID2_Msk                 (0x1U << GPIO_IDR_ID2_Pos)            /*!< 0x00000004 */
N#define GPIO_IDR_ID2                     GPIO_IDR_ID2_Msk                      
N#define GPIO_IDR_ID3_Pos                 (3U)                                  
N#define GPIO_IDR_ID3_Msk                 (0x1U << GPIO_IDR_ID3_Pos)            /*!< 0x00000008 */
N#define GPIO_IDR_ID3                     GPIO_IDR_ID3_Msk                      
N#define GPIO_IDR_ID4_Pos                 (4U)                                  
N#define GPIO_IDR_ID4_Msk                 (0x1U << GPIO_IDR_ID4_Pos)            /*!< 0x00000010 */
N#define GPIO_IDR_ID4                     GPIO_IDR_ID4_Msk                      
N#define GPIO_IDR_ID5_Pos                 (5U)                                  
N#define GPIO_IDR_ID5_Msk                 (0x1U << GPIO_IDR_ID5_Pos)            /*!< 0x00000020 */
N#define GPIO_IDR_ID5                     GPIO_IDR_ID5_Msk                      
N#define GPIO_IDR_ID6_Pos                 (6U)                                  
N#define GPIO_IDR_ID6_Msk                 (0x1U << GPIO_IDR_ID6_Pos)            /*!< 0x00000040 */
N#define GPIO_IDR_ID6                     GPIO_IDR_ID6_Msk                      
N#define GPIO_IDR_ID7_Pos                 (7U)                                  
N#define GPIO_IDR_ID7_Msk                 (0x1U << GPIO_IDR_ID7_Pos)            /*!< 0x00000080 */
N#define GPIO_IDR_ID7                     GPIO_IDR_ID7_Msk                      
N#define GPIO_IDR_ID8_Pos                 (8U)                                  
N#define GPIO_IDR_ID8_Msk                 (0x1U << GPIO_IDR_ID8_Pos)            /*!< 0x00000100 */
N#define GPIO_IDR_ID8                     GPIO_IDR_ID8_Msk                      
N#define GPIO_IDR_ID9_Pos                 (9U)                                  
N#define GPIO_IDR_ID9_Msk                 (0x1U << GPIO_IDR_ID9_Pos)            /*!< 0x00000200 */
N#define GPIO_IDR_ID9                     GPIO_IDR_ID9_Msk                      
N#define GPIO_IDR_ID10_Pos                (10U)                                 
N#define GPIO_IDR_ID10_Msk                (0x1U << GPIO_IDR_ID10_Pos)           /*!< 0x00000400 */
N#define GPIO_IDR_ID10                    GPIO_IDR_ID10_Msk                     
N#define GPIO_IDR_ID11_Pos                (11U)                                 
N#define GPIO_IDR_ID11_Msk                (0x1U << GPIO_IDR_ID11_Pos)           /*!< 0x00000800 */
N#define GPIO_IDR_ID11                    GPIO_IDR_ID11_Msk                     
N#define GPIO_IDR_ID12_Pos                (12U)                                 
N#define GPIO_IDR_ID12_Msk                (0x1U << GPIO_IDR_ID12_Pos)           /*!< 0x00001000 */
N#define GPIO_IDR_ID12                    GPIO_IDR_ID12_Msk                     
N#define GPIO_IDR_ID13_Pos                (13U)                                 
N#define GPIO_IDR_ID13_Msk                (0x1U << GPIO_IDR_ID13_Pos)           /*!< 0x00002000 */
N#define GPIO_IDR_ID13                    GPIO_IDR_ID13_Msk                     
N#define GPIO_IDR_ID14_Pos                (14U)                                 
N#define GPIO_IDR_ID14_Msk                (0x1U << GPIO_IDR_ID14_Pos)           /*!< 0x00004000 */
N#define GPIO_IDR_ID14                    GPIO_IDR_ID14_Msk                     
N#define GPIO_IDR_ID15_Pos                (15U)                                 
N#define GPIO_IDR_ID15_Msk                (0x1U << GPIO_IDR_ID15_Pos)           /*!< 0x00008000 */
N#define GPIO_IDR_ID15                    GPIO_IDR_ID15_Msk                     
N
N/* Legacy defines */
N#define GPIO_IDR_IDR_0                      GPIO_IDR_ID0
N#define GPIO_IDR_IDR_1                      GPIO_IDR_ID1
N#define GPIO_IDR_IDR_2                      GPIO_IDR_ID2
N#define GPIO_IDR_IDR_3                      GPIO_IDR_ID3
N#define GPIO_IDR_IDR_4                      GPIO_IDR_ID4
N#define GPIO_IDR_IDR_5                      GPIO_IDR_ID5
N#define GPIO_IDR_IDR_6                      GPIO_IDR_ID6
N#define GPIO_IDR_IDR_7                      GPIO_IDR_ID7
N#define GPIO_IDR_IDR_8                      GPIO_IDR_ID8
N#define GPIO_IDR_IDR_9                      GPIO_IDR_ID9
N#define GPIO_IDR_IDR_10                     GPIO_IDR_ID10
N#define GPIO_IDR_IDR_11                     GPIO_IDR_ID11
N#define GPIO_IDR_IDR_12                     GPIO_IDR_ID12
N#define GPIO_IDR_IDR_13                     GPIO_IDR_ID13
N#define GPIO_IDR_IDR_14                     GPIO_IDR_ID14
N#define GPIO_IDR_IDR_15                     GPIO_IDR_ID15
N
N/******************  Bits definition for GPIO_ODR register  *******************/
N#define GPIO_ODR_OD0_Pos                 (0U)                                  
N#define GPIO_ODR_OD0_Msk                 (0x1U << GPIO_ODR_OD0_Pos)            /*!< 0x00000001 */
N#define GPIO_ODR_OD0                     GPIO_ODR_OD0_Msk                      
N#define GPIO_ODR_OD1_Pos                 (1U)                                  
N#define GPIO_ODR_OD1_Msk                 (0x1U << GPIO_ODR_OD1_Pos)            /*!< 0x00000002 */
N#define GPIO_ODR_OD1                     GPIO_ODR_OD1_Msk                      
N#define GPIO_ODR_OD2_Pos                 (2U)                                  
N#define GPIO_ODR_OD2_Msk                 (0x1U << GPIO_ODR_OD2_Pos)            /*!< 0x00000004 */
N#define GPIO_ODR_OD2                     GPIO_ODR_OD2_Msk                      
N#define GPIO_ODR_OD3_Pos                 (3U)                                  
N#define GPIO_ODR_OD3_Msk                 (0x1U << GPIO_ODR_OD3_Pos)            /*!< 0x00000008 */
N#define GPIO_ODR_OD3                     GPIO_ODR_OD3_Msk                      
N#define GPIO_ODR_OD4_Pos                 (4U)                                  
N#define GPIO_ODR_OD4_Msk                 (0x1U << GPIO_ODR_OD4_Pos)            /*!< 0x00000010 */
N#define GPIO_ODR_OD4                     GPIO_ODR_OD4_Msk                      
N#define GPIO_ODR_OD5_Pos                 (5U)                                  
N#define GPIO_ODR_OD5_Msk                 (0x1U << GPIO_ODR_OD5_Pos)            /*!< 0x00000020 */
N#define GPIO_ODR_OD5                     GPIO_ODR_OD5_Msk                      
N#define GPIO_ODR_OD6_Pos                 (6U)                                  
N#define GPIO_ODR_OD6_Msk                 (0x1U << GPIO_ODR_OD6_Pos)            /*!< 0x00000040 */
N#define GPIO_ODR_OD6                     GPIO_ODR_OD6_Msk                      
N#define GPIO_ODR_OD7_Pos                 (7U)                                  
N#define GPIO_ODR_OD7_Msk                 (0x1U << GPIO_ODR_OD7_Pos)            /*!< 0x00000080 */
N#define GPIO_ODR_OD7                     GPIO_ODR_OD7_Msk                      
N#define GPIO_ODR_OD8_Pos                 (8U)                                  
N#define GPIO_ODR_OD8_Msk                 (0x1U << GPIO_ODR_OD8_Pos)            /*!< 0x00000100 */
N#define GPIO_ODR_OD8                     GPIO_ODR_OD8_Msk                      
N#define GPIO_ODR_OD9_Pos                 (9U)                                  
N#define GPIO_ODR_OD9_Msk                 (0x1U << GPIO_ODR_OD9_Pos)            /*!< 0x00000200 */
N#define GPIO_ODR_OD9                     GPIO_ODR_OD9_Msk                      
N#define GPIO_ODR_OD10_Pos                (10U)                                 
N#define GPIO_ODR_OD10_Msk                (0x1U << GPIO_ODR_OD10_Pos)           /*!< 0x00000400 */
N#define GPIO_ODR_OD10                    GPIO_ODR_OD10_Msk                     
N#define GPIO_ODR_OD11_Pos                (11U)                                 
N#define GPIO_ODR_OD11_Msk                (0x1U << GPIO_ODR_OD11_Pos)           /*!< 0x00000800 */
N#define GPIO_ODR_OD11                    GPIO_ODR_OD11_Msk                     
N#define GPIO_ODR_OD12_Pos                (12U)                                 
N#define GPIO_ODR_OD12_Msk                (0x1U << GPIO_ODR_OD12_Pos)           /*!< 0x00001000 */
N#define GPIO_ODR_OD12                    GPIO_ODR_OD12_Msk                     
N#define GPIO_ODR_OD13_Pos                (13U)                                 
N#define GPIO_ODR_OD13_Msk                (0x1U << GPIO_ODR_OD13_Pos)           /*!< 0x00002000 */
N#define GPIO_ODR_OD13                    GPIO_ODR_OD13_Msk                     
N#define GPIO_ODR_OD14_Pos                (14U)                                 
N#define GPIO_ODR_OD14_Msk                (0x1U << GPIO_ODR_OD14_Pos)           /*!< 0x00004000 */
N#define GPIO_ODR_OD14                    GPIO_ODR_OD14_Msk                     
N#define GPIO_ODR_OD15_Pos                (15U)                                 
N#define GPIO_ODR_OD15_Msk                (0x1U << GPIO_ODR_OD15_Pos)           /*!< 0x00008000 */
N#define GPIO_ODR_OD15                    GPIO_ODR_OD15_Msk                     
N/* Legacy defines */
N#define GPIO_ODR_ODR_0                       GPIO_ODR_OD0
N#define GPIO_ODR_ODR_1                       GPIO_ODR_OD1
N#define GPIO_ODR_ODR_2                       GPIO_ODR_OD2
N#define GPIO_ODR_ODR_3                       GPIO_ODR_OD3
N#define GPIO_ODR_ODR_4                       GPIO_ODR_OD4
N#define GPIO_ODR_ODR_5                       GPIO_ODR_OD5
N#define GPIO_ODR_ODR_6                       GPIO_ODR_OD6
N#define GPIO_ODR_ODR_7                       GPIO_ODR_OD7
N#define GPIO_ODR_ODR_8                       GPIO_ODR_OD8
N#define GPIO_ODR_ODR_9                       GPIO_ODR_OD9
N#define GPIO_ODR_ODR_10                      GPIO_ODR_OD10
N#define GPIO_ODR_ODR_11                      GPIO_ODR_OD11
N#define GPIO_ODR_ODR_12                      GPIO_ODR_OD12
N#define GPIO_ODR_ODR_13                      GPIO_ODR_OD13
N#define GPIO_ODR_ODR_14                      GPIO_ODR_OD14
N#define GPIO_ODR_ODR_15                      GPIO_ODR_OD15
N
N/******************  Bits definition for GPIO_BSRR register  ******************/
N#define GPIO_BSRR_BS0_Pos                (0U)                                  
N#define GPIO_BSRR_BS0_Msk                (0x1U << GPIO_BSRR_BS0_Pos)           /*!< 0x00000001 */
N#define GPIO_BSRR_BS0                    GPIO_BSRR_BS0_Msk                     
N#define GPIO_BSRR_BS1_Pos                (1U)                                  
N#define GPIO_BSRR_BS1_Msk                (0x1U << GPIO_BSRR_BS1_Pos)           /*!< 0x00000002 */
N#define GPIO_BSRR_BS1                    GPIO_BSRR_BS1_Msk                     
N#define GPIO_BSRR_BS2_Pos                (2U)                                  
N#define GPIO_BSRR_BS2_Msk                (0x1U << GPIO_BSRR_BS2_Pos)           /*!< 0x00000004 */
N#define GPIO_BSRR_BS2                    GPIO_BSRR_BS2_Msk                     
N#define GPIO_BSRR_BS3_Pos                (3U)                                  
N#define GPIO_BSRR_BS3_Msk                (0x1U << GPIO_BSRR_BS3_Pos)           /*!< 0x00000008 */
N#define GPIO_BSRR_BS3                    GPIO_BSRR_BS3_Msk                     
N#define GPIO_BSRR_BS4_Pos                (4U)                                  
N#define GPIO_BSRR_BS4_Msk                (0x1U << GPIO_BSRR_BS4_Pos)           /*!< 0x00000010 */
N#define GPIO_BSRR_BS4                    GPIO_BSRR_BS4_Msk                     
N#define GPIO_BSRR_BS5_Pos                (5U)                                  
N#define GPIO_BSRR_BS5_Msk                (0x1U << GPIO_BSRR_BS5_Pos)           /*!< 0x00000020 */
N#define GPIO_BSRR_BS5                    GPIO_BSRR_BS5_Msk                     
N#define GPIO_BSRR_BS6_Pos                (6U)                                  
N#define GPIO_BSRR_BS6_Msk                (0x1U << GPIO_BSRR_BS6_Pos)           /*!< 0x00000040 */
N#define GPIO_BSRR_BS6                    GPIO_BSRR_BS6_Msk                     
N#define GPIO_BSRR_BS7_Pos                (7U)                                  
N#define GPIO_BSRR_BS7_Msk                (0x1U << GPIO_BSRR_BS7_Pos)           /*!< 0x00000080 */
N#define GPIO_BSRR_BS7                    GPIO_BSRR_BS7_Msk                     
N#define GPIO_BSRR_BS8_Pos                (8U)                                  
N#define GPIO_BSRR_BS8_Msk                (0x1U << GPIO_BSRR_BS8_Pos)           /*!< 0x00000100 */
N#define GPIO_BSRR_BS8                    GPIO_BSRR_BS8_Msk                     
N#define GPIO_BSRR_BS9_Pos                (9U)                                  
N#define GPIO_BSRR_BS9_Msk                (0x1U << GPIO_BSRR_BS9_Pos)           /*!< 0x00000200 */
N#define GPIO_BSRR_BS9                    GPIO_BSRR_BS9_Msk                     
N#define GPIO_BSRR_BS10_Pos               (10U)                                 
N#define GPIO_BSRR_BS10_Msk               (0x1U << GPIO_BSRR_BS10_Pos)          /*!< 0x00000400 */
N#define GPIO_BSRR_BS10                   GPIO_BSRR_BS10_Msk                    
N#define GPIO_BSRR_BS11_Pos               (11U)                                 
N#define GPIO_BSRR_BS11_Msk               (0x1U << GPIO_BSRR_BS11_Pos)          /*!< 0x00000800 */
N#define GPIO_BSRR_BS11                   GPIO_BSRR_BS11_Msk                    
N#define GPIO_BSRR_BS12_Pos               (12U)                                 
N#define GPIO_BSRR_BS12_Msk               (0x1U << GPIO_BSRR_BS12_Pos)          /*!< 0x00001000 */
N#define GPIO_BSRR_BS12                   GPIO_BSRR_BS12_Msk                    
N#define GPIO_BSRR_BS13_Pos               (13U)                                 
N#define GPIO_BSRR_BS13_Msk               (0x1U << GPIO_BSRR_BS13_Pos)          /*!< 0x00002000 */
N#define GPIO_BSRR_BS13                   GPIO_BSRR_BS13_Msk                    
N#define GPIO_BSRR_BS14_Pos               (14U)                                 
N#define GPIO_BSRR_BS14_Msk               (0x1U << GPIO_BSRR_BS14_Pos)          /*!< 0x00004000 */
N#define GPIO_BSRR_BS14                   GPIO_BSRR_BS14_Msk                    
N#define GPIO_BSRR_BS15_Pos               (15U)                                 
N#define GPIO_BSRR_BS15_Msk               (0x1U << GPIO_BSRR_BS15_Pos)          /*!< 0x00008000 */
N#define GPIO_BSRR_BS15                   GPIO_BSRR_BS15_Msk                    
N#define GPIO_BSRR_BR0_Pos                (16U)                                 
N#define GPIO_BSRR_BR0_Msk                (0x1U << GPIO_BSRR_BR0_Pos)           /*!< 0x00010000 */
N#define GPIO_BSRR_BR0                    GPIO_BSRR_BR0_Msk                     
N#define GPIO_BSRR_BR1_Pos                (17U)                                 
N#define GPIO_BSRR_BR1_Msk                (0x1U << GPIO_BSRR_BR1_Pos)           /*!< 0x00020000 */
N#define GPIO_BSRR_BR1                    GPIO_BSRR_BR1_Msk                     
N#define GPIO_BSRR_BR2_Pos                (18U)                                 
N#define GPIO_BSRR_BR2_Msk                (0x1U << GPIO_BSRR_BR2_Pos)           /*!< 0x00040000 */
N#define GPIO_BSRR_BR2                    GPIO_BSRR_BR2_Msk                     
N#define GPIO_BSRR_BR3_Pos                (19U)                                 
N#define GPIO_BSRR_BR3_Msk                (0x1U << GPIO_BSRR_BR3_Pos)           /*!< 0x00080000 */
N#define GPIO_BSRR_BR3                    GPIO_BSRR_BR3_Msk                     
N#define GPIO_BSRR_BR4_Pos                (20U)                                 
N#define GPIO_BSRR_BR4_Msk                (0x1U << GPIO_BSRR_BR4_Pos)           /*!< 0x00100000 */
N#define GPIO_BSRR_BR4                    GPIO_BSRR_BR4_Msk                     
N#define GPIO_BSRR_BR5_Pos                (21U)                                 
N#define GPIO_BSRR_BR5_Msk                (0x1U << GPIO_BSRR_BR5_Pos)           /*!< 0x00200000 */
N#define GPIO_BSRR_BR5                    GPIO_BSRR_BR5_Msk                     
N#define GPIO_BSRR_BR6_Pos                (22U)                                 
N#define GPIO_BSRR_BR6_Msk                (0x1U << GPIO_BSRR_BR6_Pos)           /*!< 0x00400000 */
N#define GPIO_BSRR_BR6                    GPIO_BSRR_BR6_Msk                     
N#define GPIO_BSRR_BR7_Pos                (23U)                                 
N#define GPIO_BSRR_BR7_Msk                (0x1U << GPIO_BSRR_BR7_Pos)           /*!< 0x00800000 */
N#define GPIO_BSRR_BR7                    GPIO_BSRR_BR7_Msk                     
N#define GPIO_BSRR_BR8_Pos                (24U)                                 
N#define GPIO_BSRR_BR8_Msk                (0x1U << GPIO_BSRR_BR8_Pos)           /*!< 0x01000000 */
N#define GPIO_BSRR_BR8                    GPIO_BSRR_BR8_Msk                     
N#define GPIO_BSRR_BR9_Pos                (25U)                                 
N#define GPIO_BSRR_BR9_Msk                (0x1U << GPIO_BSRR_BR9_Pos)           /*!< 0x02000000 */
N#define GPIO_BSRR_BR9                    GPIO_BSRR_BR9_Msk                     
N#define GPIO_BSRR_BR10_Pos               (26U)                                 
N#define GPIO_BSRR_BR10_Msk               (0x1U << GPIO_BSRR_BR10_Pos)          /*!< 0x04000000 */
N#define GPIO_BSRR_BR10                   GPIO_BSRR_BR10_Msk                    
N#define GPIO_BSRR_BR11_Pos               (27U)                                 
N#define GPIO_BSRR_BR11_Msk               (0x1U << GPIO_BSRR_BR11_Pos)          /*!< 0x08000000 */
N#define GPIO_BSRR_BR11                   GPIO_BSRR_BR11_Msk                    
N#define GPIO_BSRR_BR12_Pos               (28U)                                 
N#define GPIO_BSRR_BR12_Msk               (0x1U << GPIO_BSRR_BR12_Pos)          /*!< 0x10000000 */
N#define GPIO_BSRR_BR12                   GPIO_BSRR_BR12_Msk                    
N#define GPIO_BSRR_BR13_Pos               (29U)                                 
N#define GPIO_BSRR_BR13_Msk               (0x1U << GPIO_BSRR_BR13_Pos)          /*!< 0x20000000 */
N#define GPIO_BSRR_BR13                   GPIO_BSRR_BR13_Msk                    
N#define GPIO_BSRR_BR14_Pos               (30U)                                 
N#define GPIO_BSRR_BR14_Msk               (0x1U << GPIO_BSRR_BR14_Pos)          /*!< 0x40000000 */
N#define GPIO_BSRR_BR14                   GPIO_BSRR_BR14_Msk                    
N#define GPIO_BSRR_BR15_Pos               (31U)                                 
N#define GPIO_BSRR_BR15_Msk               (0x1U << GPIO_BSRR_BR15_Pos)          /*!< 0x80000000 */
N#define GPIO_BSRR_BR15                   GPIO_BSRR_BR15_Msk                    
N
N/* Legacy defines */
N#define GPIO_BSRR_BS_0                      GPIO_BSRR_BS0
N#define GPIO_BSRR_BS_1                      GPIO_BSRR_BS1
N#define GPIO_BSRR_BS_2                      GPIO_BSRR_BS2
N#define GPIO_BSRR_BS_3                      GPIO_BSRR_BS3
N#define GPIO_BSRR_BS_4                      GPIO_BSRR_BS4
N#define GPIO_BSRR_BS_5                      GPIO_BSRR_BS5
N#define GPIO_BSRR_BS_6                      GPIO_BSRR_BS6
N#define GPIO_BSRR_BS_7                      GPIO_BSRR_BS7
N#define GPIO_BSRR_BS_8                      GPIO_BSRR_BS8
N#define GPIO_BSRR_BS_9                      GPIO_BSRR_BS9
N#define GPIO_BSRR_BS_10                     GPIO_BSRR_BS10
N#define GPIO_BSRR_BS_11                     GPIO_BSRR_BS11
N#define GPIO_BSRR_BS_12                     GPIO_BSRR_BS12
N#define GPIO_BSRR_BS_13                     GPIO_BSRR_BS13
N#define GPIO_BSRR_BS_14                     GPIO_BSRR_BS14
N#define GPIO_BSRR_BS_15                     GPIO_BSRR_BS15
N#define GPIO_BSRR_BR_0                      GPIO_BSRR_BR0
N#define GPIO_BSRR_BR_1                      GPIO_BSRR_BR1
N#define GPIO_BSRR_BR_2                      GPIO_BSRR_BR2
N#define GPIO_BSRR_BR_3                      GPIO_BSRR_BR3
N#define GPIO_BSRR_BR_4                      GPIO_BSRR_BR4
N#define GPIO_BSRR_BR_5                      GPIO_BSRR_BR5
N#define GPIO_BSRR_BR_6                      GPIO_BSRR_BR6
N#define GPIO_BSRR_BR_7                      GPIO_BSRR_BR7
N#define GPIO_BSRR_BR_8                      GPIO_BSRR_BR8
N#define GPIO_BSRR_BR_9                      GPIO_BSRR_BR9
N#define GPIO_BSRR_BR_10                     GPIO_BSRR_BR10
N#define GPIO_BSRR_BR_11                     GPIO_BSRR_BR11
N#define GPIO_BSRR_BR_12                     GPIO_BSRR_BR12
N#define GPIO_BSRR_BR_13                     GPIO_BSRR_BR13
N#define GPIO_BSRR_BR_14                     GPIO_BSRR_BR14
N#define GPIO_BSRR_BR_15                     GPIO_BSRR_BR15
N/****************** Bit definition for GPIO_LCKR register *********************/
N#define GPIO_LCKR_LCK0_Pos               (0U)                                  
N#define GPIO_LCKR_LCK0_Msk               (0x1U << GPIO_LCKR_LCK0_Pos)          /*!< 0x00000001 */
N#define GPIO_LCKR_LCK0                   GPIO_LCKR_LCK0_Msk                    
N#define GPIO_LCKR_LCK1_Pos               (1U)                                  
N#define GPIO_LCKR_LCK1_Msk               (0x1U << GPIO_LCKR_LCK1_Pos)          /*!< 0x00000002 */
N#define GPIO_LCKR_LCK1                   GPIO_LCKR_LCK1_Msk                    
N#define GPIO_LCKR_LCK2_Pos               (2U)                                  
N#define GPIO_LCKR_LCK2_Msk               (0x1U << GPIO_LCKR_LCK2_Pos)          /*!< 0x00000004 */
N#define GPIO_LCKR_LCK2                   GPIO_LCKR_LCK2_Msk                    
N#define GPIO_LCKR_LCK3_Pos               (3U)                                  
N#define GPIO_LCKR_LCK3_Msk               (0x1U << GPIO_LCKR_LCK3_Pos)          /*!< 0x00000008 */
N#define GPIO_LCKR_LCK3                   GPIO_LCKR_LCK3_Msk                    
N#define GPIO_LCKR_LCK4_Pos               (4U)                                  
N#define GPIO_LCKR_LCK4_Msk               (0x1U << GPIO_LCKR_LCK4_Pos)          /*!< 0x00000010 */
N#define GPIO_LCKR_LCK4                   GPIO_LCKR_LCK4_Msk                    
N#define GPIO_LCKR_LCK5_Pos               (5U)                                  
N#define GPIO_LCKR_LCK5_Msk               (0x1U << GPIO_LCKR_LCK5_Pos)          /*!< 0x00000020 */
N#define GPIO_LCKR_LCK5                   GPIO_LCKR_LCK5_Msk                    
N#define GPIO_LCKR_LCK6_Pos               (6U)                                  
N#define GPIO_LCKR_LCK6_Msk               (0x1U << GPIO_LCKR_LCK6_Pos)          /*!< 0x00000040 */
N#define GPIO_LCKR_LCK6                   GPIO_LCKR_LCK6_Msk                    
N#define GPIO_LCKR_LCK7_Pos               (7U)                                  
N#define GPIO_LCKR_LCK7_Msk               (0x1U << GPIO_LCKR_LCK7_Pos)          /*!< 0x00000080 */
N#define GPIO_LCKR_LCK7                   GPIO_LCKR_LCK7_Msk                    
N#define GPIO_LCKR_LCK8_Pos               (8U)                                  
N#define GPIO_LCKR_LCK8_Msk               (0x1U << GPIO_LCKR_LCK8_Pos)          /*!< 0x00000100 */
N#define GPIO_LCKR_LCK8                   GPIO_LCKR_LCK8_Msk                    
N#define GPIO_LCKR_LCK9_Pos               (9U)                                  
N#define GPIO_LCKR_LCK9_Msk               (0x1U << GPIO_LCKR_LCK9_Pos)          /*!< 0x00000200 */
N#define GPIO_LCKR_LCK9                   GPIO_LCKR_LCK9_Msk                    
N#define GPIO_LCKR_LCK10_Pos              (10U)                                 
N#define GPIO_LCKR_LCK10_Msk              (0x1U << GPIO_LCKR_LCK10_Pos)         /*!< 0x00000400 */
N#define GPIO_LCKR_LCK10                  GPIO_LCKR_LCK10_Msk                   
N#define GPIO_LCKR_LCK11_Pos              (11U)                                 
N#define GPIO_LCKR_LCK11_Msk              (0x1U << GPIO_LCKR_LCK11_Pos)         /*!< 0x00000800 */
N#define GPIO_LCKR_LCK11                  GPIO_LCKR_LCK11_Msk                   
N#define GPIO_LCKR_LCK12_Pos              (12U)                                 
N#define GPIO_LCKR_LCK12_Msk              (0x1U << GPIO_LCKR_LCK12_Pos)         /*!< 0x00001000 */
N#define GPIO_LCKR_LCK12                  GPIO_LCKR_LCK12_Msk                   
N#define GPIO_LCKR_LCK13_Pos              (13U)                                 
N#define GPIO_LCKR_LCK13_Msk              (0x1U << GPIO_LCKR_LCK13_Pos)         /*!< 0x00002000 */
N#define GPIO_LCKR_LCK13                  GPIO_LCKR_LCK13_Msk                   
N#define GPIO_LCKR_LCK14_Pos              (14U)                                 
N#define GPIO_LCKR_LCK14_Msk              (0x1U << GPIO_LCKR_LCK14_Pos)         /*!< 0x00004000 */
N#define GPIO_LCKR_LCK14                  GPIO_LCKR_LCK14_Msk                   
N#define GPIO_LCKR_LCK15_Pos              (15U)                                 
N#define GPIO_LCKR_LCK15_Msk              (0x1U << GPIO_LCKR_LCK15_Pos)         /*!< 0x00008000 */
N#define GPIO_LCKR_LCK15                  GPIO_LCKR_LCK15_Msk                   
N#define GPIO_LCKR_LCKK_Pos               (16U)                                 
N#define GPIO_LCKR_LCKK_Msk               (0x1U << GPIO_LCKR_LCKK_Pos)          /*!< 0x00010000 */
N#define GPIO_LCKR_LCKK                   GPIO_LCKR_LCKK_Msk                    
N/****************** Bit definition for GPIO_AFRL register *********************/
N#define GPIO_AFRL_AFSEL0_Pos             (0U)                                  
N#define GPIO_AFRL_AFSEL0_Msk             (0xFU << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x0000000F */
N#define GPIO_AFRL_AFSEL0                 GPIO_AFRL_AFSEL0_Msk                  
N#define GPIO_AFRL_AFSEL0_0               (0x1U << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x00000001 */
N#define GPIO_AFRL_AFSEL0_1               (0x2U << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x00000002 */
N#define GPIO_AFRL_AFSEL0_2               (0x4U << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x00000004 */
N#define GPIO_AFRL_AFSEL0_3               (0x8U << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x00000008 */
N#define GPIO_AFRL_AFSEL1_Pos             (4U)                                  
N#define GPIO_AFRL_AFSEL1_Msk             (0xFU << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x000000F0 */
N#define GPIO_AFRL_AFSEL1                 GPIO_AFRL_AFSEL1_Msk                  
N#define GPIO_AFRL_AFSEL1_0               (0x1U << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x00000010 */
N#define GPIO_AFRL_AFSEL1_1               (0x2U << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x00000020 */
N#define GPIO_AFRL_AFSEL1_2               (0x4U << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x00000040 */
N#define GPIO_AFRL_AFSEL1_3               (0x8U << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x00000080 */
N#define GPIO_AFRL_AFSEL2_Pos             (8U)                                  
N#define GPIO_AFRL_AFSEL2_Msk             (0xFU << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000F00 */
N#define GPIO_AFRL_AFSEL2                 GPIO_AFRL_AFSEL2_Msk                  
N#define GPIO_AFRL_AFSEL2_0               (0x1U << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000100 */
N#define GPIO_AFRL_AFSEL2_1               (0x2U << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000200 */
N#define GPIO_AFRL_AFSEL2_2               (0x4U << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000400 */
N#define GPIO_AFRL_AFSEL2_3               (0x8U << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000800 */
N#define GPIO_AFRL_AFSEL3_Pos             (12U)                                 
N#define GPIO_AFRL_AFSEL3_Msk             (0xFU << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x0000F000 */
N#define GPIO_AFRL_AFSEL3                 GPIO_AFRL_AFSEL3_Msk                  
N#define GPIO_AFRL_AFSEL3_0               (0x1U << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x00001000 */
N#define GPIO_AFRL_AFSEL3_1               (0x2U << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x00002000 */
N#define GPIO_AFRL_AFSEL3_2               (0x4U << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x00004000 */
N#define GPIO_AFRL_AFSEL3_3               (0x8U << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x00008000 */
N#define GPIO_AFRL_AFSEL4_Pos             (16U)                                 
N#define GPIO_AFRL_AFSEL4_Msk             (0xFU << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x000F0000 */
N#define GPIO_AFRL_AFSEL4                 GPIO_AFRL_AFSEL4_Msk                  
N#define GPIO_AFRL_AFSEL4_0               (0x1U << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x00010000 */
N#define GPIO_AFRL_AFSEL4_1               (0x2U << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x00020000 */
N#define GPIO_AFRL_AFSEL4_2               (0x4U << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x00040000 */
N#define GPIO_AFRL_AFSEL4_3               (0x8U << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x00080000 */
N#define GPIO_AFRL_AFSEL5_Pos             (20U)                                 
N#define GPIO_AFRL_AFSEL5_Msk             (0xFU << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00F00000 */
N#define GPIO_AFRL_AFSEL5                 GPIO_AFRL_AFSEL5_Msk                  
N#define GPIO_AFRL_AFSEL5_0               (0x1U << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00100000 */
N#define GPIO_AFRL_AFSEL5_1               (0x2U << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00200000 */
N#define GPIO_AFRL_AFSEL5_2               (0x4U << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00400000 */
N#define GPIO_AFRL_AFSEL5_3               (0x8U << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00800000 */
N#define GPIO_AFRL_AFSEL6_Pos             (24U)                                 
N#define GPIO_AFRL_AFSEL6_Msk             (0xFU << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x0F000000 */
N#define GPIO_AFRL_AFSEL6                 GPIO_AFRL_AFSEL6_Msk                  
N#define GPIO_AFRL_AFSEL6_0               (0x1U << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x01000000 */
N#define GPIO_AFRL_AFSEL6_1               (0x2U << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x02000000 */
N#define GPIO_AFRL_AFSEL6_2               (0x4U << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x04000000 */
N#define GPIO_AFRL_AFSEL6_3               (0x8U << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x08000000 */
N#define GPIO_AFRL_AFSEL7_Pos             (28U)                                 
N#define GPIO_AFRL_AFSEL7_Msk             (0xFU << GPIO_AFRL_AFSEL7_Pos)        /*!< 0xF0000000 */
N#define GPIO_AFRL_AFSEL7                 GPIO_AFRL_AFSEL7_Msk                  
N#define GPIO_AFRL_AFSEL7_0               (0x1U << GPIO_AFRL_AFSEL7_Pos)        /*!< 0x10000000 */
N#define GPIO_AFRL_AFSEL7_1               (0x2U << GPIO_AFRL_AFSEL7_Pos)        /*!< 0x20000000 */
N#define GPIO_AFRL_AFSEL7_2               (0x4U << GPIO_AFRL_AFSEL7_Pos)        /*!< 0x40000000 */
N#define GPIO_AFRL_AFSEL7_3               (0x8U << GPIO_AFRL_AFSEL7_Pos)        /*!< 0x80000000 */
N
N/* Legacy defines */
N#define GPIO_AFRL_AFRL0                      GPIO_AFRL_AFSEL0
N#define GPIO_AFRL_AFRL0_0                    GPIO_AFRL_AFSEL0_0
N#define GPIO_AFRL_AFRL0_1                    GPIO_AFRL_AFSEL0_1
N#define GPIO_AFRL_AFRL0_2                    GPIO_AFRL_AFSEL0_2
N#define GPIO_AFRL_AFRL0_3                    GPIO_AFRL_AFSEL0_3
N#define GPIO_AFRL_AFRL1                      GPIO_AFRL_AFSEL1
N#define GPIO_AFRL_AFRL1_0                    GPIO_AFRL_AFSEL1_0
N#define GPIO_AFRL_AFRL1_1                    GPIO_AFRL_AFSEL1_1
N#define GPIO_AFRL_AFRL1_2                    GPIO_AFRL_AFSEL1_2
N#define GPIO_AFRL_AFRL1_3                    GPIO_AFRL_AFSEL1_3
N#define GPIO_AFRL_AFRL2                      GPIO_AFRL_AFSEL2
N#define GPIO_AFRL_AFRL2_0                    GPIO_AFRL_AFSEL2_0
N#define GPIO_AFRL_AFRL2_1                    GPIO_AFRL_AFSEL2_1
N#define GPIO_AFRL_AFRL2_2                    GPIO_AFRL_AFSEL2_2
N#define GPIO_AFRL_AFRL2_3                    GPIO_AFRL_AFSEL2_3
N#define GPIO_AFRL_AFRL3                      GPIO_AFRL_AFSEL3
N#define GPIO_AFRL_AFRL3_0                    GPIO_AFRL_AFSEL3_0
N#define GPIO_AFRL_AFRL3_1                    GPIO_AFRL_AFSEL3_1
N#define GPIO_AFRL_AFRL3_2                    GPIO_AFRL_AFSEL3_2
N#define GPIO_AFRL_AFRL3_3                    GPIO_AFRL_AFSEL3_3
N#define GPIO_AFRL_AFRL4                      GPIO_AFRL_AFSEL4
N#define GPIO_AFRL_AFRL4_0                    GPIO_AFRL_AFSEL4_0
N#define GPIO_AFRL_AFRL4_1                    GPIO_AFRL_AFSEL4_1
N#define GPIO_AFRL_AFRL4_2                    GPIO_AFRL_AFSEL4_2
N#define GPIO_AFRL_AFRL4_3                    GPIO_AFRL_AFSEL4_3
N#define GPIO_AFRL_AFRL5                      GPIO_AFRL_AFSEL5
N#define GPIO_AFRL_AFRL5_0                    GPIO_AFRL_AFSEL5_0
N#define GPIO_AFRL_AFRL5_1                    GPIO_AFRL_AFSEL5_1
N#define GPIO_AFRL_AFRL5_2                    GPIO_AFRL_AFSEL5_2
N#define GPIO_AFRL_AFRL5_3                    GPIO_AFRL_AFSEL5_3
N#define GPIO_AFRL_AFRL6                      GPIO_AFRL_AFSEL6
N#define GPIO_AFRL_AFRL6_0                    GPIO_AFRL_AFSEL6_0
N#define GPIO_AFRL_AFRL6_1                    GPIO_AFRL_AFSEL6_1
N#define GPIO_AFRL_AFRL6_2                    GPIO_AFRL_AFSEL6_2
N#define GPIO_AFRL_AFRL6_3                    GPIO_AFRL_AFSEL6_3
N#define GPIO_AFRL_AFRL7                      GPIO_AFRL_AFSEL7
N#define GPIO_AFRL_AFRL7_0                    GPIO_AFRL_AFSEL7_0
N#define GPIO_AFRL_AFRL7_1                    GPIO_AFRL_AFSEL7_1
N#define GPIO_AFRL_AFRL7_2                    GPIO_AFRL_AFSEL7_2
N#define GPIO_AFRL_AFRL7_3                    GPIO_AFRL_AFSEL7_3
N
N/****************** Bit definition for GPIO_AFRH register *********************/
N#define GPIO_AFRH_AFSEL8_Pos             (0U)                                  
N#define GPIO_AFRH_AFSEL8_Msk             (0xFU << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x0000000F */
N#define GPIO_AFRH_AFSEL8                 GPIO_AFRH_AFSEL8_Msk                  
N#define GPIO_AFRH_AFSEL8_0               (0x1U << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x00000001 */
N#define GPIO_AFRH_AFSEL8_1               (0x2U << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x00000002 */
N#define GPIO_AFRH_AFSEL8_2               (0x4U << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x00000004 */
N#define GPIO_AFRH_AFSEL8_3               (0x8U << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x00000008 */
N#define GPIO_AFRH_AFSEL9_Pos             (4U)                                  
N#define GPIO_AFRH_AFSEL9_Msk             (0xFU << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x000000F0 */
N#define GPIO_AFRH_AFSEL9                 GPIO_AFRH_AFSEL9_Msk                  
N#define GPIO_AFRH_AFSEL9_0               (0x1U << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x00000010 */
N#define GPIO_AFRH_AFSEL9_1               (0x2U << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x00000020 */
N#define GPIO_AFRH_AFSEL9_2               (0x4U << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x00000040 */
N#define GPIO_AFRH_AFSEL9_3               (0x8U << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x00000080 */
N#define GPIO_AFRH_AFSEL10_Pos            (8U)                                  
N#define GPIO_AFRH_AFSEL10_Msk            (0xFU << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000F00 */
N#define GPIO_AFRH_AFSEL10                GPIO_AFRH_AFSEL10_Msk                 
N#define GPIO_AFRH_AFSEL10_0              (0x1U << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000100 */
N#define GPIO_AFRH_AFSEL10_1              (0x2U << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000200 */
N#define GPIO_AFRH_AFSEL10_2              (0x4U << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000400 */
N#define GPIO_AFRH_AFSEL10_3              (0x8U << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000800 */
N#define GPIO_AFRH_AFSEL11_Pos            (12U)                                 
N#define GPIO_AFRH_AFSEL11_Msk            (0xFU << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x0000F000 */
N#define GPIO_AFRH_AFSEL11                GPIO_AFRH_AFSEL11_Msk                 
N#define GPIO_AFRH_AFSEL11_0              (0x1U << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x00001000 */
N#define GPIO_AFRH_AFSEL11_1              (0x2U << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x00002000 */
N#define GPIO_AFRH_AFSEL11_2              (0x4U << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x00004000 */
N#define GPIO_AFRH_AFSEL11_3              (0x8U << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x00008000 */
N#define GPIO_AFRH_AFSEL12_Pos            (16U)                                 
N#define GPIO_AFRH_AFSEL12_Msk            (0xFU << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x000F0000 */
N#define GPIO_AFRH_AFSEL12                GPIO_AFRH_AFSEL12_Msk                 
N#define GPIO_AFRH_AFSEL12_0              (0x1U << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x00010000 */
N#define GPIO_AFRH_AFSEL12_1              (0x2U << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x00020000 */
N#define GPIO_AFRH_AFSEL12_2              (0x4U << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x00040000 */
N#define GPIO_AFRH_AFSEL12_3              (0x8U << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x00080000 */
N#define GPIO_AFRH_AFSEL13_Pos            (20U)                                 
N#define GPIO_AFRH_AFSEL13_Msk            (0xFU << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00F00000 */
N#define GPIO_AFRH_AFSEL13                GPIO_AFRH_AFSEL13_Msk                 
N#define GPIO_AFRH_AFSEL13_0              (0x1U << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00100000 */
N#define GPIO_AFRH_AFSEL13_1              (0x2U << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00200000 */
N#define GPIO_AFRH_AFSEL13_2              (0x4U << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00400000 */
N#define GPIO_AFRH_AFSEL13_3              (0x8U << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00800000 */
N#define GPIO_AFRH_AFSEL14_Pos            (24U)                                 
N#define GPIO_AFRH_AFSEL14_Msk            (0xFU << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x0F000000 */
N#define GPIO_AFRH_AFSEL14                GPIO_AFRH_AFSEL14_Msk                 
N#define GPIO_AFRH_AFSEL14_0              (0x1U << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x01000000 */
N#define GPIO_AFRH_AFSEL14_1              (0x2U << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x02000000 */
N#define GPIO_AFRH_AFSEL14_2              (0x4U << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x04000000 */
N#define GPIO_AFRH_AFSEL14_3              (0x8U << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x08000000 */
N#define GPIO_AFRH_AFSEL15_Pos            (28U)                                 
N#define GPIO_AFRH_AFSEL15_Msk            (0xFU << GPIO_AFRH_AFSEL15_Pos)       /*!< 0xF0000000 */
N#define GPIO_AFRH_AFSEL15                GPIO_AFRH_AFSEL15_Msk                 
N#define GPIO_AFRH_AFSEL15_0              (0x1U << GPIO_AFRH_AFSEL15_Pos)       /*!< 0x10000000 */
N#define GPIO_AFRH_AFSEL15_1              (0x2U << GPIO_AFRH_AFSEL15_Pos)       /*!< 0x20000000 */
N#define GPIO_AFRH_AFSEL15_2              (0x4U << GPIO_AFRH_AFSEL15_Pos)       /*!< 0x40000000 */
N#define GPIO_AFRH_AFSEL15_3              (0x8U << GPIO_AFRH_AFSEL15_Pos)       /*!< 0x80000000 */
N
N/* Legacy defines */
N#define GPIO_AFRH_AFRH0                      GPIO_AFRH_AFSEL8
N#define GPIO_AFRH_AFRH0_0                    GPIO_AFRH_AFSEL8_0
N#define GPIO_AFRH_AFRH0_1                    GPIO_AFRH_AFSEL8_1
N#define GPIO_AFRH_AFRH0_2                    GPIO_AFRH_AFSEL8_2
N#define GPIO_AFRH_AFRH0_3                    GPIO_AFRH_AFSEL8_3
N#define GPIO_AFRH_AFRH1                      GPIO_AFRH_AFSEL9
N#define GPIO_AFRH_AFRH1_0                    GPIO_AFRH_AFSEL9_0
N#define GPIO_AFRH_AFRH1_1                    GPIO_AFRH_AFSEL9_1
N#define GPIO_AFRH_AFRH1_2                    GPIO_AFRH_AFSEL9_2
N#define GPIO_AFRH_AFRH1_3                    GPIO_AFRH_AFSEL9_3
N#define GPIO_AFRH_AFRH2                      GPIO_AFRH_AFSEL10
N#define GPIO_AFRH_AFRH2_0                    GPIO_AFRH_AFSEL10_0
N#define GPIO_AFRH_AFRH2_1                    GPIO_AFRH_AFSEL10_1
N#define GPIO_AFRH_AFRH2_2                    GPIO_AFRH_AFSEL10_2
N#define GPIO_AFRH_AFRH2_3                    GPIO_AFRH_AFSEL10_3
N#define GPIO_AFRH_AFRH3                      GPIO_AFRH_AFSEL11
N#define GPIO_AFRH_AFRH3_0                    GPIO_AFRH_AFSEL11_0
N#define GPIO_AFRH_AFRH3_1                    GPIO_AFRH_AFSEL11_1
N#define GPIO_AFRH_AFRH3_2                    GPIO_AFRH_AFSEL11_2
N#define GPIO_AFRH_AFRH3_3                    GPIO_AFRH_AFSEL11_3
N#define GPIO_AFRH_AFRH4                      GPIO_AFRH_AFSEL12
N#define GPIO_AFRH_AFRH4_0                    GPIO_AFRH_AFSEL12_0
N#define GPIO_AFRH_AFRH4_1                    GPIO_AFRH_AFSEL12_1
N#define GPIO_AFRH_AFRH4_2                    GPIO_AFRH_AFSEL12_2
N#define GPIO_AFRH_AFRH4_3                    GPIO_AFRH_AFSEL12_3
N#define GPIO_AFRH_AFRH5                      GPIO_AFRH_AFSEL13
N#define GPIO_AFRH_AFRH5_0                    GPIO_AFRH_AFSEL13_0
N#define GPIO_AFRH_AFRH5_1                    GPIO_AFRH_AFSEL13_1
N#define GPIO_AFRH_AFRH5_2                    GPIO_AFRH_AFSEL13_2
N#define GPIO_AFRH_AFRH5_3                    GPIO_AFRH_AFSEL13_3
N#define GPIO_AFRH_AFRH6                      GPIO_AFRH_AFSEL14
N#define GPIO_AFRH_AFRH6_0                    GPIO_AFRH_AFSEL14_0
N#define GPIO_AFRH_AFRH6_1                    GPIO_AFRH_AFSEL14_1
N#define GPIO_AFRH_AFRH6_2                    GPIO_AFRH_AFSEL14_2
N#define GPIO_AFRH_AFRH6_3                    GPIO_AFRH_AFSEL14_3
N#define GPIO_AFRH_AFRH7                      GPIO_AFRH_AFSEL15
N#define GPIO_AFRH_AFRH7_0                    GPIO_AFRH_AFSEL15_0
N#define GPIO_AFRH_AFRH7_1                    GPIO_AFRH_AFSEL15_1
N#define GPIO_AFRH_AFRH7_2                    GPIO_AFRH_AFSEL15_2
N#define GPIO_AFRH_AFRH7_3                    GPIO_AFRH_AFSEL15_3
N
N/******************  Bits definition for GPIO_BRR register  ******************/
N#define GPIO_BRR_BR0_Pos                 (0U)                                  
N#define GPIO_BRR_BR0_Msk                 (0x1U << GPIO_BRR_BR0_Pos)            /*!< 0x00000001 */
N#define GPIO_BRR_BR0                     GPIO_BRR_BR0_Msk                      
N#define GPIO_BRR_BR1_Pos                 (1U)                                  
N#define GPIO_BRR_BR1_Msk                 (0x1U << GPIO_BRR_BR1_Pos)            /*!< 0x00000002 */
N#define GPIO_BRR_BR1                     GPIO_BRR_BR1_Msk                      
N#define GPIO_BRR_BR2_Pos                 (2U)                                  
N#define GPIO_BRR_BR2_Msk                 (0x1U << GPIO_BRR_BR2_Pos)            /*!< 0x00000004 */
N#define GPIO_BRR_BR2                     GPIO_BRR_BR2_Msk                      
N#define GPIO_BRR_BR3_Pos                 (3U)                                  
N#define GPIO_BRR_BR3_Msk                 (0x1U << GPIO_BRR_BR3_Pos)            /*!< 0x00000008 */
N#define GPIO_BRR_BR3                     GPIO_BRR_BR3_Msk                      
N#define GPIO_BRR_BR4_Pos                 (4U)                                  
N#define GPIO_BRR_BR4_Msk                 (0x1U << GPIO_BRR_BR4_Pos)            /*!< 0x00000010 */
N#define GPIO_BRR_BR4                     GPIO_BRR_BR4_Msk                      
N#define GPIO_BRR_BR5_Pos                 (5U)                                  
N#define GPIO_BRR_BR5_Msk                 (0x1U << GPIO_BRR_BR5_Pos)            /*!< 0x00000020 */
N#define GPIO_BRR_BR5                     GPIO_BRR_BR5_Msk                      
N#define GPIO_BRR_BR6_Pos                 (6U)                                  
N#define GPIO_BRR_BR6_Msk                 (0x1U << GPIO_BRR_BR6_Pos)            /*!< 0x00000040 */
N#define GPIO_BRR_BR6                     GPIO_BRR_BR6_Msk                      
N#define GPIO_BRR_BR7_Pos                 (7U)                                  
N#define GPIO_BRR_BR7_Msk                 (0x1U << GPIO_BRR_BR7_Pos)            /*!< 0x00000080 */
N#define GPIO_BRR_BR7                     GPIO_BRR_BR7_Msk                      
N#define GPIO_BRR_BR8_Pos                 (8U)                                  
N#define GPIO_BRR_BR8_Msk                 (0x1U << GPIO_BRR_BR8_Pos)            /*!< 0x00000100 */
N#define GPIO_BRR_BR8                     GPIO_BRR_BR8_Msk                      
N#define GPIO_BRR_BR9_Pos                 (9U)                                  
N#define GPIO_BRR_BR9_Msk                 (0x1U << GPIO_BRR_BR9_Pos)            /*!< 0x00000200 */
N#define GPIO_BRR_BR9                     GPIO_BRR_BR9_Msk                      
N#define GPIO_BRR_BR10_Pos                (10U)                                 
N#define GPIO_BRR_BR10_Msk                (0x1U << GPIO_BRR_BR10_Pos)           /*!< 0x00000400 */
N#define GPIO_BRR_BR10                    GPIO_BRR_BR10_Msk                     
N#define GPIO_BRR_BR11_Pos                (11U)                                 
N#define GPIO_BRR_BR11_Msk                (0x1U << GPIO_BRR_BR11_Pos)           /*!< 0x00000800 */
N#define GPIO_BRR_BR11                    GPIO_BRR_BR11_Msk                     
N#define GPIO_BRR_BR12_Pos                (12U)                                 
N#define GPIO_BRR_BR12_Msk                (0x1U << GPIO_BRR_BR12_Pos)           /*!< 0x00001000 */
N#define GPIO_BRR_BR12                    GPIO_BRR_BR12_Msk                     
N#define GPIO_BRR_BR13_Pos                (13U)                                 
N#define GPIO_BRR_BR13_Msk                (0x1U << GPIO_BRR_BR13_Pos)           /*!< 0x00002000 */
N#define GPIO_BRR_BR13                    GPIO_BRR_BR13_Msk                     
N#define GPIO_BRR_BR14_Pos                (14U)                                 
N#define GPIO_BRR_BR14_Msk                (0x1U << GPIO_BRR_BR14_Pos)           /*!< 0x00004000 */
N#define GPIO_BRR_BR14                    GPIO_BRR_BR14_Msk                     
N#define GPIO_BRR_BR15_Pos                (15U)                                 
N#define GPIO_BRR_BR15_Msk                (0x1U << GPIO_BRR_BR15_Pos)           /*!< 0x00008000 */
N#define GPIO_BRR_BR15                    GPIO_BRR_BR15_Msk                     
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                      Inter-integrated Circuit Interface                    */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bit definition for I2C_CR1 register  ********************/
N#define I2C_CR1_PE_Pos            (0U)                                         
N#define I2C_CR1_PE_Msk            (0x1U << I2C_CR1_PE_Pos)                     /*!< 0x00000001 */
N#define I2C_CR1_PE                I2C_CR1_PE_Msk                               /*!<Peripheral Enable                             */
N#define I2C_CR1_SMBUS_Pos         (1U)                                         
N#define I2C_CR1_SMBUS_Msk         (0x1U << I2C_CR1_SMBUS_Pos)                  /*!< 0x00000002 */
N#define I2C_CR1_SMBUS             I2C_CR1_SMBUS_Msk                            /*!<SMBus Mode                                    */
N#define I2C_CR1_SMBTYPE_Pos       (3U)                                         
N#define I2C_CR1_SMBTYPE_Msk       (0x1U << I2C_CR1_SMBTYPE_Pos)                /*!< 0x00000008 */
N#define I2C_CR1_SMBTYPE           I2C_CR1_SMBTYPE_Msk                          /*!<SMBus Type                                    */
N#define I2C_CR1_ENARP_Pos         (4U)                                         
N#define I2C_CR1_ENARP_Msk         (0x1U << I2C_CR1_ENARP_Pos)                  /*!< 0x00000010 */
N#define I2C_CR1_ENARP             I2C_CR1_ENARP_Msk                            /*!<ARP Enable                                    */
N#define I2C_CR1_ENPEC_Pos         (5U)                                         
N#define I2C_CR1_ENPEC_Msk         (0x1U << I2C_CR1_ENPEC_Pos)                  /*!< 0x00000020 */
N#define I2C_CR1_ENPEC             I2C_CR1_ENPEC_Msk                            /*!<PEC Enable                                    */
N#define I2C_CR1_ENGC_Pos          (6U)                                         
N#define I2C_CR1_ENGC_Msk          (0x1U << I2C_CR1_ENGC_Pos)                   /*!< 0x00000040 */
N#define I2C_CR1_ENGC              I2C_CR1_ENGC_Msk                             /*!<General Call Enable                           */
N#define I2C_CR1_NOSTRETCH_Pos     (7U)                                         
N#define I2C_CR1_NOSTRETCH_Msk     (0x1U << I2C_CR1_NOSTRETCH_Pos)              /*!< 0x00000080 */
N#define I2C_CR1_NOSTRETCH         I2C_CR1_NOSTRETCH_Msk                        /*!<Clock Stretching Disable (Slave mode)         */
N#define I2C_CR1_START_Pos         (8U)                                         
N#define I2C_CR1_START_Msk         (0x1U << I2C_CR1_START_Pos)                  /*!< 0x00000100 */
N#define I2C_CR1_START             I2C_CR1_START_Msk                            /*!<Start Generation                              */
N#define I2C_CR1_STOP_Pos          (9U)                                         
N#define I2C_CR1_STOP_Msk          (0x1U << I2C_CR1_STOP_Pos)                   /*!< 0x00000200 */
N#define I2C_CR1_STOP              I2C_CR1_STOP_Msk                             /*!<Stop Generation                               */
N#define I2C_CR1_ACK_Pos           (10U)                                        
N#define I2C_CR1_ACK_Msk           (0x1U << I2C_CR1_ACK_Pos)                    /*!< 0x00000400 */
N#define I2C_CR1_ACK               I2C_CR1_ACK_Msk                              /*!<Acknowledge Enable                            */
N#define I2C_CR1_POS_Pos           (11U)                                        
N#define I2C_CR1_POS_Msk           (0x1U << I2C_CR1_POS_Pos)                    /*!< 0x00000800 */
N#define I2C_CR1_POS               I2C_CR1_POS_Msk                              /*!<Acknowledge/PEC Position (for data reception) */
N#define I2C_CR1_PEC_Pos           (12U)                                        
N#define I2C_CR1_PEC_Msk           (0x1U << I2C_CR1_PEC_Pos)                    /*!< 0x00001000 */
N#define I2C_CR1_PEC               I2C_CR1_PEC_Msk                              /*!<Packet Error Checking                         */
N#define I2C_CR1_ALERT_Pos         (13U)                                        
N#define I2C_CR1_ALERT_Msk         (0x1U << I2C_CR1_ALERT_Pos)                  /*!< 0x00002000 */
N#define I2C_CR1_ALERT             I2C_CR1_ALERT_Msk                            /*!<SMBus Alert                                   */
N#define I2C_CR1_SWRST_Pos         (15U)                                        
N#define I2C_CR1_SWRST_Msk         (0x1U << I2C_CR1_SWRST_Pos)                  /*!< 0x00008000 */
N#define I2C_CR1_SWRST             I2C_CR1_SWRST_Msk                            /*!<Software Reset                                */
N
N/*******************  Bit definition for I2C_CR2 register  ********************/
N#define I2C_CR2_FREQ_Pos          (0U)                                         
N#define I2C_CR2_FREQ_Msk          (0x3FU << I2C_CR2_FREQ_Pos)                  /*!< 0x0000003F */
N#define I2C_CR2_FREQ              I2C_CR2_FREQ_Msk                             /*!<FREQ[5:0] bits (Peripheral Clock Frequency)   */
N#define I2C_CR2_FREQ_0            (0x01U << I2C_CR2_FREQ_Pos)                  /*!< 0x00000001 */
N#define I2C_CR2_FREQ_1            (0x02U << I2C_CR2_FREQ_Pos)                  /*!< 0x00000002 */
N#define I2C_CR2_FREQ_2            (0x04U << I2C_CR2_FREQ_Pos)                  /*!< 0x00000004 */
N#define I2C_CR2_FREQ_3            (0x08U << I2C_CR2_FREQ_Pos)                  /*!< 0x00000008 */
N#define I2C_CR2_FREQ_4            (0x10U << I2C_CR2_FREQ_Pos)                  /*!< 0x00000010 */
N#define I2C_CR2_FREQ_5            (0x20U << I2C_CR2_FREQ_Pos)                  /*!< 0x00000020 */
N
N#define I2C_CR2_ITERREN_Pos       (8U)                                         
N#define I2C_CR2_ITERREN_Msk       (0x1U << I2C_CR2_ITERREN_Pos)                /*!< 0x00000100 */
N#define I2C_CR2_ITERREN           I2C_CR2_ITERREN_Msk                          /*!<Error Interrupt Enable  */
N#define I2C_CR2_ITEVTEN_Pos       (9U)                                         
N#define I2C_CR2_ITEVTEN_Msk       (0x1U << I2C_CR2_ITEVTEN_Pos)                /*!< 0x00000200 */
N#define I2C_CR2_ITEVTEN           I2C_CR2_ITEVTEN_Msk                          /*!<Event Interrupt Enable  */
N#define I2C_CR2_ITBUFEN_Pos       (10U)                                        
N#define I2C_CR2_ITBUFEN_Msk       (0x1U << I2C_CR2_ITBUFEN_Pos)                /*!< 0x00000400 */
N#define I2C_CR2_ITBUFEN           I2C_CR2_ITBUFEN_Msk                          /*!<Buffer Interrupt Enable */
N#define I2C_CR2_DMAEN_Pos         (11U)                                        
N#define I2C_CR2_DMAEN_Msk         (0x1U << I2C_CR2_DMAEN_Pos)                  /*!< 0x00000800 */
N#define I2C_CR2_DMAEN             I2C_CR2_DMAEN_Msk                            /*!<DMA Requests Enable     */
N#define I2C_CR2_LAST_Pos          (12U)                                        
N#define I2C_CR2_LAST_Msk          (0x1U << I2C_CR2_LAST_Pos)                   /*!< 0x00001000 */
N#define I2C_CR2_LAST              I2C_CR2_LAST_Msk                             /*!<DMA Last Transfer       */
N
N/*******************  Bit definition for I2C_OAR1 register  *******************/
N#define I2C_OAR1_ADD1_7           0x000000FEU                                  /*!<Interface Address */
N#define I2C_OAR1_ADD8_9           0x00000300U                                  /*!<Interface Address */
N
N#define I2C_OAR1_ADD0_Pos         (0U)                                         
N#define I2C_OAR1_ADD0_Msk         (0x1U << I2C_OAR1_ADD0_Pos)                  /*!< 0x00000001 */
N#define I2C_OAR1_ADD0             I2C_OAR1_ADD0_Msk                            /*!<Bit 0 */
N#define I2C_OAR1_ADD1_Pos         (1U)                                         
N#define I2C_OAR1_ADD1_Msk         (0x1U << I2C_OAR1_ADD1_Pos)                  /*!< 0x00000002 */
N#define I2C_OAR1_ADD1             I2C_OAR1_ADD1_Msk                            /*!<Bit 1 */
N#define I2C_OAR1_ADD2_Pos         (2U)                                         
N#define I2C_OAR1_ADD2_Msk         (0x1U << I2C_OAR1_ADD2_Pos)                  /*!< 0x00000004 */
N#define I2C_OAR1_ADD2             I2C_OAR1_ADD2_Msk                            /*!<Bit 2 */
N#define I2C_OAR1_ADD3_Pos         (3U)                                         
N#define I2C_OAR1_ADD3_Msk         (0x1U << I2C_OAR1_ADD3_Pos)                  /*!< 0x00000008 */
N#define I2C_OAR1_ADD3             I2C_OAR1_ADD3_Msk                            /*!<Bit 3 */
N#define I2C_OAR1_ADD4_Pos         (4U)                                         
N#define I2C_OAR1_ADD4_Msk         (0x1U << I2C_OAR1_ADD4_Pos)                  /*!< 0x00000010 */
N#define I2C_OAR1_ADD4             I2C_OAR1_ADD4_Msk                            /*!<Bit 4 */
N#define I2C_OAR1_ADD5_Pos         (5U)                                         
N#define I2C_OAR1_ADD5_Msk         (0x1U << I2C_OAR1_ADD5_Pos)                  /*!< 0x00000020 */
N#define I2C_OAR1_ADD5             I2C_OAR1_ADD5_Msk                            /*!<Bit 5 */
N#define I2C_OAR1_ADD6_Pos         (6U)                                         
N#define I2C_OAR1_ADD6_Msk         (0x1U << I2C_OAR1_ADD6_Pos)                  /*!< 0x00000040 */
N#define I2C_OAR1_ADD6             I2C_OAR1_ADD6_Msk                            /*!<Bit 6 */
N#define I2C_OAR1_ADD7_Pos         (7U)                                         
N#define I2C_OAR1_ADD7_Msk         (0x1U << I2C_OAR1_ADD7_Pos)                  /*!< 0x00000080 */
N#define I2C_OAR1_ADD7             I2C_OAR1_ADD7_Msk                            /*!<Bit 7 */
N#define I2C_OAR1_ADD8_Pos         (8U)                                         
N#define I2C_OAR1_ADD8_Msk         (0x1U << I2C_OAR1_ADD8_Pos)                  /*!< 0x00000100 */
N#define I2C_OAR1_ADD8             I2C_OAR1_ADD8_Msk                            /*!<Bit 8 */
N#define I2C_OAR1_ADD9_Pos         (9U)                                         
N#define I2C_OAR1_ADD9_Msk         (0x1U << I2C_OAR1_ADD9_Pos)                  /*!< 0x00000200 */
N#define I2C_OAR1_ADD9             I2C_OAR1_ADD9_Msk                            /*!<Bit 9 */
N
N#define I2C_OAR1_ADDMODE_Pos      (15U)                                        
N#define I2C_OAR1_ADDMODE_Msk      (0x1U << I2C_OAR1_ADDMODE_Pos)               /*!< 0x00008000 */
N#define I2C_OAR1_ADDMODE          I2C_OAR1_ADDMODE_Msk                         /*!<Addressing Mode (Slave mode) */
N
N/*******************  Bit definition for I2C_OAR2 register  *******************/
N#define I2C_OAR2_ENDUAL_Pos       (0U)                                         
N#define I2C_OAR2_ENDUAL_Msk       (0x1U << I2C_OAR2_ENDUAL_Pos)                /*!< 0x00000001 */
N#define I2C_OAR2_ENDUAL           I2C_OAR2_ENDUAL_Msk                          /*!<Dual addressing mode enable */
N#define I2C_OAR2_ADD2_Pos         (1U)                                         
N#define I2C_OAR2_ADD2_Msk         (0x7FU << I2C_OAR2_ADD2_Pos)                 /*!< 0x000000FE */
N#define I2C_OAR2_ADD2             I2C_OAR2_ADD2_Msk                            /*!<Interface address           */
N
N/********************  Bit definition for I2C_DR register  ********************/
N#define I2C_DR_DR_Pos             (0U)                                         
N#define I2C_DR_DR_Msk             (0xFFU << I2C_DR_DR_Pos)                     /*!< 0x000000FF */
N#define I2C_DR_DR                 I2C_DR_DR_Msk                                /*!<8-bit Data Register         */
N
N/*******************  Bit definition for I2C_SR1 register  ********************/
N#define I2C_SR1_SB_Pos            (0U)                                         
N#define I2C_SR1_SB_Msk            (0x1U << I2C_SR1_SB_Pos)                     /*!< 0x00000001 */
N#define I2C_SR1_SB                I2C_SR1_SB_Msk                               /*!<Start Bit (Master mode)                         */
N#define I2C_SR1_ADDR_Pos          (1U)                                         
N#define I2C_SR1_ADDR_Msk          (0x1U << I2C_SR1_ADDR_Pos)                   /*!< 0x00000002 */
N#define I2C_SR1_ADDR              I2C_SR1_ADDR_Msk                             /*!<Address sent (master mode)/matched (slave mode) */
N#define I2C_SR1_BTF_Pos           (2U)                                         
N#define I2C_SR1_BTF_Msk           (0x1U << I2C_SR1_BTF_Pos)                    /*!< 0x00000004 */
N#define I2C_SR1_BTF               I2C_SR1_BTF_Msk                              /*!<Byte Transfer Finished                          */
N#define I2C_SR1_ADD10_Pos         (3U)                                         
N#define I2C_SR1_ADD10_Msk         (0x1U << I2C_SR1_ADD10_Pos)                  /*!< 0x00000008 */
N#define I2C_SR1_ADD10             I2C_SR1_ADD10_Msk                            /*!<10-bit header sent (Master mode)                */
N#define I2C_SR1_STOPF_Pos         (4U)                                         
N#define I2C_SR1_STOPF_Msk         (0x1U << I2C_SR1_STOPF_Pos)                  /*!< 0x00000010 */
N#define I2C_SR1_STOPF             I2C_SR1_STOPF_Msk                            /*!<Stop detection (Slave mode)                     */
N#define I2C_SR1_RXNE_Pos          (6U)                                         
N#define I2C_SR1_RXNE_Msk          (0x1U << I2C_SR1_RXNE_Pos)                   /*!< 0x00000040 */
N#define I2C_SR1_RXNE              I2C_SR1_RXNE_Msk                             /*!<Data Register not Empty (receivers)             */
N#define I2C_SR1_TXE_Pos           (7U)                                         
N#define I2C_SR1_TXE_Msk           (0x1U << I2C_SR1_TXE_Pos)                    /*!< 0x00000080 */
N#define I2C_SR1_TXE               I2C_SR1_TXE_Msk                              /*!<Data Register Empty (transmitters)              */
N#define I2C_SR1_BERR_Pos          (8U)                                         
N#define I2C_SR1_BERR_Msk          (0x1U << I2C_SR1_BERR_Pos)                   /*!< 0x00000100 */
N#define I2C_SR1_BERR              I2C_SR1_BERR_Msk                             /*!<Bus Error                                       */
N#define I2C_SR1_ARLO_Pos          (9U)                                         
N#define I2C_SR1_ARLO_Msk          (0x1U << I2C_SR1_ARLO_Pos)                   /*!< 0x00000200 */
N#define I2C_SR1_ARLO              I2C_SR1_ARLO_Msk                             /*!<Arbitration Lost (master mode)                  */
N#define I2C_SR1_AF_Pos            (10U)                                        
N#define I2C_SR1_AF_Msk            (0x1U << I2C_SR1_AF_Pos)                     /*!< 0x00000400 */
N#define I2C_SR1_AF                I2C_SR1_AF_Msk                               /*!<Acknowledge Failure                             */
N#define I2C_SR1_OVR_Pos           (11U)                                        
N#define I2C_SR1_OVR_Msk           (0x1U << I2C_SR1_OVR_Pos)                    /*!< 0x00000800 */
N#define I2C_SR1_OVR               I2C_SR1_OVR_Msk                              /*!<Overrun/Underrun                                */
N#define I2C_SR1_PECERR_Pos        (12U)                                        
N#define I2C_SR1_PECERR_Msk        (0x1U << I2C_SR1_PECERR_Pos)                 /*!< 0x00001000 */
N#define I2C_SR1_PECERR            I2C_SR1_PECERR_Msk                           /*!<PEC Error in reception                          */
N#define I2C_SR1_TIMEOUT_Pos       (14U)                                        
N#define I2C_SR1_TIMEOUT_Msk       (0x1U << I2C_SR1_TIMEOUT_Pos)                /*!< 0x00004000 */
N#define I2C_SR1_TIMEOUT           I2C_SR1_TIMEOUT_Msk                          /*!<Timeout or Tlow Error                           */
N#define I2C_SR1_SMBALERT_Pos      (15U)                                        
N#define I2C_SR1_SMBALERT_Msk      (0x1U << I2C_SR1_SMBALERT_Pos)               /*!< 0x00008000 */
N#define I2C_SR1_SMBALERT          I2C_SR1_SMBALERT_Msk                         /*!<SMBus Alert                                     */
N
N/*******************  Bit definition for I2C_SR2 register  ********************/
N#define I2C_SR2_MSL_Pos           (0U)                                         
N#define I2C_SR2_MSL_Msk           (0x1U << I2C_SR2_MSL_Pos)                    /*!< 0x00000001 */
N#define I2C_SR2_MSL               I2C_SR2_MSL_Msk                              /*!<Master/Slave                                    */
N#define I2C_SR2_BUSY_Pos          (1U)                                         
N#define I2C_SR2_BUSY_Msk          (0x1U << I2C_SR2_BUSY_Pos)                   /*!< 0x00000002 */
N#define I2C_SR2_BUSY              I2C_SR2_BUSY_Msk                             /*!<Bus Busy                                        */
N#define I2C_SR2_TRA_Pos           (2U)                                         
N#define I2C_SR2_TRA_Msk           (0x1U << I2C_SR2_TRA_Pos)                    /*!< 0x00000004 */
N#define I2C_SR2_TRA               I2C_SR2_TRA_Msk                              /*!<Transmitter/Receiver                            */
N#define I2C_SR2_GENCALL_Pos       (4U)                                         
N#define I2C_SR2_GENCALL_Msk       (0x1U << I2C_SR2_GENCALL_Pos)                /*!< 0x00000010 */
N#define I2C_SR2_GENCALL           I2C_SR2_GENCALL_Msk                          /*!<General Call Address (Slave mode)               */
N#define I2C_SR2_SMBDEFAULT_Pos    (5U)                                         
N#define I2C_SR2_SMBDEFAULT_Msk    (0x1U << I2C_SR2_SMBDEFAULT_Pos)             /*!< 0x00000020 */
N#define I2C_SR2_SMBDEFAULT        I2C_SR2_SMBDEFAULT_Msk                       /*!<SMBus Device Default Address (Slave mode)       */
N#define I2C_SR2_SMBHOST_Pos       (6U)                                         
N#define I2C_SR2_SMBHOST_Msk       (0x1U << I2C_SR2_SMBHOST_Pos)                /*!< 0x00000040 */
N#define I2C_SR2_SMBHOST           I2C_SR2_SMBHOST_Msk                          /*!<SMBus Host Header (Slave mode)                  */
N#define I2C_SR2_DUALF_Pos         (7U)                                         
N#define I2C_SR2_DUALF_Msk         (0x1U << I2C_SR2_DUALF_Pos)                  /*!< 0x00000080 */
N#define I2C_SR2_DUALF             I2C_SR2_DUALF_Msk                            /*!<Dual Flag (Slave mode)                          */
N#define I2C_SR2_PEC_Pos           (8U)                                         
N#define I2C_SR2_PEC_Msk           (0xFFU << I2C_SR2_PEC_Pos)                   /*!< 0x0000FF00 */
N#define I2C_SR2_PEC               I2C_SR2_PEC_Msk                              /*!<Packet Error Checking Register                  */
N
N/*******************  Bit definition for I2C_CCR register  ********************/
N#define I2C_CCR_CCR_Pos           (0U)                                         
N#define I2C_CCR_CCR_Msk           (0xFFFU << I2C_CCR_CCR_Pos)                  /*!< 0x00000FFF */
N#define I2C_CCR_CCR               I2C_CCR_CCR_Msk                              /*!<Clock Control Register in Fast/Standard mode (Master mode) */
N#define I2C_CCR_DUTY_Pos          (14U)                                        
N#define I2C_CCR_DUTY_Msk          (0x1U << I2C_CCR_DUTY_Pos)                   /*!< 0x00004000 */
N#define I2C_CCR_DUTY              I2C_CCR_DUTY_Msk                             /*!<Fast Mode Duty Cycle                                       */
N#define I2C_CCR_FS_Pos            (15U)                                        
N#define I2C_CCR_FS_Msk            (0x1U << I2C_CCR_FS_Pos)                     /*!< 0x00008000 */
N#define I2C_CCR_FS                I2C_CCR_FS_Msk                               /*!<I2C Master Mode Selection                                  */
N
N/******************  Bit definition for I2C_TRISE register  *******************/
N#define I2C_TRISE_TRISE_Pos       (0U)                                         
N#define I2C_TRISE_TRISE_Msk       (0x3FU << I2C_TRISE_TRISE_Pos)               /*!< 0x0000003F */
N#define I2C_TRISE_TRISE           I2C_TRISE_TRISE_Msk                          /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                           Independent WATCHDOG                             */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bit definition for IWDG_KR register  ********************/
N#define IWDG_KR_KEY_Pos     (0U)                                               
N#define IWDG_KR_KEY_Msk     (0xFFFFU << IWDG_KR_KEY_Pos)                       /*!< 0x0000FFFF */
N#define IWDG_KR_KEY         IWDG_KR_KEY_Msk                                    /*!<Key value (write only, read 0000h)  */
N
N/*******************  Bit definition for IWDG_PR register  ********************/
N#define IWDG_PR_PR_Pos      (0U)                                               
N#define IWDG_PR_PR_Msk      (0x7U << IWDG_PR_PR_Pos)                           /*!< 0x00000007 */
N#define IWDG_PR_PR          IWDG_PR_PR_Msk                                     /*!<PR[2:0] (Prescaler divider)         */
N#define IWDG_PR_PR_0        (0x1U << IWDG_PR_PR_Pos)                           /*!< 0x01 */
N#define IWDG_PR_PR_1        (0x2U << IWDG_PR_PR_Pos)                           /*!< 0x02 */
N#define IWDG_PR_PR_2        (0x4U << IWDG_PR_PR_Pos)                           /*!< 0x04 */
N
N/*******************  Bit definition for IWDG_RLR register  *******************/
N#define IWDG_RLR_RL_Pos     (0U)                                               
N#define IWDG_RLR_RL_Msk     (0xFFFU << IWDG_RLR_RL_Pos)                        /*!< 0x00000FFF */
N#define IWDG_RLR_RL         IWDG_RLR_RL_Msk                                    /*!<Watchdog counter reload value        */
N
N/*******************  Bit definition for IWDG_SR register  ********************/
N#define IWDG_SR_PVU_Pos     (0U)                                               
N#define IWDG_SR_PVU_Msk     (0x1U << IWDG_SR_PVU_Pos)                          /*!< 0x00000001 */
N#define IWDG_SR_PVU         IWDG_SR_PVU_Msk                                    /*!<Watchdog prescaler value update      */
N#define IWDG_SR_RVU_Pos     (1U)                                               
N#define IWDG_SR_RVU_Msk     (0x1U << IWDG_SR_RVU_Pos)                          /*!< 0x00000002 */
N#define IWDG_SR_RVU         IWDG_SR_RVU_Msk                                    /*!<Watchdog counter reload value update */
N
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                             Power Control                                  */
N/*                                                                            */
N/******************************************************************************/
N/********************  Bit definition for PWR_CR register  ********************/
N#define PWR_CR_LPDS_Pos        (0U)                                            
N#define PWR_CR_LPDS_Msk        (0x1U << PWR_CR_LPDS_Pos)                       /*!< 0x00000001 */
N#define PWR_CR_LPDS            PWR_CR_LPDS_Msk                                 /*!< Low-Power Deepsleep                 */
N#define PWR_CR_PDDS_Pos        (1U)                                            
N#define PWR_CR_PDDS_Msk        (0x1U << PWR_CR_PDDS_Pos)                       /*!< 0x00000002 */
N#define PWR_CR_PDDS            PWR_CR_PDDS_Msk                                 /*!< Power Down Deepsleep                */
N#define PWR_CR_CWUF_Pos        (2U)                                            
N#define PWR_CR_CWUF_Msk        (0x1U << PWR_CR_CWUF_Pos)                       /*!< 0x00000004 */
N#define PWR_CR_CWUF            PWR_CR_CWUF_Msk                                 /*!< Clear Wakeup Flag                   */
N#define PWR_CR_CSBF_Pos        (3U)                                            
N#define PWR_CR_CSBF_Msk        (0x1U << PWR_CR_CSBF_Pos)                       /*!< 0x00000008 */
N#define PWR_CR_CSBF            PWR_CR_CSBF_Msk                                 /*!< Clear Standby Flag                  */
N#define PWR_CR_PVDE_Pos        (4U)                                            
N#define PWR_CR_PVDE_Msk        (0x1U << PWR_CR_PVDE_Pos)                       /*!< 0x00000010 */
N#define PWR_CR_PVDE            PWR_CR_PVDE_Msk                                 /*!< Power Voltage Detector Enable       */
N
N#define PWR_CR_PLS_Pos         (5U)                                            
N#define PWR_CR_PLS_Msk         (0x7U << PWR_CR_PLS_Pos)                        /*!< 0x000000E0 */
N#define PWR_CR_PLS             PWR_CR_PLS_Msk                                  /*!< PLS[2:0] bits (PVD Level Selection) */
N#define PWR_CR_PLS_0           (0x1U << PWR_CR_PLS_Pos)                        /*!< 0x00000020 */
N#define PWR_CR_PLS_1           (0x2U << PWR_CR_PLS_Pos)                        /*!< 0x00000040 */
N#define PWR_CR_PLS_2           (0x4U << PWR_CR_PLS_Pos)                        /*!< 0x00000080 */
N
N/*!< PVD level configuration */
N#define PWR_CR_PLS_LEV0        0x00000000U                                     /*!< PVD level 0 */
N#define PWR_CR_PLS_LEV1        0x00000020U                                     /*!< PVD level 1 */
N#define PWR_CR_PLS_LEV2        0x00000040U                                     /*!< PVD level 2 */
N#define PWR_CR_PLS_LEV3        0x00000060U                                     /*!< PVD level 3 */
N#define PWR_CR_PLS_LEV4        0x00000080U                                     /*!< PVD level 4 */
N#define PWR_CR_PLS_LEV5        0x000000A0U                                     /*!< PVD level 5 */
N#define PWR_CR_PLS_LEV6        0x000000C0U                                     /*!< PVD level 6 */
N#define PWR_CR_PLS_LEV7        0x000000E0U                                     /*!< PVD level 7 */
N#define PWR_CR_DBP_Pos         (8U)                                            
N#define PWR_CR_DBP_Msk         (0x1U << PWR_CR_DBP_Pos)                        /*!< 0x00000100 */
N#define PWR_CR_DBP             PWR_CR_DBP_Msk                                  /*!< Disable Backup Domain write protection                     */
N#define PWR_CR_FPDS_Pos        (9U)                                            
N#define PWR_CR_FPDS_Msk        (0x1U << PWR_CR_FPDS_Pos)                       /*!< 0x00000200 */
N#define PWR_CR_FPDS            PWR_CR_FPDS_Msk                                 /*!< Flash power down in Stop mode                              */
N#define PWR_CR_VOS_Pos         (14U)                                           
N#define PWR_CR_VOS_Msk         (0x1U << PWR_CR_VOS_Pos)                        /*!< 0x00004000 */
N#define PWR_CR_VOS             PWR_CR_VOS_Msk                                  /*!< VOS bit (Regulator voltage scaling output selection) */
N
N/* Legacy define */
N#define  PWR_CR_PMODE                        PWR_CR_VOS
N
N/*******************  Bit definition for PWR_CSR register  ********************/
N#define PWR_CSR_WUF_Pos        (0U)                                            
N#define PWR_CSR_WUF_Msk        (0x1U << PWR_CSR_WUF_Pos)                       /*!< 0x00000001 */
N#define PWR_CSR_WUF            PWR_CSR_WUF_Msk                                 /*!< Wakeup Flag                                      */
N#define PWR_CSR_SBF_Pos        (1U)                                            
N#define PWR_CSR_SBF_Msk        (0x1U << PWR_CSR_SBF_Pos)                       /*!< 0x00000002 */
N#define PWR_CSR_SBF            PWR_CSR_SBF_Msk                                 /*!< Standby Flag                                     */
N#define PWR_CSR_PVDO_Pos       (2U)                                            
N#define PWR_CSR_PVDO_Msk       (0x1U << PWR_CSR_PVDO_Pos)                      /*!< 0x00000004 */
N#define PWR_CSR_PVDO           PWR_CSR_PVDO_Msk                                /*!< PVD Output                                       */
N#define PWR_CSR_BRR_Pos        (3U)                                            
N#define PWR_CSR_BRR_Msk        (0x1U << PWR_CSR_BRR_Pos)                       /*!< 0x00000008 */
N#define PWR_CSR_BRR            PWR_CSR_BRR_Msk                                 /*!< Backup regulator ready                           */
N#define PWR_CSR_EWUP_Pos       (8U)                                            
N#define PWR_CSR_EWUP_Msk       (0x1U << PWR_CSR_EWUP_Pos)                      /*!< 0x00000100 */
N#define PWR_CSR_EWUP           PWR_CSR_EWUP_Msk                                /*!< Enable WKUP pin                                  */
N#define PWR_CSR_BRE_Pos        (9U)                                            
N#define PWR_CSR_BRE_Msk        (0x1U << PWR_CSR_BRE_Pos)                       /*!< 0x00000200 */
N#define PWR_CSR_BRE            PWR_CSR_BRE_Msk                                 /*!< Backup regulator enable                          */
N#define PWR_CSR_VOSRDY_Pos     (14U)                                           
N#define PWR_CSR_VOSRDY_Msk     (0x1U << PWR_CSR_VOSRDY_Pos)                    /*!< 0x00004000 */
N#define PWR_CSR_VOSRDY         PWR_CSR_VOSRDY_Msk                              /*!< Regulator voltage scaling output selection ready */
N
N/* Legacy define */
N#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY
N
N/******************************************************************************/
N/*                                                                            */
N/*                         Reset and Clock Control                            */
N/*                                                                            */
N/******************************************************************************/
N/********************  Bit definition for RCC_CR register  ********************/
N#define RCC_CR_HSION_Pos                   (0U)                                
N#define RCC_CR_HSION_Msk                   (0x1U << RCC_CR_HSION_Pos)          /*!< 0x00000001 */
N#define RCC_CR_HSION                       RCC_CR_HSION_Msk                    
N#define RCC_CR_HSIRDY_Pos                  (1U)                                
N#define RCC_CR_HSIRDY_Msk                  (0x1U << RCC_CR_HSIRDY_Pos)         /*!< 0x00000002 */
N#define RCC_CR_HSIRDY                      RCC_CR_HSIRDY_Msk                   
N
N#define RCC_CR_HSITRIM_Pos                 (3U)                                
N#define RCC_CR_HSITRIM_Msk                 (0x1FU << RCC_CR_HSITRIM_Pos)       /*!< 0x000000F8 */
N#define RCC_CR_HSITRIM                     RCC_CR_HSITRIM_Msk                  
N#define RCC_CR_HSITRIM_0                   (0x01U << RCC_CR_HSITRIM_Pos)       /*!< 0x00000008 */
N#define RCC_CR_HSITRIM_1                   (0x02U << RCC_CR_HSITRIM_Pos)       /*!< 0x00000010 */
N#define RCC_CR_HSITRIM_2                   (0x04U << RCC_CR_HSITRIM_Pos)       /*!< 0x00000020 */
N#define RCC_CR_HSITRIM_3                   (0x08U << RCC_CR_HSITRIM_Pos)       /*!< 0x00000040 */
N#define RCC_CR_HSITRIM_4                   (0x10U << RCC_CR_HSITRIM_Pos)       /*!< 0x00000080 */
N
N#define RCC_CR_HSICAL_Pos                  (8U)                                
N#define RCC_CR_HSICAL_Msk                  (0xFFU << RCC_CR_HSICAL_Pos)        /*!< 0x0000FF00 */
N#define RCC_CR_HSICAL                      RCC_CR_HSICAL_Msk                   
N#define RCC_CR_HSICAL_0                    (0x01U << RCC_CR_HSICAL_Pos)        /*!< 0x00000100 */
N#define RCC_CR_HSICAL_1                    (0x02U << RCC_CR_HSICAL_Pos)        /*!< 0x00000200 */
N#define RCC_CR_HSICAL_2                    (0x04U << RCC_CR_HSICAL_Pos)        /*!< 0x00000400 */
N#define RCC_CR_HSICAL_3                    (0x08U << RCC_CR_HSICAL_Pos)        /*!< 0x00000800 */
N#define RCC_CR_HSICAL_4                    (0x10U << RCC_CR_HSICAL_Pos)        /*!< 0x00001000 */
N#define RCC_CR_HSICAL_5                    (0x20U << RCC_CR_HSICAL_Pos)        /*!< 0x00002000 */
N#define RCC_CR_HSICAL_6                    (0x40U << RCC_CR_HSICAL_Pos)        /*!< 0x00004000 */
N#define RCC_CR_HSICAL_7                    (0x80U << RCC_CR_HSICAL_Pos)        /*!< 0x00008000 */
N
N#define RCC_CR_HSEON_Pos                   (16U)                               
N#define RCC_CR_HSEON_Msk                   (0x1U << RCC_CR_HSEON_Pos)          /*!< 0x00010000 */
N#define RCC_CR_HSEON                       RCC_CR_HSEON_Msk                    
N#define RCC_CR_HSERDY_Pos                  (17U)                               
N#define RCC_CR_HSERDY_Msk                  (0x1U << RCC_CR_HSERDY_Pos)         /*!< 0x00020000 */
N#define RCC_CR_HSERDY                      RCC_CR_HSERDY_Msk                   
N#define RCC_CR_HSEBYP_Pos                  (18U)                               
N#define RCC_CR_HSEBYP_Msk                  (0x1U << RCC_CR_HSEBYP_Pos)         /*!< 0x00040000 */
N#define RCC_CR_HSEBYP                      RCC_CR_HSEBYP_Msk                   
N#define RCC_CR_CSSON_Pos                   (19U)                               
N#define RCC_CR_CSSON_Msk                   (0x1U << RCC_CR_CSSON_Pos)          /*!< 0x00080000 */
N#define RCC_CR_CSSON                       RCC_CR_CSSON_Msk                    
N#define RCC_CR_PLLON_Pos                   (24U)                               
N#define RCC_CR_PLLON_Msk                   (0x1U << RCC_CR_PLLON_Pos)          /*!< 0x01000000 */
N#define RCC_CR_PLLON                       RCC_CR_PLLON_Msk                    
N#define RCC_CR_PLLRDY_Pos                  (25U)                               
N#define RCC_CR_PLLRDY_Msk                  (0x1U << RCC_CR_PLLRDY_Pos)         /*!< 0x02000000 */
N#define RCC_CR_PLLRDY                      RCC_CR_PLLRDY_Msk                   
N/*
N * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
N */
N#define RCC_PLLI2S_SUPPORT                                                     /*!< Support PLLI2S oscillator */
N
N#define RCC_CR_PLLI2SON_Pos                (26U)                               
N#define RCC_CR_PLLI2SON_Msk                (0x1U << RCC_CR_PLLI2SON_Pos)       /*!< 0x04000000 */
N#define RCC_CR_PLLI2SON                    RCC_CR_PLLI2SON_Msk                 
N#define RCC_CR_PLLI2SRDY_Pos               (27U)                               
N#define RCC_CR_PLLI2SRDY_Msk               (0x1U << RCC_CR_PLLI2SRDY_Pos)      /*!< 0x08000000 */
N#define RCC_CR_PLLI2SRDY                   RCC_CR_PLLI2SRDY_Msk                
N
N/********************  Bit definition for RCC_PLLCFGR register  ***************/
N#define RCC_PLLCFGR_PLLM_Pos               (0U)                                
N#define RCC_PLLCFGR_PLLM_Msk               (0x3FU << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x0000003F */
N#define RCC_PLLCFGR_PLLM                   RCC_PLLCFGR_PLLM_Msk                
N#define RCC_PLLCFGR_PLLM_0                 (0x01U << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000001 */
N#define RCC_PLLCFGR_PLLM_1                 (0x02U << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000002 */
N#define RCC_PLLCFGR_PLLM_2                 (0x04U << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000004 */
N#define RCC_PLLCFGR_PLLM_3                 (0x08U << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000008 */
N#define RCC_PLLCFGR_PLLM_4                 (0x10U << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000010 */
N#define RCC_PLLCFGR_PLLM_5                 (0x20U << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000020 */
N
N#define RCC_PLLCFGR_PLLN_Pos               (6U)                                
N#define RCC_PLLCFGR_PLLN_Msk               (0x1FFU << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00007FC0 */
N#define RCC_PLLCFGR_PLLN                   RCC_PLLCFGR_PLLN_Msk                
N#define RCC_PLLCFGR_PLLN_0                 (0x001U << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000040 */
N#define RCC_PLLCFGR_PLLN_1                 (0x002U << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000080 */
N#define RCC_PLLCFGR_PLLN_2                 (0x004U << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000100 */
N#define RCC_PLLCFGR_PLLN_3                 (0x008U << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000200 */
N#define RCC_PLLCFGR_PLLN_4                 (0x010U << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000400 */
N#define RCC_PLLCFGR_PLLN_5                 (0x020U << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000800 */
N#define RCC_PLLCFGR_PLLN_6                 (0x040U << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00001000 */
N#define RCC_PLLCFGR_PLLN_7                 (0x080U << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00002000 */
N#define RCC_PLLCFGR_PLLN_8                 (0x100U << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00004000 */
N
N#define RCC_PLLCFGR_PLLP_Pos               (16U)                               
N#define RCC_PLLCFGR_PLLP_Msk               (0x3U << RCC_PLLCFGR_PLLP_Pos)      /*!< 0x00030000 */
N#define RCC_PLLCFGR_PLLP                   RCC_PLLCFGR_PLLP_Msk                
N#define RCC_PLLCFGR_PLLP_0                 (0x1U << RCC_PLLCFGR_PLLP_Pos)      /*!< 0x00010000 */
N#define RCC_PLLCFGR_PLLP_1                 (0x2U << RCC_PLLCFGR_PLLP_Pos)      /*!< 0x00020000 */
N
N#define RCC_PLLCFGR_PLLSRC_Pos             (22U)                               
N#define RCC_PLLCFGR_PLLSRC_Msk             (0x1U << RCC_PLLCFGR_PLLSRC_Pos)    /*!< 0x00400000 */
N#define RCC_PLLCFGR_PLLSRC                 RCC_PLLCFGR_PLLSRC_Msk              
N#define RCC_PLLCFGR_PLLSRC_HSE_Pos         (22U)                               
N#define RCC_PLLCFGR_PLLSRC_HSE_Msk         (0x1U << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */
N#define RCC_PLLCFGR_PLLSRC_HSE             RCC_PLLCFGR_PLLSRC_HSE_Msk          
N#define RCC_PLLCFGR_PLLSRC_HSI             0x00000000U                         
N
N#define RCC_PLLCFGR_PLLQ_Pos               (24U)                               
N#define RCC_PLLCFGR_PLLQ_Msk               (0xFU << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x0F000000 */
N#define RCC_PLLCFGR_PLLQ                   RCC_PLLCFGR_PLLQ_Msk                
N#define RCC_PLLCFGR_PLLQ_0                 (0x1U << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x01000000 */
N#define RCC_PLLCFGR_PLLQ_1                 (0x2U << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x02000000 */
N#define RCC_PLLCFGR_PLLQ_2                 (0x4U << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x04000000 */
N#define RCC_PLLCFGR_PLLQ_3                 (0x8U << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x08000000 */
N
N
N/********************  Bit definition for RCC_CFGR register  ******************/
N/*!< SW configuration */
N#define RCC_CFGR_SW_Pos                    (0U)                                
N#define RCC_CFGR_SW_Msk                    (0x3U << RCC_CFGR_SW_Pos)           /*!< 0x00000003 */
N#define RCC_CFGR_SW                        RCC_CFGR_SW_Msk                     /*!< SW[1:0] bits (System clock Switch) */
N#define RCC_CFGR_SW_0                      (0x1U << RCC_CFGR_SW_Pos)           /*!< 0x00000001 */
N#define RCC_CFGR_SW_1                      (0x2U << RCC_CFGR_SW_Pos)           /*!< 0x00000002 */
N
N#define RCC_CFGR_SW_HSI                    0x00000000U                         /*!< HSI selected as system clock */
N#define RCC_CFGR_SW_HSE                    0x00000001U                         /*!< HSE selected as system clock */
N#define RCC_CFGR_SW_PLL                    0x00000002U                         /*!< PLL selected as system clock */
N
N/*!< SWS configuration */
N#define RCC_CFGR_SWS_Pos                   (2U)                                
N#define RCC_CFGR_SWS_Msk                   (0x3U << RCC_CFGR_SWS_Pos)          /*!< 0x0000000C */
N#define RCC_CFGR_SWS                       RCC_CFGR_SWS_Msk                    /*!< SWS[1:0] bits (System Clock Switch Status) */
N#define RCC_CFGR_SWS_0                     (0x1U << RCC_CFGR_SWS_Pos)          /*!< 0x00000004 */
N#define RCC_CFGR_SWS_1                     (0x2U << RCC_CFGR_SWS_Pos)          /*!< 0x00000008 */
N
N#define RCC_CFGR_SWS_HSI                   0x00000000U                         /*!< HSI oscillator used as system clock        */
N#define RCC_CFGR_SWS_HSE                   0x00000004U                         /*!< HSE oscillator used as system clock        */
N#define RCC_CFGR_SWS_PLL                   0x00000008U                         /*!< PLL used as system clock                   */
N
N/*!< HPRE configuration */
N#define RCC_CFGR_HPRE_Pos                  (4U)                                
N#define RCC_CFGR_HPRE_Msk                  (0xFU << RCC_CFGR_HPRE_Pos)         /*!< 0x000000F0 */
N#define RCC_CFGR_HPRE                      RCC_CFGR_HPRE_Msk                   /*!< HPRE[3:0] bits (AHB prescaler) */
N#define RCC_CFGR_HPRE_0                    (0x1U << RCC_CFGR_HPRE_Pos)         /*!< 0x00000010 */
N#define RCC_CFGR_HPRE_1                    (0x2U << RCC_CFGR_HPRE_Pos)         /*!< 0x00000020 */
N#define RCC_CFGR_HPRE_2                    (0x4U << RCC_CFGR_HPRE_Pos)         /*!< 0x00000040 */
N#define RCC_CFGR_HPRE_3                    (0x8U << RCC_CFGR_HPRE_Pos)         /*!< 0x00000080 */
N
N#define RCC_CFGR_HPRE_DIV1                 0x00000000U                         /*!< SYSCLK not divided    */
N#define RCC_CFGR_HPRE_DIV2                 0x00000080U                         /*!< SYSCLK divided by 2   */
N#define RCC_CFGR_HPRE_DIV4                 0x00000090U                         /*!< SYSCLK divided by 4   */
N#define RCC_CFGR_HPRE_DIV8                 0x000000A0U                         /*!< SYSCLK divided by 8   */
N#define RCC_CFGR_HPRE_DIV16                0x000000B0U                         /*!< SYSCLK divided by 16  */
N#define RCC_CFGR_HPRE_DIV64                0x000000C0U                         /*!< SYSCLK divided by 64  */
N#define RCC_CFGR_HPRE_DIV128               0x000000D0U                         /*!< SYSCLK divided by 128 */
N#define RCC_CFGR_HPRE_DIV256               0x000000E0U                         /*!< SYSCLK divided by 256 */
N#define RCC_CFGR_HPRE_DIV512               0x000000F0U                         /*!< SYSCLK divided by 512 */
N
N/*!< PPRE1 configuration */
N#define RCC_CFGR_PPRE1_Pos                 (10U)                               
N#define RCC_CFGR_PPRE1_Msk                 (0x7U << RCC_CFGR_PPRE1_Pos)        /*!< 0x00001C00 */
N#define RCC_CFGR_PPRE1                     RCC_CFGR_PPRE1_Msk                  /*!< PRE1[2:0] bits (APB1 prescaler) */
N#define RCC_CFGR_PPRE1_0                   (0x1U << RCC_CFGR_PPRE1_Pos)        /*!< 0x00000400 */
N#define RCC_CFGR_PPRE1_1                   (0x2U << RCC_CFGR_PPRE1_Pos)        /*!< 0x00000800 */
N#define RCC_CFGR_PPRE1_2                   (0x4U << RCC_CFGR_PPRE1_Pos)        /*!< 0x00001000 */
N
N#define RCC_CFGR_PPRE1_DIV1                0x00000000U                         /*!< HCLK not divided   */
N#define RCC_CFGR_PPRE1_DIV2                0x00001000U                         /*!< HCLK divided by 2  */
N#define RCC_CFGR_PPRE1_DIV4                0x00001400U                         /*!< HCLK divided by 4  */
N#define RCC_CFGR_PPRE1_DIV8                0x00001800U                         /*!< HCLK divided by 8  */
N#define RCC_CFGR_PPRE1_DIV16               0x00001C00U                         /*!< HCLK divided by 16 */
N
N/*!< PPRE2 configuration */
N#define RCC_CFGR_PPRE2_Pos                 (13U)                               
N#define RCC_CFGR_PPRE2_Msk                 (0x7U << RCC_CFGR_PPRE2_Pos)        /*!< 0x0000E000 */
N#define RCC_CFGR_PPRE2                     RCC_CFGR_PPRE2_Msk                  /*!< PRE2[2:0] bits (APB2 prescaler) */
N#define RCC_CFGR_PPRE2_0                   (0x1U << RCC_CFGR_PPRE2_Pos)        /*!< 0x00002000 */
N#define RCC_CFGR_PPRE2_1                   (0x2U << RCC_CFGR_PPRE2_Pos)        /*!< 0x00004000 */
N#define RCC_CFGR_PPRE2_2                   (0x4U << RCC_CFGR_PPRE2_Pos)        /*!< 0x00008000 */
N
N#define RCC_CFGR_PPRE2_DIV1                0x00000000U                         /*!< HCLK not divided   */
N#define RCC_CFGR_PPRE2_DIV2                0x00008000U                         /*!< HCLK divided by 2  */
N#define RCC_CFGR_PPRE2_DIV4                0x0000A000U                         /*!< HCLK divided by 4  */
N#define RCC_CFGR_PPRE2_DIV8                0x0000C000U                         /*!< HCLK divided by 8  */
N#define RCC_CFGR_PPRE2_DIV16               0x0000E000U                         /*!< HCLK divided by 16 */
N
N/*!< RTCPRE configuration */
N#define RCC_CFGR_RTCPRE_Pos                (16U)                               
N#define RCC_CFGR_RTCPRE_Msk                (0x1FU << RCC_CFGR_RTCPRE_Pos)      /*!< 0x001F0000 */
N#define RCC_CFGR_RTCPRE                    RCC_CFGR_RTCPRE_Msk                 
N#define RCC_CFGR_RTCPRE_0                  (0x01U << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00010000 */
N#define RCC_CFGR_RTCPRE_1                  (0x02U << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00020000 */
N#define RCC_CFGR_RTCPRE_2                  (0x04U << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00040000 */
N#define RCC_CFGR_RTCPRE_3                  (0x08U << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00080000 */
N#define RCC_CFGR_RTCPRE_4                  (0x10U << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00100000 */
N
N/*!< MCO1 configuration */
N#define RCC_CFGR_MCO1_Pos                  (21U)                               
N#define RCC_CFGR_MCO1_Msk                  (0x3U << RCC_CFGR_MCO1_Pos)         /*!< 0x00600000 */
N#define RCC_CFGR_MCO1                      RCC_CFGR_MCO1_Msk                   
N#define RCC_CFGR_MCO1_0                    (0x1U << RCC_CFGR_MCO1_Pos)         /*!< 0x00200000 */
N#define RCC_CFGR_MCO1_1                    (0x2U << RCC_CFGR_MCO1_Pos)         /*!< 0x00400000 */
N
N#define RCC_CFGR_I2SSRC_Pos                (23U)                               
N#define RCC_CFGR_I2SSRC_Msk                (0x1U << RCC_CFGR_I2SSRC_Pos)       /*!< 0x00800000 */
N#define RCC_CFGR_I2SSRC                    RCC_CFGR_I2SSRC_Msk                 
N
N#define RCC_CFGR_MCO1PRE_Pos               (24U)                               
N#define RCC_CFGR_MCO1PRE_Msk               (0x7U << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x07000000 */
N#define RCC_CFGR_MCO1PRE                   RCC_CFGR_MCO1PRE_Msk                
N#define RCC_CFGR_MCO1PRE_0                 (0x1U << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x01000000 */
N#define RCC_CFGR_MCO1PRE_1                 (0x2U << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x02000000 */
N#define RCC_CFGR_MCO1PRE_2                 (0x4U << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x04000000 */
N
N#define RCC_CFGR_MCO2PRE_Pos               (27U)                               
N#define RCC_CFGR_MCO2PRE_Msk               (0x7U << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x38000000 */
N#define RCC_CFGR_MCO2PRE                   RCC_CFGR_MCO2PRE_Msk                
N#define RCC_CFGR_MCO2PRE_0                 (0x1U << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x08000000 */
N#define RCC_CFGR_MCO2PRE_1                 (0x2U << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x10000000 */
N#define RCC_CFGR_MCO2PRE_2                 (0x4U << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x20000000 */
N
N#define RCC_CFGR_MCO2_Pos                  (30U)                               
N#define RCC_CFGR_MCO2_Msk                  (0x3U << RCC_CFGR_MCO2_Pos)         /*!< 0xC0000000 */
N#define RCC_CFGR_MCO2                      RCC_CFGR_MCO2_Msk                   
N#define RCC_CFGR_MCO2_0                    (0x1U << RCC_CFGR_MCO2_Pos)         /*!< 0x40000000 */
N#define RCC_CFGR_MCO2_1                    (0x2U << RCC_CFGR_MCO2_Pos)         /*!< 0x80000000 */
N
N/********************  Bit definition for RCC_CIR register  *******************/
N#define RCC_CIR_LSIRDYF_Pos                (0U)                                
N#define RCC_CIR_LSIRDYF_Msk                (0x1U << RCC_CIR_LSIRDYF_Pos)       /*!< 0x00000001 */
N#define RCC_CIR_LSIRDYF                    RCC_CIR_LSIRDYF_Msk                 
N#define RCC_CIR_LSERDYF_Pos                (1U)                                
N#define RCC_CIR_LSERDYF_Msk                (0x1U << RCC_CIR_LSERDYF_Pos)       /*!< 0x00000002 */
N#define RCC_CIR_LSERDYF                    RCC_CIR_LSERDYF_Msk                 
N#define RCC_CIR_HSIRDYF_Pos                (2U)                                
N#define RCC_CIR_HSIRDYF_Msk                (0x1U << RCC_CIR_HSIRDYF_Pos)       /*!< 0x00000004 */
N#define RCC_CIR_HSIRDYF                    RCC_CIR_HSIRDYF_Msk                 
N#define RCC_CIR_HSERDYF_Pos                (3U)                                
N#define RCC_CIR_HSERDYF_Msk                (0x1U << RCC_CIR_HSERDYF_Pos)       /*!< 0x00000008 */
N#define RCC_CIR_HSERDYF                    RCC_CIR_HSERDYF_Msk                 
N#define RCC_CIR_PLLRDYF_Pos                (4U)                                
N#define RCC_CIR_PLLRDYF_Msk                (0x1U << RCC_CIR_PLLRDYF_Pos)       /*!< 0x00000010 */
N#define RCC_CIR_PLLRDYF                    RCC_CIR_PLLRDYF_Msk                 
N#define RCC_CIR_PLLI2SRDYF_Pos             (5U)                                
N#define RCC_CIR_PLLI2SRDYF_Msk             (0x1U << RCC_CIR_PLLI2SRDYF_Pos)    /*!< 0x00000020 */
N#define RCC_CIR_PLLI2SRDYF                 RCC_CIR_PLLI2SRDYF_Msk              
N
N#define RCC_CIR_CSSF_Pos                   (7U)                                
N#define RCC_CIR_CSSF_Msk                   (0x1U << RCC_CIR_CSSF_Pos)          /*!< 0x00000080 */
N#define RCC_CIR_CSSF                       RCC_CIR_CSSF_Msk                    
N#define RCC_CIR_LSIRDYIE_Pos               (8U)                                
N#define RCC_CIR_LSIRDYIE_Msk               (0x1U << RCC_CIR_LSIRDYIE_Pos)      /*!< 0x00000100 */
N#define RCC_CIR_LSIRDYIE                   RCC_CIR_LSIRDYIE_Msk                
N#define RCC_CIR_LSERDYIE_Pos               (9U)                                
N#define RCC_CIR_LSERDYIE_Msk               (0x1U << RCC_CIR_LSERDYIE_Pos)      /*!< 0x00000200 */
N#define RCC_CIR_LSERDYIE                   RCC_CIR_LSERDYIE_Msk                
N#define RCC_CIR_HSIRDYIE_Pos               (10U)                               
N#define RCC_CIR_HSIRDYIE_Msk               (0x1U << RCC_CIR_HSIRDYIE_Pos)      /*!< 0x00000400 */
N#define RCC_CIR_HSIRDYIE                   RCC_CIR_HSIRDYIE_Msk                
N#define RCC_CIR_HSERDYIE_Pos               (11U)                               
N#define RCC_CIR_HSERDYIE_Msk               (0x1U << RCC_CIR_HSERDYIE_Pos)      /*!< 0x00000800 */
N#define RCC_CIR_HSERDYIE                   RCC_CIR_HSERDYIE_Msk                
N#define RCC_CIR_PLLRDYIE_Pos               (12U)                               
N#define RCC_CIR_PLLRDYIE_Msk               (0x1U << RCC_CIR_PLLRDYIE_Pos)      /*!< 0x00001000 */
N#define RCC_CIR_PLLRDYIE                   RCC_CIR_PLLRDYIE_Msk                
N#define RCC_CIR_PLLI2SRDYIE_Pos            (13U)                               
N#define RCC_CIR_PLLI2SRDYIE_Msk            (0x1U << RCC_CIR_PLLI2SRDYIE_Pos)   /*!< 0x00002000 */
N#define RCC_CIR_PLLI2SRDYIE                RCC_CIR_PLLI2SRDYIE_Msk             
N
N#define RCC_CIR_LSIRDYC_Pos                (16U)                               
N#define RCC_CIR_LSIRDYC_Msk                (0x1U << RCC_CIR_LSIRDYC_Pos)       /*!< 0x00010000 */
N#define RCC_CIR_LSIRDYC                    RCC_CIR_LSIRDYC_Msk                 
N#define RCC_CIR_LSERDYC_Pos                (17U)                               
N#define RCC_CIR_LSERDYC_Msk                (0x1U << RCC_CIR_LSERDYC_Pos)       /*!< 0x00020000 */
N#define RCC_CIR_LSERDYC                    RCC_CIR_LSERDYC_Msk                 
N#define RCC_CIR_HSIRDYC_Pos                (18U)                               
N#define RCC_CIR_HSIRDYC_Msk                (0x1U << RCC_CIR_HSIRDYC_Pos)       /*!< 0x00040000 */
N#define RCC_CIR_HSIRDYC                    RCC_CIR_HSIRDYC_Msk                 
N#define RCC_CIR_HSERDYC_Pos                (19U)                               
N#define RCC_CIR_HSERDYC_Msk                (0x1U << RCC_CIR_HSERDYC_Pos)       /*!< 0x00080000 */
N#define RCC_CIR_HSERDYC                    RCC_CIR_HSERDYC_Msk                 
N#define RCC_CIR_PLLRDYC_Pos                (20U)                               
N#define RCC_CIR_PLLRDYC_Msk                (0x1U << RCC_CIR_PLLRDYC_Pos)       /*!< 0x00100000 */
N#define RCC_CIR_PLLRDYC                    RCC_CIR_PLLRDYC_Msk                 
N#define RCC_CIR_PLLI2SRDYC_Pos             (21U)                               
N#define RCC_CIR_PLLI2SRDYC_Msk             (0x1U << RCC_CIR_PLLI2SRDYC_Pos)    /*!< 0x00200000 */
N#define RCC_CIR_PLLI2SRDYC                 RCC_CIR_PLLI2SRDYC_Msk              
N
N#define RCC_CIR_CSSC_Pos                   (23U)                               
N#define RCC_CIR_CSSC_Msk                   (0x1U << RCC_CIR_CSSC_Pos)          /*!< 0x00800000 */
N#define RCC_CIR_CSSC                       RCC_CIR_CSSC_Msk                    
N
N/********************  Bit definition for RCC_AHB1RSTR register  **************/
N#define RCC_AHB1RSTR_GPIOARST_Pos          (0U)                                
N#define RCC_AHB1RSTR_GPIOARST_Msk          (0x1U << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */
N#define RCC_AHB1RSTR_GPIOARST              RCC_AHB1RSTR_GPIOARST_Msk           
N#define RCC_AHB1RSTR_GPIOBRST_Pos          (1U)                                
N#define RCC_AHB1RSTR_GPIOBRST_Msk          (0x1U << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */
N#define RCC_AHB1RSTR_GPIOBRST              RCC_AHB1RSTR_GPIOBRST_Msk           
N#define RCC_AHB1RSTR_GPIOCRST_Pos          (2U)                                
N#define RCC_AHB1RSTR_GPIOCRST_Msk          (0x1U << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */
N#define RCC_AHB1RSTR_GPIOCRST              RCC_AHB1RSTR_GPIOCRST_Msk           
N#define RCC_AHB1RSTR_GPIODRST_Pos          (3U)                                
N#define RCC_AHB1RSTR_GPIODRST_Msk          (0x1U << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */
N#define RCC_AHB1RSTR_GPIODRST              RCC_AHB1RSTR_GPIODRST_Msk           
N#define RCC_AHB1RSTR_GPIOERST_Pos          (4U)                                
N#define RCC_AHB1RSTR_GPIOERST_Msk          (0x1U << RCC_AHB1RSTR_GPIOERST_Pos) /*!< 0x00000010 */
N#define RCC_AHB1RSTR_GPIOERST              RCC_AHB1RSTR_GPIOERST_Msk           
N#define RCC_AHB1RSTR_GPIOFRST_Pos          (5U)                                
N#define RCC_AHB1RSTR_GPIOFRST_Msk          (0x1U << RCC_AHB1RSTR_GPIOFRST_Pos) /*!< 0x00000020 */
N#define RCC_AHB1RSTR_GPIOFRST              RCC_AHB1RSTR_GPIOFRST_Msk           
N#define RCC_AHB1RSTR_GPIOGRST_Pos          (6U)                                
N#define RCC_AHB1RSTR_GPIOGRST_Msk          (0x1U << RCC_AHB1RSTR_GPIOGRST_Pos) /*!< 0x00000040 */
N#define RCC_AHB1RSTR_GPIOGRST              RCC_AHB1RSTR_GPIOGRST_Msk           
N#define RCC_AHB1RSTR_GPIOHRST_Pos          (7U)                                
N#define RCC_AHB1RSTR_GPIOHRST_Msk          (0x1U << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */
N#define RCC_AHB1RSTR_GPIOHRST              RCC_AHB1RSTR_GPIOHRST_Msk           
N#define RCC_AHB1RSTR_GPIOIRST_Pos          (8U)                                
N#define RCC_AHB1RSTR_GPIOIRST_Msk          (0x1U << RCC_AHB1RSTR_GPIOIRST_Pos) /*!< 0x00000100 */
N#define RCC_AHB1RSTR_GPIOIRST              RCC_AHB1RSTR_GPIOIRST_Msk           
N#define RCC_AHB1RSTR_CRCRST_Pos            (12U)                               
N#define RCC_AHB1RSTR_CRCRST_Msk            (0x1U << RCC_AHB1RSTR_CRCRST_Pos)   /*!< 0x00001000 */
N#define RCC_AHB1RSTR_CRCRST                RCC_AHB1RSTR_CRCRST_Msk             
N#define RCC_AHB1RSTR_DMA1RST_Pos           (21U)                               
N#define RCC_AHB1RSTR_DMA1RST_Msk           (0x1U << RCC_AHB1RSTR_DMA1RST_Pos)  /*!< 0x00200000 */
N#define RCC_AHB1RSTR_DMA1RST               RCC_AHB1RSTR_DMA1RST_Msk            
N#define RCC_AHB1RSTR_DMA2RST_Pos           (22U)                               
N#define RCC_AHB1RSTR_DMA2RST_Msk           (0x1U << RCC_AHB1RSTR_DMA2RST_Pos)  /*!< 0x00400000 */
N#define RCC_AHB1RSTR_DMA2RST               RCC_AHB1RSTR_DMA2RST_Msk            
N#define RCC_AHB1RSTR_OTGHRST_Pos           (29U)                               
N#define RCC_AHB1RSTR_OTGHRST_Msk           (0x1U << RCC_AHB1RSTR_OTGHRST_Pos)  /*!< 0x20000000 */
N#define RCC_AHB1RSTR_OTGHRST               RCC_AHB1RSTR_OTGHRST_Msk            
N
N/********************  Bit definition for RCC_AHB2RSTR register  **************/
N#define RCC_AHB2RSTR_RNGRST_Pos            (6U)                                
N#define RCC_AHB2RSTR_RNGRST_Msk            (0x1U << RCC_AHB2RSTR_RNGRST_Pos)   /*!< 0x00000040 */
N#define RCC_AHB2RSTR_RNGRST                RCC_AHB2RSTR_RNGRST_Msk             
N#define RCC_AHB2RSTR_OTGFSRST_Pos          (7U)                                
N#define RCC_AHB2RSTR_OTGFSRST_Msk          (0x1U << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */
N#define RCC_AHB2RSTR_OTGFSRST              RCC_AHB2RSTR_OTGFSRST_Msk           
N/********************  Bit definition for RCC_AHB3RSTR register  **************/
N#define RCC_AHB3RSTR_FSMCRST_Pos           (0U)                                
N#define RCC_AHB3RSTR_FSMCRST_Msk           (0x1U << RCC_AHB3RSTR_FSMCRST_Pos)  /*!< 0x00000001 */
N#define RCC_AHB3RSTR_FSMCRST               RCC_AHB3RSTR_FSMCRST_Msk            
N
N
N/********************  Bit definition for RCC_APB1RSTR register  **************/
N#define RCC_APB1RSTR_TIM2RST_Pos           (0U)                                
N#define RCC_APB1RSTR_TIM2RST_Msk           (0x1U << RCC_APB1RSTR_TIM2RST_Pos)  /*!< 0x00000001 */
N#define RCC_APB1RSTR_TIM2RST               RCC_APB1RSTR_TIM2RST_Msk            
N#define RCC_APB1RSTR_TIM3RST_Pos           (1U)                                
N#define RCC_APB1RSTR_TIM3RST_Msk           (0x1U << RCC_APB1RSTR_TIM3RST_Pos)  /*!< 0x00000002 */
N#define RCC_APB1RSTR_TIM3RST               RCC_APB1RSTR_TIM3RST_Msk            
N#define RCC_APB1RSTR_TIM4RST_Pos           (2U)                                
N#define RCC_APB1RSTR_TIM4RST_Msk           (0x1U << RCC_APB1RSTR_TIM4RST_Pos)  /*!< 0x00000004 */
N#define RCC_APB1RSTR_TIM4RST               RCC_APB1RSTR_TIM4RST_Msk            
N#define RCC_APB1RSTR_TIM5RST_Pos           (3U)                                
N#define RCC_APB1RSTR_TIM5RST_Msk           (0x1U << RCC_APB1RSTR_TIM5RST_Pos)  /*!< 0x00000008 */
N#define RCC_APB1RSTR_TIM5RST               RCC_APB1RSTR_TIM5RST_Msk            
N#define RCC_APB1RSTR_TIM6RST_Pos           (4U)                                
N#define RCC_APB1RSTR_TIM6RST_Msk           (0x1U << RCC_APB1RSTR_TIM6RST_Pos)  /*!< 0x00000010 */
N#define RCC_APB1RSTR_TIM6RST               RCC_APB1RSTR_TIM6RST_Msk            
N#define RCC_APB1RSTR_TIM7RST_Pos           (5U)                                
N#define RCC_APB1RSTR_TIM7RST_Msk           (0x1U << RCC_APB1RSTR_TIM7RST_Pos)  /*!< 0x00000020 */
N#define RCC_APB1RSTR_TIM7RST               RCC_APB1RSTR_TIM7RST_Msk            
N#define RCC_APB1RSTR_TIM12RST_Pos          (6U)                                
N#define RCC_APB1RSTR_TIM12RST_Msk          (0x1U << RCC_APB1RSTR_TIM12RST_Pos) /*!< 0x00000040 */
N#define RCC_APB1RSTR_TIM12RST              RCC_APB1RSTR_TIM12RST_Msk           
N#define RCC_APB1RSTR_TIM13RST_Pos          (7U)                                
N#define RCC_APB1RSTR_TIM13RST_Msk          (0x1U << RCC_APB1RSTR_TIM13RST_Pos) /*!< 0x00000080 */
N#define RCC_APB1RSTR_TIM13RST              RCC_APB1RSTR_TIM13RST_Msk           
N#define RCC_APB1RSTR_TIM14RST_Pos          (8U)                                
N#define RCC_APB1RSTR_TIM14RST_Msk          (0x1U << RCC_APB1RSTR_TIM14RST_Pos) /*!< 0x00000100 */
N#define RCC_APB1RSTR_TIM14RST              RCC_APB1RSTR_TIM14RST_Msk           
N#define RCC_APB1RSTR_WWDGRST_Pos           (11U)                               
N#define RCC_APB1RSTR_WWDGRST_Msk           (0x1U << RCC_APB1RSTR_WWDGRST_Pos)  /*!< 0x00000800 */
N#define RCC_APB1RSTR_WWDGRST               RCC_APB1RSTR_WWDGRST_Msk            
N#define RCC_APB1RSTR_SPI2RST_Pos           (14U)                               
N#define RCC_APB1RSTR_SPI2RST_Msk           (0x1U << RCC_APB1RSTR_SPI2RST_Pos)  /*!< 0x00004000 */
N#define RCC_APB1RSTR_SPI2RST               RCC_APB1RSTR_SPI2RST_Msk            
N#define RCC_APB1RSTR_SPI3RST_Pos           (15U)                               
N#define RCC_APB1RSTR_SPI3RST_Msk           (0x1U << RCC_APB1RSTR_SPI3RST_Pos)  /*!< 0x00008000 */
N#define RCC_APB1RSTR_SPI3RST               RCC_APB1RSTR_SPI3RST_Msk            
N#define RCC_APB1RSTR_USART2RST_Pos         (17U)                               
N#define RCC_APB1RSTR_USART2RST_Msk         (0x1U << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
N#define RCC_APB1RSTR_USART2RST             RCC_APB1RSTR_USART2RST_Msk          
N#define RCC_APB1RSTR_USART3RST_Pos         (18U)                               
N#define RCC_APB1RSTR_USART3RST_Msk         (0x1U << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
N#define RCC_APB1RSTR_USART3RST             RCC_APB1RSTR_USART3RST_Msk          
N#define RCC_APB1RSTR_UART4RST_Pos          (19U)                               
N#define RCC_APB1RSTR_UART4RST_Msk          (0x1U << RCC_APB1RSTR_UART4RST_Pos) /*!< 0x00080000 */
N#define RCC_APB1RSTR_UART4RST              RCC_APB1RSTR_UART4RST_Msk           
N#define RCC_APB1RSTR_UART5RST_Pos          (20U)                               
N#define RCC_APB1RSTR_UART5RST_Msk          (0x1U << RCC_APB1RSTR_UART5RST_Pos) /*!< 0x00100000 */
N#define RCC_APB1RSTR_UART5RST              RCC_APB1RSTR_UART5RST_Msk           
N#define RCC_APB1RSTR_I2C1RST_Pos           (21U)                               
N#define RCC_APB1RSTR_I2C1RST_Msk           (0x1U << RCC_APB1RSTR_I2C1RST_Pos)  /*!< 0x00200000 */
N#define RCC_APB1RSTR_I2C1RST               RCC_APB1RSTR_I2C1RST_Msk            
N#define RCC_APB1RSTR_I2C2RST_Pos           (22U)                               
N#define RCC_APB1RSTR_I2C2RST_Msk           (0x1U << RCC_APB1RSTR_I2C2RST_Pos)  /*!< 0x00400000 */
N#define RCC_APB1RSTR_I2C2RST               RCC_APB1RSTR_I2C2RST_Msk            
N#define RCC_APB1RSTR_I2C3RST_Pos           (23U)                               
N#define RCC_APB1RSTR_I2C3RST_Msk           (0x1U << RCC_APB1RSTR_I2C3RST_Pos)  /*!< 0x00800000 */
N#define RCC_APB1RSTR_I2C3RST               RCC_APB1RSTR_I2C3RST_Msk            
N#define RCC_APB1RSTR_CAN1RST_Pos           (25U)                               
N#define RCC_APB1RSTR_CAN1RST_Msk           (0x1U << RCC_APB1RSTR_CAN1RST_Pos)  /*!< 0x02000000 */
N#define RCC_APB1RSTR_CAN1RST               RCC_APB1RSTR_CAN1RST_Msk            
N#define RCC_APB1RSTR_CAN2RST_Pos           (26U)                               
N#define RCC_APB1RSTR_CAN2RST_Msk           (0x1U << RCC_APB1RSTR_CAN2RST_Pos)  /*!< 0x04000000 */
N#define RCC_APB1RSTR_CAN2RST               RCC_APB1RSTR_CAN2RST_Msk            
N#define RCC_APB1RSTR_PWRRST_Pos            (28U)                               
N#define RCC_APB1RSTR_PWRRST_Msk            (0x1U << RCC_APB1RSTR_PWRRST_Pos)   /*!< 0x10000000 */
N#define RCC_APB1RSTR_PWRRST                RCC_APB1RSTR_PWRRST_Msk             
N#define RCC_APB1RSTR_DACRST_Pos            (29U)                               
N#define RCC_APB1RSTR_DACRST_Msk            (0x1U << RCC_APB1RSTR_DACRST_Pos)   /*!< 0x20000000 */
N#define RCC_APB1RSTR_DACRST                RCC_APB1RSTR_DACRST_Msk             
N
N/********************  Bit definition for RCC_APB2RSTR register  **************/
N#define RCC_APB2RSTR_TIM1RST_Pos           (0U)                                
N#define RCC_APB2RSTR_TIM1RST_Msk           (0x1U << RCC_APB2RSTR_TIM1RST_Pos)  /*!< 0x00000001 */
N#define RCC_APB2RSTR_TIM1RST               RCC_APB2RSTR_TIM1RST_Msk            
N#define RCC_APB2RSTR_TIM8RST_Pos           (1U)                                
N#define RCC_APB2RSTR_TIM8RST_Msk           (0x1U << RCC_APB2RSTR_TIM8RST_Pos)  /*!< 0x00000002 */
N#define RCC_APB2RSTR_TIM8RST               RCC_APB2RSTR_TIM8RST_Msk            
N#define RCC_APB2RSTR_USART1RST_Pos         (4U)                                
N#define RCC_APB2RSTR_USART1RST_Msk         (0x1U << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */
N#define RCC_APB2RSTR_USART1RST             RCC_APB2RSTR_USART1RST_Msk          
N#define RCC_APB2RSTR_USART6RST_Pos         (5U)                                
N#define RCC_APB2RSTR_USART6RST_Msk         (0x1U << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */
N#define RCC_APB2RSTR_USART6RST             RCC_APB2RSTR_USART6RST_Msk          
N#define RCC_APB2RSTR_ADCRST_Pos            (8U)                                
N#define RCC_APB2RSTR_ADCRST_Msk            (0x1U << RCC_APB2RSTR_ADCRST_Pos)   /*!< 0x00000100 */
N#define RCC_APB2RSTR_ADCRST                RCC_APB2RSTR_ADCRST_Msk             
N#define RCC_APB2RSTR_SDIORST_Pos           (11U)                               
N#define RCC_APB2RSTR_SDIORST_Msk           (0x1U << RCC_APB2RSTR_SDIORST_Pos)  /*!< 0x00000800 */
N#define RCC_APB2RSTR_SDIORST               RCC_APB2RSTR_SDIORST_Msk            
N#define RCC_APB2RSTR_SPI1RST_Pos           (12U)                               
N#define RCC_APB2RSTR_SPI1RST_Msk           (0x1U << RCC_APB2RSTR_SPI1RST_Pos)  /*!< 0x00001000 */
N#define RCC_APB2RSTR_SPI1RST               RCC_APB2RSTR_SPI1RST_Msk            
N#define RCC_APB2RSTR_SYSCFGRST_Pos         (14U)                               
N#define RCC_APB2RSTR_SYSCFGRST_Msk         (0x1U << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */
N#define RCC_APB2RSTR_SYSCFGRST             RCC_APB2RSTR_SYSCFGRST_Msk          
N#define RCC_APB2RSTR_TIM9RST_Pos           (16U)                               
N#define RCC_APB2RSTR_TIM9RST_Msk           (0x1U << RCC_APB2RSTR_TIM9RST_Pos)  /*!< 0x00010000 */
N#define RCC_APB2RSTR_TIM9RST               RCC_APB2RSTR_TIM9RST_Msk            
N#define RCC_APB2RSTR_TIM10RST_Pos          (17U)                               
N#define RCC_APB2RSTR_TIM10RST_Msk          (0x1U << RCC_APB2RSTR_TIM10RST_Pos) /*!< 0x00020000 */
N#define RCC_APB2RSTR_TIM10RST              RCC_APB2RSTR_TIM10RST_Msk           
N#define RCC_APB2RSTR_TIM11RST_Pos          (18U)                               
N#define RCC_APB2RSTR_TIM11RST_Msk          (0x1U << RCC_APB2RSTR_TIM11RST_Pos) /*!< 0x00040000 */
N#define RCC_APB2RSTR_TIM11RST              RCC_APB2RSTR_TIM11RST_Msk           
N
N/* Old SPI1RST bit definition, maintained for legacy purpose */
N#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST
N
N/********************  Bit definition for RCC_AHB1ENR register  ***************/
N#define RCC_AHB1ENR_GPIOAEN_Pos            (0U)                                
N#define RCC_AHB1ENR_GPIOAEN_Msk            (0x1U << RCC_AHB1ENR_GPIOAEN_Pos)   /*!< 0x00000001 */
N#define RCC_AHB1ENR_GPIOAEN                RCC_AHB1ENR_GPIOAEN_Msk             
N#define RCC_AHB1ENR_GPIOBEN_Pos            (1U)                                
N#define RCC_AHB1ENR_GPIOBEN_Msk            (0x1U << RCC_AHB1ENR_GPIOBEN_Pos)   /*!< 0x00000002 */
N#define RCC_AHB1ENR_GPIOBEN                RCC_AHB1ENR_GPIOBEN_Msk             
N#define RCC_AHB1ENR_GPIOCEN_Pos            (2U)                                
N#define RCC_AHB1ENR_GPIOCEN_Msk            (0x1U << RCC_AHB1ENR_GPIOCEN_Pos)   /*!< 0x00000004 */
N#define RCC_AHB1ENR_GPIOCEN                RCC_AHB1ENR_GPIOCEN_Msk             
N#define RCC_AHB1ENR_GPIODEN_Pos            (3U)                                
N#define RCC_AHB1ENR_GPIODEN_Msk            (0x1U << RCC_AHB1ENR_GPIODEN_Pos)   /*!< 0x00000008 */
N#define RCC_AHB1ENR_GPIODEN                RCC_AHB1ENR_GPIODEN_Msk             
N#define RCC_AHB1ENR_GPIOEEN_Pos            (4U)                                
N#define RCC_AHB1ENR_GPIOEEN_Msk            (0x1U << RCC_AHB1ENR_GPIOEEN_Pos)   /*!< 0x00000010 */
N#define RCC_AHB1ENR_GPIOEEN                RCC_AHB1ENR_GPIOEEN_Msk             
N#define RCC_AHB1ENR_GPIOFEN_Pos            (5U)                                
N#define RCC_AHB1ENR_GPIOFEN_Msk            (0x1U << RCC_AHB1ENR_GPIOFEN_Pos)   /*!< 0x00000020 */
N#define RCC_AHB1ENR_GPIOFEN                RCC_AHB1ENR_GPIOFEN_Msk             
N#define RCC_AHB1ENR_GPIOGEN_Pos            (6U)                                
N#define RCC_AHB1ENR_GPIOGEN_Msk            (0x1U << RCC_AHB1ENR_GPIOGEN_Pos)   /*!< 0x00000040 */
N#define RCC_AHB1ENR_GPIOGEN                RCC_AHB1ENR_GPIOGEN_Msk             
N#define RCC_AHB1ENR_GPIOHEN_Pos            (7U)                                
N#define RCC_AHB1ENR_GPIOHEN_Msk            (0x1U << RCC_AHB1ENR_GPIOHEN_Pos)   /*!< 0x00000080 */
N#define RCC_AHB1ENR_GPIOHEN                RCC_AHB1ENR_GPIOHEN_Msk             
N#define RCC_AHB1ENR_GPIOIEN_Pos            (8U)                                
N#define RCC_AHB1ENR_GPIOIEN_Msk            (0x1U << RCC_AHB1ENR_GPIOIEN_Pos)   /*!< 0x00000100 */
N#define RCC_AHB1ENR_GPIOIEN                RCC_AHB1ENR_GPIOIEN_Msk             
N#define RCC_AHB1ENR_CRCEN_Pos              (12U)                               
N#define RCC_AHB1ENR_CRCEN_Msk              (0x1U << RCC_AHB1ENR_CRCEN_Pos)     /*!< 0x00001000 */
N#define RCC_AHB1ENR_CRCEN                  RCC_AHB1ENR_CRCEN_Msk               
N#define RCC_AHB1ENR_BKPSRAMEN_Pos          (18U)                               
N#define RCC_AHB1ENR_BKPSRAMEN_Msk          (0x1U << RCC_AHB1ENR_BKPSRAMEN_Pos) /*!< 0x00040000 */
N#define RCC_AHB1ENR_BKPSRAMEN              RCC_AHB1ENR_BKPSRAMEN_Msk           
N#define RCC_AHB1ENR_CCMDATARAMEN_Pos       (20U)                               
N#define RCC_AHB1ENR_CCMDATARAMEN_Msk       (0x1U << RCC_AHB1ENR_CCMDATARAMEN_Pos) /*!< 0x00100000 */
N#define RCC_AHB1ENR_CCMDATARAMEN           RCC_AHB1ENR_CCMDATARAMEN_Msk        
N#define RCC_AHB1ENR_DMA1EN_Pos             (21U)                               
N#define RCC_AHB1ENR_DMA1EN_Msk             (0x1U << RCC_AHB1ENR_DMA1EN_Pos)    /*!< 0x00200000 */
N#define RCC_AHB1ENR_DMA1EN                 RCC_AHB1ENR_DMA1EN_Msk              
N#define RCC_AHB1ENR_DMA2EN_Pos             (22U)                               
N#define RCC_AHB1ENR_DMA2EN_Msk             (0x1U << RCC_AHB1ENR_DMA2EN_Pos)    /*!< 0x00400000 */
N#define RCC_AHB1ENR_DMA2EN                 RCC_AHB1ENR_DMA2EN_Msk              
N#define RCC_AHB1ENR_OTGHSEN_Pos            (29U)                               
N#define RCC_AHB1ENR_OTGHSEN_Msk            (0x1U << RCC_AHB1ENR_OTGHSEN_Pos)   /*!< 0x20000000 */
N#define RCC_AHB1ENR_OTGHSEN                RCC_AHB1ENR_OTGHSEN_Msk             
N#define RCC_AHB1ENR_OTGHSULPIEN_Pos        (30U)                               
N#define RCC_AHB1ENR_OTGHSULPIEN_Msk        (0x1U << RCC_AHB1ENR_OTGHSULPIEN_Pos) /*!< 0x40000000 */
N#define RCC_AHB1ENR_OTGHSULPIEN            RCC_AHB1ENR_OTGHSULPIEN_Msk         
N/********************  Bit definition for RCC_AHB2ENR register  ***************/
N/*
N * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
N */
N#define RCC_AHB2_SUPPORT                   /*!< AHB2 Bus is supported */
N
N#define RCC_AHB2ENR_RNGEN_Pos              (6U)                                
N#define RCC_AHB2ENR_RNGEN_Msk              (0x1U << RCC_AHB2ENR_RNGEN_Pos)     /*!< 0x00000040 */
N#define RCC_AHB2ENR_RNGEN                  RCC_AHB2ENR_RNGEN_Msk               
N#define RCC_AHB2ENR_OTGFSEN_Pos            (7U)                                
N#define RCC_AHB2ENR_OTGFSEN_Msk            (0x1U << RCC_AHB2ENR_OTGFSEN_Pos)   /*!< 0x00000080 */
N#define RCC_AHB2ENR_OTGFSEN                RCC_AHB2ENR_OTGFSEN_Msk             
N
N/********************  Bit definition for RCC_AHB3ENR register  ***************/
N/*
N * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
N */
N#define RCC_AHB3_SUPPORT                   /*!< AHB3 Bus is supported */
N
N#define RCC_AHB3ENR_FSMCEN_Pos             (0U)                                
N#define RCC_AHB3ENR_FSMCEN_Msk             (0x1U << RCC_AHB3ENR_FSMCEN_Pos)    /*!< 0x00000001 */
N#define RCC_AHB3ENR_FSMCEN                 RCC_AHB3ENR_FSMCEN_Msk              
N
N/********************  Bit definition for RCC_APB1ENR register  ***************/
N#define RCC_APB1ENR_TIM2EN_Pos             (0U)                                
N#define RCC_APB1ENR_TIM2EN_Msk             (0x1U << RCC_APB1ENR_TIM2EN_Pos)    /*!< 0x00000001 */
N#define RCC_APB1ENR_TIM2EN                 RCC_APB1ENR_TIM2EN_Msk              
N#define RCC_APB1ENR_TIM3EN_Pos             (1U)                                
N#define RCC_APB1ENR_TIM3EN_Msk             (0x1U << RCC_APB1ENR_TIM3EN_Pos)    /*!< 0x00000002 */
N#define RCC_APB1ENR_TIM3EN                 RCC_APB1ENR_TIM3EN_Msk              
N#define RCC_APB1ENR_TIM4EN_Pos             (2U)                                
N#define RCC_APB1ENR_TIM4EN_Msk             (0x1U << RCC_APB1ENR_TIM4EN_Pos)    /*!< 0x00000004 */
N#define RCC_APB1ENR_TIM4EN                 RCC_APB1ENR_TIM4EN_Msk              
N#define RCC_APB1ENR_TIM5EN_Pos             (3U)                                
N#define RCC_APB1ENR_TIM5EN_Msk             (0x1U << RCC_APB1ENR_TIM5EN_Pos)    /*!< 0x00000008 */
N#define RCC_APB1ENR_TIM5EN                 RCC_APB1ENR_TIM5EN_Msk              
N#define RCC_APB1ENR_TIM6EN_Pos             (4U)                                
N#define RCC_APB1ENR_TIM6EN_Msk             (0x1U << RCC_APB1ENR_TIM6EN_Pos)    /*!< 0x00000010 */
N#define RCC_APB1ENR_TIM6EN                 RCC_APB1ENR_TIM6EN_Msk              
N#define RCC_APB1ENR_TIM7EN_Pos             (5U)                                
N#define RCC_APB1ENR_TIM7EN_Msk             (0x1U << RCC_APB1ENR_TIM7EN_Pos)    /*!< 0x00000020 */
N#define RCC_APB1ENR_TIM7EN                 RCC_APB1ENR_TIM7EN_Msk              
N#define RCC_APB1ENR_TIM12EN_Pos            (6U)                                
N#define RCC_APB1ENR_TIM12EN_Msk            (0x1U << RCC_APB1ENR_TIM12EN_Pos)   /*!< 0x00000040 */
N#define RCC_APB1ENR_TIM12EN                RCC_APB1ENR_TIM12EN_Msk             
N#define RCC_APB1ENR_TIM13EN_Pos            (7U)                                
N#define RCC_APB1ENR_TIM13EN_Msk            (0x1U << RCC_APB1ENR_TIM13EN_Pos)   /*!< 0x00000080 */
N#define RCC_APB1ENR_TIM13EN                RCC_APB1ENR_TIM13EN_Msk             
N#define RCC_APB1ENR_TIM14EN_Pos            (8U)                                
N#define RCC_APB1ENR_TIM14EN_Msk            (0x1U << RCC_APB1ENR_TIM14EN_Pos)   /*!< 0x00000100 */
N#define RCC_APB1ENR_TIM14EN                RCC_APB1ENR_TIM14EN_Msk             
N#define RCC_APB1ENR_WWDGEN_Pos             (11U)                               
N#define RCC_APB1ENR_WWDGEN_Msk             (0x1U << RCC_APB1ENR_WWDGEN_Pos)    /*!< 0x00000800 */
N#define RCC_APB1ENR_WWDGEN                 RCC_APB1ENR_WWDGEN_Msk              
N#define RCC_APB1ENR_SPI2EN_Pos             (14U)                               
N#define RCC_APB1ENR_SPI2EN_Msk             (0x1U << RCC_APB1ENR_SPI2EN_Pos)    /*!< 0x00004000 */
N#define RCC_APB1ENR_SPI2EN                 RCC_APB1ENR_SPI2EN_Msk              
N#define RCC_APB1ENR_SPI3EN_Pos             (15U)                               
N#define RCC_APB1ENR_SPI3EN_Msk             (0x1U << RCC_APB1ENR_SPI3EN_Pos)    /*!< 0x00008000 */
N#define RCC_APB1ENR_SPI3EN                 RCC_APB1ENR_SPI3EN_Msk              
N#define RCC_APB1ENR_USART2EN_Pos           (17U)                               
N#define RCC_APB1ENR_USART2EN_Msk           (0x1U << RCC_APB1ENR_USART2EN_Pos)  /*!< 0x00020000 */
N#define RCC_APB1ENR_USART2EN               RCC_APB1ENR_USART2EN_Msk            
N#define RCC_APB1ENR_USART3EN_Pos           (18U)                               
N#define RCC_APB1ENR_USART3EN_Msk           (0x1U << RCC_APB1ENR_USART3EN_Pos)  /*!< 0x00040000 */
N#define RCC_APB1ENR_USART3EN               RCC_APB1ENR_USART3EN_Msk            
N#define RCC_APB1ENR_UART4EN_Pos            (19U)                               
N#define RCC_APB1ENR_UART4EN_Msk            (0x1U << RCC_APB1ENR_UART4EN_Pos)   /*!< 0x00080000 */
N#define RCC_APB1ENR_UART4EN                RCC_APB1ENR_UART4EN_Msk             
N#define RCC_APB1ENR_UART5EN_Pos            (20U)                               
N#define RCC_APB1ENR_UART5EN_Msk            (0x1U << RCC_APB1ENR_UART5EN_Pos)   /*!< 0x00100000 */
N#define RCC_APB1ENR_UART5EN                RCC_APB1ENR_UART5EN_Msk             
N#define RCC_APB1ENR_I2C1EN_Pos             (21U)                               
N#define RCC_APB1ENR_I2C1EN_Msk             (0x1U << RCC_APB1ENR_I2C1EN_Pos)    /*!< 0x00200000 */
N#define RCC_APB1ENR_I2C1EN                 RCC_APB1ENR_I2C1EN_Msk              
N#define RCC_APB1ENR_I2C2EN_Pos             (22U)                               
N#define RCC_APB1ENR_I2C2EN_Msk             (0x1U << RCC_APB1ENR_I2C2EN_Pos)    /*!< 0x00400000 */
N#define RCC_APB1ENR_I2C2EN                 RCC_APB1ENR_I2C2EN_Msk              
N#define RCC_APB1ENR_I2C3EN_Pos             (23U)                               
N#define RCC_APB1ENR_I2C3EN_Msk             (0x1U << RCC_APB1ENR_I2C3EN_Pos)    /*!< 0x00800000 */
N#define RCC_APB1ENR_I2C3EN                 RCC_APB1ENR_I2C3EN_Msk              
N#define RCC_APB1ENR_CAN1EN_Pos             (25U)                               
N#define RCC_APB1ENR_CAN1EN_Msk             (0x1U << RCC_APB1ENR_CAN1EN_Pos)    /*!< 0x02000000 */
N#define RCC_APB1ENR_CAN1EN                 RCC_APB1ENR_CAN1EN_Msk              
N#define RCC_APB1ENR_CAN2EN_Pos             (26U)                               
N#define RCC_APB1ENR_CAN2EN_Msk             (0x1U << RCC_APB1ENR_CAN2EN_Pos)    /*!< 0x04000000 */
N#define RCC_APB1ENR_CAN2EN                 RCC_APB1ENR_CAN2EN_Msk              
N#define RCC_APB1ENR_PWREN_Pos              (28U)                               
N#define RCC_APB1ENR_PWREN_Msk              (0x1U << RCC_APB1ENR_PWREN_Pos)     /*!< 0x10000000 */
N#define RCC_APB1ENR_PWREN                  RCC_APB1ENR_PWREN_Msk               
N#define RCC_APB1ENR_DACEN_Pos              (29U)                               
N#define RCC_APB1ENR_DACEN_Msk              (0x1U << RCC_APB1ENR_DACEN_Pos)     /*!< 0x20000000 */
N#define RCC_APB1ENR_DACEN                  RCC_APB1ENR_DACEN_Msk               
N
N/********************  Bit definition for RCC_APB2ENR register  ***************/
N#define RCC_APB2ENR_TIM1EN_Pos             (0U)                                
N#define RCC_APB2ENR_TIM1EN_Msk             (0x1U << RCC_APB2ENR_TIM1EN_Pos)    /*!< 0x00000001 */
N#define RCC_APB2ENR_TIM1EN                 RCC_APB2ENR_TIM1EN_Msk              
N#define RCC_APB2ENR_TIM8EN_Pos             (1U)                                
N#define RCC_APB2ENR_TIM8EN_Msk             (0x1U << RCC_APB2ENR_TIM8EN_Pos)    /*!< 0x00000002 */
N#define RCC_APB2ENR_TIM8EN                 RCC_APB2ENR_TIM8EN_Msk              
N#define RCC_APB2ENR_USART1EN_Pos           (4U)                                
N#define RCC_APB2ENR_USART1EN_Msk           (0x1U << RCC_APB2ENR_USART1EN_Pos)  /*!< 0x00000010 */
N#define RCC_APB2ENR_USART1EN               RCC_APB2ENR_USART1EN_Msk            
N#define RCC_APB2ENR_USART6EN_Pos           (5U)                                
N#define RCC_APB2ENR_USART6EN_Msk           (0x1U << RCC_APB2ENR_USART6EN_Pos)  /*!< 0x00000020 */
N#define RCC_APB2ENR_USART6EN               RCC_APB2ENR_USART6EN_Msk            
N#define RCC_APB2ENR_ADC1EN_Pos             (8U)                                
N#define RCC_APB2ENR_ADC1EN_Msk             (0x1U << RCC_APB2ENR_ADC1EN_Pos)    /*!< 0x00000100 */
N#define RCC_APB2ENR_ADC1EN                 RCC_APB2ENR_ADC1EN_Msk              
N#define RCC_APB2ENR_ADC2EN_Pos             (9U)                                
N#define RCC_APB2ENR_ADC2EN_Msk             (0x1U << RCC_APB2ENR_ADC2EN_Pos)    /*!< 0x00000200 */
N#define RCC_APB2ENR_ADC2EN                 RCC_APB2ENR_ADC2EN_Msk              
N#define RCC_APB2ENR_ADC3EN_Pos             (10U)                               
N#define RCC_APB2ENR_ADC3EN_Msk             (0x1U << RCC_APB2ENR_ADC3EN_Pos)    /*!< 0x00000400 */
N#define RCC_APB2ENR_ADC3EN                 RCC_APB2ENR_ADC3EN_Msk              
N#define RCC_APB2ENR_SDIOEN_Pos             (11U)                               
N#define RCC_APB2ENR_SDIOEN_Msk             (0x1U << RCC_APB2ENR_SDIOEN_Pos)    /*!< 0x00000800 */
N#define RCC_APB2ENR_SDIOEN                 RCC_APB2ENR_SDIOEN_Msk              
N#define RCC_APB2ENR_SPI1EN_Pos             (12U)                               
N#define RCC_APB2ENR_SPI1EN_Msk             (0x1U << RCC_APB2ENR_SPI1EN_Pos)    /*!< 0x00001000 */
N#define RCC_APB2ENR_SPI1EN                 RCC_APB2ENR_SPI1EN_Msk              
N#define RCC_APB2ENR_SYSCFGEN_Pos           (14U)                               
N#define RCC_APB2ENR_SYSCFGEN_Msk           (0x1U << RCC_APB2ENR_SYSCFGEN_Pos)  /*!< 0x00004000 */
N#define RCC_APB2ENR_SYSCFGEN               RCC_APB2ENR_SYSCFGEN_Msk            
N#define RCC_APB2ENR_TIM9EN_Pos             (16U)                               
N#define RCC_APB2ENR_TIM9EN_Msk             (0x1U << RCC_APB2ENR_TIM9EN_Pos)    /*!< 0x00010000 */
N#define RCC_APB2ENR_TIM9EN                 RCC_APB2ENR_TIM9EN_Msk              
N#define RCC_APB2ENR_TIM10EN_Pos            (17U)                               
N#define RCC_APB2ENR_TIM10EN_Msk            (0x1U << RCC_APB2ENR_TIM10EN_Pos)   /*!< 0x00020000 */
N#define RCC_APB2ENR_TIM10EN                RCC_APB2ENR_TIM10EN_Msk             
N#define RCC_APB2ENR_TIM11EN_Pos            (18U)                               
N#define RCC_APB2ENR_TIM11EN_Msk            (0x1U << RCC_APB2ENR_TIM11EN_Pos)   /*!< 0x00040000 */
N#define RCC_APB2ENR_TIM11EN                RCC_APB2ENR_TIM11EN_Msk             
N
N/********************  Bit definition for RCC_AHB1LPENR register  *************/
N#define RCC_AHB1LPENR_GPIOALPEN_Pos        (0U)                                
N#define RCC_AHB1LPENR_GPIOALPEN_Msk        (0x1U << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */
N#define RCC_AHB1LPENR_GPIOALPEN            RCC_AHB1LPENR_GPIOALPEN_Msk         
N#define RCC_AHB1LPENR_GPIOBLPEN_Pos        (1U)                                
N#define RCC_AHB1LPENR_GPIOBLPEN_Msk        (0x1U << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */
N#define RCC_AHB1LPENR_GPIOBLPEN            RCC_AHB1LPENR_GPIOBLPEN_Msk         
N#define RCC_AHB1LPENR_GPIOCLPEN_Pos        (2U)                                
N#define RCC_AHB1LPENR_GPIOCLPEN_Msk        (0x1U << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */
N#define RCC_AHB1LPENR_GPIOCLPEN            RCC_AHB1LPENR_GPIOCLPEN_Msk         
N#define RCC_AHB1LPENR_GPIODLPEN_Pos        (3U)                                
N#define RCC_AHB1LPENR_GPIODLPEN_Msk        (0x1U << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */
N#define RCC_AHB1LPENR_GPIODLPEN            RCC_AHB1LPENR_GPIODLPEN_Msk         
N#define RCC_AHB1LPENR_GPIOELPEN_Pos        (4U)                                
N#define RCC_AHB1LPENR_GPIOELPEN_Msk        (0x1U << RCC_AHB1LPENR_GPIOELPEN_Pos) /*!< 0x00000010 */
N#define RCC_AHB1LPENR_GPIOELPEN            RCC_AHB1LPENR_GPIOELPEN_Msk         
N#define RCC_AHB1LPENR_GPIOFLPEN_Pos        (5U)                                
N#define RCC_AHB1LPENR_GPIOFLPEN_Msk        (0x1U << RCC_AHB1LPENR_GPIOFLPEN_Pos) /*!< 0x00000020 */
N#define RCC_AHB1LPENR_GPIOFLPEN            RCC_AHB1LPENR_GPIOFLPEN_Msk         
N#define RCC_AHB1LPENR_GPIOGLPEN_Pos        (6U)                                
N#define RCC_AHB1LPENR_GPIOGLPEN_Msk        (0x1U << RCC_AHB1LPENR_GPIOGLPEN_Pos) /*!< 0x00000040 */
N#define RCC_AHB1LPENR_GPIOGLPEN            RCC_AHB1LPENR_GPIOGLPEN_Msk         
N#define RCC_AHB1LPENR_GPIOHLPEN_Pos        (7U)                                
N#define RCC_AHB1LPENR_GPIOHLPEN_Msk        (0x1U << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */
N#define RCC_AHB1LPENR_GPIOHLPEN            RCC_AHB1LPENR_GPIOHLPEN_Msk         
N#define RCC_AHB1LPENR_GPIOILPEN_Pos        (8U)                                
N#define RCC_AHB1LPENR_GPIOILPEN_Msk        (0x1U << RCC_AHB1LPENR_GPIOILPEN_Pos) /*!< 0x00000100 */
N#define RCC_AHB1LPENR_GPIOILPEN            RCC_AHB1LPENR_GPIOILPEN_Msk         
N#define RCC_AHB1LPENR_CRCLPEN_Pos          (12U)                               
N#define RCC_AHB1LPENR_CRCLPEN_Msk          (0x1U << RCC_AHB1LPENR_CRCLPEN_Pos) /*!< 0x00001000 */
N#define RCC_AHB1LPENR_CRCLPEN              RCC_AHB1LPENR_CRCLPEN_Msk           
N#define RCC_AHB1LPENR_FLITFLPEN_Pos        (15U)                               
N#define RCC_AHB1LPENR_FLITFLPEN_Msk        (0x1U << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */
N#define RCC_AHB1LPENR_FLITFLPEN            RCC_AHB1LPENR_FLITFLPEN_Msk         
N#define RCC_AHB1LPENR_SRAM1LPEN_Pos        (16U)                               
N#define RCC_AHB1LPENR_SRAM1LPEN_Msk        (0x1U << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */
N#define RCC_AHB1LPENR_SRAM1LPEN            RCC_AHB1LPENR_SRAM1LPEN_Msk         
N#define RCC_AHB1LPENR_SRAM2LPEN_Pos        (17U)                               
N#define RCC_AHB1LPENR_SRAM2LPEN_Msk        (0x1U << RCC_AHB1LPENR_SRAM2LPEN_Pos) /*!< 0x00020000 */
N#define RCC_AHB1LPENR_SRAM2LPEN            RCC_AHB1LPENR_SRAM2LPEN_Msk         
N#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos      (18U)                               
N#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk      (0x1U << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) /*!< 0x00040000 */
N#define RCC_AHB1LPENR_BKPSRAMLPEN          RCC_AHB1LPENR_BKPSRAMLPEN_Msk       
N#define RCC_AHB1LPENR_DMA1LPEN_Pos         (21U)                               
N#define RCC_AHB1LPENR_DMA1LPEN_Msk         (0x1U << RCC_AHB1LPENR_DMA1LPEN_Pos) /*!< 0x00200000 */
N#define RCC_AHB1LPENR_DMA1LPEN             RCC_AHB1LPENR_DMA1LPEN_Msk          
N#define RCC_AHB1LPENR_DMA2LPEN_Pos         (22U)                               
N#define RCC_AHB1LPENR_DMA2LPEN_Msk         (0x1U << RCC_AHB1LPENR_DMA2LPEN_Pos) /*!< 0x00400000 */
N#define RCC_AHB1LPENR_DMA2LPEN             RCC_AHB1LPENR_DMA2LPEN_Msk          
N
N#define RCC_AHB1LPENR_OTGHSLPEN_Pos        (29U)                               
N#define RCC_AHB1LPENR_OTGHSLPEN_Msk        (0x1U << RCC_AHB1LPENR_OTGHSLPEN_Pos) /*!< 0x20000000 */
N#define RCC_AHB1LPENR_OTGHSLPEN            RCC_AHB1LPENR_OTGHSLPEN_Msk         
N#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos    (30U)                               
N#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk    (0x1U << RCC_AHB1LPENR_OTGHSULPILPEN_Pos) /*!< 0x40000000 */
N#define RCC_AHB1LPENR_OTGHSULPILPEN        RCC_AHB1LPENR_OTGHSULPILPEN_Msk     
N
N/********************  Bit definition for RCC_AHB2LPENR register  *************/
N#define RCC_AHB2LPENR_RNGLPEN_Pos          (6U)                                
N#define RCC_AHB2LPENR_RNGLPEN_Msk          (0x1U << RCC_AHB2LPENR_RNGLPEN_Pos) /*!< 0x00000040 */
N#define RCC_AHB2LPENR_RNGLPEN              RCC_AHB2LPENR_RNGLPEN_Msk           
N#define RCC_AHB2LPENR_OTGFSLPEN_Pos        (7U)                                
N#define RCC_AHB2LPENR_OTGFSLPEN_Msk        (0x1U << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */
N#define RCC_AHB2LPENR_OTGFSLPEN            RCC_AHB2LPENR_OTGFSLPEN_Msk         
N
N/********************  Bit definition for RCC_AHB3LPENR register  *************/
N#define RCC_AHB3LPENR_FSMCLPEN_Pos         (0U)                                
N#define RCC_AHB3LPENR_FSMCLPEN_Msk         (0x1U << RCC_AHB3LPENR_FSMCLPEN_Pos) /*!< 0x00000001 */
N#define RCC_AHB3LPENR_FSMCLPEN             RCC_AHB3LPENR_FSMCLPEN_Msk          
N
N/********************  Bit definition for RCC_APB1LPENR register  *************/
N#define RCC_APB1LPENR_TIM2LPEN_Pos         (0U)                                
N#define RCC_APB1LPENR_TIM2LPEN_Msk         (0x1U << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */
N#define RCC_APB1LPENR_TIM2LPEN             RCC_APB1LPENR_TIM2LPEN_Msk          
N#define RCC_APB1LPENR_TIM3LPEN_Pos         (1U)                                
N#define RCC_APB1LPENR_TIM3LPEN_Msk         (0x1U << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */
N#define RCC_APB1LPENR_TIM3LPEN             RCC_APB1LPENR_TIM3LPEN_Msk          
N#define RCC_APB1LPENR_TIM4LPEN_Pos         (2U)                                
N#define RCC_APB1LPENR_TIM4LPEN_Msk         (0x1U << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */
N#define RCC_APB1LPENR_TIM4LPEN             RCC_APB1LPENR_TIM4LPEN_Msk          
N#define RCC_APB1LPENR_TIM5LPEN_Pos         (3U)                                
N#define RCC_APB1LPENR_TIM5LPEN_Msk         (0x1U << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */
N#define RCC_APB1LPENR_TIM5LPEN             RCC_APB1LPENR_TIM5LPEN_Msk          
N#define RCC_APB1LPENR_TIM6LPEN_Pos         (4U)                                
N#define RCC_APB1LPENR_TIM6LPEN_Msk         (0x1U << RCC_APB1LPENR_TIM6LPEN_Pos) /*!< 0x00000010 */
N#define RCC_APB1LPENR_TIM6LPEN             RCC_APB1LPENR_TIM6LPEN_Msk          
N#define RCC_APB1LPENR_TIM7LPEN_Pos         (5U)                                
N#define RCC_APB1LPENR_TIM7LPEN_Msk         (0x1U << RCC_APB1LPENR_TIM7LPEN_Pos) /*!< 0x00000020 */
N#define RCC_APB1LPENR_TIM7LPEN             RCC_APB1LPENR_TIM7LPEN_Msk          
N#define RCC_APB1LPENR_TIM12LPEN_Pos        (6U)                                
N#define RCC_APB1LPENR_TIM12LPEN_Msk        (0x1U << RCC_APB1LPENR_TIM12LPEN_Pos) /*!< 0x00000040 */
N#define RCC_APB1LPENR_TIM12LPEN            RCC_APB1LPENR_TIM12LPEN_Msk         
N#define RCC_APB1LPENR_TIM13LPEN_Pos        (7U)                                
N#define RCC_APB1LPENR_TIM13LPEN_Msk        (0x1U << RCC_APB1LPENR_TIM13LPEN_Pos) /*!< 0x00000080 */
N#define RCC_APB1LPENR_TIM13LPEN            RCC_APB1LPENR_TIM13LPEN_Msk         
N#define RCC_APB1LPENR_TIM14LPEN_Pos        (8U)                                
N#define RCC_APB1LPENR_TIM14LPEN_Msk        (0x1U << RCC_APB1LPENR_TIM14LPEN_Pos) /*!< 0x00000100 */
N#define RCC_APB1LPENR_TIM14LPEN            RCC_APB1LPENR_TIM14LPEN_Msk         
N#define RCC_APB1LPENR_WWDGLPEN_Pos         (11U)                               
N#define RCC_APB1LPENR_WWDGLPEN_Msk         (0x1U << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */
N#define RCC_APB1LPENR_WWDGLPEN             RCC_APB1LPENR_WWDGLPEN_Msk          
N#define RCC_APB1LPENR_SPI2LPEN_Pos         (14U)                               
N#define RCC_APB1LPENR_SPI2LPEN_Msk         (0x1U << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */
N#define RCC_APB1LPENR_SPI2LPEN             RCC_APB1LPENR_SPI2LPEN_Msk          
N#define RCC_APB1LPENR_SPI3LPEN_Pos         (15U)                               
N#define RCC_APB1LPENR_SPI3LPEN_Msk         (0x1U << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */
N#define RCC_APB1LPENR_SPI3LPEN             RCC_APB1LPENR_SPI3LPEN_Msk          
N#define RCC_APB1LPENR_USART2LPEN_Pos       (17U)                               
N#define RCC_APB1LPENR_USART2LPEN_Msk       (0x1U << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */
N#define RCC_APB1LPENR_USART2LPEN           RCC_APB1LPENR_USART2LPEN_Msk        
N#define RCC_APB1LPENR_USART3LPEN_Pos       (18U)                               
N#define RCC_APB1LPENR_USART3LPEN_Msk       (0x1U << RCC_APB1LPENR_USART3LPEN_Pos) /*!< 0x00040000 */
N#define RCC_APB1LPENR_USART3LPEN           RCC_APB1LPENR_USART3LPEN_Msk        
N#define RCC_APB1LPENR_UART4LPEN_Pos        (19U)                               
N#define RCC_APB1LPENR_UART4LPEN_Msk        (0x1U << RCC_APB1LPENR_UART4LPEN_Pos) /*!< 0x00080000 */
N#define RCC_APB1LPENR_UART4LPEN            RCC_APB1LPENR_UART4LPEN_Msk         
N#define RCC_APB1LPENR_UART5LPEN_Pos        (20U)                               
N#define RCC_APB1LPENR_UART5LPEN_Msk        (0x1U << RCC_APB1LPENR_UART5LPEN_Pos) /*!< 0x00100000 */
N#define RCC_APB1LPENR_UART5LPEN            RCC_APB1LPENR_UART5LPEN_Msk         
N#define RCC_APB1LPENR_I2C1LPEN_Pos         (21U)                               
N#define RCC_APB1LPENR_I2C1LPEN_Msk         (0x1U << RCC_APB1LPENR_I2C1LPEN_Pos) /*!< 0x00200000 */
N#define RCC_APB1LPENR_I2C1LPEN             RCC_APB1LPENR_I2C1LPEN_Msk          
N#define RCC_APB1LPENR_I2C2LPEN_Pos         (22U)                               
N#define RCC_APB1LPENR_I2C2LPEN_Msk         (0x1U << RCC_APB1LPENR_I2C2LPEN_Pos) /*!< 0x00400000 */
N#define RCC_APB1LPENR_I2C2LPEN             RCC_APB1LPENR_I2C2LPEN_Msk          
N#define RCC_APB1LPENR_I2C3LPEN_Pos         (23U)                               
N#define RCC_APB1LPENR_I2C3LPEN_Msk         (0x1U << RCC_APB1LPENR_I2C3LPEN_Pos) /*!< 0x00800000 */
N#define RCC_APB1LPENR_I2C3LPEN             RCC_APB1LPENR_I2C3LPEN_Msk          
N#define RCC_APB1LPENR_CAN1LPEN_Pos         (25U)                               
N#define RCC_APB1LPENR_CAN1LPEN_Msk         (0x1U << RCC_APB1LPENR_CAN1LPEN_Pos) /*!< 0x02000000 */
N#define RCC_APB1LPENR_CAN1LPEN             RCC_APB1LPENR_CAN1LPEN_Msk          
N#define RCC_APB1LPENR_CAN2LPEN_Pos         (26U)                               
N#define RCC_APB1LPENR_CAN2LPEN_Msk         (0x1U << RCC_APB1LPENR_CAN2LPEN_Pos) /*!< 0x04000000 */
N#define RCC_APB1LPENR_CAN2LPEN             RCC_APB1LPENR_CAN2LPEN_Msk          
N#define RCC_APB1LPENR_PWRLPEN_Pos          (28U)                               
N#define RCC_APB1LPENR_PWRLPEN_Msk          (0x1U << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */
N#define RCC_APB1LPENR_PWRLPEN              RCC_APB1LPENR_PWRLPEN_Msk           
N#define RCC_APB1LPENR_DACLPEN_Pos          (29U)                               
N#define RCC_APB1LPENR_DACLPEN_Msk          (0x1U << RCC_APB1LPENR_DACLPEN_Pos) /*!< 0x20000000 */
N#define RCC_APB1LPENR_DACLPEN              RCC_APB1LPENR_DACLPEN_Msk           
N
N/********************  Bit definition for RCC_APB2LPENR register  *************/
N#define RCC_APB2LPENR_TIM1LPEN_Pos         (0U)                                
N#define RCC_APB2LPENR_TIM1LPEN_Msk         (0x1U << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */
N#define RCC_APB2LPENR_TIM1LPEN             RCC_APB2LPENR_TIM1LPEN_Msk          
N#define RCC_APB2LPENR_TIM8LPEN_Pos         (1U)                                
N#define RCC_APB2LPENR_TIM8LPEN_Msk         (0x1U << RCC_APB2LPENR_TIM8LPEN_Pos) /*!< 0x00000002 */
N#define RCC_APB2LPENR_TIM8LPEN             RCC_APB2LPENR_TIM8LPEN_Msk          
N#define RCC_APB2LPENR_USART1LPEN_Pos       (4U)                                
N#define RCC_APB2LPENR_USART1LPEN_Msk       (0x1U << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */
N#define RCC_APB2LPENR_USART1LPEN           RCC_APB2LPENR_USART1LPEN_Msk        
N#define RCC_APB2LPENR_USART6LPEN_Pos       (5U)                                
N#define RCC_APB2LPENR_USART6LPEN_Msk       (0x1U << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */
N#define RCC_APB2LPENR_USART6LPEN           RCC_APB2LPENR_USART6LPEN_Msk        
N#define RCC_APB2LPENR_ADC1LPEN_Pos         (8U)                                
N#define RCC_APB2LPENR_ADC1LPEN_Msk         (0x1U << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */
N#define RCC_APB2LPENR_ADC1LPEN             RCC_APB2LPENR_ADC1LPEN_Msk          
N#define RCC_APB2LPENR_ADC2LPEN_Pos         (9U)                                
N#define RCC_APB2LPENR_ADC2LPEN_Msk         (0x1U << RCC_APB2LPENR_ADC2LPEN_Pos) /*!< 0x00000200 */
N#define RCC_APB2LPENR_ADC2LPEN             RCC_APB2LPENR_ADC2LPEN_Msk          
N#define RCC_APB2LPENR_ADC3LPEN_Pos         (10U)                               
N#define RCC_APB2LPENR_ADC3LPEN_Msk         (0x1U << RCC_APB2LPENR_ADC3LPEN_Pos) /*!< 0x00000400 */
N#define RCC_APB2LPENR_ADC3LPEN             RCC_APB2LPENR_ADC3LPEN_Msk          
N#define RCC_APB2LPENR_SDIOLPEN_Pos         (11U)                               
N#define RCC_APB2LPENR_SDIOLPEN_Msk         (0x1U << RCC_APB2LPENR_SDIOLPEN_Pos) /*!< 0x00000800 */
N#define RCC_APB2LPENR_SDIOLPEN             RCC_APB2LPENR_SDIOLPEN_Msk          
N#define RCC_APB2LPENR_SPI1LPEN_Pos         (12U)                               
N#define RCC_APB2LPENR_SPI1LPEN_Msk         (0x1U << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */
N#define RCC_APB2LPENR_SPI1LPEN             RCC_APB2LPENR_SPI1LPEN_Msk          
N#define RCC_APB2LPENR_SYSCFGLPEN_Pos       (14U)                               
N#define RCC_APB2LPENR_SYSCFGLPEN_Msk       (0x1U << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */
N#define RCC_APB2LPENR_SYSCFGLPEN           RCC_APB2LPENR_SYSCFGLPEN_Msk        
N#define RCC_APB2LPENR_TIM9LPEN_Pos         (16U)                               
N#define RCC_APB2LPENR_TIM9LPEN_Msk         (0x1U << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */
N#define RCC_APB2LPENR_TIM9LPEN             RCC_APB2LPENR_TIM9LPEN_Msk          
N#define RCC_APB2LPENR_TIM10LPEN_Pos        (17U)                               
N#define RCC_APB2LPENR_TIM10LPEN_Msk        (0x1U << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */
N#define RCC_APB2LPENR_TIM10LPEN            RCC_APB2LPENR_TIM10LPEN_Msk         
N#define RCC_APB2LPENR_TIM11LPEN_Pos        (18U)                               
N#define RCC_APB2LPENR_TIM11LPEN_Msk        (0x1U << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */
N#define RCC_APB2LPENR_TIM11LPEN            RCC_APB2LPENR_TIM11LPEN_Msk         
N
N/********************  Bit definition for RCC_BDCR register  ******************/
N#define RCC_BDCR_LSEON_Pos                 (0U)                                
N#define RCC_BDCR_LSEON_Msk                 (0x1U << RCC_BDCR_LSEON_Pos)        /*!< 0x00000001 */
N#define RCC_BDCR_LSEON                     RCC_BDCR_LSEON_Msk                  
N#define RCC_BDCR_LSERDY_Pos                (1U)                                
N#define RCC_BDCR_LSERDY_Msk                (0x1U << RCC_BDCR_LSERDY_Pos)       /*!< 0x00000002 */
N#define RCC_BDCR_LSERDY                    RCC_BDCR_LSERDY_Msk                 
N#define RCC_BDCR_LSEBYP_Pos                (2U)                                
N#define RCC_BDCR_LSEBYP_Msk                (0x1U << RCC_BDCR_LSEBYP_Pos)       /*!< 0x00000004 */
N#define RCC_BDCR_LSEBYP                    RCC_BDCR_LSEBYP_Msk                 
N
N#define RCC_BDCR_RTCSEL_Pos                (8U)                                
N#define RCC_BDCR_RTCSEL_Msk                (0x3U << RCC_BDCR_RTCSEL_Pos)       /*!< 0x00000300 */
N#define RCC_BDCR_RTCSEL                    RCC_BDCR_RTCSEL_Msk                 
N#define RCC_BDCR_RTCSEL_0                  (0x1U << RCC_BDCR_RTCSEL_Pos)       /*!< 0x00000100 */
N#define RCC_BDCR_RTCSEL_1                  (0x2U << RCC_BDCR_RTCSEL_Pos)       /*!< 0x00000200 */
N
N#define RCC_BDCR_RTCEN_Pos                 (15U)                               
N#define RCC_BDCR_RTCEN_Msk                 (0x1U << RCC_BDCR_RTCEN_Pos)        /*!< 0x00008000 */
N#define RCC_BDCR_RTCEN                     RCC_BDCR_RTCEN_Msk                  
N#define RCC_BDCR_BDRST_Pos                 (16U)                               
N#define RCC_BDCR_BDRST_Msk                 (0x1U << RCC_BDCR_BDRST_Pos)        /*!< 0x00010000 */
N#define RCC_BDCR_BDRST                     RCC_BDCR_BDRST_Msk                  
N
N/********************  Bit definition for RCC_CSR register  *******************/
N#define RCC_CSR_LSION_Pos                  (0U)                                
N#define RCC_CSR_LSION_Msk                  (0x1U << RCC_CSR_LSION_Pos)         /*!< 0x00000001 */
N#define RCC_CSR_LSION                      RCC_CSR_LSION_Msk                   
N#define RCC_CSR_LSIRDY_Pos                 (1U)                                
N#define RCC_CSR_LSIRDY_Msk                 (0x1U << RCC_CSR_LSIRDY_Pos)        /*!< 0x00000002 */
N#define RCC_CSR_LSIRDY                     RCC_CSR_LSIRDY_Msk                  
N#define RCC_CSR_RMVF_Pos                   (24U)                               
N#define RCC_CSR_RMVF_Msk                   (0x1U << RCC_CSR_RMVF_Pos)          /*!< 0x01000000 */
N#define RCC_CSR_RMVF                       RCC_CSR_RMVF_Msk                    
N#define RCC_CSR_BORRSTF_Pos                (25U)                               
N#define RCC_CSR_BORRSTF_Msk                (0x1U << RCC_CSR_BORRSTF_Pos)       /*!< 0x02000000 */
N#define RCC_CSR_BORRSTF                    RCC_CSR_BORRSTF_Msk                 
N#define RCC_CSR_PINRSTF_Pos                (26U)
N#define RCC_CSR_PINRSTF_Msk                (0x1U << RCC_CSR_PINRSTF_Pos)       /*!< 0x04000000 */
N#define RCC_CSR_PINRSTF                    RCC_CSR_PINRSTF_Msk
N#define RCC_CSR_PORRSTF_Pos                (27U)                               
N#define RCC_CSR_PORRSTF_Msk                (0x1U << RCC_CSR_PORRSTF_Pos)       /*!< 0x08000000 */
N#define RCC_CSR_PORRSTF                    RCC_CSR_PORRSTF_Msk                 
N#define RCC_CSR_SFTRSTF_Pos                (28U)                               
N#define RCC_CSR_SFTRSTF_Msk                (0x1U << RCC_CSR_SFTRSTF_Pos)       /*!< 0x10000000 */
N#define RCC_CSR_SFTRSTF                    RCC_CSR_SFTRSTF_Msk                 
N#define RCC_CSR_IWDGRSTF_Pos               (29U)
N#define RCC_CSR_IWDGRSTF_Msk               (0x1U << RCC_CSR_IWDGRSTF_Pos)      /*!< 0x20000000 */
N#define RCC_CSR_IWDGRSTF                   RCC_CSR_IWDGRSTF_Msk
N#define RCC_CSR_WWDGRSTF_Pos               (30U)                               
N#define RCC_CSR_WWDGRSTF_Msk               (0x1U << RCC_CSR_WWDGRSTF_Pos)      /*!< 0x40000000 */
N#define RCC_CSR_WWDGRSTF                   RCC_CSR_WWDGRSTF_Msk                
N#define RCC_CSR_LPWRRSTF_Pos               (31U)                               
N#define RCC_CSR_LPWRRSTF_Msk               (0x1U << RCC_CSR_LPWRRSTF_Pos)      /*!< 0x80000000 */
N#define RCC_CSR_LPWRRSTF                   RCC_CSR_LPWRRSTF_Msk
N/* Legacy defines */
N#define RCC_CSR_PADRSTF                    RCC_CSR_PINRSTF
N#define RCC_CSR_WDGRSTF                    RCC_CSR_IWDGRSTF
N
N/********************  Bit definition for RCC_SSCGR register  *****************/
N#define RCC_SSCGR_MODPER_Pos               (0U)                                
N#define RCC_SSCGR_MODPER_Msk               (0x1FFFU << RCC_SSCGR_MODPER_Pos)   /*!< 0x00001FFF */
N#define RCC_SSCGR_MODPER                   RCC_SSCGR_MODPER_Msk                
N#define RCC_SSCGR_INCSTEP_Pos              (13U)                               
N#define RCC_SSCGR_INCSTEP_Msk              (0x7FFFU << RCC_SSCGR_INCSTEP_Pos)  /*!< 0x0FFFE000 */
N#define RCC_SSCGR_INCSTEP                  RCC_SSCGR_INCSTEP_Msk               
N#define RCC_SSCGR_SPREADSEL_Pos            (30U)                               
N#define RCC_SSCGR_SPREADSEL_Msk            (0x1U << RCC_SSCGR_SPREADSEL_Pos)   /*!< 0x40000000 */
N#define RCC_SSCGR_SPREADSEL                RCC_SSCGR_SPREADSEL_Msk             
N#define RCC_SSCGR_SSCGEN_Pos               (31U)                               
N#define RCC_SSCGR_SSCGEN_Msk               (0x1U << RCC_SSCGR_SSCGEN_Pos)      /*!< 0x80000000 */
N#define RCC_SSCGR_SSCGEN                   RCC_SSCGR_SSCGEN_Msk                
N
N/********************  Bit definition for RCC_PLLI2SCFGR register  ************/
N#define RCC_PLLI2SCFGR_PLLI2SN_Pos         (6U)                                
N#define RCC_PLLI2SCFGR_PLLI2SN_Msk         (0x1FFU << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */
N#define RCC_PLLI2SCFGR_PLLI2SN             RCC_PLLI2SCFGR_PLLI2SN_Msk          
N#define RCC_PLLI2SCFGR_PLLI2SN_0           (0x001U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */
N#define RCC_PLLI2SCFGR_PLLI2SN_1           (0x002U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */
N#define RCC_PLLI2SCFGR_PLLI2SN_2           (0x004U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */
N#define RCC_PLLI2SCFGR_PLLI2SN_3           (0x008U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */
N#define RCC_PLLI2SCFGR_PLLI2SN_4           (0x010U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */
N#define RCC_PLLI2SCFGR_PLLI2SN_5           (0x020U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */
N#define RCC_PLLI2SCFGR_PLLI2SN_6           (0x040U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */
N#define RCC_PLLI2SCFGR_PLLI2SN_7           (0x080U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */
N#define RCC_PLLI2SCFGR_PLLI2SN_8           (0x100U << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */
N
N#define RCC_PLLI2SCFGR_PLLI2SR_Pos         (28U)                               
N#define RCC_PLLI2SCFGR_PLLI2SR_Msk         (0x7U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */
N#define RCC_PLLI2SCFGR_PLLI2SR             RCC_PLLI2SCFGR_PLLI2SR_Msk          
N#define RCC_PLLI2SCFGR_PLLI2SR_0           (0x1U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */
N#define RCC_PLLI2SCFGR_PLLI2SR_1           (0x2U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */
N#define RCC_PLLI2SCFGR_PLLI2SR_2           (0x4U << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                                    RNG                                     */
N/*                                                                            */
N/******************************************************************************/
N/********************  Bits definition for RNG_CR register  *******************/
N#define RNG_CR_RNGEN_Pos    (2U)                                               
N#define RNG_CR_RNGEN_Msk    (0x1U << RNG_CR_RNGEN_Pos)                         /*!< 0x00000004 */
N#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk                                   
N#define RNG_CR_IE_Pos       (3U)                                               
N#define RNG_CR_IE_Msk       (0x1U << RNG_CR_IE_Pos)                            /*!< 0x00000008 */
N#define RNG_CR_IE           RNG_CR_IE_Msk                                      
N
N/********************  Bits definition for RNG_SR register  *******************/
N#define RNG_SR_DRDY_Pos     (0U)                                               
N#define RNG_SR_DRDY_Msk     (0x1U << RNG_SR_DRDY_Pos)                          /*!< 0x00000001 */
N#define RNG_SR_DRDY         RNG_SR_DRDY_Msk                                    
N#define RNG_SR_CECS_Pos     (1U)                                               
N#define RNG_SR_CECS_Msk     (0x1U << RNG_SR_CECS_Pos)                          /*!< 0x00000002 */
N#define RNG_SR_CECS         RNG_SR_CECS_Msk                                    
N#define RNG_SR_SECS_Pos     (2U)                                               
N#define RNG_SR_SECS_Msk     (0x1U << RNG_SR_SECS_Pos)                          /*!< 0x00000004 */
N#define RNG_SR_SECS         RNG_SR_SECS_Msk                                    
N#define RNG_SR_CEIS_Pos     (5U)                                               
N#define RNG_SR_CEIS_Msk     (0x1U << RNG_SR_CEIS_Pos)                          /*!< 0x00000020 */
N#define RNG_SR_CEIS         RNG_SR_CEIS_Msk                                    
N#define RNG_SR_SEIS_Pos     (6U)                                               
N#define RNG_SR_SEIS_Msk     (0x1U << RNG_SR_SEIS_Pos)                          /*!< 0x00000040 */
N#define RNG_SR_SEIS         RNG_SR_SEIS_Msk                                    
N
N/******************************************************************************/
N/*                                                                            */
N/*                           Real-Time Clock (RTC)                            */
N/*                                                                            */
N/******************************************************************************/
N/*
N * @brief Specific device feature definitions  (not present on all devices in the STM32F4 serie)
N */
N#define RTC_TAMPER2_SUPPORT  /*!< TAMPER 2 feature support */
N#define RTC_AF2_SUPPORT /*!< RTC Alternate Function 2 mapping support */
N/********************  Bits definition for RTC_TR register  *******************/
N#define RTC_TR_PM_Pos                 (22U)                                    
N#define RTC_TR_PM_Msk                 (0x1U << RTC_TR_PM_Pos)                  /*!< 0x00400000 */
N#define RTC_TR_PM                     RTC_TR_PM_Msk                            
N#define RTC_TR_HT_Pos                 (20U)                                    
N#define RTC_TR_HT_Msk                 (0x3U << RTC_TR_HT_Pos)                  /*!< 0x00300000 */
N#define RTC_TR_HT                     RTC_TR_HT_Msk                            
N#define RTC_TR_HT_0                   (0x1U << RTC_TR_HT_Pos)                  /*!< 0x00100000 */
N#define RTC_TR_HT_1                   (0x2U << RTC_TR_HT_Pos)                  /*!< 0x00200000 */
N#define RTC_TR_HU_Pos                 (16U)                                    
N#define RTC_TR_HU_Msk                 (0xFU << RTC_TR_HU_Pos)                  /*!< 0x000F0000 */
N#define RTC_TR_HU                     RTC_TR_HU_Msk                            
N#define RTC_TR_HU_0                   (0x1U << RTC_TR_HU_Pos)                  /*!< 0x00010000 */
N#define RTC_TR_HU_1                   (0x2U << RTC_TR_HU_Pos)                  /*!< 0x00020000 */
N#define RTC_TR_HU_2                   (0x4U << RTC_TR_HU_Pos)                  /*!< 0x00040000 */
N#define RTC_TR_HU_3                   (0x8U << RTC_TR_HU_Pos)                  /*!< 0x00080000 */
N#define RTC_TR_MNT_Pos                (12U)                                    
N#define RTC_TR_MNT_Msk                (0x7U << RTC_TR_MNT_Pos)                 /*!< 0x00007000 */
N#define RTC_TR_MNT                    RTC_TR_MNT_Msk                           
N#define RTC_TR_MNT_0                  (0x1U << RTC_TR_MNT_Pos)                 /*!< 0x00001000 */
N#define RTC_TR_MNT_1                  (0x2U << RTC_TR_MNT_Pos)                 /*!< 0x00002000 */
N#define RTC_TR_MNT_2                  (0x4U << RTC_TR_MNT_Pos)                 /*!< 0x00004000 */
N#define RTC_TR_MNU_Pos                (8U)                                     
N#define RTC_TR_MNU_Msk                (0xFU << RTC_TR_MNU_Pos)                 /*!< 0x00000F00 */
N#define RTC_TR_MNU                    RTC_TR_MNU_Msk                           
N#define RTC_TR_MNU_0                  (0x1U << RTC_TR_MNU_Pos)                 /*!< 0x00000100 */
N#define RTC_TR_MNU_1                  (0x2U << RTC_TR_MNU_Pos)                 /*!< 0x00000200 */
N#define RTC_TR_MNU_2                  (0x4U << RTC_TR_MNU_Pos)                 /*!< 0x00000400 */
N#define RTC_TR_MNU_3                  (0x8U << RTC_TR_MNU_Pos)                 /*!< 0x00000800 */
N#define RTC_TR_ST_Pos                 (4U)                                     
N#define RTC_TR_ST_Msk                 (0x7U << RTC_TR_ST_Pos)                  /*!< 0x00000070 */
N#define RTC_TR_ST                     RTC_TR_ST_Msk                            
N#define RTC_TR_ST_0                   (0x1U << RTC_TR_ST_Pos)                  /*!< 0x00000010 */
N#define RTC_TR_ST_1                   (0x2U << RTC_TR_ST_Pos)                  /*!< 0x00000020 */
N#define RTC_TR_ST_2                   (0x4U << RTC_TR_ST_Pos)                  /*!< 0x00000040 */
N#define RTC_TR_SU_Pos                 (0U)                                     
N#define RTC_TR_SU_Msk                 (0xFU << RTC_TR_SU_Pos)                  /*!< 0x0000000F */
N#define RTC_TR_SU                     RTC_TR_SU_Msk                            
N#define RTC_TR_SU_0                   (0x1U << RTC_TR_SU_Pos)                  /*!< 0x00000001 */
N#define RTC_TR_SU_1                   (0x2U << RTC_TR_SU_Pos)                  /*!< 0x00000002 */
N#define RTC_TR_SU_2                   (0x4U << RTC_TR_SU_Pos)                  /*!< 0x00000004 */
N#define RTC_TR_SU_3                   (0x8U << RTC_TR_SU_Pos)                  /*!< 0x00000008 */
N
N/********************  Bits definition for RTC_DR register  *******************/
N#define RTC_DR_YT_Pos                 (20U)                                    
N#define RTC_DR_YT_Msk                 (0xFU << RTC_DR_YT_Pos)                  /*!< 0x00F00000 */
N#define RTC_DR_YT                     RTC_DR_YT_Msk                            
N#define RTC_DR_YT_0                   (0x1U << RTC_DR_YT_Pos)                  /*!< 0x00100000 */
N#define RTC_DR_YT_1                   (0x2U << RTC_DR_YT_Pos)                  /*!< 0x00200000 */
N#define RTC_DR_YT_2                   (0x4U << RTC_DR_YT_Pos)                  /*!< 0x00400000 */
N#define RTC_DR_YT_3                   (0x8U << RTC_DR_YT_Pos)                  /*!< 0x00800000 */
N#define RTC_DR_YU_Pos                 (16U)                                    
N#define RTC_DR_YU_Msk                 (0xFU << RTC_DR_YU_Pos)                  /*!< 0x000F0000 */
N#define RTC_DR_YU                     RTC_DR_YU_Msk                            
N#define RTC_DR_YU_0                   (0x1U << RTC_DR_YU_Pos)                  /*!< 0x00010000 */
N#define RTC_DR_YU_1                   (0x2U << RTC_DR_YU_Pos)                  /*!< 0x00020000 */
N#define RTC_DR_YU_2                   (0x4U << RTC_DR_YU_Pos)                  /*!< 0x00040000 */
N#define RTC_DR_YU_3                   (0x8U << RTC_DR_YU_Pos)                  /*!< 0x00080000 */
N#define RTC_DR_WDU_Pos                (13U)                                    
N#define RTC_DR_WDU_Msk                (0x7U << RTC_DR_WDU_Pos)                 /*!< 0x0000E000 */
N#define RTC_DR_WDU                    RTC_DR_WDU_Msk                           
N#define RTC_DR_WDU_0                  (0x1U << RTC_DR_WDU_Pos)                 /*!< 0x00002000 */
N#define RTC_DR_WDU_1                  (0x2U << RTC_DR_WDU_Pos)                 /*!< 0x00004000 */
N#define RTC_DR_WDU_2                  (0x4U << RTC_DR_WDU_Pos)                 /*!< 0x00008000 */
N#define RTC_DR_MT_Pos                 (12U)                                    
N#define RTC_DR_MT_Msk                 (0x1U << RTC_DR_MT_Pos)                  /*!< 0x00001000 */
N#define RTC_DR_MT                     RTC_DR_MT_Msk                            
N#define RTC_DR_MU_Pos                 (8U)                                     
N#define RTC_DR_MU_Msk                 (0xFU << RTC_DR_MU_Pos)                  /*!< 0x00000F00 */
N#define RTC_DR_MU                     RTC_DR_MU_Msk                            
N#define RTC_DR_MU_0                   (0x1U << RTC_DR_MU_Pos)                  /*!< 0x00000100 */
N#define RTC_DR_MU_1                   (0x2U << RTC_DR_MU_Pos)                  /*!< 0x00000200 */
N#define RTC_DR_MU_2                   (0x4U << RTC_DR_MU_Pos)                  /*!< 0x00000400 */
N#define RTC_DR_MU_3                   (0x8U << RTC_DR_MU_Pos)                  /*!< 0x00000800 */
N#define RTC_DR_DT_Pos                 (4U)                                     
N#define RTC_DR_DT_Msk                 (0x3U << RTC_DR_DT_Pos)                  /*!< 0x00000030 */
N#define RTC_DR_DT                     RTC_DR_DT_Msk                            
N#define RTC_DR_DT_0                   (0x1U << RTC_DR_DT_Pos)                  /*!< 0x00000010 */
N#define RTC_DR_DT_1                   (0x2U << RTC_DR_DT_Pos)                  /*!< 0x00000020 */
N#define RTC_DR_DU_Pos                 (0U)                                     
N#define RTC_DR_DU_Msk                 (0xFU << RTC_DR_DU_Pos)                  /*!< 0x0000000F */
N#define RTC_DR_DU                     RTC_DR_DU_Msk                            
N#define RTC_DR_DU_0                   (0x1U << RTC_DR_DU_Pos)                  /*!< 0x00000001 */
N#define RTC_DR_DU_1                   (0x2U << RTC_DR_DU_Pos)                  /*!< 0x00000002 */
N#define RTC_DR_DU_2                   (0x4U << RTC_DR_DU_Pos)                  /*!< 0x00000004 */
N#define RTC_DR_DU_3                   (0x8U << RTC_DR_DU_Pos)                  /*!< 0x00000008 */
N
N/********************  Bits definition for RTC_CR register  *******************/
N#define RTC_CR_COE_Pos                (23U)                                    
N#define RTC_CR_COE_Msk                (0x1U << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
N#define RTC_CR_COE                    RTC_CR_COE_Msk                           
N#define RTC_CR_OSEL_Pos               (21U)                                    
N#define RTC_CR_OSEL_Msk               (0x3U << RTC_CR_OSEL_Pos)                /*!< 0x00600000 */
N#define RTC_CR_OSEL                   RTC_CR_OSEL_Msk                          
N#define RTC_CR_OSEL_0                 (0x1U << RTC_CR_OSEL_Pos)                /*!< 0x00200000 */
N#define RTC_CR_OSEL_1                 (0x2U << RTC_CR_OSEL_Pos)                /*!< 0x00400000 */
N#define RTC_CR_POL_Pos                (20U)                                    
N#define RTC_CR_POL_Msk                (0x1U << RTC_CR_POL_Pos)                 /*!< 0x00100000 */
N#define RTC_CR_POL                    RTC_CR_POL_Msk                           
N#define RTC_CR_COSEL_Pos              (19U)                                    
N#define RTC_CR_COSEL_Msk              (0x1U << RTC_CR_COSEL_Pos)               /*!< 0x00080000 */
N#define RTC_CR_COSEL                  RTC_CR_COSEL_Msk                         
N#define RTC_CR_BKP_Pos                 (18U)                                   
N#define RTC_CR_BKP_Msk                 (0x1U << RTC_CR_BKP_Pos)                /*!< 0x00040000 */
N#define RTC_CR_BKP                     RTC_CR_BKP_Msk                          
N#define RTC_CR_SUB1H_Pos              (17U)                                    
N#define RTC_CR_SUB1H_Msk              (0x1U << RTC_CR_SUB1H_Pos)               /*!< 0x00020000 */
N#define RTC_CR_SUB1H                  RTC_CR_SUB1H_Msk                         
N#define RTC_CR_ADD1H_Pos              (16U)                                    
N#define RTC_CR_ADD1H_Msk              (0x1U << RTC_CR_ADD1H_Pos)               /*!< 0x00010000 */
N#define RTC_CR_ADD1H                  RTC_CR_ADD1H_Msk                         
N#define RTC_CR_TSIE_Pos               (15U)                                    
N#define RTC_CR_TSIE_Msk               (0x1U << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
N#define RTC_CR_TSIE                   RTC_CR_TSIE_Msk                          
N#define RTC_CR_WUTIE_Pos              (14U)                                    
N#define RTC_CR_WUTIE_Msk              (0x1U << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
N#define RTC_CR_WUTIE                  RTC_CR_WUTIE_Msk                         
N#define RTC_CR_ALRBIE_Pos             (13U)                                    
N#define RTC_CR_ALRBIE_Msk             (0x1U << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
N#define RTC_CR_ALRBIE                 RTC_CR_ALRBIE_Msk                        
N#define RTC_CR_ALRAIE_Pos             (12U)                                    
N#define RTC_CR_ALRAIE_Msk             (0x1U << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
N#define RTC_CR_ALRAIE                 RTC_CR_ALRAIE_Msk                        
N#define RTC_CR_TSE_Pos                (11U)                                    
N#define RTC_CR_TSE_Msk                (0x1U << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
N#define RTC_CR_TSE                    RTC_CR_TSE_Msk                           
N#define RTC_CR_WUTE_Pos               (10U)                                    
N#define RTC_CR_WUTE_Msk               (0x1U << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
N#define RTC_CR_WUTE                   RTC_CR_WUTE_Msk                          
N#define RTC_CR_ALRBE_Pos              (9U)                                     
N#define RTC_CR_ALRBE_Msk              (0x1U << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
N#define RTC_CR_ALRBE                  RTC_CR_ALRBE_Msk                         
N#define RTC_CR_ALRAE_Pos              (8U)                                     
N#define RTC_CR_ALRAE_Msk              (0x1U << RTC_CR_ALRAE_Pos)               /*!< 0x00000100 */
N#define RTC_CR_ALRAE                  RTC_CR_ALRAE_Msk                         
N#define RTC_CR_DCE_Pos                (7U)                                     
N#define RTC_CR_DCE_Msk                (0x1U << RTC_CR_DCE_Pos)                 /*!< 0x00000080 */
N#define RTC_CR_DCE                    RTC_CR_DCE_Msk                           
N#define RTC_CR_FMT_Pos                (6U)                                     
N#define RTC_CR_FMT_Msk                (0x1U << RTC_CR_FMT_Pos)                 /*!< 0x00000040 */
N#define RTC_CR_FMT                    RTC_CR_FMT_Msk                           
N#define RTC_CR_BYPSHAD_Pos            (5U)                                     
N#define RTC_CR_BYPSHAD_Msk            (0x1U << RTC_CR_BYPSHAD_Pos)             /*!< 0x00000020 */
N#define RTC_CR_BYPSHAD                RTC_CR_BYPSHAD_Msk                       
N#define RTC_CR_REFCKON_Pos            (4U)                                     
N#define RTC_CR_REFCKON_Msk            (0x1U << RTC_CR_REFCKON_Pos)             /*!< 0x00000010 */
N#define RTC_CR_REFCKON                RTC_CR_REFCKON_Msk                       
N#define RTC_CR_TSEDGE_Pos             (3U)                                     
N#define RTC_CR_TSEDGE_Msk             (0x1U << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
N#define RTC_CR_TSEDGE                 RTC_CR_TSEDGE_Msk                        
N#define RTC_CR_WUCKSEL_Pos            (0U)                                     
N#define RTC_CR_WUCKSEL_Msk            (0x7U << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
N#define RTC_CR_WUCKSEL                RTC_CR_WUCKSEL_Msk                       
N#define RTC_CR_WUCKSEL_0              (0x1U << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
N#define RTC_CR_WUCKSEL_1              (0x2U << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
N#define RTC_CR_WUCKSEL_2              (0x4U << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
N
N/* Legacy defines */
N#define RTC_CR_BCK                     RTC_CR_BKP
N
N/********************  Bits definition for RTC_ISR register  ******************/
N#define RTC_ISR_RECALPF_Pos           (16U)                                    
N#define RTC_ISR_RECALPF_Msk           (0x1U << RTC_ISR_RECALPF_Pos)            /*!< 0x00010000 */
N#define RTC_ISR_RECALPF               RTC_ISR_RECALPF_Msk                      
N#define RTC_ISR_TAMP1F_Pos            (13U)                                    
N#define RTC_ISR_TAMP1F_Msk            (0x1U << RTC_ISR_TAMP1F_Pos)             /*!< 0x00002000 */
N#define RTC_ISR_TAMP1F                RTC_ISR_TAMP1F_Msk                       
N#define RTC_ISR_TAMP2F_Pos            (14U)                                    
N#define RTC_ISR_TAMP2F_Msk            (0x1U << RTC_ISR_TAMP2F_Pos)             /*!< 0x00004000 */
N#define RTC_ISR_TAMP2F                RTC_ISR_TAMP2F_Msk                       
N#define RTC_ISR_TSOVF_Pos             (12U)                                    
N#define RTC_ISR_TSOVF_Msk             (0x1U << RTC_ISR_TSOVF_Pos)              /*!< 0x00001000 */
N#define RTC_ISR_TSOVF                 RTC_ISR_TSOVF_Msk                        
N#define RTC_ISR_TSF_Pos               (11U)                                    
N#define RTC_ISR_TSF_Msk               (0x1U << RTC_ISR_TSF_Pos)                /*!< 0x00000800 */
N#define RTC_ISR_TSF                   RTC_ISR_TSF_Msk                          
N#define RTC_ISR_WUTF_Pos              (10U)                                    
N#define RTC_ISR_WUTF_Msk              (0x1U << RTC_ISR_WUTF_Pos)               /*!< 0x00000400 */
N#define RTC_ISR_WUTF                  RTC_ISR_WUTF_Msk                         
N#define RTC_ISR_ALRBF_Pos             (9U)                                     
N#define RTC_ISR_ALRBF_Msk             (0x1U << RTC_ISR_ALRBF_Pos)              /*!< 0x00000200 */
N#define RTC_ISR_ALRBF                 RTC_ISR_ALRBF_Msk                        
N#define RTC_ISR_ALRAF_Pos             (8U)                                     
N#define RTC_ISR_ALRAF_Msk             (0x1U << RTC_ISR_ALRAF_Pos)              /*!< 0x00000100 */
N#define RTC_ISR_ALRAF                 RTC_ISR_ALRAF_Msk                        
N#define RTC_ISR_INIT_Pos              (7U)                                     
N#define RTC_ISR_INIT_Msk              (0x1U << RTC_ISR_INIT_Pos)               /*!< 0x00000080 */
N#define RTC_ISR_INIT                  RTC_ISR_INIT_Msk                         
N#define RTC_ISR_INITF_Pos             (6U)                                     
N#define RTC_ISR_INITF_Msk             (0x1U << RTC_ISR_INITF_Pos)              /*!< 0x00000040 */
N#define RTC_ISR_INITF                 RTC_ISR_INITF_Msk                        
N#define RTC_ISR_RSF_Pos               (5U)                                     
N#define RTC_ISR_RSF_Msk               (0x1U << RTC_ISR_RSF_Pos)                /*!< 0x00000020 */
N#define RTC_ISR_RSF                   RTC_ISR_RSF_Msk                          
N#define RTC_ISR_INITS_Pos             (4U)                                     
N#define RTC_ISR_INITS_Msk             (0x1U << RTC_ISR_INITS_Pos)              /*!< 0x00000010 */
N#define RTC_ISR_INITS                 RTC_ISR_INITS_Msk                        
N#define RTC_ISR_SHPF_Pos              (3U)                                     
N#define RTC_ISR_SHPF_Msk              (0x1U << RTC_ISR_SHPF_Pos)               /*!< 0x00000008 */
N#define RTC_ISR_SHPF                  RTC_ISR_SHPF_Msk                         
N#define RTC_ISR_WUTWF_Pos             (2U)                                     
N#define RTC_ISR_WUTWF_Msk             (0x1U << RTC_ISR_WUTWF_Pos)              /*!< 0x00000004 */
N#define RTC_ISR_WUTWF                 RTC_ISR_WUTWF_Msk                        
N#define RTC_ISR_ALRBWF_Pos            (1U)                                     
N#define RTC_ISR_ALRBWF_Msk            (0x1U << RTC_ISR_ALRBWF_Pos)             /*!< 0x00000002 */
N#define RTC_ISR_ALRBWF                RTC_ISR_ALRBWF_Msk                       
N#define RTC_ISR_ALRAWF_Pos            (0U)                                     
N#define RTC_ISR_ALRAWF_Msk            (0x1U << RTC_ISR_ALRAWF_Pos)             /*!< 0x00000001 */
N#define RTC_ISR_ALRAWF                RTC_ISR_ALRAWF_Msk                       
N
N/********************  Bits definition for RTC_PRER register  *****************/
N#define RTC_PRER_PREDIV_A_Pos         (16U)                                    
N#define RTC_PRER_PREDIV_A_Msk         (0x7FU << RTC_PRER_PREDIV_A_Pos)         /*!< 0x007F0000 */
N#define RTC_PRER_PREDIV_A             RTC_PRER_PREDIV_A_Msk                    
N#define RTC_PRER_PREDIV_S_Pos         (0U)                                     
N#define RTC_PRER_PREDIV_S_Msk         (0x7FFFU << RTC_PRER_PREDIV_S_Pos)       /*!< 0x00007FFF */
N#define RTC_PRER_PREDIV_S             RTC_PRER_PREDIV_S_Msk                    
N
N/********************  Bits definition for RTC_WUTR register  *****************/
N#define RTC_WUTR_WUT_Pos              (0U)                                     
N#define RTC_WUTR_WUT_Msk              (0xFFFFU << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
N#define RTC_WUTR_WUT                  RTC_WUTR_WUT_Msk                         
N
N/********************  Bits definition for RTC_CALIBR register  ***************/
N#define RTC_CALIBR_DCS_Pos            (7U)                                     
N#define RTC_CALIBR_DCS_Msk            (0x1U << RTC_CALIBR_DCS_Pos)             /*!< 0x00000080 */
N#define RTC_CALIBR_DCS                RTC_CALIBR_DCS_Msk                       
N#define RTC_CALIBR_DC_Pos             (0U)                                     
N#define RTC_CALIBR_DC_Msk             (0x1FU << RTC_CALIBR_DC_Pos)             /*!< 0x0000001F */
N#define RTC_CALIBR_DC                 RTC_CALIBR_DC_Msk                        
N
N/********************  Bits definition for RTC_ALRMAR register  ***************/
N#define RTC_ALRMAR_MSK4_Pos           (31U)                                    
N#define RTC_ALRMAR_MSK4_Msk           (0x1U << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
N#define RTC_ALRMAR_MSK4               RTC_ALRMAR_MSK4_Msk                      
N#define RTC_ALRMAR_WDSEL_Pos          (30U)                                    
N#define RTC_ALRMAR_WDSEL_Msk          (0x1U << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
N#define RTC_ALRMAR_WDSEL              RTC_ALRMAR_WDSEL_Msk                     
N#define RTC_ALRMAR_DT_Pos             (28U)                                    
N#define RTC_ALRMAR_DT_Msk             (0x3U << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
N#define RTC_ALRMAR_DT                 RTC_ALRMAR_DT_Msk                        
N#define RTC_ALRMAR_DT_0               (0x1U << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
N#define RTC_ALRMAR_DT_1               (0x2U << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
N#define RTC_ALRMAR_DU_Pos             (24U)                                    
N#define RTC_ALRMAR_DU_Msk             (0xFU << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
N#define RTC_ALRMAR_DU                 RTC_ALRMAR_DU_Msk                        
N#define RTC_ALRMAR_DU_0               (0x1U << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
N#define RTC_ALRMAR_DU_1               (0x2U << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
N#define RTC_ALRMAR_DU_2               (0x4U << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
N#define RTC_ALRMAR_DU_3               (0x8U << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
N#define RTC_ALRMAR_MSK3_Pos           (23U)                                    
N#define RTC_ALRMAR_MSK3_Msk           (0x1U << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
N#define RTC_ALRMAR_MSK3               RTC_ALRMAR_MSK3_Msk                      
N#define RTC_ALRMAR_PM_Pos             (22U)                                    
N#define RTC_ALRMAR_PM_Msk             (0x1U << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
N#define RTC_ALRMAR_PM                 RTC_ALRMAR_PM_Msk                        
N#define RTC_ALRMAR_HT_Pos             (20U)                                    
N#define RTC_ALRMAR_HT_Msk             (0x3U << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
N#define RTC_ALRMAR_HT                 RTC_ALRMAR_HT_Msk                        
N#define RTC_ALRMAR_HT_0               (0x1U << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
N#define RTC_ALRMAR_HT_1               (0x2U << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
N#define RTC_ALRMAR_HU_Pos             (16U)                                    
N#define RTC_ALRMAR_HU_Msk             (0xFU << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
N#define RTC_ALRMAR_HU                 RTC_ALRMAR_HU_Msk                        
N#define RTC_ALRMAR_HU_0               (0x1U << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
N#define RTC_ALRMAR_HU_1               (0x2U << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
N#define RTC_ALRMAR_HU_2               (0x4U << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
N#define RTC_ALRMAR_HU_3               (0x8U << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
N#define RTC_ALRMAR_MSK2_Pos           (15U)                                    
N#define RTC_ALRMAR_MSK2_Msk           (0x1U << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
N#define RTC_ALRMAR_MSK2               RTC_ALRMAR_MSK2_Msk                      
N#define RTC_ALRMAR_MNT_Pos            (12U)                                    
N#define RTC_ALRMAR_MNT_Msk            (0x7U << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
N#define RTC_ALRMAR_MNT                RTC_ALRMAR_MNT_Msk                       
N#define RTC_ALRMAR_MNT_0              (0x1U << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
N#define RTC_ALRMAR_MNT_1              (0x2U << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
N#define RTC_ALRMAR_MNT_2              (0x4U << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
N#define RTC_ALRMAR_MNU_Pos            (8U)                                     
N#define RTC_ALRMAR_MNU_Msk            (0xFU << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
N#define RTC_ALRMAR_MNU                RTC_ALRMAR_MNU_Msk                       
N#define RTC_ALRMAR_MNU_0              (0x1U << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
N#define RTC_ALRMAR_MNU_1              (0x2U << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
N#define RTC_ALRMAR_MNU_2              (0x4U << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
N#define RTC_ALRMAR_MNU_3              (0x8U << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
N#define RTC_ALRMAR_MSK1_Pos           (7U)                                     
N#define RTC_ALRMAR_MSK1_Msk           (0x1U << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
N#define RTC_ALRMAR_MSK1               RTC_ALRMAR_MSK1_Msk                      
N#define RTC_ALRMAR_ST_Pos             (4U)                                     
N#define RTC_ALRMAR_ST_Msk             (0x7U << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
N#define RTC_ALRMAR_ST                 RTC_ALRMAR_ST_Msk                        
N#define RTC_ALRMAR_ST_0               (0x1U << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
N#define RTC_ALRMAR_ST_1               (0x2U << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
N#define RTC_ALRMAR_ST_2               (0x4U << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
N#define RTC_ALRMAR_SU_Pos             (0U)                                     
N#define RTC_ALRMAR_SU_Msk             (0xFU << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
N#define RTC_ALRMAR_SU                 RTC_ALRMAR_SU_Msk                        
N#define RTC_ALRMAR_SU_0               (0x1U << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
N#define RTC_ALRMAR_SU_1               (0x2U << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
N#define RTC_ALRMAR_SU_2               (0x4U << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
N#define RTC_ALRMAR_SU_3               (0x8U << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
N
N/********************  Bits definition for RTC_ALRMBR register  ***************/
N#define RTC_ALRMBR_MSK4_Pos           (31U)                                    
N#define RTC_ALRMBR_MSK4_Msk           (0x1U << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
N#define RTC_ALRMBR_MSK4               RTC_ALRMBR_MSK4_Msk                      
N#define RTC_ALRMBR_WDSEL_Pos          (30U)                                    
N#define RTC_ALRMBR_WDSEL_Msk          (0x1U << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
N#define RTC_ALRMBR_WDSEL              RTC_ALRMBR_WDSEL_Msk                     
N#define RTC_ALRMBR_DT_Pos             (28U)                                    
N#define RTC_ALRMBR_DT_Msk             (0x3U << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
N#define RTC_ALRMBR_DT                 RTC_ALRMBR_DT_Msk                        
N#define RTC_ALRMBR_DT_0               (0x1U << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
N#define RTC_ALRMBR_DT_1               (0x2U << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
N#define RTC_ALRMBR_DU_Pos             (24U)                                    
N#define RTC_ALRMBR_DU_Msk             (0xFU << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
N#define RTC_ALRMBR_DU                 RTC_ALRMBR_DU_Msk                        
N#define RTC_ALRMBR_DU_0               (0x1U << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
N#define RTC_ALRMBR_DU_1               (0x2U << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
N#define RTC_ALRMBR_DU_2               (0x4U << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
N#define RTC_ALRMBR_DU_3               (0x8U << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
N#define RTC_ALRMBR_MSK3_Pos           (23U)                                    
N#define RTC_ALRMBR_MSK3_Msk           (0x1U << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
N#define RTC_ALRMBR_MSK3               RTC_ALRMBR_MSK3_Msk                      
N#define RTC_ALRMBR_PM_Pos             (22U)                                    
N#define RTC_ALRMBR_PM_Msk             (0x1U << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
N#define RTC_ALRMBR_PM                 RTC_ALRMBR_PM_Msk                        
N#define RTC_ALRMBR_HT_Pos             (20U)                                    
N#define RTC_ALRMBR_HT_Msk             (0x3U << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
N#define RTC_ALRMBR_HT                 RTC_ALRMBR_HT_Msk                        
N#define RTC_ALRMBR_HT_0               (0x1U << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
N#define RTC_ALRMBR_HT_1               (0x2U << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
N#define RTC_ALRMBR_HU_Pos             (16U)                                    
N#define RTC_ALRMBR_HU_Msk             (0xFU << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
N#define RTC_ALRMBR_HU                 RTC_ALRMBR_HU_Msk                        
N#define RTC_ALRMBR_HU_0               (0x1U << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
N#define RTC_ALRMBR_HU_1               (0x2U << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
N#define RTC_ALRMBR_HU_2               (0x4U << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
N#define RTC_ALRMBR_HU_3               (0x8U << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
N#define RTC_ALRMBR_MSK2_Pos           (15U)                                    
N#define RTC_ALRMBR_MSK2_Msk           (0x1U << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
N#define RTC_ALRMBR_MSK2               RTC_ALRMBR_MSK2_Msk                      
N#define RTC_ALRMBR_MNT_Pos            (12U)                                    
N#define RTC_ALRMBR_MNT_Msk            (0x7U << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
N#define RTC_ALRMBR_MNT                RTC_ALRMBR_MNT_Msk                       
N#define RTC_ALRMBR_MNT_0              (0x1U << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
N#define RTC_ALRMBR_MNT_1              (0x2U << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
N#define RTC_ALRMBR_MNT_2              (0x4U << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
N#define RTC_ALRMBR_MNU_Pos            (8U)                                     
N#define RTC_ALRMBR_MNU_Msk            (0xFU << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
N#define RTC_ALRMBR_MNU                RTC_ALRMBR_MNU_Msk                       
N#define RTC_ALRMBR_MNU_0              (0x1U << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
N#define RTC_ALRMBR_MNU_1              (0x2U << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
N#define RTC_ALRMBR_MNU_2              (0x4U << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
N#define RTC_ALRMBR_MNU_3              (0x8U << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
N#define RTC_ALRMBR_MSK1_Pos           (7U)                                     
N#define RTC_ALRMBR_MSK1_Msk           (0x1U << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
N#define RTC_ALRMBR_MSK1               RTC_ALRMBR_MSK1_Msk                      
N#define RTC_ALRMBR_ST_Pos             (4U)                                     
N#define RTC_ALRMBR_ST_Msk             (0x7U << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
N#define RTC_ALRMBR_ST                 RTC_ALRMBR_ST_Msk                        
N#define RTC_ALRMBR_ST_0               (0x1U << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
N#define RTC_ALRMBR_ST_1               (0x2U << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
N#define RTC_ALRMBR_ST_2               (0x4U << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
N#define RTC_ALRMBR_SU_Pos             (0U)                                     
N#define RTC_ALRMBR_SU_Msk             (0xFU << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
N#define RTC_ALRMBR_SU                 RTC_ALRMBR_SU_Msk                        
N#define RTC_ALRMBR_SU_0               (0x1U << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
N#define RTC_ALRMBR_SU_1               (0x2U << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
N#define RTC_ALRMBR_SU_2               (0x4U << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
N#define RTC_ALRMBR_SU_3               (0x8U << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
N
N/********************  Bits definition for RTC_WPR register  ******************/
N#define RTC_WPR_KEY_Pos               (0U)                                     
N#define RTC_WPR_KEY_Msk               (0xFFU << RTC_WPR_KEY_Pos)               /*!< 0x000000FF */
N#define RTC_WPR_KEY                   RTC_WPR_KEY_Msk                          
N
N/********************  Bits definition for RTC_SSR register  ******************/
N#define RTC_SSR_SS_Pos                (0U)                                     
N#define RTC_SSR_SS_Msk                (0xFFFFU << RTC_SSR_SS_Pos)              /*!< 0x0000FFFF */
N#define RTC_SSR_SS                    RTC_SSR_SS_Msk                           
N
N/********************  Bits definition for RTC_SHIFTR register  ***************/
N#define RTC_SHIFTR_SUBFS_Pos          (0U)                                     
N#define RTC_SHIFTR_SUBFS_Msk          (0x7FFFU << RTC_SHIFTR_SUBFS_Pos)        /*!< 0x00007FFF */
N#define RTC_SHIFTR_SUBFS              RTC_SHIFTR_SUBFS_Msk                     
N#define RTC_SHIFTR_ADD1S_Pos          (31U)                                    
N#define RTC_SHIFTR_ADD1S_Msk          (0x1U << RTC_SHIFTR_ADD1S_Pos)           /*!< 0x80000000 */
N#define RTC_SHIFTR_ADD1S              RTC_SHIFTR_ADD1S_Msk                     
N
N/********************  Bits definition for RTC_TSTR register  *****************/
N#define RTC_TSTR_PM_Pos               (22U)                                    
N#define RTC_TSTR_PM_Msk               (0x1U << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
N#define RTC_TSTR_PM                   RTC_TSTR_PM_Msk                          
N#define RTC_TSTR_HT_Pos               (20U)                                    
N#define RTC_TSTR_HT_Msk               (0x3U << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
N#define RTC_TSTR_HT                   RTC_TSTR_HT_Msk                          
N#define RTC_TSTR_HT_0                 (0x1U << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
N#define RTC_TSTR_HT_1                 (0x2U << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
N#define RTC_TSTR_HU_Pos               (16U)                                    
N#define RTC_TSTR_HU_Msk               (0xFU << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
N#define RTC_TSTR_HU                   RTC_TSTR_HU_Msk                          
N#define RTC_TSTR_HU_0                 (0x1U << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
N#define RTC_TSTR_HU_1                 (0x2U << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
N#define RTC_TSTR_HU_2                 (0x4U << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
N#define RTC_TSTR_HU_3                 (0x8U << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
N#define RTC_TSTR_MNT_Pos              (12U)                                    
N#define RTC_TSTR_MNT_Msk              (0x7U << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
N#define RTC_TSTR_MNT                  RTC_TSTR_MNT_Msk                         
N#define RTC_TSTR_MNT_0                (0x1U << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
N#define RTC_TSTR_MNT_1                (0x2U << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
N#define RTC_TSTR_MNT_2                (0x4U << RTC_TSTR_MNT_Pos)               /*!< 0x00004000 */
N#define RTC_TSTR_MNU_Pos              (8U)                                     
N#define RTC_TSTR_MNU_Msk              (0xFU << RTC_TSTR_MNU_Pos)               /*!< 0x00000F00 */
N#define RTC_TSTR_MNU                  RTC_TSTR_MNU_Msk                         
N#define RTC_TSTR_MNU_0                (0x1U << RTC_TSTR_MNU_Pos)               /*!< 0x00000100 */
N#define RTC_TSTR_MNU_1                (0x2U << RTC_TSTR_MNU_Pos)               /*!< 0x00000200 */
N#define RTC_TSTR_MNU_2                (0x4U << RTC_TSTR_MNU_Pos)               /*!< 0x00000400 */
N#define RTC_TSTR_MNU_3                (0x8U << RTC_TSTR_MNU_Pos)               /*!< 0x00000800 */
N#define RTC_TSTR_ST_Pos               (4U)                                     
N#define RTC_TSTR_ST_Msk               (0x7U << RTC_TSTR_ST_Pos)                /*!< 0x00000070 */
N#define RTC_TSTR_ST                   RTC_TSTR_ST_Msk                          
N#define RTC_TSTR_ST_0                 (0x1U << RTC_TSTR_ST_Pos)                /*!< 0x00000010 */
N#define RTC_TSTR_ST_1                 (0x2U << RTC_TSTR_ST_Pos)                /*!< 0x00000020 */
N#define RTC_TSTR_ST_2                 (0x4U << RTC_TSTR_ST_Pos)                /*!< 0x00000040 */
N#define RTC_TSTR_SU_Pos               (0U)                                     
N#define RTC_TSTR_SU_Msk               (0xFU << RTC_TSTR_SU_Pos)                /*!< 0x0000000F */
N#define RTC_TSTR_SU                   RTC_TSTR_SU_Msk                          
N#define RTC_TSTR_SU_0                 (0x1U << RTC_TSTR_SU_Pos)                /*!< 0x00000001 */
N#define RTC_TSTR_SU_1                 (0x2U << RTC_TSTR_SU_Pos)                /*!< 0x00000002 */
N#define RTC_TSTR_SU_2                 (0x4U << RTC_TSTR_SU_Pos)                /*!< 0x00000004 */
N#define RTC_TSTR_SU_3                 (0x8U << RTC_TSTR_SU_Pos)                /*!< 0x00000008 */
N
N/********************  Bits definition for RTC_TSDR register  *****************/
N#define RTC_TSDR_WDU_Pos              (13U)                                    
N#define RTC_TSDR_WDU_Msk              (0x7U << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
N#define RTC_TSDR_WDU                  RTC_TSDR_WDU_Msk                         
N#define RTC_TSDR_WDU_0                (0x1U << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
N#define RTC_TSDR_WDU_1                (0x2U << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
N#define RTC_TSDR_WDU_2                (0x4U << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
N#define RTC_TSDR_MT_Pos               (12U)                                    
N#define RTC_TSDR_MT_Msk               (0x1U << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
N#define RTC_TSDR_MT                   RTC_TSDR_MT_Msk                          
N#define RTC_TSDR_MU_Pos               (8U)                                     
N#define RTC_TSDR_MU_Msk               (0xFU << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
N#define RTC_TSDR_MU                   RTC_TSDR_MU_Msk                          
N#define RTC_TSDR_MU_0                 (0x1U << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
N#define RTC_TSDR_MU_1                 (0x2U << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
N#define RTC_TSDR_MU_2                 (0x4U << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
N#define RTC_TSDR_MU_3                 (0x8U << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
N#define RTC_TSDR_DT_Pos               (4U)                                     
N#define RTC_TSDR_DT_Msk               (0x3U << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
N#define RTC_TSDR_DT                   RTC_TSDR_DT_Msk                          
N#define RTC_TSDR_DT_0                 (0x1U << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
N#define RTC_TSDR_DT_1                 (0x2U << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
N#define RTC_TSDR_DU_Pos               (0U)                                     
N#define RTC_TSDR_DU_Msk               (0xFU << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
N#define RTC_TSDR_DU                   RTC_TSDR_DU_Msk                          
N#define RTC_TSDR_DU_0                 (0x1U << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
N#define RTC_TSDR_DU_1                 (0x2U << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
N#define RTC_TSDR_DU_2                 (0x4U << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
N#define RTC_TSDR_DU_3                 (0x8U << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
N
N/********************  Bits definition for RTC_TSSSR register  ****************/
N#define RTC_TSSSR_SS_Pos              (0U)                                     
N#define RTC_TSSSR_SS_Msk              (0xFFFFU << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
N#define RTC_TSSSR_SS                  RTC_TSSSR_SS_Msk                         
N
N/********************  Bits definition for RTC_CAL register  *****************/
N#define RTC_CALR_CALP_Pos             (15U)                                    
N#define RTC_CALR_CALP_Msk             (0x1U << RTC_CALR_CALP_Pos)              /*!< 0x00008000 */
N#define RTC_CALR_CALP                 RTC_CALR_CALP_Msk                        
N#define RTC_CALR_CALW8_Pos            (14U)                                    
N#define RTC_CALR_CALW8_Msk            (0x1U << RTC_CALR_CALW8_Pos)             /*!< 0x00004000 */
N#define RTC_CALR_CALW8                RTC_CALR_CALW8_Msk                       
N#define RTC_CALR_CALW16_Pos           (13U)                                    
N#define RTC_CALR_CALW16_Msk           (0x1U << RTC_CALR_CALW16_Pos)            /*!< 0x00002000 */
N#define RTC_CALR_CALW16               RTC_CALR_CALW16_Msk                      
N#define RTC_CALR_CALM_Pos             (0U)                                     
N#define RTC_CALR_CALM_Msk             (0x1FFU << RTC_CALR_CALM_Pos)            /*!< 0x000001FF */
N#define RTC_CALR_CALM                 RTC_CALR_CALM_Msk                        
N#define RTC_CALR_CALM_0               (0x001U << RTC_CALR_CALM_Pos)            /*!< 0x00000001 */
N#define RTC_CALR_CALM_1               (0x002U << RTC_CALR_CALM_Pos)            /*!< 0x00000002 */
N#define RTC_CALR_CALM_2               (0x004U << RTC_CALR_CALM_Pos)            /*!< 0x00000004 */
N#define RTC_CALR_CALM_3               (0x008U << RTC_CALR_CALM_Pos)            /*!< 0x00000008 */
N#define RTC_CALR_CALM_4               (0x010U << RTC_CALR_CALM_Pos)            /*!< 0x00000010 */
N#define RTC_CALR_CALM_5               (0x020U << RTC_CALR_CALM_Pos)            /*!< 0x00000020 */
N#define RTC_CALR_CALM_6               (0x040U << RTC_CALR_CALM_Pos)            /*!< 0x00000040 */
N#define RTC_CALR_CALM_7               (0x080U << RTC_CALR_CALM_Pos)            /*!< 0x00000080 */
N#define RTC_CALR_CALM_8               (0x100U << RTC_CALR_CALM_Pos)            /*!< 0x00000100 */
N
N/********************  Bits definition for RTC_TAFCR register  ****************/
N#define RTC_TAFCR_ALARMOUTTYPE_Pos    (18U)                                    
N#define RTC_TAFCR_ALARMOUTTYPE_Msk    (0x1U << RTC_TAFCR_ALARMOUTTYPE_Pos)     /*!< 0x00040000 */
N#define RTC_TAFCR_ALARMOUTTYPE        RTC_TAFCR_ALARMOUTTYPE_Msk               
N#define RTC_TAFCR_TSINSEL_Pos         (17U)                                    
N#define RTC_TAFCR_TSINSEL_Msk         (0x1U << RTC_TAFCR_TSINSEL_Pos)          /*!< 0x00020000 */
N#define RTC_TAFCR_TSINSEL             RTC_TAFCR_TSINSEL_Msk                    
N#define RTC_TAFCR_TAMP1INSEL_Pos      (16U)                                    
N#define RTC_TAFCR_TAMP1INSEL_Msk      (0x1U << RTC_TAFCR_TAMP1INSEL_Pos)        /*!< 0x00010000 */
N#define RTC_TAFCR_TAMP1INSEL          RTC_TAFCR_TAMP1INSEL_Msk                  
N#define RTC_TAFCR_TAMPPUDIS_Pos       (15U)                                    
N#define RTC_TAFCR_TAMPPUDIS_Msk       (0x1U << RTC_TAFCR_TAMPPUDIS_Pos)        /*!< 0x00008000 */
N#define RTC_TAFCR_TAMPPUDIS           RTC_TAFCR_TAMPPUDIS_Msk                  
N#define RTC_TAFCR_TAMPPRCH_Pos        (13U)                                    
N#define RTC_TAFCR_TAMPPRCH_Msk        (0x3U << RTC_TAFCR_TAMPPRCH_Pos)         /*!< 0x00006000 */
N#define RTC_TAFCR_TAMPPRCH            RTC_TAFCR_TAMPPRCH_Msk                   
N#define RTC_TAFCR_TAMPPRCH_0          (0x1U << RTC_TAFCR_TAMPPRCH_Pos)         /*!< 0x00002000 */
N#define RTC_TAFCR_TAMPPRCH_1          (0x2U << RTC_TAFCR_TAMPPRCH_Pos)         /*!< 0x00004000 */
N#define RTC_TAFCR_TAMPFLT_Pos         (11U)                                    
N#define RTC_TAFCR_TAMPFLT_Msk         (0x3U << RTC_TAFCR_TAMPFLT_Pos)          /*!< 0x00001800 */
N#define RTC_TAFCR_TAMPFLT             RTC_TAFCR_TAMPFLT_Msk                    
N#define RTC_TAFCR_TAMPFLT_0           (0x1U << RTC_TAFCR_TAMPFLT_Pos)          /*!< 0x00000800 */
N#define RTC_TAFCR_TAMPFLT_1           (0x2U << RTC_TAFCR_TAMPFLT_Pos)          /*!< 0x00001000 */
N#define RTC_TAFCR_TAMPFREQ_Pos        (8U)                                     
N#define RTC_TAFCR_TAMPFREQ_Msk        (0x7U << RTC_TAFCR_TAMPFREQ_Pos)         /*!< 0x00000700 */
N#define RTC_TAFCR_TAMPFREQ            RTC_TAFCR_TAMPFREQ_Msk                   
N#define RTC_TAFCR_TAMPFREQ_0          (0x1U << RTC_TAFCR_TAMPFREQ_Pos)         /*!< 0x00000100 */
N#define RTC_TAFCR_TAMPFREQ_1          (0x2U << RTC_TAFCR_TAMPFREQ_Pos)         /*!< 0x00000200 */
N#define RTC_TAFCR_TAMPFREQ_2          (0x4U << RTC_TAFCR_TAMPFREQ_Pos)         /*!< 0x00000400 */
N#define RTC_TAFCR_TAMPTS_Pos          (7U)                                     
N#define RTC_TAFCR_TAMPTS_Msk          (0x1U << RTC_TAFCR_TAMPTS_Pos)           /*!< 0x00000080 */
N#define RTC_TAFCR_TAMPTS              RTC_TAFCR_TAMPTS_Msk                     
N#define RTC_TAFCR_TAMP2TRG_Pos        (4U)                                     
N#define RTC_TAFCR_TAMP2TRG_Msk        (0x1U << RTC_TAFCR_TAMP2TRG_Pos)         /*!< 0x00000010 */
N#define RTC_TAFCR_TAMP2TRG            RTC_TAFCR_TAMP2TRG_Msk                   
N#define RTC_TAFCR_TAMP2E_Pos          (3U)                                     
N#define RTC_TAFCR_TAMP2E_Msk          (0x1U << RTC_TAFCR_TAMP2E_Pos)           /*!< 0x00000008 */
N#define RTC_TAFCR_TAMP2E              RTC_TAFCR_TAMP2E_Msk                     
N#define RTC_TAFCR_TAMPIE_Pos          (2U)                                     
N#define RTC_TAFCR_TAMPIE_Msk          (0x1U << RTC_TAFCR_TAMPIE_Pos)           /*!< 0x00000004 */
N#define RTC_TAFCR_TAMPIE              RTC_TAFCR_TAMPIE_Msk                     
N#define RTC_TAFCR_TAMP1TRG_Pos        (1U)                                     
N#define RTC_TAFCR_TAMP1TRG_Msk        (0x1U << RTC_TAFCR_TAMP1TRG_Pos)         /*!< 0x00000002 */
N#define RTC_TAFCR_TAMP1TRG            RTC_TAFCR_TAMP1TRG_Msk                   
N#define RTC_TAFCR_TAMP1E_Pos          (0U)                                     
N#define RTC_TAFCR_TAMP1E_Msk          (0x1U << RTC_TAFCR_TAMP1E_Pos)           /*!< 0x00000001 */
N#define RTC_TAFCR_TAMP1E              RTC_TAFCR_TAMP1E_Msk                     
N
N/* Legacy defines */
N#define RTC_TAFCR_TAMPINSEL           RTC_TAFCR_TAMP1INSEL
N
N/********************  Bits definition for RTC_ALRMASSR register  *************/
N#define RTC_ALRMASSR_MASKSS_Pos       (24U)                                    
N#define RTC_ALRMASSR_MASKSS_Msk       (0xFU << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
N#define RTC_ALRMASSR_MASKSS           RTC_ALRMASSR_MASKSS_Msk                  
N#define RTC_ALRMASSR_MASKSS_0         (0x1U << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
N#define RTC_ALRMASSR_MASKSS_1         (0x2U << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
N#define RTC_ALRMASSR_MASKSS_2         (0x4U << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
N#define RTC_ALRMASSR_MASKSS_3         (0x8U << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
N#define RTC_ALRMASSR_SS_Pos           (0U)                                     
N#define RTC_ALRMASSR_SS_Msk           (0x7FFFU << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
N#define RTC_ALRMASSR_SS               RTC_ALRMASSR_SS_Msk                      
N
N/********************  Bits definition for RTC_ALRMBSSR register  *************/
N#define RTC_ALRMBSSR_MASKSS_Pos       (24U)                                    
N#define RTC_ALRMBSSR_MASKSS_Msk       (0xFU << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
N#define RTC_ALRMBSSR_MASKSS           RTC_ALRMBSSR_MASKSS_Msk                  
N#define RTC_ALRMBSSR_MASKSS_0         (0x1U << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
N#define RTC_ALRMBSSR_MASKSS_1         (0x2U << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
N#define RTC_ALRMBSSR_MASKSS_2         (0x4U << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
N#define RTC_ALRMBSSR_MASKSS_3         (0x8U << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
N#define RTC_ALRMBSSR_SS_Pos           (0U)                                     
N#define RTC_ALRMBSSR_SS_Msk           (0x7FFFU << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
N#define RTC_ALRMBSSR_SS               RTC_ALRMBSSR_SS_Msk                      
N
N/********************  Bits definition for RTC_BKP0R register  ****************/
N#define RTC_BKP0R_Pos                 (0U)                                     
N#define RTC_BKP0R_Msk                 (0xFFFFFFFFU << RTC_BKP0R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP0R                     RTC_BKP0R_Msk                            
N
N/********************  Bits definition for RTC_BKP1R register  ****************/
N#define RTC_BKP1R_Pos                 (0U)                                     
N#define RTC_BKP1R_Msk                 (0xFFFFFFFFU << RTC_BKP1R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP1R                     RTC_BKP1R_Msk                            
N
N/********************  Bits definition for RTC_BKP2R register  ****************/
N#define RTC_BKP2R_Pos                 (0U)                                     
N#define RTC_BKP2R_Msk                 (0xFFFFFFFFU << RTC_BKP2R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP2R                     RTC_BKP2R_Msk                            
N
N/********************  Bits definition for RTC_BKP3R register  ****************/
N#define RTC_BKP3R_Pos                 (0U)                                     
N#define RTC_BKP3R_Msk                 (0xFFFFFFFFU << RTC_BKP3R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP3R                     RTC_BKP3R_Msk                            
N
N/********************  Bits definition for RTC_BKP4R register  ****************/
N#define RTC_BKP4R_Pos                 (0U)                                     
N#define RTC_BKP4R_Msk                 (0xFFFFFFFFU << RTC_BKP4R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP4R                     RTC_BKP4R_Msk                            
N
N/********************  Bits definition for RTC_BKP5R register  ****************/
N#define RTC_BKP5R_Pos                 (0U)                                     
N#define RTC_BKP5R_Msk                 (0xFFFFFFFFU << RTC_BKP5R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP5R                     RTC_BKP5R_Msk                            
N
N/********************  Bits definition for RTC_BKP6R register  ****************/
N#define RTC_BKP6R_Pos                 (0U)                                     
N#define RTC_BKP6R_Msk                 (0xFFFFFFFFU << RTC_BKP6R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP6R                     RTC_BKP6R_Msk                            
N
N/********************  Bits definition for RTC_BKP7R register  ****************/
N#define RTC_BKP7R_Pos                 (0U)                                     
N#define RTC_BKP7R_Msk                 (0xFFFFFFFFU << RTC_BKP7R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP7R                     RTC_BKP7R_Msk                            
N
N/********************  Bits definition for RTC_BKP8R register  ****************/
N#define RTC_BKP8R_Pos                 (0U)                                     
N#define RTC_BKP8R_Msk                 (0xFFFFFFFFU << RTC_BKP8R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP8R                     RTC_BKP8R_Msk                            
N
N/********************  Bits definition for RTC_BKP9R register  ****************/
N#define RTC_BKP9R_Pos                 (0U)                                     
N#define RTC_BKP9R_Msk                 (0xFFFFFFFFU << RTC_BKP9R_Pos)           /*!< 0xFFFFFFFF */
N#define RTC_BKP9R                     RTC_BKP9R_Msk                            
N
N/********************  Bits definition for RTC_BKP10R register  ***************/
N#define RTC_BKP10R_Pos                (0U)                                     
N#define RTC_BKP10R_Msk                (0xFFFFFFFFU << RTC_BKP10R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP10R                    RTC_BKP10R_Msk                           
N
N/********************  Bits definition for RTC_BKP11R register  ***************/
N#define RTC_BKP11R_Pos                (0U)                                     
N#define RTC_BKP11R_Msk                (0xFFFFFFFFU << RTC_BKP11R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP11R                    RTC_BKP11R_Msk                           
N
N/********************  Bits definition for RTC_BKP12R register  ***************/
N#define RTC_BKP12R_Pos                (0U)                                     
N#define RTC_BKP12R_Msk                (0xFFFFFFFFU << RTC_BKP12R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP12R                    RTC_BKP12R_Msk                           
N
N/********************  Bits definition for RTC_BKP13R register  ***************/
N#define RTC_BKP13R_Pos                (0U)                                     
N#define RTC_BKP13R_Msk                (0xFFFFFFFFU << RTC_BKP13R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP13R                    RTC_BKP13R_Msk                           
N
N/********************  Bits definition for RTC_BKP14R register  ***************/
N#define RTC_BKP14R_Pos                (0U)                                     
N#define RTC_BKP14R_Msk                (0xFFFFFFFFU << RTC_BKP14R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP14R                    RTC_BKP14R_Msk                           
N
N/********************  Bits definition for RTC_BKP15R register  ***************/
N#define RTC_BKP15R_Pos                (0U)                                     
N#define RTC_BKP15R_Msk                (0xFFFFFFFFU << RTC_BKP15R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP15R                    RTC_BKP15R_Msk                           
N
N/********************  Bits definition for RTC_BKP16R register  ***************/
N#define RTC_BKP16R_Pos                (0U)                                     
N#define RTC_BKP16R_Msk                (0xFFFFFFFFU << RTC_BKP16R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP16R                    RTC_BKP16R_Msk                           
N
N/********************  Bits definition for RTC_BKP17R register  ***************/
N#define RTC_BKP17R_Pos                (0U)                                     
N#define RTC_BKP17R_Msk                (0xFFFFFFFFU << RTC_BKP17R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP17R                    RTC_BKP17R_Msk                           
N
N/********************  Bits definition for RTC_BKP18R register  ***************/
N#define RTC_BKP18R_Pos                (0U)                                     
N#define RTC_BKP18R_Msk                (0xFFFFFFFFU << RTC_BKP18R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP18R                    RTC_BKP18R_Msk                           
N
N/********************  Bits definition for RTC_BKP19R register  ***************/
N#define RTC_BKP19R_Pos                (0U)                                     
N#define RTC_BKP19R_Msk                (0xFFFFFFFFU << RTC_BKP19R_Pos)          /*!< 0xFFFFFFFF */
N#define RTC_BKP19R                    RTC_BKP19R_Msk                           
N
N/******************** Number of backup registers ******************************/
N#define RTC_BKP_NUMBER                       0x000000014U
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                          SD host Interface                                 */
N/*                                                                            */
N/******************************************************************************/
N/******************  Bit definition for SDIO_POWER register  ******************/
N#define SDIO_POWER_PWRCTRL_Pos         (0U)                                    
N#define SDIO_POWER_PWRCTRL_Msk         (0x3U << SDIO_POWER_PWRCTRL_Pos)        /*!< 0x00000003 */
N#define SDIO_POWER_PWRCTRL             SDIO_POWER_PWRCTRL_Msk                  /*!<PWRCTRL[1:0] bits (Power supply control bits) */
N#define SDIO_POWER_PWRCTRL_0           (0x1U << SDIO_POWER_PWRCTRL_Pos)        /*!< 0x01 */
N#define SDIO_POWER_PWRCTRL_1           (0x2U << SDIO_POWER_PWRCTRL_Pos)        /*!< 0x02 */
N
N/******************  Bit definition for SDIO_CLKCR register  ******************/
N#define SDIO_CLKCR_CLKDIV_Pos          (0U)                                    
N#define SDIO_CLKCR_CLKDIV_Msk          (0xFFU << SDIO_CLKCR_CLKDIV_Pos)        /*!< 0x000000FF */
N#define SDIO_CLKCR_CLKDIV              SDIO_CLKCR_CLKDIV_Msk                   /*!<Clock divide factor             */
N#define SDIO_CLKCR_CLKEN_Pos           (8U)                                    
N#define SDIO_CLKCR_CLKEN_Msk           (0x1U << SDIO_CLKCR_CLKEN_Pos)          /*!< 0x00000100 */
N#define SDIO_CLKCR_CLKEN               SDIO_CLKCR_CLKEN_Msk                    /*!<Clock enable bit                */
N#define SDIO_CLKCR_PWRSAV_Pos          (9U)                                    
N#define SDIO_CLKCR_PWRSAV_Msk          (0x1U << SDIO_CLKCR_PWRSAV_Pos)         /*!< 0x00000200 */
N#define SDIO_CLKCR_PWRSAV              SDIO_CLKCR_PWRSAV_Msk                   /*!<Power saving configuration bit  */
N#define SDIO_CLKCR_BYPASS_Pos          (10U)                                   
N#define SDIO_CLKCR_BYPASS_Msk          (0x1U << SDIO_CLKCR_BYPASS_Pos)         /*!< 0x00000400 */
N#define SDIO_CLKCR_BYPASS              SDIO_CLKCR_BYPASS_Msk                   /*!<Clock divider bypass enable bit */
N
N#define SDIO_CLKCR_WIDBUS_Pos          (11U)                                   
N#define SDIO_CLKCR_WIDBUS_Msk          (0x3U << SDIO_CLKCR_WIDBUS_Pos)         /*!< 0x00001800 */
N#define SDIO_CLKCR_WIDBUS              SDIO_CLKCR_WIDBUS_Msk                   /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
N#define SDIO_CLKCR_WIDBUS_0            (0x1U << SDIO_CLKCR_WIDBUS_Pos)         /*!< 0x0800 */
N#define SDIO_CLKCR_WIDBUS_1            (0x2U << SDIO_CLKCR_WIDBUS_Pos)         /*!< 0x1000 */
N
N#define SDIO_CLKCR_NEGEDGE_Pos         (13U)                                   
N#define SDIO_CLKCR_NEGEDGE_Msk         (0x1U << SDIO_CLKCR_NEGEDGE_Pos)        /*!< 0x00002000 */
N#define SDIO_CLKCR_NEGEDGE             SDIO_CLKCR_NEGEDGE_Msk                  /*!<SDIO_CK dephasing selection bit */
N#define SDIO_CLKCR_HWFC_EN_Pos         (14U)                                   
N#define SDIO_CLKCR_HWFC_EN_Msk         (0x1U << SDIO_CLKCR_HWFC_EN_Pos)        /*!< 0x00004000 */
N#define SDIO_CLKCR_HWFC_EN             SDIO_CLKCR_HWFC_EN_Msk                  /*!<HW Flow Control enable          */
N
N/*******************  Bit definition for SDIO_ARG register  *******************/
N#define SDIO_ARG_CMDARG_Pos            (0U)                                    
N#define SDIO_ARG_CMDARG_Msk            (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos)    /*!< 0xFFFFFFFF */
N#define SDIO_ARG_CMDARG                SDIO_ARG_CMDARG_Msk                     /*!<Command argument */
N
N/*******************  Bit definition for SDIO_CMD register  *******************/
N#define SDIO_CMD_CMDINDEX_Pos          (0U)                                    
N#define SDIO_CMD_CMDINDEX_Msk          (0x3FU << SDIO_CMD_CMDINDEX_Pos)        /*!< 0x0000003F */
N#define SDIO_CMD_CMDINDEX              SDIO_CMD_CMDINDEX_Msk                   /*!<Command Index                               */
N
N#define SDIO_CMD_WAITRESP_Pos          (6U)                                    
N#define SDIO_CMD_WAITRESP_Msk          (0x3U << SDIO_CMD_WAITRESP_Pos)         /*!< 0x000000C0 */
N#define SDIO_CMD_WAITRESP              SDIO_CMD_WAITRESP_Msk                   /*!<WAITRESP[1:0] bits (Wait for response bits) */
N#define SDIO_CMD_WAITRESP_0            (0x1U << SDIO_CMD_WAITRESP_Pos)         /*!< 0x0040 */
N#define SDIO_CMD_WAITRESP_1            (0x2U << SDIO_CMD_WAITRESP_Pos)         /*!< 0x0080 */
N
N#define SDIO_CMD_WAITINT_Pos           (8U)                                    
N#define SDIO_CMD_WAITINT_Msk           (0x1U << SDIO_CMD_WAITINT_Pos)          /*!< 0x00000100 */
N#define SDIO_CMD_WAITINT               SDIO_CMD_WAITINT_Msk                    /*!<CPSM Waits for Interrupt Request                               */
N#define SDIO_CMD_WAITPEND_Pos          (9U)                                    
N#define SDIO_CMD_WAITPEND_Msk          (0x1U << SDIO_CMD_WAITPEND_Pos)         /*!< 0x00000200 */
N#define SDIO_CMD_WAITPEND              SDIO_CMD_WAITPEND_Msk                   /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
N#define SDIO_CMD_CPSMEN_Pos            (10U)                                   
N#define SDIO_CMD_CPSMEN_Msk            (0x1U << SDIO_CMD_CPSMEN_Pos)           /*!< 0x00000400 */
N#define SDIO_CMD_CPSMEN                SDIO_CMD_CPSMEN_Msk                     /*!<Command path state machine (CPSM) Enable bit                   */
N#define SDIO_CMD_SDIOSUSPEND_Pos       (11U)                                   
N#define SDIO_CMD_SDIOSUSPEND_Msk       (0x1U << SDIO_CMD_SDIOSUSPEND_Pos)      /*!< 0x00000800 */
N#define SDIO_CMD_SDIOSUSPEND           SDIO_CMD_SDIOSUSPEND_Msk                /*!<SD I/O suspend command                                         */
N#define SDIO_CMD_ENCMDCOMPL_Pos        (12U)                                   
N#define SDIO_CMD_ENCMDCOMPL_Msk        (0x1U << SDIO_CMD_ENCMDCOMPL_Pos)       /*!< 0x00001000 */
N#define SDIO_CMD_ENCMDCOMPL            SDIO_CMD_ENCMDCOMPL_Msk                 /*!<Enable CMD completion                                          */
N#define SDIO_CMD_NIEN_Pos              (13U)                                   
N#define SDIO_CMD_NIEN_Msk              (0x1U << SDIO_CMD_NIEN_Pos)             /*!< 0x00002000 */
N#define SDIO_CMD_NIEN                  SDIO_CMD_NIEN_Msk                       /*!<Not Interrupt Enable                                           */
N#define SDIO_CMD_CEATACMD_Pos          (14U)                                   
N#define SDIO_CMD_CEATACMD_Msk          (0x1U << SDIO_CMD_CEATACMD_Pos)         /*!< 0x00004000 */
N#define SDIO_CMD_CEATACMD              SDIO_CMD_CEATACMD_Msk                   /*!<CE-ATA command                                                 */
N
N/*****************  Bit definition for SDIO_RESPCMD register  *****************/
N#define SDIO_RESPCMD_RESPCMD_Pos       (0U)                                    
N#define SDIO_RESPCMD_RESPCMD_Msk       (0x3FU << SDIO_RESPCMD_RESPCMD_Pos)     /*!< 0x0000003F */
N#define SDIO_RESPCMD_RESPCMD           SDIO_RESPCMD_RESPCMD_Msk                /*!<Response command index */
N
N/******************  Bit definition for SDIO_RESP0 register  ******************/
N#define SDIO_RESP0_CARDSTATUS0_Pos     (0U)                                    
N#define SDIO_RESP0_CARDSTATUS0_Msk     (0xFFFFFFFFU << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP0_CARDSTATUS0         SDIO_RESP0_CARDSTATUS0_Msk              /*!<Card Status */
N
N/******************  Bit definition for SDIO_RESP1 register  ******************/
N#define SDIO_RESP1_CARDSTATUS1_Pos     (0U)                                    
N#define SDIO_RESP1_CARDSTATUS1_Msk     (0xFFFFFFFFU << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP1_CARDSTATUS1         SDIO_RESP1_CARDSTATUS1_Msk              /*!<Card Status */
N
N/******************  Bit definition for SDIO_RESP2 register  ******************/
N#define SDIO_RESP2_CARDSTATUS2_Pos     (0U)                                    
N#define SDIO_RESP2_CARDSTATUS2_Msk     (0xFFFFFFFFU << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP2_CARDSTATUS2         SDIO_RESP2_CARDSTATUS2_Msk              /*!<Card Status */
N
N/******************  Bit definition for SDIO_RESP3 register  ******************/
N#define SDIO_RESP3_CARDSTATUS3_Pos     (0U)                                    
N#define SDIO_RESP3_CARDSTATUS3_Msk     (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP3_CARDSTATUS3         SDIO_RESP3_CARDSTATUS3_Msk              /*!<Card Status */
N
N/******************  Bit definition for SDIO_RESP4 register  ******************/
N#define SDIO_RESP4_CARDSTATUS4_Pos     (0U)                                    
N#define SDIO_RESP4_CARDSTATUS4_Msk     (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_RESP4_CARDSTATUS4         SDIO_RESP4_CARDSTATUS4_Msk              /*!<Card Status */
N
N/******************  Bit definition for SDIO_DTIMER register  *****************/
N#define SDIO_DTIMER_DATATIME_Pos       (0U)                                    
N#define SDIO_DTIMER_DATATIME_Msk       (0xFFFFFFFFU << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_DTIMER_DATATIME           SDIO_DTIMER_DATATIME_Msk                /*!<Data timeout period. */
N
N/******************  Bit definition for SDIO_DLEN register  *******************/
N#define SDIO_DLEN_DATALENGTH_Pos       (0U)                                    
N#define SDIO_DLEN_DATALENGTH_Msk       (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
N#define SDIO_DLEN_DATALENGTH           SDIO_DLEN_DATALENGTH_Msk                /*!<Data length value    */
N
N/******************  Bit definition for SDIO_DCTRL register  ******************/
N#define SDIO_DCTRL_DTEN_Pos            (0U)                                    
N#define SDIO_DCTRL_DTEN_Msk            (0x1U << SDIO_DCTRL_DTEN_Pos)           /*!< 0x00000001 */
N#define SDIO_DCTRL_DTEN                SDIO_DCTRL_DTEN_Msk                     /*!<Data transfer enabled bit         */
N#define SDIO_DCTRL_DTDIR_Pos           (1U)                                    
N#define SDIO_DCTRL_DTDIR_Msk           (0x1U << SDIO_DCTRL_DTDIR_Pos)          /*!< 0x00000002 */
N#define SDIO_DCTRL_DTDIR               SDIO_DCTRL_DTDIR_Msk                    /*!<Data transfer direction selection */
N#define SDIO_DCTRL_DTMODE_Pos          (2U)                                    
N#define SDIO_DCTRL_DTMODE_Msk          (0x1U << SDIO_DCTRL_DTMODE_Pos)         /*!< 0x00000004 */
N#define SDIO_DCTRL_DTMODE              SDIO_DCTRL_DTMODE_Msk                   /*!<Data transfer mode selection      */
N#define SDIO_DCTRL_DMAEN_Pos           (3U)                                    
N#define SDIO_DCTRL_DMAEN_Msk           (0x1U << SDIO_DCTRL_DMAEN_Pos)          /*!< 0x00000008 */
N#define SDIO_DCTRL_DMAEN               SDIO_DCTRL_DMAEN_Msk                    /*!<DMA enabled bit                   */
N
N#define SDIO_DCTRL_DBLOCKSIZE_Pos      (4U)                                    
N#define SDIO_DCTRL_DBLOCKSIZE_Msk      (0xFU << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x000000F0 */
N#define SDIO_DCTRL_DBLOCKSIZE          SDIO_DCTRL_DBLOCKSIZE_Msk               /*!<DBLOCKSIZE[3:0] bits (Data block size) */
N#define SDIO_DCTRL_DBLOCKSIZE_0        (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x0010 */
N#define SDIO_DCTRL_DBLOCKSIZE_1        (0x2U << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x0020 */
N#define SDIO_DCTRL_DBLOCKSIZE_2        (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x0040 */
N#define SDIO_DCTRL_DBLOCKSIZE_3        (0x8U << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x0080 */
N
N#define SDIO_DCTRL_RWSTART_Pos         (8U)                                    
N#define SDIO_DCTRL_RWSTART_Msk         (0x1U << SDIO_DCTRL_RWSTART_Pos)        /*!< 0x00000100 */
N#define SDIO_DCTRL_RWSTART             SDIO_DCTRL_RWSTART_Msk                  /*!<Read wait start         */
N#define SDIO_DCTRL_RWSTOP_Pos          (9U)                                    
N#define SDIO_DCTRL_RWSTOP_Msk          (0x1U << SDIO_DCTRL_RWSTOP_Pos)         /*!< 0x00000200 */
N#define SDIO_DCTRL_RWSTOP              SDIO_DCTRL_RWSTOP_Msk                   /*!<Read wait stop          */
N#define SDIO_DCTRL_RWMOD_Pos           (10U)                                   
N#define SDIO_DCTRL_RWMOD_Msk           (0x1U << SDIO_DCTRL_RWMOD_Pos)          /*!< 0x00000400 */
N#define SDIO_DCTRL_RWMOD               SDIO_DCTRL_RWMOD_Msk                    /*!<Read wait mode          */
N#define SDIO_DCTRL_SDIOEN_Pos          (11U)                                   
N#define SDIO_DCTRL_SDIOEN_Msk          (0x1U << SDIO_DCTRL_SDIOEN_Pos)         /*!< 0x00000800 */
N#define SDIO_DCTRL_SDIOEN              SDIO_DCTRL_SDIOEN_Msk                   /*!<SD I/O enable functions */
N
N/******************  Bit definition for SDIO_DCOUNT register  *****************/
N#define SDIO_DCOUNT_DATACOUNT_Pos      (0U)                                    
N#define SDIO_DCOUNT_DATACOUNT_Msk      (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
N#define SDIO_DCOUNT_DATACOUNT          SDIO_DCOUNT_DATACOUNT_Msk               /*!<Data count value */
N
N/******************  Bit definition for SDIO_STA register  ********************/
N#define SDIO_STA_CCRCFAIL_Pos          (0U)                                    
N#define SDIO_STA_CCRCFAIL_Msk          (0x1U << SDIO_STA_CCRCFAIL_Pos)         /*!< 0x00000001 */
N#define SDIO_STA_CCRCFAIL              SDIO_STA_CCRCFAIL_Msk                   /*!<Command response received (CRC check failed)  */
N#define SDIO_STA_DCRCFAIL_Pos          (1U)                                    
N#define SDIO_STA_DCRCFAIL_Msk          (0x1U << SDIO_STA_DCRCFAIL_Pos)         /*!< 0x00000002 */
N#define SDIO_STA_DCRCFAIL              SDIO_STA_DCRCFAIL_Msk                   /*!<Data block sent/received (CRC check failed)   */
N#define SDIO_STA_CTIMEOUT_Pos          (2U)                                    
N#define SDIO_STA_CTIMEOUT_Msk          (0x1U << SDIO_STA_CTIMEOUT_Pos)         /*!< 0x00000004 */
N#define SDIO_STA_CTIMEOUT              SDIO_STA_CTIMEOUT_Msk                   /*!<Command response timeout                      */
N#define SDIO_STA_DTIMEOUT_Pos          (3U)                                    
N#define SDIO_STA_DTIMEOUT_Msk          (0x1U << SDIO_STA_DTIMEOUT_Pos)         /*!< 0x00000008 */
N#define SDIO_STA_DTIMEOUT              SDIO_STA_DTIMEOUT_Msk                   /*!<Data timeout                                  */
N#define SDIO_STA_TXUNDERR_Pos          (4U)                                    
N#define SDIO_STA_TXUNDERR_Msk          (0x1U << SDIO_STA_TXUNDERR_Pos)         /*!< 0x00000010 */
N#define SDIO_STA_TXUNDERR              SDIO_STA_TXUNDERR_Msk                   /*!<Transmit FIFO underrun error                  */
N#define SDIO_STA_RXOVERR_Pos           (5U)                                    
N#define SDIO_STA_RXOVERR_Msk           (0x1U << SDIO_STA_RXOVERR_Pos)          /*!< 0x00000020 */
N#define SDIO_STA_RXOVERR               SDIO_STA_RXOVERR_Msk                    /*!<Received FIFO overrun error                   */
N#define SDIO_STA_CMDREND_Pos           (6U)                                    
N#define SDIO_STA_CMDREND_Msk           (0x1U << SDIO_STA_CMDREND_Pos)          /*!< 0x00000040 */
N#define SDIO_STA_CMDREND               SDIO_STA_CMDREND_Msk                    /*!<Command response received (CRC check passed)  */
N#define SDIO_STA_CMDSENT_Pos           (7U)                                    
N#define SDIO_STA_CMDSENT_Msk           (0x1U << SDIO_STA_CMDSENT_Pos)          /*!< 0x00000080 */
N#define SDIO_STA_CMDSENT               SDIO_STA_CMDSENT_Msk                    /*!<Command sent (no response required)           */
N#define SDIO_STA_DATAEND_Pos           (8U)                                    
N#define SDIO_STA_DATAEND_Msk           (0x1U << SDIO_STA_DATAEND_Pos)          /*!< 0x00000100 */
N#define SDIO_STA_DATAEND               SDIO_STA_DATAEND_Msk                    /*!<Data end (data counter, SDIDCOUNT, is zero)   */
N#define SDIO_STA_STBITERR_Pos          (9U)                                    
N#define SDIO_STA_STBITERR_Msk          (0x1U << SDIO_STA_STBITERR_Pos)         /*!< 0x00000200 */
N#define SDIO_STA_STBITERR              SDIO_STA_STBITERR_Msk                   /*!<Start bit not detected on all data signals in wide bus mode */
N#define SDIO_STA_DBCKEND_Pos           (10U)                                   
N#define SDIO_STA_DBCKEND_Msk           (0x1U << SDIO_STA_DBCKEND_Pos)          /*!< 0x00000400 */
N#define SDIO_STA_DBCKEND               SDIO_STA_DBCKEND_Msk                    /*!<Data block sent/received (CRC check passed)   */
N#define SDIO_STA_CMDACT_Pos            (11U)                                   
N#define SDIO_STA_CMDACT_Msk            (0x1U << SDIO_STA_CMDACT_Pos)           /*!< 0x00000800 */
N#define SDIO_STA_CMDACT                SDIO_STA_CMDACT_Msk                     /*!<Command transfer in progress                  */
N#define SDIO_STA_TXACT_Pos             (12U)                                   
N#define SDIO_STA_TXACT_Msk             (0x1U << SDIO_STA_TXACT_Pos)            /*!< 0x00001000 */
N#define SDIO_STA_TXACT                 SDIO_STA_TXACT_Msk                      /*!<Data transmit in progress                     */
N#define SDIO_STA_RXACT_Pos             (13U)                                   
N#define SDIO_STA_RXACT_Msk             (0x1U << SDIO_STA_RXACT_Pos)            /*!< 0x00002000 */
N#define SDIO_STA_RXACT                 SDIO_STA_RXACT_Msk                      /*!<Data receive in progress                      */
N#define SDIO_STA_TXFIFOHE_Pos          (14U)                                   
N#define SDIO_STA_TXFIFOHE_Msk          (0x1U << SDIO_STA_TXFIFOHE_Pos)         /*!< 0x00004000 */
N#define SDIO_STA_TXFIFOHE              SDIO_STA_TXFIFOHE_Msk                   /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
N#define SDIO_STA_RXFIFOHF_Pos          (15U)                                   
N#define SDIO_STA_RXFIFOHF_Msk          (0x1U << SDIO_STA_RXFIFOHF_Pos)         /*!< 0x00008000 */
N#define SDIO_STA_RXFIFOHF              SDIO_STA_RXFIFOHF_Msk                   /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
N#define SDIO_STA_TXFIFOF_Pos           (16U)                                   
N#define SDIO_STA_TXFIFOF_Msk           (0x1U << SDIO_STA_TXFIFOF_Pos)          /*!< 0x00010000 */
N#define SDIO_STA_TXFIFOF               SDIO_STA_TXFIFOF_Msk                    /*!<Transmit FIFO full                            */
N#define SDIO_STA_RXFIFOF_Pos           (17U)                                   
N#define SDIO_STA_RXFIFOF_Msk           (0x1U << SDIO_STA_RXFIFOF_Pos)          /*!< 0x00020000 */
N#define SDIO_STA_RXFIFOF               SDIO_STA_RXFIFOF_Msk                    /*!<Receive FIFO full                             */
N#define SDIO_STA_TXFIFOE_Pos           (18U)                                   
N#define SDIO_STA_TXFIFOE_Msk           (0x1U << SDIO_STA_TXFIFOE_Pos)          /*!< 0x00040000 */
N#define SDIO_STA_TXFIFOE               SDIO_STA_TXFIFOE_Msk                    /*!<Transmit FIFO empty                           */
N#define SDIO_STA_RXFIFOE_Pos           (19U)                                   
N#define SDIO_STA_RXFIFOE_Msk           (0x1U << SDIO_STA_RXFIFOE_Pos)          /*!< 0x00080000 */
N#define SDIO_STA_RXFIFOE               SDIO_STA_RXFIFOE_Msk                    /*!<Receive FIFO empty                            */
N#define SDIO_STA_TXDAVL_Pos            (20U)                                   
N#define SDIO_STA_TXDAVL_Msk            (0x1U << SDIO_STA_TXDAVL_Pos)           /*!< 0x00100000 */
N#define SDIO_STA_TXDAVL                SDIO_STA_TXDAVL_Msk                     /*!<Data available in transmit FIFO               */
N#define SDIO_STA_RXDAVL_Pos            (21U)                                   
N#define SDIO_STA_RXDAVL_Msk            (0x1U << SDIO_STA_RXDAVL_Pos)           /*!< 0x00200000 */
N#define SDIO_STA_RXDAVL                SDIO_STA_RXDAVL_Msk                     /*!<Data available in receive FIFO                */
N#define SDIO_STA_SDIOIT_Pos            (22U)                                   
N#define SDIO_STA_SDIOIT_Msk            (0x1U << SDIO_STA_SDIOIT_Pos)           /*!< 0x00400000 */
N#define SDIO_STA_SDIOIT                SDIO_STA_SDIOIT_Msk                     /*!<SDIO interrupt received                       */
N#define SDIO_STA_CEATAEND_Pos          (23U)                                   
N#define SDIO_STA_CEATAEND_Msk          (0x1U << SDIO_STA_CEATAEND_Pos)         /*!< 0x00800000 */
N#define SDIO_STA_CEATAEND              SDIO_STA_CEATAEND_Msk                   /*!<CE-ATA command completion signal received for CMD61 */
N
N/*******************  Bit definition for SDIO_ICR register  *******************/
N#define SDIO_ICR_CCRCFAILC_Pos         (0U)                                    
N#define SDIO_ICR_CCRCFAILC_Msk         (0x1U << SDIO_ICR_CCRCFAILC_Pos)        /*!< 0x00000001 */
N#define SDIO_ICR_CCRCFAILC             SDIO_ICR_CCRCFAILC_Msk                  /*!<CCRCFAIL flag clear bit */
N#define SDIO_ICR_DCRCFAILC_Pos         (1U)                                    
N#define SDIO_ICR_DCRCFAILC_Msk         (0x1U << SDIO_ICR_DCRCFAILC_Pos)        /*!< 0x00000002 */
N#define SDIO_ICR_DCRCFAILC             SDIO_ICR_DCRCFAILC_Msk                  /*!<DCRCFAIL flag clear bit */
N#define SDIO_ICR_CTIMEOUTC_Pos         (2U)                                    
N#define SDIO_ICR_CTIMEOUTC_Msk         (0x1U << SDIO_ICR_CTIMEOUTC_Pos)        /*!< 0x00000004 */
N#define SDIO_ICR_CTIMEOUTC             SDIO_ICR_CTIMEOUTC_Msk                  /*!<CTIMEOUT flag clear bit */
N#define SDIO_ICR_DTIMEOUTC_Pos         (3U)                                    
N#define SDIO_ICR_DTIMEOUTC_Msk         (0x1U << SDIO_ICR_DTIMEOUTC_Pos)        /*!< 0x00000008 */
N#define SDIO_ICR_DTIMEOUTC             SDIO_ICR_DTIMEOUTC_Msk                  /*!<DTIMEOUT flag clear bit */
N#define SDIO_ICR_TXUNDERRC_Pos         (4U)                                    
N#define SDIO_ICR_TXUNDERRC_Msk         (0x1U << SDIO_ICR_TXUNDERRC_Pos)        /*!< 0x00000010 */
N#define SDIO_ICR_TXUNDERRC             SDIO_ICR_TXUNDERRC_Msk                  /*!<TXUNDERR flag clear bit */
N#define SDIO_ICR_RXOVERRC_Pos          (5U)                                    
N#define SDIO_ICR_RXOVERRC_Msk          (0x1U << SDIO_ICR_RXOVERRC_Pos)         /*!< 0x00000020 */
N#define SDIO_ICR_RXOVERRC              SDIO_ICR_RXOVERRC_Msk                   /*!<RXOVERR flag clear bit  */
N#define SDIO_ICR_CMDRENDC_Pos          (6U)                                    
N#define SDIO_ICR_CMDRENDC_Msk          (0x1U << SDIO_ICR_CMDRENDC_Pos)         /*!< 0x00000040 */
N#define SDIO_ICR_CMDRENDC              SDIO_ICR_CMDRENDC_Msk                   /*!<CMDREND flag clear bit  */
N#define SDIO_ICR_CMDSENTC_Pos          (7U)                                    
N#define SDIO_ICR_CMDSENTC_Msk          (0x1U << SDIO_ICR_CMDSENTC_Pos)         /*!< 0x00000080 */
N#define SDIO_ICR_CMDSENTC              SDIO_ICR_CMDSENTC_Msk                   /*!<CMDSENT flag clear bit  */
N#define SDIO_ICR_DATAENDC_Pos          (8U)                                    
N#define SDIO_ICR_DATAENDC_Msk          (0x1U << SDIO_ICR_DATAENDC_Pos)         /*!< 0x00000100 */
N#define SDIO_ICR_DATAENDC              SDIO_ICR_DATAENDC_Msk                   /*!<DATAEND flag clear bit  */
N#define SDIO_ICR_STBITERRC_Pos         (9U)                                    
N#define SDIO_ICR_STBITERRC_Msk         (0x1U << SDIO_ICR_STBITERRC_Pos)        /*!< 0x00000200 */
N#define SDIO_ICR_STBITERRC             SDIO_ICR_STBITERRC_Msk                  /*!<STBITERR flag clear bit */
N#define SDIO_ICR_DBCKENDC_Pos          (10U)                                   
N#define SDIO_ICR_DBCKENDC_Msk          (0x1U << SDIO_ICR_DBCKENDC_Pos)         /*!< 0x00000400 */
N#define SDIO_ICR_DBCKENDC              SDIO_ICR_DBCKENDC_Msk                   /*!<DBCKEND flag clear bit  */
N#define SDIO_ICR_SDIOITC_Pos           (22U)                                   
N#define SDIO_ICR_SDIOITC_Msk           (0x1U << SDIO_ICR_SDIOITC_Pos)          /*!< 0x00400000 */
N#define SDIO_ICR_SDIOITC               SDIO_ICR_SDIOITC_Msk                    /*!<SDIOIT flag clear bit   */
N#define SDIO_ICR_CEATAENDC_Pos         (23U)                                   
N#define SDIO_ICR_CEATAENDC_Msk         (0x1U << SDIO_ICR_CEATAENDC_Pos)        /*!< 0x00800000 */
N#define SDIO_ICR_CEATAENDC             SDIO_ICR_CEATAENDC_Msk                  /*!<CEATAEND flag clear bit */
N
N/******************  Bit definition for SDIO_MASK register  *******************/
N#define SDIO_MASK_CCRCFAILIE_Pos       (0U)                                    
N#define SDIO_MASK_CCRCFAILIE_Msk       (0x1U << SDIO_MASK_CCRCFAILIE_Pos)      /*!< 0x00000001 */
N#define SDIO_MASK_CCRCFAILIE           SDIO_MASK_CCRCFAILIE_Msk                /*!<Command CRC Fail Interrupt Enable          */
N#define SDIO_MASK_DCRCFAILIE_Pos       (1U)                                    
N#define SDIO_MASK_DCRCFAILIE_Msk       (0x1U << SDIO_MASK_DCRCFAILIE_Pos)      /*!< 0x00000002 */
N#define SDIO_MASK_DCRCFAILIE           SDIO_MASK_DCRCFAILIE_Msk                /*!<Data CRC Fail Interrupt Enable             */
N#define SDIO_MASK_CTIMEOUTIE_Pos       (2U)                                    
N#define SDIO_MASK_CTIMEOUTIE_Msk       (0x1U << SDIO_MASK_CTIMEOUTIE_Pos)      /*!< 0x00000004 */
N#define SDIO_MASK_CTIMEOUTIE           SDIO_MASK_CTIMEOUTIE_Msk                /*!<Command TimeOut Interrupt Enable           */
N#define SDIO_MASK_DTIMEOUTIE_Pos       (3U)                                    
N#define SDIO_MASK_DTIMEOUTIE_Msk       (0x1U << SDIO_MASK_DTIMEOUTIE_Pos)      /*!< 0x00000008 */
N#define SDIO_MASK_DTIMEOUTIE           SDIO_MASK_DTIMEOUTIE_Msk                /*!<Data TimeOut Interrupt Enable              */
N#define SDIO_MASK_TXUNDERRIE_Pos       (4U)                                    
N#define SDIO_MASK_TXUNDERRIE_Msk       (0x1U << SDIO_MASK_TXUNDERRIE_Pos)      /*!< 0x00000010 */
N#define SDIO_MASK_TXUNDERRIE           SDIO_MASK_TXUNDERRIE_Msk                /*!<Tx FIFO UnderRun Error Interrupt Enable    */
N#define SDIO_MASK_RXOVERRIE_Pos        (5U)                                    
N#define SDIO_MASK_RXOVERRIE_Msk        (0x1U << SDIO_MASK_RXOVERRIE_Pos)       /*!< 0x00000020 */
N#define SDIO_MASK_RXOVERRIE            SDIO_MASK_RXOVERRIE_Msk                 /*!<Rx FIFO OverRun Error Interrupt Enable     */
N#define SDIO_MASK_CMDRENDIE_Pos        (6U)                                    
N#define SDIO_MASK_CMDRENDIE_Msk        (0x1U << SDIO_MASK_CMDRENDIE_Pos)       /*!< 0x00000040 */
N#define SDIO_MASK_CMDRENDIE            SDIO_MASK_CMDRENDIE_Msk                 /*!<Command Response Received Interrupt Enable */
N#define SDIO_MASK_CMDSENTIE_Pos        (7U)                                    
N#define SDIO_MASK_CMDSENTIE_Msk        (0x1U << SDIO_MASK_CMDSENTIE_Pos)       /*!< 0x00000080 */
N#define SDIO_MASK_CMDSENTIE            SDIO_MASK_CMDSENTIE_Msk                 /*!<Command Sent Interrupt Enable              */
N#define SDIO_MASK_DATAENDIE_Pos        (8U)                                    
N#define SDIO_MASK_DATAENDIE_Msk        (0x1U << SDIO_MASK_DATAENDIE_Pos)       /*!< 0x00000100 */
N#define SDIO_MASK_DATAENDIE            SDIO_MASK_DATAENDIE_Msk                 /*!<Data End Interrupt Enable                  */
N#define SDIO_MASK_STBITERRIE_Pos       (9U)                                    
N#define SDIO_MASK_STBITERRIE_Msk       (0x1U << SDIO_MASK_STBITERRIE_Pos)      /*!< 0x00000200 */
N#define SDIO_MASK_STBITERRIE           SDIO_MASK_STBITERRIE_Msk                /*!<Start Bit Error Interrupt Enable           */
N#define SDIO_MASK_DBCKENDIE_Pos        (10U)                                   
N#define SDIO_MASK_DBCKENDIE_Msk        (0x1U << SDIO_MASK_DBCKENDIE_Pos)       /*!< 0x00000400 */
N#define SDIO_MASK_DBCKENDIE            SDIO_MASK_DBCKENDIE_Msk                 /*!<Data Block End Interrupt Enable            */
N#define SDIO_MASK_CMDACTIE_Pos         (11U)                                   
N#define SDIO_MASK_CMDACTIE_Msk         (0x1U << SDIO_MASK_CMDACTIE_Pos)        /*!< 0x00000800 */
N#define SDIO_MASK_CMDACTIE             SDIO_MASK_CMDACTIE_Msk                  /*!<CCommand Acting Interrupt Enable           */
N#define SDIO_MASK_TXACTIE_Pos          (12U)                                   
N#define SDIO_MASK_TXACTIE_Msk          (0x1U << SDIO_MASK_TXACTIE_Pos)         /*!< 0x00001000 */
N#define SDIO_MASK_TXACTIE              SDIO_MASK_TXACTIE_Msk                   /*!<Data Transmit Acting Interrupt Enable      */
N#define SDIO_MASK_RXACTIE_Pos          (13U)                                   
N#define SDIO_MASK_RXACTIE_Msk          (0x1U << SDIO_MASK_RXACTIE_Pos)         /*!< 0x00002000 */
N#define SDIO_MASK_RXACTIE              SDIO_MASK_RXACTIE_Msk                   /*!<Data receive acting interrupt enabled      */
N#define SDIO_MASK_TXFIFOHEIE_Pos       (14U)                                   
N#define SDIO_MASK_TXFIFOHEIE_Msk       (0x1U << SDIO_MASK_TXFIFOHEIE_Pos)      /*!< 0x00004000 */
N#define SDIO_MASK_TXFIFOHEIE           SDIO_MASK_TXFIFOHEIE_Msk                /*!<Tx FIFO Half Empty interrupt Enable        */
N#define SDIO_MASK_RXFIFOHFIE_Pos       (15U)                                   
N#define SDIO_MASK_RXFIFOHFIE_Msk       (0x1U << SDIO_MASK_RXFIFOHFIE_Pos)      /*!< 0x00008000 */
N#define SDIO_MASK_RXFIFOHFIE           SDIO_MASK_RXFIFOHFIE_Msk                /*!<Rx FIFO Half Full interrupt Enable         */
N#define SDIO_MASK_TXFIFOFIE_Pos        (16U)                                   
N#define SDIO_MASK_TXFIFOFIE_Msk        (0x1U << SDIO_MASK_TXFIFOFIE_Pos)       /*!< 0x00010000 */
N#define SDIO_MASK_TXFIFOFIE            SDIO_MASK_TXFIFOFIE_Msk                 /*!<Tx FIFO Full interrupt Enable              */
N#define SDIO_MASK_RXFIFOFIE_Pos        (17U)                                   
N#define SDIO_MASK_RXFIFOFIE_Msk        (0x1U << SDIO_MASK_RXFIFOFIE_Pos)       /*!< 0x00020000 */
N#define SDIO_MASK_RXFIFOFIE            SDIO_MASK_RXFIFOFIE_Msk                 /*!<Rx FIFO Full interrupt Enable              */
N#define SDIO_MASK_TXFIFOEIE_Pos        (18U)                                   
N#define SDIO_MASK_TXFIFOEIE_Msk        (0x1U << SDIO_MASK_TXFIFOEIE_Pos)       /*!< 0x00040000 */
N#define SDIO_MASK_TXFIFOEIE            SDIO_MASK_TXFIFOEIE_Msk                 /*!<Tx FIFO Empty interrupt Enable             */
N#define SDIO_MASK_RXFIFOEIE_Pos        (19U)                                   
N#define SDIO_MASK_RXFIFOEIE_Msk        (0x1U << SDIO_MASK_RXFIFOEIE_Pos)       /*!< 0x00080000 */
N#define SDIO_MASK_RXFIFOEIE            SDIO_MASK_RXFIFOEIE_Msk                 /*!<Rx FIFO Empty interrupt Enable             */
N#define SDIO_MASK_TXDAVLIE_Pos         (20U)                                   
N#define SDIO_MASK_TXDAVLIE_Msk         (0x1U << SDIO_MASK_TXDAVLIE_Pos)        /*!< 0x00100000 */
N#define SDIO_MASK_TXDAVLIE             SDIO_MASK_TXDAVLIE_Msk                  /*!<Data available in Tx FIFO interrupt Enable */
N#define SDIO_MASK_RXDAVLIE_Pos         (21U)                                   
N#define SDIO_MASK_RXDAVLIE_Msk         (0x1U << SDIO_MASK_RXDAVLIE_Pos)        /*!< 0x00200000 */
N#define SDIO_MASK_RXDAVLIE             SDIO_MASK_RXDAVLIE_Msk                  /*!<Data available in Rx FIFO interrupt Enable */
N#define SDIO_MASK_SDIOITIE_Pos         (22U)                                   
N#define SDIO_MASK_SDIOITIE_Msk         (0x1U << SDIO_MASK_SDIOITIE_Pos)        /*!< 0x00400000 */
N#define SDIO_MASK_SDIOITIE             SDIO_MASK_SDIOITIE_Msk                  /*!<SDIO Mode Interrupt Received interrupt Enable */
N#define SDIO_MASK_CEATAENDIE_Pos       (23U)                                   
N#define SDIO_MASK_CEATAENDIE_Msk       (0x1U << SDIO_MASK_CEATAENDIE_Pos)      /*!< 0x00800000 */
N#define SDIO_MASK_CEATAENDIE           SDIO_MASK_CEATAENDIE_Msk                /*!<CE-ATA command completion signal received Interrupt Enable */
N
N/*****************  Bit definition for SDIO_FIFOCNT register  *****************/
N#define SDIO_FIFOCNT_FIFOCOUNT_Pos     (0U)                                    
N#define SDIO_FIFOCNT_FIFOCOUNT_Msk     (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
N#define SDIO_FIFOCNT_FIFOCOUNT         SDIO_FIFOCNT_FIFOCOUNT_Msk              /*!<Remaining number of words to be written to or read from the FIFO */
N
N/******************  Bit definition for SDIO_FIFO register  *******************/
N#define SDIO_FIFO_FIFODATA_Pos         (0U)                                    
N#define SDIO_FIFO_FIFODATA_Msk         (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
N#define SDIO_FIFO_FIFODATA             SDIO_FIFO_FIFODATA_Msk                  /*!<Receive and transmit FIFO data */
N
N/******************************************************************************/
N/*                                                                            */
N/*                        Serial Peripheral Interface                         */
N/*                                                                            */
N/******************************************************************************/
N#define SPI_I2S_FULLDUPLEX_SUPPORT                                             /*!< I2S Full-Duplex support */
N
N/*******************  Bit definition for SPI_CR1 register  ********************/
N#define SPI_CR1_CPHA_Pos            (0U)                                       
N#define SPI_CR1_CPHA_Msk            (0x1U << SPI_CR1_CPHA_Pos)                 /*!< 0x00000001 */
N#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
N#define SPI_CR1_CPOL_Pos            (1U)                                       
N#define SPI_CR1_CPOL_Msk            (0x1U << SPI_CR1_CPOL_Pos)                 /*!< 0x00000002 */
N#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
N#define SPI_CR1_MSTR_Pos            (2U)                                       
N#define SPI_CR1_MSTR_Msk            (0x1U << SPI_CR1_MSTR_Pos)                 /*!< 0x00000004 */
N#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
N
N#define SPI_CR1_BR_Pos              (3U)                                       
N#define SPI_CR1_BR_Msk              (0x7U << SPI_CR1_BR_Pos)                   /*!< 0x00000038 */
N#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
N#define SPI_CR1_BR_0                (0x1U << SPI_CR1_BR_Pos)                   /*!< 0x00000008 */
N#define SPI_CR1_BR_1                (0x2U << SPI_CR1_BR_Pos)                   /*!< 0x00000010 */
N#define SPI_CR1_BR_2                (0x4U << SPI_CR1_BR_Pos)                   /*!< 0x00000020 */
N
N#define SPI_CR1_SPE_Pos             (6U)                                       
N#define SPI_CR1_SPE_Msk             (0x1U << SPI_CR1_SPE_Pos)                  /*!< 0x00000040 */
N#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
N#define SPI_CR1_LSBFIRST_Pos        (7U)                                       
N#define SPI_CR1_LSBFIRST_Msk        (0x1U << SPI_CR1_LSBFIRST_Pos)             /*!< 0x00000080 */
N#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
N#define SPI_CR1_SSI_Pos             (8U)                                       
N#define SPI_CR1_SSI_Msk             (0x1U << SPI_CR1_SSI_Pos)                  /*!< 0x00000100 */
N#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
N#define SPI_CR1_SSM_Pos             (9U)                                       
N#define SPI_CR1_SSM_Msk             (0x1U << SPI_CR1_SSM_Pos)                  /*!< 0x00000200 */
N#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
N#define SPI_CR1_RXONLY_Pos          (10U)                                      
N#define SPI_CR1_RXONLY_Msk          (0x1U << SPI_CR1_RXONLY_Pos)               /*!< 0x00000400 */
N#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
N#define SPI_CR1_DFF_Pos             (11U)                                      
N#define SPI_CR1_DFF_Msk             (0x1U << SPI_CR1_DFF_Pos)                  /*!< 0x00000800 */
N#define SPI_CR1_DFF                 SPI_CR1_DFF_Msk                            /*!<Data Frame Format                   */
N#define SPI_CR1_CRCNEXT_Pos         (12U)                                      
N#define SPI_CR1_CRCNEXT_Msk         (0x1U << SPI_CR1_CRCNEXT_Pos)              /*!< 0x00001000 */
N#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
N#define SPI_CR1_CRCEN_Pos           (13U)                                      
N#define SPI_CR1_CRCEN_Msk           (0x1U << SPI_CR1_CRCEN_Pos)                /*!< 0x00002000 */
N#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
N#define SPI_CR1_BIDIOE_Pos          (14U)                                      
N#define SPI_CR1_BIDIOE_Msk          (0x1U << SPI_CR1_BIDIOE_Pos)               /*!< 0x00004000 */
N#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
N#define SPI_CR1_BIDIMODE_Pos        (15U)                                      
N#define SPI_CR1_BIDIMODE_Msk        (0x1U << SPI_CR1_BIDIMODE_Pos)             /*!< 0x00008000 */
N#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
N
N/*******************  Bit definition for SPI_CR2 register  ********************/
N#define SPI_CR2_RXDMAEN_Pos         (0U)                                       
N#define SPI_CR2_RXDMAEN_Msk         (0x1U << SPI_CR2_RXDMAEN_Pos)              /*!< 0x00000001 */
N#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!<Rx Buffer DMA Enable                 */
N#define SPI_CR2_TXDMAEN_Pos         (1U)                                       
N#define SPI_CR2_TXDMAEN_Msk         (0x1U << SPI_CR2_TXDMAEN_Pos)              /*!< 0x00000002 */
N#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!<Tx Buffer DMA Enable                 */
N#define SPI_CR2_SSOE_Pos            (2U)                                       
N#define SPI_CR2_SSOE_Msk            (0x1U << SPI_CR2_SSOE_Pos)                 /*!< 0x00000004 */
N#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!<SS Output Enable                     */
N#define SPI_CR2_FRF_Pos             (4U)                                       
N#define SPI_CR2_FRF_Msk             (0x1U << SPI_CR2_FRF_Pos)                  /*!< 0x00000010 */
N#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!<Frame Format                         */
N#define SPI_CR2_ERRIE_Pos           (5U)                                       
N#define SPI_CR2_ERRIE_Msk           (0x1U << SPI_CR2_ERRIE_Pos)                /*!< 0x00000020 */
N#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!<Error Interrupt Enable               */
N#define SPI_CR2_RXNEIE_Pos          (6U)                                       
N#define SPI_CR2_RXNEIE_Msk          (0x1U << SPI_CR2_RXNEIE_Pos)               /*!< 0x00000040 */
N#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!<RX buffer Not Empty Interrupt Enable */
N#define SPI_CR2_TXEIE_Pos           (7U)                                       
N#define SPI_CR2_TXEIE_Msk           (0x1U << SPI_CR2_TXEIE_Pos)                /*!< 0x00000080 */
N#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!<Tx buffer Empty Interrupt Enable     */
N
N/********************  Bit definition for SPI_SR register  ********************/
N#define SPI_SR_RXNE_Pos             (0U)                                       
N#define SPI_SR_RXNE_Msk             (0x1U << SPI_SR_RXNE_Pos)                  /*!< 0x00000001 */
N#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!<Receive buffer Not Empty */
N#define SPI_SR_TXE_Pos              (1U)                                       
N#define SPI_SR_TXE_Msk              (0x1U << SPI_SR_TXE_Pos)                   /*!< 0x00000002 */
N#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!<Transmit buffer Empty    */
N#define SPI_SR_CHSIDE_Pos           (2U)                                       
N#define SPI_SR_CHSIDE_Msk           (0x1U << SPI_SR_CHSIDE_Pos)                /*!< 0x00000004 */
N#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!<Channel side             */
N#define SPI_SR_UDR_Pos              (3U)                                       
N#define SPI_SR_UDR_Msk              (0x1U << SPI_SR_UDR_Pos)                   /*!< 0x00000008 */
N#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!<Underrun flag            */
N#define SPI_SR_CRCERR_Pos           (4U)                                       
N#define SPI_SR_CRCERR_Msk           (0x1U << SPI_SR_CRCERR_Pos)                /*!< 0x00000010 */
N#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!<CRC Error flag           */
N#define SPI_SR_MODF_Pos             (5U)                                       
N#define SPI_SR_MODF_Msk             (0x1U << SPI_SR_MODF_Pos)                  /*!< 0x00000020 */
N#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!<Mode fault               */
N#define SPI_SR_OVR_Pos              (6U)                                       
N#define SPI_SR_OVR_Msk              (0x1U << SPI_SR_OVR_Pos)                   /*!< 0x00000040 */
N#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!<Overrun flag             */
N#define SPI_SR_BSY_Pos              (7U)                                       
N#define SPI_SR_BSY_Msk              (0x1U << SPI_SR_BSY_Pos)                   /*!< 0x00000080 */
N#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!<Busy flag                */
N#define SPI_SR_FRE_Pos              (8U)                                       
N#define SPI_SR_FRE_Msk              (0x1U << SPI_SR_FRE_Pos)                   /*!< 0x00000100 */
N#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!<Frame format error flag  */
N
N/********************  Bit definition for SPI_DR register  ********************/
N#define SPI_DR_DR_Pos               (0U)                                       
N#define SPI_DR_DR_Msk               (0xFFFFU << SPI_DR_DR_Pos)                 /*!< 0x0000FFFF */
N#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
N
N/*******************  Bit definition for SPI_CRCPR register  ******************/
N#define SPI_CRCPR_CRCPOLY_Pos       (0U)                                       
N#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos)         /*!< 0x0000FFFF */
N#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
N
N/******************  Bit definition for SPI_RXCRCR register  ******************/
N#define SPI_RXCRCR_RXCRC_Pos        (0U)                                       
N#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFU << SPI_RXCRCR_RXCRC_Pos)          /*!< 0x0000FFFF */
N#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
N
N/******************  Bit definition for SPI_TXCRCR register  ******************/
N#define SPI_TXCRCR_TXCRC_Pos        (0U)                                       
N#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFU << SPI_TXCRCR_TXCRC_Pos)          /*!< 0x0000FFFF */
N#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
N
N/******************  Bit definition for SPI_I2SCFGR register  *****************/
N#define SPI_I2SCFGR_CHLEN_Pos       (0U)                                       
N#define SPI_I2SCFGR_CHLEN_Msk       (0x1U << SPI_I2SCFGR_CHLEN_Pos)            /*!< 0x00000001 */
N#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
N
N#define SPI_I2SCFGR_DATLEN_Pos      (1U)                                       
N#define SPI_I2SCFGR_DATLEN_Msk      (0x3U << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000006 */
N#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred)  */
N#define SPI_I2SCFGR_DATLEN_0        (0x1U << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000002 */
N#define SPI_I2SCFGR_DATLEN_1        (0x2U << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000004 */
N
N#define SPI_I2SCFGR_CKPOL_Pos       (3U)                                       
N#define SPI_I2SCFGR_CKPOL_Msk       (0x1U << SPI_I2SCFGR_CKPOL_Pos)            /*!< 0x00000008 */
N#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity               */
N
N#define SPI_I2SCFGR_I2SSTD_Pos      (4U)                                       
N#define SPI_I2SCFGR_I2SSTD_Msk      (0x3U << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000030 */
N#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
N#define SPI_I2SCFGR_I2SSTD_0        (0x1U << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000010 */
N#define SPI_I2SCFGR_I2SSTD_1        (0x2U << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000020 */
N
N#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)                                       
N#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1U << SPI_I2SCFGR_PCMSYNC_Pos)          /*!< 0x00000080 */
N#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization                 */
N
N#define SPI_I2SCFGR_I2SCFG_Pos      (8U)                                       
N#define SPI_I2SCFGR_I2SCFG_Msk      (0x3U << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000300 */
N#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
N#define SPI_I2SCFGR_I2SCFG_0        (0x1U << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000100 */
N#define SPI_I2SCFGR_I2SCFG_1        (0x2U << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000200 */
N
N#define SPI_I2SCFGR_I2SE_Pos        (10U)                                      
N#define SPI_I2SCFGR_I2SE_Msk        (0x1U << SPI_I2SCFGR_I2SE_Pos)             /*!< 0x00000400 */
N#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable         */
N#define SPI_I2SCFGR_I2SMOD_Pos      (11U)                                      
N#define SPI_I2SCFGR_I2SMOD_Msk      (0x1U << SPI_I2SCFGR_I2SMOD_Pos)           /*!< 0x00000800 */
N#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
N
N/******************  Bit definition for SPI_I2SPR register  *******************/
N#define SPI_I2SPR_I2SDIV_Pos        (0U)                                       
N#define SPI_I2SPR_I2SDIV_Msk        (0xFFU << SPI_I2SPR_I2SDIV_Pos)            /*!< 0x000000FF */
N#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler         */
N#define SPI_I2SPR_ODD_Pos           (8U)                                       
N#define SPI_I2SPR_ODD_Msk           (0x1U << SPI_I2SPR_ODD_Pos)                /*!< 0x00000100 */
N#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
N#define SPI_I2SPR_MCKOE_Pos         (9U)                                       
N#define SPI_I2SPR_MCKOE_Msk         (0x1U << SPI_I2SPR_MCKOE_Pos)              /*!< 0x00000200 */
N#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable   */
N
N/******************************************************************************/
N/*                                                                            */
N/*                                 SYSCFG                                     */
N/*                                                                            */
N/******************************************************************************/
N/******************  Bit definition for SYSCFG_MEMRMP register  ***************/
N#define SYSCFG_MEMRMP_MEM_MODE_Pos           (0U)                              
N#define SYSCFG_MEMRMP_MEM_MODE_Msk           (0x3U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000003 */
N#define SYSCFG_MEMRMP_MEM_MODE               SYSCFG_MEMRMP_MEM_MODE_Msk        /*!< SYSCFG_Memory Remap Config */
N#define SYSCFG_MEMRMP_MEM_MODE_0             (0x1U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */
N#define SYSCFG_MEMRMP_MEM_MODE_1             (0x2U << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */
N/******************  Bit definition for SYSCFG_PMC register  ******************/
N#define SYSCFG_PMC_MII_RMII_SEL_Pos          (23U)                             
N#define SYSCFG_PMC_MII_RMII_SEL_Msk          (0x1U << SYSCFG_PMC_MII_RMII_SEL_Pos) /*!< 0x00800000 */
N#define SYSCFG_PMC_MII_RMII_SEL              SYSCFG_PMC_MII_RMII_SEL_Msk       /*!<Ethernet PHY interface selection */
N/* Old MII_RMII_SEL bit definition, maintained for legacy purpose */
N#define SYSCFG_PMC_MII_RMII             SYSCFG_PMC_MII_RMII_SEL    
N
N/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/
N#define SYSCFG_EXTICR1_EXTI0_Pos             (0U)                              
N#define SYSCFG_EXTICR1_EXTI0_Msk             (0xFU << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
N#define SYSCFG_EXTICR1_EXTI0                 SYSCFG_EXTICR1_EXTI0_Msk          /*!<EXTI 0 configuration */
N#define SYSCFG_EXTICR1_EXTI1_Pos             (4U)                              
N#define SYSCFG_EXTICR1_EXTI1_Msk             (0xFU << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
N#define SYSCFG_EXTICR1_EXTI1                 SYSCFG_EXTICR1_EXTI1_Msk          /*!<EXTI 1 configuration */
N#define SYSCFG_EXTICR1_EXTI2_Pos             (8U)                              
N#define SYSCFG_EXTICR1_EXTI2_Msk             (0xFU << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
N#define SYSCFG_EXTICR1_EXTI2                 SYSCFG_EXTICR1_EXTI2_Msk          /*!<EXTI 2 configuration */
N#define SYSCFG_EXTICR1_EXTI3_Pos             (12U)                             
N#define SYSCFG_EXTICR1_EXTI3_Msk             (0xFU << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
N#define SYSCFG_EXTICR1_EXTI3                 SYSCFG_EXTICR1_EXTI3_Msk          /*!<EXTI 3 configuration */
N/**
N  * @brief   EXTI0 configuration  
N  */
N#define SYSCFG_EXTICR1_EXTI0_PA              0x0000U                           /*!<PA[0] pin */
N#define SYSCFG_EXTICR1_EXTI0_PB              0x0001U                           /*!<PB[0] pin */
N#define SYSCFG_EXTICR1_EXTI0_PC              0x0002U                           /*!<PC[0] pin */
N#define SYSCFG_EXTICR1_EXTI0_PD              0x0003U                           /*!<PD[0] pin */
N#define SYSCFG_EXTICR1_EXTI0_PE              0x0004U                           /*!<PE[0] pin */
N#define SYSCFG_EXTICR1_EXTI0_PF              0x0005U                           /*!<PF[0] pin */
N#define SYSCFG_EXTICR1_EXTI0_PG              0x0006U                           /*!<PG[0] pin */
N#define SYSCFG_EXTICR1_EXTI0_PH              0x0007U                           /*!<PH[0] pin */
N#define SYSCFG_EXTICR1_EXTI0_PI              0x0008U                           /*!<PI[0] pin */
N
N/**
N  * @brief   EXTI1 configuration  
N  */
N#define SYSCFG_EXTICR1_EXTI1_PA              0x0000U                           /*!<PA[1] pin */
N#define SYSCFG_EXTICR1_EXTI1_PB              0x0010U                           /*!<PB[1] pin */
N#define SYSCFG_EXTICR1_EXTI1_PC              0x0020U                           /*!<PC[1] pin */
N#define SYSCFG_EXTICR1_EXTI1_PD              0x0030U                           /*!<PD[1] pin */
N#define SYSCFG_EXTICR1_EXTI1_PE              0x0040U                           /*!<PE[1] pin */
N#define SYSCFG_EXTICR1_EXTI1_PF              0x0050U                           /*!<PF[1] pin */
N#define SYSCFG_EXTICR1_EXTI1_PG              0x0060U                           /*!<PG[1] pin */
N#define SYSCFG_EXTICR1_EXTI1_PH              0x0070U                           /*!<PH[1] pin */
N#define SYSCFG_EXTICR1_EXTI1_PI              0x0080U                           /*!<PI[1] pin */
N
N/**
N  * @brief   EXTI2 configuration  
N  */
N#define SYSCFG_EXTICR1_EXTI2_PA              0x0000U                           /*!<PA[2] pin */
N#define SYSCFG_EXTICR1_EXTI2_PB              0x0100U                           /*!<PB[2] pin */
N#define SYSCFG_EXTICR1_EXTI2_PC              0x0200U                           /*!<PC[2] pin */
N#define SYSCFG_EXTICR1_EXTI2_PD              0x0300U                           /*!<PD[2] pin */
N#define SYSCFG_EXTICR1_EXTI2_PE              0x0400U                           /*!<PE[2] pin */
N#define SYSCFG_EXTICR1_EXTI2_PF              0x0500U                           /*!<PF[2] pin */
N#define SYSCFG_EXTICR1_EXTI2_PG              0x0600U                           /*!<PG[2] pin */
N#define SYSCFG_EXTICR1_EXTI2_PH              0x0700U                           /*!<PH[2] pin */
N#define SYSCFG_EXTICR1_EXTI2_PI              0x0800U                           /*!<PI[2] pin */
N
N/**
N  * @brief   EXTI3 configuration  
N  */
N#define SYSCFG_EXTICR1_EXTI3_PA              0x0000U                           /*!<PA[3] pin */
N#define SYSCFG_EXTICR1_EXTI3_PB              0x1000U                           /*!<PB[3] pin */
N#define SYSCFG_EXTICR1_EXTI3_PC              0x2000U                           /*!<PC[3] pin */
N#define SYSCFG_EXTICR1_EXTI3_PD              0x3000U                           /*!<PD[3] pin */
N#define SYSCFG_EXTICR1_EXTI3_PE              0x4000U                           /*!<PE[3] pin */
N#define SYSCFG_EXTICR1_EXTI3_PF              0x5000U                           /*!<PF[3] pin */
N#define SYSCFG_EXTICR1_EXTI3_PG              0x6000U                           /*!<PG[3] pin */
N#define SYSCFG_EXTICR1_EXTI3_PH              0x7000U                           /*!<PH[3] pin */
N#define SYSCFG_EXTICR1_EXTI3_PI              0x8000U                           /*!<PI[3] pin */
N
N/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/
N#define SYSCFG_EXTICR2_EXTI4_Pos             (0U)                              
N#define SYSCFG_EXTICR2_EXTI4_Msk             (0xFU << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
N#define SYSCFG_EXTICR2_EXTI4                 SYSCFG_EXTICR2_EXTI4_Msk          /*!<EXTI 4 configuration */
N#define SYSCFG_EXTICR2_EXTI5_Pos             (4U)                              
N#define SYSCFG_EXTICR2_EXTI5_Msk             (0xFU << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
N#define SYSCFG_EXTICR2_EXTI5                 SYSCFG_EXTICR2_EXTI5_Msk          /*!<EXTI 5 configuration */
N#define SYSCFG_EXTICR2_EXTI6_Pos             (8U)                              
N#define SYSCFG_EXTICR2_EXTI6_Msk             (0xFU << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
N#define SYSCFG_EXTICR2_EXTI6                 SYSCFG_EXTICR2_EXTI6_Msk          /*!<EXTI 6 configuration */
N#define SYSCFG_EXTICR2_EXTI7_Pos             (12U)                             
N#define SYSCFG_EXTICR2_EXTI7_Msk             (0xFU << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
N#define SYSCFG_EXTICR2_EXTI7                 SYSCFG_EXTICR2_EXTI7_Msk          /*!<EXTI 7 configuration */
N
N/**
N  * @brief   EXTI4 configuration  
N  */
N#define SYSCFG_EXTICR2_EXTI4_PA              0x0000U                           /*!<PA[4] pin */
N#define SYSCFG_EXTICR2_EXTI4_PB              0x0001U                           /*!<PB[4] pin */
N#define SYSCFG_EXTICR2_EXTI4_PC              0x0002U                           /*!<PC[4] pin */
N#define SYSCFG_EXTICR2_EXTI4_PD              0x0003U                           /*!<PD[4] pin */
N#define SYSCFG_EXTICR2_EXTI4_PE              0x0004U                           /*!<PE[4] pin */
N#define SYSCFG_EXTICR2_EXTI4_PF              0x0005U                           /*!<PF[4] pin */
N#define SYSCFG_EXTICR2_EXTI4_PG              0x0006U                           /*!<PG[4] pin */
N#define SYSCFG_EXTICR2_EXTI4_PH              0x0007U                           /*!<PH[4] pin */
N#define SYSCFG_EXTICR2_EXTI4_PI              0x0008U                           /*!<PI[4] pin */
N
N/**
N  * @brief   EXTI5 configuration  
N  */
N#define SYSCFG_EXTICR2_EXTI5_PA              0x0000U                           /*!<PA[5] pin */
N#define SYSCFG_EXTICR2_EXTI5_PB              0x0010U                           /*!<PB[5] pin */
N#define SYSCFG_EXTICR2_EXTI5_PC              0x0020U                           /*!<PC[5] pin */
N#define SYSCFG_EXTICR2_EXTI5_PD              0x0030U                           /*!<PD[5] pin */
N#define SYSCFG_EXTICR2_EXTI5_PE              0x0040U                           /*!<PE[5] pin */
N#define SYSCFG_EXTICR2_EXTI5_PF              0x0050U                           /*!<PF[5] pin */
N#define SYSCFG_EXTICR2_EXTI5_PG              0x0060U                           /*!<PG[5] pin */
N#define SYSCFG_EXTICR2_EXTI5_PH              0x0070U                           /*!<PH[5] pin */
N#define SYSCFG_EXTICR2_EXTI5_PI              0x0080U                           /*!<PI[5] pin */
N
N/**
N  * @brief   EXTI6 configuration  
N  */
N#define SYSCFG_EXTICR2_EXTI6_PA              0x0000U                           /*!<PA[6] pin */
N#define SYSCFG_EXTICR2_EXTI6_PB              0x0100U                           /*!<PB[6] pin */
N#define SYSCFG_EXTICR2_EXTI6_PC              0x0200U                           /*!<PC[6] pin */
N#define SYSCFG_EXTICR2_EXTI6_PD              0x0300U                           /*!<PD[6] pin */
N#define SYSCFG_EXTICR2_EXTI6_PE              0x0400U                           /*!<PE[6] pin */
N#define SYSCFG_EXTICR2_EXTI6_PF              0x0500U                           /*!<PF[6] pin */
N#define SYSCFG_EXTICR2_EXTI6_PG              0x0600U                           /*!<PG[6] pin */
N#define SYSCFG_EXTICR2_EXTI6_PH              0x0700U                           /*!<PH[6] pin */
N#define SYSCFG_EXTICR2_EXTI6_PI              0x0800U                           /*!<PI[6] pin */
N
N/**
N  * @brief   EXTI7 configuration  
N  */
N#define SYSCFG_EXTICR2_EXTI7_PA              0x0000U                           /*!<PA[7] pin */
N#define SYSCFG_EXTICR2_EXTI7_PB              0x1000U                           /*!<PB[7] pin */
N#define SYSCFG_EXTICR2_EXTI7_PC              0x2000U                           /*!<PC[7] pin */
N#define SYSCFG_EXTICR2_EXTI7_PD              0x3000U                           /*!<PD[7] pin */
N#define SYSCFG_EXTICR2_EXTI7_PE              0x4000U                           /*!<PE[7] pin */
N#define SYSCFG_EXTICR2_EXTI7_PF              0x5000U                           /*!<PF[7] pin */
N#define SYSCFG_EXTICR2_EXTI7_PG              0x6000U                           /*!<PG[7] pin */
N#define SYSCFG_EXTICR2_EXTI7_PH              0x7000U                           /*!<PH[7] pin */
N#define SYSCFG_EXTICR2_EXTI7_PI              0x8000U                           /*!<PI[7] pin */
N
N/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/
N#define SYSCFG_EXTICR3_EXTI8_Pos             (0U)                              
N#define SYSCFG_EXTICR3_EXTI8_Msk             (0xFU << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
N#define SYSCFG_EXTICR3_EXTI8                 SYSCFG_EXTICR3_EXTI8_Msk          /*!<EXTI 8 configuration */
N#define SYSCFG_EXTICR3_EXTI9_Pos             (4U)                              
N#define SYSCFG_EXTICR3_EXTI9_Msk             (0xFU << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
N#define SYSCFG_EXTICR3_EXTI9                 SYSCFG_EXTICR3_EXTI9_Msk          /*!<EXTI 9 configuration */
N#define SYSCFG_EXTICR3_EXTI10_Pos            (8U)                              
N#define SYSCFG_EXTICR3_EXTI10_Msk            (0xFU << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
N#define SYSCFG_EXTICR3_EXTI10                SYSCFG_EXTICR3_EXTI10_Msk         /*!<EXTI 10 configuration */
N#define SYSCFG_EXTICR3_EXTI11_Pos            (12U)                             
N#define SYSCFG_EXTICR3_EXTI11_Msk            (0xFU << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
N#define SYSCFG_EXTICR3_EXTI11                SYSCFG_EXTICR3_EXTI11_Msk         /*!<EXTI 11 configuration */
N
N/**
N  * @brief   EXTI8 configuration  
N  */
N#define SYSCFG_EXTICR3_EXTI8_PA              0x0000U                           /*!<PA[8] pin */
N#define SYSCFG_EXTICR3_EXTI8_PB              0x0001U                           /*!<PB[8] pin */
N#define SYSCFG_EXTICR3_EXTI8_PC              0x0002U                           /*!<PC[8] pin */
N#define SYSCFG_EXTICR3_EXTI8_PD              0x0003U                           /*!<PD[8] pin */
N#define SYSCFG_EXTICR3_EXTI8_PE              0x0004U                           /*!<PE[8] pin */
N#define SYSCFG_EXTICR3_EXTI8_PF              0x0005U                           /*!<PF[8] pin */
N#define SYSCFG_EXTICR3_EXTI8_PG              0x0006U                           /*!<PG[8] pin */
N#define SYSCFG_EXTICR3_EXTI8_PH              0x0007U                           /*!<PH[8] pin */
N#define SYSCFG_EXTICR3_EXTI8_PI              0x0008U                           /*!<PI[8] pin */
N
N/**
N  * @brief   EXTI9 configuration  
N  */
N#define SYSCFG_EXTICR3_EXTI9_PA              0x0000U                           /*!<PA[9] pin */
N#define SYSCFG_EXTICR3_EXTI9_PB              0x0010U                           /*!<PB[9] pin */
N#define SYSCFG_EXTICR3_EXTI9_PC              0x0020U                           /*!<PC[9] pin */
N#define SYSCFG_EXTICR3_EXTI9_PD              0x0030U                           /*!<PD[9] pin */
N#define SYSCFG_EXTICR3_EXTI9_PE              0x0040U                           /*!<PE[9] pin */
N#define SYSCFG_EXTICR3_EXTI9_PF              0x0050U                           /*!<PF[9] pin */
N#define SYSCFG_EXTICR3_EXTI9_PG              0x0060U                           /*!<PG[9] pin */
N#define SYSCFG_EXTICR3_EXTI9_PH              0x0070U                           /*!<PH[9] pin */
N#define SYSCFG_EXTICR3_EXTI9_PI              0x0080U                           /*!<PI[9] pin */
N
N/**
N  * @brief   EXTI10 configuration  
N  */
N#define SYSCFG_EXTICR3_EXTI10_PA             0x0000U                           /*!<PA[10] pin */
N#define SYSCFG_EXTICR3_EXTI10_PB             0x0100U                           /*!<PB[10] pin */
N#define SYSCFG_EXTICR3_EXTI10_PC             0x0200U                           /*!<PC[10] pin */
N#define SYSCFG_EXTICR3_EXTI10_PD             0x0300U                           /*!<PD[10] pin */
N#define SYSCFG_EXTICR3_EXTI10_PE             0x0400U                           /*!<PE[10] pin */
N#define SYSCFG_EXTICR3_EXTI10_PF             0x0500U                           /*!<PF[10] pin */
N#define SYSCFG_EXTICR3_EXTI10_PG             0x0600U                           /*!<PG[10] pin */
N#define SYSCFG_EXTICR3_EXTI10_PH             0x0700U                           /*!<PH[10] pin */
N#define SYSCFG_EXTICR3_EXTI10_PI             0x0800U                           /*!<PI[10] pin */
N
N/**
N  * @brief   EXTI11 configuration  
N  */
N#define SYSCFG_EXTICR3_EXTI11_PA             0x0000U                           /*!<PA[11] pin */
N#define SYSCFG_EXTICR3_EXTI11_PB             0x1000U                           /*!<PB[11] pin */
N#define SYSCFG_EXTICR3_EXTI11_PC             0x2000U                           /*!<PC[11] pin */
N#define SYSCFG_EXTICR3_EXTI11_PD             0x3000U                           /*!<PD[11] pin */
N#define SYSCFG_EXTICR3_EXTI11_PE             0x4000U                           /*!<PE[11] pin */
N#define SYSCFG_EXTICR3_EXTI11_PF             0x5000U                           /*!<PF[11] pin */
N#define SYSCFG_EXTICR3_EXTI11_PG             0x6000U                           /*!<PG[11] pin */
N#define SYSCFG_EXTICR3_EXTI11_PH             0x7000U                           /*!<PH[11] pin */
N#define SYSCFG_EXTICR3_EXTI11_PI             0x8000U                           /*!<PI[11] pin */
N
N/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/
N#define SYSCFG_EXTICR4_EXTI12_Pos            (0U)                              
N#define SYSCFG_EXTICR4_EXTI12_Msk            (0xFU << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
N#define SYSCFG_EXTICR4_EXTI12                SYSCFG_EXTICR4_EXTI12_Msk         /*!<EXTI 12 configuration */
N#define SYSCFG_EXTICR4_EXTI13_Pos            (4U)                              
N#define SYSCFG_EXTICR4_EXTI13_Msk            (0xFU << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
N#define SYSCFG_EXTICR4_EXTI13                SYSCFG_EXTICR4_EXTI13_Msk         /*!<EXTI 13 configuration */
N#define SYSCFG_EXTICR4_EXTI14_Pos            (8U)                              
N#define SYSCFG_EXTICR4_EXTI14_Msk            (0xFU << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
N#define SYSCFG_EXTICR4_EXTI14                SYSCFG_EXTICR4_EXTI14_Msk         /*!<EXTI 14 configuration */
N#define SYSCFG_EXTICR4_EXTI15_Pos            (12U)                             
N#define SYSCFG_EXTICR4_EXTI15_Msk            (0xFU << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
N#define SYSCFG_EXTICR4_EXTI15                SYSCFG_EXTICR4_EXTI15_Msk         /*!<EXTI 15 configuration */
N
N/**
N  * @brief   EXTI12 configuration  
N  */
N#define SYSCFG_EXTICR4_EXTI12_PA             0x0000U                           /*!<PA[12] pin */
N#define SYSCFG_EXTICR4_EXTI12_PB             0x0001U                           /*!<PB[12] pin */
N#define SYSCFG_EXTICR4_EXTI12_PC             0x0002U                           /*!<PC[12] pin */
N#define SYSCFG_EXTICR4_EXTI12_PD             0x0003U                           /*!<PD[12] pin */
N#define SYSCFG_EXTICR4_EXTI12_PE             0x0004U                           /*!<PE[12] pin */
N#define SYSCFG_EXTICR4_EXTI12_PF             0x0005U                           /*!<PF[12] pin */
N#define SYSCFG_EXTICR4_EXTI12_PG             0x0006U                           /*!<PG[12] pin */
N#define SYSCFG_EXTICR4_EXTI12_PH             0x0007U                           /*!<PH[12] pin */
N
N/**
N  * @brief   EXTI13 configuration  
N  */
N#define SYSCFG_EXTICR4_EXTI13_PA             0x0000U                           /*!<PA[13] pin */
N#define SYSCFG_EXTICR4_EXTI13_PB             0x0010U                           /*!<PB[13] pin */
N#define SYSCFG_EXTICR4_EXTI13_PC             0x0020U                           /*!<PC[13] pin */
N#define SYSCFG_EXTICR4_EXTI13_PD             0x0030U                           /*!<PD[13] pin */
N#define SYSCFG_EXTICR4_EXTI13_PE             0x0040U                           /*!<PE[13] pin */
N#define SYSCFG_EXTICR4_EXTI13_PF             0x0050U                           /*!<PF[13] pin */
N#define SYSCFG_EXTICR4_EXTI13_PG             0x0060U                           /*!<PG[13] pin */
N#define SYSCFG_EXTICR4_EXTI13_PH             0x0070U                           /*!<PH[13] pin */
N
N/**
N  * @brief   EXTI14 configuration  
N  */
N#define SYSCFG_EXTICR4_EXTI14_PA             0x0000U                           /*!<PA[14] pin */
N#define SYSCFG_EXTICR4_EXTI14_PB             0x0100U                           /*!<PB[14] pin */
N#define SYSCFG_EXTICR4_EXTI14_PC             0x0200U                           /*!<PC[14] pin */
N#define SYSCFG_EXTICR4_EXTI14_PD             0x0300U                           /*!<PD[14] pin */
N#define SYSCFG_EXTICR4_EXTI14_PE             0x0400U                           /*!<PE[14] pin */
N#define SYSCFG_EXTICR4_EXTI14_PF             0x0500U                           /*!<PF[14] pin */
N#define SYSCFG_EXTICR4_EXTI14_PG             0x0600U                           /*!<PG[14] pin */
N#define SYSCFG_EXTICR4_EXTI14_PH             0x0700U                           /*!<PH[14] pin */
N
N/**
N  * @brief   EXTI15 configuration  
N  */
N#define SYSCFG_EXTICR4_EXTI15_PA             0x0000U                           /*!<PA[15] pin */
N#define SYSCFG_EXTICR4_EXTI15_PB             0x1000U                           /*!<PB[15] pin */
N#define SYSCFG_EXTICR4_EXTI15_PC             0x2000U                           /*!<PC[15] pin */
N#define SYSCFG_EXTICR4_EXTI15_PD             0x3000U                           /*!<PD[15] pin */
N#define SYSCFG_EXTICR4_EXTI15_PE             0x4000U                           /*!<PE[15] pin */
N#define SYSCFG_EXTICR4_EXTI15_PF             0x5000U                           /*!<PF[15] pin */
N#define SYSCFG_EXTICR4_EXTI15_PG             0x6000U                           /*!<PG[15] pin */
N#define SYSCFG_EXTICR4_EXTI15_PH             0x7000U                           /*!<PH[15] pin */
N
N/******************  Bit definition for SYSCFG_CMPCR register  ****************/
N#define SYSCFG_CMPCR_CMP_PD_Pos              (0U)                              
N#define SYSCFG_CMPCR_CMP_PD_Msk              (0x1U << SYSCFG_CMPCR_CMP_PD_Pos) /*!< 0x00000001 */
N#define SYSCFG_CMPCR_CMP_PD                  SYSCFG_CMPCR_CMP_PD_Msk           /*!<Compensation cell ready flag */
N#define SYSCFG_CMPCR_READY_Pos               (8U)                              
N#define SYSCFG_CMPCR_READY_Msk               (0x1U << SYSCFG_CMPCR_READY_Pos)  /*!< 0x00000100 */
N#define SYSCFG_CMPCR_READY                   SYSCFG_CMPCR_READY_Msk            /*!<Compensation cell power-down */
N
N/******************************************************************************/
N/*                                                                            */
N/*                                    TIM                                     */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bit definition for TIM_CR1 register  ********************/
N#define TIM_CR1_CEN_Pos           (0U)                                         
N#define TIM_CR1_CEN_Msk           (0x1U << TIM_CR1_CEN_Pos)                    /*!< 0x00000001 */
N#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable        */
N#define TIM_CR1_UDIS_Pos          (1U)                                         
N#define TIM_CR1_UDIS_Msk          (0x1U << TIM_CR1_UDIS_Pos)                   /*!< 0x00000002 */
N#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable        */
N#define TIM_CR1_URS_Pos           (2U)                                         
N#define TIM_CR1_URS_Msk           (0x1U << TIM_CR1_URS_Pos)                    /*!< 0x00000004 */
N#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
N#define TIM_CR1_OPM_Pos           (3U)                                         
N#define TIM_CR1_OPM_Msk           (0x1U << TIM_CR1_OPM_Pos)                    /*!< 0x00000008 */
N#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode        */
N#define TIM_CR1_DIR_Pos           (4U)                                         
N#define TIM_CR1_DIR_Msk           (0x1U << TIM_CR1_DIR_Pos)                    /*!< 0x00000010 */
N#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction             */
N
N#define TIM_CR1_CMS_Pos           (5U)                                         
N#define TIM_CR1_CMS_Msk           (0x3U << TIM_CR1_CMS_Pos)                    /*!< 0x00000060 */
N#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
N#define TIM_CR1_CMS_0             (0x1U << TIM_CR1_CMS_Pos)                    /*!< 0x0020 */
N#define TIM_CR1_CMS_1             (0x2U << TIM_CR1_CMS_Pos)                    /*!< 0x0040 */
N
N#define TIM_CR1_ARPE_Pos          (7U)                                         
N#define TIM_CR1_ARPE_Msk          (0x1U << TIM_CR1_ARPE_Pos)                   /*!< 0x00000080 */
N#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable     */
N
N#define TIM_CR1_CKD_Pos           (8U)                                         
N#define TIM_CR1_CKD_Msk           (0x3U << TIM_CR1_CKD_Pos)                    /*!< 0x00000300 */
N#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
N#define TIM_CR1_CKD_0             (0x1U << TIM_CR1_CKD_Pos)                    /*!< 0x0100 */
N#define TIM_CR1_CKD_1             (0x2U << TIM_CR1_CKD_Pos)                    /*!< 0x0200 */
N
N/*******************  Bit definition for TIM_CR2 register  ********************/
N#define TIM_CR2_CCPC_Pos          (0U)                                         
N#define TIM_CR2_CCPC_Msk          (0x1U << TIM_CR2_CCPC_Pos)                   /*!< 0x00000001 */
N#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control        */
N#define TIM_CR2_CCUS_Pos          (2U)                                         
N#define TIM_CR2_CCUS_Msk          (0x1U << TIM_CR2_CCUS_Pos)                   /*!< 0x00000004 */
N#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
N#define TIM_CR2_CCDS_Pos          (3U)                                         
N#define TIM_CR2_CCDS_Msk          (0x1U << TIM_CR2_CCDS_Pos)                   /*!< 0x00000008 */
N#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection            */
N
N#define TIM_CR2_MMS_Pos           (4U)                                         
N#define TIM_CR2_MMS_Msk           (0x7U << TIM_CR2_MMS_Pos)                    /*!< 0x00000070 */
N#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
N#define TIM_CR2_MMS_0             (0x1U << TIM_CR2_MMS_Pos)                    /*!< 0x0010 */
N#define TIM_CR2_MMS_1             (0x2U << TIM_CR2_MMS_Pos)                    /*!< 0x0020 */
N#define TIM_CR2_MMS_2             (0x4U << TIM_CR2_MMS_Pos)                    /*!< 0x0040 */
N
N#define TIM_CR2_TI1S_Pos          (7U)                                         
N#define TIM_CR2_TI1S_Msk          (0x1U << TIM_CR2_TI1S_Pos)                   /*!< 0x00000080 */
N#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
N#define TIM_CR2_OIS1_Pos          (8U)                                         
N#define TIM_CR2_OIS1_Msk          (0x1U << TIM_CR2_OIS1_Pos)                   /*!< 0x00000100 */
N#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output)  */
N#define TIM_CR2_OIS1N_Pos         (9U)                                         
N#define TIM_CR2_OIS1N_Msk         (0x1U << TIM_CR2_OIS1N_Pos)                  /*!< 0x00000200 */
N#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
N#define TIM_CR2_OIS2_Pos          (10U)                                        
N#define TIM_CR2_OIS2_Msk          (0x1U << TIM_CR2_OIS2_Pos)                   /*!< 0x00000400 */
N#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output)  */
N#define TIM_CR2_OIS2N_Pos         (11U)                                        
N#define TIM_CR2_OIS2N_Msk         (0x1U << TIM_CR2_OIS2N_Pos)                  /*!< 0x00000800 */
N#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
N#define TIM_CR2_OIS3_Pos          (12U)                                        
N#define TIM_CR2_OIS3_Msk          (0x1U << TIM_CR2_OIS3_Pos)                   /*!< 0x00001000 */
N#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output)  */
N#define TIM_CR2_OIS3N_Pos         (13U)                                        
N#define TIM_CR2_OIS3N_Msk         (0x1U << TIM_CR2_OIS3N_Pos)                  /*!< 0x00002000 */
N#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
N#define TIM_CR2_OIS4_Pos          (14U)                                        
N#define TIM_CR2_OIS4_Msk          (0x1U << TIM_CR2_OIS4_Pos)                   /*!< 0x00004000 */
N#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output)  */
N
N/*******************  Bit definition for TIM_SMCR register  *******************/
N#define TIM_SMCR_SMS_Pos          (0U)                                         
N#define TIM_SMCR_SMS_Msk          (0x7U << TIM_SMCR_SMS_Pos)                   /*!< 0x00000007 */
N#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection)    */
N#define TIM_SMCR_SMS_0            (0x1U << TIM_SMCR_SMS_Pos)                   /*!< 0x0001 */
N#define TIM_SMCR_SMS_1            (0x2U << TIM_SMCR_SMS_Pos)                   /*!< 0x0002 */
N#define TIM_SMCR_SMS_2            (0x4U << TIM_SMCR_SMS_Pos)                   /*!< 0x0004 */
N
N#define TIM_SMCR_TS_Pos           (4U)                                         
N#define TIM_SMCR_TS_Msk           (0x7U << TIM_SMCR_TS_Pos)                    /*!< 0x00000070 */
N#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection)        */
N#define TIM_SMCR_TS_0             (0x1U << TIM_SMCR_TS_Pos)                    /*!< 0x0010 */
N#define TIM_SMCR_TS_1             (0x2U << TIM_SMCR_TS_Pos)                    /*!< 0x0020 */
N#define TIM_SMCR_TS_2             (0x4U << TIM_SMCR_TS_Pos)                    /*!< 0x0040 */
N
N#define TIM_SMCR_MSM_Pos          (7U)                                         
N#define TIM_SMCR_MSM_Msk          (0x1U << TIM_SMCR_MSM_Pos)                   /*!< 0x00000080 */
N#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode                       */
N
N#define TIM_SMCR_ETF_Pos          (8U)                                         
N#define TIM_SMCR_ETF_Msk          (0xFU << TIM_SMCR_ETF_Pos)                   /*!< 0x00000F00 */
N#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
N#define TIM_SMCR_ETF_0            (0x1U << TIM_SMCR_ETF_Pos)                   /*!< 0x0100 */
N#define TIM_SMCR_ETF_1            (0x2U << TIM_SMCR_ETF_Pos)                   /*!< 0x0200 */
N#define TIM_SMCR_ETF_2            (0x4U << TIM_SMCR_ETF_Pos)                   /*!< 0x0400 */
N#define TIM_SMCR_ETF_3            (0x8U << TIM_SMCR_ETF_Pos)                   /*!< 0x0800 */
N
N#define TIM_SMCR_ETPS_Pos         (12U)                                        
N#define TIM_SMCR_ETPS_Msk         (0x3U << TIM_SMCR_ETPS_Pos)                  /*!< 0x00003000 */
N#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
N#define TIM_SMCR_ETPS_0           (0x1U << TIM_SMCR_ETPS_Pos)                  /*!< 0x1000 */
N#define TIM_SMCR_ETPS_1           (0x2U << TIM_SMCR_ETPS_Pos)                  /*!< 0x2000 */
N
N#define TIM_SMCR_ECE_Pos          (14U)                                        
N#define TIM_SMCR_ECE_Msk          (0x1U << TIM_SMCR_ECE_Pos)                   /*!< 0x00004000 */
N#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable     */
N#define TIM_SMCR_ETP_Pos          (15U)                                        
N#define TIM_SMCR_ETP_Msk          (0x1U << TIM_SMCR_ETP_Pos)                   /*!< 0x00008000 */
N#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
N
N/*******************  Bit definition for TIM_DIER register  *******************/
N#define TIM_DIER_UIE_Pos          (0U)                                         
N#define TIM_DIER_UIE_Msk          (0x1U << TIM_DIER_UIE_Pos)                   /*!< 0x00000001 */
N#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
N#define TIM_DIER_CC1IE_Pos        (1U)                                         
N#define TIM_DIER_CC1IE_Msk        (0x1U << TIM_DIER_CC1IE_Pos)                 /*!< 0x00000002 */
N#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable   */
N#define TIM_DIER_CC2IE_Pos        (2U)                                         
N#define TIM_DIER_CC2IE_Msk        (0x1U << TIM_DIER_CC2IE_Pos)                 /*!< 0x00000004 */
N#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable   */
N#define TIM_DIER_CC3IE_Pos        (3U)                                         
N#define TIM_DIER_CC3IE_Msk        (0x1U << TIM_DIER_CC3IE_Pos)                 /*!< 0x00000008 */
N#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable   */
N#define TIM_DIER_CC4IE_Pos        (4U)                                         
N#define TIM_DIER_CC4IE_Msk        (0x1U << TIM_DIER_CC4IE_Pos)                 /*!< 0x00000010 */
N#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable   */
N#define TIM_DIER_COMIE_Pos        (5U)                                         
N#define TIM_DIER_COMIE_Msk        (0x1U << TIM_DIER_COMIE_Pos)                 /*!< 0x00000020 */
N#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable                 */
N#define TIM_DIER_TIE_Pos          (6U)                                         
N#define TIM_DIER_TIE_Msk          (0x1U << TIM_DIER_TIE_Pos)                   /*!< 0x00000040 */
N#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable             */
N#define TIM_DIER_BIE_Pos          (7U)                                         
N#define TIM_DIER_BIE_Msk          (0x1U << TIM_DIER_BIE_Pos)                   /*!< 0x00000080 */
N#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable               */
N#define TIM_DIER_UDE_Pos          (8U)                                         
N#define TIM_DIER_UDE_Msk          (0x1U << TIM_DIER_UDE_Pos)                   /*!< 0x00000100 */
N#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable            */
N#define TIM_DIER_CC1DE_Pos        (9U)                                         
N#define TIM_DIER_CC1DE_Msk        (0x1U << TIM_DIER_CC1DE_Pos)                 /*!< 0x00000200 */
N#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
N#define TIM_DIER_CC2DE_Pos        (10U)                                        
N#define TIM_DIER_CC2DE_Msk        (0x1U << TIM_DIER_CC2DE_Pos)                 /*!< 0x00000400 */
N#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
N#define TIM_DIER_CC3DE_Pos        (11U)                                        
N#define TIM_DIER_CC3DE_Msk        (0x1U << TIM_DIER_CC3DE_Pos)                 /*!< 0x00000800 */
N#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
N#define TIM_DIER_CC4DE_Pos        (12U)                                        
N#define TIM_DIER_CC4DE_Msk        (0x1U << TIM_DIER_CC4DE_Pos)                 /*!< 0x00001000 */
N#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
N#define TIM_DIER_COMDE_Pos        (13U)                                        
N#define TIM_DIER_COMDE_Msk        (0x1U << TIM_DIER_COMDE_Pos)                 /*!< 0x00002000 */
N#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable               */
N#define TIM_DIER_TDE_Pos          (14U)                                        
N#define TIM_DIER_TDE_Msk          (0x1U << TIM_DIER_TDE_Pos)                   /*!< 0x00004000 */
N#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable           */
N
N/********************  Bit definition for TIM_SR register  ********************/
N#define TIM_SR_UIF_Pos            (0U)                                         
N#define TIM_SR_UIF_Msk            (0x1U << TIM_SR_UIF_Pos)                     /*!< 0x00000001 */
N#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag              */
N#define TIM_SR_CC1IF_Pos          (1U)                                         
N#define TIM_SR_CC1IF_Msk          (0x1U << TIM_SR_CC1IF_Pos)                   /*!< 0x00000002 */
N#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag   */
N#define TIM_SR_CC2IF_Pos          (2U)                                         
N#define TIM_SR_CC2IF_Msk          (0x1U << TIM_SR_CC2IF_Pos)                   /*!< 0x00000004 */
N#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag   */
N#define TIM_SR_CC3IF_Pos          (3U)                                         
N#define TIM_SR_CC3IF_Msk          (0x1U << TIM_SR_CC3IF_Pos)                   /*!< 0x00000008 */
N#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag   */
N#define TIM_SR_CC4IF_Pos          (4U)                                         
N#define TIM_SR_CC4IF_Msk          (0x1U << TIM_SR_CC4IF_Pos)                   /*!< 0x00000010 */
N#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag   */
N#define TIM_SR_COMIF_Pos          (5U)                                         
N#define TIM_SR_COMIF_Msk          (0x1U << TIM_SR_COMIF_Pos)                   /*!< 0x00000020 */
N#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag                 */
N#define TIM_SR_TIF_Pos            (6U)                                         
N#define TIM_SR_TIF_Msk            (0x1U << TIM_SR_TIF_Pos)                     /*!< 0x00000040 */
N#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag             */
N#define TIM_SR_BIF_Pos            (7U)                                         
N#define TIM_SR_BIF_Msk            (0x1U << TIM_SR_BIF_Pos)                     /*!< 0x00000080 */
N#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag               */
N#define TIM_SR_CC1OF_Pos          (9U)                                         
N#define TIM_SR_CC1OF_Msk          (0x1U << TIM_SR_CC1OF_Pos)                   /*!< 0x00000200 */
N#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
N#define TIM_SR_CC2OF_Pos          (10U)                                        
N#define TIM_SR_CC2OF_Msk          (0x1U << TIM_SR_CC2OF_Pos)                   /*!< 0x00000400 */
N#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
N#define TIM_SR_CC3OF_Pos          (11U)                                        
N#define TIM_SR_CC3OF_Msk          (0x1U << TIM_SR_CC3OF_Pos)                   /*!< 0x00000800 */
N#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
N#define TIM_SR_CC4OF_Pos          (12U)                                        
N#define TIM_SR_CC4OF_Msk          (0x1U << TIM_SR_CC4OF_Pos)                   /*!< 0x00001000 */
N#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
N
N/*******************  Bit definition for TIM_EGR register  ********************/
N#define TIM_EGR_UG_Pos            (0U)                                         
N#define TIM_EGR_UG_Msk            (0x1U << TIM_EGR_UG_Pos)                     /*!< 0x00000001 */
N#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation                         */
N#define TIM_EGR_CC1G_Pos          (1U)                                         
N#define TIM_EGR_CC1G_Msk          (0x1U << TIM_EGR_CC1G_Pos)                   /*!< 0x00000002 */
N#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation              */
N#define TIM_EGR_CC2G_Pos          (2U)                                         
N#define TIM_EGR_CC2G_Msk          (0x1U << TIM_EGR_CC2G_Pos)                   /*!< 0x00000004 */
N#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation              */
N#define TIM_EGR_CC3G_Pos          (3U)                                         
N#define TIM_EGR_CC3G_Msk          (0x1U << TIM_EGR_CC3G_Pos)                   /*!< 0x00000008 */
N#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation              */
N#define TIM_EGR_CC4G_Pos          (4U)                                         
N#define TIM_EGR_CC4G_Msk          (0x1U << TIM_EGR_CC4G_Pos)                   /*!< 0x00000010 */
N#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation              */
N#define TIM_EGR_COMG_Pos          (5U)                                         
N#define TIM_EGR_COMG_Msk          (0x1U << TIM_EGR_COMG_Pos)                   /*!< 0x00000020 */
N#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
N#define TIM_EGR_TG_Pos            (6U)                                         
N#define TIM_EGR_TG_Msk            (0x1U << TIM_EGR_TG_Pos)                     /*!< 0x00000040 */
N#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation                        */
N#define TIM_EGR_BG_Pos            (7U)                                         
N#define TIM_EGR_BG_Msk            (0x1U << TIM_EGR_BG_Pos)                     /*!< 0x00000080 */
N#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation                          */
N
N/******************  Bit definition for TIM_CCMR1 register  *******************/
N#define TIM_CCMR1_CC1S_Pos        (0U)                                         
N#define TIM_CCMR1_CC1S_Msk        (0x3U << TIM_CCMR1_CC1S_Pos)                 /*!< 0x00000003 */
N#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
N#define TIM_CCMR1_CC1S_0          (0x1U << TIM_CCMR1_CC1S_Pos)                 /*!< 0x0001 */
N#define TIM_CCMR1_CC1S_1          (0x2U << TIM_CCMR1_CC1S_Pos)                 /*!< 0x0002 */
N
N#define TIM_CCMR1_OC1FE_Pos       (2U)                                         
N#define TIM_CCMR1_OC1FE_Msk       (0x1U << TIM_CCMR1_OC1FE_Pos)                /*!< 0x00000004 */
N#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable                 */
N#define TIM_CCMR1_OC1PE_Pos       (3U)                                         
N#define TIM_CCMR1_OC1PE_Msk       (0x1U << TIM_CCMR1_OC1PE_Pos)                /*!< 0x00000008 */
N#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable              */
N
N#define TIM_CCMR1_OC1M_Pos        (4U)                                         
N#define TIM_CCMR1_OC1M_Msk        (0x7U << TIM_CCMR1_OC1M_Pos)                 /*!< 0x00000070 */
N#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode)       */
N#define TIM_CCMR1_OC1M_0          (0x1U << TIM_CCMR1_OC1M_Pos)                 /*!< 0x0010 */
N#define TIM_CCMR1_OC1M_1          (0x2U << TIM_CCMR1_OC1M_Pos)                 /*!< 0x0020 */
N#define TIM_CCMR1_OC1M_2          (0x4U << TIM_CCMR1_OC1M_Pos)                 /*!< 0x0040 */
N
N#define TIM_CCMR1_OC1CE_Pos       (7U)                                         
N#define TIM_CCMR1_OC1CE_Msk       (0x1U << TIM_CCMR1_OC1CE_Pos)                /*!< 0x00000080 */
N#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1Clear Enable                 */
N
N#define TIM_CCMR1_CC2S_Pos        (8U)                                         
N#define TIM_CCMR1_CC2S_Msk        (0x3U << TIM_CCMR1_CC2S_Pos)                 /*!< 0x00000300 */
N#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
N#define TIM_CCMR1_CC2S_0          (0x1U << TIM_CCMR1_CC2S_Pos)                 /*!< 0x0100 */
N#define TIM_CCMR1_CC2S_1          (0x2U << TIM_CCMR1_CC2S_Pos)                 /*!< 0x0200 */
N
N#define TIM_CCMR1_OC2FE_Pos       (10U)                                        
N#define TIM_CCMR1_OC2FE_Msk       (0x1U << TIM_CCMR1_OC2FE_Pos)                /*!< 0x00000400 */
N#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable                 */
N#define TIM_CCMR1_OC2PE_Pos       (11U)                                        
N#define TIM_CCMR1_OC2PE_Msk       (0x1U << TIM_CCMR1_OC2PE_Pos)                /*!< 0x00000800 */
N#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable              */
N
N#define TIM_CCMR1_OC2M_Pos        (12U)                                        
N#define TIM_CCMR1_OC2M_Msk        (0x7U << TIM_CCMR1_OC2M_Pos)                 /*!< 0x00007000 */
N#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode)       */
N#define TIM_CCMR1_OC2M_0          (0x1U << TIM_CCMR1_OC2M_Pos)                 /*!< 0x1000 */
N#define TIM_CCMR1_OC2M_1          (0x2U << TIM_CCMR1_OC2M_Pos)                 /*!< 0x2000 */
N#define TIM_CCMR1_OC2M_2          (0x4U << TIM_CCMR1_OC2M_Pos)                 /*!< 0x4000 */
N
N#define TIM_CCMR1_OC2CE_Pos       (15U)                                        
N#define TIM_CCMR1_OC2CE_Msk       (0x1U << TIM_CCMR1_OC2CE_Pos)                /*!< 0x00008000 */
N#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
N
N/*----------------------------------------------------------------------------*/
N
N#define TIM_CCMR1_IC1PSC_Pos      (2U)                                         
N#define TIM_CCMR1_IC1PSC_Msk      (0x3U << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0000000C */
N#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
N#define TIM_CCMR1_IC1PSC_0        (0x1U << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0004 */
N#define TIM_CCMR1_IC1PSC_1        (0x2U << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0008 */
N
N#define TIM_CCMR1_IC1F_Pos        (4U)                                         
N#define TIM_CCMR1_IC1F_Msk        (0xFU << TIM_CCMR1_IC1F_Pos)                 /*!< 0x000000F0 */
N#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter)      */
N#define TIM_CCMR1_IC1F_0          (0x1U << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0010 */
N#define TIM_CCMR1_IC1F_1          (0x2U << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0020 */
N#define TIM_CCMR1_IC1F_2          (0x4U << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0040 */
N#define TIM_CCMR1_IC1F_3          (0x8U << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0080 */
N
N#define TIM_CCMR1_IC2PSC_Pos      (10U)                                        
N#define TIM_CCMR1_IC2PSC_Msk      (0x3U << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x00000C00 */
N#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler)  */
N#define TIM_CCMR1_IC2PSC_0        (0x1U << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x0400 */
N#define TIM_CCMR1_IC2PSC_1        (0x2U << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x0800 */
N
N#define TIM_CCMR1_IC2F_Pos        (12U)                                        
N#define TIM_CCMR1_IC2F_Msk        (0xFU << TIM_CCMR1_IC2F_Pos)                 /*!< 0x0000F000 */
N#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter)       */
N#define TIM_CCMR1_IC2F_0          (0x1U << TIM_CCMR1_IC2F_Pos)                 /*!< 0x1000 */
N#define TIM_CCMR1_IC2F_1          (0x2U << TIM_CCMR1_IC2F_Pos)                 /*!< 0x2000 */
N#define TIM_CCMR1_IC2F_2          (0x4U << TIM_CCMR1_IC2F_Pos)                 /*!< 0x4000 */
N#define TIM_CCMR1_IC2F_3          (0x8U << TIM_CCMR1_IC2F_Pos)                 /*!< 0x8000 */
N
N/******************  Bit definition for TIM_CCMR2 register  *******************/
N#define TIM_CCMR2_CC3S_Pos        (0U)                                         
N#define TIM_CCMR2_CC3S_Msk        (0x3U << TIM_CCMR2_CC3S_Pos)                 /*!< 0x00000003 */
N#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection)  */
N#define TIM_CCMR2_CC3S_0          (0x1U << TIM_CCMR2_CC3S_Pos)                 /*!< 0x0001 */
N#define TIM_CCMR2_CC3S_1          (0x2U << TIM_CCMR2_CC3S_Pos)                 /*!< 0x0002 */
N
N#define TIM_CCMR2_OC3FE_Pos       (2U)                                         
N#define TIM_CCMR2_OC3FE_Msk       (0x1U << TIM_CCMR2_OC3FE_Pos)                /*!< 0x00000004 */
N#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable           */
N#define TIM_CCMR2_OC3PE_Pos       (3U)                                         
N#define TIM_CCMR2_OC3PE_Msk       (0x1U << TIM_CCMR2_OC3PE_Pos)                /*!< 0x00000008 */
N#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable        */
N
N#define TIM_CCMR2_OC3M_Pos        (4U)                                         
N#define TIM_CCMR2_OC3M_Msk        (0x7U << TIM_CCMR2_OC3M_Pos)                 /*!< 0x00000070 */
N#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
N#define TIM_CCMR2_OC3M_0          (0x1U << TIM_CCMR2_OC3M_Pos)                 /*!< 0x0010 */
N#define TIM_CCMR2_OC3M_1          (0x2U << TIM_CCMR2_OC3M_Pos)                 /*!< 0x0020 */
N#define TIM_CCMR2_OC3M_2          (0x4U << TIM_CCMR2_OC3M_Pos)                 /*!< 0x0040 */
N
N#define TIM_CCMR2_OC3CE_Pos       (7U)                                         
N#define TIM_CCMR2_OC3CE_Msk       (0x1U << TIM_CCMR2_OC3CE_Pos)                /*!< 0x00000080 */
N#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
N
N#define TIM_CCMR2_CC4S_Pos        (8U)                                         
N#define TIM_CCMR2_CC4S_Msk        (0x3U << TIM_CCMR2_CC4S_Pos)                 /*!< 0x00000300 */
N#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
N#define TIM_CCMR2_CC4S_0          (0x1U << TIM_CCMR2_CC4S_Pos)                 /*!< 0x0100 */
N#define TIM_CCMR2_CC4S_1          (0x2U << TIM_CCMR2_CC4S_Pos)                 /*!< 0x0200 */
N
N#define TIM_CCMR2_OC4FE_Pos       (10U)                                        
N#define TIM_CCMR2_OC4FE_Msk       (0x1U << TIM_CCMR2_OC4FE_Pos)                /*!< 0x00000400 */
N#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable    */
N#define TIM_CCMR2_OC4PE_Pos       (11U)                                        
N#define TIM_CCMR2_OC4PE_Msk       (0x1U << TIM_CCMR2_OC4PE_Pos)                /*!< 0x00000800 */
N#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
N
N#define TIM_CCMR2_OC4M_Pos        (12U)                                        
N#define TIM_CCMR2_OC4M_Msk        (0x7U << TIM_CCMR2_OC4M_Pos)                 /*!< 0x00007000 */
N#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
N#define TIM_CCMR2_OC4M_0          (0x1U << TIM_CCMR2_OC4M_Pos)                 /*!< 0x1000 */
N#define TIM_CCMR2_OC4M_1          (0x2U << TIM_CCMR2_OC4M_Pos)                 /*!< 0x2000 */
N#define TIM_CCMR2_OC4M_2          (0x4U << TIM_CCMR2_OC4M_Pos)                 /*!< 0x4000 */
N
N#define TIM_CCMR2_OC4CE_Pos       (15U)                                        
N#define TIM_CCMR2_OC4CE_Msk       (0x1U << TIM_CCMR2_OC4CE_Pos)                /*!< 0x00008000 */
N#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
N
N/*----------------------------------------------------------------------------*/
N
N#define TIM_CCMR2_IC3PSC_Pos      (2U)                                         
N#define TIM_CCMR2_IC3PSC_Msk      (0x3U << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0000000C */
N#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
N#define TIM_CCMR2_IC3PSC_0        (0x1U << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0004 */
N#define TIM_CCMR2_IC3PSC_1        (0x2U << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0008 */
N
N#define TIM_CCMR2_IC3F_Pos        (4U)                                         
N#define TIM_CCMR2_IC3F_Msk        (0xFU << TIM_CCMR2_IC3F_Pos)                 /*!< 0x000000F0 */
N#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
N#define TIM_CCMR2_IC3F_0          (0x1U << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0010 */
N#define TIM_CCMR2_IC3F_1          (0x2U << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0020 */
N#define TIM_CCMR2_IC3F_2          (0x4U << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0040 */
N#define TIM_CCMR2_IC3F_3          (0x8U << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0080 */
N
N#define TIM_CCMR2_IC4PSC_Pos      (10U)                                        
N#define TIM_CCMR2_IC4PSC_Msk      (0x3U << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x00000C00 */
N#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
N#define TIM_CCMR2_IC4PSC_0        (0x1U << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x0400 */
N#define TIM_CCMR2_IC4PSC_1        (0x2U << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x0800 */
N
N#define TIM_CCMR2_IC4F_Pos        (12U)                                        
N#define TIM_CCMR2_IC4F_Msk        (0xFU << TIM_CCMR2_IC4F_Pos)                 /*!< 0x0000F000 */
N#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
N#define TIM_CCMR2_IC4F_0          (0x1U << TIM_CCMR2_IC4F_Pos)                 /*!< 0x1000 */
N#define TIM_CCMR2_IC4F_1          (0x2U << TIM_CCMR2_IC4F_Pos)                 /*!< 0x2000 */
N#define TIM_CCMR2_IC4F_2          (0x4U << TIM_CCMR2_IC4F_Pos)                 /*!< 0x4000 */
N#define TIM_CCMR2_IC4F_3          (0x8U << TIM_CCMR2_IC4F_Pos)                 /*!< 0x8000 */
N
N/*******************  Bit definition for TIM_CCER register  *******************/
N#define TIM_CCER_CC1E_Pos         (0U)                                         
N#define TIM_CCER_CC1E_Msk         (0x1U << TIM_CCER_CC1E_Pos)                  /*!< 0x00000001 */
N#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable                 */
N#define TIM_CCER_CC1P_Pos         (1U)                                         
N#define TIM_CCER_CC1P_Msk         (0x1U << TIM_CCER_CC1P_Pos)                  /*!< 0x00000002 */
N#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity               */
N#define TIM_CCER_CC1NE_Pos        (2U)                                         
N#define TIM_CCER_CC1NE_Msk        (0x1U << TIM_CCER_CC1NE_Pos)                 /*!< 0x00000004 */
N#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable   */
N#define TIM_CCER_CC1NP_Pos        (3U)                                         
N#define TIM_CCER_CC1NP_Msk        (0x1U << TIM_CCER_CC1NP_Pos)                 /*!< 0x00000008 */
N#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
N#define TIM_CCER_CC2E_Pos         (4U)                                         
N#define TIM_CCER_CC2E_Msk         (0x1U << TIM_CCER_CC2E_Pos)                  /*!< 0x00000010 */
N#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable                 */
N#define TIM_CCER_CC2P_Pos         (5U)                                         
N#define TIM_CCER_CC2P_Msk         (0x1U << TIM_CCER_CC2P_Pos)                  /*!< 0x00000020 */
N#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity               */
N#define TIM_CCER_CC2NE_Pos        (6U)                                         
N#define TIM_CCER_CC2NE_Msk        (0x1U << TIM_CCER_CC2NE_Pos)                 /*!< 0x00000040 */
N#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable   */
N#define TIM_CCER_CC2NP_Pos        (7U)                                         
N#define TIM_CCER_CC2NP_Msk        (0x1U << TIM_CCER_CC2NP_Pos)                 /*!< 0x00000080 */
N#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
N#define TIM_CCER_CC3E_Pos         (8U)                                         
N#define TIM_CCER_CC3E_Msk         (0x1U << TIM_CCER_CC3E_Pos)                  /*!< 0x00000100 */
N#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable                 */
N#define TIM_CCER_CC3P_Pos         (9U)                                         
N#define TIM_CCER_CC3P_Msk         (0x1U << TIM_CCER_CC3P_Pos)                  /*!< 0x00000200 */
N#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity               */
N#define TIM_CCER_CC3NE_Pos        (10U)                                        
N#define TIM_CCER_CC3NE_Msk        (0x1U << TIM_CCER_CC3NE_Pos)                 /*!< 0x00000400 */
N#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable   */
N#define TIM_CCER_CC3NP_Pos        (11U)                                        
N#define TIM_CCER_CC3NP_Msk        (0x1U << TIM_CCER_CC3NP_Pos)                 /*!< 0x00000800 */
N#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
N#define TIM_CCER_CC4E_Pos         (12U)                                        
N#define TIM_CCER_CC4E_Msk         (0x1U << TIM_CCER_CC4E_Pos)                  /*!< 0x00001000 */
N#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable                 */
N#define TIM_CCER_CC4P_Pos         (13U)                                        
N#define TIM_CCER_CC4P_Msk         (0x1U << TIM_CCER_CC4P_Pos)                  /*!< 0x00002000 */
N#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity               */
N#define TIM_CCER_CC4NP_Pos        (15U)                                        
N#define TIM_CCER_CC4NP_Msk        (0x1U << TIM_CCER_CC4NP_Pos)                 /*!< 0x00008000 */
N#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
N
N/*******************  Bit definition for TIM_CNT register  ********************/
N#define TIM_CNT_CNT_Pos           (0U)                                             
N#define TIM_CNT_CNT_Msk           (0xFFFFFFFFU << TIM_CNT_CNT_Pos)                 /*!< 0xFFFFFFFF */
N#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                                  /*!<Counter Value            */
N
N/*******************  Bit definition for TIM_PSC register  ********************/
N#define TIM_PSC_PSC_Pos           (0U)                                         
N#define TIM_PSC_PSC_Msk           (0xFFFFU << TIM_PSC_PSC_Pos)                 /*!< 0x0000FFFF */
N#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value          */
N
N/*******************  Bit definition for TIM_ARR register  ********************/
N#define TIM_ARR_ARR_Pos           (0U)                                         
N#define TIM_ARR_ARR_Msk           (0xFFFFFFFFU << TIM_ARR_ARR_Pos)             /*!< 0xFFFFFFFF */
N#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<actual auto-reload Value */
N
N/*******************  Bit definition for TIM_RCR register  ********************/
N#define TIM_RCR_REP_Pos           (0U)                                         
N#define TIM_RCR_REP_Msk           (0xFFU << TIM_RCR_REP_Pos)                   /*!< 0x000000FF */
N#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
N
N/*******************  Bit definition for TIM_CCR1 register  *******************/
N#define TIM_CCR1_CCR1_Pos         (0U)                                         
N#define TIM_CCR1_CCR1_Msk         (0xFFFFU << TIM_CCR1_CCR1_Pos)               /*!< 0x0000FFFF */
N#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value  */
N
N/*******************  Bit definition for TIM_CCR2 register  *******************/
N#define TIM_CCR2_CCR2_Pos         (0U)                                         
N#define TIM_CCR2_CCR2_Msk         (0xFFFFU << TIM_CCR2_CCR2_Pos)               /*!< 0x0000FFFF */
N#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value  */
N
N/*******************  Bit definition for TIM_CCR3 register  *******************/
N#define TIM_CCR3_CCR3_Pos         (0U)                                         
N#define TIM_CCR3_CCR3_Msk         (0xFFFFU << TIM_CCR3_CCR3_Pos)               /*!< 0x0000FFFF */
N#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value  */
N
N/*******************  Bit definition for TIM_CCR4 register  *******************/
N#define TIM_CCR4_CCR4_Pos         (0U)                                         
N#define TIM_CCR4_CCR4_Msk         (0xFFFFU << TIM_CCR4_CCR4_Pos)               /*!< 0x0000FFFF */
N#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value  */
N
N/*******************  Bit definition for TIM_BDTR register  *******************/
N#define TIM_BDTR_DTG_Pos          (0U)                                         
N#define TIM_BDTR_DTG_Msk          (0xFFU << TIM_BDTR_DTG_Pos)                  /*!< 0x000000FF */
N#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
N#define TIM_BDTR_DTG_0            (0x01U << TIM_BDTR_DTG_Pos)                  /*!< 0x0001 */
N#define TIM_BDTR_DTG_1            (0x02U << TIM_BDTR_DTG_Pos)                  /*!< 0x0002 */
N#define TIM_BDTR_DTG_2            (0x04U << TIM_BDTR_DTG_Pos)                  /*!< 0x0004 */
N#define TIM_BDTR_DTG_3            (0x08U << TIM_BDTR_DTG_Pos)                  /*!< 0x0008 */
N#define TIM_BDTR_DTG_4            (0x10U << TIM_BDTR_DTG_Pos)                  /*!< 0x0010 */
N#define TIM_BDTR_DTG_5            (0x20U << TIM_BDTR_DTG_Pos)                  /*!< 0x0020 */
N#define TIM_BDTR_DTG_6            (0x40U << TIM_BDTR_DTG_Pos)                  /*!< 0x0040 */
N#define TIM_BDTR_DTG_7            (0x80U << TIM_BDTR_DTG_Pos)                  /*!< 0x0080 */
N
N#define TIM_BDTR_LOCK_Pos         (8U)                                         
N#define TIM_BDTR_LOCK_Msk         (0x3U << TIM_BDTR_LOCK_Pos)                  /*!< 0x00000300 */
N#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
N#define TIM_BDTR_LOCK_0           (0x1U << TIM_BDTR_LOCK_Pos)                  /*!< 0x0100 */
N#define TIM_BDTR_LOCK_1           (0x2U << TIM_BDTR_LOCK_Pos)                  /*!< 0x0200 */
N
N#define TIM_BDTR_OSSI_Pos         (10U)                                        
N#define TIM_BDTR_OSSI_Msk         (0x1U << TIM_BDTR_OSSI_Pos)                  /*!< 0x00000400 */
N#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
N#define TIM_BDTR_OSSR_Pos         (11U)                                        
N#define TIM_BDTR_OSSR_Msk         (0x1U << TIM_BDTR_OSSR_Pos)                  /*!< 0x00000800 */
N#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode  */
N#define TIM_BDTR_BKE_Pos          (12U)                                        
N#define TIM_BDTR_BKE_Msk          (0x1U << TIM_BDTR_BKE_Pos)                   /*!< 0x00001000 */
N#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable                      */
N#define TIM_BDTR_BKP_Pos          (13U)                                        
N#define TIM_BDTR_BKP_Msk          (0x1U << TIM_BDTR_BKP_Pos)                   /*!< 0x00002000 */
N#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity                    */
N#define TIM_BDTR_AOE_Pos          (14U)                                        
N#define TIM_BDTR_AOE_Msk          (0x1U << TIM_BDTR_AOE_Pos)                   /*!< 0x00004000 */
N#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable           */
N#define TIM_BDTR_MOE_Pos          (15U)                                        
N#define TIM_BDTR_MOE_Msk          (0x1U << TIM_BDTR_MOE_Pos)                   /*!< 0x00008000 */
N#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable                */
N
N/*******************  Bit definition for TIM_DCR register  ********************/
N#define TIM_DCR_DBA_Pos           (0U)                                         
N#define TIM_DCR_DBA_Msk           (0x1FU << TIM_DCR_DBA_Pos)                   /*!< 0x0000001F */
N#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
N#define TIM_DCR_DBA_0             (0x01U << TIM_DCR_DBA_Pos)                   /*!< 0x0001 */
N#define TIM_DCR_DBA_1             (0x02U << TIM_DCR_DBA_Pos)                   /*!< 0x0002 */
N#define TIM_DCR_DBA_2             (0x04U << TIM_DCR_DBA_Pos)                   /*!< 0x0004 */
N#define TIM_DCR_DBA_3             (0x08U << TIM_DCR_DBA_Pos)                   /*!< 0x0008 */
N#define TIM_DCR_DBA_4             (0x10U << TIM_DCR_DBA_Pos)                   /*!< 0x0010 */
N
N#define TIM_DCR_DBL_Pos           (8U)                                         
N#define TIM_DCR_DBL_Msk           (0x1FU << TIM_DCR_DBL_Pos)                   /*!< 0x00001F00 */
N#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
N#define TIM_DCR_DBL_0             (0x01U << TIM_DCR_DBL_Pos)                   /*!< 0x0100 */
N#define TIM_DCR_DBL_1             (0x02U << TIM_DCR_DBL_Pos)                   /*!< 0x0200 */
N#define TIM_DCR_DBL_2             (0x04U << TIM_DCR_DBL_Pos)                   /*!< 0x0400 */
N#define TIM_DCR_DBL_3             (0x08U << TIM_DCR_DBL_Pos)                   /*!< 0x0800 */
N#define TIM_DCR_DBL_4             (0x10U << TIM_DCR_DBL_Pos)                   /*!< 0x1000 */
N
N/*******************  Bit definition for TIM_DMAR register  *******************/
N#define TIM_DMAR_DMAB_Pos         (0U)                                         
N#define TIM_DMAR_DMAB_Msk         (0xFFFFU << TIM_DMAR_DMAB_Pos)               /*!< 0x0000FFFF */
N#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses                    */
N
N/*******************  Bit definition for TIM_OR register  *********************/
N#define TIM_OR_TI1_RMP_Pos        (0U)                                          
N#define TIM_OR_TI1_RMP_Msk        (0x3U << TIM_OR_TI1_RMP_Pos)                 /*!< 0x00000003 */
N#define TIM_OR_TI1_RMP            TIM_OR_TI1_RMP_Msk                           /*!< TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */
N#define TIM_OR_TI1_RMP_0          (0x1U << TIM_OR_TI1_RMP_Pos)                 /*!< 0x00000001 */
N#define TIM_OR_TI1_RMP_1          (0x2U << TIM_OR_TI1_RMP_Pos)                 /*!< 0x00000002 */
N
N#define TIM_OR_TI4_RMP_Pos        (6U)                                         
N#define TIM_OR_TI4_RMP_Msk        (0x3U << TIM_OR_TI4_RMP_Pos)                 /*!< 0x000000C0 */
N#define TIM_OR_TI4_RMP            TIM_OR_TI4_RMP_Msk                           /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap)             */
N#define TIM_OR_TI4_RMP_0          (0x1U << TIM_OR_TI4_RMP_Pos)                 /*!< 0x0040 */
N#define TIM_OR_TI4_RMP_1          (0x2U << TIM_OR_TI4_RMP_Pos)                 /*!< 0x0080 */
N#define TIM_OR_ITR1_RMP_Pos       (10U)                                        
N#define TIM_OR_ITR1_RMP_Msk       (0x3U << TIM_OR_ITR1_RMP_Pos)                /*!< 0x00000C00 */
N#define TIM_OR_ITR1_RMP           TIM_OR_ITR1_RMP_Msk                          /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
N#define TIM_OR_ITR1_RMP_0         (0x1U << TIM_OR_ITR1_RMP_Pos)                /*!< 0x0400 */
N#define TIM_OR_ITR1_RMP_1         (0x2U << TIM_OR_ITR1_RMP_Pos)                /*!< 0x0800 */
N
N
N/******************************************************************************/
N/*                                                                            */
N/*         Universal Synchronous Asynchronous Receiver Transmitter            */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bit definition for USART_SR register  *******************/
N#define USART_SR_PE_Pos               (0U)                                     
N#define USART_SR_PE_Msk               (0x1U << USART_SR_PE_Pos)                /*!< 0x00000001 */
N#define USART_SR_PE                   USART_SR_PE_Msk                          /*!<Parity Error                 */
N#define USART_SR_FE_Pos               (1U)                                     
N#define USART_SR_FE_Msk               (0x1U << USART_SR_FE_Pos)                /*!< 0x00000002 */
N#define USART_SR_FE                   USART_SR_FE_Msk                          /*!<Framing Error                */
N#define USART_SR_NE_Pos               (2U)                                     
N#define USART_SR_NE_Msk               (0x1U << USART_SR_NE_Pos)                /*!< 0x00000004 */
N#define USART_SR_NE                   USART_SR_NE_Msk                          /*!<Noise Error Flag             */
N#define USART_SR_ORE_Pos              (3U)                                     
N#define USART_SR_ORE_Msk              (0x1U << USART_SR_ORE_Pos)               /*!< 0x00000008 */
N#define USART_SR_ORE                  USART_SR_ORE_Msk                         /*!<OverRun Error                */
N#define USART_SR_IDLE_Pos             (4U)                                     
N#define USART_SR_IDLE_Msk             (0x1U << USART_SR_IDLE_Pos)              /*!< 0x00000010 */
N#define USART_SR_IDLE                 USART_SR_IDLE_Msk                        /*!<IDLE line detected           */
N#define USART_SR_RXNE_Pos             (5U)                                     
N#define USART_SR_RXNE_Msk             (0x1U << USART_SR_RXNE_Pos)              /*!< 0x00000020 */
N#define USART_SR_RXNE                 USART_SR_RXNE_Msk                        /*!<Read Data Register Not Empty */
N#define USART_SR_TC_Pos               (6U)                                     
N#define USART_SR_TC_Msk               (0x1U << USART_SR_TC_Pos)                /*!< 0x00000040 */
N#define USART_SR_TC                   USART_SR_TC_Msk                          /*!<Transmission Complete        */
N#define USART_SR_TXE_Pos              (7U)                                     
N#define USART_SR_TXE_Msk              (0x1U << USART_SR_TXE_Pos)               /*!< 0x00000080 */
N#define USART_SR_TXE                  USART_SR_TXE_Msk                         /*!<Transmit Data Register Empty */
N#define USART_SR_LBD_Pos              (8U)                                     
N#define USART_SR_LBD_Msk              (0x1U << USART_SR_LBD_Pos)               /*!< 0x00000100 */
N#define USART_SR_LBD                  USART_SR_LBD_Msk                         /*!<LIN Break Detection Flag     */
N#define USART_SR_CTS_Pos              (9U)                                     
N#define USART_SR_CTS_Msk              (0x1U << USART_SR_CTS_Pos)               /*!< 0x00000200 */
N#define USART_SR_CTS                  USART_SR_CTS_Msk                         /*!<CTS Flag                     */
N
N/*******************  Bit definition for USART_DR register  *******************/
N#define USART_DR_DR_Pos               (0U)                                     
N#define USART_DR_DR_Msk               (0x1FFU << USART_DR_DR_Pos)              /*!< 0x000001FF */
N#define USART_DR_DR                   USART_DR_DR_Msk                          /*!<Data value */
N
N/******************  Bit definition for USART_BRR register  *******************/
N#define USART_BRR_DIV_Fraction_Pos    (0U)                                     
N#define USART_BRR_DIV_Fraction_Msk    (0xFU << USART_BRR_DIV_Fraction_Pos)     /*!< 0x0000000F */
N#define USART_BRR_DIV_Fraction        USART_BRR_DIV_Fraction_Msk               /*!<Fraction of USARTDIV */
N#define USART_BRR_DIV_Mantissa_Pos    (4U)                                     
N#define USART_BRR_DIV_Mantissa_Msk    (0xFFFU << USART_BRR_DIV_Mantissa_Pos)   /*!< 0x0000FFF0 */
N#define USART_BRR_DIV_Mantissa        USART_BRR_DIV_Mantissa_Msk               /*!<Mantissa of USARTDIV */
N
N/******************  Bit definition for USART_CR1 register  *******************/
N#define USART_CR1_SBK_Pos             (0U)                                     
N#define USART_CR1_SBK_Msk             (0x1U << USART_CR1_SBK_Pos)              /*!< 0x00000001 */
N#define USART_CR1_SBK                 USART_CR1_SBK_Msk                        /*!<Send Break                             */
N#define USART_CR1_RWU_Pos             (1U)                                     
N#define USART_CR1_RWU_Msk             (0x1U << USART_CR1_RWU_Pos)              /*!< 0x00000002 */
N#define USART_CR1_RWU                 USART_CR1_RWU_Msk                        /*!<Receiver wakeup                        */
N#define USART_CR1_RE_Pos              (2U)                                     
N#define USART_CR1_RE_Msk              (0x1U << USART_CR1_RE_Pos)               /*!< 0x00000004 */
N#define USART_CR1_RE                  USART_CR1_RE_Msk                         /*!<Receiver Enable                        */
N#define USART_CR1_TE_Pos              (3U)                                     
N#define USART_CR1_TE_Msk              (0x1U << USART_CR1_TE_Pos)               /*!< 0x00000008 */
N#define USART_CR1_TE                  USART_CR1_TE_Msk                         /*!<Transmitter Enable                     */
N#define USART_CR1_IDLEIE_Pos          (4U)                                     
N#define USART_CR1_IDLEIE_Msk          (0x1U << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
N#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     /*!<IDLE Interrupt Enable                  */
N#define USART_CR1_RXNEIE_Pos          (5U)                                     
N#define USART_CR1_RXNEIE_Msk          (0x1U << USART_CR1_RXNEIE_Pos)           /*!< 0x00000020 */
N#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     /*!<RXNE Interrupt Enable                  */
N#define USART_CR1_TCIE_Pos            (6U)                                     
N#define USART_CR1_TCIE_Msk            (0x1U << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
N#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       /*!<Transmission Complete Interrupt Enable */
N#define USART_CR1_TXEIE_Pos           (7U)                                     
N#define USART_CR1_TXEIE_Msk           (0x1U << USART_CR1_TXEIE_Pos)            /*!< 0x00000080 */
N#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      /*!<TXE Interrupt Enable                   */
N#define USART_CR1_PEIE_Pos            (8U)                                     
N#define USART_CR1_PEIE_Msk            (0x1U << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
N#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       /*!<PE Interrupt Enable                    */
N#define USART_CR1_PS_Pos              (9U)                                     
N#define USART_CR1_PS_Msk              (0x1U << USART_CR1_PS_Pos)               /*!< 0x00000200 */
N#define USART_CR1_PS                  USART_CR1_PS_Msk                         /*!<Parity Selection                       */
N#define USART_CR1_PCE_Pos             (10U)                                    
N#define USART_CR1_PCE_Msk             (0x1U << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
N#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        /*!<Parity Control Enable                  */
N#define USART_CR1_WAKE_Pos            (11U)                                    
N#define USART_CR1_WAKE_Msk            (0x1U << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
N#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       /*!<Wakeup method                          */
N#define USART_CR1_M_Pos               (12U)                                    
N#define USART_CR1_M_Msk               (0x1U << USART_CR1_M_Pos)                /*!< 0x00001000 */
N#define USART_CR1_M                   USART_CR1_M_Msk                          /*!<Word length                            */
N#define USART_CR1_UE_Pos              (13U)                                    
N#define USART_CR1_UE_Msk              (0x1U << USART_CR1_UE_Pos)               /*!< 0x00002000 */
N#define USART_CR1_UE                  USART_CR1_UE_Msk                         /*!<USART Enable                           */
N#define USART_CR1_OVER8_Pos           (15U)                                    
N#define USART_CR1_OVER8_Msk           (0x1U << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
N#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      /*!<USART Oversampling by 8 enable         */
N
N/******************  Bit definition for USART_CR2 register  *******************/
N#define USART_CR2_ADD_Pos             (0U)                                     
N#define USART_CR2_ADD_Msk             (0xFU << USART_CR2_ADD_Pos)              /*!< 0x0000000F */
N#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        /*!<Address of the USART node            */
N#define USART_CR2_LBDL_Pos            (5U)                                     
N#define USART_CR2_LBDL_Msk            (0x1U << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
N#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       /*!<LIN Break Detection Length           */
N#define USART_CR2_LBDIE_Pos           (6U)                                     
N#define USART_CR2_LBDIE_Msk           (0x1U << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
N#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      /*!<LIN Break Detection Interrupt Enable */
N#define USART_CR2_LBCL_Pos            (8U)                                     
N#define USART_CR2_LBCL_Msk            (0x1U << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
N#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       /*!<Last Bit Clock pulse                 */
N#define USART_CR2_CPHA_Pos            (9U)                                     
N#define USART_CR2_CPHA_Msk            (0x1U << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
N#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       /*!<Clock Phase                          */
N#define USART_CR2_CPOL_Pos            (10U)                                    
N#define USART_CR2_CPOL_Msk            (0x1U << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
N#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       /*!<Clock Polarity                       */
N#define USART_CR2_CLKEN_Pos           (11U)                                    
N#define USART_CR2_CLKEN_Msk           (0x1U << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
N#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      /*!<Clock Enable                         */
N
N#define USART_CR2_STOP_Pos            (12U)                                    
N#define USART_CR2_STOP_Msk            (0x3U << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
N#define USART_CR2_STOP                USART_CR2_STOP_Msk                       /*!<STOP[1:0] bits (STOP bits) */
N#define USART_CR2_STOP_0              (0x1U << USART_CR2_STOP_Pos)             /*!< 0x1000 */
N#define USART_CR2_STOP_1              (0x2U << USART_CR2_STOP_Pos)             /*!< 0x2000 */
N
N#define USART_CR2_LINEN_Pos           (14U)                                    
N#define USART_CR2_LINEN_Msk           (0x1U << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
N#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      /*!<LIN mode enable */
N
N/******************  Bit definition for USART_CR3 register  *******************/
N#define USART_CR3_EIE_Pos             (0U)                                     
N#define USART_CR3_EIE_Msk             (0x1U << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
N#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        /*!<Error Interrupt Enable      */
N#define USART_CR3_IREN_Pos            (1U)                                     
N#define USART_CR3_IREN_Msk            (0x1U << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
N#define USART_CR3_IREN                USART_CR3_IREN_Msk                       /*!<IrDA mode Enable            */
N#define USART_CR3_IRLP_Pos            (2U)                                     
N#define USART_CR3_IRLP_Msk            (0x1U << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
N#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       /*!<IrDA Low-Power              */
N#define USART_CR3_HDSEL_Pos           (3U)                                     
N#define USART_CR3_HDSEL_Msk           (0x1U << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
N#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      /*!<Half-Duplex Selection       */
N#define USART_CR3_NACK_Pos            (4U)                                     
N#define USART_CR3_NACK_Msk            (0x1U << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
N#define USART_CR3_NACK                USART_CR3_NACK_Msk                       /*!<Smartcard NACK enable       */
N#define USART_CR3_SCEN_Pos            (5U)                                     
N#define USART_CR3_SCEN_Msk            (0x1U << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
N#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       /*!<Smartcard mode enable       */
N#define USART_CR3_DMAR_Pos            (6U)                                     
N#define USART_CR3_DMAR_Msk            (0x1U << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
N#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       /*!<DMA Enable Receiver         */
N#define USART_CR3_DMAT_Pos            (7U)                                     
N#define USART_CR3_DMAT_Msk            (0x1U << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
N#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       /*!<DMA Enable Transmitter      */
N#define USART_CR3_RTSE_Pos            (8U)                                     
N#define USART_CR3_RTSE_Msk            (0x1U << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
N#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       /*!<RTS Enable                  */
N#define USART_CR3_CTSE_Pos            (9U)                                     
N#define USART_CR3_CTSE_Msk            (0x1U << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
N#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       /*!<CTS Enable                  */
N#define USART_CR3_CTSIE_Pos           (10U)                                    
N#define USART_CR3_CTSIE_Msk           (0x1U << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
N#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      /*!<CTS Interrupt Enable        */
N#define USART_CR3_ONEBIT_Pos          (11U)                                    
N#define USART_CR3_ONEBIT_Msk          (0x1U << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
N#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     /*!<USART One bit method enable */
N
N/******************  Bit definition for USART_GTPR register  ******************/
N#define USART_GTPR_PSC_Pos            (0U)                                     
N#define USART_GTPR_PSC_Msk            (0xFFU << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
N#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       /*!<PSC[7:0] bits (Prescaler value) */
N#define USART_GTPR_PSC_0              (0x01U << USART_GTPR_PSC_Pos)            /*!< 0x0001 */
N#define USART_GTPR_PSC_1              (0x02U << USART_GTPR_PSC_Pos)            /*!< 0x0002 */
N#define USART_GTPR_PSC_2              (0x04U << USART_GTPR_PSC_Pos)            /*!< 0x0004 */
N#define USART_GTPR_PSC_3              (0x08U << USART_GTPR_PSC_Pos)            /*!< 0x0008 */
N#define USART_GTPR_PSC_4              (0x10U << USART_GTPR_PSC_Pos)            /*!< 0x0010 */
N#define USART_GTPR_PSC_5              (0x20U << USART_GTPR_PSC_Pos)            /*!< 0x0020 */
N#define USART_GTPR_PSC_6              (0x40U << USART_GTPR_PSC_Pos)            /*!< 0x0040 */
N#define USART_GTPR_PSC_7              (0x80U << USART_GTPR_PSC_Pos)            /*!< 0x0080 */
N
N#define USART_GTPR_GT_Pos             (8U)                                     
N#define USART_GTPR_GT_Msk             (0xFFU << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
N#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        /*!<Guard time value */
N
N/******************************************************************************/
N/*                                                                            */
N/*                            Window WATCHDOG                                 */
N/*                                                                            */
N/******************************************************************************/
N/*******************  Bit definition for WWDG_CR register  ********************/
N#define WWDG_CR_T_Pos           (0U)                                           
N#define WWDG_CR_T_Msk           (0x7FU << WWDG_CR_T_Pos)                       /*!< 0x0000007F */
N#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
N#define WWDG_CR_T_0             (0x01U << WWDG_CR_T_Pos)                       /*!< 0x01 */
N#define WWDG_CR_T_1             (0x02U << WWDG_CR_T_Pos)                       /*!< 0x02 */
N#define WWDG_CR_T_2             (0x04U << WWDG_CR_T_Pos)                       /*!< 0x04 */
N#define WWDG_CR_T_3             (0x08U << WWDG_CR_T_Pos)                       /*!< 0x08 */
N#define WWDG_CR_T_4             (0x10U << WWDG_CR_T_Pos)                       /*!< 0x10 */
N#define WWDG_CR_T_5             (0x20U << WWDG_CR_T_Pos)                       /*!< 0x20 */
N#define WWDG_CR_T_6             (0x40U << WWDG_CR_T_Pos)                       /*!< 0x40 */
N/* Legacy defines */
N#define  WWDG_CR_T0                          WWDG_CR_T_0
N#define  WWDG_CR_T1                          WWDG_CR_T_1
N#define  WWDG_CR_T2                          WWDG_CR_T_2
N#define  WWDG_CR_T3                          WWDG_CR_T_3
N#define  WWDG_CR_T4                          WWDG_CR_T_4
N#define  WWDG_CR_T5                          WWDG_CR_T_5
N#define  WWDG_CR_T6                          WWDG_CR_T_6
N
N#define WWDG_CR_WDGA_Pos        (7U)                                           
N#define WWDG_CR_WDGA_Msk        (0x1U << WWDG_CR_WDGA_Pos)                     /*!< 0x00000080 */
N#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
N
N/*******************  Bit definition for WWDG_CFR register  *******************/
N#define WWDG_CFR_W_Pos          (0U)                                           
N#define WWDG_CFR_W_Msk          (0x7FU << WWDG_CFR_W_Pos)                      /*!< 0x0000007F */
N#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
N#define WWDG_CFR_W_0            (0x01U << WWDG_CFR_W_Pos)                      /*!< 0x0001 */
N#define WWDG_CFR_W_1            (0x02U << WWDG_CFR_W_Pos)                      /*!< 0x0002 */
N#define WWDG_CFR_W_2            (0x04U << WWDG_CFR_W_Pos)                      /*!< 0x0004 */
N#define WWDG_CFR_W_3            (0x08U << WWDG_CFR_W_Pos)                      /*!< 0x0008 */
N#define WWDG_CFR_W_4            (0x10U << WWDG_CFR_W_Pos)                      /*!< 0x0010 */
N#define WWDG_CFR_W_5            (0x20U << WWDG_CFR_W_Pos)                      /*!< 0x0020 */
N#define WWDG_CFR_W_6            (0x40U << WWDG_CFR_W_Pos)                      /*!< 0x0040 */
N/* Legacy defines */
N#define  WWDG_CFR_W0                         WWDG_CFR_W_0
N#define  WWDG_CFR_W1                         WWDG_CFR_W_1
N#define  WWDG_CFR_W2                         WWDG_CFR_W_2
N#define  WWDG_CFR_W3                         WWDG_CFR_W_3
N#define  WWDG_CFR_W4                         WWDG_CFR_W_4
N#define  WWDG_CFR_W5                         WWDG_CFR_W_5
N#define  WWDG_CFR_W6                         WWDG_CFR_W_6
N
N#define WWDG_CFR_WDGTB_Pos      (7U)                                           
N#define WWDG_CFR_WDGTB_Msk      (0x3U << WWDG_CFR_WDGTB_Pos)                   /*!< 0x00000180 */
N#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[1:0] bits (Timer Base) */
N#define WWDG_CFR_WDGTB_0        (0x1U << WWDG_CFR_WDGTB_Pos)                   /*!< 0x0080 */
N#define WWDG_CFR_WDGTB_1        (0x2U << WWDG_CFR_WDGTB_Pos)                   /*!< 0x0100 */
N/* Legacy defines */
N#define  WWDG_CFR_WDGTB0                     WWDG_CFR_WDGTB_0
N#define  WWDG_CFR_WDGTB1                     WWDG_CFR_WDGTB_1
N
N#define WWDG_CFR_EWI_Pos        (9U)                                           
N#define WWDG_CFR_EWI_Msk        (0x1U << WWDG_CFR_EWI_Pos)                     /*!< 0x00000200 */
N#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
N
N/*******************  Bit definition for WWDG_SR register  ********************/
N#define WWDG_SR_EWIF_Pos        (0U)                                           
N#define WWDG_SR_EWIF_Msk        (0x1U << WWDG_SR_EWIF_Pos)                     /*!< 0x00000001 */
N#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
N
N
N/******************************************************************************/
N/*                                                                            */
N/*                                DBG                                         */
N/*                                                                            */
N/******************************************************************************/
N/********************  Bit definition for DBGMCU_IDCODE register  *************/
N#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)                      
N#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
N#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk  
N#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)                     
N#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFU << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
N#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk  
N
N/********************  Bit definition for DBGMCU_CR register  *****************/
N#define DBGMCU_CR_DBG_SLEEP_Pos                      (0U)                      
N#define DBGMCU_CR_DBG_SLEEP_Msk                      (0x1U << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
N#define DBGMCU_CR_DBG_SLEEP                          DBGMCU_CR_DBG_SLEEP_Msk   
N#define DBGMCU_CR_DBG_STOP_Pos                       (1U)                      
N#define DBGMCU_CR_DBG_STOP_Msk                       (0x1U << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
N#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk    
N#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)                      
N#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1U << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
N#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk 
N#define DBGMCU_CR_TRACE_IOEN_Pos                     (5U)                      
N#define DBGMCU_CR_TRACE_IOEN_Msk                     (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
N#define DBGMCU_CR_TRACE_IOEN                         DBGMCU_CR_TRACE_IOEN_Msk  
N
N#define DBGMCU_CR_TRACE_MODE_Pos                     (6U)                      
N#define DBGMCU_CR_TRACE_MODE_Msk                     (0x3U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
N#define DBGMCU_CR_TRACE_MODE                         DBGMCU_CR_TRACE_MODE_Msk  
N#define DBGMCU_CR_TRACE_MODE_0                       (0x1U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
N#define DBGMCU_CR_TRACE_MODE_1                       (0x2U << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
N
N/********************  Bit definition for DBGMCU_APB1_FZ register  ************/
N#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos             (0U)                      
N#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
N#define DBGMCU_APB1_FZ_DBG_TIM2_STOP                 DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)                      
N#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
N#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos             (2U)                      
N#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
N#define DBGMCU_APB1_FZ_DBG_TIM4_STOP                 DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos             (3U)                      
N#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */
N#define DBGMCU_APB1_FZ_DBG_TIM5_STOP                 DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos             (4U)                      
N#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */
N#define DBGMCU_APB1_FZ_DBG_TIM6_STOP                 DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos             (5U)                      
N#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */
N#define DBGMCU_APB1_FZ_DBG_TIM7_STOP                 DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos            (6U)                      
N#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk            (0x1U << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) /*!< 0x00000040 */
N#define DBGMCU_APB1_FZ_DBG_TIM12_STOP                DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos            (7U)                      
N#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk            (0x1U << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) /*!< 0x00000080 */
N#define DBGMCU_APB1_FZ_DBG_TIM13_STOP                DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos            (8U)                      
N#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk            (0x1U << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) /*!< 0x00000100 */
N#define DBGMCU_APB1_FZ_DBG_TIM14_STOP                DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)                     
N#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1U << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
N#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)                     
N#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
N#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)                     
N#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
N#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)                     
N#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1U << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */
N#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk 
N#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos    (22U)                     
N#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk    (0x1U << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */
N#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk 
N#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos    (23U)                     
N#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk    (0x1U << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */
N#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk 
N#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos             (25U)                     
N#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) /*!< 0x02000000 */
N#define DBGMCU_APB1_FZ_DBG_CAN1_STOP                 DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk 
N#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos             (26U)                     
N#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk             (0x1U << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) /*!< 0x04000000 */
N#define DBGMCU_APB1_FZ_DBG_CAN2_STOP                 DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk 
N/* Old IWDGSTOP bit definition, maintained for legacy purpose */
N#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP
N
N/********************  Bit definition for DBGMCU_APB2_FZ register  ************/
N#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (0U)                      
N#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1U << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */
N#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk 
N#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos             (1U)                      
N#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk             (0x1U << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) /*!< 0x00000002 */
N#define DBGMCU_APB2_FZ_DBG_TIM8_STOP                 DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk 
N#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos             (16U)                     
N#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk             (0x1U << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */
N#define DBGMCU_APB2_FZ_DBG_TIM9_STOP                 DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk 
N#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos            (17U)                     
N#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk            (0x1U << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */
N#define DBGMCU_APB2_FZ_DBG_TIM10_STOP                DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk 
N#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos            (18U)                     
N#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk            (0x1U << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */
N#define DBGMCU_APB2_FZ_DBG_TIM11_STOP                DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk 
N
N/******************************************************************************/
N/*                                                                            */
N/*                                       USB_OTG                              */
N/*                                                                            */
N/******************************************************************************/
N/********************  Bit definition for USB_OTG_GOTGCTL register  ***********/
N#define USB_OTG_GOTGCTL_SRQSCS_Pos               (0U)                          
N#define USB_OTG_GOTGCTL_SRQSCS_Msk               (0x1U << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */
N#define USB_OTG_GOTGCTL_SRQSCS                   USB_OTG_GOTGCTL_SRQSCS_Msk    /*!< Session request success */
N#define USB_OTG_GOTGCTL_SRQ_Pos                  (1U)                          
N#define USB_OTG_GOTGCTL_SRQ_Msk                  (0x1U << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */
N#define USB_OTG_GOTGCTL_SRQ                      USB_OTG_GOTGCTL_SRQ_Msk       /*!< Session request */
N#define USB_OTG_GOTGCTL_HNGSCS_Pos               (8U)                          
N#define USB_OTG_GOTGCTL_HNGSCS_Msk               (0x1U << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */
N#define USB_OTG_GOTGCTL_HNGSCS                   USB_OTG_GOTGCTL_HNGSCS_Msk    /*!< Host set HNP enable */
N#define USB_OTG_GOTGCTL_HNPRQ_Pos                (9U)                          
N#define USB_OTG_GOTGCTL_HNPRQ_Msk                (0x1U << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */
N#define USB_OTG_GOTGCTL_HNPRQ                    USB_OTG_GOTGCTL_HNPRQ_Msk     /*!< HNP request */
N#define USB_OTG_GOTGCTL_HSHNPEN_Pos              (10U)                         
N#define USB_OTG_GOTGCTL_HSHNPEN_Msk              (0x1U << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */
N#define USB_OTG_GOTGCTL_HSHNPEN                  USB_OTG_GOTGCTL_HSHNPEN_Msk   /*!< Host set HNP enable */
N#define USB_OTG_GOTGCTL_DHNPEN_Pos               (11U)                         
N#define USB_OTG_GOTGCTL_DHNPEN_Msk               (0x1U << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */
N#define USB_OTG_GOTGCTL_DHNPEN                   USB_OTG_GOTGCTL_DHNPEN_Msk    /*!< Device HNP enabled */
N#define USB_OTG_GOTGCTL_CIDSTS_Pos               (16U)                         
N#define USB_OTG_GOTGCTL_CIDSTS_Msk               (0x1U << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */
N#define USB_OTG_GOTGCTL_CIDSTS                   USB_OTG_GOTGCTL_CIDSTS_Msk    /*!< Connector ID status */
N#define USB_OTG_GOTGCTL_DBCT_Pos                 (17U)                         
N#define USB_OTG_GOTGCTL_DBCT_Msk                 (0x1U << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */
N#define USB_OTG_GOTGCTL_DBCT                     USB_OTG_GOTGCTL_DBCT_Msk      /*!< Long/short debounce time */
N#define USB_OTG_GOTGCTL_ASVLD_Pos                (18U)                         
N#define USB_OTG_GOTGCTL_ASVLD_Msk                (0x1U << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */
N#define USB_OTG_GOTGCTL_ASVLD                    USB_OTG_GOTGCTL_ASVLD_Msk     /*!< A-session valid  */
N#define USB_OTG_GOTGCTL_BSVLD_Pos                (19U)                         
N#define USB_OTG_GOTGCTL_BSVLD_Msk                (0x1U << USB_OTG_GOTGCTL_BSVLD_Pos) /*!< 0x00080000 */
N#define USB_OTG_GOTGCTL_BSVLD                    USB_OTG_GOTGCTL_BSVLD_Msk     /*!< B-session valid */
N
N/********************  Bit definition forUSB_OTG_HCFG register  ********************/
N
N#define USB_OTG_HCFG_FSLSPCS_Pos                 (0U)                          
N#define USB_OTG_HCFG_FSLSPCS_Msk                 (0x3U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */
N#define USB_OTG_HCFG_FSLSPCS                     USB_OTG_HCFG_FSLSPCS_Msk      /*!< FS/LS PHY clock select  */
N#define USB_OTG_HCFG_FSLSPCS_0                   (0x1U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */
N#define USB_OTG_HCFG_FSLSPCS_1                   (0x2U << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */
N#define USB_OTG_HCFG_FSLSS_Pos                   (2U)                          
N#define USB_OTG_HCFG_FSLSS_Msk                   (0x1U << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */
N#define USB_OTG_HCFG_FSLSS                       USB_OTG_HCFG_FSLSS_Msk        /*!< FS- and LS-only support */
N
N/********************  Bit definition for USB_OTG_DCFG register  ********************/
N
N#define USB_OTG_DCFG_DSPD_Pos                    (0U)                          
N#define USB_OTG_DCFG_DSPD_Msk                    (0x3U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */
N#define USB_OTG_DCFG_DSPD                        USB_OTG_DCFG_DSPD_Msk         /*!< Device speed */
N#define USB_OTG_DCFG_DSPD_0                      (0x1U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */
N#define USB_OTG_DCFG_DSPD_1                      (0x2U << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */
N#define USB_OTG_DCFG_NZLSOHSK_Pos                (2U)                          
N#define USB_OTG_DCFG_NZLSOHSK_Msk                (0x1U << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */
N#define USB_OTG_DCFG_NZLSOHSK                    USB_OTG_DCFG_NZLSOHSK_Msk     /*!< Nonzero-length status OUT handshake */
N
N#define USB_OTG_DCFG_DAD_Pos                     (4U)                          
N#define USB_OTG_DCFG_DAD_Msk                     (0x7FU << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */
N#define USB_OTG_DCFG_DAD                         USB_OTG_DCFG_DAD_Msk          /*!< Device address */
N#define USB_OTG_DCFG_DAD_0                       (0x01U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */
N#define USB_OTG_DCFG_DAD_1                       (0x02U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */
N#define USB_OTG_DCFG_DAD_2                       (0x04U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */
N#define USB_OTG_DCFG_DAD_3                       (0x08U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */
N#define USB_OTG_DCFG_DAD_4                       (0x10U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */
N#define USB_OTG_DCFG_DAD_5                       (0x20U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */
N#define USB_OTG_DCFG_DAD_6                       (0x40U << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */
N
N#define USB_OTG_DCFG_PFIVL_Pos                   (11U)                         
N#define USB_OTG_DCFG_PFIVL_Msk                   (0x3U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */
N#define USB_OTG_DCFG_PFIVL                       USB_OTG_DCFG_PFIVL_Msk        /*!< Periodic (micro)frame interval */
N#define USB_OTG_DCFG_PFIVL_0                     (0x1U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */
N#define USB_OTG_DCFG_PFIVL_1                     (0x2U << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */
N
N#define USB_OTG_DCFG_PERSCHIVL_Pos               (24U)                         
N#define USB_OTG_DCFG_PERSCHIVL_Msk               (0x3U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */
N#define USB_OTG_DCFG_PERSCHIVL                   USB_OTG_DCFG_PERSCHIVL_Msk    /*!< Periodic scheduling interval */
N#define USB_OTG_DCFG_PERSCHIVL_0                 (0x1U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */
N#define USB_OTG_DCFG_PERSCHIVL_1                 (0x2U << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */
N
N/********************  Bit definition for USB_OTG_PCGCR register  ********************/
N#define USB_OTG_PCGCR_STPPCLK_Pos                (0U)                          
N#define USB_OTG_PCGCR_STPPCLK_Msk                (0x1U << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */
N#define USB_OTG_PCGCR_STPPCLK                    USB_OTG_PCGCR_STPPCLK_Msk     /*!< Stop PHY clock */
N#define USB_OTG_PCGCR_GATEHCLK_Pos               (1U)                          
N#define USB_OTG_PCGCR_GATEHCLK_Msk               (0x1U << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */
N#define USB_OTG_PCGCR_GATEHCLK                   USB_OTG_PCGCR_GATEHCLK_Msk    /*!< Gate HCLK */
N#define USB_OTG_PCGCR_PHYSUSP_Pos                (4U)                          
N#define USB_OTG_PCGCR_PHYSUSP_Msk                (0x1U << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */
N#define USB_OTG_PCGCR_PHYSUSP                    USB_OTG_PCGCR_PHYSUSP_Msk     /*!< PHY suspended */
N
N/********************  Bit definition for USB_OTG_GOTGINT register  ********************/
N#define USB_OTG_GOTGINT_SEDET_Pos                (2U)                          
N#define USB_OTG_GOTGINT_SEDET_Msk                (0x1U << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */
N#define USB_OTG_GOTGINT_SEDET                    USB_OTG_GOTGINT_SEDET_Msk     /*!< Session end detected                   */
N#define USB_OTG_GOTGINT_SRSSCHG_Pos              (8U)                          
N#define USB_OTG_GOTGINT_SRSSCHG_Msk              (0x1U << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */
N#define USB_OTG_GOTGINT_SRSSCHG                  USB_OTG_GOTGINT_SRSSCHG_Msk   /*!< Session request success status change  */
N#define USB_OTG_GOTGINT_HNSSCHG_Pos              (9U)                          
N#define USB_OTG_GOTGINT_HNSSCHG_Msk              (0x1U << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */
N#define USB_OTG_GOTGINT_HNSSCHG                  USB_OTG_GOTGINT_HNSSCHG_Msk   /*!< Host negotiation success status change */
N#define USB_OTG_GOTGINT_HNGDET_Pos               (17U)                         
N#define USB_OTG_GOTGINT_HNGDET_Msk               (0x1U << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */
N#define USB_OTG_GOTGINT_HNGDET                   USB_OTG_GOTGINT_HNGDET_Msk    /*!< Host negotiation detected              */
N#define USB_OTG_GOTGINT_ADTOCHG_Pos              (18U)                         
N#define USB_OTG_GOTGINT_ADTOCHG_Msk              (0x1U << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */
N#define USB_OTG_GOTGINT_ADTOCHG                  USB_OTG_GOTGINT_ADTOCHG_Msk   /*!< A-device timeout change                */
N#define USB_OTG_GOTGINT_DBCDNE_Pos               (19U)                         
N#define USB_OTG_GOTGINT_DBCDNE_Msk               (0x1U << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */
N#define USB_OTG_GOTGINT_DBCDNE                   USB_OTG_GOTGINT_DBCDNE_Msk    /*!< Debounce done                          */
N
N/********************  Bit definition for USB_OTG_DCTL register  ********************/
N#define USB_OTG_DCTL_RWUSIG_Pos                  (0U)                          
N#define USB_OTG_DCTL_RWUSIG_Msk                  (0x1U << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */
N#define USB_OTG_DCTL_RWUSIG                      USB_OTG_DCTL_RWUSIG_Msk       /*!< Remote wakeup signaling */
N#define USB_OTG_DCTL_SDIS_Pos                    (1U)                          
N#define USB_OTG_DCTL_SDIS_Msk                    (0x1U << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */
N#define USB_OTG_DCTL_SDIS                        USB_OTG_DCTL_SDIS_Msk         /*!< Soft disconnect         */
N#define USB_OTG_DCTL_GINSTS_Pos                  (2U)                          
N#define USB_OTG_DCTL_GINSTS_Msk                  (0x1U << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */
N#define USB_OTG_DCTL_GINSTS                      USB_OTG_DCTL_GINSTS_Msk       /*!< Global IN NAK status    */
N#define USB_OTG_DCTL_GONSTS_Pos                  (3U)                          
N#define USB_OTG_DCTL_GONSTS_Msk                  (0x1U << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */
N#define USB_OTG_DCTL_GONSTS                      USB_OTG_DCTL_GONSTS_Msk       /*!< Global OUT NAK status   */
N
N#define USB_OTG_DCTL_TCTL_Pos                    (4U)                          
N#define USB_OTG_DCTL_TCTL_Msk                    (0x7U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */
N#define USB_OTG_DCTL_TCTL                        USB_OTG_DCTL_TCTL_Msk         /*!< Test control */
N#define USB_OTG_DCTL_TCTL_0                      (0x1U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */
N#define USB_OTG_DCTL_TCTL_1                      (0x2U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */
N#define USB_OTG_DCTL_TCTL_2                      (0x4U << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */
N#define USB_OTG_DCTL_SGINAK_Pos                  (7U)                          
N#define USB_OTG_DCTL_SGINAK_Msk                  (0x1U << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */
N#define USB_OTG_DCTL_SGINAK                      USB_OTG_DCTL_SGINAK_Msk       /*!< Set global IN NAK         */
N#define USB_OTG_DCTL_CGINAK_Pos                  (8U)                          
N#define USB_OTG_DCTL_CGINAK_Msk                  (0x1U << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */
N#define USB_OTG_DCTL_CGINAK                      USB_OTG_DCTL_CGINAK_Msk       /*!< Clear global IN NAK       */
N#define USB_OTG_DCTL_SGONAK_Pos                  (9U)                          
N#define USB_OTG_DCTL_SGONAK_Msk                  (0x1U << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */
N#define USB_OTG_DCTL_SGONAK                      USB_OTG_DCTL_SGONAK_Msk       /*!< Set global OUT NAK        */
N#define USB_OTG_DCTL_CGONAK_Pos                  (10U)                         
N#define USB_OTG_DCTL_CGONAK_Msk                  (0x1U << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */
N#define USB_OTG_DCTL_CGONAK                      USB_OTG_DCTL_CGONAK_Msk       /*!< Clear global OUT NAK      */
N#define USB_OTG_DCTL_POPRGDNE_Pos                (11U)                         
N#define USB_OTG_DCTL_POPRGDNE_Msk                (0x1U << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */
N#define USB_OTG_DCTL_POPRGDNE                    USB_OTG_DCTL_POPRGDNE_Msk     /*!< Power-on programming done */
N
N/********************  Bit definition for USB_OTG_HFIR register  ********************/
N#define USB_OTG_HFIR_FRIVL_Pos                   (0U)                          
N#define USB_OTG_HFIR_FRIVL_Msk                   (0xFFFFU << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_HFIR_FRIVL                       USB_OTG_HFIR_FRIVL_Msk        /*!< Frame interval */
N
N/********************  Bit definition for USB_OTG_HFNUM register  ********************/
N#define USB_OTG_HFNUM_FRNUM_Pos                  (0U)                          
N#define USB_OTG_HFNUM_FRNUM_Msk                  (0xFFFFU << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_HFNUM_FRNUM                      USB_OTG_HFNUM_FRNUM_Msk       /*!< Frame number         */
N#define USB_OTG_HFNUM_FTREM_Pos                  (16U)                         
N#define USB_OTG_HFNUM_FTREM_Msk                  (0xFFFFU << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */
N#define USB_OTG_HFNUM_FTREM                      USB_OTG_HFNUM_FTREM_Msk       /*!< Frame time remaining */
N
N/********************  Bit definition for USB_OTG_DSTS register  ********************/
N#define USB_OTG_DSTS_SUSPSTS_Pos                 (0U)                          
N#define USB_OTG_DSTS_SUSPSTS_Msk                 (0x1U << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */
N#define USB_OTG_DSTS_SUSPSTS                     USB_OTG_DSTS_SUSPSTS_Msk      /*!< Suspend status   */
N
N#define USB_OTG_DSTS_ENUMSPD_Pos                 (1U)                          
N#define USB_OTG_DSTS_ENUMSPD_Msk                 (0x3U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */
N#define USB_OTG_DSTS_ENUMSPD                     USB_OTG_DSTS_ENUMSPD_Msk      /*!< Enumerated speed */
N#define USB_OTG_DSTS_ENUMSPD_0                   (0x1U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */
N#define USB_OTG_DSTS_ENUMSPD_1                   (0x2U << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */
N#define USB_OTG_DSTS_EERR_Pos                    (3U)                          
N#define USB_OTG_DSTS_EERR_Msk                    (0x1U << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */
N#define USB_OTG_DSTS_EERR                        USB_OTG_DSTS_EERR_Msk         /*!< Erratic error     */
N#define USB_OTG_DSTS_FNSOF_Pos                   (8U)                          
N#define USB_OTG_DSTS_FNSOF_Msk                   (0x3FFFU << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */
N#define USB_OTG_DSTS_FNSOF                       USB_OTG_DSTS_FNSOF_Msk        /*!< Frame number of the received SOF */
N
N/********************  Bit definition for USB_OTG_GAHBCFG register  ********************/
N#define USB_OTG_GAHBCFG_GINT_Pos                 (0U)                          
N#define USB_OTG_GAHBCFG_GINT_Msk                 (0x1U << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */
N#define USB_OTG_GAHBCFG_GINT                     USB_OTG_GAHBCFG_GINT_Msk      /*!< Global interrupt mask */
N#define USB_OTG_GAHBCFG_HBSTLEN_Pos              (1U)                          
N#define USB_OTG_GAHBCFG_HBSTLEN_Msk              (0xFU << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */
N#define USB_OTG_GAHBCFG_HBSTLEN                  USB_OTG_GAHBCFG_HBSTLEN_Msk   /*!< Burst length/type */
N#define USB_OTG_GAHBCFG_HBSTLEN_0                (0x0U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */
N#define USB_OTG_GAHBCFG_HBSTLEN_1                (0x1U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */
N#define USB_OTG_GAHBCFG_HBSTLEN_2                (0x3U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */
N#define USB_OTG_GAHBCFG_HBSTLEN_3                (0x5U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */
N#define USB_OTG_GAHBCFG_HBSTLEN_4                (0x7U << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */
N#define USB_OTG_GAHBCFG_DMAEN_Pos                (5U)                          
N#define USB_OTG_GAHBCFG_DMAEN_Msk                (0x1U << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */
N#define USB_OTG_GAHBCFG_DMAEN                    USB_OTG_GAHBCFG_DMAEN_Msk     /*!< DMA enable */
N#define USB_OTG_GAHBCFG_TXFELVL_Pos              (7U)                          
N#define USB_OTG_GAHBCFG_TXFELVL_Msk              (0x1U << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */
N#define USB_OTG_GAHBCFG_TXFELVL                  USB_OTG_GAHBCFG_TXFELVL_Msk   /*!< TxFIFO empty level */
N#define USB_OTG_GAHBCFG_PTXFELVL_Pos             (8U)                          
N#define USB_OTG_GAHBCFG_PTXFELVL_Msk             (0x1U << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */
N#define USB_OTG_GAHBCFG_PTXFELVL                 USB_OTG_GAHBCFG_PTXFELVL_Msk  /*!< Periodic TxFIFO empty level */
N
N/********************  Bit definition for USB_OTG_GUSBCFG register  ********************/
N
N#define USB_OTG_GUSBCFG_TOCAL_Pos                (0U)                          
N#define USB_OTG_GUSBCFG_TOCAL_Msk                (0x7U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */
N#define USB_OTG_GUSBCFG_TOCAL                    USB_OTG_GUSBCFG_TOCAL_Msk     /*!< FS timeout calibration */
N#define USB_OTG_GUSBCFG_TOCAL_0                  (0x1U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */
N#define USB_OTG_GUSBCFG_TOCAL_1                  (0x2U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */
N#define USB_OTG_GUSBCFG_TOCAL_2                  (0x4U << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */
N#define USB_OTG_GUSBCFG_PHYSEL_Pos               (6U)                          
N#define USB_OTG_GUSBCFG_PHYSEL_Msk               (0x1U << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */
N#define USB_OTG_GUSBCFG_PHYSEL                   USB_OTG_GUSBCFG_PHYSEL_Msk    /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
N#define USB_OTG_GUSBCFG_SRPCAP_Pos               (8U)                          
N#define USB_OTG_GUSBCFG_SRPCAP_Msk               (0x1U << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */
N#define USB_OTG_GUSBCFG_SRPCAP                   USB_OTG_GUSBCFG_SRPCAP_Msk    /*!< SRP-capable */
N#define USB_OTG_GUSBCFG_HNPCAP_Pos               (9U)                          
N#define USB_OTG_GUSBCFG_HNPCAP_Msk               (0x1U << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */
N#define USB_OTG_GUSBCFG_HNPCAP                   USB_OTG_GUSBCFG_HNPCAP_Msk    /*!< HNP-capable */
N#define USB_OTG_GUSBCFG_TRDT_Pos                 (10U)                         
N#define USB_OTG_GUSBCFG_TRDT_Msk                 (0xFU << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */
N#define USB_OTG_GUSBCFG_TRDT                     USB_OTG_GUSBCFG_TRDT_Msk      /*!< USB turnaround time */
N#define USB_OTG_GUSBCFG_TRDT_0                   (0x1U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */
N#define USB_OTG_GUSBCFG_TRDT_1                   (0x2U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */
N#define USB_OTG_GUSBCFG_TRDT_2                   (0x4U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */
N#define USB_OTG_GUSBCFG_TRDT_3                   (0x8U << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */
N#define USB_OTG_GUSBCFG_PHYLPCS_Pos              (15U)                         
N#define USB_OTG_GUSBCFG_PHYLPCS_Msk              (0x1U << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */
N#define USB_OTG_GUSBCFG_PHYLPCS                  USB_OTG_GUSBCFG_PHYLPCS_Msk   /*!< PHY Low-power clock select */
N#define USB_OTG_GUSBCFG_ULPIFSLS_Pos             (17U)                         
N#define USB_OTG_GUSBCFG_ULPIFSLS_Msk             (0x1U << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */
N#define USB_OTG_GUSBCFG_ULPIFSLS                 USB_OTG_GUSBCFG_ULPIFSLS_Msk  /*!< ULPI FS/LS select               */
N#define USB_OTG_GUSBCFG_ULPIAR_Pos               (18U)                         
N#define USB_OTG_GUSBCFG_ULPIAR_Msk               (0x1U << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */
N#define USB_OTG_GUSBCFG_ULPIAR                   USB_OTG_GUSBCFG_ULPIAR_Msk    /*!< ULPI Auto-resume                */
N#define USB_OTG_GUSBCFG_ULPICSM_Pos              (19U)                         
N#define USB_OTG_GUSBCFG_ULPICSM_Msk              (0x1U << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */
N#define USB_OTG_GUSBCFG_ULPICSM                  USB_OTG_GUSBCFG_ULPICSM_Msk   /*!< ULPI Clock SuspendM             */
N#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos           (20U)                         
N#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk           (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */
N#define USB_OTG_GUSBCFG_ULPIEVBUSD               USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive        */
N#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos           (21U)                         
N#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk           (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */
N#define USB_OTG_GUSBCFG_ULPIEVBUSI               USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator    */
N#define USB_OTG_GUSBCFG_TSDPS_Pos                (22U)                         
N#define USB_OTG_GUSBCFG_TSDPS_Msk                (0x1U << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */
N#define USB_OTG_GUSBCFG_TSDPS                    USB_OTG_GUSBCFG_TSDPS_Msk     /*!< TermSel DLine pulsing selection */
N#define USB_OTG_GUSBCFG_PCCI_Pos                 (23U)                         
N#define USB_OTG_GUSBCFG_PCCI_Msk                 (0x1U << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */
N#define USB_OTG_GUSBCFG_PCCI                     USB_OTG_GUSBCFG_PCCI_Msk      /*!< Indicator complement            */
N#define USB_OTG_GUSBCFG_PTCI_Pos                 (24U)                         
N#define USB_OTG_GUSBCFG_PTCI_Msk                 (0x1U << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */
N#define USB_OTG_GUSBCFG_PTCI                     USB_OTG_GUSBCFG_PTCI_Msk      /*!< Indicator pass through          */
N#define USB_OTG_GUSBCFG_ULPIIPD_Pos              (25U)                         
N#define USB_OTG_GUSBCFG_ULPIIPD_Msk              (0x1U << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */
N#define USB_OTG_GUSBCFG_ULPIIPD                  USB_OTG_GUSBCFG_ULPIIPD_Msk   /*!< ULPI interface protect disable  */
N#define USB_OTG_GUSBCFG_FHMOD_Pos                (29U)                         
N#define USB_OTG_GUSBCFG_FHMOD_Msk                (0x1U << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */
N#define USB_OTG_GUSBCFG_FHMOD                    USB_OTG_GUSBCFG_FHMOD_Msk     /*!< Forced host mode                */
N#define USB_OTG_GUSBCFG_FDMOD_Pos                (30U)                         
N#define USB_OTG_GUSBCFG_FDMOD_Msk                (0x1U << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */
N#define USB_OTG_GUSBCFG_FDMOD                    USB_OTG_GUSBCFG_FDMOD_Msk     /*!< Forced peripheral mode          */
N#define USB_OTG_GUSBCFG_CTXPKT_Pos               (31U)                         
N#define USB_OTG_GUSBCFG_CTXPKT_Msk               (0x1U << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */
N#define USB_OTG_GUSBCFG_CTXPKT                   USB_OTG_GUSBCFG_CTXPKT_Msk    /*!< Corrupt Tx packet               */
N
N/********************  Bit definition for USB_OTG_GRSTCTL register  ********************/
N#define USB_OTG_GRSTCTL_CSRST_Pos                (0U)                          
N#define USB_OTG_GRSTCTL_CSRST_Msk                (0x1U << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */
N#define USB_OTG_GRSTCTL_CSRST                    USB_OTG_GRSTCTL_CSRST_Msk     /*!< Core soft reset          */
N#define USB_OTG_GRSTCTL_HSRST_Pos                (1U)                          
N#define USB_OTG_GRSTCTL_HSRST_Msk                (0x1U << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */
N#define USB_OTG_GRSTCTL_HSRST                    USB_OTG_GRSTCTL_HSRST_Msk     /*!< HCLK soft reset          */
N#define USB_OTG_GRSTCTL_FCRST_Pos                (2U)                          
N#define USB_OTG_GRSTCTL_FCRST_Msk                (0x1U << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */
N#define USB_OTG_GRSTCTL_FCRST                    USB_OTG_GRSTCTL_FCRST_Msk     /*!< Host frame counter reset */
N#define USB_OTG_GRSTCTL_RXFFLSH_Pos              (4U)                          
N#define USB_OTG_GRSTCTL_RXFFLSH_Msk              (0x1U << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */
N#define USB_OTG_GRSTCTL_RXFFLSH                  USB_OTG_GRSTCTL_RXFFLSH_Msk   /*!< RxFIFO flush             */
N#define USB_OTG_GRSTCTL_TXFFLSH_Pos              (5U)                          
N#define USB_OTG_GRSTCTL_TXFFLSH_Msk              (0x1U << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */
N#define USB_OTG_GRSTCTL_TXFFLSH                  USB_OTG_GRSTCTL_TXFFLSH_Msk   /*!< TxFIFO flush             */
N
N
N#define USB_OTG_GRSTCTL_TXFNUM_Pos               (6U)                          
N#define USB_OTG_GRSTCTL_TXFNUM_Msk               (0x1FU << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */
N#define USB_OTG_GRSTCTL_TXFNUM                   USB_OTG_GRSTCTL_TXFNUM_Msk    /*!< TxFIFO number */
N#define USB_OTG_GRSTCTL_TXFNUM_0                 (0x01U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */
N#define USB_OTG_GRSTCTL_TXFNUM_1                 (0x02U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */
N#define USB_OTG_GRSTCTL_TXFNUM_2                 (0x04U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */
N#define USB_OTG_GRSTCTL_TXFNUM_3                 (0x08U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */
N#define USB_OTG_GRSTCTL_TXFNUM_4                 (0x10U << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */
N#define USB_OTG_GRSTCTL_DMAREQ_Pos               (30U)                         
N#define USB_OTG_GRSTCTL_DMAREQ_Msk               (0x1U << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */
N#define USB_OTG_GRSTCTL_DMAREQ                   USB_OTG_GRSTCTL_DMAREQ_Msk    /*!< DMA request signal */
N#define USB_OTG_GRSTCTL_AHBIDL_Pos               (31U)                         
N#define USB_OTG_GRSTCTL_AHBIDL_Msk               (0x1U << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */
N#define USB_OTG_GRSTCTL_AHBIDL                   USB_OTG_GRSTCTL_AHBIDL_Msk    /*!< AHB master idle */
N
N/********************  Bit definition for USB_OTG_DIEPMSK register  ********************/
N#define USB_OTG_DIEPMSK_XFRCM_Pos                (0U)                          
N#define USB_OTG_DIEPMSK_XFRCM_Msk                (0x1U << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */
N#define USB_OTG_DIEPMSK_XFRCM                    USB_OTG_DIEPMSK_XFRCM_Msk     /*!< Transfer completed interrupt mask                 */
N#define USB_OTG_DIEPMSK_EPDM_Pos                 (1U)                          
N#define USB_OTG_DIEPMSK_EPDM_Msk                 (0x1U << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */
N#define USB_OTG_DIEPMSK_EPDM                     USB_OTG_DIEPMSK_EPDM_Msk      /*!< Endpoint disabled interrupt mask                  */
N#define USB_OTG_DIEPMSK_TOM_Pos                  (3U)                          
N#define USB_OTG_DIEPMSK_TOM_Msk                  (0x1U << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */
N#define USB_OTG_DIEPMSK_TOM                      USB_OTG_DIEPMSK_TOM_Msk       /*!< Timeout condition mask (nonisochronous endpoints) */
N#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos            (4U)                          
N#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk            (0x1U << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */
N#define USB_OTG_DIEPMSK_ITTXFEMSK                USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask          */
N#define USB_OTG_DIEPMSK_INEPNMM_Pos              (5U)                          
N#define USB_OTG_DIEPMSK_INEPNMM_Msk              (0x1U << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */
N#define USB_OTG_DIEPMSK_INEPNMM                  USB_OTG_DIEPMSK_INEPNMM_Msk   /*!< IN token received with EP mismatch mask           */
N#define USB_OTG_DIEPMSK_INEPNEM_Pos              (6U)                          
N#define USB_OTG_DIEPMSK_INEPNEM_Msk              (0x1U << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */
N#define USB_OTG_DIEPMSK_INEPNEM                  USB_OTG_DIEPMSK_INEPNEM_Msk   /*!< IN endpoint NAK effective mask                    */
N#define USB_OTG_DIEPMSK_TXFURM_Pos               (8U)                          
N#define USB_OTG_DIEPMSK_TXFURM_Msk               (0x1U << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */
N#define USB_OTG_DIEPMSK_TXFURM                   USB_OTG_DIEPMSK_TXFURM_Msk    /*!< FIFO underrun mask                                */
N#define USB_OTG_DIEPMSK_BIM_Pos                  (9U)                          
N#define USB_OTG_DIEPMSK_BIM_Msk                  (0x1U << USB_OTG_DIEPMSK_BIM_Pos) /*!< 0x00000200 */
N#define USB_OTG_DIEPMSK_BIM                      USB_OTG_DIEPMSK_BIM_Msk       /*!< BNA interrupt mask                                */
N
N/********************  Bit definition for USB_OTG_HPTXSTS register  ********************/
N#define USB_OTG_HPTXSTS_PTXFSAVL_Pos             (0U)                          
N#define USB_OTG_HPTXSTS_PTXFSAVL_Msk             (0xFFFFU << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_HPTXSTS_PTXFSAVL                 USB_OTG_HPTXSTS_PTXFSAVL_Msk  /*!< Periodic transmit data FIFO space available     */
N#define USB_OTG_HPTXSTS_PTXQSAV_Pos              (16U)                         
N#define USB_OTG_HPTXSTS_PTXQSAV_Msk              (0xFFU << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */
N#define USB_OTG_HPTXSTS_PTXQSAV                  USB_OTG_HPTXSTS_PTXQSAV_Msk   /*!< Periodic transmit request queue space available */
N#define USB_OTG_HPTXSTS_PTXQSAV_0                (0x01U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */
N#define USB_OTG_HPTXSTS_PTXQSAV_1                (0x02U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */
N#define USB_OTG_HPTXSTS_PTXQSAV_2                (0x04U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */
N#define USB_OTG_HPTXSTS_PTXQSAV_3                (0x08U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */
N#define USB_OTG_HPTXSTS_PTXQSAV_4                (0x10U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */
N#define USB_OTG_HPTXSTS_PTXQSAV_5                (0x20U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */
N#define USB_OTG_HPTXSTS_PTXQSAV_6                (0x40U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */
N#define USB_OTG_HPTXSTS_PTXQSAV_7                (0x80U << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */
N
N#define USB_OTG_HPTXSTS_PTXQTOP_Pos              (24U)                         
N#define USB_OTG_HPTXSTS_PTXQTOP_Msk              (0xFFU << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */
N#define USB_OTG_HPTXSTS_PTXQTOP                  USB_OTG_HPTXSTS_PTXQTOP_Msk   /*!< Top of the periodic transmit request queue */
N#define USB_OTG_HPTXSTS_PTXQTOP_0                (0x01U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */
N#define USB_OTG_HPTXSTS_PTXQTOP_1                (0x02U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */
N#define USB_OTG_HPTXSTS_PTXQTOP_2                (0x04U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */
N#define USB_OTG_HPTXSTS_PTXQTOP_3                (0x08U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */
N#define USB_OTG_HPTXSTS_PTXQTOP_4                (0x10U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */
N#define USB_OTG_HPTXSTS_PTXQTOP_5                (0x20U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */
N#define USB_OTG_HPTXSTS_PTXQTOP_6                (0x40U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */
N#define USB_OTG_HPTXSTS_PTXQTOP_7                (0x80U << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */
N
N/********************  Bit definition for USB_OTG_HAINT register  ********************/
N#define USB_OTG_HAINT_HAINT_Pos                  (0U)                          
N#define USB_OTG_HAINT_HAINT_Msk                  (0xFFFFU << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_HAINT_HAINT                      USB_OTG_HAINT_HAINT_Msk       /*!< Channel interrupts */
N
N/********************  Bit definition for USB_OTG_DOEPMSK register  ********************/
N#define USB_OTG_DOEPMSK_XFRCM_Pos                (0U)                          
N#define USB_OTG_DOEPMSK_XFRCM_Msk                (0x1U << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */
N#define USB_OTG_DOEPMSK_XFRCM                    USB_OTG_DOEPMSK_XFRCM_Msk     /*!< Transfer completed interrupt mask */
N#define USB_OTG_DOEPMSK_EPDM_Pos                 (1U)                          
N#define USB_OTG_DOEPMSK_EPDM_Msk                 (0x1U << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */
N#define USB_OTG_DOEPMSK_EPDM                     USB_OTG_DOEPMSK_EPDM_Msk      /*!< Endpoint disabled interrupt mask               */
N#define USB_OTG_DOEPMSK_STUPM_Pos                (3U)                          
N#define USB_OTG_DOEPMSK_STUPM_Msk                (0x1U << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */
N#define USB_OTG_DOEPMSK_STUPM                    USB_OTG_DOEPMSK_STUPM_Msk     /*!< SETUP phase done mask                          */
N#define USB_OTG_DOEPMSK_OTEPDM_Pos               (4U)                          
N#define USB_OTG_DOEPMSK_OTEPDM_Msk               (0x1U << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */
N#define USB_OTG_DOEPMSK_OTEPDM                   USB_OTG_DOEPMSK_OTEPDM_Msk    /*!< OUT token received when endpoint disabled mask */
N#define USB_OTG_DOEPMSK_B2BSTUP_Pos              (6U)                          
N#define USB_OTG_DOEPMSK_B2BSTUP_Msk              (0x1U << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */
N#define USB_OTG_DOEPMSK_B2BSTUP                  USB_OTG_DOEPMSK_B2BSTUP_Msk   /*!< Back-to-back SETUP packets received mask */
N#define USB_OTG_DOEPMSK_OPEM_Pos                 (8U)                          
N#define USB_OTG_DOEPMSK_OPEM_Msk                 (0x1U << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */
N#define USB_OTG_DOEPMSK_OPEM                     USB_OTG_DOEPMSK_OPEM_Msk      /*!< OUT packet error mask                          */
N#define USB_OTG_DOEPMSK_BOIM_Pos                 (9U)                          
N#define USB_OTG_DOEPMSK_BOIM_Msk                 (0x1U << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */
N#define USB_OTG_DOEPMSK_BOIM                     USB_OTG_DOEPMSK_BOIM_Msk      /*!< BNA interrupt mask                             */
N
N/********************  Bit definition for USB_OTG_GINTSTS register  ********************/
N#define USB_OTG_GINTSTS_CMOD_Pos                 (0U)                          
N#define USB_OTG_GINTSTS_CMOD_Msk                 (0x1U << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */
N#define USB_OTG_GINTSTS_CMOD                     USB_OTG_GINTSTS_CMOD_Msk      /*!< Current mode of operation                      */
N#define USB_OTG_GINTSTS_MMIS_Pos                 (1U)                          
N#define USB_OTG_GINTSTS_MMIS_Msk                 (0x1U << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */
N#define USB_OTG_GINTSTS_MMIS                     USB_OTG_GINTSTS_MMIS_Msk      /*!< Mode mismatch interrupt                        */
N#define USB_OTG_GINTSTS_OTGINT_Pos               (2U)                          
N#define USB_OTG_GINTSTS_OTGINT_Msk               (0x1U << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */
N#define USB_OTG_GINTSTS_OTGINT                   USB_OTG_GINTSTS_OTGINT_Msk    /*!< OTG interrupt                                  */
N#define USB_OTG_GINTSTS_SOF_Pos                  (3U)                          
N#define USB_OTG_GINTSTS_SOF_Msk                  (0x1U << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */
N#define USB_OTG_GINTSTS_SOF                      USB_OTG_GINTSTS_SOF_Msk       /*!< Start of frame                                 */
N#define USB_OTG_GINTSTS_RXFLVL_Pos               (4U)                          
N#define USB_OTG_GINTSTS_RXFLVL_Msk               (0x1U << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */
N#define USB_OTG_GINTSTS_RXFLVL                   USB_OTG_GINTSTS_RXFLVL_Msk    /*!< RxFIFO nonempty                                */
N#define USB_OTG_GINTSTS_NPTXFE_Pos               (5U)                          
N#define USB_OTG_GINTSTS_NPTXFE_Msk               (0x1U << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */
N#define USB_OTG_GINTSTS_NPTXFE                   USB_OTG_GINTSTS_NPTXFE_Msk    /*!< Nonperiodic TxFIFO empty                       */
N#define USB_OTG_GINTSTS_GINAKEFF_Pos             (6U)                          
N#define USB_OTG_GINTSTS_GINAKEFF_Msk             (0x1U << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */
N#define USB_OTG_GINTSTS_GINAKEFF                 USB_OTG_GINTSTS_GINAKEFF_Msk  /*!< Global IN nonperiodic NAK effective            */
N#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos           (7U)                          
N#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk           (0x1U << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */
N#define USB_OTG_GINTSTS_BOUTNAKEFF               USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective                       */
N#define USB_OTG_GINTSTS_ESUSP_Pos                (10U)                         
N#define USB_OTG_GINTSTS_ESUSP_Msk                (0x1U << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */
N#define USB_OTG_GINTSTS_ESUSP                    USB_OTG_GINTSTS_ESUSP_Msk     /*!< Early suspend                                  */
N#define USB_OTG_GINTSTS_USBSUSP_Pos              (11U)                         
N#define USB_OTG_GINTSTS_USBSUSP_Msk              (0x1U << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */
N#define USB_OTG_GINTSTS_USBSUSP                  USB_OTG_GINTSTS_USBSUSP_Msk   /*!< USB suspend                                    */
N#define USB_OTG_GINTSTS_USBRST_Pos               (12U)                         
N#define USB_OTG_GINTSTS_USBRST_Msk               (0x1U << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */
N#define USB_OTG_GINTSTS_USBRST                   USB_OTG_GINTSTS_USBRST_Msk    /*!< USB reset                                      */
N#define USB_OTG_GINTSTS_ENUMDNE_Pos              (13U)                         
N#define USB_OTG_GINTSTS_ENUMDNE_Msk              (0x1U << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */
N#define USB_OTG_GINTSTS_ENUMDNE                  USB_OTG_GINTSTS_ENUMDNE_Msk   /*!< Enumeration done                               */
N#define USB_OTG_GINTSTS_ISOODRP_Pos              (14U)                         
N#define USB_OTG_GINTSTS_ISOODRP_Msk              (0x1U << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */
N#define USB_OTG_GINTSTS_ISOODRP                  USB_OTG_GINTSTS_ISOODRP_Msk   /*!< Isochronous OUT packet dropped interrupt       */
N#define USB_OTG_GINTSTS_EOPF_Pos                 (15U)                         
N#define USB_OTG_GINTSTS_EOPF_Msk                 (0x1U << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */
N#define USB_OTG_GINTSTS_EOPF                     USB_OTG_GINTSTS_EOPF_Msk      /*!< End of periodic frame interrupt                */
N#define USB_OTG_GINTSTS_IEPINT_Pos               (18U)                         
N#define USB_OTG_GINTSTS_IEPINT_Msk               (0x1U << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */
N#define USB_OTG_GINTSTS_IEPINT                   USB_OTG_GINTSTS_IEPINT_Msk    /*!< IN endpoint interrupt                          */
N#define USB_OTG_GINTSTS_OEPINT_Pos               (19U)                         
N#define USB_OTG_GINTSTS_OEPINT_Msk               (0x1U << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */
N#define USB_OTG_GINTSTS_OEPINT                   USB_OTG_GINTSTS_OEPINT_Msk    /*!< OUT endpoint interrupt                         */
N#define USB_OTG_GINTSTS_IISOIXFR_Pos             (20U)                         
N#define USB_OTG_GINTSTS_IISOIXFR_Msk             (0x1U << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */
N#define USB_OTG_GINTSTS_IISOIXFR                 USB_OTG_GINTSTS_IISOIXFR_Msk  /*!< Incomplete isochronous IN transfer             */
N#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos    (21U)                         
N#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk    (0x1U << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */
N#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT        USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer                   */
N#define USB_OTG_GINTSTS_DATAFSUSP_Pos            (22U)                         
N#define USB_OTG_GINTSTS_DATAFSUSP_Msk            (0x1U << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */
N#define USB_OTG_GINTSTS_DATAFSUSP                USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended                           */
N#define USB_OTG_GINTSTS_HPRTINT_Pos              (24U)                         
N#define USB_OTG_GINTSTS_HPRTINT_Msk              (0x1U << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */
N#define USB_OTG_GINTSTS_HPRTINT                  USB_OTG_GINTSTS_HPRTINT_Msk   /*!< Host port interrupt                            */
N#define USB_OTG_GINTSTS_HCINT_Pos                (25U)                         
N#define USB_OTG_GINTSTS_HCINT_Msk                (0x1U << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */
N#define USB_OTG_GINTSTS_HCINT                    USB_OTG_GINTSTS_HCINT_Msk     /*!< Host channels interrupt                        */
N#define USB_OTG_GINTSTS_PTXFE_Pos                (26U)                         
N#define USB_OTG_GINTSTS_PTXFE_Msk                (0x1U << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */
N#define USB_OTG_GINTSTS_PTXFE                    USB_OTG_GINTSTS_PTXFE_Msk     /*!< Periodic TxFIFO empty                          */
N#define USB_OTG_GINTSTS_CIDSCHG_Pos              (28U)                         
N#define USB_OTG_GINTSTS_CIDSCHG_Msk              (0x1U << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */
N#define USB_OTG_GINTSTS_CIDSCHG                  USB_OTG_GINTSTS_CIDSCHG_Msk   /*!< Connector ID status change                     */
N#define USB_OTG_GINTSTS_DISCINT_Pos              (29U)                         
N#define USB_OTG_GINTSTS_DISCINT_Msk              (0x1U << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */
N#define USB_OTG_GINTSTS_DISCINT                  USB_OTG_GINTSTS_DISCINT_Msk   /*!< Disconnect detected interrupt                  */
N#define USB_OTG_GINTSTS_SRQINT_Pos               (30U)                         
N#define USB_OTG_GINTSTS_SRQINT_Msk               (0x1U << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */
N#define USB_OTG_GINTSTS_SRQINT                   USB_OTG_GINTSTS_SRQINT_Msk    /*!< Session request/new session detected interrupt */
N#define USB_OTG_GINTSTS_WKUINT_Pos               (31U)                         
N#define USB_OTG_GINTSTS_WKUINT_Msk               (0x1U << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */
N#define USB_OTG_GINTSTS_WKUINT                   USB_OTG_GINTSTS_WKUINT_Msk    /*!< Resume/remote wakeup detected interrupt        */
N
N/********************  Bit definition for USB_OTG_GINTMSK register  ********************/
N#define USB_OTG_GINTMSK_MMISM_Pos                (1U)                          
N#define USB_OTG_GINTMSK_MMISM_Msk                (0x1U << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */
N#define USB_OTG_GINTMSK_MMISM                    USB_OTG_GINTMSK_MMISM_Msk     /*!< Mode mismatch interrupt mask                        */
N#define USB_OTG_GINTMSK_OTGINT_Pos               (2U)                          
N#define USB_OTG_GINTMSK_OTGINT_Msk               (0x1U << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */
N#define USB_OTG_GINTMSK_OTGINT                   USB_OTG_GINTMSK_OTGINT_Msk    /*!< OTG interrupt mask                                  */
N#define USB_OTG_GINTMSK_SOFM_Pos                 (3U)                          
N#define USB_OTG_GINTMSK_SOFM_Msk                 (0x1U << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */
N#define USB_OTG_GINTMSK_SOFM                     USB_OTG_GINTMSK_SOFM_Msk      /*!< Start of frame mask                                 */
N#define USB_OTG_GINTMSK_RXFLVLM_Pos              (4U)                          
N#define USB_OTG_GINTMSK_RXFLVLM_Msk              (0x1U << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */
N#define USB_OTG_GINTMSK_RXFLVLM                  USB_OTG_GINTMSK_RXFLVLM_Msk   /*!< Receive FIFO nonempty mask                          */
N#define USB_OTG_GINTMSK_NPTXFEM_Pos              (5U)                          
N#define USB_OTG_GINTMSK_NPTXFEM_Msk              (0x1U << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */
N#define USB_OTG_GINTMSK_NPTXFEM                  USB_OTG_GINTMSK_NPTXFEM_Msk   /*!< Nonperiodic TxFIFO empty mask                       */
N#define USB_OTG_GINTMSK_GINAKEFFM_Pos            (6U)                          
N#define USB_OTG_GINTMSK_GINAKEFFM_Msk            (0x1U << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */
N#define USB_OTG_GINTMSK_GINAKEFFM                USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask            */
N#define USB_OTG_GINTMSK_GONAKEFFM_Pos            (7U)                          
N#define USB_OTG_GINTMSK_GONAKEFFM_Msk            (0x1U << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */
N#define USB_OTG_GINTMSK_GONAKEFFM                USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask                       */
N#define USB_OTG_GINTMSK_ESUSPM_Pos               (10U)                         
N#define USB_OTG_GINTMSK_ESUSPM_Msk               (0x1U << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */
N#define USB_OTG_GINTMSK_ESUSPM                   USB_OTG_GINTMSK_ESUSPM_Msk    /*!< Early suspend mask                                  */
N#define USB_OTG_GINTMSK_USBSUSPM_Pos             (11U)                         
N#define USB_OTG_GINTMSK_USBSUSPM_Msk             (0x1U << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */
N#define USB_OTG_GINTMSK_USBSUSPM                 USB_OTG_GINTMSK_USBSUSPM_Msk  /*!< USB suspend mask                                    */
N#define USB_OTG_GINTMSK_USBRST_Pos               (12U)                         
N#define USB_OTG_GINTMSK_USBRST_Msk               (0x1U << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */
N#define USB_OTG_GINTMSK_USBRST                   USB_OTG_GINTMSK_USBRST_Msk    /*!< USB reset mask                                      */
N#define USB_OTG_GINTMSK_ENUMDNEM_Pos             (13U)                         
N#define USB_OTG_GINTMSK_ENUMDNEM_Msk             (0x1U << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */
N#define USB_OTG_GINTMSK_ENUMDNEM                 USB_OTG_GINTMSK_ENUMDNEM_Msk  /*!< Enumeration done mask                               */
N#define USB_OTG_GINTMSK_ISOODRPM_Pos             (14U)                         
N#define USB_OTG_GINTMSK_ISOODRPM_Msk             (0x1U << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */
N#define USB_OTG_GINTMSK_ISOODRPM                 USB_OTG_GINTMSK_ISOODRPM_Msk  /*!< Isochronous OUT packet dropped interrupt mask       */
N#define USB_OTG_GINTMSK_EOPFM_Pos                (15U)                         
N#define USB_OTG_GINTMSK_EOPFM_Msk                (0x1U << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */
N#define USB_OTG_GINTMSK_EOPFM                    USB_OTG_GINTMSK_EOPFM_Msk     /*!< End of periodic frame interrupt mask                */
N#define USB_OTG_GINTMSK_EPMISM_Pos               (17U)                         
N#define USB_OTG_GINTMSK_EPMISM_Msk               (0x1U << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */
N#define USB_OTG_GINTMSK_EPMISM                   USB_OTG_GINTMSK_EPMISM_Msk    /*!< Endpoint mismatch interrupt mask                    */
N#define USB_OTG_GINTMSK_IEPINT_Pos               (18U)                         
N#define USB_OTG_GINTMSK_IEPINT_Msk               (0x1U << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */
N#define USB_OTG_GINTMSK_IEPINT                   USB_OTG_GINTMSK_IEPINT_Msk    /*!< IN endpoints interrupt mask                         */
N#define USB_OTG_GINTMSK_OEPINT_Pos               (19U)                         
N#define USB_OTG_GINTMSK_OEPINT_Msk               (0x1U << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */
N#define USB_OTG_GINTMSK_OEPINT                   USB_OTG_GINTMSK_OEPINT_Msk    /*!< OUT endpoints interrupt mask                        */
N#define USB_OTG_GINTMSK_IISOIXFRM_Pos            (20U)                         
N#define USB_OTG_GINTMSK_IISOIXFRM_Msk            (0x1U << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */
N#define USB_OTG_GINTMSK_IISOIXFRM                USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask             */
N#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos      (21U)                         
N#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk      (0x1U << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */
N#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM          USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask                   */
N#define USB_OTG_GINTMSK_FSUSPM_Pos               (22U)                         
N#define USB_OTG_GINTMSK_FSUSPM_Msk               (0x1U << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */
N#define USB_OTG_GINTMSK_FSUSPM                   USB_OTG_GINTMSK_FSUSPM_Msk    /*!< Data fetch suspended mask                           */
N#define USB_OTG_GINTMSK_PRTIM_Pos                (24U)                         
N#define USB_OTG_GINTMSK_PRTIM_Msk                (0x1U << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */
N#define USB_OTG_GINTMSK_PRTIM                    USB_OTG_GINTMSK_PRTIM_Msk     /*!< Host port interrupt mask                            */
N#define USB_OTG_GINTMSK_HCIM_Pos                 (25U)                         
N#define USB_OTG_GINTMSK_HCIM_Msk                 (0x1U << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */
N#define USB_OTG_GINTMSK_HCIM                     USB_OTG_GINTMSK_HCIM_Msk      /*!< Host channels interrupt mask                        */
N#define USB_OTG_GINTMSK_PTXFEM_Pos               (26U)                         
N#define USB_OTG_GINTMSK_PTXFEM_Msk               (0x1U << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */
N#define USB_OTG_GINTMSK_PTXFEM                   USB_OTG_GINTMSK_PTXFEM_Msk    /*!< Periodic TxFIFO empty mask                          */
N#define USB_OTG_GINTMSK_CIDSCHGM_Pos             (28U)                         
N#define USB_OTG_GINTMSK_CIDSCHGM_Msk             (0x1U << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */
N#define USB_OTG_GINTMSK_CIDSCHGM                 USB_OTG_GINTMSK_CIDSCHGM_Msk  /*!< Connector ID status change mask                     */
N#define USB_OTG_GINTMSK_DISCINT_Pos              (29U)                         
N#define USB_OTG_GINTMSK_DISCINT_Msk              (0x1U << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */
N#define USB_OTG_GINTMSK_DISCINT                  USB_OTG_GINTMSK_DISCINT_Msk   /*!< Disconnect detected interrupt mask                  */
N#define USB_OTG_GINTMSK_SRQIM_Pos                (30U)                         
N#define USB_OTG_GINTMSK_SRQIM_Msk                (0x1U << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */
N#define USB_OTG_GINTMSK_SRQIM                    USB_OTG_GINTMSK_SRQIM_Msk     /*!< Session request/new session detected interrupt mask */
N#define USB_OTG_GINTMSK_WUIM_Pos                 (31U)                         
N#define USB_OTG_GINTMSK_WUIM_Msk                 (0x1U << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */
N#define USB_OTG_GINTMSK_WUIM                     USB_OTG_GINTMSK_WUIM_Msk      /*!< Resume/remote wakeup detected interrupt mask        */
N
N/********************  Bit definition for USB_OTG_DAINT register  ********************/
N#define USB_OTG_DAINT_IEPINT_Pos                 (0U)                          
N#define USB_OTG_DAINT_IEPINT_Msk                 (0xFFFFU << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_DAINT_IEPINT                     USB_OTG_DAINT_IEPINT_Msk      /*!< IN endpoint interrupt bits  */
N#define USB_OTG_DAINT_OEPINT_Pos                 (16U)                         
N#define USB_OTG_DAINT_OEPINT_Msk                 (0xFFFFU << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */
N#define USB_OTG_DAINT_OEPINT                     USB_OTG_DAINT_OEPINT_Msk      /*!< OUT endpoint interrupt bits */
N
N/********************  Bit definition for USB_OTG_HAINTMSK register  ********************/
N#define USB_OTG_HAINTMSK_HAINTM_Pos              (0U)                          
N#define USB_OTG_HAINTMSK_HAINTM_Msk              (0xFFFFU << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_HAINTMSK_HAINTM                  USB_OTG_HAINTMSK_HAINTM_Msk   /*!< Channel interrupt mask */
N
N/********************  Bit definition for USB_OTG_GRXSTSP register  ********************/
N#define USB_OTG_GRXSTSP_EPNUM_Pos                (0U)                          
N#define USB_OTG_GRXSTSP_EPNUM_Msk                (0xFU << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */
N#define USB_OTG_GRXSTSP_EPNUM                    USB_OTG_GRXSTSP_EPNUM_Msk     /*!< IN EP interrupt mask bits  */
N#define USB_OTG_GRXSTSP_BCNT_Pos                 (4U)                          
N#define USB_OTG_GRXSTSP_BCNT_Msk                 (0x7FFU << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */
N#define USB_OTG_GRXSTSP_BCNT                     USB_OTG_GRXSTSP_BCNT_Msk      /*!< OUT EP interrupt mask bits */
N#define USB_OTG_GRXSTSP_DPID_Pos                 (15U)                         
N#define USB_OTG_GRXSTSP_DPID_Msk                 (0x3U << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */
N#define USB_OTG_GRXSTSP_DPID                     USB_OTG_GRXSTSP_DPID_Msk      /*!< OUT EP interrupt mask bits */
N#define USB_OTG_GRXSTSP_PKTSTS_Pos               (17U)                         
N#define USB_OTG_GRXSTSP_PKTSTS_Msk               (0xFU << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */
N#define USB_OTG_GRXSTSP_PKTSTS                   USB_OTG_GRXSTSP_PKTSTS_Msk    /*!< OUT EP interrupt mask bits */
N
N/********************  Bit definition for USB_OTG_DAINTMSK register  ********************/
N#define USB_OTG_DAINTMSK_IEPM_Pos                (0U)                          
N#define USB_OTG_DAINTMSK_IEPM_Msk                (0xFFFFU << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_DAINTMSK_IEPM                    USB_OTG_DAINTMSK_IEPM_Msk     /*!< IN EP interrupt mask bits */
N#define USB_OTG_DAINTMSK_OEPM_Pos                (16U)                         
N#define USB_OTG_DAINTMSK_OEPM_Msk                (0xFFFFU << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */
N#define USB_OTG_DAINTMSK_OEPM                    USB_OTG_DAINTMSK_OEPM_Msk     /*!< OUT EP interrupt mask bits */
N
N/********************  Bit definition for USB_OTG_GRXFSIZ register  ********************/
N#define USB_OTG_GRXFSIZ_RXFD_Pos                 (0U)                          
N#define USB_OTG_GRXFSIZ_RXFD_Msk                 (0xFFFFU << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_GRXFSIZ_RXFD                     USB_OTG_GRXFSIZ_RXFD_Msk      /*!< RxFIFO depth */
N
N/********************  Bit definition for USB_OTG_DVBUSDIS register  ********************/
N#define USB_OTG_DVBUSDIS_VBUSDT_Pos              (0U)                          
N#define USB_OTG_DVBUSDIS_VBUSDT_Msk              (0xFFFFU << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_DVBUSDIS_VBUSDT                  USB_OTG_DVBUSDIS_VBUSDT_Msk   /*!< Device VBUS discharge time */
N
N/********************  Bit definition for OTG register  ********************/
N#define USB_OTG_NPTXFSA_Pos                      (0U)                          
N#define USB_OTG_NPTXFSA_Msk                      (0xFFFFU << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_NPTXFSA                          USB_OTG_NPTXFSA_Msk           /*!< Nonperiodic transmit RAM start address */
N#define USB_OTG_NPTXFD_Pos                       (16U)                         
N#define USB_OTG_NPTXFD_Msk                       (0xFFFFU << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */
N#define USB_OTG_NPTXFD                           USB_OTG_NPTXFD_Msk            /*!< Nonperiodic TxFIFO depth               */
N#define USB_OTG_TX0FSA_Pos                       (0U)                          
N#define USB_OTG_TX0FSA_Msk                       (0xFFFFU << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_TX0FSA                           USB_OTG_TX0FSA_Msk            /*!< Endpoint 0 transmit RAM start address  */
N#define USB_OTG_TX0FD_Pos                        (16U)                         
N#define USB_OTG_TX0FD_Msk                        (0xFFFFU << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */
N#define USB_OTG_TX0FD                            USB_OTG_TX0FD_Msk             /*!< Endpoint 0 TxFIFO depth                */
N
N/********************  Bit definition forUSB_OTG_DVBUSPULSE register  ********************/
N#define USB_OTG_DVBUSPULSE_DVBUSP_Pos            (0U)                          
N#define USB_OTG_DVBUSPULSE_DVBUSP_Msk            (0xFFFU << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */
N#define USB_OTG_DVBUSPULSE_DVBUSP                USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */
N
N/********************  Bit definition for USB_OTG_GNPTXSTS register  ********************/
N#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos            (0U)                          
N#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk            (0xFFFFU << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_GNPTXSTS_NPTXFSAV                USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */
N
N#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos            (16U)                         
N#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk            (0xFFU << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */
N#define USB_OTG_GNPTXSTS_NPTQXSAV                USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */
N#define USB_OTG_GNPTXSTS_NPTQXSAV_0              (0x01U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */
N#define USB_OTG_GNPTXSTS_NPTQXSAV_1              (0x02U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */
N#define USB_OTG_GNPTXSTS_NPTQXSAV_2              (0x04U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */
N#define USB_OTG_GNPTXSTS_NPTQXSAV_3              (0x08U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */
N#define USB_OTG_GNPTXSTS_NPTQXSAV_4              (0x10U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */
N#define USB_OTG_GNPTXSTS_NPTQXSAV_5              (0x20U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */
N#define USB_OTG_GNPTXSTS_NPTQXSAV_6              (0x40U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */
N#define USB_OTG_GNPTXSTS_NPTQXSAV_7              (0x80U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */
N
N#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos            (24U)                         
N#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk            (0x7FU << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */
N#define USB_OTG_GNPTXSTS_NPTXQTOP                USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */
N#define USB_OTG_GNPTXSTS_NPTXQTOP_0              (0x01U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */
N#define USB_OTG_GNPTXSTS_NPTXQTOP_1              (0x02U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */
N#define USB_OTG_GNPTXSTS_NPTXQTOP_2              (0x04U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */
N#define USB_OTG_GNPTXSTS_NPTXQTOP_3              (0x08U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */
N#define USB_OTG_GNPTXSTS_NPTXQTOP_4              (0x10U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */
N#define USB_OTG_GNPTXSTS_NPTXQTOP_5              (0x20U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */
N#define USB_OTG_GNPTXSTS_NPTXQTOP_6              (0x40U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */
N
N/********************  Bit definition for USB_OTG_DTHRCTL register  ********************/
N#define USB_OTG_DTHRCTL_NONISOTHREN_Pos          (0U)                          
N#define USB_OTG_DTHRCTL_NONISOTHREN_Msk          (0x1U << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */
N#define USB_OTG_DTHRCTL_NONISOTHREN              USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */
N#define USB_OTG_DTHRCTL_ISOTHREN_Pos             (1U)                          
N#define USB_OTG_DTHRCTL_ISOTHREN_Msk             (0x1U << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */
N#define USB_OTG_DTHRCTL_ISOTHREN                 USB_OTG_DTHRCTL_ISOTHREN_Msk  /*!< ISO IN endpoint threshold enable */
N
N#define USB_OTG_DTHRCTL_TXTHRLEN_Pos             (2U)                          
N#define USB_OTG_DTHRCTL_TXTHRLEN_Msk             (0x1FFU << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */
N#define USB_OTG_DTHRCTL_TXTHRLEN                 USB_OTG_DTHRCTL_TXTHRLEN_Msk  /*!< Transmit threshold length */
N#define USB_OTG_DTHRCTL_TXTHRLEN_0               (0x001U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */
N#define USB_OTG_DTHRCTL_TXTHRLEN_1               (0x002U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */
N#define USB_OTG_DTHRCTL_TXTHRLEN_2               (0x004U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */
N#define USB_OTG_DTHRCTL_TXTHRLEN_3               (0x008U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */
N#define USB_OTG_DTHRCTL_TXTHRLEN_4               (0x010U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */
N#define USB_OTG_DTHRCTL_TXTHRLEN_5               (0x020U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */
N#define USB_OTG_DTHRCTL_TXTHRLEN_6               (0x040U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */
N#define USB_OTG_DTHRCTL_TXTHRLEN_7               (0x080U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */
N#define USB_OTG_DTHRCTL_TXTHRLEN_8               (0x100U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */
N#define USB_OTG_DTHRCTL_RXTHREN_Pos              (16U)                         
N#define USB_OTG_DTHRCTL_RXTHREN_Msk              (0x1U << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */
N#define USB_OTG_DTHRCTL_RXTHREN                  USB_OTG_DTHRCTL_RXTHREN_Msk   /*!< Receive threshold enable */
N
N#define USB_OTG_DTHRCTL_RXTHRLEN_Pos             (17U)                         
N#define USB_OTG_DTHRCTL_RXTHRLEN_Msk             (0x1FFU << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */
N#define USB_OTG_DTHRCTL_RXTHRLEN                 USB_OTG_DTHRCTL_RXTHRLEN_Msk  /*!< Receive threshold length */
N#define USB_OTG_DTHRCTL_RXTHRLEN_0               (0x001U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */
N#define USB_OTG_DTHRCTL_RXTHRLEN_1               (0x002U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */
N#define USB_OTG_DTHRCTL_RXTHRLEN_2               (0x004U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */
N#define USB_OTG_DTHRCTL_RXTHRLEN_3               (0x008U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */
N#define USB_OTG_DTHRCTL_RXTHRLEN_4               (0x010U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */
N#define USB_OTG_DTHRCTL_RXTHRLEN_5               (0x020U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */
N#define USB_OTG_DTHRCTL_RXTHRLEN_6               (0x040U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */
N#define USB_OTG_DTHRCTL_RXTHRLEN_7               (0x080U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */
N#define USB_OTG_DTHRCTL_RXTHRLEN_8               (0x100U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */
N#define USB_OTG_DTHRCTL_ARPEN_Pos                (27U)                         
N#define USB_OTG_DTHRCTL_ARPEN_Msk                (0x1U << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */
N#define USB_OTG_DTHRCTL_ARPEN                    USB_OTG_DTHRCTL_ARPEN_Msk     /*!< Arbiter parking enable */
N
N/********************  Bit definition for USB_OTG_DIEPEMPMSK register  ********************/
N#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos         (0U)                          
N#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk         (0xFFFFU << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_DIEPEMPMSK_INEPTXFEM             USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */
N
N/********************  Bit definition for USB_OTG_DEACHINT register  ********************/
N#define USB_OTG_DEACHINT_IEP1INT_Pos             (1U)                          
N#define USB_OTG_DEACHINT_IEP1INT_Msk             (0x1U << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */
N#define USB_OTG_DEACHINT_IEP1INT                 USB_OTG_DEACHINT_IEP1INT_Msk  /*!< IN endpoint 1interrupt bit   */
N#define USB_OTG_DEACHINT_OEP1INT_Pos             (17U)                         
N#define USB_OTG_DEACHINT_OEP1INT_Msk             (0x1U << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */
N#define USB_OTG_DEACHINT_OEP1INT                 USB_OTG_DEACHINT_OEP1INT_Msk  /*!< OUT endpoint 1 interrupt bit */
N
N/********************  Bit definition for USB_OTG_GCCFG register  ********************/
N#define USB_OTG_GCCFG_PWRDWN_Pos                 (16U)                         
N#define USB_OTG_GCCFG_PWRDWN_Msk                 (0x1U << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */
N#define USB_OTG_GCCFG_PWRDWN                     USB_OTG_GCCFG_PWRDWN_Msk      /*!< Power down */
N#define USB_OTG_GCCFG_I2CPADEN_Pos               (17U)                         
N#define USB_OTG_GCCFG_I2CPADEN_Msk               (0x1U << USB_OTG_GCCFG_I2CPADEN_Pos) /*!< 0x00020000 */
N#define USB_OTG_GCCFG_I2CPADEN                   USB_OTG_GCCFG_I2CPADEN_Msk    /*!< Enable I2C bus connection for the external I2C PHY interface*/ 
N#define USB_OTG_GCCFG_VBUSASEN_Pos               (18U)                         
N#define USB_OTG_GCCFG_VBUSASEN_Msk               (0x1U << USB_OTG_GCCFG_VBUSASEN_Pos) /*!< 0x00040000 */
N#define USB_OTG_GCCFG_VBUSASEN                   USB_OTG_GCCFG_VBUSASEN_Msk    /*!< Enable the VBUS sensing device */
N#define USB_OTG_GCCFG_VBUSBSEN_Pos               (19U)                         
N#define USB_OTG_GCCFG_VBUSBSEN_Msk               (0x1U << USB_OTG_GCCFG_VBUSBSEN_Pos) /*!< 0x00080000 */
N#define USB_OTG_GCCFG_VBUSBSEN                   USB_OTG_GCCFG_VBUSBSEN_Msk    /*!< Enable the VBUS sensing device */
N#define USB_OTG_GCCFG_SOFOUTEN_Pos               (20U)                         
N#define USB_OTG_GCCFG_SOFOUTEN_Msk               (0x1U << USB_OTG_GCCFG_SOFOUTEN_Pos) /*!< 0x00100000 */
N#define USB_OTG_GCCFG_SOFOUTEN                   USB_OTG_GCCFG_SOFOUTEN_Msk    /*!< SOF output enable */
N#define USB_OTG_GCCFG_NOVBUSSENS_Pos             (21U)                         
N#define USB_OTG_GCCFG_NOVBUSSENS_Msk             (0x1U << USB_OTG_GCCFG_NOVBUSSENS_Pos) /*!< 0x00200000 */
N#define USB_OTG_GCCFG_NOVBUSSENS                 USB_OTG_GCCFG_NOVBUSSENS_Msk  /*!< VBUS sensing disable option*/ 
N
N/********************  Bit definition forUSB_OTG_DEACHINTMSK register  ********************/
N#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos         (1U)                          
N#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk         (0x1U << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */
N#define USB_OTG_DEACHINTMSK_IEP1INTM             USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit  */
N#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos         (17U)                         
N#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk         (0x1U << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */
N#define USB_OTG_DEACHINTMSK_OEP1INTM             USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */
N
N/********************  Bit definition for USB_OTG_CID register  ********************/
N#define USB_OTG_CID_PRODUCT_ID_Pos               (0U)                          
N#define USB_OTG_CID_PRODUCT_ID_Msk               (0xFFFFFFFFU << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */
N#define USB_OTG_CID_PRODUCT_ID                   USB_OTG_CID_PRODUCT_ID_Msk    /*!< Product ID field */
N
N/********************  Bit definition for USB_OTG_DIEPEACHMSK1 register  ********************/
N#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos           (0U)                          
N#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk           (0x1U << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
N#define USB_OTG_DIEPEACHMSK1_XFRCM               USB_OTG_DIEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask                 */
N#define USB_OTG_DIEPEACHMSK1_EPDM_Pos            (1U)                          
N#define USB_OTG_DIEPEACHMSK1_EPDM_Msk            (0x1U << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
N#define USB_OTG_DIEPEACHMSK1_EPDM                USB_OTG_DIEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask                  */
N#define USB_OTG_DIEPEACHMSK1_TOM_Pos             (3U)                          
N#define USB_OTG_DIEPEACHMSK1_TOM_Msk             (0x1U << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
N#define USB_OTG_DIEPEACHMSK1_TOM                 USB_OTG_DIEPEACHMSK1_TOM_Msk  /*!< Timeout condition mask (nonisochronous endpoints) */
N#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos       (4U)                          
N#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk       (0x1U << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
N#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK           USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask          */
N#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos         (5U)                          
N#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk         (0x1U << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
N#define USB_OTG_DIEPEACHMSK1_INEPNMM             USB_OTG_DIEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask           */
N#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos         (6U)                          
N#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk         (0x1U << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
N#define USB_OTG_DIEPEACHMSK1_INEPNEM             USB_OTG_DIEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask                    */
N#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos          (8U)                          
N#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk          (0x1U << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
N#define USB_OTG_DIEPEACHMSK1_TXFURM              USB_OTG_DIEPEACHMSK1_TXFURM_Msk /*!< FIFO underrun mask                                */
N#define USB_OTG_DIEPEACHMSK1_BIM_Pos             (9U)                          
N#define USB_OTG_DIEPEACHMSK1_BIM_Msk             (0x1U << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
N#define USB_OTG_DIEPEACHMSK1_BIM                 USB_OTG_DIEPEACHMSK1_BIM_Msk  /*!< BNA interrupt mask                                */
N#define USB_OTG_DIEPEACHMSK1_NAKM_Pos            (13U)                         
N#define USB_OTG_DIEPEACHMSK1_NAKM_Msk            (0x1U << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
N#define USB_OTG_DIEPEACHMSK1_NAKM                USB_OTG_DIEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask                                */
N
N/********************  Bit definition for USB_OTG_HPRT register  ********************/
N#define USB_OTG_HPRT_PCSTS_Pos                   (0U)                          
N#define USB_OTG_HPRT_PCSTS_Msk                   (0x1U << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */
N#define USB_OTG_HPRT_PCSTS                       USB_OTG_HPRT_PCSTS_Msk        /*!< Port connect status        */
N#define USB_OTG_HPRT_PCDET_Pos                   (1U)                          
N#define USB_OTG_HPRT_PCDET_Msk                   (0x1U << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */
N#define USB_OTG_HPRT_PCDET                       USB_OTG_HPRT_PCDET_Msk        /*!< Port connect detected      */
N#define USB_OTG_HPRT_PENA_Pos                    (2U)                          
N#define USB_OTG_HPRT_PENA_Msk                    (0x1U << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */
N#define USB_OTG_HPRT_PENA                        USB_OTG_HPRT_PENA_Msk         /*!< Port enable                */
N#define USB_OTG_HPRT_PENCHNG_Pos                 (3U)                          
N#define USB_OTG_HPRT_PENCHNG_Msk                 (0x1U << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */
N#define USB_OTG_HPRT_PENCHNG                     USB_OTG_HPRT_PENCHNG_Msk      /*!< Port enable/disable change */
N#define USB_OTG_HPRT_POCA_Pos                    (4U)                          
N#define USB_OTG_HPRT_POCA_Msk                    (0x1U << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */
N#define USB_OTG_HPRT_POCA                        USB_OTG_HPRT_POCA_Msk         /*!< Port overcurrent active    */
N#define USB_OTG_HPRT_POCCHNG_Pos                 (5U)                          
N#define USB_OTG_HPRT_POCCHNG_Msk                 (0x1U << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */
N#define USB_OTG_HPRT_POCCHNG                     USB_OTG_HPRT_POCCHNG_Msk      /*!< Port overcurrent change    */
N#define USB_OTG_HPRT_PRES_Pos                    (6U)                          
N#define USB_OTG_HPRT_PRES_Msk                    (0x1U << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */
N#define USB_OTG_HPRT_PRES                        USB_OTG_HPRT_PRES_Msk         /*!< Port resume                */
N#define USB_OTG_HPRT_PSUSP_Pos                   (7U)                          
N#define USB_OTG_HPRT_PSUSP_Msk                   (0x1U << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */
N#define USB_OTG_HPRT_PSUSP                       USB_OTG_HPRT_PSUSP_Msk        /*!< Port suspend               */
N#define USB_OTG_HPRT_PRST_Pos                    (8U)                          
N#define USB_OTG_HPRT_PRST_Msk                    (0x1U << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */
N#define USB_OTG_HPRT_PRST                        USB_OTG_HPRT_PRST_Msk         /*!< Port reset                 */
N
N#define USB_OTG_HPRT_PLSTS_Pos                   (10U)                         
N#define USB_OTG_HPRT_PLSTS_Msk                   (0x3U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */
N#define USB_OTG_HPRT_PLSTS                       USB_OTG_HPRT_PLSTS_Msk        /*!< Port line status           */
N#define USB_OTG_HPRT_PLSTS_0                     (0x1U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */
N#define USB_OTG_HPRT_PLSTS_1                     (0x2U << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */
N#define USB_OTG_HPRT_PPWR_Pos                    (12U)                         
N#define USB_OTG_HPRT_PPWR_Msk                    (0x1U << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */
N#define USB_OTG_HPRT_PPWR                        USB_OTG_HPRT_PPWR_Msk         /*!< Port power                 */
N
N#define USB_OTG_HPRT_PTCTL_Pos                   (13U)                         
N#define USB_OTG_HPRT_PTCTL_Msk                   (0xFU << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */
N#define USB_OTG_HPRT_PTCTL                       USB_OTG_HPRT_PTCTL_Msk        /*!< Port test control          */
N#define USB_OTG_HPRT_PTCTL_0                     (0x1U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */
N#define USB_OTG_HPRT_PTCTL_1                     (0x2U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */
N#define USB_OTG_HPRT_PTCTL_2                     (0x4U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */
N#define USB_OTG_HPRT_PTCTL_3                     (0x8U << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */
N
N#define USB_OTG_HPRT_PSPD_Pos                    (17U)                         
N#define USB_OTG_HPRT_PSPD_Msk                    (0x3U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */
N#define USB_OTG_HPRT_PSPD                        USB_OTG_HPRT_PSPD_Msk         /*!< Port speed                 */
N#define USB_OTG_HPRT_PSPD_0                      (0x1U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */
N#define USB_OTG_HPRT_PSPD_1                      (0x2U << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */
N
N/********************  Bit definition for USB_OTG_DOEPEACHMSK1 register  ********************/
N#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos           (0U)                          
N#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk           (0x1U << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
N#define USB_OTG_DOEPEACHMSK1_XFRCM               USB_OTG_DOEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask         */
N#define USB_OTG_DOEPEACHMSK1_EPDM_Pos            (1U)                          
N#define USB_OTG_DOEPEACHMSK1_EPDM_Msk            (0x1U << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
N#define USB_OTG_DOEPEACHMSK1_EPDM                USB_OTG_DOEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask          */
N#define USB_OTG_DOEPEACHMSK1_TOM_Pos             (3U)                          
N#define USB_OTG_DOEPEACHMSK1_TOM_Msk             (0x1U << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
N#define USB_OTG_DOEPEACHMSK1_TOM                 USB_OTG_DOEPEACHMSK1_TOM_Msk  /*!< Timeout condition mask                    */
N#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos       (4U)                          
N#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk       (0x1U << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
N#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK           USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask  */
N#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos         (5U)                          
N#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk         (0x1U << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
N#define USB_OTG_DOEPEACHMSK1_INEPNMM             USB_OTG_DOEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask   */
N#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos         (6U)                          
N#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk         (0x1U << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
N#define USB_OTG_DOEPEACHMSK1_INEPNEM             USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask            */
N#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos          (8U)                          
N#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk          (0x1U << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
N#define USB_OTG_DOEPEACHMSK1_TXFURM              USB_OTG_DOEPEACHMSK1_TXFURM_Msk /*!< OUT packet error mask                     */
N#define USB_OTG_DOEPEACHMSK1_BIM_Pos             (9U)                          
N#define USB_OTG_DOEPEACHMSK1_BIM_Msk             (0x1U << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
N#define USB_OTG_DOEPEACHMSK1_BIM                 USB_OTG_DOEPEACHMSK1_BIM_Msk  /*!< BNA interrupt mask                        */
N#define USB_OTG_DOEPEACHMSK1_BERRM_Pos           (12U)                         
N#define USB_OTG_DOEPEACHMSK1_BERRM_Msk           (0x1U << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */
N#define USB_OTG_DOEPEACHMSK1_BERRM               USB_OTG_DOEPEACHMSK1_BERRM_Msk /*!< Bubble error interrupt mask               */
N#define USB_OTG_DOEPEACHMSK1_NAKM_Pos            (13U)                         
N#define USB_OTG_DOEPEACHMSK1_NAKM_Msk            (0x1U << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
N#define USB_OTG_DOEPEACHMSK1_NAKM                USB_OTG_DOEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask                        */
N#define USB_OTG_DOEPEACHMSK1_NYETM_Pos           (14U)                         
N#define USB_OTG_DOEPEACHMSK1_NYETM_Msk           (0x1U << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */
N#define USB_OTG_DOEPEACHMSK1_NYETM               USB_OTG_DOEPEACHMSK1_NYETM_Msk /*!< NYET interrupt mask                       */
N
N/********************  Bit definition for USB_OTG_HPTXFSIZ register  ********************/
N#define USB_OTG_HPTXFSIZ_PTXSA_Pos               (0U)                          
N#define USB_OTG_HPTXFSIZ_PTXSA_Msk               (0xFFFFU << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_HPTXFSIZ_PTXSA                   USB_OTG_HPTXFSIZ_PTXSA_Msk    /*!< Host periodic TxFIFO start address            */
N#define USB_OTG_HPTXFSIZ_PTXFD_Pos               (16U)                         
N#define USB_OTG_HPTXFSIZ_PTXFD_Msk               (0xFFFFU << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */
N#define USB_OTG_HPTXFSIZ_PTXFD                   USB_OTG_HPTXFSIZ_PTXFD_Msk    /*!< Host periodic TxFIFO depth                    */
N
N/********************  Bit definition for USB_OTG_DIEPCTL register  ********************/
N#define USB_OTG_DIEPCTL_MPSIZ_Pos                (0U)                          
N#define USB_OTG_DIEPCTL_MPSIZ_Msk                (0x7FFU << USB_OTG_DIEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
N#define USB_OTG_DIEPCTL_MPSIZ                    USB_OTG_DIEPCTL_MPSIZ_Msk     /*!< Maximum packet size              */
N#define USB_OTG_DIEPCTL_USBAEP_Pos               (15U)                         
N#define USB_OTG_DIEPCTL_USBAEP_Msk               (0x1U << USB_OTG_DIEPCTL_USBAEP_Pos) /*!< 0x00008000 */
N#define USB_OTG_DIEPCTL_USBAEP                   USB_OTG_DIEPCTL_USBAEP_Msk    /*!< USB active endpoint              */
N#define USB_OTG_DIEPCTL_EONUM_DPID_Pos           (16U)                         
N#define USB_OTG_DIEPCTL_EONUM_DPID_Msk           (0x1U << USB_OTG_DIEPCTL_EONUM_DPID_Pos) /*!< 0x00010000 */
N#define USB_OTG_DIEPCTL_EONUM_DPID               USB_OTG_DIEPCTL_EONUM_DPID_Msk /*!< Even/odd frame                   */
N#define USB_OTG_DIEPCTL_NAKSTS_Pos               (17U)                         
N#define USB_OTG_DIEPCTL_NAKSTS_Msk               (0x1U << USB_OTG_DIEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
N#define USB_OTG_DIEPCTL_NAKSTS                   USB_OTG_DIEPCTL_NAKSTS_Msk    /*!< NAK status                       */
N
N#define USB_OTG_DIEPCTL_EPTYP_Pos                (18U)                         
N#define USB_OTG_DIEPCTL_EPTYP_Msk                (0x3U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
N#define USB_OTG_DIEPCTL_EPTYP                    USB_OTG_DIEPCTL_EPTYP_Msk     /*!< Endpoint type                    */
N#define USB_OTG_DIEPCTL_EPTYP_0                  (0x1U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00040000 */
N#define USB_OTG_DIEPCTL_EPTYP_1                  (0x2U << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00080000 */
N#define USB_OTG_DIEPCTL_STALL_Pos                (21U)                         
N#define USB_OTG_DIEPCTL_STALL_Msk                (0x1U << USB_OTG_DIEPCTL_STALL_Pos) /*!< 0x00200000 */
N#define USB_OTG_DIEPCTL_STALL                    USB_OTG_DIEPCTL_STALL_Msk     /*!< STALL handshake                  */
N
N#define USB_OTG_DIEPCTL_TXFNUM_Pos               (22U)                         
N#define USB_OTG_DIEPCTL_TXFNUM_Msk               (0xFU << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x03C00000 */
N#define USB_OTG_DIEPCTL_TXFNUM                   USB_OTG_DIEPCTL_TXFNUM_Msk    /*!< TxFIFO number                    */
N#define USB_OTG_DIEPCTL_TXFNUM_0                 (0x1U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00400000 */
N#define USB_OTG_DIEPCTL_TXFNUM_1                 (0x2U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00800000 */
N#define USB_OTG_DIEPCTL_TXFNUM_2                 (0x4U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x01000000 */
N#define USB_OTG_DIEPCTL_TXFNUM_3                 (0x8U << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x02000000 */
N#define USB_OTG_DIEPCTL_CNAK_Pos                 (26U)                         
N#define USB_OTG_DIEPCTL_CNAK_Msk                 (0x1U << USB_OTG_DIEPCTL_CNAK_Pos) /*!< 0x04000000 */
N#define USB_OTG_DIEPCTL_CNAK                     USB_OTG_DIEPCTL_CNAK_Msk      /*!< Clear NAK                        */
N#define USB_OTG_DIEPCTL_SNAK_Pos                 (27U)                         
N#define USB_OTG_DIEPCTL_SNAK_Msk                 (0x1U << USB_OTG_DIEPCTL_SNAK_Pos) /*!< 0x08000000 */
N#define USB_OTG_DIEPCTL_SNAK                     USB_OTG_DIEPCTL_SNAK_Msk      /*!< Set NAK */
N#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos       (28U)                         
N#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk       (0x1U << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
N#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM           USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID                    */
N#define USB_OTG_DIEPCTL_SODDFRM_Pos              (29U)                         
N#define USB_OTG_DIEPCTL_SODDFRM_Msk              (0x1U << USB_OTG_DIEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
N#define USB_OTG_DIEPCTL_SODDFRM                  USB_OTG_DIEPCTL_SODDFRM_Msk   /*!< Set odd frame                    */
N#define USB_OTG_DIEPCTL_EPDIS_Pos                (30U)                         
N#define USB_OTG_DIEPCTL_EPDIS_Msk                (0x1U << USB_OTG_DIEPCTL_EPDIS_Pos) /*!< 0x40000000 */
N#define USB_OTG_DIEPCTL_EPDIS                    USB_OTG_DIEPCTL_EPDIS_Msk     /*!< Endpoint disable                 */
N#define USB_OTG_DIEPCTL_EPENA_Pos                (31U)                         
N#define USB_OTG_DIEPCTL_EPENA_Msk                (0x1U << USB_OTG_DIEPCTL_EPENA_Pos) /*!< 0x80000000 */
N#define USB_OTG_DIEPCTL_EPENA                    USB_OTG_DIEPCTL_EPENA_Msk     /*!< Endpoint enable                  */
N
N/********************  Bit definition for USB_OTG_HCCHAR register  ********************/
N#define USB_OTG_HCCHAR_MPSIZ_Pos                 (0U)                          
N#define USB_OTG_HCCHAR_MPSIZ_Msk                 (0x7FFU << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */
N#define USB_OTG_HCCHAR_MPSIZ                     USB_OTG_HCCHAR_MPSIZ_Msk      /*!< Maximum packet size */
N
N#define USB_OTG_HCCHAR_EPNUM_Pos                 (11U)                         
N#define USB_OTG_HCCHAR_EPNUM_Msk                 (0xFU << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */
N#define USB_OTG_HCCHAR_EPNUM                     USB_OTG_HCCHAR_EPNUM_Msk      /*!< Endpoint number */
N#define USB_OTG_HCCHAR_EPNUM_0                   (0x1U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */
N#define USB_OTG_HCCHAR_EPNUM_1                   (0x2U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */
N#define USB_OTG_HCCHAR_EPNUM_2                   (0x4U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */
N#define USB_OTG_HCCHAR_EPNUM_3                   (0x8U << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */
N#define USB_OTG_HCCHAR_EPDIR_Pos                 (15U)                         
N#define USB_OTG_HCCHAR_EPDIR_Msk                 (0x1U << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */
N#define USB_OTG_HCCHAR_EPDIR                     USB_OTG_HCCHAR_EPDIR_Msk      /*!< Endpoint direction */
N#define USB_OTG_HCCHAR_LSDEV_Pos                 (17U)                         
N#define USB_OTG_HCCHAR_LSDEV_Msk                 (0x1U << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */
N#define USB_OTG_HCCHAR_LSDEV                     USB_OTG_HCCHAR_LSDEV_Msk      /*!< Low-speed device */
N
N#define USB_OTG_HCCHAR_EPTYP_Pos                 (18U)                         
N#define USB_OTG_HCCHAR_EPTYP_Msk                 (0x3U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */
N#define USB_OTG_HCCHAR_EPTYP                     USB_OTG_HCCHAR_EPTYP_Msk      /*!< Endpoint type */
N#define USB_OTG_HCCHAR_EPTYP_0                   (0x1U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */
N#define USB_OTG_HCCHAR_EPTYP_1                   (0x2U << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */
N
N#define USB_OTG_HCCHAR_MC_Pos                    (20U)                         
N#define USB_OTG_HCCHAR_MC_Msk                    (0x3U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */
N#define USB_OTG_HCCHAR_MC                        USB_OTG_HCCHAR_MC_Msk         /*!< Multi Count (MC) / Error Count (EC) */
N#define USB_OTG_HCCHAR_MC_0                      (0x1U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */
N#define USB_OTG_HCCHAR_MC_1                      (0x2U << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */
N
N#define USB_OTG_HCCHAR_DAD_Pos                   (22U)                         
N#define USB_OTG_HCCHAR_DAD_Msk                   (0x7FU << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */
N#define USB_OTG_HCCHAR_DAD                       USB_OTG_HCCHAR_DAD_Msk        /*!< Device address */
N#define USB_OTG_HCCHAR_DAD_0                     (0x01U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */
N#define USB_OTG_HCCHAR_DAD_1                     (0x02U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */
N#define USB_OTG_HCCHAR_DAD_2                     (0x04U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */
N#define USB_OTG_HCCHAR_DAD_3                     (0x08U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */
N#define USB_OTG_HCCHAR_DAD_4                     (0x10U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */
N#define USB_OTG_HCCHAR_DAD_5                     (0x20U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */
N#define USB_OTG_HCCHAR_DAD_6                     (0x40U << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */
N#define USB_OTG_HCCHAR_ODDFRM_Pos                (29U)                         
N#define USB_OTG_HCCHAR_ODDFRM_Msk                (0x1U << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */
N#define USB_OTG_HCCHAR_ODDFRM                    USB_OTG_HCCHAR_ODDFRM_Msk     /*!< Odd frame */
N#define USB_OTG_HCCHAR_CHDIS_Pos                 (30U)                         
N#define USB_OTG_HCCHAR_CHDIS_Msk                 (0x1U << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */
N#define USB_OTG_HCCHAR_CHDIS                     USB_OTG_HCCHAR_CHDIS_Msk      /*!< Channel disable */
N#define USB_OTG_HCCHAR_CHENA_Pos                 (31U)                         
N#define USB_OTG_HCCHAR_CHENA_Msk                 (0x1U << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */
N#define USB_OTG_HCCHAR_CHENA                     USB_OTG_HCCHAR_CHENA_Msk      /*!< Channel enable */
N
N/********************  Bit definition for USB_OTG_HCSPLT register  ********************/
N
N#define USB_OTG_HCSPLT_PRTADDR_Pos               (0U)                          
N#define USB_OTG_HCSPLT_PRTADDR_Msk               (0x7FU << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */
N#define USB_OTG_HCSPLT_PRTADDR                   USB_OTG_HCSPLT_PRTADDR_Msk    /*!< Port address */
N#define USB_OTG_HCSPLT_PRTADDR_0                 (0x01U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */
N#define USB_OTG_HCSPLT_PRTADDR_1                 (0x02U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */
N#define USB_OTG_HCSPLT_PRTADDR_2                 (0x04U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */
N#define USB_OTG_HCSPLT_PRTADDR_3                 (0x08U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */
N#define USB_OTG_HCSPLT_PRTADDR_4                 (0x10U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */
N#define USB_OTG_HCSPLT_PRTADDR_5                 (0x20U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */
N#define USB_OTG_HCSPLT_PRTADDR_6                 (0x40U << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */
N
N#define USB_OTG_HCSPLT_HUBADDR_Pos               (7U)                          
N#define USB_OTG_HCSPLT_HUBADDR_Msk               (0x7FU << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */
N#define USB_OTG_HCSPLT_HUBADDR                   USB_OTG_HCSPLT_HUBADDR_Msk    /*!< Hub address */
N#define USB_OTG_HCSPLT_HUBADDR_0                 (0x01U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */
N#define USB_OTG_HCSPLT_HUBADDR_1                 (0x02U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */
N#define USB_OTG_HCSPLT_HUBADDR_2                 (0x04U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */
N#define USB_OTG_HCSPLT_HUBADDR_3                 (0x08U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */
N#define USB_OTG_HCSPLT_HUBADDR_4                 (0x10U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */
N#define USB_OTG_HCSPLT_HUBADDR_5                 (0x20U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */
N#define USB_OTG_HCSPLT_HUBADDR_6                 (0x40U << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */
N
N#define USB_OTG_HCSPLT_XACTPOS_Pos               (14U)                         
N#define USB_OTG_HCSPLT_XACTPOS_Msk               (0x3U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x0000C000 */
N#define USB_OTG_HCSPLT_XACTPOS                   USB_OTG_HCSPLT_XACTPOS_Msk    /*!< XACTPOS */
N#define USB_OTG_HCSPLT_XACTPOS_0                 (0x1U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00004000 */
N#define USB_OTG_HCSPLT_XACTPOS_1                 (0x2U << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00008000 */
N#define USB_OTG_HCSPLT_COMPLSPLT_Pos             (16U)                         
N#define USB_OTG_HCSPLT_COMPLSPLT_Msk             (0x1U << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */
N#define USB_OTG_HCSPLT_COMPLSPLT                 USB_OTG_HCSPLT_COMPLSPLT_Msk  /*!< Do complete split */
N#define USB_OTG_HCSPLT_SPLITEN_Pos               (31U)                         
N#define USB_OTG_HCSPLT_SPLITEN_Msk               (0x1U << USB_OTG_HCSPLT_SPLITEN_Pos) /*!< 0x80000000 */
N#define USB_OTG_HCSPLT_SPLITEN                   USB_OTG_HCSPLT_SPLITEN_Msk    /*!< Split enable */
N
N/********************  Bit definition for USB_OTG_HCINT register  ********************/
N#define USB_OTG_HCINT_XFRC_Pos                   (0U)                          
N#define USB_OTG_HCINT_XFRC_Msk                   (0x1U << USB_OTG_HCINT_XFRC_Pos) /*!< 0x00000001 */
N#define USB_OTG_HCINT_XFRC                       USB_OTG_HCINT_XFRC_Msk        /*!< Transfer completed */
N#define USB_OTG_HCINT_CHH_Pos                    (1U)                          
N#define USB_OTG_HCINT_CHH_Msk                    (0x1U << USB_OTG_HCINT_CHH_Pos) /*!< 0x00000002 */
N#define USB_OTG_HCINT_CHH                        USB_OTG_HCINT_CHH_Msk         /*!< Channel halted */
N#define USB_OTG_HCINT_AHBERR_Pos                 (2U)                          
N#define USB_OTG_HCINT_AHBERR_Msk                 (0x1U << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */
N#define USB_OTG_HCINT_AHBERR                     USB_OTG_HCINT_AHBERR_Msk      /*!< AHB error */
N#define USB_OTG_HCINT_STALL_Pos                  (3U)                          
N#define USB_OTG_HCINT_STALL_Msk                  (0x1U << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */
N#define USB_OTG_HCINT_STALL                      USB_OTG_HCINT_STALL_Msk       /*!< STALL response received interrupt */
N#define USB_OTG_HCINT_NAK_Pos                    (4U)                          
N#define USB_OTG_HCINT_NAK_Msk                    (0x1U << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */
N#define USB_OTG_HCINT_NAK                        USB_OTG_HCINT_NAK_Msk         /*!< NAK response received interrupt */
N#define USB_OTG_HCINT_ACK_Pos                    (5U)                          
N#define USB_OTG_HCINT_ACK_Msk                    (0x1U << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */
N#define USB_OTG_HCINT_ACK                        USB_OTG_HCINT_ACK_Msk         /*!< ACK response received/transmitted interrupt */
N#define USB_OTG_HCINT_NYET_Pos                   (6U)                          
N#define USB_OTG_HCINT_NYET_Msk                   (0x1U << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */
N#define USB_OTG_HCINT_NYET                       USB_OTG_HCINT_NYET_Msk        /*!< Response received interrupt */
N#define USB_OTG_HCINT_TXERR_Pos                  (7U)                          
N#define USB_OTG_HCINT_TXERR_Msk                  (0x1U << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */
N#define USB_OTG_HCINT_TXERR                      USB_OTG_HCINT_TXERR_Msk       /*!< Transaction error */
N#define USB_OTG_HCINT_BBERR_Pos                  (8U)                          
N#define USB_OTG_HCINT_BBERR_Msk                  (0x1U << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */
N#define USB_OTG_HCINT_BBERR                      USB_OTG_HCINT_BBERR_Msk       /*!< Babble error */
N#define USB_OTG_HCINT_FRMOR_Pos                  (9U)                          
N#define USB_OTG_HCINT_FRMOR_Msk                  (0x1U << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */
N#define USB_OTG_HCINT_FRMOR                      USB_OTG_HCINT_FRMOR_Msk       /*!< Frame overrun */
N#define USB_OTG_HCINT_DTERR_Pos                  (10U)                         
N#define USB_OTG_HCINT_DTERR_Msk                  (0x1U << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */
N#define USB_OTG_HCINT_DTERR                      USB_OTG_HCINT_DTERR_Msk       /*!< Data toggle error */
N
N/********************  Bit definition for USB_OTG_DIEPINT register  ********************/
N#define USB_OTG_DIEPINT_XFRC_Pos                 (0U)                          
N#define USB_OTG_DIEPINT_XFRC_Msk                 (0x1U << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */
N#define USB_OTG_DIEPINT_XFRC                     USB_OTG_DIEPINT_XFRC_Msk      /*!< Transfer completed interrupt */
N#define USB_OTG_DIEPINT_EPDISD_Pos               (1U)                          
N#define USB_OTG_DIEPINT_EPDISD_Msk               (0x1U << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */
N#define USB_OTG_DIEPINT_EPDISD                   USB_OTG_DIEPINT_EPDISD_Msk    /*!< Endpoint disabled interrupt */
N#define USB_OTG_DIEPINT_TOC_Pos                  (3U)                          
N#define USB_OTG_DIEPINT_TOC_Msk                  (0x1U << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */
N#define USB_OTG_DIEPINT_TOC                      USB_OTG_DIEPINT_TOC_Msk       /*!< Timeout condition */
N#define USB_OTG_DIEPINT_ITTXFE_Pos               (4U)                          
N#define USB_OTG_DIEPINT_ITTXFE_Msk               (0x1U << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */
N#define USB_OTG_DIEPINT_ITTXFE                   USB_OTG_DIEPINT_ITTXFE_Msk    /*!< IN token received when TxFIFO is empty */
N#define USB_OTG_DIEPINT_INEPNE_Pos               (6U)                          
N#define USB_OTG_DIEPINT_INEPNE_Msk               (0x1U << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */
N#define USB_OTG_DIEPINT_INEPNE                   USB_OTG_DIEPINT_INEPNE_Msk    /*!< IN endpoint NAK effective */
N#define USB_OTG_DIEPINT_TXFE_Pos                 (7U)                          
N#define USB_OTG_DIEPINT_TXFE_Msk                 (0x1U << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */
N#define USB_OTG_DIEPINT_TXFE                     USB_OTG_DIEPINT_TXFE_Msk      /*!< Transmit FIFO empty */
N#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos           (8U)                          
N#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk           (0x1U << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */
N#define USB_OTG_DIEPINT_TXFIFOUDRN               USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */
N#define USB_OTG_DIEPINT_BNA_Pos                  (9U)                          
N#define USB_OTG_DIEPINT_BNA_Msk                  (0x1U << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */
N#define USB_OTG_DIEPINT_BNA                      USB_OTG_DIEPINT_BNA_Msk       /*!< Buffer not available interrupt */
N#define USB_OTG_DIEPINT_PKTDRPSTS_Pos            (11U)                         
N#define USB_OTG_DIEPINT_PKTDRPSTS_Msk            (0x1U << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */
N#define USB_OTG_DIEPINT_PKTDRPSTS                USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */
N#define USB_OTG_DIEPINT_BERR_Pos                 (12U)                         
N#define USB_OTG_DIEPINT_BERR_Msk                 (0x1U << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */
N#define USB_OTG_DIEPINT_BERR                     USB_OTG_DIEPINT_BERR_Msk      /*!< Babble error interrupt */
N#define USB_OTG_DIEPINT_NAK_Pos                  (13U)                         
N#define USB_OTG_DIEPINT_NAK_Msk                  (0x1U << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */
N#define USB_OTG_DIEPINT_NAK                      USB_OTG_DIEPINT_NAK_Msk       /*!< NAK interrupt */
N
N/********************  Bit definition forUSB_OTG_HCINTMSK register  ********************/
N#define USB_OTG_HCINTMSK_XFRCM_Pos               (0U)                          
N#define USB_OTG_HCINTMSK_XFRCM_Msk               (0x1U << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */
N#define USB_OTG_HCINTMSK_XFRCM                   USB_OTG_HCINTMSK_XFRCM_Msk    /*!< Transfer completed mask */
N#define USB_OTG_HCINTMSK_CHHM_Pos                (1U)                          
N#define USB_OTG_HCINTMSK_CHHM_Msk                (0x1U << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */
N#define USB_OTG_HCINTMSK_CHHM                    USB_OTG_HCINTMSK_CHHM_Msk     /*!< Channel halted mask */
N#define USB_OTG_HCINTMSK_AHBERR_Pos              (2U)                          
N#define USB_OTG_HCINTMSK_AHBERR_Msk              (0x1U << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */
N#define USB_OTG_HCINTMSK_AHBERR                  USB_OTG_HCINTMSK_AHBERR_Msk   /*!< AHB error */
N#define USB_OTG_HCINTMSK_STALLM_Pos              (3U)                          
N#define USB_OTG_HCINTMSK_STALLM_Msk              (0x1U << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */
N#define USB_OTG_HCINTMSK_STALLM                  USB_OTG_HCINTMSK_STALLM_Msk   /*!< STALL response received interrupt mask */
N#define USB_OTG_HCINTMSK_NAKM_Pos                (4U)                          
N#define USB_OTG_HCINTMSK_NAKM_Msk                (0x1U << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */
N#define USB_OTG_HCINTMSK_NAKM                    USB_OTG_HCINTMSK_NAKM_Msk     /*!< NAK response received interrupt mask */
N#define USB_OTG_HCINTMSK_ACKM_Pos                (5U)                          
N#define USB_OTG_HCINTMSK_ACKM_Msk                (0x1U << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */
N#define USB_OTG_HCINTMSK_ACKM                    USB_OTG_HCINTMSK_ACKM_Msk     /*!< ACK response received/transmitted interrupt mask */
N#define USB_OTG_HCINTMSK_NYET_Pos                (6U)                          
N#define USB_OTG_HCINTMSK_NYET_Msk                (0x1U << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */
N#define USB_OTG_HCINTMSK_NYET                    USB_OTG_HCINTMSK_NYET_Msk     /*!< response received interrupt mask */
N#define USB_OTG_HCINTMSK_TXERRM_Pos              (7U)                          
N#define USB_OTG_HCINTMSK_TXERRM_Msk              (0x1U << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */
N#define USB_OTG_HCINTMSK_TXERRM                  USB_OTG_HCINTMSK_TXERRM_Msk   /*!< Transaction error mask */
N#define USB_OTG_HCINTMSK_BBERRM_Pos              (8U)                          
N#define USB_OTG_HCINTMSK_BBERRM_Msk              (0x1U << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */
N#define USB_OTG_HCINTMSK_BBERRM                  USB_OTG_HCINTMSK_BBERRM_Msk   /*!< Babble error mask */
N#define USB_OTG_HCINTMSK_FRMORM_Pos              (9U)                          
N#define USB_OTG_HCINTMSK_FRMORM_Msk              (0x1U << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */
N#define USB_OTG_HCINTMSK_FRMORM                  USB_OTG_HCINTMSK_FRMORM_Msk   /*!< Frame overrun mask */
N#define USB_OTG_HCINTMSK_DTERRM_Pos              (10U)                         
N#define USB_OTG_HCINTMSK_DTERRM_Msk              (0x1U << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */
N#define USB_OTG_HCINTMSK_DTERRM                  USB_OTG_HCINTMSK_DTERRM_Msk   /*!< Data toggle error mask */
N
N/********************  Bit definition for USB_OTG_DIEPTSIZ register  ********************/
N
N#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos              (0U)                          
N#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk              (0x7FFFFU << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
N#define USB_OTG_DIEPTSIZ_XFRSIZ                  USB_OTG_DIEPTSIZ_XFRSIZ_Msk   /*!< Transfer size */
N#define USB_OTG_DIEPTSIZ_PKTCNT_Pos              (19U)                         
N#define USB_OTG_DIEPTSIZ_PKTCNT_Msk              (0x3FFU << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
N#define USB_OTG_DIEPTSIZ_PKTCNT                  USB_OTG_DIEPTSIZ_PKTCNT_Msk   /*!< Packet count */
N#define USB_OTG_DIEPTSIZ_MULCNT_Pos              (29U)                         
N#define USB_OTG_DIEPTSIZ_MULCNT_Msk              (0x3U << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */
N#define USB_OTG_DIEPTSIZ_MULCNT                  USB_OTG_DIEPTSIZ_MULCNT_Msk   /*!< Packet count */
N/********************  Bit definition for USB_OTG_HCTSIZ register  ********************/
N#define USB_OTG_HCTSIZ_XFRSIZ_Pos                (0U)                          
N#define USB_OTG_HCTSIZ_XFRSIZ_Msk                (0x7FFFFU << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
N#define USB_OTG_HCTSIZ_XFRSIZ                    USB_OTG_HCTSIZ_XFRSIZ_Msk     /*!< Transfer size */
N#define USB_OTG_HCTSIZ_PKTCNT_Pos                (19U)                         
N#define USB_OTG_HCTSIZ_PKTCNT_Msk                (0x3FFU << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
N#define USB_OTG_HCTSIZ_PKTCNT                    USB_OTG_HCTSIZ_PKTCNT_Msk     /*!< Packet count */
N#define USB_OTG_HCTSIZ_DOPING_Pos                (31U)                         
N#define USB_OTG_HCTSIZ_DOPING_Msk                (0x1U << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */
N#define USB_OTG_HCTSIZ_DOPING                    USB_OTG_HCTSIZ_DOPING_Msk     /*!< Do PING */
N#define USB_OTG_HCTSIZ_DPID_Pos                  (29U)                         
N#define USB_OTG_HCTSIZ_DPID_Msk                  (0x3U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */
N#define USB_OTG_HCTSIZ_DPID                      USB_OTG_HCTSIZ_DPID_Msk       /*!< Data PID */
N#define USB_OTG_HCTSIZ_DPID_0                    (0x1U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */
N#define USB_OTG_HCTSIZ_DPID_1                    (0x2U << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */
N
N/********************  Bit definition for USB_OTG_DIEPDMA register  ********************/
N#define USB_OTG_DIEPDMA_DMAADDR_Pos              (0U)                          
N#define USB_OTG_DIEPDMA_DMAADDR_Msk              (0xFFFFFFFFU << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
N#define USB_OTG_DIEPDMA_DMAADDR                  USB_OTG_DIEPDMA_DMAADDR_Msk   /*!< DMA address */
N
N/********************  Bit definition for USB_OTG_HCDMA register  ********************/
N#define USB_OTG_HCDMA_DMAADDR_Pos                (0U)                          
N#define USB_OTG_HCDMA_DMAADDR_Msk                (0xFFFFFFFFU << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
N#define USB_OTG_HCDMA_DMAADDR                    USB_OTG_HCDMA_DMAADDR_Msk     /*!< DMA address */
N
N/********************  Bit definition for USB_OTG_DTXFSTS register  ********************/
N#define USB_OTG_DTXFSTS_INEPTFSAV_Pos            (0U)                          
N#define USB_OTG_DTXFSTS_INEPTFSAV_Msk            (0xFFFFU << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_DTXFSTS_INEPTFSAV                USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */
N
N/********************  Bit definition for USB_OTG_DIEPTXF register  ********************/
N#define USB_OTG_DIEPTXF_INEPTXSA_Pos             (0U)                          
N#define USB_OTG_DIEPTXF_INEPTXSA_Msk             (0xFFFFU << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */
N#define USB_OTG_DIEPTXF_INEPTXSA                 USB_OTG_DIEPTXF_INEPTXSA_Msk  /*!< IN endpoint FIFOx transmit RAM start address */
N#define USB_OTG_DIEPTXF_INEPTXFD_Pos             (16U)                         
N#define USB_OTG_DIEPTXF_INEPTXFD_Msk             (0xFFFFU << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */
N#define USB_OTG_DIEPTXF_INEPTXFD                 USB_OTG_DIEPTXF_INEPTXFD_Msk  /*!< IN endpoint TxFIFO depth */
N
N/********************  Bit definition for USB_OTG_DOEPCTL register  ********************/
N
N#define USB_OTG_DOEPCTL_MPSIZ_Pos                (0U)                          
N#define USB_OTG_DOEPCTL_MPSIZ_Msk                (0x7FFU << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
N#define USB_OTG_DOEPCTL_MPSIZ                    USB_OTG_DOEPCTL_MPSIZ_Msk     /*!< Maximum packet size */          /*!<Bit 1 */
N#define USB_OTG_DOEPCTL_USBAEP_Pos               (15U)                         
N#define USB_OTG_DOEPCTL_USBAEP_Msk               (0x1U << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */
N#define USB_OTG_DOEPCTL_USBAEP                   USB_OTG_DOEPCTL_USBAEP_Msk    /*!< USB active endpoint */
N#define USB_OTG_DOEPCTL_NAKSTS_Pos               (17U)                         
N#define USB_OTG_DOEPCTL_NAKSTS_Msk               (0x1U << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
N#define USB_OTG_DOEPCTL_NAKSTS                   USB_OTG_DOEPCTL_NAKSTS_Msk    /*!< NAK status */
N#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos       (28U)                         
N#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk       (0x1U << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
N#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM           USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
N#define USB_OTG_DOEPCTL_SODDFRM_Pos              (29U)                         
N#define USB_OTG_DOEPCTL_SODDFRM_Msk              (0x1U << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
N#define USB_OTG_DOEPCTL_SODDFRM                  USB_OTG_DOEPCTL_SODDFRM_Msk   /*!< Set odd frame */
N#define USB_OTG_DOEPCTL_EPTYP_Pos                (18U)                         
N#define USB_OTG_DOEPCTL_EPTYP_Msk                (0x3U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
N#define USB_OTG_DOEPCTL_EPTYP                    USB_OTG_DOEPCTL_EPTYP_Msk     /*!< Endpoint type */
N#define USB_OTG_DOEPCTL_EPTYP_0                  (0x1U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */
N#define USB_OTG_DOEPCTL_EPTYP_1                  (0x2U << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */
N#define USB_OTG_DOEPCTL_SNPM_Pos                 (20U)                         
N#define USB_OTG_DOEPCTL_SNPM_Msk                 (0x1U << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */
N#define USB_OTG_DOEPCTL_SNPM                     USB_OTG_DOEPCTL_SNPM_Msk      /*!< Snoop mode */
N#define USB_OTG_DOEPCTL_STALL_Pos                (21U)                         
N#define USB_OTG_DOEPCTL_STALL_Msk                (0x1U << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */
N#define USB_OTG_DOEPCTL_STALL                    USB_OTG_DOEPCTL_STALL_Msk     /*!< STALL handshake */
N#define USB_OTG_DOEPCTL_CNAK_Pos                 (26U)                         
N#define USB_OTG_DOEPCTL_CNAK_Msk                 (0x1U << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */
N#define USB_OTG_DOEPCTL_CNAK                     USB_OTG_DOEPCTL_CNAK_Msk      /*!< Clear NAK */
N#define USB_OTG_DOEPCTL_SNAK_Pos                 (27U)                         
N#define USB_OTG_DOEPCTL_SNAK_Msk                 (0x1U << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */
N#define USB_OTG_DOEPCTL_SNAK                     USB_OTG_DOEPCTL_SNAK_Msk      /*!< Set NAK */
N#define USB_OTG_DOEPCTL_EPDIS_Pos                (30U)                         
N#define USB_OTG_DOEPCTL_EPDIS_Msk                (0x1U << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */
N#define USB_OTG_DOEPCTL_EPDIS                    USB_OTG_DOEPCTL_EPDIS_Msk     /*!< Endpoint disable */
N#define USB_OTG_DOEPCTL_EPENA_Pos                (31U)                         
N#define USB_OTG_DOEPCTL_EPENA_Msk                (0x1U << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */
N#define USB_OTG_DOEPCTL_EPENA                    USB_OTG_DOEPCTL_EPENA_Msk     /*!< Endpoint enable */
N
N/********************  Bit definition for USB_OTG_DOEPINT register  ********************/
N#define USB_OTG_DOEPINT_XFRC_Pos                 (0U)                          
N#define USB_OTG_DOEPINT_XFRC_Msk                 (0x1U << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */
N#define USB_OTG_DOEPINT_XFRC                     USB_OTG_DOEPINT_XFRC_Msk      /*!< Transfer completed interrupt */
N#define USB_OTG_DOEPINT_EPDISD_Pos               (1U)                          
N#define USB_OTG_DOEPINT_EPDISD_Msk               (0x1U << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */
N#define USB_OTG_DOEPINT_EPDISD                   USB_OTG_DOEPINT_EPDISD_Msk    /*!< Endpoint disabled interrupt */
N#define USB_OTG_DOEPINT_STUP_Pos                 (3U)                          
N#define USB_OTG_DOEPINT_STUP_Msk                 (0x1U << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */
N#define USB_OTG_DOEPINT_STUP                     USB_OTG_DOEPINT_STUP_Msk      /*!< SETUP phase done */
N#define USB_OTG_DOEPINT_OTEPDIS_Pos              (4U)                          
N#define USB_OTG_DOEPINT_OTEPDIS_Msk              (0x1U << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */
N#define USB_OTG_DOEPINT_OTEPDIS                  USB_OTG_DOEPINT_OTEPDIS_Msk   /*!< OUT token received when endpoint disabled */
N#define USB_OTG_DOEPINT_B2BSTUP_Pos              (6U)                          
N#define USB_OTG_DOEPINT_B2BSTUP_Msk              (0x1U << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */
N#define USB_OTG_DOEPINT_B2BSTUP                  USB_OTG_DOEPINT_B2BSTUP_Msk   /*!< Back-to-back SETUP packets received */
N#define USB_OTG_DOEPINT_NYET_Pos                 (14U)                         
N#define USB_OTG_DOEPINT_NYET_Msk                 (0x1U << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */
N#define USB_OTG_DOEPINT_NYET                     USB_OTG_DOEPINT_NYET_Msk      /*!< NYET interrupt */
N
N/********************  Bit definition for USB_OTG_DOEPTSIZ register  ********************/
N
N#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos              (0U)                          
N#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk              (0x7FFFFU << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
N#define USB_OTG_DOEPTSIZ_XFRSIZ                  USB_OTG_DOEPTSIZ_XFRSIZ_Msk   /*!< Transfer size */
N#define USB_OTG_DOEPTSIZ_PKTCNT_Pos              (19U)                         
N#define USB_OTG_DOEPTSIZ_PKTCNT_Msk              (0x3FFU << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
N#define USB_OTG_DOEPTSIZ_PKTCNT                  USB_OTG_DOEPTSIZ_PKTCNT_Msk   /*!< Packet count */
N
N#define USB_OTG_DOEPTSIZ_STUPCNT_Pos             (29U)                         
N#define USB_OTG_DOEPTSIZ_STUPCNT_Msk             (0x3U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */
N#define USB_OTG_DOEPTSIZ_STUPCNT                 USB_OTG_DOEPTSIZ_STUPCNT_Msk  /*!< SETUP packet count */
N#define USB_OTG_DOEPTSIZ_STUPCNT_0               (0x1U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */
N#define USB_OTG_DOEPTSIZ_STUPCNT_1               (0x2U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */
N
N/********************  Bit definition for PCGCCTL register  ********************/
N#define USB_OTG_PCGCCTL_STOPCLK_Pos              (0U)                          
N#define USB_OTG_PCGCCTL_STOPCLK_Msk              (0x1U << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */
N#define USB_OTG_PCGCCTL_STOPCLK                  USB_OTG_PCGCCTL_STOPCLK_Msk   /*!< SETUP packet count */
N#define USB_OTG_PCGCCTL_GATECLK_Pos              (1U)                          
N#define USB_OTG_PCGCCTL_GATECLK_Msk              (0x1U << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */
N#define USB_OTG_PCGCCTL_GATECLK                  USB_OTG_PCGCCTL_GATECLK_Msk   /*!<Bit 0 */
N#define USB_OTG_PCGCCTL_PHYSUSP_Pos              (4U)                          
N#define USB_OTG_PCGCCTL_PHYSUSP_Msk              (0x1U << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */
N#define USB_OTG_PCGCCTL_PHYSUSP                  USB_OTG_PCGCCTL_PHYSUSP_Msk   /*!<Bit 1 */
N
N/* Legacy define */
N/********************  Bit definition for OTG register  ********************/
N#define USB_OTG_CHNUM_Pos                        (0U)                          
N#define USB_OTG_CHNUM_Msk                        (0xFU << USB_OTG_CHNUM_Pos)   /*!< 0x0000000F */
N#define USB_OTG_CHNUM                            USB_OTG_CHNUM_Msk             /*!< Channel number */
N#define USB_OTG_CHNUM_0                          (0x1U << USB_OTG_CHNUM_Pos)   /*!< 0x00000001 */
N#define USB_OTG_CHNUM_1                          (0x2U << USB_OTG_CHNUM_Pos)   /*!< 0x00000002 */
N#define USB_OTG_CHNUM_2                          (0x4U << USB_OTG_CHNUM_Pos)   /*!< 0x00000004 */
N#define USB_OTG_CHNUM_3                          (0x8U << USB_OTG_CHNUM_Pos)   /*!< 0x00000008 */
N#define USB_OTG_BCNT_Pos                         (4U)                          
N#define USB_OTG_BCNT_Msk                         (0x7FFU << USB_OTG_BCNT_Pos)  /*!< 0x00007FF0 */
N#define USB_OTG_BCNT                             USB_OTG_BCNT_Msk              /*!< Byte count */
N
N#define USB_OTG_DPID_Pos                         (15U)                         
N#define USB_OTG_DPID_Msk                         (0x3U << USB_OTG_DPID_Pos)    /*!< 0x00018000 */
N#define USB_OTG_DPID                             USB_OTG_DPID_Msk              /*!< Data PID */
N#define USB_OTG_DPID_0                           (0x1U << USB_OTG_DPID_Pos)    /*!< 0x00008000 */
N#define USB_OTG_DPID_1                           (0x2U << USB_OTG_DPID_Pos)    /*!< 0x00010000 */
N
N#define USB_OTG_PKTSTS_Pos                       (17U)                         
N#define USB_OTG_PKTSTS_Msk                       (0xFU << USB_OTG_PKTSTS_Pos)  /*!< 0x001E0000 */
N#define USB_OTG_PKTSTS                           USB_OTG_PKTSTS_Msk            /*!< Packet status */
N#define USB_OTG_PKTSTS_0                         (0x1U << USB_OTG_PKTSTS_Pos)  /*!< 0x00020000 */
N#define USB_OTG_PKTSTS_1                         (0x2U << USB_OTG_PKTSTS_Pos)  /*!< 0x00040000 */
N#define USB_OTG_PKTSTS_2                         (0x4U << USB_OTG_PKTSTS_Pos)  /*!< 0x00080000 */
N#define USB_OTG_PKTSTS_3                         (0x8U << USB_OTG_PKTSTS_Pos)  /*!< 0x00100000 */
N
N#define USB_OTG_EPNUM_Pos                        (0U)                          
N#define USB_OTG_EPNUM_Msk                        (0xFU << USB_OTG_EPNUM_Pos)   /*!< 0x0000000F */
N#define USB_OTG_EPNUM                            USB_OTG_EPNUM_Msk             /*!< Endpoint number */
N#define USB_OTG_EPNUM_0                          (0x1U << USB_OTG_EPNUM_Pos)   /*!< 0x00000001 */
N#define USB_OTG_EPNUM_1                          (0x2U << USB_OTG_EPNUM_Pos)   /*!< 0x00000002 */
N#define USB_OTG_EPNUM_2                          (0x4U << USB_OTG_EPNUM_Pos)   /*!< 0x00000004 */
N#define USB_OTG_EPNUM_3                          (0x8U << USB_OTG_EPNUM_Pos)   /*!< 0x00000008 */
N
N#define USB_OTG_FRMNUM_Pos                       (21U)                         
N#define USB_OTG_FRMNUM_Msk                       (0xFU << USB_OTG_FRMNUM_Pos)  /*!< 0x01E00000 */
N#define USB_OTG_FRMNUM                           USB_OTG_FRMNUM_Msk            /*!< Frame number */
N#define USB_OTG_FRMNUM_0                         (0x1U << USB_OTG_FRMNUM_Pos)  /*!< 0x00200000 */
N#define USB_OTG_FRMNUM_1                         (0x2U << USB_OTG_FRMNUM_Pos)  /*!< 0x00400000 */
N#define USB_OTG_FRMNUM_2                         (0x4U << USB_OTG_FRMNUM_Pos)  /*!< 0x00800000 */
N#define USB_OTG_FRMNUM_3                         (0x8U << USB_OTG_FRMNUM_Pos)  /*!< 0x01000000 */
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N/** @addtogroup Exported_macros
N  * @{
N  */
N
N/******************************* ADC Instances ********************************/
N#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
N                                       ((INSTANCE) == ADC2) || \
N                                       ((INSTANCE) == ADC3))
X#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) ||                                        ((INSTANCE) == ADC2) ||                                        ((INSTANCE) == ADC3))
N
N#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
N
N#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)
N
N/******************************* CAN Instances ********************************/
N#define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \
N                                       ((INSTANCE) == CAN2))
X#define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) ||                                        ((INSTANCE) == CAN2))
N/******************************* CRC Instances ********************************/
N#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
N
N/******************************* DAC Instances ********************************/
N#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
N
N
N/******************************** DMA Instances *******************************/
N#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
N                                              ((INSTANCE) == DMA1_Stream1) || \
N                                              ((INSTANCE) == DMA1_Stream2) || \
N                                              ((INSTANCE) == DMA1_Stream3) || \
N                                              ((INSTANCE) == DMA1_Stream4) || \
N                                              ((INSTANCE) == DMA1_Stream5) || \
N                                              ((INSTANCE) == DMA1_Stream6) || \
N                                              ((INSTANCE) == DMA1_Stream7) || \
N                                              ((INSTANCE) == DMA2_Stream0) || \
N                                              ((INSTANCE) == DMA2_Stream1) || \
N                                              ((INSTANCE) == DMA2_Stream2) || \
N                                              ((INSTANCE) == DMA2_Stream3) || \
N                                              ((INSTANCE) == DMA2_Stream4) || \
N                                              ((INSTANCE) == DMA2_Stream5) || \
N                                              ((INSTANCE) == DMA2_Stream6) || \
N                                              ((INSTANCE) == DMA2_Stream7))
X#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) ||                                               ((INSTANCE) == DMA1_Stream1) ||                                               ((INSTANCE) == DMA1_Stream2) ||                                               ((INSTANCE) == DMA1_Stream3) ||                                               ((INSTANCE) == DMA1_Stream4) ||                                               ((INSTANCE) == DMA1_Stream5) ||                                               ((INSTANCE) == DMA1_Stream6) ||                                               ((INSTANCE) == DMA1_Stream7) ||                                               ((INSTANCE) == DMA2_Stream0) ||                                               ((INSTANCE) == DMA2_Stream1) ||                                               ((INSTANCE) == DMA2_Stream2) ||                                               ((INSTANCE) == DMA2_Stream3) ||                                               ((INSTANCE) == DMA2_Stream4) ||                                               ((INSTANCE) == DMA2_Stream5) ||                                               ((INSTANCE) == DMA2_Stream6) ||                                               ((INSTANCE) == DMA2_Stream7))
N
N/******************************* GPIO Instances *******************************/
N#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
N                                        ((INSTANCE) == GPIOB) || \
N                                        ((INSTANCE) == GPIOC) || \
N                                        ((INSTANCE) == GPIOD) || \
N                                        ((INSTANCE) == GPIOE) || \
N                                        ((INSTANCE) == GPIOF) || \
N                                        ((INSTANCE) == GPIOG) || \
N                                        ((INSTANCE) == GPIOH) || \
N                                        ((INSTANCE) == GPIOI))
X#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) ||                                         ((INSTANCE) == GPIOB) ||                                         ((INSTANCE) == GPIOC) ||                                         ((INSTANCE) == GPIOD) ||                                         ((INSTANCE) == GPIOE) ||                                         ((INSTANCE) == GPIOF) ||                                         ((INSTANCE) == GPIOG) ||                                         ((INSTANCE) == GPIOH) ||                                         ((INSTANCE) == GPIOI))
N
N/******************************** I2C Instances *******************************/
N#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
N                                       ((INSTANCE) == I2C2) || \
N                                       ((INSTANCE) == I2C3))
X#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) ||                                        ((INSTANCE) == I2C2) ||                                        ((INSTANCE) == I2C3))
N
N/******************************* SMBUS Instances ******************************/
N#define IS_SMBUS_ALL_INSTANCE         IS_I2C_ALL_INSTANCE
N
N/******************************** I2S Instances *******************************/
N
N#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) || \
N                                       ((INSTANCE) == SPI3))
X#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) ||                                        ((INSTANCE) == SPI3))
N
N/*************************** I2S Extended Instances ***************************/
N#define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \
N                                           ((INSTANCE) == I2S3ext))
X#define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)||                                            ((INSTANCE) == I2S3ext))
N/* Legacy Defines */
N#define IS_I2S_ALL_INSTANCE_EXT    IS_I2S_EXT_ALL_INSTANCE
N
N/******************************* RNG Instances ********************************/
N#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)
N
N/****************************** RTC Instances *********************************/
N#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
N
N
N/******************************** SPI Instances *******************************/
N#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
N                                       ((INSTANCE) == SPI2) || \
N                                       ((INSTANCE) == SPI3))
X#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) ||                                        ((INSTANCE) == SPI2) ||                                        ((INSTANCE) == SPI3))
N
N
N/****************** TIM Instances : All supported instances *******************/
N#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \
N                                    ((INSTANCE) == TIM2) || \
N                                    ((INSTANCE) == TIM3) || \
N                                    ((INSTANCE) == TIM4) || \
N                                    ((INSTANCE) == TIM5) || \
N                                    ((INSTANCE) == TIM6) || \
N                                    ((INSTANCE) == TIM7) || \
N                                    ((INSTANCE) == TIM8) || \
N                                    ((INSTANCE) == TIM9) || \
N                                    ((INSTANCE) == TIM10)|| \
N                                    ((INSTANCE) == TIM11)|| \
N                                    ((INSTANCE) == TIM12)|| \
N                                    ((INSTANCE) == TIM13)|| \
N                                    ((INSTANCE) == TIM14))
X#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  ||                                     ((INSTANCE) == TIM2) ||                                     ((INSTANCE) == TIM3) ||                                     ((INSTANCE) == TIM4) ||                                     ((INSTANCE) == TIM5) ||                                     ((INSTANCE) == TIM6) ||                                     ((INSTANCE) == TIM7) ||                                     ((INSTANCE) == TIM8) ||                                     ((INSTANCE) == TIM9) ||                                     ((INSTANCE) == TIM10)||                                     ((INSTANCE) == TIM11)||                                     ((INSTANCE) == TIM12)||                                     ((INSTANCE) == TIM13)||                                     ((INSTANCE) == TIM14))
N
N/************* TIM Instances : at least 1 capture/compare channel *************/
N#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
N                                         ((INSTANCE) == TIM2)  || \
N                                         ((INSTANCE) == TIM3)  || \
N                                         ((INSTANCE) == TIM4)  || \
N                                         ((INSTANCE) == TIM5)  || \
N                                         ((INSTANCE) == TIM8)  || \
N                                         ((INSTANCE) == TIM9)  || \
N                                         ((INSTANCE) == TIM10) || \
N                                         ((INSTANCE) == TIM11) || \
N                                         ((INSTANCE) == TIM12) || \
N                                         ((INSTANCE) == TIM13) || \
N                                         ((INSTANCE) == TIM14))
X#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  ||                                          ((INSTANCE) == TIM2)  ||                                          ((INSTANCE) == TIM3)  ||                                          ((INSTANCE) == TIM4)  ||                                          ((INSTANCE) == TIM5)  ||                                          ((INSTANCE) == TIM8)  ||                                          ((INSTANCE) == TIM9)  ||                                          ((INSTANCE) == TIM10) ||                                          ((INSTANCE) == TIM11) ||                                          ((INSTANCE) == TIM12) ||                                          ((INSTANCE) == TIM13) ||                                          ((INSTANCE) == TIM14))
N
N/************ TIM Instances : at least 2 capture/compare channels *************/
N#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
N                                       ((INSTANCE) == TIM2) || \
N                                       ((INSTANCE) == TIM3) || \
N                                       ((INSTANCE) == TIM4) || \
N                                       ((INSTANCE) == TIM5) || \
N                                       ((INSTANCE) == TIM8) || \
N                                       ((INSTANCE) == TIM9) || \
N                                       ((INSTANCE) == TIM12)) 
X#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) ||                                        ((INSTANCE) == TIM2) ||                                        ((INSTANCE) == TIM3) ||                                        ((INSTANCE) == TIM4) ||                                        ((INSTANCE) == TIM5) ||                                        ((INSTANCE) == TIM8) ||                                        ((INSTANCE) == TIM9) ||                                        ((INSTANCE) == TIM12)) 
N
N/************ TIM Instances : at least 3 capture/compare channels *************/
N#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
N                                         ((INSTANCE) == TIM2) || \
N                                         ((INSTANCE) == TIM3) || \
N                                         ((INSTANCE) == TIM4) || \
N                                         ((INSTANCE) == TIM5) || \
N                                         ((INSTANCE) == TIM8))
X#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) ||                                          ((INSTANCE) == TIM2) ||                                          ((INSTANCE) == TIM3) ||                                          ((INSTANCE) == TIM4) ||                                          ((INSTANCE) == TIM5) ||                                          ((INSTANCE) == TIM8))
N
N/************ TIM Instances : at least 4 capture/compare channels *************/
N#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
N                                       ((INSTANCE) == TIM2) || \
N                                       ((INSTANCE) == TIM3) || \
N                                       ((INSTANCE) == TIM4) || \
N                                       ((INSTANCE) == TIM5) || \
N                                       ((INSTANCE) == TIM8))
X#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) ||                                        ((INSTANCE) == TIM2) ||                                        ((INSTANCE) == TIM3) ||                                        ((INSTANCE) == TIM4) ||                                        ((INSTANCE) == TIM5) ||                                        ((INSTANCE) == TIM8))
N
N/******************** TIM Instances : Advanced-control timers *****************/
N#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
N                                           ((INSTANCE) == TIM8))
X#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) ||                                            ((INSTANCE) == TIM8))
N
N/******************* TIM Instances : Timer input XOR function *****************/
N#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
N                                         ((INSTANCE) == TIM2) || \
N                                         ((INSTANCE) == TIM3) || \
N                                         ((INSTANCE) == TIM4) || \
N                                         ((INSTANCE) == TIM5) || \
N                                         ((INSTANCE) == TIM8))
X#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) ||                                          ((INSTANCE) == TIM2) ||                                          ((INSTANCE) == TIM3) ||                                          ((INSTANCE) == TIM4) ||                                          ((INSTANCE) == TIM5) ||                                          ((INSTANCE) == TIM8))
N
N/****************** TIM Instances : DMA requests generation (UDE) *************/
N#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
N                                       ((INSTANCE) == TIM2) || \
N                                       ((INSTANCE) == TIM3) || \
N                                       ((INSTANCE) == TIM4) || \
N                                       ((INSTANCE) == TIM5) || \
N                                       ((INSTANCE) == TIM6) || \
N                                       ((INSTANCE) == TIM7) || \
N                                       ((INSTANCE) == TIM8))
X#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) ||                                        ((INSTANCE) == TIM2) ||                                        ((INSTANCE) == TIM3) ||                                        ((INSTANCE) == TIM4) ||                                        ((INSTANCE) == TIM5) ||                                        ((INSTANCE) == TIM6) ||                                        ((INSTANCE) == TIM7) ||                                        ((INSTANCE) == TIM8))
N
N/************ TIM Instances : DMA requests generation (CCxDE) *****************/
N#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
N                                          ((INSTANCE) == TIM2) || \
N                                          ((INSTANCE) == TIM3) || \
N                                          ((INSTANCE) == TIM4) || \
N                                          ((INSTANCE) == TIM5) || \
N                                          ((INSTANCE) == TIM8))
X#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) ||                                           ((INSTANCE) == TIM2) ||                                           ((INSTANCE) == TIM3) ||                                           ((INSTANCE) == TIM4) ||                                           ((INSTANCE) == TIM5) ||                                           ((INSTANCE) == TIM8))
N
N/************ TIM Instances : DMA requests generation (COMDE) *****************/
N#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
N                                          ((INSTANCE) == TIM2) || \
N                                          ((INSTANCE) == TIM3) || \
N                                          ((INSTANCE) == TIM4) || \
N                                          ((INSTANCE) == TIM5) || \
N                                          ((INSTANCE) == TIM8))
X#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) ||                                           ((INSTANCE) == TIM2) ||                                           ((INSTANCE) == TIM3) ||                                           ((INSTANCE) == TIM4) ||                                           ((INSTANCE) == TIM5) ||                                           ((INSTANCE) == TIM8))
N
N/******************** TIM Instances : DMA burst feature ***********************/
N#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
N                                             ((INSTANCE) == TIM2) || \
N                                             ((INSTANCE) == TIM3) || \
N                                             ((INSTANCE) == TIM4) || \
N                                             ((INSTANCE) == TIM5) || \
N                                             ((INSTANCE) == TIM8))
X#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) ||                                              ((INSTANCE) == TIM2) ||                                              ((INSTANCE) == TIM3) ||                                              ((INSTANCE) == TIM4) ||                                              ((INSTANCE) == TIM5) ||                                              ((INSTANCE) == TIM8))
N
N/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
N#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \
N                                          ((INSTANCE) == TIM2)  || \
N                                          ((INSTANCE) == TIM3)  || \
N                                          ((INSTANCE) == TIM4)  || \
N                                          ((INSTANCE) == TIM5)  || \
N                                          ((INSTANCE) == TIM6)  || \
N                                          ((INSTANCE) == TIM7)  || \
N                                          ((INSTANCE) == TIM8))
X#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  ||                                           ((INSTANCE) == TIM2)  ||                                           ((INSTANCE) == TIM3)  ||                                           ((INSTANCE) == TIM4)  ||                                           ((INSTANCE) == TIM5)  ||                                           ((INSTANCE) == TIM6)  ||                                           ((INSTANCE) == TIM7)  ||                                           ((INSTANCE) == TIM8))
N
N/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
N#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
N                                         ((INSTANCE) == TIM2) || \
N                                         ((INSTANCE) == TIM3) || \
N                                         ((INSTANCE) == TIM4) || \
N                                         ((INSTANCE) == TIM5) || \
N                                         ((INSTANCE) == TIM8) || \
N                                         ((INSTANCE) == TIM9) || \
N                                         ((INSTANCE) == TIM12))
X#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) ||                                          ((INSTANCE) == TIM2) ||                                          ((INSTANCE) == TIM3) ||                                          ((INSTANCE) == TIM4) ||                                          ((INSTANCE) == TIM5) ||                                          ((INSTANCE) == TIM8) ||                                          ((INSTANCE) == TIM9) ||                                          ((INSTANCE) == TIM12))
N
N/********************** TIM Instances : 32 bit Counter ************************/
N#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
N                                              ((INSTANCE) == TIM5))
X#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) ||                                               ((INSTANCE) == TIM5))
N
N/***************** TIM Instances : external trigger input availabe ************/
N#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
N                                        ((INSTANCE) == TIM2) || \
N                                        ((INSTANCE) == TIM3) || \
N                                        ((INSTANCE) == TIM4) || \
N                                        ((INSTANCE) == TIM5) || \
N                                        ((INSTANCE) == TIM8))
X#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) ||                                         ((INSTANCE) == TIM2) ||                                         ((INSTANCE) == TIM3) ||                                         ((INSTANCE) == TIM4) ||                                         ((INSTANCE) == TIM5) ||                                         ((INSTANCE) == TIM8))
N
N/****************** TIM Instances : remapping capability **********************/
N#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \
N                                         ((INSTANCE) == TIM5)  || \
N                                         ((INSTANCE) == TIM11))
X#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  ||                                          ((INSTANCE) == TIM5)  ||                                          ((INSTANCE) == TIM11))
N
N/******************* TIM Instances : output(s) available **********************/
N#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
N    ((((INSTANCE) == TIM1) &&                  \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM2) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM3) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM4) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM5) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM8) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2) ||          \
N      ((CHANNEL) == TIM_CHANNEL_3) ||          \
N      ((CHANNEL) == TIM_CHANNEL_4)))           \
N    ||                                         \
N    (((INSTANCE) == TIM9) &&                   \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2)))           \
N    ||                                         \
N    (((INSTANCE) == TIM10) &&                  \
N     (((CHANNEL) == TIM_CHANNEL_1)))           \
N    ||                                         \
N    (((INSTANCE) == TIM11) &&                  \
N     (((CHANNEL) == TIM_CHANNEL_1)))           \
N    ||                                         \
N    (((INSTANCE) == TIM12) &&                  \
N     (((CHANNEL) == TIM_CHANNEL_1) ||          \
N      ((CHANNEL) == TIM_CHANNEL_2)))           \
N    ||                                         \
N    (((INSTANCE) == TIM13) &&                  \
N     (((CHANNEL) == TIM_CHANNEL_1)))           \
N    ||                                         \
N    (((INSTANCE) == TIM14) &&                  \
N     (((CHANNEL) == TIM_CHANNEL_1))))
X#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL)     ((((INSTANCE) == TIM1) &&                       (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM2) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM3) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM4) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM5) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM8) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2) ||                ((CHANNEL) == TIM_CHANNEL_3) ||                ((CHANNEL) == TIM_CHANNEL_4)))               ||                                             (((INSTANCE) == TIM9) &&                        (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2)))               ||                                             (((INSTANCE) == TIM10) &&                       (((CHANNEL) == TIM_CHANNEL_1)))               ||                                             (((INSTANCE) == TIM11) &&                       (((CHANNEL) == TIM_CHANNEL_1)))               ||                                             (((INSTANCE) == TIM12) &&                       (((CHANNEL) == TIM_CHANNEL_1) ||                ((CHANNEL) == TIM_CHANNEL_2)))               ||                                             (((INSTANCE) == TIM13) &&                       (((CHANNEL) == TIM_CHANNEL_1)))               ||                                             (((INSTANCE) == TIM14) &&                       (((CHANNEL) == TIM_CHANNEL_1))))
N
N/************ TIM Instances : complementary output(s) available ***************/
N#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
N   ((((INSTANCE) == TIM1) &&                    \
N     (((CHANNEL) == TIM_CHANNEL_1) ||           \
N      ((CHANNEL) == TIM_CHANNEL_2) ||           \
N      ((CHANNEL) == TIM_CHANNEL_3)))            \
N    ||                                          \
N    (((INSTANCE) == TIM8) &&                    \
N     (((CHANNEL) == TIM_CHANNEL_1) ||           \
N      ((CHANNEL) == TIM_CHANNEL_2) ||           \
N      ((CHANNEL) == TIM_CHANNEL_3))))
X#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL)    ((((INSTANCE) == TIM1) &&                         (((CHANNEL) == TIM_CHANNEL_1) ||                 ((CHANNEL) == TIM_CHANNEL_2) ||                 ((CHANNEL) == TIM_CHANNEL_3)))                ||                                              (((INSTANCE) == TIM8) &&                         (((CHANNEL) == TIM_CHANNEL_1) ||                 ((CHANNEL) == TIM_CHANNEL_2) ||                 ((CHANNEL) == TIM_CHANNEL_3))))
N
N/****************** TIM Instances : supporting counting mode selection ********/
N#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
N                                                        ((INSTANCE) == TIM2) || \
N                                                        ((INSTANCE) == TIM3) || \
N                                                        ((INSTANCE) == TIM4) || \
N                                                        ((INSTANCE) == TIM5) || \
N                                                        ((INSTANCE) == TIM8))
X#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) ||                                                         ((INSTANCE) == TIM2) ||                                                         ((INSTANCE) == TIM3) ||                                                         ((INSTANCE) == TIM4) ||                                                         ((INSTANCE) == TIM5) ||                                                         ((INSTANCE) == TIM8))
N
N/****************** TIM Instances : supporting clock division *****************/
N#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \
N                                                  ((INSTANCE) == TIM2) || \
N                                                  ((INSTANCE) == TIM3) || \
N                                                  ((INSTANCE) == TIM4) || \
N                                                  ((INSTANCE) == TIM5) || \
N                                                  ((INSTANCE) == TIM8) || \
N                                                  ((INSTANCE) == TIM9) || \
N                                                  ((INSTANCE) == TIM10)|| \
N                                                  ((INSTANCE) == TIM11)|| \
N                                                  ((INSTANCE) == TIM12)|| \
N                                                  ((INSTANCE) == TIM13)|| \
N                                                  ((INSTANCE) == TIM14))
X#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  ||                                                   ((INSTANCE) == TIM2) ||                                                   ((INSTANCE) == TIM3) ||                                                   ((INSTANCE) == TIM4) ||                                                   ((INSTANCE) == TIM5) ||                                                   ((INSTANCE) == TIM8) ||                                                   ((INSTANCE) == TIM9) ||                                                   ((INSTANCE) == TIM10)||                                                   ((INSTANCE) == TIM11)||                                                   ((INSTANCE) == TIM12)||                                                   ((INSTANCE) == TIM13)||                                                   ((INSTANCE) == TIM14))
N
N/****************** TIM Instances : supporting commutation event generation ***/
N#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \
N                                                     ((INSTANCE) == TIM8))
X#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)||                                                      ((INSTANCE) == TIM8))
N
N
N/****************** TIM Instances : supporting OCxREF clear *******************/
N#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
N                                                       ((INSTANCE) == TIM2) || \
N                                                       ((INSTANCE) == TIM3) || \
N                                                       ((INSTANCE) == TIM4) || \
N                                                       ((INSTANCE) == TIM5) || \
N                                                       ((INSTANCE) == TIM8))
X#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) ||                                                        ((INSTANCE) == TIM2) ||                                                        ((INSTANCE) == TIM3) ||                                                        ((INSTANCE) == TIM4) ||                                                        ((INSTANCE) == TIM5) ||                                                        ((INSTANCE) == TIM8))
N
N/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
N#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
N                                                        ((INSTANCE) == TIM2) || \
N                                                        ((INSTANCE) == TIM3) || \
N                                                        ((INSTANCE) == TIM4) || \
N                                                        ((INSTANCE) == TIM5) || \
N                                                        ((INSTANCE) == TIM8) || \
N                                                        ((INSTANCE) == TIM9) || \
N                                                        ((INSTANCE) == TIM12))
X#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) ||                                                         ((INSTANCE) == TIM2) ||                                                         ((INSTANCE) == TIM3) ||                                                         ((INSTANCE) == TIM4) ||                                                         ((INSTANCE) == TIM5) ||                                                         ((INSTANCE) == TIM8) ||                                                         ((INSTANCE) == TIM9) ||                                                         ((INSTANCE) == TIM12))
N
N/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
N#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
N                                                       ((INSTANCE) == TIM2) || \
N                                                        ((INSTANCE) == TIM3) || \
N                                                        ((INSTANCE) == TIM4) || \
N                                                        ((INSTANCE) == TIM5) || \
N                                                        ((INSTANCE) == TIM8))
X#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) ||                                                        ((INSTANCE) == TIM2) ||                                                         ((INSTANCE) == TIM3) ||                                                         ((INSTANCE) == TIM4) ||                                                         ((INSTANCE) == TIM5) ||                                                         ((INSTANCE) == TIM8))
N
N/****************** TIM Instances : supporting repetition counter *************/
N#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
N                                                       ((INSTANCE) == TIM8))
X#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) ||                                                        ((INSTANCE) == TIM8))
N
N/****************** TIM Instances : supporting encoder interface **************/
N#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
N                                                      ((INSTANCE) == TIM2) || \
N                                                      ((INSTANCE) == TIM3) || \
N                                                      ((INSTANCE) == TIM4) || \
N                                                      ((INSTANCE) == TIM5) || \
N                                                      ((INSTANCE) == TIM8) || \
N                                                      ((INSTANCE) == TIM9) || \
N                                                      ((INSTANCE) == TIM12))
X#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) ||                                                       ((INSTANCE) == TIM2) ||                                                       ((INSTANCE) == TIM3) ||                                                       ((INSTANCE) == TIM4) ||                                                       ((INSTANCE) == TIM5) ||                                                       ((INSTANCE) == TIM8) ||                                                       ((INSTANCE) == TIM9) ||                                                       ((INSTANCE) == TIM12))
N/****************** TIM Instances : supporting Hall sensor interface **********/
N#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
N                                                          ((INSTANCE) == TIM2) || \
N                                                          ((INSTANCE) == TIM3) || \
N                                                          ((INSTANCE) == TIM4) || \
N                                                          ((INSTANCE) == TIM5) || \
N                                                          ((INSTANCE) == TIM8))
X#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) ||                                                           ((INSTANCE) == TIM2) ||                                                           ((INSTANCE) == TIM3) ||                                                           ((INSTANCE) == TIM4) ||                                                           ((INSTANCE) == TIM5) ||                                                           ((INSTANCE) == TIM8))
N/****************** TIM Instances : supporting the break function *************/
N#define IS_TIM_BREAK_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
N                                          ((INSTANCE) == TIM8))
X#define IS_TIM_BREAK_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) ||                                           ((INSTANCE) == TIM8))
N
N/******************** USART Instances : Synchronous mode **********************/
N#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                     ((INSTANCE) == USART2) || \
N                                     ((INSTANCE) == USART3) || \
N                                     ((INSTANCE) == USART6))
X#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                      ((INSTANCE) == USART2) ||                                      ((INSTANCE) == USART3) ||                                      ((INSTANCE) == USART6))
N
N/******************** UART Instances : Half-Duplex mode **********************/
N#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                               ((INSTANCE) == USART2) || \
N                                               ((INSTANCE) == USART3) || \
N                                               ((INSTANCE) == UART4)  || \
N                                               ((INSTANCE) == UART5)  || \
N                                               ((INSTANCE) == USART6))
X#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                                ((INSTANCE) == USART2) ||                                                ((INSTANCE) == USART3) ||                                                ((INSTANCE) == UART4)  ||                                                ((INSTANCE) == UART5)  ||                                                ((INSTANCE) == USART6))
N
N/* Legacy defines */
N#define IS_UART_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE
N
N/****************** UART Instances : Hardware Flow control ********************/
N#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                           ((INSTANCE) == USART2) || \
N                                           ((INSTANCE) == USART3) || \
N                                           ((INSTANCE) == USART6))
X#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                            ((INSTANCE) == USART2) ||                                            ((INSTANCE) == USART3) ||                                            ((INSTANCE) == USART6))
N/******************** UART Instances : LIN mode **********************/
N#define IS_UART_LIN_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE
N
N/********************* UART Instances : Smart card mode ***********************/
N#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                         ((INSTANCE) == USART2) || \
N                                         ((INSTANCE) == USART3) || \
N                                         ((INSTANCE) == USART6))
X#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                          ((INSTANCE) == USART2) ||                                          ((INSTANCE) == USART3) ||                                          ((INSTANCE) == USART6))
N
N/*********************** UART Instances : IRDA mode ***************************/
N#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
N                                    ((INSTANCE) == USART2) || \
N                                    ((INSTANCE) == USART3) || \
N                                    ((INSTANCE) == UART4)  || \
N                                    ((INSTANCE) == UART5)  || \
N                                    ((INSTANCE) == USART6))
X#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) ||                                     ((INSTANCE) == USART2) ||                                     ((INSTANCE) == USART3) ||                                     ((INSTANCE) == UART4)  ||                                     ((INSTANCE) == UART5)  ||                                     ((INSTANCE) == USART6))
N
N
N/*********************** PCD Instances ****************************************/
N#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
N                                       ((INSTANCE) == USB_OTG_HS))
X#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) ||                                        ((INSTANCE) == USB_OTG_HS))
N
N/*********************** HCD Instances ****************************************/
N#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
N                                       ((INSTANCE) == USB_OTG_HS))
X#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) ||                                        ((INSTANCE) == USB_OTG_HS))
N
N/****************************** SDIO Instances ********************************/
N#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
N
N/****************************** IWDG Instances ********************************/
N#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
N
N/****************************** WWDG Instances ********************************/
N#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
N
N/****************************** USB Exported Constants ************************/
N#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR                8U
N#define USB_OTG_FS_MAX_IN_ENDPOINTS                    4U    /* Including EP0 */
N#define USB_OTG_FS_MAX_OUT_ENDPOINTS                   4U    /* Including EP0 */
N#define USB_OTG_FS_TOTAL_FIFO_SIZE                     1280U /* in Bytes */
N
N/*
N * @brief Specific devices reset values definitions
N */
N#define RCC_PLLCFGR_RST_VALUE              0x24003010U
N#define RCC_PLLI2SCFGR_RST_VALUE           0x20003000U
N
N#define RCC_MAX_FREQUENCY           168000000U         /*!< Max frequency of family in Hz*/
N#define RCC_MAX_FREQUENCY_SCALE1    RCC_MAX_FREQUENCY  /*!< Maximum frequency for system clock at power scale1, in Hz */
N#define RCC_MAX_FREQUENCY_SCALE2    144000000U         /*!< Maximum frequency for system clock at power scale2, in Hz */
N#define RCC_PLLVCO_OUTPUT_MIN       100000000U       /*!< Frequency min for PLLVCO output, in Hz */
N#define RCC_PLLVCO_INPUT_MIN           950000U       /*!< Frequency min for PLLVCO input, in Hz  */
N#define RCC_PLLVCO_INPUT_MAX          2100000U       /*!< Frequency max for PLLVCO input, in Hz  */
N#define RCC_PLLVCO_OUTPUT_MAX       432000000U       /*!< Frequency max for PLLVCO output, in Hz */
N
N#define RCC_PLLN_MIN_VALUE                 50U
N#define RCC_PLLN_MAX_VALUE                432U
N
N#define FLASH_SCALE1_LATENCY1_FREQ   30000000U      /*!< HCLK frequency to set FLASH latency 1 in power scale 1  */
N#define FLASH_SCALE1_LATENCY2_FREQ   60000000U      /*!< HCLK frequency to set FLASH latency 2 in power scale 1  */
N#define FLASH_SCALE1_LATENCY3_FREQ   90000000U      /*!< HCLK frequency to set FLASH latency 3 in power scale 1  */
N#define FLASH_SCALE1_LATENCY4_FREQ   120000000U     /*!< HCLK frequency to set FLASH latency 4 in power scale 1  */
N#define FLASH_SCALE1_LATENCY5_FREQ   150000000U     /*!< HCLK frequency to set FLASH latency 5 in power scale 1  */
N
N#define FLASH_SCALE2_LATENCY1_FREQ   30000000U      /*!< HCLK frequency to set FLASH latency 1 in power scale 2  */
N#define FLASH_SCALE2_LATENCY2_FREQ   60000000U      /*!< HCLK frequency to set FLASH latency 2 in power scale 2  */
N#define FLASH_SCALE2_LATENCY3_FREQ   90000000U      /*!< HCLK frequency to set FLASH latency 3 in power scale 2  */
N#define FLASH_SCALE2_LATENCY4_FREQ   12000000U      /*!< HCLK frequency to set FLASH latency 4 in power scale 2  */
N
N#define USB_OTG_HS_HOST_MAX_CHANNEL_NBR                12U
N#define USB_OTG_HS_MAX_IN_ENDPOINTS                    6U    /* Including EP0 */
N#define USB_OTG_HS_MAX_OUT_ENDPOINTS                   6U    /* Including EP0 */
N#define USB_OTG_HS_TOTAL_FIFO_SIZE                     4096U /* in Bytes */
N/******************************************************************************/
N/*  For a painless codes migration between the STM32F4xx device product       */
N/*  lines, the aliases defined below are put in place to overcome the         */
N/*  differences in the interrupt handlers and IRQn definitions.               */
N/*  No need to update developed interrupt code when moving across             */
N/*  product lines within the same STM32F4 Family                              */
N/******************************************************************************/
N/* Aliases for __IRQn */
N#define FMC_IRQn              FSMC_IRQn
N
N/* Aliases for __IRQHandler */
N#define FMC_IRQHandler        FSMC_IRQHandler
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif /* __cplusplus */
N
N#endif /* __STM32F405xx_H */
N
N
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 146 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h" 2
N#elif defined(STM32F415xx)
S  #include "stm32f415xx.h"
S#elif defined(STM32F407xx)
S  #include "stm32f407xx.h"
S#elif defined(STM32F417xx)
S  #include "stm32f417xx.h"
S#elif defined(STM32F427xx)
S  #include "stm32f427xx.h"
S#elif defined(STM32F437xx)
S  #include "stm32f437xx.h"
S#elif defined(STM32F429xx)
S  #include "stm32f429xx.h"
S#elif defined(STM32F439xx)
S  #include "stm32f439xx.h"
S#elif defined(STM32F401xC)
S  #include "stm32f401xc.h"
S#elif defined(STM32F401xE)
S  #include "stm32f401xe.h"
S#elif defined(STM32F410Tx)
S  #include "stm32f410tx.h"
S#elif defined(STM32F410Cx)
S  #include "stm32f410cx.h"
S#elif defined(STM32F410Rx)
S  #include "stm32f410rx.h"
S#elif defined(STM32F411xE)
S  #include "stm32f411xe.h"
S#elif defined(STM32F446xx)
S  #include "stm32f446xx.h"
S#elif defined(STM32F469xx)
S  #include "stm32f469xx.h"
S#elif defined(STM32F479xx)
S  #include "stm32f479xx.h"
S#elif defined(STM32F412Cx)
S  #include "stm32f412cx.h"
S#elif defined(STM32F412Zx)
S  #include "stm32f412zx.h"
S#elif defined(STM32F412Rx)
S  #include "stm32f412rx.h"
S#elif defined(STM32F412Vx)
S  #include "stm32f412vx.h"
S#elif defined(STM32F413xx)
S  #include "stm32f413xx.h"
S#elif defined(STM32F423xx)
S  #include "stm32f423xx.h"
S#else
S #error "Please select first the target STM32F4xx device used in your application (in stm32f4xx.h file)"
N#endif
N
N/**
N  * @}
N  */
N
N/** @addtogroup Exported_types
N  * @{
N  */ 
Ntypedef enum 
N{
N  RESET = 0U, 
N  SET = !RESET
N} FlagStatus, ITStatus;
N
Ntypedef enum 
N{
N  DISABLE = 0U, 
N  ENABLE = !DISABLE
N} FunctionalState;
N#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
N
Ntypedef enum 
N{
N  ERROR = 0U, 
N  SUCCESS = !ERROR
N} ErrorStatus;
N
N/**
N  * @}
N  */
N
N
N/** @addtogroup Exported_macro
N  * @{
N  */
N#define SET_BIT(REG, BIT)     ((REG) |= (BIT))
N
N#define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
N
N#define READ_BIT(REG, BIT)    ((REG) & (BIT))
N
N#define CLEAR_REG(REG)        ((REG) = (0x0))
N
N#define WRITE_REG(REG, VAL)   ((REG) = (VAL))
N
N#define READ_REG(REG)         ((REG))
N
N#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
N
N#define POSITION_VAL(VAL)     (__CLZ(__RBIT(VAL))) 
N
N
N/**
N  * @}
N  */
N
N#if defined (USE_HAL_DRIVER)
X#if 1L
N #include "stm32f4xx_hal.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal.h
N  * @author  MCD Application Team
N  * @brief   This file contains all the functions prototypes for the HAL 
N  *          module driver.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_H
S#define __STM32F4xx_HAL_H
S
S#ifdef __cplusplus
S extern "C" {
S#endif
S
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f4xx_hal_conf.h"
S
S/** @addtogroup STM32F4xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup HAL
S  * @{
S  */ 
S
S/* Exported types ------------------------------------------------------------*/
S/* Exported constants --------------------------------------------------------*/
S
S/** @defgroup HAL_Exported_Constants HAL Exported Constants
S  * @{
S  */
S
S/** @defgroup HAL_TICK_FREQ Tick Frequency
S  * @{
S  */
Stypedef enum
S{
S  HAL_TICK_FREQ_10HZ         = 100U,
S  HAL_TICK_FREQ_100HZ        = 10U,
S  HAL_TICK_FREQ_1KHZ         = 1U,
S  HAL_TICK_FREQ_DEFAULT      = HAL_TICK_FREQ_1KHZ
S} HAL_TickFreqTypeDef;
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S   
S/* Exported macro ------------------------------------------------------------*/
S/** @defgroup HAL_Exported_Macros HAL Exported Macros
S  * @{
S  */
S
S/** @brief  Freeze/Unfreeze Peripherals in Debug mode 
S  */
S#define __HAL_DBGMCU_FREEZE_TIM2()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM3()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM4()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM5()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM6()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM7()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM12()          (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM13()          (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM14()          (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP))
S#define __HAL_DBGMCU_FREEZE_RTC()            (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_RTC_STOP))
S#define __HAL_DBGMCU_FREEZE_WWDG()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP))
S#define __HAL_DBGMCU_FREEZE_IWDG()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP))
S#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT()   (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))
S#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT()   (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))
S#define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT()   (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))
S#define __HAL_DBGMCU_FREEZE_CAN1()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP))
S#define __HAL_DBGMCU_FREEZE_CAN2()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM1()           (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM8()           (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM9()           (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM10()          (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP))
S#define __HAL_DBGMCU_FREEZE_TIM11()          (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM11_STOP))
S
S#define __HAL_DBGMCU_UNFREEZE_TIM2()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM3()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM4()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM5()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM6()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM7()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM7_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM12()          (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM13()          (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM14()          (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM14_STOP))
S#define __HAL_DBGMCU_UNFREEZE_RTC()            (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP))
S#define __HAL_DBGMCU_UNFREEZE_WWDG()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP))
S#define __HAL_DBGMCU_UNFREEZE_IWDG()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP))
S#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT()   (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))
S#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT()   (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))
S#define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT()   (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))
S#define __HAL_DBGMCU_UNFREEZE_CAN1()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP))
S#define __HAL_DBGMCU_UNFREEZE_CAN2()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN2_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM1()           (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM8()           (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM9()           (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM10()          (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP))
S#define __HAL_DBGMCU_UNFREEZE_TIM11()          (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP))
S
S/** @brief  Main Flash memory mapped at 0x00000000
S  */
S#define __HAL_SYSCFG_REMAPMEMORY_FLASH()             (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE))
S
S/** @brief  System Flash memory mapped at 0x00000000
S  */
S#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
S                                                         SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0;\
S                                                        }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                         SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0;                                                        }while(0);
S
S/** @brief  Embedded SRAM mapped at 0x00000000
S  */
S#define __HAL_SYSCFG_REMAPMEMORY_SRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
S                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_0 | SYSCFG_MEMRMP_MEM_MODE_1);\
S                                                 }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_SRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_0 | SYSCFG_MEMRMP_MEM_MODE_1);                                                 }while(0);
S
S#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)
S/** @brief  FSMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000
S  */
S#define __HAL_SYSCFG_REMAPMEMORY_FSMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
S                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);\
S                                                 }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_FSMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);                                                 }while(0);
S#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
S
S#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
S    defined(STM32F469xx) || defined(STM32F479xx)
X#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||    defined(STM32F469xx) || defined(STM32F479xx)
S/** @brief  FMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000
S  */
S#define __HAL_SYSCFG_REMAPMEMORY_FMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
S                                                 SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);\
S                                                }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_FMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                 SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);                                                }while(0);
S
S/** @brief  FMC/SDRAM Bank 1 and 2 mapped at 0x00000000
S  */
S#define __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
S                                                       SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_2);\
S                                                      }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                       SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_2);                                                      }while(0);
S#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */ 
S
S#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S/** @defgroup Cortex_Lockup_Enable Cortex Lockup Enable
S  * @{
S  */
S/** @brief  SYSCFG Break Lockup lock
S  *         Enables and locks the connection of Cortex-M4 LOCKUP (Hardfault) output to TIM1/8 input
S  * @note   The selected configuration is locked and can be unlocked by system reset
S  */
S#define __HAL_SYSCFG_BREAK_PVD_LOCK()      do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_PVD_LOCK); \
S                                               SYSCFG->CFGR2 |= SYSCFG_CFGR2_PVD_LOCK;    \
S                                              }while(0)
X#define __HAL_SYSCFG_BREAK_PVD_LOCK()      do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_PVD_LOCK);                                                SYSCFG->CFGR2 |= SYSCFG_CFGR2_PVD_LOCK;                                                  }while(0)
S/**
S * @}
S */
S
S/** @defgroup PVD_Lock_Enable PVD Lock
S  * @{
S  */
S/** @brief  SYSCFG Break PVD lock
S  *         Enables and locks the PVD connection with Timer1/8 Break Input, , as well as the PVDE and PLS[2:0] in the PWR_CR register
S  * @note   The selected configuration is locked and can be unlocked by system reset
S  */
S#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK()     do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_LOCKUP_LOCK); \
S                                                 SYSCFG->CFGR2 |= SYSCFG_CFGR2_LOCKUP_LOCK;    \
S                                                }while(0)
X#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK()     do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_LOCKUP_LOCK);                                                  SYSCFG->CFGR2 |= SYSCFG_CFGR2_LOCKUP_LOCK;                                                    }while(0)
S/**
S * @}
S */
S#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx || STM32F413xx || STM32F423xx */
S/**
S  * @}
S  */
S
S/** @defgroup HAL_Private_Macros HAL Private Macros
S  * @{
S  */
S#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ)  || \
S                           ((FREQ) == HAL_TICK_FREQ_100HZ) || \
S                           ((FREQ) == HAL_TICK_FREQ_1KHZ))
X#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ)  ||                            ((FREQ) == HAL_TICK_FREQ_100HZ) ||                            ((FREQ) == HAL_TICK_FREQ_1KHZ))
S/**
S  * @}
S  */
S
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup HAL_Exported_Functions
S  * @{
S  */
S/** @addtogroup HAL_Exported_Functions_Group1
S  * @{
S  */
S/* Initialization and Configuration functions  ******************************/
SHAL_StatusTypeDef HAL_Init(void);
SHAL_StatusTypeDef HAL_DeInit(void);
Svoid HAL_MspInit(void);
Svoid HAL_MspDeInit(void);
SHAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority);
S/**
S  * @}
S  */
S
S/** @addtogroup HAL_Exported_Functions_Group2
S  * @{
S  */
S/* Peripheral Control functions  ************************************************/
Svoid HAL_IncTick(void);
Svoid HAL_Delay(uint32_t Delay);
Suint32_t HAL_GetTick(void);
Suint32_t HAL_GetTickPrio(void);
SHAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq);
SHAL_TickFreqTypeDef HAL_GetTickFreq(void);
Svoid HAL_SuspendTick(void);
Svoid HAL_ResumeTick(void);
Suint32_t HAL_GetHalVersion(void);
Suint32_t HAL_GetREVID(void);
Suint32_t HAL_GetDEVID(void);
Svoid HAL_DBGMCU_EnableDBGSleepMode(void);
Svoid HAL_DBGMCU_DisableDBGSleepMode(void);
Svoid HAL_DBGMCU_EnableDBGStopMode(void);
Svoid HAL_DBGMCU_DisableDBGStopMode(void);
Svoid HAL_DBGMCU_EnableDBGStandbyMode(void);
Svoid HAL_DBGMCU_DisableDBGStandbyMode(void);
Svoid HAL_EnableCompensationCell(void);
Svoid HAL_DisableCompensationCell(void);
Svoid HAL_GetUID(uint32_t *UID);
S#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
S    defined(STM32F469xx) || defined(STM32F479xx)
X#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||    defined(STM32F469xx) || defined(STM32F479xx)
Svoid HAL_EnableMemorySwappingBank(void);
Svoid HAL_DisableMemorySwappingBank(void);
S#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */ 
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */
S/* Private types -------------------------------------------------------------*/
S/* Private variables ---------------------------------------------------------*/
S/** @defgroup HAL_Private_Variables HAL Private Variables
S  * @{
S  */
S/**
S  * @}
S  */
S/* Private constants ---------------------------------------------------------*/
S/** @defgroup HAL_Private_Constants HAL Private Constants
S  * @{
S  */
S/**
S  * @}
S  */
S/* Private macros ------------------------------------------------------------*/
S/* Private functions ---------------------------------------------------------*/
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */ 
S  
S#ifdef __cplusplus
S}
S#endif
S
N#endif /* __STM32F4xx_HAL_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 251 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h" 2
N#endif /* USE_HAL_DRIVER */
N
N#ifdef __cplusplus
S}
N#endif /* __cplusplus */
N
N#endif /* __STM32F4xx_H */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N  
N
N
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 47 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h" 2
N#include "Legacy/stm32_hal_legacy.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Legacy/stm32_hal_legacy.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32_hal_legacy.h
N  * @author  MCD Application Team
N  * @brief   This file contains aliases definition for the STM32Cube HAL constants
N  *          macros and functions maintained for legacy purpose.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32_HAL_LEGACY
N#define __STM32_HAL_LEGACY
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define AES_FLAG_RDERR                  CRYP_FLAG_RDERR
N#define AES_FLAG_WRERR                  CRYP_FLAG_WRERR
N#define AES_CLEARFLAG_CCF               CRYP_CLEARFLAG_CCF
N#define AES_CLEARFLAG_RDERR             CRYP_CLEARFLAG_RDERR
N#define AES_CLEARFLAG_WRERR             CRYP_CLEARFLAG_WRERR
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define ADC_RESOLUTION12b               ADC_RESOLUTION_12B
N#define ADC_RESOLUTION10b               ADC_RESOLUTION_10B
N#define ADC_RESOLUTION8b                ADC_RESOLUTION_8B
N#define ADC_RESOLUTION6b                ADC_RESOLUTION_6B
N#define OVR_DATA_OVERWRITTEN            ADC_OVR_DATA_OVERWRITTEN
N#define OVR_DATA_PRESERVED              ADC_OVR_DATA_PRESERVED
N#define EOC_SINGLE_CONV                 ADC_EOC_SINGLE_CONV
N#define EOC_SEQ_CONV                    ADC_EOC_SEQ_CONV
N#define EOC_SINGLE_SEQ_CONV             ADC_EOC_SINGLE_SEQ_CONV
N#define REGULAR_GROUP                   ADC_REGULAR_GROUP
N#define INJECTED_GROUP                  ADC_INJECTED_GROUP
N#define REGULAR_INJECTED_GROUP          ADC_REGULAR_INJECTED_GROUP
N#define AWD_EVENT                       ADC_AWD_EVENT
N#define AWD1_EVENT                      ADC_AWD1_EVENT
N#define AWD2_EVENT                      ADC_AWD2_EVENT
N#define AWD3_EVENT                      ADC_AWD3_EVENT
N#define OVR_EVENT                       ADC_OVR_EVENT
N#define JQOVF_EVENT                     ADC_JQOVF_EVENT
N#define ALL_CHANNELS                    ADC_ALL_CHANNELS
N#define REGULAR_CHANNELS                ADC_REGULAR_CHANNELS
N#define INJECTED_CHANNELS               ADC_INJECTED_CHANNELS
N#define SYSCFG_FLAG_SENSOR_ADC          ADC_FLAG_SENSOR
N#define SYSCFG_FLAG_VREF_ADC            ADC_FLAG_VREFINT
N#define ADC_CLOCKPRESCALER_PCLK_DIV1    ADC_CLOCK_SYNC_PCLK_DIV1
N#define ADC_CLOCKPRESCALER_PCLK_DIV2    ADC_CLOCK_SYNC_PCLK_DIV2
N#define ADC_CLOCKPRESCALER_PCLK_DIV4    ADC_CLOCK_SYNC_PCLK_DIV4
N#define ADC_CLOCKPRESCALER_PCLK_DIV6    ADC_CLOCK_SYNC_PCLK_DIV6
N#define ADC_CLOCKPRESCALER_PCLK_DIV8    ADC_CLOCK_SYNC_PCLK_DIV8
N#define ADC_EXTERNALTRIG0_T6_TRGO       ADC_EXTERNALTRIGCONV_T6_TRGO
N#define ADC_EXTERNALTRIG1_T21_CC2       ADC_EXTERNALTRIGCONV_T21_CC2
N#define ADC_EXTERNALTRIG2_T2_TRGO       ADC_EXTERNALTRIGCONV_T2_TRGO
N#define ADC_EXTERNALTRIG3_T2_CC4        ADC_EXTERNALTRIGCONV_T2_CC4
N#define ADC_EXTERNALTRIG4_T22_TRGO      ADC_EXTERNALTRIGCONV_T22_TRGO
N#define ADC_EXTERNALTRIG7_EXT_IT11      ADC_EXTERNALTRIGCONV_EXT_IT11
N#define ADC_CLOCK_ASYNC                 ADC_CLOCK_ASYNC_DIV1
N#define ADC_EXTERNALTRIG_EDGE_NONE      ADC_EXTERNALTRIGCONVEDGE_NONE
N#define ADC_EXTERNALTRIG_EDGE_RISING    ADC_EXTERNALTRIGCONVEDGE_RISING
N#define ADC_EXTERNALTRIG_EDGE_FALLING   ADC_EXTERNALTRIGCONVEDGE_FALLING
N#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
N#define ADC_SAMPLETIME_2CYCLE_5         ADC_SAMPLETIME_2CYCLES_5
N
N#define HAL_ADC_STATE_BUSY_REG          HAL_ADC_STATE_REG_BUSY
N#define HAL_ADC_STATE_BUSY_INJ          HAL_ADC_STATE_INJ_BUSY
N#define HAL_ADC_STATE_EOC_REG           HAL_ADC_STATE_REG_EOC
N#define HAL_ADC_STATE_EOC_INJ           HAL_ADC_STATE_INJ_EOC
N#define HAL_ADC_STATE_ERROR             HAL_ADC_STATE_ERROR_INTERNAL
N#define HAL_ADC_STATE_BUSY              HAL_ADC_STATE_BUSY_INTERNAL
N#define HAL_ADC_STATE_AWD               HAL_ADC_STATE_AWD1
N/**
N  * @}
N  */
N
N/** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define COMP_WINDOWMODE_DISABLED       COMP_WINDOWMODE_DISABLE
N#define COMP_WINDOWMODE_ENABLED        COMP_WINDOWMODE_ENABLE
N#define COMP_EXTI_LINE_COMP1_EVENT     COMP_EXTI_LINE_COMP1
N#define COMP_EXTI_LINE_COMP2_EVENT     COMP_EXTI_LINE_COMP2
N#define COMP_EXTI_LINE_COMP3_EVENT     COMP_EXTI_LINE_COMP3
N#define COMP_EXTI_LINE_COMP4_EVENT     COMP_EXTI_LINE_COMP4
N#define COMP_EXTI_LINE_COMP5_EVENT     COMP_EXTI_LINE_COMP5
N#define COMP_EXTI_LINE_COMP6_EVENT     COMP_EXTI_LINE_COMP6
N#define COMP_EXTI_LINE_COMP7_EVENT     COMP_EXTI_LINE_COMP7
N#if defined(STM32L0)
X#if 0L
S#define COMP_LPTIMCONNECTION_ENABLED   ((uint32_t)0x00000003U)    /*!< COMPX output generic naming: connected to LPTIM input 1 for COMP1, LPTIM input 2 for COMP2 */
N#endif
N#define COMP_OUTPUT_COMP6TIM2OCREFCLR  COMP_OUTPUT_COMP6_TIM2OCREFCLR
N#if defined(STM32F373xC) || defined(STM32F378xx)
X#if 0L || 0L
S#define COMP_OUTPUT_TIM3IC1            COMP_OUTPUT_COMP1_TIM3IC1
S#define COMP_OUTPUT_TIM3OCREFCLR       COMP_OUTPUT_COMP1_TIM3OCREFCLR
N#endif /* STM32F373xC || STM32F378xx */
N
N#if defined(STM32L0) || defined(STM32L4)
X#if 0L || 0L
S#define COMP_WINDOWMODE_ENABLE         COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON
S
S#define COMP_NONINVERTINGINPUT_IO1      COMP_INPUT_PLUS_IO1
S#define COMP_NONINVERTINGINPUT_IO2      COMP_INPUT_PLUS_IO2
S#define COMP_NONINVERTINGINPUT_IO3      COMP_INPUT_PLUS_IO3
S#define COMP_NONINVERTINGINPUT_IO4      COMP_INPUT_PLUS_IO4
S#define COMP_NONINVERTINGINPUT_IO5      COMP_INPUT_PLUS_IO5
S#define COMP_NONINVERTINGINPUT_IO6      COMP_INPUT_PLUS_IO6
S
S#define COMP_INVERTINGINPUT_1_4VREFINT  COMP_INPUT_MINUS_1_4VREFINT
S#define COMP_INVERTINGINPUT_1_2VREFINT  COMP_INPUT_MINUS_1_2VREFINT
S#define COMP_INVERTINGINPUT_3_4VREFINT  COMP_INPUT_MINUS_3_4VREFINT
S#define COMP_INVERTINGINPUT_VREFINT     COMP_INPUT_MINUS_VREFINT
S#define COMP_INVERTINGINPUT_DAC1_CH1    COMP_INPUT_MINUS_DAC1_CH1
S#define COMP_INVERTINGINPUT_DAC1_CH2    COMP_INPUT_MINUS_DAC1_CH2
S#define COMP_INVERTINGINPUT_DAC1        COMP_INPUT_MINUS_DAC1_CH1
S#define COMP_INVERTINGINPUT_DAC2        COMP_INPUT_MINUS_DAC1_CH2
S#define COMP_INVERTINGINPUT_IO1         COMP_INPUT_MINUS_IO1
S#if defined(STM32L0)
S/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2),     */
S/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding   */
S/* to the second dedicated IO (only for COMP2).                               */
S#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_DAC1_CH2
S#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO2
S#else
S#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_IO2
S#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO3
S#endif
S#define COMP_INVERTINGINPUT_IO4         COMP_INPUT_MINUS_IO4
S#define COMP_INVERTINGINPUT_IO5         COMP_INPUT_MINUS_IO5
S
S#define COMP_OUTPUTLEVEL_LOW            COMP_OUTPUT_LEVEL_LOW
S#define COMP_OUTPUTLEVEL_HIGH           COMP_OUTPUT_LEVEL_HIGH
S
S/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose.                    */
S/*       To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()".        */
S#if defined(COMP_CSR_LOCK)
S#define COMP_FLAG_LOCK                 COMP_CSR_LOCK
S#elif defined(COMP_CSR_COMP1LOCK)
S#define COMP_FLAG_LOCK                 COMP_CSR_COMP1LOCK
S#elif defined(COMP_CSR_COMPxLOCK)
S#define COMP_FLAG_LOCK                 COMP_CSR_COMPxLOCK
S#endif
S
S#if defined(STM32L4)
S#define COMP_BLANKINGSRCE_TIM1OC5        COMP_BLANKINGSRC_TIM1_OC5_COMP1
S#define COMP_BLANKINGSRCE_TIM2OC3        COMP_BLANKINGSRC_TIM2_OC3_COMP1
S#define COMP_BLANKINGSRCE_TIM3OC3        COMP_BLANKINGSRC_TIM3_OC3_COMP1
S#define COMP_BLANKINGSRCE_TIM3OC4        COMP_BLANKINGSRC_TIM3_OC4_COMP2
S#define COMP_BLANKINGSRCE_TIM8OC5        COMP_BLANKINGSRC_TIM8_OC5_COMP2
S#define COMP_BLANKINGSRCE_TIM15OC1       COMP_BLANKINGSRC_TIM15_OC1_COMP2
S#define COMP_BLANKINGSRCE_NONE           COMP_BLANKINGSRC_NONE
S#endif
S
S#if defined(STM32L0)
S#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_MEDIUMSPEED
S#define COMP_MODE_LOWSPEED               COMP_POWERMODE_ULTRALOWPOWER
S#else
S#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_HIGHSPEED
S#define COMP_MODE_MEDIUMSPEED            COMP_POWERMODE_MEDIUMSPEED
S#define COMP_MODE_LOWPOWER               COMP_POWERMODE_LOWPOWER
S#define COMP_MODE_ULTRALOWPOWER          COMP_POWERMODE_ULTRALOWPOWER
S#endif
S
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig
N/**
N  * @}
N  */
N
N/** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define CRC_OUTPUTDATA_INVERSION_DISABLED    CRC_OUTPUTDATA_INVERSION_DISABLE
N#define CRC_OUTPUTDATA_INVERSION_ENABLED     CRC_OUTPUTDATA_INVERSION_ENABLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define DAC1_CHANNEL_1                                  DAC_CHANNEL_1
N#define DAC1_CHANNEL_2                                  DAC_CHANNEL_2
N#define DAC2_CHANNEL_1                                  DAC_CHANNEL_1
N#define DAC_WAVE_NONE                                   0x00000000U
N#define DAC_WAVE_NOISE                                  DAC_CR_WAVE1_0
N#define DAC_WAVE_TRIANGLE                               DAC_CR_WAVE1_1
N#define DAC_WAVEGENERATION_NONE                         DAC_WAVE_NONE
N#define DAC_WAVEGENERATION_NOISE                        DAC_WAVE_NOISE
N#define DAC_WAVEGENERATION_TRIANGLE                     DAC_WAVE_TRIANGLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define HAL_REMAPDMA_ADC_DMA_CH2                DMA_REMAP_ADC_DMA_CH2
N#define HAL_REMAPDMA_USART1_TX_DMA_CH4          DMA_REMAP_USART1_TX_DMA_CH4
N#define HAL_REMAPDMA_USART1_RX_DMA_CH5          DMA_REMAP_USART1_RX_DMA_CH5
N#define HAL_REMAPDMA_TIM16_DMA_CH4              DMA_REMAP_TIM16_DMA_CH4
N#define HAL_REMAPDMA_TIM17_DMA_CH2              DMA_REMAP_TIM17_DMA_CH2
N#define HAL_REMAPDMA_USART3_DMA_CH32            DMA_REMAP_USART3_DMA_CH32
N#define HAL_REMAPDMA_TIM16_DMA_CH6              DMA_REMAP_TIM16_DMA_CH6
N#define HAL_REMAPDMA_TIM17_DMA_CH7              DMA_REMAP_TIM17_DMA_CH7
N#define HAL_REMAPDMA_SPI2_DMA_CH67              DMA_REMAP_SPI2_DMA_CH67
N#define HAL_REMAPDMA_USART2_DMA_CH67            DMA_REMAP_USART2_DMA_CH67
N#define HAL_REMAPDMA_I2C1_DMA_CH76              DMA_REMAP_I2C1_DMA_CH76
N#define HAL_REMAPDMA_TIM1_DMA_CH6               DMA_REMAP_TIM1_DMA_CH6
N#define HAL_REMAPDMA_TIM2_DMA_CH7               DMA_REMAP_TIM2_DMA_CH7
N#define HAL_REMAPDMA_TIM3_DMA_CH6               DMA_REMAP_TIM3_DMA_CH6
N
N#define IS_HAL_REMAPDMA                          IS_DMA_REMAP
N#define __HAL_REMAPDMA_CHANNEL_ENABLE            __HAL_DMA_REMAP_CHANNEL_ENABLE
N#define __HAL_REMAPDMA_CHANNEL_DISABLE           __HAL_DMA_REMAP_CHANNEL_DISABLE
N
N
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define TYPEPROGRAM_BYTE              FLASH_TYPEPROGRAM_BYTE
N#define TYPEPROGRAM_HALFWORD          FLASH_TYPEPROGRAM_HALFWORD
N#define TYPEPROGRAM_WORD              FLASH_TYPEPROGRAM_WORD
N#define TYPEPROGRAM_DOUBLEWORD        FLASH_TYPEPROGRAM_DOUBLEWORD
N#define TYPEERASE_SECTORS             FLASH_TYPEERASE_SECTORS
N#define TYPEERASE_PAGES               FLASH_TYPEERASE_PAGES
N#define TYPEERASE_PAGEERASE           FLASH_TYPEERASE_PAGES
N#define TYPEERASE_MASSERASE           FLASH_TYPEERASE_MASSERASE
N#define WRPSTATE_DISABLE              OB_WRPSTATE_DISABLE
N#define WRPSTATE_ENABLE               OB_WRPSTATE_ENABLE
N#define HAL_FLASH_TIMEOUT_VALUE       FLASH_TIMEOUT_VALUE
N#define OBEX_PCROP                    OPTIONBYTE_PCROP
N#define OBEX_BOOTCONFIG               OPTIONBYTE_BOOTCONFIG
N#define PCROPSTATE_DISABLE            OB_PCROP_STATE_DISABLE
N#define PCROPSTATE_ENABLE             OB_PCROP_STATE_ENABLE
N#define TYPEERASEDATA_BYTE            FLASH_TYPEERASEDATA_BYTE
N#define TYPEERASEDATA_HALFWORD        FLASH_TYPEERASEDATA_HALFWORD
N#define TYPEERASEDATA_WORD            FLASH_TYPEERASEDATA_WORD
N#define TYPEPROGRAMDATA_BYTE          FLASH_TYPEPROGRAMDATA_BYTE
N#define TYPEPROGRAMDATA_HALFWORD      FLASH_TYPEPROGRAMDATA_HALFWORD
N#define TYPEPROGRAMDATA_WORD          FLASH_TYPEPROGRAMDATA_WORD
N#define TYPEPROGRAMDATA_FASTBYTE      FLASH_TYPEPROGRAMDATA_FASTBYTE
N#define TYPEPROGRAMDATA_FASTHALFWORD  FLASH_TYPEPROGRAMDATA_FASTHALFWORD
N#define TYPEPROGRAMDATA_FASTWORD      FLASH_TYPEPROGRAMDATA_FASTWORD
N#define PAGESIZE                      FLASH_PAGE_SIZE
N#define TYPEPROGRAM_FASTBYTE          FLASH_TYPEPROGRAM_BYTE
N#define TYPEPROGRAM_FASTHALFWORD      FLASH_TYPEPROGRAM_HALFWORD
N#define TYPEPROGRAM_FASTWORD          FLASH_TYPEPROGRAM_WORD
N#define VOLTAGE_RANGE_1               FLASH_VOLTAGE_RANGE_1
N#define VOLTAGE_RANGE_2               FLASH_VOLTAGE_RANGE_2
N#define VOLTAGE_RANGE_3               FLASH_VOLTAGE_RANGE_3
N#define VOLTAGE_RANGE_4               FLASH_VOLTAGE_RANGE_4
N#define TYPEPROGRAM_FAST              FLASH_TYPEPROGRAM_FAST
N#define TYPEPROGRAM_FAST_AND_LAST     FLASH_TYPEPROGRAM_FAST_AND_LAST
N#define WRPAREA_BANK1_AREAA           OB_WRPAREA_BANK1_AREAA
N#define WRPAREA_BANK1_AREAB           OB_WRPAREA_BANK1_AREAB
N#define WRPAREA_BANK2_AREAA           OB_WRPAREA_BANK2_AREAA
N#define WRPAREA_BANK2_AREAB           OB_WRPAREA_BANK2_AREAB
N#define IWDG_STDBY_FREEZE             OB_IWDG_STDBY_FREEZE
N#define IWDG_STDBY_ACTIVE             OB_IWDG_STDBY_RUN
N#define IWDG_STOP_FREEZE              OB_IWDG_STOP_FREEZE
N#define IWDG_STOP_ACTIVE              OB_IWDG_STOP_RUN
N#define FLASH_ERROR_NONE              HAL_FLASH_ERROR_NONE
N#define FLASH_ERROR_RD                HAL_FLASH_ERROR_RD
N#define FLASH_ERROR_PG                HAL_FLASH_ERROR_PROG
N#define FLASH_ERROR_PGP               HAL_FLASH_ERROR_PGS
N#define FLASH_ERROR_WRP               HAL_FLASH_ERROR_WRP
N#define FLASH_ERROR_OPTV              HAL_FLASH_ERROR_OPTV
N#define FLASH_ERROR_OPTVUSR           HAL_FLASH_ERROR_OPTVUSR
N#define FLASH_ERROR_PROG              HAL_FLASH_ERROR_PROG
N#define FLASH_ERROR_OP                HAL_FLASH_ERROR_OPERATION
N#define FLASH_ERROR_PGA               HAL_FLASH_ERROR_PGA
N#define FLASH_ERROR_SIZE              HAL_FLASH_ERROR_SIZE
N#define FLASH_ERROR_SIZ               HAL_FLASH_ERROR_SIZE
N#define FLASH_ERROR_PGS               HAL_FLASH_ERROR_PGS
N#define FLASH_ERROR_MIS               HAL_FLASH_ERROR_MIS
N#define FLASH_ERROR_FAST              HAL_FLASH_ERROR_FAST
N#define FLASH_ERROR_FWWERR            HAL_FLASH_ERROR_FWWERR
N#define FLASH_ERROR_NOTZERO           HAL_FLASH_ERROR_NOTZERO
N#define FLASH_ERROR_OPERATION         HAL_FLASH_ERROR_OPERATION
N#define FLASH_ERROR_ERS               HAL_FLASH_ERROR_ERS
N#define OB_WDG_SW                     OB_IWDG_SW
N#define OB_WDG_HW                     OB_IWDG_HW
N#define OB_SDADC12_VDD_MONITOR_SET    OB_SDACD_VDD_MONITOR_SET
N#define OB_SDADC12_VDD_MONITOR_RESET  OB_SDACD_VDD_MONITOR_RESET
N#define OB_RAM_PARITY_CHECK_SET       OB_SRAM_PARITY_SET
N#define OB_RAM_PARITY_CHECK_RESET     OB_SRAM_PARITY_RESET
N#define IS_OB_SDADC12_VDD_MONITOR     IS_OB_SDACD_VDD_MONITOR
N#define OB_RDP_LEVEL0                 OB_RDP_LEVEL_0
N#define OB_RDP_LEVEL1                 OB_RDP_LEVEL_1
N#define OB_RDP_LEVEL2                 OB_RDP_LEVEL_2
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9    I2C_FASTMODEPLUS_PA9
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10   I2C_FASTMODEPLUS_PA10
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6    I2C_FASTMODEPLUS_PB6
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7    I2C_FASTMODEPLUS_PB7
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8    I2C_FASTMODEPLUS_PB8
N#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9    I2C_FASTMODEPLUS_PB9
N#define HAL_SYSCFG_FASTMODEPLUS_I2C1       I2C_FASTMODEPLUS_I2C1
N#define HAL_SYSCFG_FASTMODEPLUS_I2C2       I2C_FASTMODEPLUS_I2C2
N#define HAL_SYSCFG_FASTMODEPLUS_I2C3       I2C_FASTMODEPLUS_I2C3
N/**
N  * @}
N  */
N
N
N/** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose
N  * @{
N  */
N#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4)
X#if 0L || 0L || 0L || 0L
S#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE       FMC_NAND_WAIT_FEATURE_DISABLE
S#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE        FMC_NAND_WAIT_FEATURE_ENABLE
S#define FMC_NAND_PCC_MEM_BUS_WIDTH_8            FMC_NAND_MEM_BUS_WIDTH_8
S#define FMC_NAND_PCC_MEM_BUS_WIDTH_16           FMC_NAND_MEM_BUS_WIDTH_16
N#else
N#define FMC_NAND_WAIT_FEATURE_DISABLE           FMC_NAND_PCC_WAIT_FEATURE_DISABLE
N#define FMC_NAND_WAIT_FEATURE_ENABLE            FMC_NAND_PCC_WAIT_FEATURE_ENABLE
N#define FMC_NAND_MEM_BUS_WIDTH_8                FMC_NAND_PCC_MEM_BUS_WIDTH_8
N#define FMC_NAND_MEM_BUS_WIDTH_16               FMC_NAND_PCC_MEM_BUS_WIDTH_16
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define FSMC_NORSRAM_TYPEDEF                      FSMC_NORSRAM_TypeDef
N#define FSMC_NORSRAM_EXTENDED_TYPEDEF             FSMC_NORSRAM_EXTENDED_TypeDef
N/**
N  * @}
N  */
N
N/** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define GET_GPIO_SOURCE                           GPIO_GET_INDEX
N#define GET_GPIO_INDEX                            GPIO_GET_INDEX
N
N#if defined(STM32F4)
X#if 1L
N#define GPIO_AF12_SDMMC                           GPIO_AF12_SDIO
N#define GPIO_AF12_SDMMC1                          GPIO_AF12_SDIO
N#endif
N
N#if defined(STM32F7)
X#if 0L
S#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
S#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
N#endif
N
N#if defined(STM32L4)
X#if 0L
S#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
S#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
N#endif
N
N#define GPIO_AF0_LPTIM                            GPIO_AF0_LPTIM1
N#define GPIO_AF1_LPTIM                            GPIO_AF1_LPTIM1
N#define GPIO_AF2_LPTIM                            GPIO_AF2_LPTIM1
N
N#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32G4)
X#if 0L || 0L || 1L || 0L || 0L || 0L
N#define  GPIO_SPEED_LOW                           GPIO_SPEED_FREQ_LOW
N#define  GPIO_SPEED_MEDIUM                        GPIO_SPEED_FREQ_MEDIUM
N#define  GPIO_SPEED_FAST                          GPIO_SPEED_FREQ_HIGH
N#define  GPIO_SPEED_HIGH                          GPIO_SPEED_FREQ_VERY_HIGH
N#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 */
N
N#if defined(STM32L1)
X#if 0L
S #define  GPIO_SPEED_VERY_LOW    GPIO_SPEED_FREQ_LOW
S #define  GPIO_SPEED_LOW         GPIO_SPEED_FREQ_MEDIUM
S #define  GPIO_SPEED_MEDIUM      GPIO_SPEED_FREQ_HIGH
S #define  GPIO_SPEED_HIGH        GPIO_SPEED_FREQ_VERY_HIGH
N#endif /* STM32L1 */
N
N#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)
X#if 0L || 0L || 0L
S #define  GPIO_SPEED_LOW    GPIO_SPEED_FREQ_LOW
S #define  GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM
S #define  GPIO_SPEED_HIGH   GPIO_SPEED_FREQ_HIGH
N#endif /* STM32F0 || STM32F3 || STM32F1 */
N
N#define GPIO_AF6_DFSDM                            GPIO_AF6_DFSDM1
N/**
N  * @}
N  */
N
N/** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#if defined(STM32H7)
X#if 0L
S #define __HAL_RCC_JPEG_CLK_ENABLE               __HAL_RCC_JPGDECEN_CLK_ENABLE
S #define __HAL_RCC_JPEG_CLK_DISABLE              __HAL_RCC_JPGDECEN_CLK_DISABLE
S #define __HAL_RCC_JPEG_FORCE_RESET              __HAL_RCC_JPGDECRST_FORCE_RESET
S #define __HAL_RCC_JPEG_RELEASE_RESET            __HAL_RCC_JPGDECRST_RELEASE_RESET
S #define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE         __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE
S #define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE        __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE
S
S  #define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1
S  #define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2
S
S #define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX
S #define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX
S
S #define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT
S #define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT
S #define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT
S #define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT
S #define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT
S #define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT
S #define HAL_DMAMUX1_REQUEST_GEN_EXTI0              HAL_DMAMUX1_REQ_GEN_EXTI0
S #define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO         HAL_DMAMUX1_REQ_GEN_TIM12_TRGO
S
S #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT
S #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT
S #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT
S #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT
S #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT
S #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT
S #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT
S #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP
S #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP
S #define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP
S #define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT
S #define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP
S #define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT
S #define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP
S #define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP
S #define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP          HAL_DMAMUX2_REQ_GEN_I2C4_WKUP
S #define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP          HAL_DMAMUX2_REQ_GEN_SPI6_WKUP
S #define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT          HAL_DMAMUX2_REQ_GEN_COMP1_OUT
S #define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT          HAL_DMAMUX2_REQ_GEN_COMP2_OUT
S #define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP           HAL_DMAMUX2_REQ_GEN_RTC_WKUP
S #define HAL_DMAMUX2_REQUEST_GEN_EXTI0              HAL_DMAMUX2_REQ_GEN_EXTI0
S #define HAL_DMAMUX2_REQUEST_GEN_EXTI2              HAL_DMAMUX2_REQ_GEN_EXTI2
S #define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT        HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT
S #define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT            HAL_DMAMUX2_REQ_GEN_SPI6_IT
S #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT
S #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT
S #define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT            HAL_DMAMUX2_REQ_GEN_ADC3_IT
S #define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT      HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT
S #define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT
S #define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT
S
S #define HAL_DMAMUX_REQUEST_GEN_NO_EVENT            HAL_DMAMUX_REQ_GEN_NO_EVENT
S #define HAL_DMAMUX_REQUEST_GEN_RISING              HAL_DMAMUX_REQ_GEN_RISING
S #define HAL_DMAMUX_REQUEST_GEN_FALLING             HAL_DMAMUX_REQ_GEN_FALLING
S #define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING      HAL_DMAMUX_REQ_GEN_RISING_FALLING
S
S
N#endif /* STM32H7  */
N
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define HRTIM_TIMDELAYEDPROTECTION_DISABLED           HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6
N#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7
N#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7
N#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7
N
N#define __HAL_HRTIM_SetCounter        __HAL_HRTIM_SETCOUNTER
N#define __HAL_HRTIM_GetCounter        __HAL_HRTIM_GETCOUNTER
N#define __HAL_HRTIM_SetPeriod         __HAL_HRTIM_SETPERIOD
N#define __HAL_HRTIM_GetPeriod         __HAL_HRTIM_GETPERIOD
N#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER
N#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER
N#define __HAL_HRTIM_SetCompare        __HAL_HRTIM_SETCOMPARE
N#define __HAL_HRTIM_GetCompare        __HAL_HRTIM_GETCOMPARE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define I2C_DUALADDRESS_DISABLED                I2C_DUALADDRESS_DISABLE
N#define I2C_DUALADDRESS_ENABLED                 I2C_DUALADDRESS_ENABLE
N#define I2C_GENERALCALL_DISABLED                I2C_GENERALCALL_DISABLE
N#define I2C_GENERALCALL_ENABLED                 I2C_GENERALCALL_ENABLE
N#define I2C_NOSTRETCH_DISABLED                  I2C_NOSTRETCH_DISABLE
N#define I2C_NOSTRETCH_ENABLED                   I2C_NOSTRETCH_ENABLE
N#define I2C_ANALOGFILTER_ENABLED                I2C_ANALOGFILTER_ENABLE
N#define I2C_ANALOGFILTER_DISABLED               I2C_ANALOGFILTER_DISABLE
N#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S#define HAL_I2C_STATE_MEM_BUSY_TX               HAL_I2C_STATE_BUSY_TX
S#define HAL_I2C_STATE_MEM_BUSY_RX               HAL_I2C_STATE_BUSY_RX
S#define HAL_I2C_STATE_MASTER_BUSY_TX            HAL_I2C_STATE_BUSY_TX
S#define HAL_I2C_STATE_MASTER_BUSY_RX            HAL_I2C_STATE_BUSY_RX
S#define HAL_I2C_STATE_SLAVE_BUSY_TX             HAL_I2C_STATE_BUSY_TX
S#define HAL_I2C_STATE_SLAVE_BUSY_RX             HAL_I2C_STATE_BUSY_RX
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define IRDA_ONE_BIT_SAMPLE_DISABLED            IRDA_ONE_BIT_SAMPLE_DISABLE
N#define IRDA_ONE_BIT_SAMPLE_ENABLED             IRDA_ONE_BIT_SAMPLE_ENABLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define KR_KEY_RELOAD                   IWDG_KEY_RELOAD
N#define KR_KEY_ENABLE                   IWDG_KEY_ENABLE
N#define KR_KEY_EWA                      IWDG_KEY_WRITE_ACCESS_ENABLE
N#define KR_KEY_DWA                      IWDG_KEY_WRITE_ACCESS_DISABLE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
N#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
N#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
N#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
N
N#define LPTIM_CLOCKPOLARITY_RISINGEDGE          LPTIM_CLOCKPOLARITY_RISING
N#define LPTIM_CLOCKPOLARITY_FALLINGEDGE         LPTIM_CLOCKPOLARITY_FALLING
N#define LPTIM_CLOCKPOLARITY_BOTHEDGES           LPTIM_CLOCKPOLARITY_RISING_FALLING
N
N#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION  LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
N#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS      LPTIM_TRIGSAMPLETIME_2TRANSITIONS
N#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS      LPTIM_TRIGSAMPLETIME_4TRANSITIONS
N#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS      LPTIM_TRIGSAMPLETIME_8TRANSITIONS
N
N/* The following 3 definition have also been present in a temporary version of lptim.h */
N/* They need to be renamed also to the right name, just in case */
N#define LPTIM_TRIGSAMPLETIME_2TRANSITION        LPTIM_TRIGSAMPLETIME_2TRANSITIONS
N#define LPTIM_TRIGSAMPLETIME_4TRANSITION        LPTIM_TRIGSAMPLETIME_4TRANSITIONS
N#define LPTIM_TRIGSAMPLETIME_8TRANSITION        LPTIM_TRIGSAMPLETIME_8TRANSITIONS
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define HAL_NAND_Read_Page              HAL_NAND_Read_Page_8b
N#define HAL_NAND_Write_Page             HAL_NAND_Write_Page_8b
N#define HAL_NAND_Read_SpareArea         HAL_NAND_Read_SpareArea_8b
N#define HAL_NAND_Write_SpareArea        HAL_NAND_Write_SpareArea_8b
N
N#define NAND_AddressTypedef             NAND_AddressTypeDef
N
N#define __ARRAY_ADDRESS                 ARRAY_ADDRESS
N#define __ADDR_1st_CYCLE                ADDR_1ST_CYCLE
N#define __ADDR_2nd_CYCLE                ADDR_2ND_CYCLE
N#define __ADDR_3rd_CYCLE                ADDR_3RD_CYCLE
N#define __ADDR_4th_CYCLE                ADDR_4TH_CYCLE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define NOR_StatusTypedef              HAL_NOR_StatusTypeDef
N#define NOR_SUCCESS                    HAL_NOR_STATUS_SUCCESS
N#define NOR_ONGOING                    HAL_NOR_STATUS_ONGOING
N#define NOR_ERROR                      HAL_NOR_STATUS_ERROR
N#define NOR_TIMEOUT                    HAL_NOR_STATUS_TIMEOUT
N
N#define __NOR_WRITE                    NOR_WRITE
N#define __NOR_ADDR_SHIFT               NOR_ADDR_SHIFT
N/**
N  * @}
N  */
N
N/** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define OPAMP_NONINVERTINGINPUT_VP0           OPAMP_NONINVERTINGINPUT_IO0
N#define OPAMP_NONINVERTINGINPUT_VP1           OPAMP_NONINVERTINGINPUT_IO1
N#define OPAMP_NONINVERTINGINPUT_VP2           OPAMP_NONINVERTINGINPUT_IO2
N#define OPAMP_NONINVERTINGINPUT_VP3           OPAMP_NONINVERTINGINPUT_IO3
N
N#define OPAMP_SEC_NONINVERTINGINPUT_VP0       OPAMP_SEC_NONINVERTINGINPUT_IO0
N#define OPAMP_SEC_NONINVERTINGINPUT_VP1       OPAMP_SEC_NONINVERTINGINPUT_IO1
N#define OPAMP_SEC_NONINVERTINGINPUT_VP2       OPAMP_SEC_NONINVERTINGINPUT_IO2
N#define OPAMP_SEC_NONINVERTINGINPUT_VP3       OPAMP_SEC_NONINVERTINGINPUT_IO3
N
N#define OPAMP_INVERTINGINPUT_VM0              OPAMP_INVERTINGINPUT_IO0
N#define OPAMP_INVERTINGINPUT_VM1              OPAMP_INVERTINGINPUT_IO1
N
N#define IOPAMP_INVERTINGINPUT_VM0             OPAMP_INVERTINGINPUT_IO0
N#define IOPAMP_INVERTINGINPUT_VM1             OPAMP_INVERTINGINPUT_IO1
N
N#define OPAMP_SEC_INVERTINGINPUT_VM0          OPAMP_SEC_INVERTINGINPUT_IO0
N#define OPAMP_SEC_INVERTINGINPUT_VM1          OPAMP_SEC_INVERTINGINPUT_IO1
N
N#define OPAMP_INVERTINGINPUT_VINM             OPAMP_SEC_INVERTINGINPUT_IO1
N
N#define OPAMP_PGACONNECT_NO                   OPAMP_PGA_CONNECT_INVERTINGINPUT_NO
N#define OPAMP_PGACONNECT_VM0                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0
N#define OPAMP_PGACONNECT_VM1                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define I2S_STANDARD_PHILLIPS      I2S_STANDARD_PHILIPS
N#if defined(STM32F7)
X#if 0L
S  #define I2S_CLOCK_SYSCLK           I2S_CLOCK_PLL
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N/* Compact Flash-ATA registers description */
N#define CF_DATA                       ATA_DATA
N#define CF_SECTOR_COUNT               ATA_SECTOR_COUNT
N#define CF_SECTOR_NUMBER              ATA_SECTOR_NUMBER
N#define CF_CYLINDER_LOW               ATA_CYLINDER_LOW
N#define CF_CYLINDER_HIGH              ATA_CYLINDER_HIGH
N#define CF_CARD_HEAD                  ATA_CARD_HEAD
N#define CF_STATUS_CMD                 ATA_STATUS_CMD
N#define CF_STATUS_CMD_ALTERNATE       ATA_STATUS_CMD_ALTERNATE
N#define CF_COMMON_DATA_AREA           ATA_COMMON_DATA_AREA
N
N/* Compact Flash-ATA commands */
N#define CF_READ_SECTOR_CMD            ATA_READ_SECTOR_CMD
N#define CF_WRITE_SECTOR_CMD           ATA_WRITE_SECTOR_CMD
N#define CF_ERASE_SECTOR_CMD           ATA_ERASE_SECTOR_CMD
N#define CF_IDENTIFY_CMD               ATA_IDENTIFY_CMD
N
N#define PCCARD_StatusTypedef          HAL_PCCARD_StatusTypeDef
N#define PCCARD_SUCCESS                HAL_PCCARD_STATUS_SUCCESS
N#define PCCARD_ONGOING                HAL_PCCARD_STATUS_ONGOING
N#define PCCARD_ERROR                  HAL_PCCARD_STATUS_ERROR
N#define PCCARD_TIMEOUT                HAL_PCCARD_STATUS_TIMEOUT
N/**
N  * @}
N  */
N
N/** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define FORMAT_BIN                  RTC_FORMAT_BIN
N#define FORMAT_BCD                  RTC_FORMAT_BCD
N
N#define RTC_ALARMSUBSECONDMASK_None     RTC_ALARMSUBSECONDMASK_NONE
N#define RTC_TAMPERERASEBACKUP_DISABLED  RTC_TAMPER_ERASE_BACKUP_DISABLE
N#define RTC_TAMPERMASK_FLAG_DISABLED    RTC_TAMPERMASK_FLAG_DISABLE
N#define RTC_TAMPERMASK_FLAG_ENABLED     RTC_TAMPERMASK_FLAG_ENABLE
N
N#define RTC_MASKTAMPERFLAG_DISABLED     RTC_TAMPERMASK_FLAG_DISABLE
N#define RTC_MASKTAMPERFLAG_ENABLED      RTC_TAMPERMASK_FLAG_ENABLE
N#define RTC_TAMPERERASEBACKUP_ENABLED   RTC_TAMPER_ERASE_BACKUP_ENABLE
N#define RTC_TAMPER1_2_INTERRUPT         RTC_ALL_TAMPER_INTERRUPT
N#define RTC_TAMPER1_2_3_INTERRUPT       RTC_ALL_TAMPER_INTERRUPT
N
N#define RTC_TIMESTAMPPIN_PC13  RTC_TIMESTAMPPIN_DEFAULT
N#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1
N#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1
N#define RTC_TIMESTAMPPIN_PC1   RTC_TIMESTAMPPIN_POS2
N
N#define RTC_OUTPUT_REMAP_PC13  RTC_OUTPUT_REMAP_NONE
N#define RTC_OUTPUT_REMAP_PB14  RTC_OUTPUT_REMAP_POS1
N#define RTC_OUTPUT_REMAP_PB2   RTC_OUTPUT_REMAP_POS1
N
N#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT
N#define RTC_TAMPERPIN_PA0  RTC_TAMPERPIN_POS1
N#define RTC_TAMPERPIN_PI8  RTC_TAMPERPIN_POS1
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define SMARTCARD_NACK_ENABLED                  SMARTCARD_NACK_ENABLE
N#define SMARTCARD_NACK_DISABLED                 SMARTCARD_NACK_DISABLE
N
N#define SMARTCARD_ONEBIT_SAMPLING_DISABLED      SMARTCARD_ONE_BIT_SAMPLE_DISABLE
N#define SMARTCARD_ONEBIT_SAMPLING_ENABLED       SMARTCARD_ONE_BIT_SAMPLE_ENABLE
N#define SMARTCARD_ONEBIT_SAMPLING_DISABLE       SMARTCARD_ONE_BIT_SAMPLE_DISABLE
N#define SMARTCARD_ONEBIT_SAMPLING_ENABLE        SMARTCARD_ONE_BIT_SAMPLE_ENABLE
N
N#define SMARTCARD_TIMEOUT_DISABLED              SMARTCARD_TIMEOUT_DISABLE
N#define SMARTCARD_TIMEOUT_ENABLED               SMARTCARD_TIMEOUT_ENABLE
N
N#define SMARTCARD_LASTBIT_DISABLED              SMARTCARD_LASTBIT_DISABLE
N#define SMARTCARD_LASTBIT_ENABLED               SMARTCARD_LASTBIT_ENABLE
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define SMBUS_DUALADDRESS_DISABLED      SMBUS_DUALADDRESS_DISABLE
N#define SMBUS_DUALADDRESS_ENABLED       SMBUS_DUALADDRESS_ENABLE
N#define SMBUS_GENERALCALL_DISABLED      SMBUS_GENERALCALL_DISABLE
N#define SMBUS_GENERALCALL_ENABLED       SMBUS_GENERALCALL_ENABLE
N#define SMBUS_NOSTRETCH_DISABLED        SMBUS_NOSTRETCH_DISABLE
N#define SMBUS_NOSTRETCH_ENABLED         SMBUS_NOSTRETCH_ENABLE
N#define SMBUS_ANALOGFILTER_ENABLED      SMBUS_ANALOGFILTER_ENABLE
N#define SMBUS_ANALOGFILTER_DISABLED     SMBUS_ANALOGFILTER_DISABLE
N#define SMBUS_PEC_DISABLED              SMBUS_PEC_DISABLE
N#define SMBUS_PEC_ENABLED               SMBUS_PEC_ENABLE
N#define HAL_SMBUS_STATE_SLAVE_LISTEN    HAL_SMBUS_STATE_LISTEN
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define SPI_TIMODE_DISABLED             SPI_TIMODE_DISABLE
N#define SPI_TIMODE_ENABLED              SPI_TIMODE_ENABLE
N
N#define SPI_CRCCALCULATION_DISABLED     SPI_CRCCALCULATION_DISABLE
N#define SPI_CRCCALCULATION_ENABLED      SPI_CRCCALCULATION_ENABLE
N
N#define SPI_NSS_PULSE_DISABLED          SPI_NSS_PULSE_DISABLE
N#define SPI_NSS_PULSE_ENABLED           SPI_NSS_PULSE_ENABLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define CCER_CCxE_MASK                   TIM_CCER_CCxE_MASK
N#define CCER_CCxNE_MASK                  TIM_CCER_CCxNE_MASK
N
N#define TIM_DMABase_CR1                  TIM_DMABASE_CR1
N#define TIM_DMABase_CR2                  TIM_DMABASE_CR2
N#define TIM_DMABase_SMCR                 TIM_DMABASE_SMCR
N#define TIM_DMABase_DIER                 TIM_DMABASE_DIER
N#define TIM_DMABase_SR                   TIM_DMABASE_SR
N#define TIM_DMABase_EGR                  TIM_DMABASE_EGR
N#define TIM_DMABase_CCMR1                TIM_DMABASE_CCMR1
N#define TIM_DMABase_CCMR2                TIM_DMABASE_CCMR2
N#define TIM_DMABase_CCER                 TIM_DMABASE_CCER
N#define TIM_DMABase_CNT                  TIM_DMABASE_CNT
N#define TIM_DMABase_PSC                  TIM_DMABASE_PSC
N#define TIM_DMABase_ARR                  TIM_DMABASE_ARR
N#define TIM_DMABase_RCR                  TIM_DMABASE_RCR
N#define TIM_DMABase_CCR1                 TIM_DMABASE_CCR1
N#define TIM_DMABase_CCR2                 TIM_DMABASE_CCR2
N#define TIM_DMABase_CCR3                 TIM_DMABASE_CCR3
N#define TIM_DMABase_CCR4                 TIM_DMABASE_CCR4
N#define TIM_DMABase_BDTR                 TIM_DMABASE_BDTR
N#define TIM_DMABase_DCR                  TIM_DMABASE_DCR
N#define TIM_DMABase_DMAR                 TIM_DMABASE_DMAR
N#define TIM_DMABase_OR1                  TIM_DMABASE_OR1
N#define TIM_DMABase_CCMR3                TIM_DMABASE_CCMR3
N#define TIM_DMABase_CCR5                 TIM_DMABASE_CCR5
N#define TIM_DMABase_CCR6                 TIM_DMABASE_CCR6
N#define TIM_DMABase_OR2                  TIM_DMABASE_OR2
N#define TIM_DMABase_OR3                  TIM_DMABASE_OR3
N#define TIM_DMABase_OR                   TIM_DMABASE_OR
N
N#define TIM_EventSource_Update           TIM_EVENTSOURCE_UPDATE
N#define TIM_EventSource_CC1              TIM_EVENTSOURCE_CC1
N#define TIM_EventSource_CC2              TIM_EVENTSOURCE_CC2
N#define TIM_EventSource_CC3              TIM_EVENTSOURCE_CC3
N#define TIM_EventSource_CC4              TIM_EVENTSOURCE_CC4
N#define TIM_EventSource_COM              TIM_EVENTSOURCE_COM
N#define TIM_EventSource_Trigger          TIM_EVENTSOURCE_TRIGGER
N#define TIM_EventSource_Break            TIM_EVENTSOURCE_BREAK
N#define TIM_EventSource_Break2           TIM_EVENTSOURCE_BREAK2
N
N#define TIM_DMABurstLength_1Transfer     TIM_DMABURSTLENGTH_1TRANSFER
N#define TIM_DMABurstLength_2Transfers    TIM_DMABURSTLENGTH_2TRANSFERS
N#define TIM_DMABurstLength_3Transfers    TIM_DMABURSTLENGTH_3TRANSFERS
N#define TIM_DMABurstLength_4Transfers    TIM_DMABURSTLENGTH_4TRANSFERS
N#define TIM_DMABurstLength_5Transfers    TIM_DMABURSTLENGTH_5TRANSFERS
N#define TIM_DMABurstLength_6Transfers    TIM_DMABURSTLENGTH_6TRANSFERS
N#define TIM_DMABurstLength_7Transfers    TIM_DMABURSTLENGTH_7TRANSFERS
N#define TIM_DMABurstLength_8Transfers    TIM_DMABURSTLENGTH_8TRANSFERS
N#define TIM_DMABurstLength_9Transfers    TIM_DMABURSTLENGTH_9TRANSFERS
N#define TIM_DMABurstLength_10Transfers   TIM_DMABURSTLENGTH_10TRANSFERS
N#define TIM_DMABurstLength_11Transfers   TIM_DMABURSTLENGTH_11TRANSFERS
N#define TIM_DMABurstLength_12Transfers   TIM_DMABURSTLENGTH_12TRANSFERS
N#define TIM_DMABurstLength_13Transfers   TIM_DMABURSTLENGTH_13TRANSFERS
N#define TIM_DMABurstLength_14Transfers   TIM_DMABURSTLENGTH_14TRANSFERS
N#define TIM_DMABurstLength_15Transfers   TIM_DMABURSTLENGTH_15TRANSFERS
N#define TIM_DMABurstLength_16Transfers   TIM_DMABURSTLENGTH_16TRANSFERS
N#define TIM_DMABurstLength_17Transfers   TIM_DMABURSTLENGTH_17TRANSFERS
N#define TIM_DMABurstLength_18Transfers   TIM_DMABURSTLENGTH_18TRANSFERS
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define TSC_SYNC_POL_FALL        TSC_SYNC_POLARITY_FALLING
N#define TSC_SYNC_POL_RISE_HIGH   TSC_SYNC_POLARITY_RISING
N/**
N  * @}
N  */
N
N/** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define UART_ONEBIT_SAMPLING_DISABLED   UART_ONE_BIT_SAMPLE_DISABLE
N#define UART_ONEBIT_SAMPLING_ENABLED    UART_ONE_BIT_SAMPLE_ENABLE
N#define UART_ONE_BIT_SAMPLE_DISABLED    UART_ONE_BIT_SAMPLE_DISABLE
N#define UART_ONE_BIT_SAMPLE_ENABLED     UART_ONE_BIT_SAMPLE_ENABLE
N
N#define __HAL_UART_ONEBIT_ENABLE        __HAL_UART_ONE_BIT_SAMPLE_ENABLE
N#define __HAL_UART_ONEBIT_DISABLE       __HAL_UART_ONE_BIT_SAMPLE_DISABLE
N
N#define __DIV_SAMPLING16                UART_DIV_SAMPLING16
N#define __DIVMANT_SAMPLING16            UART_DIVMANT_SAMPLING16
N#define __DIVFRAQ_SAMPLING16            UART_DIVFRAQ_SAMPLING16
N#define __UART_BRR_SAMPLING16           UART_BRR_SAMPLING16
N
N#define __DIV_SAMPLING8                 UART_DIV_SAMPLING8
N#define __DIVMANT_SAMPLING8             UART_DIVMANT_SAMPLING8
N#define __DIVFRAQ_SAMPLING8             UART_DIVFRAQ_SAMPLING8
N#define __UART_BRR_SAMPLING8            UART_BRR_SAMPLING8
N
N#define __DIV_LPUART                    UART_DIV_LPUART
N
N#define UART_WAKEUPMETHODE_IDLELINE     UART_WAKEUPMETHOD_IDLELINE
N#define UART_WAKEUPMETHODE_ADDRESSMARK  UART_WAKEUPMETHOD_ADDRESSMARK
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define USART_CLOCK_DISABLED            USART_CLOCK_DISABLE
N#define USART_CLOCK_ENABLED             USART_CLOCK_ENABLE
N
N#define USARTNACK_ENABLED               USART_NACK_ENABLE
N#define USARTNACK_DISABLED              USART_NACK_DISABLE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define CFR_BASE                    WWDG_CFR_BASE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define CAN_FilterFIFO0             CAN_FILTER_FIFO0
N#define CAN_FilterFIFO1             CAN_FILTER_FIFO1
N#define CAN_IT_RQCP0                CAN_IT_TME
N#define CAN_IT_RQCP1                CAN_IT_TME
N#define CAN_IT_RQCP2                CAN_IT_TME
N#define INAK_TIMEOUT                CAN_TIMEOUT_VALUE
N#define SLAK_TIMEOUT                CAN_TIMEOUT_VALUE
N#define CAN_TXSTATUS_FAILED         ((uint8_t)0x00U)
N#define CAN_TXSTATUS_OK             ((uint8_t)0x01U)
N#define CAN_TXSTATUS_PENDING        ((uint8_t)0x02U)
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N#define VLAN_TAG                ETH_VLAN_TAG
N#define MIN_ETH_PAYLOAD         ETH_MIN_ETH_PAYLOAD
N#define MAX_ETH_PAYLOAD         ETH_MAX_ETH_PAYLOAD
N#define JUMBO_FRAME_PAYLOAD     ETH_JUMBO_FRAME_PAYLOAD
N#define MACMIIAR_CR_MASK        ETH_MACMIIAR_CR_MASK
N#define MACCR_CLEAR_MASK        ETH_MACCR_CLEAR_MASK
N#define MACFCR_CLEAR_MASK       ETH_MACFCR_CLEAR_MASK
N#define DMAOMR_CLEAR_MASK       ETH_DMAOMR_CLEAR_MASK
N
N#define ETH_MMCCR              0x00000100U
N#define ETH_MMCRIR             0x00000104U
N#define ETH_MMCTIR             0x00000108U
N#define ETH_MMCRIMR            0x0000010CU
N#define ETH_MMCTIMR            0x00000110U
N#define ETH_MMCTGFSCCR         0x0000014CU
N#define ETH_MMCTGFMSCCR        0x00000150U
N#define ETH_MMCTGFCR           0x00000168U
N#define ETH_MMCRFCECR          0x00000194U
N#define ETH_MMCRFAECR          0x00000198U
N#define ETH_MMCRGUFCR          0x000001C4U
N
N#define ETH_MAC_TXFIFO_FULL                             0x02000000U  /* Tx FIFO full */
N#define ETH_MAC_TXFIFONOT_EMPTY                         0x01000000U  /* Tx FIFO not empty */
N#define ETH_MAC_TXFIFO_WRITE_ACTIVE                     0x00400000U  /* Tx FIFO write active */
N#define ETH_MAC_TXFIFO_IDLE                             0x00000000U  /* Tx FIFO read status: Idle */
N#define ETH_MAC_TXFIFO_READ                             0x00100000U  /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */
N#define ETH_MAC_TXFIFO_WAITING                          0x00200000U  /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */
N#define ETH_MAC_TXFIFO_WRITING                          0x00300000U  /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */
N#define ETH_MAC_TRANSMISSION_PAUSE                      0x00080000U  /* MAC transmitter in pause */
N#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE            0x00000000U  /* MAC transmit frame controller: Idle */
N#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING         0x00020000U  /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */
N#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF   0x00040000U  /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */
N#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING    0x00060000U  /* MAC transmit frame controller: Transferring input frame for transmission */
N#define ETH_MAC_MII_TRANSMIT_ACTIVE           0x00010000U  /* MAC MII transmit engine active */
N#define ETH_MAC_RXFIFO_EMPTY                  0x00000000U  /* Rx FIFO fill level: empty */
N#define ETH_MAC_RXFIFO_BELOW_THRESHOLD        0x00000100U  /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */
N#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD        0x00000200U  /* Rx FIFO fill level: fill-level above flow-control activate threshold */
N#define ETH_MAC_RXFIFO_FULL                   0x00000300U  /* Rx FIFO fill level: full */
N#if defined(STM32F1)
X#if 0L
N#else
N#define ETH_MAC_READCONTROLLER_IDLE           0x00000000U  /* Rx FIFO read controller IDLE state */
N#define ETH_MAC_READCONTROLLER_READING_DATA   0x00000020U  /* Rx FIFO read controller Reading frame data */
N#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U  /* Rx FIFO read controller Reading frame status (or time-stamp) */
N#endif
N#define ETH_MAC_READCONTROLLER_FLUSHING       0x00000060U  /* Rx FIFO read controller Flushing the frame data and status */
N#define ETH_MAC_RXFIFO_WRITE_ACTIVE           0x00000010U  /* Rx FIFO write controller active */
N#define ETH_MAC_SMALL_FIFO_NOTACTIVE          0x00000000U  /* MAC small FIFO read / write controllers not active */
N#define ETH_MAC_SMALL_FIFO_READ_ACTIVE        0x00000002U  /* MAC small FIFO read controller active */
N#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE       0x00000004U  /* MAC small FIFO write controller active */
N#define ETH_MAC_SMALL_FIFO_RW_ACTIVE          0x00000006U  /* MAC small FIFO read / write controllers active */
N#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE   0x00000001U  /* MAC MII receive protocol engine active */
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose
N  * @{
N  */
N#define HAL_DCMI_ERROR_OVF      HAL_DCMI_ERROR_OVR
N#define DCMI_IT_OVF             DCMI_IT_OVR
N#define DCMI_FLAG_OVFRI         DCMI_FLAG_OVRRI
N#define DCMI_FLAG_OVFMI         DCMI_FLAG_OVRMI
N
N#define HAL_DCMI_ConfigCROP     HAL_DCMI_ConfigCrop
N#define HAL_DCMI_EnableCROP     HAL_DCMI_EnableCrop
N#define HAL_DCMI_DisableCROP    HAL_DCMI_DisableCrop
N
N/**
N  * @}
N  */
N
N#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) ||\
N    defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L
S/** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose
S  * @{
S  */
S#define DMA2D_ARGB8888          DMA2D_OUTPUT_ARGB8888
S#define DMA2D_RGB888            DMA2D_OUTPUT_RGB888
S#define DMA2D_RGB565            DMA2D_OUTPUT_RGB565
S#define DMA2D_ARGB1555          DMA2D_OUTPUT_ARGB1555
S#define DMA2D_ARGB4444          DMA2D_OUTPUT_ARGB4444
S
S#define CM_ARGB8888             DMA2D_INPUT_ARGB8888
S#define CM_RGB888               DMA2D_INPUT_RGB888
S#define CM_RGB565               DMA2D_INPUT_RGB565
S#define CM_ARGB1555             DMA2D_INPUT_ARGB1555
S#define CM_ARGB4444             DMA2D_INPUT_ARGB4444
S#define CM_L8                   DMA2D_INPUT_L8
S#define CM_AL44                 DMA2D_INPUT_AL44
S#define CM_AL88                 DMA2D_INPUT_AL88
S#define CM_L4                   DMA2D_INPUT_L4
S#define CM_A8                   DMA2D_INPUT_A8
S#define CM_A4                   DMA2D_INPUT_A4
S/**
S  * @}
S  */
N#endif  /* STM32L4 ||  STM32F7*/
N
N/** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_CRYP_ComputationCpltCallback     HAL_CRYPEx_ComputationCpltCallback
N/**
N  * @}
N  */
N
N/** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_HASH_STATETypeDef        HAL_HASH_StateTypeDef
N#define HAL_HASHPhaseTypeDef         HAL_HASH_PhaseTypeDef
N#define HAL_HMAC_MD5_Finish          HAL_HASH_MD5_Finish
N#define HAL_HMAC_SHA1_Finish         HAL_HASH_SHA1_Finish
N#define HAL_HMAC_SHA224_Finish       HAL_HASH_SHA224_Finish
N#define HAL_HMAC_SHA256_Finish       HAL_HASH_SHA256_Finish
N
N/*HASH Algorithm Selection*/
N
N#define HASH_AlgoSelection_SHA1      HASH_ALGOSELECTION_SHA1
N#define HASH_AlgoSelection_SHA224    HASH_ALGOSELECTION_SHA224
N#define HASH_AlgoSelection_SHA256    HASH_ALGOSELECTION_SHA256
N#define HASH_AlgoSelection_MD5       HASH_ALGOSELECTION_MD5
N
N#define HASH_AlgoMode_HASH         HASH_ALGOMODE_HASH
N#define HASH_AlgoMode_HMAC         HASH_ALGOMODE_HMAC
N
N#define HASH_HMACKeyType_ShortKey  HASH_HMAC_KEYTYPE_SHORTKEY
N#define HASH_HMACKeyType_LongKey   HASH_HMAC_KEYTYPE_LONGKEY
N/**
N  * @}
N  */
N
N/** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode
N#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode
N#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode
N#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode
N#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode
N#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode
N#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))
N#define HAL_VREFINT_OutputSelect  HAL_SYSCFG_VREFINT_OutputSelect
N#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())
N#if defined(STM32L0)
X#if 0L
N#else
N#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())
N#endif
N#define HAL_ADC_EnableBuffer_Cmd(cmd)  (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())
N#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ?  HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())
N/**
N  * @}
N  */
N
N/** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define FLASH_HalfPageProgram      HAL_FLASHEx_HalfPageProgram
N#define FLASH_EnableRunPowerDown   HAL_FLASHEx_EnableRunPowerDown
N#define FLASH_DisableRunPowerDown  HAL_FLASHEx_DisableRunPowerDown
N#define HAL_DATA_EEPROMEx_Unlock   HAL_FLASHEx_DATAEEPROM_Unlock
N#define HAL_DATA_EEPROMEx_Lock     HAL_FLASHEx_DATAEEPROM_Lock
N#define HAL_DATA_EEPROMEx_Erase    HAL_FLASHEx_DATAEEPROM_Erase
N#define HAL_DATA_EEPROMEx_Program  HAL_FLASHEx_DATAEEPROM_Program
N
N /**
N  * @}
N  */
N
N/** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_I2CEx_AnalogFilter_Config         HAL_I2CEx_ConfigAnalogFilter
N#define HAL_I2CEx_DigitalFilter_Config        HAL_I2CEx_ConfigDigitalFilter
N#define HAL_FMPI2CEx_AnalogFilter_Config      HAL_FMPI2CEx_ConfigAnalogFilter
N#define HAL_FMPI2CEx_DigitalFilter_Config     HAL_FMPI2CEx_ConfigDigitalFilter
N
N#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))
N /**
N  * @}
N  */
N
N/** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose
N  * @{
N  */
N#define HAL_PWR_PVDConfig                             HAL_PWR_ConfigPVD
N#define HAL_PWR_DisableBkUpReg                        HAL_PWREx_DisableBkUpReg
N#define HAL_PWR_DisableFlashPowerDown                 HAL_PWREx_DisableFlashPowerDown
N#define HAL_PWR_DisableVddio2Monitor                  HAL_PWREx_DisableVddio2Monitor
N#define HAL_PWR_EnableBkUpReg                         HAL_PWREx_EnableBkUpReg
N#define HAL_PWR_EnableFlashPowerDown                  HAL_PWREx_EnableFlashPowerDown
N#define HAL_PWR_EnableVddio2Monitor                   HAL_PWREx_EnableVddio2Monitor
N#define HAL_PWR_PVD_PVM_IRQHandler                    HAL_PWREx_PVD_PVM_IRQHandler
N#define HAL_PWR_PVDLevelConfig                        HAL_PWR_ConfigPVD
N#define HAL_PWR_Vddio2Monitor_IRQHandler              HAL_PWREx_Vddio2Monitor_IRQHandler
N#define HAL_PWR_Vddio2MonitorCallback                 HAL_PWREx_Vddio2MonitorCallback
N#define HAL_PWREx_ActivateOverDrive                   HAL_PWREx_EnableOverDrive
N#define HAL_PWREx_DeactivateOverDrive                 HAL_PWREx_DisableOverDrive
N#define HAL_PWREx_DisableSDADCAnalog                  HAL_PWREx_DisableSDADC
N#define HAL_PWREx_EnableSDADCAnalog                   HAL_PWREx_EnableSDADC
N#define HAL_PWREx_PVMConfig                           HAL_PWREx_ConfigPVM
N
N#define PWR_MODE_NORMAL                               PWR_PVD_MODE_NORMAL
N#define PWR_MODE_IT_RISING                            PWR_PVD_MODE_IT_RISING
N#define PWR_MODE_IT_FALLING                           PWR_PVD_MODE_IT_FALLING
N#define PWR_MODE_IT_RISING_FALLING                    PWR_PVD_MODE_IT_RISING_FALLING
N#define PWR_MODE_EVENT_RISING                         PWR_PVD_MODE_EVENT_RISING
N#define PWR_MODE_EVENT_FALLING                        PWR_PVD_MODE_EVENT_FALLING
N#define PWR_MODE_EVENT_RISING_FALLING                 PWR_PVD_MODE_EVENT_RISING_FALLING
N
N#define CR_OFFSET_BB                                  PWR_CR_OFFSET_BB
N#define CSR_OFFSET_BB                                 PWR_CSR_OFFSET_BB
N#define PMODE_BIT_NUMBER                              VOS_BIT_NUMBER
N#define CR_PMODE_BB                                   CR_VOS_BB
N
N#define DBP_BitNumber                                 DBP_BIT_NUMBER
N#define PVDE_BitNumber                                PVDE_BIT_NUMBER
N#define PMODE_BitNumber                               PMODE_BIT_NUMBER
N#define EWUP_BitNumber                                EWUP_BIT_NUMBER
N#define FPDS_BitNumber                                FPDS_BIT_NUMBER
N#define ODEN_BitNumber                                ODEN_BIT_NUMBER
N#define ODSWEN_BitNumber                              ODSWEN_BIT_NUMBER
N#define MRLVDS_BitNumber                              MRLVDS_BIT_NUMBER
N#define LPLVDS_BitNumber                              LPLVDS_BIT_NUMBER
N#define BRE_BitNumber                                 BRE_BIT_NUMBER
N
N#define PWR_MODE_EVT                                  PWR_PVD_MODE_NORMAL
N
N /**
N  * @}
N  */
N
N/** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_SMBUS_Slave_Listen_IT          HAL_SMBUS_EnableListen_IT
N#define HAL_SMBUS_SlaveAddrCallback        HAL_SMBUS_AddrCallback
N#define HAL_SMBUS_SlaveListenCpltCallback  HAL_SMBUS_ListenCpltCallback
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_SPI_FlushRxFifo                HAL_SPIEx_FlushRxFifo
N/**
N  * @}
N  */
N
N/** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_TIM_DMADelayPulseCplt                       TIM_DMADelayPulseCplt
N#define HAL_TIM_DMAError                                TIM_DMAError
N#define HAL_TIM_DMACaptureCplt                          TIM_DMACaptureCplt
N#define HAL_TIMEx_DMACommutationCplt                    TIMEx_DMACommutationCplt
N/**
N  * @}
N  */
N
N/** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback
N/**
N  * @}
N  */
N
N/** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose
N  * @{
N  */
N#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback
N#define HAL_LTDC_Relaod           HAL_LTDC_Reload
N#define HAL_LTDC_StructInitFromVideoConfig  HAL_LTDCEx_StructInitFromVideoConfig
N#define HAL_LTDC_StructInitFromAdaptedCommandConfig  HAL_LTDCEx_StructInitFromAdaptedCommandConfig
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/* Exported macros ------------------------------------------------------------*/
N
N/** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define AES_IT_CC                      CRYP_IT_CC
N#define AES_IT_ERR                     CRYP_IT_ERR
N#define AES_FLAG_CCF                   CRYP_FLAG_CCF
N/**
N  * @}
N  */
N
N/** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_GET_BOOT_MODE                   __HAL_SYSCFG_GET_BOOT_MODE
N#define __HAL_REMAPMEMORY_FLASH               __HAL_SYSCFG_REMAPMEMORY_FLASH
N#define __HAL_REMAPMEMORY_SYSTEMFLASH         __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
N#define __HAL_REMAPMEMORY_SRAM                __HAL_SYSCFG_REMAPMEMORY_SRAM
N#define __HAL_REMAPMEMORY_FMC                 __HAL_SYSCFG_REMAPMEMORY_FMC
N#define __HAL_REMAPMEMORY_FMC_SDRAM           __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
N#define __HAL_REMAPMEMORY_FSMC                __HAL_SYSCFG_REMAPMEMORY_FSMC
N#define __HAL_REMAPMEMORY_QUADSPI             __HAL_SYSCFG_REMAPMEMORY_QUADSPI
N#define __HAL_FMC_BANK                        __HAL_SYSCFG_FMC_BANK
N#define __HAL_GET_FLAG                        __HAL_SYSCFG_GET_FLAG
N#define __HAL_CLEAR_FLAG                      __HAL_SYSCFG_CLEAR_FLAG
N#define __HAL_VREFINT_OUT_ENABLE              __HAL_SYSCFG_VREFINT_OUT_ENABLE
N#define __HAL_VREFINT_OUT_DISABLE             __HAL_SYSCFG_VREFINT_OUT_DISABLE
N#define __HAL_SYSCFG_SRAM2_WRP_ENABLE         __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE
N
N#define SYSCFG_FLAG_VREF_READY                SYSCFG_FLAG_VREFINT_READY
N#define SYSCFG_FLAG_RC48                      RCC_FLAG_HSI48
N#define IS_SYSCFG_FASTMODEPLUS_CONFIG         IS_I2C_FASTMODEPLUS
N#define UFB_MODE_BitNumber                    UFB_MODE_BIT_NUMBER
N#define CMP_PD_BitNumber                      CMP_PD_BIT_NUMBER
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __ADC_ENABLE                                     __HAL_ADC_ENABLE
N#define __ADC_DISABLE                                    __HAL_ADC_DISABLE
N#define __HAL_ADC_ENABLING_CONDITIONS                    ADC_ENABLING_CONDITIONS
N#define __HAL_ADC_DISABLING_CONDITIONS                   ADC_DISABLING_CONDITIONS
N#define __HAL_ADC_IS_ENABLED                             ADC_IS_ENABLE
N#define __ADC_IS_ENABLED                                 ADC_IS_ENABLE
N#define __HAL_ADC_IS_SOFTWARE_START_REGULAR              ADC_IS_SOFTWARE_START_REGULAR
N#define __HAL_ADC_IS_SOFTWARE_START_INJECTED             ADC_IS_SOFTWARE_START_INJECTED
N#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
N#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR          ADC_IS_CONVERSION_ONGOING_REGULAR
N#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED         ADC_IS_CONVERSION_ONGOING_INJECTED
N#define __HAL_ADC_IS_CONVERSION_ONGOING                  ADC_IS_CONVERSION_ONGOING
N#define __HAL_ADC_CLEAR_ERRORCODE                        ADC_CLEAR_ERRORCODE
N
N#define __HAL_ADC_GET_RESOLUTION                         ADC_GET_RESOLUTION
N#define __HAL_ADC_JSQR_RK                                ADC_JSQR_RK
N#define __HAL_ADC_CFGR_AWD1CH                            ADC_CFGR_AWD1CH_SHIFT
N#define __HAL_ADC_CFGR_AWD23CR                           ADC_CFGR_AWD23CR
N#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION            ADC_CFGR_INJECT_AUTO_CONVERSION
N#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE              ADC_CFGR_INJECT_CONTEXT_QUEUE
N#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS             ADC_CFGR_INJECT_DISCCONTINUOUS
N#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS                ADC_CFGR_REG_DISCCONTINUOUS
N#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM                 ADC_CFGR_DISCONTINUOUS_NUM
N#define __HAL_ADC_CFGR_AUTOWAIT                          ADC_CFGR_AUTOWAIT
N#define __HAL_ADC_CFGR_CONTINUOUS                        ADC_CFGR_CONTINUOUS
N#define __HAL_ADC_CFGR_OVERRUN                           ADC_CFGR_OVERRUN
N#define __HAL_ADC_CFGR_DMACONTREQ                        ADC_CFGR_DMACONTREQ
N#define __HAL_ADC_CFGR_EXTSEL                            ADC_CFGR_EXTSEL_SET
N#define __HAL_ADC_JSQR_JEXTSEL                           ADC_JSQR_JEXTSEL_SET
N#define __HAL_ADC_OFR_CHANNEL                            ADC_OFR_CHANNEL
N#define __HAL_ADC_DIFSEL_CHANNEL                         ADC_DIFSEL_CHANNEL
N#define __HAL_ADC_CALFACT_DIFF_SET                       ADC_CALFACT_DIFF_SET
N#define __HAL_ADC_CALFACT_DIFF_GET                       ADC_CALFACT_DIFF_GET
N#define __HAL_ADC_TRX_HIGHTHRESHOLD                      ADC_TRX_HIGHTHRESHOLD
N
N#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION                ADC_OFFSET_SHIFT_RESOLUTION
N#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION         ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
N#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION        ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
N#define __HAL_ADC_COMMON_REGISTER                        ADC_COMMON_REGISTER
N#define __HAL_ADC_COMMON_CCR_MULTI                       ADC_COMMON_CCR_MULTI
N#define __HAL_ADC_MULTIMODE_IS_ENABLED                   ADC_MULTIMODE_IS_ENABLE
N#define __ADC_MULTIMODE_IS_ENABLED                       ADC_MULTIMODE_IS_ENABLE
N#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER        ADC_NONMULTIMODE_OR_MULTIMODEMASTER
N#define __HAL_ADC_COMMON_ADC_OTHER                       ADC_COMMON_ADC_OTHER
N#define __HAL_ADC_MULTI_SLAVE                            ADC_MULTI_SLAVE
N
N#define __HAL_ADC_SQR1_L                                 ADC_SQR1_L_SHIFT
N#define __HAL_ADC_JSQR_JL                                ADC_JSQR_JL_SHIFT
N#define __HAL_ADC_JSQR_RK_JL                             ADC_JSQR_RK_JL
N#define __HAL_ADC_CR1_DISCONTINUOUS_NUM                  ADC_CR1_DISCONTINUOUS_NUM
N#define __HAL_ADC_CR1_SCAN                               ADC_CR1_SCAN_SET
N#define __HAL_ADC_CONVCYCLES_MAX_RANGE                   ADC_CONVCYCLES_MAX_RANGE
N#define __HAL_ADC_CLOCK_PRESCALER_RANGE                  ADC_CLOCK_PRESCALER_RANGE
N#define __HAL_ADC_GET_CLOCK_PRESCALER                    ADC_GET_CLOCK_PRESCALER
N
N#define __HAL_ADC_SQR1                                   ADC_SQR1
N#define __HAL_ADC_SMPR1                                  ADC_SMPR1
N#define __HAL_ADC_SMPR2                                  ADC_SMPR2
N#define __HAL_ADC_SQR3_RK                                ADC_SQR3_RK
N#define __HAL_ADC_SQR2_RK                                ADC_SQR2_RK
N#define __HAL_ADC_SQR1_RK                                ADC_SQR1_RK
N#define __HAL_ADC_CR2_CONTINUOUS                         ADC_CR2_CONTINUOUS
N#define __HAL_ADC_CR1_DISCONTINUOUS                      ADC_CR1_DISCONTINUOUS
N#define __HAL_ADC_CR1_SCANCONV                           ADC_CR1_SCANCONV
N#define __HAL_ADC_CR2_EOCSelection                       ADC_CR2_EOCSelection
N#define __HAL_ADC_CR2_DMAContReq                         ADC_CR2_DMAContReq
N#define __HAL_ADC_JSQR                                   ADC_JSQR
N
N#define __HAL_ADC_CHSELR_CHANNEL                         ADC_CHSELR_CHANNEL
N#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS               ADC_CFGR1_REG_DISCCONTINUOUS
N#define __HAL_ADC_CFGR1_AUTOOFF                          ADC_CFGR1_AUTOOFF
N#define __HAL_ADC_CFGR1_AUTOWAIT                         ADC_CFGR1_AUTOWAIT
N#define __HAL_ADC_CFGR1_CONTINUOUS                       ADC_CFGR1_CONTINUOUS
N#define __HAL_ADC_CFGR1_OVERRUN                          ADC_CFGR1_OVERRUN
N#define __HAL_ADC_CFGR1_SCANDIR                          ADC_CFGR1_SCANDIR
N#define __HAL_ADC_CFGR1_DMACONTREQ                       ADC_CFGR1_DMACONTREQ
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_DHR12R1_ALIGNEMENT                        DAC_DHR12R1_ALIGNMENT
N#define __HAL_DHR12R2_ALIGNEMENT                        DAC_DHR12R2_ALIGNMENT
N#define __HAL_DHR12RD_ALIGNEMENT                        DAC_DHR12RD_ALIGNMENT
N#define IS_DAC_GENERATE_WAVE                            IS_DAC_WAVE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1
N#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1
N#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2
N#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2
N#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3
N#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3
N#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4
N#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4
N#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5
N#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5
N#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6
N#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6
N#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7
N#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7
N#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8
N#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8
N
N#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9
N#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9
N#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10
N#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10
N#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11
N#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11
N#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12
N#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12
N#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13
N#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13
N#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14
N#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14
N#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2
N#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2
N
N
N#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15
N#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15
N#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16
N#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16
N#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17
N#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17
N#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC
N#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC
N#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG
N#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG
N#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG
N#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG
N#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
N#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
N#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
N#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
N#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
N#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
N#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1
N#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1
N#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1
N#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1
N#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2
N#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#if defined(STM32F3)
X#if 0L
S#define COMP_START                                       __HAL_COMP_ENABLE
S#define COMP_STOP                                        __HAL_COMP_DISABLE
S#define COMP_LOCK                                        __HAL_COMP_LOCK
S
S#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
S#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_IT())
S#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_IT())
S#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
S                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP6_EXTI_GET_FLAG())
S#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
S                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
S# endif
S# if defined(STM32F302xE) || defined(STM32F302xC)
S#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
S                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP6_EXTI_ENABLE_IT())
S#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
S                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP6_EXTI_DISABLE_IT())
S#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
S                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP6_EXTI_GET_FLAG())
S#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
S                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
S# endif
S# if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)
S#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \
S                                                          __HAL_COMP_COMP7_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP7_EXTI_ENABLE_IT())
S#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \
S                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \
S                                                          __HAL_COMP_COMP7_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() :                                                           ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP7_EXTI_DISABLE_IT())
S#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \
S                                                          __HAL_COMP_COMP7_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP7_EXTI_GET_FLAG())
S#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \
S                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \
S                                                          __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() :                                                           ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())
S# endif
S# if defined(STM32F373xC) ||defined(STM32F378xx)
S#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
S                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
S                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
S#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
S                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_IT())
S#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
S                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_IT())
S#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
S                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP2_EXTI_GET_FLAG())
S#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
S                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
S# endif
N#else
N#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
N                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
N#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
N                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
X#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
N#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
N                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
N#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
N                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
X#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
N#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
N                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
X#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() :                                                           __HAL_COMP_COMP2_EXTI_ENABLE_IT())
N#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
N                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
X#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() :                                                           __HAL_COMP_COMP2_EXTI_DISABLE_IT())
N#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
N                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
X#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() :                                                           __HAL_COMP_COMP2_EXTI_GET_FLAG())
N#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
N                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
X#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() :                                                           __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
N#endif
N
N#define __HAL_COMP_GET_EXTI_LINE  COMP_GET_EXTI_LINE
N
N#if defined(STM32L0) || defined(STM32L4)
X#if 0L || 0L
S/* Note: On these STM32 families, the only argument of this macro             */
S/*       is COMP_FLAG_LOCK.                                                   */
S/*       This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle  */
S/*       argument.                                                            */
S#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__)  (__HAL_COMP_IS_LOCKED(__HANDLE__))
N#endif
N/**
N  * @}
N  */
N
N#if defined(STM32L0) || defined(STM32L4)
X#if 0L || 0L
S/** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose
S  * @{
S  */
S#define HAL_COMP_Start_IT       HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
S#define HAL_COMP_Stop_IT        HAL_COMP_Stop  /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */
S/**
S  * @}
S  */
N#endif
N
N/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \
N                          ((WAVE) == DAC_WAVE_NOISE)|| \
N                          ((WAVE) == DAC_WAVE_TRIANGLE))
X#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) ||                           ((WAVE) == DAC_WAVE_NOISE)||                           ((WAVE) == DAC_WAVE_TRIANGLE))
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define IS_WRPAREA          IS_OB_WRPAREA
N#define IS_TYPEPROGRAM      IS_FLASH_TYPEPROGRAM
N#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM
N#define IS_TYPEERASE        IS_FLASH_TYPEERASE
N#define IS_NBSECTORS        IS_FLASH_NBSECTORS
N#define IS_OB_WDG_SOURCE    IS_OB_IWDG_SOURCE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __HAL_I2C_RESET_CR2             I2C_RESET_CR2
N#define __HAL_I2C_GENERATE_START        I2C_GENERATE_START
N#if defined(STM32F1)
X#if 0L
S#define __HAL_I2C_FREQ_RANGE            I2C_FREQRANGE
N#else
N#define __HAL_I2C_FREQ_RANGE            I2C_FREQ_RANGE
N#endif /* STM32F1 */
N#define __HAL_I2C_RISE_TIME             I2C_RISE_TIME
N#define __HAL_I2C_SPEED_STANDARD        I2C_SPEED_STANDARD
N#define __HAL_I2C_SPEED_FAST            I2C_SPEED_FAST
N#define __HAL_I2C_SPEED                 I2C_SPEED
N#define __HAL_I2C_7BIT_ADD_WRITE        I2C_7BIT_ADD_WRITE
N#define __HAL_I2C_7BIT_ADD_READ         I2C_7BIT_ADD_READ
N#define __HAL_I2C_10BIT_ADDRESS         I2C_10BIT_ADDRESS
N#define __HAL_I2C_10BIT_HEADER_WRITE    I2C_10BIT_HEADER_WRITE
N#define __HAL_I2C_10BIT_HEADER_READ     I2C_10BIT_HEADER_READ
N#define __HAL_I2C_MEM_ADD_MSB           I2C_MEM_ADD_MSB
N#define __HAL_I2C_MEM_ADD_LSB           I2C_MEM_ADD_LSB
N#define __HAL_I2C_FREQRANGE             I2C_FREQRANGE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define IS_I2S_INSTANCE                 IS_I2S_ALL_INSTANCE
N#define IS_I2S_INSTANCE_EXT             IS_I2S_ALL_INSTANCE_EXT
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __IRDA_DISABLE                  __HAL_IRDA_DISABLE
N#define __IRDA_ENABLE                   __HAL_IRDA_ENABLE
N
N#define __HAL_IRDA_GETCLOCKSOURCE       IRDA_GETCLOCKSOURCE
N#define __HAL_IRDA_MASK_COMPUTATION     IRDA_MASK_COMPUTATION
N#define __IRDA_GETCLOCKSOURCE           IRDA_GETCLOCKSOURCE
N#define __IRDA_MASK_COMPUTATION         IRDA_MASK_COMPUTATION
N
N#define IS_IRDA_ONEBIT_SAMPLE           IS_IRDA_ONE_BIT_SAMPLE
N
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_IWDG_ENABLE_WRITE_ACCESS  IWDG_ENABLE_WRITE_ACCESS
N#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __HAL_LPTIM_ENABLE_INTERRUPT    __HAL_LPTIM_ENABLE_IT
N#define __HAL_LPTIM_DISABLE_INTERRUPT   __HAL_LPTIM_DISABLE_IT
N#define __HAL_LPTIM_GET_ITSTATUS        __HAL_LPTIM_GET_IT_SOURCE
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __OPAMP_CSR_OPAXPD                OPAMP_CSR_OPAXPD
N#define __OPAMP_CSR_S3SELX                OPAMP_CSR_S3SELX
N#define __OPAMP_CSR_S4SELX                OPAMP_CSR_S4SELX
N#define __OPAMP_CSR_S5SELX                OPAMP_CSR_S5SELX
N#define __OPAMP_CSR_S6SELX                OPAMP_CSR_S6SELX
N#define __OPAMP_CSR_OPAXCAL_L             OPAMP_CSR_OPAXCAL_L
N#define __OPAMP_CSR_OPAXCAL_H             OPAMP_CSR_OPAXCAL_H
N#define __OPAMP_CSR_OPAXLPM               OPAMP_CSR_OPAXLPM
N#define __OPAMP_CSR_ALL_SWITCHES          OPAMP_CSR_ALL_SWITCHES
N#define __OPAMP_CSR_ANAWSELX              OPAMP_CSR_ANAWSELX
N#define __OPAMP_CSR_OPAXCALOUT            OPAMP_CSR_OPAXCALOUT
N#define __OPAMP_OFFSET_TRIM_BITSPOSITION  OPAMP_OFFSET_TRIM_BITSPOSITION
N#define __OPAMP_OFFSET_TRIM_SET           OPAMP_OFFSET_TRIM_SET
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_PVD_EVENT_DISABLE                                  __HAL_PWR_PVD_EXTI_DISABLE_EVENT
N#define __HAL_PVD_EVENT_ENABLE                                   __HAL_PWR_PVD_EXTI_ENABLE_EVENT
N#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
N#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
N#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
N#define __HAL_PVM_EVENT_DISABLE                                  __HAL_PWR_PVM_EVENT_DISABLE
N#define __HAL_PVM_EVENT_ENABLE                                   __HAL_PWR_PVM_EVENT_ENABLE
N#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE
N#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE
N#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE
N#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE
N#define __HAL_PWR_INTERNALWAKEUP_DISABLE                         HAL_PWREx_DisableInternalWakeUpLine
N#define __HAL_PWR_INTERNALWAKEUP_ENABLE                          HAL_PWREx_EnableInternalWakeUpLine
N#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE                    HAL_PWREx_DisablePullUpPullDownConfig
N#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE                     HAL_PWREx_EnablePullUpPullDownConfig
N#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER()                  do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)
N#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE                         __HAL_PWR_PVD_EXTI_DISABLE_EVENT
N#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE                          __HAL_PWR_PVD_EXTI_ENABLE_EVENT
N#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE                __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
N#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE                 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE                 __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
N#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE                  __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
N#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER              __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER               __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
N#define __HAL_PWR_PVM_DISABLE()                                  do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)
N#define __HAL_PWR_PVM_ENABLE()                                   do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)
N#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE                  HAL_PWREx_DisableSRAM2ContentRetention
N#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE                   HAL_PWREx_EnableSRAM2ContentRetention
N#define __HAL_PWR_VDDIO2_DISABLE                                 HAL_PWREx_DisableVddIO2
N#define __HAL_PWR_VDDIO2_ENABLE                                  HAL_PWREx_EnableVddIO2
N#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER                 __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE
N#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER           __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_PWR_VDDUSB_DISABLE                                 HAL_PWREx_DisableVddUSB
N#define __HAL_PWR_VDDUSB_ENABLE                                  HAL_PWREx_EnableVddUSB
N
N#if defined (STM32F4)
X#if 1L
N#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD)         __HAL_PWR_PVD_EXTI_ENABLE_IT()
N#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_DISABLE_IT()
N#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD)          __HAL_PWR_PVD_EXTI_GET_FLAG()
N#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_CLEAR_FLAG()
N#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD)     __HAL_PWR_PVD_EXTI_GENERATE_SWIT()
N#else
S#define __HAL_PVD_EXTI_CLEAR_FLAG                                __HAL_PWR_PVD_EXTI_CLEAR_FLAG
S#define __HAL_PVD_EXTI_DISABLE_IT                                __HAL_PWR_PVD_EXTI_DISABLE_IT
S#define __HAL_PVD_EXTI_ENABLE_IT                                 __HAL_PWR_PVD_EXTI_ENABLE_IT
S#define __HAL_PVD_EXTI_GENERATE_SWIT                             __HAL_PWR_PVD_EXTI_GENERATE_SWIT
S#define __HAL_PVD_EXTI_GET_FLAG                                  __HAL_PWR_PVD_EXTI_GET_FLAG
N#endif /* STM32F4 */
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose
N  * @{
N  */
N
N#define RCC_StopWakeUpClock_MSI     RCC_STOP_WAKEUPCLOCK_MSI
N#define RCC_StopWakeUpClock_HSI     RCC_STOP_WAKEUPCLOCK_HSI
N
N#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback
N#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())
N
N#define __ADC_CLK_DISABLE          __HAL_RCC_ADC_CLK_DISABLE
N#define __ADC_CLK_ENABLE           __HAL_RCC_ADC_CLK_ENABLE
N#define __ADC_CLK_SLEEP_DISABLE    __HAL_RCC_ADC_CLK_SLEEP_DISABLE
N#define __ADC_CLK_SLEEP_ENABLE     __HAL_RCC_ADC_CLK_SLEEP_ENABLE
N#define __ADC_FORCE_RESET          __HAL_RCC_ADC_FORCE_RESET
N#define __ADC_RELEASE_RESET        __HAL_RCC_ADC_RELEASE_RESET
N#define __ADC1_CLK_DISABLE         __HAL_RCC_ADC1_CLK_DISABLE
N#define __ADC1_CLK_ENABLE          __HAL_RCC_ADC1_CLK_ENABLE
N#define __ADC1_FORCE_RESET         __HAL_RCC_ADC1_FORCE_RESET
N#define __ADC1_RELEASE_RESET       __HAL_RCC_ADC1_RELEASE_RESET
N#define __ADC1_CLK_SLEEP_ENABLE    __HAL_RCC_ADC1_CLK_SLEEP_ENABLE
N#define __ADC1_CLK_SLEEP_DISABLE   __HAL_RCC_ADC1_CLK_SLEEP_DISABLE
N#define __ADC2_CLK_DISABLE         __HAL_RCC_ADC2_CLK_DISABLE
N#define __ADC2_CLK_ENABLE          __HAL_RCC_ADC2_CLK_ENABLE
N#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET
N#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET
N#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE
N#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE
N#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET
N#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET
N#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE
N#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE
N#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE
N#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE
N#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET
N#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET
N#define __CRYP_CLK_SLEEP_ENABLE      __HAL_RCC_CRYP_CLK_SLEEP_ENABLE
N#define __CRYP_CLK_SLEEP_DISABLE  __HAL_RCC_CRYP_CLK_SLEEP_DISABLE
N#define __CRYP_CLK_ENABLE  __HAL_RCC_CRYP_CLK_ENABLE
N#define __CRYP_CLK_DISABLE  __HAL_RCC_CRYP_CLK_DISABLE
N#define __CRYP_FORCE_RESET       __HAL_RCC_CRYP_FORCE_RESET
N#define __CRYP_RELEASE_RESET  __HAL_RCC_CRYP_RELEASE_RESET
N#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE
N#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE
N#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET
N#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET
N#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET
N#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET
N#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET
N#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET
N#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET
N#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET
N#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET
N#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET
N#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET
N#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET
N#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET
N#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET
N#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE
N#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE
N#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET
N#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET
N#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE
N#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE
N#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE
N#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE
N#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET
N#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET
N#define __CAN_CLK_DISABLE         __HAL_RCC_CAN1_CLK_DISABLE
N#define __CAN_CLK_ENABLE          __HAL_RCC_CAN1_CLK_ENABLE
N#define __CAN_FORCE_RESET         __HAL_RCC_CAN1_FORCE_RESET
N#define __CAN_RELEASE_RESET       __HAL_RCC_CAN1_RELEASE_RESET
N#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE
N#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE
N#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET
N#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET
N#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE
N#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE
N#define __COMP_CLK_DISABLE        __HAL_RCC_COMP_CLK_DISABLE
N#define __COMP_CLK_ENABLE         __HAL_RCC_COMP_CLK_ENABLE
N#define __COMP_FORCE_RESET        __HAL_RCC_COMP_FORCE_RESET
N#define __COMP_RELEASE_RESET      __HAL_RCC_COMP_RELEASE_RESET
N#define __COMP_CLK_SLEEP_ENABLE   __HAL_RCC_COMP_CLK_SLEEP_ENABLE
N#define __COMP_CLK_SLEEP_DISABLE  __HAL_RCC_COMP_CLK_SLEEP_DISABLE
N#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET
N#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET
N#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE
N#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE
N#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE
N#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE
N#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET
N#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET
N#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE
N#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE
N#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET
N#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET
N#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE
N#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE
N#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE
N#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE
N#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET
N#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET
N#define __DBGMCU_CLK_ENABLE     __HAL_RCC_DBGMCU_CLK_ENABLE
N#define __DBGMCU_CLK_DISABLE     __HAL_RCC_DBGMCU_CLK_DISABLE
N#define __DBGMCU_FORCE_RESET    __HAL_RCC_DBGMCU_FORCE_RESET
N#define __DBGMCU_RELEASE_RESET  __HAL_RCC_DBGMCU_RELEASE_RESET
N#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE
N#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE
N#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
N#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
N#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET
N#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET
N#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE
N#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE
N#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE
N#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE
N#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET
N#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET
N#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE
N#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE
N#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE
N#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE
N#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET
N#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET
N#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE
N#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE
N#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET
N#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET
N#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE
N#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE
N#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE
N#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE
N#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE
N#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE
N#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE
N#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE
N#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE
N#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE
N#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET
N#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET
N#define __FLITF_CLK_DISABLE       __HAL_RCC_FLITF_CLK_DISABLE
N#define __FLITF_CLK_ENABLE        __HAL_RCC_FLITF_CLK_ENABLE
N#define __FLITF_FORCE_RESET       __HAL_RCC_FLITF_FORCE_RESET
N#define __FLITF_RELEASE_RESET     __HAL_RCC_FLITF_RELEASE_RESET
N#define __FLITF_CLK_SLEEP_ENABLE  __HAL_RCC_FLITF_CLK_SLEEP_ENABLE
N#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE
N#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE
N#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE
N#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE
N#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE
N#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET
N#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET
N#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE
N#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE
N#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE
N#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE
N#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
N#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
N#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET
N#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET
N#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE
N#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE
N#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
N#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
N#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET
N#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET
N#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE
N#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE
N#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
N#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
N#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET
N#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET
N#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE
N#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE
N#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
N#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
N#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET
N#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET
N#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE
N#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE
N#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
N#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
N#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET
N#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET
N#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE
N#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE
N#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
N#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
N#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET
N#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET
N#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE
N#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE
N#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
N#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
N#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET
N#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET
N#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE
N#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE
N#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
N#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
N#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET
N#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET
N#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE
N#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE
N#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE
N#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE
N#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET
N#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET
N#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE
N#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE
N#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE
N#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE
N#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET
N#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET
N#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE
N#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE
N#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE
N#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE
N#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET
N#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET
N#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE
N#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE
N#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE
N#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE
N#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET
N#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET
N#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE
N#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE
N#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
N#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
N#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET
N#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET
N#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE
N#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE
N#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE
N#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE
N#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET
N#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET
N#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE
N#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE
N#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
N#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
N#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET
N#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET
N#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE
N#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE
N#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE
N#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE
N#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET
N#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET
N#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE
N#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE
N#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE
N#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE
N#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET
N#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET
N#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE
N#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE
N#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE
N#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE
N#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET
N#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET
N#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE
N#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE
N#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE
N#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE
N#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET
N#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET
N
N#if defined(STM32WB)
X#if 0L
S#define __HAL_RCC_QSPI_CLK_DISABLE            __HAL_RCC_QUADSPI_CLK_DISABLE
S#define __HAL_RCC_QSPI_CLK_ENABLE             __HAL_RCC_QUADSPI_CLK_ENABLE
S#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE      __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE
S#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE       __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE
S#define __HAL_RCC_QSPI_FORCE_RESET            __HAL_RCC_QUADSPI_FORCE_RESET
S#define __HAL_RCC_QSPI_RELEASE_RESET          __HAL_RCC_QUADSPI_RELEASE_RESET
S#define __HAL_RCC_QSPI_IS_CLK_ENABLED         __HAL_RCC_QUADSPI_IS_CLK_ENABLED
S#define __HAL_RCC_QSPI_IS_CLK_DISABLED        __HAL_RCC_QUADSPI_IS_CLK_DISABLED
S#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED   __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED
S#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED  __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED
S#define QSPI_IRQHandler QUADSPI_IRQHandler
N#endif /* __HAL_RCC_QUADSPI_CLK_ENABLE */
N
N#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE
N#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE
N#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE
N#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE
N#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET
N#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET
N#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE
N#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE
N#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE
N#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE
N#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET
N#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET
N#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE
N#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE
N#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE
N#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE
N#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET
N#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET
N#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE
N#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE
N#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE
N#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE
N#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE
N#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE
N#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET
N#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET
N#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE
N#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE
N#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE
N#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE
N#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET
N#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET
N#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE
N#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE
N#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE
N#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE
N#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET
N#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET
N#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE
N#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE
N#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE
N#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE
N#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET
N#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET
N#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE
N#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE
N#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
N#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
N#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
N#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
N#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE
N#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE
N#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE
N#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE
N#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET
N#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET
N#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE
N#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE
N#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
N#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
N#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET
N#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET
N#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE
N#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE
N#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE
N#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE
N#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET
N#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET
N#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE
N#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE
N#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET
N#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET
N#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE
N#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE
N#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET
N#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET
N#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE
N#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE
N#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET
N#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET
N#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE
N#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE
N#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET
N#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET
N#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE
N#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE
N#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET
N#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET
N#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE
N#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE
N#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE
N#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE
N#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET
N#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET
N#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE
N#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE
N#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE
N#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE
N#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET
N#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET
N#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE
N#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE
N#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE
N#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE
N#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET
N#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET
N#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE
N#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE
N#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE
N#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE
N#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET
N#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET
N#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE
N#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE
N#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE
N#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE
N#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET
N#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET
N#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE
N#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE
N#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE
N#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE
N#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET
N#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET
N#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE
N#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE
N#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE
N#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE
N#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET
N#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET
N#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE
N#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE
N#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE
N#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE
N#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET
N#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET
N#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE
N#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE
N#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE
N#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE
N#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET
N#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET
N#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE
N#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE
N#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE
N#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE
N#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET
N#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET
N#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE
N#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE
N#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET
N#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET
N#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE
N#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE
N#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE
N#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE
N#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET
N#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET
N#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE
N#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE
N#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE
N#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE
N#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET
N#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET
N#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE
N#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE
N#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE
N#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE
N#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET
N#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET
N#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE
N#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE
N#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE
N#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE
N#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET
N#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET
N#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE
N#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE
N#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE
N#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE
N#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET
N#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET
N#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE
N#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE
N#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE
N#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE
N#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET
N#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET
N#define __USART4_CLK_DISABLE        __HAL_RCC_UART4_CLK_DISABLE
N#define __USART4_CLK_ENABLE         __HAL_RCC_UART4_CLK_ENABLE
N#define __USART4_CLK_SLEEP_ENABLE   __HAL_RCC_UART4_CLK_SLEEP_ENABLE
N#define __USART4_CLK_SLEEP_DISABLE  __HAL_RCC_UART4_CLK_SLEEP_DISABLE
N#define __USART4_FORCE_RESET        __HAL_RCC_UART4_FORCE_RESET
N#define __USART4_RELEASE_RESET      __HAL_RCC_UART4_RELEASE_RESET
N#define __USART5_CLK_DISABLE        __HAL_RCC_UART5_CLK_DISABLE
N#define __USART5_CLK_ENABLE         __HAL_RCC_UART5_CLK_ENABLE
N#define __USART5_CLK_SLEEP_ENABLE   __HAL_RCC_UART5_CLK_SLEEP_ENABLE
N#define __USART5_CLK_SLEEP_DISABLE  __HAL_RCC_UART5_CLK_SLEEP_DISABLE
N#define __USART5_FORCE_RESET        __HAL_RCC_UART5_FORCE_RESET
N#define __USART5_RELEASE_RESET      __HAL_RCC_UART5_RELEASE_RESET
N#define __USART7_CLK_DISABLE        __HAL_RCC_UART7_CLK_DISABLE
N#define __USART7_CLK_ENABLE         __HAL_RCC_UART7_CLK_ENABLE
N#define __USART7_FORCE_RESET        __HAL_RCC_UART7_FORCE_RESET
N#define __USART7_RELEASE_RESET      __HAL_RCC_UART7_RELEASE_RESET
N#define __USART8_CLK_DISABLE        __HAL_RCC_UART8_CLK_DISABLE
N#define __USART8_CLK_ENABLE         __HAL_RCC_UART8_CLK_ENABLE
N#define __USART8_FORCE_RESET        __HAL_RCC_UART8_FORCE_RESET
N#define __USART8_RELEASE_RESET      __HAL_RCC_UART8_RELEASE_RESET
N#define __USB_CLK_DISABLE         __HAL_RCC_USB_CLK_DISABLE
N#define __USB_CLK_ENABLE          __HAL_RCC_USB_CLK_ENABLE
N#define __USB_FORCE_RESET         __HAL_RCC_USB_FORCE_RESET
N#define __USB_CLK_SLEEP_ENABLE    __HAL_RCC_USB_CLK_SLEEP_ENABLE
N#define __USB_CLK_SLEEP_DISABLE   __HAL_RCC_USB_CLK_SLEEP_DISABLE
N#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE
N#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE
N#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET
N#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE
N#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE
N#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE
N#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE
N#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET
N#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET
N#define __TIM21_CLK_ENABLE   __HAL_RCC_TIM21_CLK_ENABLE
N#define __TIM21_CLK_DISABLE   __HAL_RCC_TIM21_CLK_DISABLE
N#define __TIM21_FORCE_RESET   __HAL_RCC_TIM21_FORCE_RESET
N#define __TIM21_RELEASE_RESET  __HAL_RCC_TIM21_RELEASE_RESET
N#define __TIM21_CLK_SLEEP_ENABLE   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE
N#define __TIM21_CLK_SLEEP_DISABLE   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE
N#define __TIM22_CLK_ENABLE   __HAL_RCC_TIM22_CLK_ENABLE
N#define __TIM22_CLK_DISABLE   __HAL_RCC_TIM22_CLK_DISABLE
N#define __TIM22_FORCE_RESET   __HAL_RCC_TIM22_FORCE_RESET
N#define __TIM22_RELEASE_RESET  __HAL_RCC_TIM22_RELEASE_RESET
N#define __TIM22_CLK_SLEEP_ENABLE   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE
N#define __TIM22_CLK_SLEEP_DISABLE   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE
N#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE
N#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE
N#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE
N#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE
N#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET
N#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET
N#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE
N#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE
N
N#define __USB_OTG_FS_FORCE_RESET  __HAL_RCC_USB_OTG_FS_FORCE_RESET
N#define __USB_OTG_FS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET
N#define __USB_OTG_FS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
N#define __USB_OTG_FS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
N#define __USB_OTG_HS_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_DISABLE
N#define __USB_OTG_HS_CLK_ENABLE          __HAL_RCC_USB_OTG_HS_CLK_ENABLE
N#define __USB_OTG_HS_ULPI_CLK_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
N#define __USB_OTG_HS_ULPI_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
N#define __TIM9_CLK_SLEEP_ENABLE          __HAL_RCC_TIM9_CLK_SLEEP_ENABLE
N#define __TIM9_CLK_SLEEP_DISABLE  __HAL_RCC_TIM9_CLK_SLEEP_DISABLE
N#define __TIM10_CLK_SLEEP_ENABLE  __HAL_RCC_TIM10_CLK_SLEEP_ENABLE
N#define __TIM10_CLK_SLEEP_DISABLE  __HAL_RCC_TIM10_CLK_SLEEP_DISABLE
N#define __TIM11_CLK_SLEEP_ENABLE  __HAL_RCC_TIM11_CLK_SLEEP_ENABLE
N#define __TIM11_CLK_SLEEP_DISABLE  __HAL_RCC_TIM11_CLK_SLEEP_DISABLE
N#define __ETHMACPTP_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
N#define __ETHMACPTP_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
N#define __ETHMACPTP_CLK_ENABLE          __HAL_RCC_ETHMACPTP_CLK_ENABLE
N#define __ETHMACPTP_CLK_DISABLE          __HAL_RCC_ETHMACPTP_CLK_DISABLE
N#define __HASH_CLK_ENABLE          __HAL_RCC_HASH_CLK_ENABLE
N#define __HASH_FORCE_RESET          __HAL_RCC_HASH_FORCE_RESET
N#define __HASH_RELEASE_RESET          __HAL_RCC_HASH_RELEASE_RESET
N#define __HASH_CLK_SLEEP_ENABLE          __HAL_RCC_HASH_CLK_SLEEP_ENABLE
N#define __HASH_CLK_SLEEP_DISABLE  __HAL_RCC_HASH_CLK_SLEEP_DISABLE
N#define __HASH_CLK_DISABLE            __HAL_RCC_HASH_CLK_DISABLE
N#define __SPI5_CLK_ENABLE          __HAL_RCC_SPI5_CLK_ENABLE
N#define __SPI5_CLK_DISABLE              __HAL_RCC_SPI5_CLK_DISABLE
N#define __SPI5_FORCE_RESET          __HAL_RCC_SPI5_FORCE_RESET
N#define __SPI5_RELEASE_RESET          __HAL_RCC_SPI5_RELEASE_RESET
N#define __SPI5_CLK_SLEEP_ENABLE          __HAL_RCC_SPI5_CLK_SLEEP_ENABLE
N#define __SPI5_CLK_SLEEP_DISABLE  __HAL_RCC_SPI5_CLK_SLEEP_DISABLE
N#define __SPI6_CLK_ENABLE          __HAL_RCC_SPI6_CLK_ENABLE
N#define __SPI6_CLK_DISABLE          __HAL_RCC_SPI6_CLK_DISABLE
N#define __SPI6_FORCE_RESET          __HAL_RCC_SPI6_FORCE_RESET
N#define __SPI6_RELEASE_RESET         __HAL_RCC_SPI6_RELEASE_RESET
N#define __SPI6_CLK_SLEEP_ENABLE          __HAL_RCC_SPI6_CLK_SLEEP_ENABLE
N#define __SPI6_CLK_SLEEP_DISABLE  __HAL_RCC_SPI6_CLK_SLEEP_DISABLE
N#define __LTDC_CLK_ENABLE          __HAL_RCC_LTDC_CLK_ENABLE
N#define __LTDC_CLK_DISABLE          __HAL_RCC_LTDC_CLK_DISABLE
N#define __LTDC_FORCE_RESET          __HAL_RCC_LTDC_FORCE_RESET
N#define __LTDC_RELEASE_RESET          __HAL_RCC_LTDC_RELEASE_RESET
N#define __LTDC_CLK_SLEEP_ENABLE          __HAL_RCC_LTDC_CLK_SLEEP_ENABLE
N#define __ETHMAC_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
N#define __ETHMAC_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
N#define __ETHMACTX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
N#define __ETHMACTX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
N#define __ETHMACRX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
N#define __ETHMACRX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
N#define __TIM12_CLK_SLEEP_ENABLE  __HAL_RCC_TIM12_CLK_SLEEP_ENABLE
N#define __TIM12_CLK_SLEEP_DISABLE  __HAL_RCC_TIM12_CLK_SLEEP_DISABLE
N#define __TIM13_CLK_SLEEP_ENABLE  __HAL_RCC_TIM13_CLK_SLEEP_ENABLE
N#define __TIM13_CLK_SLEEP_DISABLE  __HAL_RCC_TIM13_CLK_SLEEP_DISABLE
N#define __TIM14_CLK_SLEEP_ENABLE  __HAL_RCC_TIM14_CLK_SLEEP_ENABLE
N#define __TIM14_CLK_SLEEP_DISABLE  __HAL_RCC_TIM14_CLK_SLEEP_DISABLE
N#define __BKPSRAM_CLK_ENABLE          __HAL_RCC_BKPSRAM_CLK_ENABLE
N#define __BKPSRAM_CLK_DISABLE          __HAL_RCC_BKPSRAM_CLK_DISABLE
N#define __BKPSRAM_CLK_SLEEP_ENABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
N#define __BKPSRAM_CLK_SLEEP_DISABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
N#define __CCMDATARAMEN_CLK_ENABLE  __HAL_RCC_CCMDATARAMEN_CLK_ENABLE
N#define __CCMDATARAMEN_CLK_DISABLE  __HAL_RCC_CCMDATARAMEN_CLK_DISABLE
N#define __USART6_CLK_ENABLE          __HAL_RCC_USART6_CLK_ENABLE
N#define __USART6_CLK_DISABLE          __HAL_RCC_USART6_CLK_DISABLE
N#define __USART6_FORCE_RESET        __HAL_RCC_USART6_FORCE_RESET
N#define __USART6_RELEASE_RESET        __HAL_RCC_USART6_RELEASE_RESET
N#define __USART6_CLK_SLEEP_ENABLE  __HAL_RCC_USART6_CLK_SLEEP_ENABLE
N#define __USART6_CLK_SLEEP_DISABLE  __HAL_RCC_USART6_CLK_SLEEP_DISABLE
N#define __SPI4_CLK_ENABLE          __HAL_RCC_SPI4_CLK_ENABLE
N#define __SPI4_CLK_DISABLE          __HAL_RCC_SPI4_CLK_DISABLE
N#define __SPI4_FORCE_RESET          __HAL_RCC_SPI4_FORCE_RESET
N#define __SPI4_RELEASE_RESET        __HAL_RCC_SPI4_RELEASE_RESET
N#define __SPI4_CLK_SLEEP_ENABLE   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE
N#define __SPI4_CLK_SLEEP_DISABLE  __HAL_RCC_SPI4_CLK_SLEEP_DISABLE
N#define __GPIOI_CLK_ENABLE          __HAL_RCC_GPIOI_CLK_ENABLE
N#define __GPIOI_CLK_DISABLE          __HAL_RCC_GPIOI_CLK_DISABLE
N#define __GPIOI_FORCE_RESET          __HAL_RCC_GPIOI_FORCE_RESET
N#define __GPIOI_RELEASE_RESET          __HAL_RCC_GPIOI_RELEASE_RESET
N#define __GPIOI_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
N#define __GPIOI_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
N#define __GPIOJ_CLK_ENABLE          __HAL_RCC_GPIOJ_CLK_ENABLE
N#define __GPIOJ_CLK_DISABLE          __HAL_RCC_GPIOJ_CLK_DISABLE
N#define __GPIOJ_FORCE_RESET         __HAL_RCC_GPIOJ_FORCE_RESET
N#define __GPIOJ_RELEASE_RESET          __HAL_RCC_GPIOJ_RELEASE_RESET
N#define __GPIOJ_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
N#define __GPIOJ_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
N#define __GPIOK_CLK_ENABLE          __HAL_RCC_GPIOK_CLK_ENABLE
N#define __GPIOK_CLK_DISABLE          __HAL_RCC_GPIOK_CLK_DISABLE
N#define __GPIOK_RELEASE_RESET          __HAL_RCC_GPIOK_RELEASE_RESET
N#define __GPIOK_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
N#define __GPIOK_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
N#define __ETH_CLK_ENABLE          __HAL_RCC_ETH_CLK_ENABLE
N#define __ETH_CLK_DISABLE          __HAL_RCC_ETH_CLK_DISABLE
N#define __DCMI_CLK_ENABLE          __HAL_RCC_DCMI_CLK_ENABLE
N#define __DCMI_CLK_DISABLE          __HAL_RCC_DCMI_CLK_DISABLE
N#define __DCMI_FORCE_RESET          __HAL_RCC_DCMI_FORCE_RESET
N#define __DCMI_RELEASE_RESET          __HAL_RCC_DCMI_RELEASE_RESET
N#define __DCMI_CLK_SLEEP_ENABLE   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE
N#define __DCMI_CLK_SLEEP_DISABLE  __HAL_RCC_DCMI_CLK_SLEEP_DISABLE
N#define __UART7_CLK_ENABLE          __HAL_RCC_UART7_CLK_ENABLE
N#define __UART7_CLK_DISABLE          __HAL_RCC_UART7_CLK_DISABLE
N#define __UART7_RELEASE_RESET       __HAL_RCC_UART7_RELEASE_RESET
N#define __UART7_FORCE_RESET       __HAL_RCC_UART7_FORCE_RESET
N#define __UART7_CLK_SLEEP_ENABLE  __HAL_RCC_UART7_CLK_SLEEP_ENABLE
N#define __UART7_CLK_SLEEP_DISABLE  __HAL_RCC_UART7_CLK_SLEEP_DISABLE
N#define __UART8_CLK_ENABLE          __HAL_RCC_UART8_CLK_ENABLE
N#define __UART8_CLK_DISABLE          __HAL_RCC_UART8_CLK_DISABLE
N#define __UART8_FORCE_RESET          __HAL_RCC_UART8_FORCE_RESET
N#define __UART8_RELEASE_RESET          __HAL_RCC_UART8_RELEASE_RESET
N#define __UART8_CLK_SLEEP_ENABLE  __HAL_RCC_UART8_CLK_SLEEP_ENABLE
N#define __UART8_CLK_SLEEP_DISABLE  __HAL_RCC_UART8_CLK_SLEEP_DISABLE
N#define __OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
N#define __OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
N#define __OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
N#define __OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET
N#define __OTGHSULPI_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
N#define __OTGHSULPI_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
N#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
N#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
N#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED
N#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED
N#define __HAL_RCC_OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
N#define __HAL_RCC_OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET
N#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE      __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
N#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE     __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
N#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED  __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED
N#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED
N#define __SRAM3_CLK_SLEEP_ENABLE       __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
N#define __CAN2_CLK_SLEEP_ENABLE        __HAL_RCC_CAN2_CLK_SLEEP_ENABLE
N#define __CAN2_CLK_SLEEP_DISABLE       __HAL_RCC_CAN2_CLK_SLEEP_DISABLE
N#define __DAC_CLK_SLEEP_ENABLE         __HAL_RCC_DAC_CLK_SLEEP_ENABLE
N#define __DAC_CLK_SLEEP_DISABLE        __HAL_RCC_DAC_CLK_SLEEP_DISABLE
N#define __ADC2_CLK_SLEEP_ENABLE        __HAL_RCC_ADC2_CLK_SLEEP_ENABLE
N#define __ADC2_CLK_SLEEP_DISABLE       __HAL_RCC_ADC2_CLK_SLEEP_DISABLE
N#define __ADC3_CLK_SLEEP_ENABLE        __HAL_RCC_ADC3_CLK_SLEEP_ENABLE
N#define __ADC3_CLK_SLEEP_DISABLE       __HAL_RCC_ADC3_CLK_SLEEP_DISABLE
N#define __FSMC_FORCE_RESET             __HAL_RCC_FSMC_FORCE_RESET
N#define __FSMC_RELEASE_RESET           __HAL_RCC_FSMC_RELEASE_RESET
N#define __FSMC_CLK_SLEEP_ENABLE        __HAL_RCC_FSMC_CLK_SLEEP_ENABLE
N#define __FSMC_CLK_SLEEP_DISABLE       __HAL_RCC_FSMC_CLK_SLEEP_DISABLE
N#define __SDIO_FORCE_RESET             __HAL_RCC_SDIO_FORCE_RESET
N#define __SDIO_RELEASE_RESET           __HAL_RCC_SDIO_RELEASE_RESET
N#define __SDIO_CLK_SLEEP_DISABLE       __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
N#define __SDIO_CLK_SLEEP_ENABLE        __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
N#define __DMA2D_CLK_ENABLE             __HAL_RCC_DMA2D_CLK_ENABLE
N#define __DMA2D_CLK_DISABLE            __HAL_RCC_DMA2D_CLK_DISABLE
N#define __DMA2D_FORCE_RESET            __HAL_RCC_DMA2D_FORCE_RESET
N#define __DMA2D_RELEASE_RESET          __HAL_RCC_DMA2D_RELEASE_RESET
N#define __DMA2D_CLK_SLEEP_ENABLE       __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
N#define __DMA2D_CLK_SLEEP_DISABLE      __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
N
N/* alias define maintained for legacy */
N#define __HAL_RCC_OTGFS_FORCE_RESET    __HAL_RCC_USB_OTG_FS_FORCE_RESET
N#define __HAL_RCC_OTGFS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET
N
N#define __ADC12_CLK_ENABLE          __HAL_RCC_ADC12_CLK_ENABLE
N#define __ADC12_CLK_DISABLE         __HAL_RCC_ADC12_CLK_DISABLE
N#define __ADC34_CLK_ENABLE          __HAL_RCC_ADC34_CLK_ENABLE
N#define __ADC34_CLK_DISABLE         __HAL_RCC_ADC34_CLK_DISABLE
N#define __DAC2_CLK_ENABLE           __HAL_RCC_DAC2_CLK_ENABLE
N#define __DAC2_CLK_DISABLE          __HAL_RCC_DAC2_CLK_DISABLE
N#define __TIM18_CLK_ENABLE          __HAL_RCC_TIM18_CLK_ENABLE
N#define __TIM18_CLK_DISABLE         __HAL_RCC_TIM18_CLK_DISABLE
N#define __TIM19_CLK_ENABLE          __HAL_RCC_TIM19_CLK_ENABLE
N#define __TIM19_CLK_DISABLE         __HAL_RCC_TIM19_CLK_DISABLE
N#define __TIM20_CLK_ENABLE          __HAL_RCC_TIM20_CLK_ENABLE
N#define __TIM20_CLK_DISABLE         __HAL_RCC_TIM20_CLK_DISABLE
N#define __HRTIM1_CLK_ENABLE         __HAL_RCC_HRTIM1_CLK_ENABLE
N#define __HRTIM1_CLK_DISABLE        __HAL_RCC_HRTIM1_CLK_DISABLE
N#define __SDADC1_CLK_ENABLE         __HAL_RCC_SDADC1_CLK_ENABLE
N#define __SDADC2_CLK_ENABLE         __HAL_RCC_SDADC2_CLK_ENABLE
N#define __SDADC3_CLK_ENABLE         __HAL_RCC_SDADC3_CLK_ENABLE
N#define __SDADC1_CLK_DISABLE        __HAL_RCC_SDADC1_CLK_DISABLE
N#define __SDADC2_CLK_DISABLE        __HAL_RCC_SDADC2_CLK_DISABLE
N#define __SDADC3_CLK_DISABLE        __HAL_RCC_SDADC3_CLK_DISABLE
N
N#define __ADC12_FORCE_RESET         __HAL_RCC_ADC12_FORCE_RESET
N#define __ADC12_RELEASE_RESET       __HAL_RCC_ADC12_RELEASE_RESET
N#define __ADC34_FORCE_RESET         __HAL_RCC_ADC34_FORCE_RESET
N#define __ADC34_RELEASE_RESET       __HAL_RCC_ADC34_RELEASE_RESET
N#define __DAC2_FORCE_RESET          __HAL_RCC_DAC2_FORCE_RESET
N#define __DAC2_RELEASE_RESET        __HAL_RCC_DAC2_RELEASE_RESET
N#define __TIM18_FORCE_RESET         __HAL_RCC_TIM18_FORCE_RESET
N#define __TIM18_RELEASE_RESET       __HAL_RCC_TIM18_RELEASE_RESET
N#define __TIM19_FORCE_RESET         __HAL_RCC_TIM19_FORCE_RESET
N#define __TIM19_RELEASE_RESET       __HAL_RCC_TIM19_RELEASE_RESET
N#define __TIM20_FORCE_RESET         __HAL_RCC_TIM20_FORCE_RESET
N#define __TIM20_RELEASE_RESET       __HAL_RCC_TIM20_RELEASE_RESET
N#define __HRTIM1_FORCE_RESET        __HAL_RCC_HRTIM1_FORCE_RESET
N#define __HRTIM1_RELEASE_RESET      __HAL_RCC_HRTIM1_RELEASE_RESET
N#define __SDADC1_FORCE_RESET        __HAL_RCC_SDADC1_FORCE_RESET
N#define __SDADC2_FORCE_RESET        __HAL_RCC_SDADC2_FORCE_RESET
N#define __SDADC3_FORCE_RESET        __HAL_RCC_SDADC3_FORCE_RESET
N#define __SDADC1_RELEASE_RESET      __HAL_RCC_SDADC1_RELEASE_RESET
N#define __SDADC2_RELEASE_RESET      __HAL_RCC_SDADC2_RELEASE_RESET
N#define __SDADC3_RELEASE_RESET      __HAL_RCC_SDADC3_RELEASE_RESET
N
N#define __ADC1_IS_CLK_ENABLED       __HAL_RCC_ADC1_IS_CLK_ENABLED
N#define __ADC1_IS_CLK_DISABLED      __HAL_RCC_ADC1_IS_CLK_DISABLED
N#define __ADC12_IS_CLK_ENABLED      __HAL_RCC_ADC12_IS_CLK_ENABLED
N#define __ADC12_IS_CLK_DISABLED     __HAL_RCC_ADC12_IS_CLK_DISABLED
N#define __ADC34_IS_CLK_ENABLED      __HAL_RCC_ADC34_IS_CLK_ENABLED
N#define __ADC34_IS_CLK_DISABLED     __HAL_RCC_ADC34_IS_CLK_DISABLED
N#define __CEC_IS_CLK_ENABLED        __HAL_RCC_CEC_IS_CLK_ENABLED
N#define __CEC_IS_CLK_DISABLED       __HAL_RCC_CEC_IS_CLK_DISABLED
N#define __CRC_IS_CLK_ENABLED        __HAL_RCC_CRC_IS_CLK_ENABLED
N#define __CRC_IS_CLK_DISABLED       __HAL_RCC_CRC_IS_CLK_DISABLED
N#define __DAC1_IS_CLK_ENABLED       __HAL_RCC_DAC1_IS_CLK_ENABLED
N#define __DAC1_IS_CLK_DISABLED      __HAL_RCC_DAC1_IS_CLK_DISABLED
N#define __DAC2_IS_CLK_ENABLED       __HAL_RCC_DAC2_IS_CLK_ENABLED
N#define __DAC2_IS_CLK_DISABLED      __HAL_RCC_DAC2_IS_CLK_DISABLED
N#define __DMA1_IS_CLK_ENABLED       __HAL_RCC_DMA1_IS_CLK_ENABLED
N#define __DMA1_IS_CLK_DISABLED      __HAL_RCC_DMA1_IS_CLK_DISABLED
N#define __DMA2_IS_CLK_ENABLED       __HAL_RCC_DMA2_IS_CLK_ENABLED
N#define __DMA2_IS_CLK_DISABLED      __HAL_RCC_DMA2_IS_CLK_DISABLED
N#define __FLITF_IS_CLK_ENABLED      __HAL_RCC_FLITF_IS_CLK_ENABLED
N#define __FLITF_IS_CLK_DISABLED     __HAL_RCC_FLITF_IS_CLK_DISABLED
N#define __FMC_IS_CLK_ENABLED        __HAL_RCC_FMC_IS_CLK_ENABLED
N#define __FMC_IS_CLK_DISABLED       __HAL_RCC_FMC_IS_CLK_DISABLED
N#define __GPIOA_IS_CLK_ENABLED      __HAL_RCC_GPIOA_IS_CLK_ENABLED
N#define __GPIOA_IS_CLK_DISABLED     __HAL_RCC_GPIOA_IS_CLK_DISABLED
N#define __GPIOB_IS_CLK_ENABLED      __HAL_RCC_GPIOB_IS_CLK_ENABLED
N#define __GPIOB_IS_CLK_DISABLED     __HAL_RCC_GPIOB_IS_CLK_DISABLED
N#define __GPIOC_IS_CLK_ENABLED      __HAL_RCC_GPIOC_IS_CLK_ENABLED
N#define __GPIOC_IS_CLK_DISABLED     __HAL_RCC_GPIOC_IS_CLK_DISABLED
N#define __GPIOD_IS_CLK_ENABLED      __HAL_RCC_GPIOD_IS_CLK_ENABLED
N#define __GPIOD_IS_CLK_DISABLED     __HAL_RCC_GPIOD_IS_CLK_DISABLED
N#define __GPIOE_IS_CLK_ENABLED      __HAL_RCC_GPIOE_IS_CLK_ENABLED
N#define __GPIOE_IS_CLK_DISABLED     __HAL_RCC_GPIOE_IS_CLK_DISABLED
N#define __GPIOF_IS_CLK_ENABLED      __HAL_RCC_GPIOF_IS_CLK_ENABLED
N#define __GPIOF_IS_CLK_DISABLED     __HAL_RCC_GPIOF_IS_CLK_DISABLED
N#define __GPIOG_IS_CLK_ENABLED      __HAL_RCC_GPIOG_IS_CLK_ENABLED
N#define __GPIOG_IS_CLK_DISABLED     __HAL_RCC_GPIOG_IS_CLK_DISABLED
N#define __GPIOH_IS_CLK_ENABLED      __HAL_RCC_GPIOH_IS_CLK_ENABLED
N#define __GPIOH_IS_CLK_DISABLED     __HAL_RCC_GPIOH_IS_CLK_DISABLED
N#define __HRTIM1_IS_CLK_ENABLED     __HAL_RCC_HRTIM1_IS_CLK_ENABLED
N#define __HRTIM1_IS_CLK_DISABLED    __HAL_RCC_HRTIM1_IS_CLK_DISABLED
N#define __I2C1_IS_CLK_ENABLED       __HAL_RCC_I2C1_IS_CLK_ENABLED
N#define __I2C1_IS_CLK_DISABLED      __HAL_RCC_I2C1_IS_CLK_DISABLED
N#define __I2C2_IS_CLK_ENABLED       __HAL_RCC_I2C2_IS_CLK_ENABLED
N#define __I2C2_IS_CLK_DISABLED      __HAL_RCC_I2C2_IS_CLK_DISABLED
N#define __I2C3_IS_CLK_ENABLED       __HAL_RCC_I2C3_IS_CLK_ENABLED
N#define __I2C3_IS_CLK_DISABLED      __HAL_RCC_I2C3_IS_CLK_DISABLED
N#define __PWR_IS_CLK_ENABLED        __HAL_RCC_PWR_IS_CLK_ENABLED
N#define __PWR_IS_CLK_DISABLED       __HAL_RCC_PWR_IS_CLK_DISABLED
N#define __SYSCFG_IS_CLK_ENABLED     __HAL_RCC_SYSCFG_IS_CLK_ENABLED
N#define __SYSCFG_IS_CLK_DISABLED    __HAL_RCC_SYSCFG_IS_CLK_DISABLED
N#define __SPI1_IS_CLK_ENABLED       __HAL_RCC_SPI1_IS_CLK_ENABLED
N#define __SPI1_IS_CLK_DISABLED      __HAL_RCC_SPI1_IS_CLK_DISABLED
N#define __SPI2_IS_CLK_ENABLED       __HAL_RCC_SPI2_IS_CLK_ENABLED
N#define __SPI2_IS_CLK_DISABLED      __HAL_RCC_SPI2_IS_CLK_DISABLED
N#define __SPI3_IS_CLK_ENABLED       __HAL_RCC_SPI3_IS_CLK_ENABLED
N#define __SPI3_IS_CLK_DISABLED      __HAL_RCC_SPI3_IS_CLK_DISABLED
N#define __SPI4_IS_CLK_ENABLED       __HAL_RCC_SPI4_IS_CLK_ENABLED
N#define __SPI4_IS_CLK_DISABLED      __HAL_RCC_SPI4_IS_CLK_DISABLED
N#define __SDADC1_IS_CLK_ENABLED     __HAL_RCC_SDADC1_IS_CLK_ENABLED
N#define __SDADC1_IS_CLK_DISABLED    __HAL_RCC_SDADC1_IS_CLK_DISABLED
N#define __SDADC2_IS_CLK_ENABLED     __HAL_RCC_SDADC2_IS_CLK_ENABLED
N#define __SDADC2_IS_CLK_DISABLED    __HAL_RCC_SDADC2_IS_CLK_DISABLED
N#define __SDADC3_IS_CLK_ENABLED     __HAL_RCC_SDADC3_IS_CLK_ENABLED
N#define __SDADC3_IS_CLK_DISABLED    __HAL_RCC_SDADC3_IS_CLK_DISABLED
N#define __SRAM_IS_CLK_ENABLED       __HAL_RCC_SRAM_IS_CLK_ENABLED
N#define __SRAM_IS_CLK_DISABLED      __HAL_RCC_SRAM_IS_CLK_DISABLED
N#define __TIM1_IS_CLK_ENABLED       __HAL_RCC_TIM1_IS_CLK_ENABLED
N#define __TIM1_IS_CLK_DISABLED      __HAL_RCC_TIM1_IS_CLK_DISABLED
N#define __TIM2_IS_CLK_ENABLED       __HAL_RCC_TIM2_IS_CLK_ENABLED
N#define __TIM2_IS_CLK_DISABLED      __HAL_RCC_TIM2_IS_CLK_DISABLED
N#define __TIM3_IS_CLK_ENABLED       __HAL_RCC_TIM3_IS_CLK_ENABLED
N#define __TIM3_IS_CLK_DISABLED      __HAL_RCC_TIM3_IS_CLK_DISABLED
N#define __TIM4_IS_CLK_ENABLED       __HAL_RCC_TIM4_IS_CLK_ENABLED
N#define __TIM4_IS_CLK_DISABLED      __HAL_RCC_TIM4_IS_CLK_DISABLED
N#define __TIM5_IS_CLK_ENABLED       __HAL_RCC_TIM5_IS_CLK_ENABLED
N#define __TIM5_IS_CLK_DISABLED      __HAL_RCC_TIM5_IS_CLK_DISABLED
N#define __TIM6_IS_CLK_ENABLED       __HAL_RCC_TIM6_IS_CLK_ENABLED
N#define __TIM6_IS_CLK_DISABLED      __HAL_RCC_TIM6_IS_CLK_DISABLED
N#define __TIM7_IS_CLK_ENABLED       __HAL_RCC_TIM7_IS_CLK_ENABLED
N#define __TIM7_IS_CLK_DISABLED      __HAL_RCC_TIM7_IS_CLK_DISABLED
N#define __TIM8_IS_CLK_ENABLED       __HAL_RCC_TIM8_IS_CLK_ENABLED
N#define __TIM8_IS_CLK_DISABLED      __HAL_RCC_TIM8_IS_CLK_DISABLED
N#define __TIM12_IS_CLK_ENABLED      __HAL_RCC_TIM12_IS_CLK_ENABLED
N#define __TIM12_IS_CLK_DISABLED     __HAL_RCC_TIM12_IS_CLK_DISABLED
N#define __TIM13_IS_CLK_ENABLED      __HAL_RCC_TIM13_IS_CLK_ENABLED
N#define __TIM13_IS_CLK_DISABLED     __HAL_RCC_TIM13_IS_CLK_DISABLED
N#define __TIM14_IS_CLK_ENABLED      __HAL_RCC_TIM14_IS_CLK_ENABLED
N#define __TIM14_IS_CLK_DISABLED     __HAL_RCC_TIM14_IS_CLK_DISABLED
N#define __TIM15_IS_CLK_ENABLED      __HAL_RCC_TIM15_IS_CLK_ENABLED
N#define __TIM15_IS_CLK_DISABLED     __HAL_RCC_TIM15_IS_CLK_DISABLED
N#define __TIM16_IS_CLK_ENABLED      __HAL_RCC_TIM16_IS_CLK_ENABLED
N#define __TIM16_IS_CLK_DISABLED     __HAL_RCC_TIM16_IS_CLK_DISABLED
N#define __TIM17_IS_CLK_ENABLED      __HAL_RCC_TIM17_IS_CLK_ENABLED
N#define __TIM17_IS_CLK_DISABLED     __HAL_RCC_TIM17_IS_CLK_DISABLED
N#define __TIM18_IS_CLK_ENABLED      __HAL_RCC_TIM18_IS_CLK_ENABLED
N#define __TIM18_IS_CLK_DISABLED     __HAL_RCC_TIM18_IS_CLK_DISABLED
N#define __TIM19_IS_CLK_ENABLED      __HAL_RCC_TIM19_IS_CLK_ENABLED
N#define __TIM19_IS_CLK_DISABLED     __HAL_RCC_TIM19_IS_CLK_DISABLED
N#define __TIM20_IS_CLK_ENABLED      __HAL_RCC_TIM20_IS_CLK_ENABLED
N#define __TIM20_IS_CLK_DISABLED     __HAL_RCC_TIM20_IS_CLK_DISABLED
N#define __TSC_IS_CLK_ENABLED        __HAL_RCC_TSC_IS_CLK_ENABLED
N#define __TSC_IS_CLK_DISABLED       __HAL_RCC_TSC_IS_CLK_DISABLED
N#define __UART4_IS_CLK_ENABLED      __HAL_RCC_UART4_IS_CLK_ENABLED
N#define __UART4_IS_CLK_DISABLED     __HAL_RCC_UART4_IS_CLK_DISABLED
N#define __UART5_IS_CLK_ENABLED      __HAL_RCC_UART5_IS_CLK_ENABLED
N#define __UART5_IS_CLK_DISABLED     __HAL_RCC_UART5_IS_CLK_DISABLED
N#define __USART1_IS_CLK_ENABLED     __HAL_RCC_USART1_IS_CLK_ENABLED
N#define __USART1_IS_CLK_DISABLED    __HAL_RCC_USART1_IS_CLK_DISABLED
N#define __USART2_IS_CLK_ENABLED     __HAL_RCC_USART2_IS_CLK_ENABLED
N#define __USART2_IS_CLK_DISABLED    __HAL_RCC_USART2_IS_CLK_DISABLED
N#define __USART3_IS_CLK_ENABLED     __HAL_RCC_USART3_IS_CLK_ENABLED
N#define __USART3_IS_CLK_DISABLED    __HAL_RCC_USART3_IS_CLK_DISABLED
N#define __USB_IS_CLK_ENABLED        __HAL_RCC_USB_IS_CLK_ENABLED
N#define __USB_IS_CLK_DISABLED       __HAL_RCC_USB_IS_CLK_DISABLED
N#define __WWDG_IS_CLK_ENABLED       __HAL_RCC_WWDG_IS_CLK_ENABLED
N#define __WWDG_IS_CLK_DISABLED      __HAL_RCC_WWDG_IS_CLK_DISABLED
N
N#if defined(STM32F4)
X#if 1L
N#define __HAL_RCC_SDMMC1_FORCE_RESET       __HAL_RCC_SDIO_FORCE_RESET
N#define __HAL_RCC_SDMMC1_RELEASE_RESET     __HAL_RCC_SDIO_RELEASE_RESET
N#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE  __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
N#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
N#define __HAL_RCC_SDMMC1_CLK_ENABLE        __HAL_RCC_SDIO_CLK_ENABLE
N#define __HAL_RCC_SDMMC1_CLK_DISABLE       __HAL_RCC_SDIO_CLK_DISABLE
N#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED    __HAL_RCC_SDIO_IS_CLK_ENABLED
N#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED   __HAL_RCC_SDIO_IS_CLK_DISABLED
N#define Sdmmc1ClockSelection               SdioClockSelection
N#define RCC_PERIPHCLK_SDMMC1               RCC_PERIPHCLK_SDIO
N#define RCC_SDMMC1CLKSOURCE_CLK48          RCC_SDIOCLKSOURCE_CK48
N#define RCC_SDMMC1CLKSOURCE_SYSCLK         RCC_SDIOCLKSOURCE_SYSCLK
N#define __HAL_RCC_SDMMC1_CONFIG            __HAL_RCC_SDIO_CONFIG
N#define __HAL_RCC_GET_SDMMC1_SOURCE        __HAL_RCC_GET_SDIO_SOURCE
N#endif
N
N#if defined(STM32F7) || defined(STM32L4)
X#if 0L || 0L
S#define __HAL_RCC_SDIO_FORCE_RESET         __HAL_RCC_SDMMC1_FORCE_RESET
S#define __HAL_RCC_SDIO_RELEASE_RESET       __HAL_RCC_SDMMC1_RELEASE_RESET
S#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE    __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
S#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE   __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
S#define __HAL_RCC_SDIO_CLK_ENABLE          __HAL_RCC_SDMMC1_CLK_ENABLE
S#define __HAL_RCC_SDIO_CLK_DISABLE         __HAL_RCC_SDMMC1_CLK_DISABLE
S#define __HAL_RCC_SDIO_IS_CLK_ENABLED      __HAL_RCC_SDMMC1_IS_CLK_ENABLED
S#define __HAL_RCC_SDIO_IS_CLK_DISABLED     __HAL_RCC_SDMMC1_IS_CLK_DISABLED
S#define SdioClockSelection                 Sdmmc1ClockSelection
S#define RCC_PERIPHCLK_SDIO                 RCC_PERIPHCLK_SDMMC1
S#define __HAL_RCC_SDIO_CONFIG              __HAL_RCC_SDMMC1_CONFIG
S#define __HAL_RCC_GET_SDIO_SOURCE          __HAL_RCC_GET_SDMMC1_SOURCE
N#endif
N
N#if defined(STM32F7)
X#if 0L
S#define RCC_SDIOCLKSOURCE_CLK48             RCC_SDMMC1CLKSOURCE_CLK48
S#define RCC_SDIOCLKSOURCE_SYSCLK           RCC_SDMMC1CLKSOURCE_SYSCLK
N#endif
N
N#if defined(STM32H7)
X#if 0L
S#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()              __HAL_RCC_USB1_OTG_HS_CLK_ENABLE()
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()         __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE()
S#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()             __HAL_RCC_USB1_OTG_HS_CLK_DISABLE()
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE()        __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE()
S#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()             __HAL_RCC_USB1_OTG_HS_FORCE_RESET()
S#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()           __HAL_RCC_USB1_OTG_HS_RELEASE_RESET()
S#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()        __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE()
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()   __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE()
S#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()       __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE()
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE()  __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE()
S
S#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()             __HAL_RCC_USB2_OTG_FS_CLK_ENABLE()
S#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE()        __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE()
S#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()            __HAL_RCC_USB2_OTG_FS_CLK_DISABLE()
S#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE()       __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE()
S#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()            __HAL_RCC_USB2_OTG_FS_FORCE_RESET()
S#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()          __HAL_RCC_USB2_OTG_FS_RELEASE_RESET()
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()       __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE()
S#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE()  __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE()
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()      __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE()
S#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE()
N#endif
N
N#define __HAL_RCC_I2SCLK            __HAL_RCC_I2S_CONFIG
N#define __HAL_RCC_I2SCLK_CONFIG     __HAL_RCC_I2S_CONFIG
N
N#define __RCC_PLLSRC                RCC_GET_PLL_OSCSOURCE
N
N#define IS_RCC_MSIRANGE             IS_RCC_MSI_CLOCK_RANGE
N#define IS_RCC_RTCCLK_SOURCE        IS_RCC_RTCCLKSOURCE
N#define IS_RCC_SYSCLK_DIV           IS_RCC_HCLK
N#define IS_RCC_HCLK_DIV             IS_RCC_PCLK
N#define IS_RCC_PERIPHCLK            IS_RCC_PERIPHCLOCK
N
N#define RCC_IT_HSI14                RCC_IT_HSI14RDY
N
N#define RCC_IT_CSSLSE               RCC_IT_LSECSS
N#define RCC_IT_CSSHSE               RCC_IT_CSS
N
N#define RCC_PLLMUL_3                RCC_PLL_MUL3
N#define RCC_PLLMUL_4                RCC_PLL_MUL4
N#define RCC_PLLMUL_6                RCC_PLL_MUL6
N#define RCC_PLLMUL_8                RCC_PLL_MUL8
N#define RCC_PLLMUL_12               RCC_PLL_MUL12
N#define RCC_PLLMUL_16               RCC_PLL_MUL16
N#define RCC_PLLMUL_24               RCC_PLL_MUL24
N#define RCC_PLLMUL_32               RCC_PLL_MUL32
N#define RCC_PLLMUL_48               RCC_PLL_MUL48
N
N#define RCC_PLLDIV_2                RCC_PLL_DIV2
N#define RCC_PLLDIV_3                RCC_PLL_DIV3
N#define RCC_PLLDIV_4                RCC_PLL_DIV4
N
N#define IS_RCC_MCOSOURCE            IS_RCC_MCO1SOURCE
N#define __HAL_RCC_MCO_CONFIG        __HAL_RCC_MCO1_CONFIG
N#define RCC_MCO_NODIV               RCC_MCODIV_1
N#define RCC_MCO_DIV1                RCC_MCODIV_1
N#define RCC_MCO_DIV2                RCC_MCODIV_2
N#define RCC_MCO_DIV4                RCC_MCODIV_4
N#define RCC_MCO_DIV8                RCC_MCODIV_8
N#define RCC_MCO_DIV16               RCC_MCODIV_16
N#define RCC_MCO_DIV32               RCC_MCODIV_32
N#define RCC_MCO_DIV64               RCC_MCODIV_64
N#define RCC_MCO_DIV128              RCC_MCODIV_128
N#define RCC_MCOSOURCE_NONE          RCC_MCO1SOURCE_NOCLOCK
N#define RCC_MCOSOURCE_LSI           RCC_MCO1SOURCE_LSI
N#define RCC_MCOSOURCE_LSE           RCC_MCO1SOURCE_LSE
N#define RCC_MCOSOURCE_SYSCLK        RCC_MCO1SOURCE_SYSCLK
N#define RCC_MCOSOURCE_HSI           RCC_MCO1SOURCE_HSI
N#define RCC_MCOSOURCE_HSI14         RCC_MCO1SOURCE_HSI14
N#define RCC_MCOSOURCE_HSI48         RCC_MCO1SOURCE_HSI48
N#define RCC_MCOSOURCE_HSE           RCC_MCO1SOURCE_HSE
N#define RCC_MCOSOURCE_PLLCLK_DIV1   RCC_MCO1SOURCE_PLLCLK
N#define RCC_MCOSOURCE_PLLCLK_NODIV  RCC_MCO1SOURCE_PLLCLK
N#define RCC_MCOSOURCE_PLLCLK_DIV2   RCC_MCO1SOURCE_PLLCLK_DIV2
N
N#if defined(STM32L4)
X#if 0L
S#define RCC_RTCCLKSOURCE_NO_CLK     RCC_RTCCLKSOURCE_NONE
S#elif defined(STM32WB) || defined(STM32G0)
X#elif 0L || 0L
N#else
N#define RCC_RTCCLKSOURCE_NONE       RCC_RTCCLKSOURCE_NO_CLK
N#endif
N
N#define RCC_USBCLK_PLLSAI1          RCC_USBCLKSOURCE_PLLSAI1
N#define RCC_USBCLK_PLL              RCC_USBCLKSOURCE_PLL
N#define RCC_USBCLK_MSI              RCC_USBCLKSOURCE_MSI
N#define RCC_USBCLKSOURCE_PLLCLK     RCC_USBCLKSOURCE_PLL
N#define RCC_USBPLLCLK_DIV1          RCC_USBCLKSOURCE_PLL
N#define RCC_USBPLLCLK_DIV1_5        RCC_USBCLKSOURCE_PLL_DIV1_5
N#define RCC_USBPLLCLK_DIV2          RCC_USBCLKSOURCE_PLL_DIV2
N#define RCC_USBPLLCLK_DIV3          RCC_USBCLKSOURCE_PLL_DIV3
N
N#define HSION_BitNumber        RCC_HSION_BIT_NUMBER
N#define HSION_BITNUMBER        RCC_HSION_BIT_NUMBER
N#define HSEON_BitNumber        RCC_HSEON_BIT_NUMBER
N#define HSEON_BITNUMBER        RCC_HSEON_BIT_NUMBER
N#define MSION_BITNUMBER        RCC_MSION_BIT_NUMBER
N#define CSSON_BitNumber        RCC_CSSON_BIT_NUMBER
N#define CSSON_BITNUMBER        RCC_CSSON_BIT_NUMBER
N#define PLLON_BitNumber        RCC_PLLON_BIT_NUMBER
N#define PLLON_BITNUMBER        RCC_PLLON_BIT_NUMBER
N#define PLLI2SON_BitNumber     RCC_PLLI2SON_BIT_NUMBER
N#define I2SSRC_BitNumber       RCC_I2SSRC_BIT_NUMBER
N#define RTCEN_BitNumber        RCC_RTCEN_BIT_NUMBER
N#define RTCEN_BITNUMBER        RCC_RTCEN_BIT_NUMBER
N#define BDRST_BitNumber        RCC_BDRST_BIT_NUMBER
N#define BDRST_BITNUMBER        RCC_BDRST_BIT_NUMBER
N#define RTCRST_BITNUMBER       RCC_RTCRST_BIT_NUMBER
N#define LSION_BitNumber        RCC_LSION_BIT_NUMBER
N#define LSION_BITNUMBER        RCC_LSION_BIT_NUMBER
N#define LSEON_BitNumber        RCC_LSEON_BIT_NUMBER
N#define LSEON_BITNUMBER        RCC_LSEON_BIT_NUMBER
N#define LSEBYP_BITNUMBER       RCC_LSEBYP_BIT_NUMBER
N#define PLLSAION_BitNumber     RCC_PLLSAION_BIT_NUMBER
N#define TIMPRE_BitNumber       RCC_TIMPRE_BIT_NUMBER
N#define RMVF_BitNumber         RCC_RMVF_BIT_NUMBER
N#define RMVF_BITNUMBER         RCC_RMVF_BIT_NUMBER
N#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER
N#define CR_BYTE2_ADDRESS       RCC_CR_BYTE2_ADDRESS
N#define CIR_BYTE1_ADDRESS      RCC_CIR_BYTE1_ADDRESS
N#define CIR_BYTE2_ADDRESS      RCC_CIR_BYTE2_ADDRESS
N#define BDCR_BYTE0_ADDRESS     RCC_BDCR_BYTE0_ADDRESS
N#define DBP_TIMEOUT_VALUE      RCC_DBP_TIMEOUT_VALUE
N#define LSE_TIMEOUT_VALUE      RCC_LSE_TIMEOUT_VALUE
N
N#define CR_HSION_BB            RCC_CR_HSION_BB
N#define CR_CSSON_BB            RCC_CR_CSSON_BB
N#define CR_PLLON_BB            RCC_CR_PLLON_BB
N#define CR_PLLI2SON_BB         RCC_CR_PLLI2SON_BB
N#define CR_MSION_BB            RCC_CR_MSION_BB
N#define CSR_LSION_BB           RCC_CSR_LSION_BB
N#define CSR_LSEON_BB           RCC_CSR_LSEON_BB
N#define CSR_LSEBYP_BB          RCC_CSR_LSEBYP_BB
N#define CSR_RTCEN_BB           RCC_CSR_RTCEN_BB
N#define CSR_RTCRST_BB          RCC_CSR_RTCRST_BB
N#define CFGR_I2SSRC_BB         RCC_CFGR_I2SSRC_BB
N#define BDCR_RTCEN_BB          RCC_BDCR_RTCEN_BB
N#define BDCR_BDRST_BB          RCC_BDCR_BDRST_BB
N#define CR_HSEON_BB            RCC_CR_HSEON_BB
N#define CSR_RMVF_BB            RCC_CSR_RMVF_BB
N#define CR_PLLSAION_BB         RCC_CR_PLLSAION_BB
N#define DCKCFGR_TIMPRE_BB      RCC_DCKCFGR_TIMPRE_BB
N
N#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER     __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
N#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER    __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
N#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB        __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
N#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB       __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
N#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE         __HAL_RCC_CRS_RELOADVALUE_CALCULATE
N
N#define __HAL_RCC_GET_IT_SOURCE                     __HAL_RCC_GET_IT
N
N#define RCC_CRS_SYNCWARM       RCC_CRS_SYNCWARN
N#define RCC_CRS_TRIMOV         RCC_CRS_TRIMOVF
N
N#define RCC_PERIPHCLK_CK48               RCC_PERIPHCLK_CLK48
N#define RCC_CK48CLKSOURCE_PLLQ           RCC_CLK48CLKSOURCE_PLLQ
N#define RCC_CK48CLKSOURCE_PLLSAIP        RCC_CLK48CLKSOURCE_PLLSAIP
N#define RCC_CK48CLKSOURCE_PLLI2SQ        RCC_CLK48CLKSOURCE_PLLI2SQ
N#define IS_RCC_CK48CLKSOURCE             IS_RCC_CLK48CLKSOURCE
N#define RCC_SDIOCLKSOURCE_CK48           RCC_SDIOCLKSOURCE_CLK48
N
N#define __HAL_RCC_DFSDM_CLK_ENABLE             __HAL_RCC_DFSDM1_CLK_ENABLE
N#define __HAL_RCC_DFSDM_CLK_DISABLE            __HAL_RCC_DFSDM1_CLK_DISABLE
N#define __HAL_RCC_DFSDM_IS_CLK_ENABLED         __HAL_RCC_DFSDM1_IS_CLK_ENABLED
N#define __HAL_RCC_DFSDM_IS_CLK_DISABLED        __HAL_RCC_DFSDM1_IS_CLK_DISABLED
N#define __HAL_RCC_DFSDM_FORCE_RESET            __HAL_RCC_DFSDM1_FORCE_RESET
N#define __HAL_RCC_DFSDM_RELEASE_RESET          __HAL_RCC_DFSDM1_RELEASE_RESET
N#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE       __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
N#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE      __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
N#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED
N#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED  __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED
N#define DfsdmClockSelection         Dfsdm1ClockSelection
N#define RCC_PERIPHCLK_DFSDM         RCC_PERIPHCLK_DFSDM1
N#define RCC_DFSDMCLKSOURCE_PCLK     RCC_DFSDM1CLKSOURCE_PCLK2
N#define RCC_DFSDMCLKSOURCE_SYSCLK   RCC_DFSDM1CLKSOURCE_SYSCLK
N#define __HAL_RCC_DFSDM_CONFIG      __HAL_RCC_DFSDM1_CONFIG
N#define __HAL_RCC_GET_DFSDM_SOURCE  __HAL_RCC_GET_DFSDM1_SOURCE
N#define RCC_DFSDM1CLKSOURCE_PCLK    RCC_DFSDM1CLKSOURCE_PCLK2
N#define RCC_SWPMI1CLKSOURCE_PCLK    RCC_SWPMI1CLKSOURCE_PCLK1
N#define RCC_LPTIM1CLKSOURCE_PCLK    RCC_LPTIM1CLKSOURCE_PCLK1
N#define RCC_LPTIM2CLKSOURCE_PCLK    RCC_LPTIM2CLKSOURCE_PCLK1
N
N#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM1AUDIOCLKSOURCE_I2S1
N#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM1AUDIOCLKSOURCE_I2S2
N#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM2AUDIOCLKSOURCE_I2S1
N#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM2AUDIOCLKSOURCE_I2S2
N#define RCC_DFSDM1CLKSOURCE_APB2            RCC_DFSDM1CLKSOURCE_PCLK2
N#define RCC_DFSDM2CLKSOURCE_APB2            RCC_DFSDM2CLKSOURCE_PCLK2
N#define RCC_FMPI2C1CLKSOURCE_APB            RCC_FMPI2C1CLKSOURCE_PCLK1
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define  HAL_RNG_ReadyCallback(__HANDLE__)  HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#if defined (STM32G0)
X#if 0L
N#else
N#define __HAL_RTC_CLEAR_FLAG                      __HAL_RTC_EXTI_CLEAR_FLAG
N#endif
N#define __HAL_RTC_DISABLE_IT                      __HAL_RTC_EXTI_DISABLE_IT
N#define __HAL_RTC_ENABLE_IT                       __HAL_RTC_EXTI_ENABLE_IT
N
N#if defined (STM32F1)
X#if 0L
S#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()
S
S#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_ENABLE_IT()
S
S#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_DISABLE_IT()
S
S#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT)    __HAL_RTC_ALARM_EXTI_GET_FLAG()
S
S#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()
N#else
N#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \
N                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \
N                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))
X#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() :                                                    (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() :                                                       __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))
N#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)   (((__EXTI_LINE__)  == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \
N                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \
N                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))
X#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)   (((__EXTI_LINE__)  == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() :                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() :                                                       __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))
N#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \
N                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \
N                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))
X#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() :                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() :                                                       __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))
N#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)    (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \
N                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \
N                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))
X#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)    (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() :                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() :                                                       __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))
N#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)   (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \
N                                                      (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() :  \
N                                                          __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))
X#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)   (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() :                                                       (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() :                                                            __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))
N#endif   /* STM32F1 */
N
N#define IS_ALARM                                  IS_RTC_ALARM
N#define IS_ALARM_MASK                             IS_RTC_ALARM_MASK
N#define IS_TAMPER                                 IS_RTC_TAMPER
N#define IS_TAMPER_ERASE_MODE                      IS_RTC_TAMPER_ERASE_MODE
N#define IS_TAMPER_FILTER                          IS_RTC_TAMPER_FILTER
N#define IS_TAMPER_INTERRUPT                       IS_RTC_TAMPER_INTERRUPT
N#define IS_TAMPER_MASKFLAG_STATE                  IS_RTC_TAMPER_MASKFLAG_STATE
N#define IS_TAMPER_PRECHARGE_DURATION              IS_RTC_TAMPER_PRECHARGE_DURATION
N#define IS_TAMPER_PULLUP_STATE                    IS_RTC_TAMPER_PULLUP_STATE
N#define IS_TAMPER_SAMPLING_FREQ                   IS_RTC_TAMPER_SAMPLING_FREQ
N#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION     IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
N#define IS_TAMPER_TRIGGER                         IS_RTC_TAMPER_TRIGGER
N#define IS_WAKEUP_CLOCK                           IS_RTC_WAKEUP_CLOCK
N#define IS_WAKEUP_COUNTER                         IS_RTC_WAKEUP_COUNTER
N
N#define __RTC_WRITEPROTECTION_ENABLE  __HAL_RTC_WRITEPROTECTION_ENABLE
N#define __RTC_WRITEPROTECTION_DISABLE  __HAL_RTC_WRITEPROTECTION_DISABLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SD_Aliased_Macros HAL SD Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define SD_OCR_CID_CSD_OVERWRIETE   SD_OCR_CID_CSD_OVERWRITE
N#define SD_CMD_SD_APP_STAUS         SD_CMD_SD_APP_STATUS
N
N#if defined(STM32F4) || defined(STM32F2)
X#if 1L || 0L
N#define  SD_SDMMC_DISABLED          SD_SDIO_DISABLED
N#define  SD_SDMMC_FUNCTION_BUSY     SD_SDIO_FUNCTION_BUSY
N#define  SD_SDMMC_FUNCTION_FAILED   SD_SDIO_FUNCTION_FAILED
N#define  SD_SDMMC_UNKNOWN_FUNCTION  SD_SDIO_UNKNOWN_FUNCTION
N#define  SD_CMD_SDMMC_SEN_OP_COND   SD_CMD_SDIO_SEN_OP_COND
N#define  SD_CMD_SDMMC_RW_DIRECT     SD_CMD_SDIO_RW_DIRECT
N#define  SD_CMD_SDMMC_RW_EXTENDED   SD_CMD_SDIO_RW_EXTENDED
N#define  __HAL_SD_SDMMC_ENABLE      __HAL_SD_SDIO_ENABLE
N#define  __HAL_SD_SDMMC_DISABLE     __HAL_SD_SDIO_DISABLE
N#define  __HAL_SD_SDMMC_DMA_ENABLE  __HAL_SD_SDIO_DMA_ENABLE
N#define  __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL
N#define  __HAL_SD_SDMMC_ENABLE_IT   __HAL_SD_SDIO_ENABLE_IT
N#define  __HAL_SD_SDMMC_DISABLE_IT  __HAL_SD_SDIO_DISABLE_IT
N#define  __HAL_SD_SDMMC_GET_FLAG    __HAL_SD_SDIO_GET_FLAG
N#define  __HAL_SD_SDMMC_CLEAR_FLAG  __HAL_SD_SDIO_CLEAR_FLAG
N#define  __HAL_SD_SDMMC_GET_IT      __HAL_SD_SDIO_GET_IT
N#define  __HAL_SD_SDMMC_CLEAR_IT    __HAL_SD_SDIO_CLEAR_IT
N#define  SDMMC_STATIC_FLAGS         SDIO_STATIC_FLAGS
N#define  SDMMC_CMD0TIMEOUT          SDIO_CMD0TIMEOUT
N#define  SD_SDMMC_SEND_IF_COND      SD_SDIO_SEND_IF_COND
N/* alias CMSIS */
N#define  SDMMC1_IRQn                SDIO_IRQn
N#define  SDMMC1_IRQHandler          SDIO_IRQHandler
N#endif
N
N#if defined(STM32F7) || defined(STM32L4)
X#if 0L || 0L
S#define  SD_SDIO_DISABLED           SD_SDMMC_DISABLED
S#define  SD_SDIO_FUNCTION_BUSY      SD_SDMMC_FUNCTION_BUSY
S#define  SD_SDIO_FUNCTION_FAILED    SD_SDMMC_FUNCTION_FAILED
S#define  SD_SDIO_UNKNOWN_FUNCTION   SD_SDMMC_UNKNOWN_FUNCTION
S#define  SD_CMD_SDIO_SEN_OP_COND    SD_CMD_SDMMC_SEN_OP_COND
S#define  SD_CMD_SDIO_RW_DIRECT      SD_CMD_SDMMC_RW_DIRECT
S#define  SD_CMD_SDIO_RW_EXTENDED    SD_CMD_SDMMC_RW_EXTENDED
S#define  __HAL_SD_SDIO_ENABLE       __HAL_SD_SDMMC_ENABLE
S#define  __HAL_SD_SDIO_DISABLE      __HAL_SD_SDMMC_DISABLE
S#define  __HAL_SD_SDIO_DMA_ENABLE   __HAL_SD_SDMMC_DMA_ENABLE
S#define  __HAL_SD_SDIO_DMA_DISABL   __HAL_SD_SDMMC_DMA_DISABLE
S#define  __HAL_SD_SDIO_ENABLE_IT    __HAL_SD_SDMMC_ENABLE_IT
S#define  __HAL_SD_SDIO_DISABLE_IT   __HAL_SD_SDMMC_DISABLE_IT
S#define  __HAL_SD_SDIO_GET_FLAG     __HAL_SD_SDMMC_GET_FLAG
S#define  __HAL_SD_SDIO_CLEAR_FLAG   __HAL_SD_SDMMC_CLEAR_FLAG
S#define  __HAL_SD_SDIO_GET_IT       __HAL_SD_SDMMC_GET_IT
S#define  __HAL_SD_SDIO_CLEAR_IT     __HAL_SD_SDMMC_CLEAR_IT
S#define  SDIO_STATIC_FLAGS	        SDMMC_STATIC_FLAGS
S#define  SDIO_CMD0TIMEOUT	          SDMMC_CMD0TIMEOUT
S#define  SD_SDIO_SEND_IF_COND	      SD_SDMMC_SEND_IF_COND
S/* alias CMSIS for compatibilities */
S#define  SDIO_IRQn                  SDMMC1_IRQn
S#define  SDIO_IRQHandler            SDMMC1_IRQHandler
N#endif
N
N#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2)
X#if 0L || 1L || 0L
N#define  HAL_SD_CardCIDTypedef       HAL_SD_CardCIDTypeDef
N#define  HAL_SD_CardCSDTypedef       HAL_SD_CardCSDTypeDef
N#define  HAL_SD_CardStatusTypedef    HAL_SD_CardStatusTypeDef
N#define  HAL_SD_CardStateTypedef     HAL_SD_CardStateTypeDef
N#endif
N
N#if defined(STM32H7)
X#if 0L
S#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback   HAL_MMCEx_Read_DMADoubleBuf0CpltCallback
S#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback   HAL_MMCEx_Read_DMADoubleBuf1CpltCallback
S#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback  HAL_MMCEx_Write_DMADoubleBuf0CpltCallback
S#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback  HAL_MMCEx_Write_DMADoubleBuf1CpltCallback
S#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback    HAL_SDEx_Read_DMADoubleBuf0CpltCallback
S#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback    HAL_SDEx_Read_DMADoubleBuf1CpltCallback
S#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback   HAL_SDEx_Write_DMADoubleBuf0CpltCallback
S#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback   HAL_SDEx_Write_DMADoubleBuf1CpltCallback
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __SMARTCARD_ENABLE_IT           __HAL_SMARTCARD_ENABLE_IT
N#define __SMARTCARD_DISABLE_IT          __HAL_SMARTCARD_DISABLE_IT
N#define __SMARTCARD_ENABLE              __HAL_SMARTCARD_ENABLE
N#define __SMARTCARD_DISABLE             __HAL_SMARTCARD_DISABLE
N#define __SMARTCARD_DMA_REQUEST_ENABLE  __HAL_SMARTCARD_DMA_REQUEST_ENABLE
N#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE
N
N#define __HAL_SMARTCARD_GETCLOCKSOURCE  SMARTCARD_GETCLOCKSOURCE
N#define __SMARTCARD_GETCLOCKSOURCE      SMARTCARD_GETCLOCKSOURCE
N
N#define IS_SMARTCARD_ONEBIT_SAMPLING    IS_SMARTCARD_ONE_BIT_SAMPLE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_SMBUS_RESET_CR1           SMBUS_RESET_CR1
N#define __HAL_SMBUS_RESET_CR2           SMBUS_RESET_CR2
N#define __HAL_SMBUS_GENERATE_START      SMBUS_GENERATE_START
N#define __HAL_SMBUS_GET_ADDR_MATCH      SMBUS_GET_ADDR_MATCH
N#define __HAL_SMBUS_GET_DIR             SMBUS_GET_DIR
N#define __HAL_SMBUS_GET_STOP_MODE       SMBUS_GET_STOP_MODE
N#define __HAL_SMBUS_GET_PEC_MODE        SMBUS_GET_PEC_MODE
N#define __HAL_SMBUS_GET_ALERT_ENABLED   SMBUS_GET_ALERT_ENABLED
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __HAL_SPI_1LINE_TX              SPI_1LINE_TX
N#define __HAL_SPI_1LINE_RX              SPI_1LINE_RX
N#define __HAL_SPI_RESET_CRC             SPI_RESET_CRC
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __HAL_UART_GETCLOCKSOURCE       UART_GETCLOCKSOURCE
N#define __HAL_UART_MASK_COMPUTATION     UART_MASK_COMPUTATION
N#define __UART_GETCLOCKSOURCE           UART_GETCLOCKSOURCE
N#define __UART_MASK_COMPUTATION         UART_MASK_COMPUTATION
N
N#define IS_UART_WAKEUPMETHODE           IS_UART_WAKEUPMETHOD
N
N#define IS_UART_ONEBIT_SAMPLE           IS_UART_ONE_BIT_SAMPLE
N#define IS_UART_ONEBIT_SAMPLING         IS_UART_ONE_BIT_SAMPLE
N
N/**
N  * @}
N  */
N
N
N/** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __USART_ENABLE_IT               __HAL_USART_ENABLE_IT
N#define __USART_DISABLE_IT              __HAL_USART_DISABLE_IT
N#define __USART_ENABLE                  __HAL_USART_ENABLE
N#define __USART_DISABLE                 __HAL_USART_DISABLE
N
N#define __HAL_USART_GETCLOCKSOURCE      USART_GETCLOCKSOURCE
N#define __USART_GETCLOCKSOURCE          USART_GETCLOCKSOURCE
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define USB_EXTI_LINE_WAKEUP                               USB_WAKEUP_EXTI_LINE
N
N#define USB_FS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
N#define USB_FS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
N#define USB_FS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
N#define USB_FS_EXTI_LINE_WAKEUP                            USB_OTG_FS_WAKEUP_EXTI_LINE
N
N#define USB_HS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE
N#define USB_HS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE
N#define USB_HS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE
N#define USB_HS_EXTI_LINE_WAKEUP                            USB_OTG_HS_WAKEUP_EXTI_LINE
N
N#define __HAL_USB_EXTI_ENABLE_IT                           __HAL_USB_WAKEUP_EXTI_ENABLE_IT
N#define __HAL_USB_EXTI_DISABLE_IT                          __HAL_USB_WAKEUP_EXTI_DISABLE_IT
N#define __HAL_USB_EXTI_GET_FLAG                            __HAL_USB_WAKEUP_EXTI_GET_FLAG
N#define __HAL_USB_EXTI_CLEAR_FLAG                          __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG
N#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER             __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE
N#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER            __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER           __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
N
N#define __HAL_USB_FS_EXTI_ENABLE_IT                        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
N#define __HAL_USB_FS_EXTI_DISABLE_IT                       __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
N#define __HAL_USB_FS_EXTI_GET_FLAG                         __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
N#define __HAL_USB_FS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
N#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
N#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
N#define __HAL_USB_FS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
N
N#define __HAL_USB_HS_EXTI_ENABLE_IT                        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT
N#define __HAL_USB_HS_EXTI_DISABLE_IT                       __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT
N#define __HAL_USB_HS_EXTI_GET_FLAG                         __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG
N#define __HAL_USB_HS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG
N#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE
N#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
N#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
N#define __HAL_USB_HS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT
N
N#define HAL_PCD_ActiveRemoteWakeup                         HAL_PCD_ActivateRemoteWakeup
N#define HAL_PCD_DeActiveRemoteWakeup                       HAL_PCD_DeActivateRemoteWakeup
N
N#define HAL_PCD_SetTxFiFo                                  HAL_PCDEx_SetTxFiFo
N#define HAL_PCD_SetRxFiFo                                  HAL_PCDEx_SetRxFiFo
N/**
N  * @}
N  */
N
N/** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_TIM_SetICPrescalerValue   TIM_SET_ICPRESCALERVALUE
N#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE
N
N#define TIM_GET_ITSTATUS                __HAL_TIM_GET_IT_SOURCE
N#define TIM_GET_CLEAR_IT                __HAL_TIM_CLEAR_IT
N
N#define __HAL_TIM_GET_ITSTATUS          __HAL_TIM_GET_IT_SOURCE
N
N#define __HAL_TIM_DIRECTION_STATUS      __HAL_TIM_IS_TIM_COUNTING_DOWN
N#define __HAL_TIM_PRESCALER             __HAL_TIM_SET_PRESCALER
N#define __HAL_TIM_SetCounter            __HAL_TIM_SET_COUNTER
N#define __HAL_TIM_GetCounter            __HAL_TIM_GET_COUNTER
N#define __HAL_TIM_SetAutoreload         __HAL_TIM_SET_AUTORELOAD
N#define __HAL_TIM_GetAutoreload         __HAL_TIM_GET_AUTORELOAD
N#define __HAL_TIM_SetClockDivision      __HAL_TIM_SET_CLOCKDIVISION
N#define __HAL_TIM_GetClockDivision      __HAL_TIM_GET_CLOCKDIVISION
N#define __HAL_TIM_SetICPrescaler        __HAL_TIM_SET_ICPRESCALER
N#define __HAL_TIM_GetICPrescaler        __HAL_TIM_GET_ICPRESCALER
N#define __HAL_TIM_SetCompare            __HAL_TIM_SET_COMPARE
N#define __HAL_TIM_GetCompare            __HAL_TIM_GET_COMPARE
N
N#define TIM_BREAKINPUTSOURCE_DFSDM  TIM_BREAKINPUTSOURCE_DFSDM1
N/**
N  * @}
N  */
N
N/** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N#define __HAL_ETH_EXTI_ENABLE_IT                   __HAL_ETH_WAKEUP_EXTI_ENABLE_IT
N#define __HAL_ETH_EXTI_DISABLE_IT                  __HAL_ETH_WAKEUP_EXTI_DISABLE_IT
N#define __HAL_ETH_EXTI_GET_FLAG                    __HAL_ETH_WAKEUP_EXTI_GET_FLAG
N#define __HAL_ETH_EXTI_CLEAR_FLAG                  __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
N#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER     __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
N#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER    __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
N#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER   __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER
N
N#define ETH_PROMISCIOUSMODE_ENABLE   ETH_PROMISCUOUS_MODE_ENABLE
N#define ETH_PROMISCIOUSMODE_DISABLE  ETH_PROMISCUOUS_MODE_DISABLE
N#define IS_ETH_PROMISCIOUS_MODE      IS_ETH_PROMISCUOUS_MODE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define __HAL_LTDC_LAYER LTDC_LAYER
N#define __HAL_LTDC_RELOAD_CONFIG  __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#define SAI_OUTPUTDRIVE_DISABLED          SAI_OUTPUTDRIVE_DISABLE
N#define SAI_OUTPUTDRIVE_ENABLED           SAI_OUTPUTDRIVE_ENABLE
N#define SAI_MASTERDIVIDER_ENABLED         SAI_MASTERDIVIDER_ENABLE
N#define SAI_MASTERDIVIDER_DISABLED        SAI_MASTERDIVIDER_DISABLE
N#define SAI_STREOMODE                     SAI_STEREOMODE
N#define SAI_FIFOStatus_Empty              SAI_FIFOSTATUS_EMPTY
N#define SAI_FIFOStatus_Less1QuarterFull   SAI_FIFOSTATUS_LESS1QUARTERFULL
N#define SAI_FIFOStatus_1QuarterFull       SAI_FIFOSTATUS_1QUARTERFULL
N#define SAI_FIFOStatus_HalfFull           SAI_FIFOSTATUS_HALFFULL
N#define SAI_FIFOStatus_3QuartersFull      SAI_FIFOSTATUS_3QUARTERFULL
N#define SAI_FIFOStatus_Full               SAI_FIFOSTATUS_FULL
N#define IS_SAI_BLOCK_MONO_STREO_MODE      IS_SAI_BLOCK_MONO_STEREO_MODE
N#define SAI_SYNCHRONOUS_EXT               SAI_SYNCHRONOUS_EXT_SAI1
N#define SAI_SYNCEXT_IN_ENABLE             SAI_SYNCEXT_OUTBLOCKA_ENABLE
N/**
N  * @}
N  */
N
N/** @defgroup HAL_SPDIFRX_Aliased_Macros HAL SPDIFRX Aliased Macros maintained for legacy purpose
N  * @{
N  */
N#if defined(STM32H7)
X#if 0L
S#define HAL_SPDIFRX_ReceiveControlFlow      HAL_SPDIFRX_ReceiveCtrlFlow
S#define HAL_SPDIFRX_ReceiveControlFlow_IT   HAL_SPDIFRX_ReceiveCtrlFlow_IT
S#define HAL_SPDIFRX_ReceiveControlFlow_DMA  HAL_SPDIFRX_ReceiveCtrlFlow_DMA
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* ___STM32_HAL_LEGACY */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
N
L 48 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h" 2
N#include <stdio.h>
L 1 "D:\Program_Files_x86\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.h" 1
N/* stdio.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.9 */
N/* Copyright (C) Codemist Ltd., 1988-1993                       */
N/* Copyright 1991-1998 ARM Limited. All rights reserved.        */
N
N/*
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: sdouglas $
N */
N
N/*
N * stdio.h declares two types, several macros, and many functions for
N * performing input and output. For a discussion on Streams and Files
N * refer to sections 4.9.2 and 4.9.3 in the above ANSI draft, or to a
N * modern textbook on C.
N */
N
N#ifndef __stdio_h
N#define __stdio_h
N#define __ARMCLIB_VERSION 5060009
N
N/*
N * Depending on compiler version __int64 or __INT64_TYPE__ should be defined.
N */
N#ifndef __int64
N  #ifdef __INT64_TYPE__
S    #define __int64 __INT64_TYPE__
N  #endif
N  /* On some architectures neither of these may be defined - if so, fall
N     through and error out if used. */
N#endif
N
N
N#define _ARMABI __declspec(__nothrow)
N
N  #ifndef __STDIO_DECLS
N  #define __STDIO_DECLS
N
N    #undef __CLIBNS
N    #ifdef __cplusplus
S      namespace std {
S      #define __CLIBNS ::std::
S        extern "C" {
N    #else /* ndef __cplusplus */
N      #define __CLIBNS
N    #endif /* ndef __cplusplus */
N
N#if defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__size_t)
X#if 0L || !0L || !0L
N /* always defined in C++ and non-strict C for consistency of debug info */
N  #if __sizeof_ptr == 8
X  #if 4 == 8
S    typedef unsigned long size_t;   /* see <stddef.h> */
N  #else
N    typedef unsigned int size_t;   /* see <stddef.h> */
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __size_t 1
N  #endif
N#endif
N
N#undef NULL
N#define NULL 0                   /* see <stddef.h> */
N
N/* ANSI forbids va_list to be defined here */
N/* keep in step with <stdarg.h> and <wchar.h> */
N#if !defined(__va_list) && (defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__va_list_defined))
X#if !0L && (0L || !0L || !0L)
N/* always defined in C++ and non-strict C for consistency of debug info */
N  #ifdef __clang__
S    typedef __builtin_va_list __va_list;
N  #else
N    typedef struct __va_list __va_list;
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __va_list_defined 1
N  #endif
N#endif
N
N   /*
N    * If the compiler supports signalling nans as per N965 then it
N    * will define __SUPPORT_SNAN__, in which case a user may define
N    * _WANT_SNAN in order to obtain compliant versions of the printf
N    * and scanf families of functions
N    */
N#if defined(__SUPPORT_SNAN__) && defined(_WANT_SNAN)
X#if 0L && 0L
S#pragma import(__use_snan)
N#endif
N
Ntypedef struct __fpos_t_struct {
N    unsigned __int64 __pos;
N    /*
N     * this structure is equivalent to an mbstate_t, but we're not
N     * allowed to actually define the type name `mbstate_t' within
N     * stdio.h
N     */
N    struct {
N        unsigned int __state1, __state2;
N    } __mbstate;
N} fpos_t;
N   /*
N    * fpos_t is an object capable of recording all information needed to
N    * specify uniquely every position within a file.
N    */
N
N#define _SYS_OPEN 16
N   /* _SYS_OPEN defines a limit on the number of open files that is imposed
N    * by this C library
N    */
N
Ntypedef struct __FILE FILE;
N   /*
N    * FILE is an object capable of recording all information needed to control
N    * a stream, such as its file position indicator, a pointer to its
N    * associated buffer, an error indicator that records whether a read/write
N    * error has occurred and an end-of-file indicator that records whether the
N    * end-of-file has been reached.
N    * Its structure is not made known to library clients.
N    */
N
N#if defined(__STRICT_ANSI__) && !__FILE_INCOMPLETE
X#if 0L && !__FILE_INCOMPLETE
Sstruct __FILE {
S    union {
S        long __FILE_alignment;
S#ifdef __TARGET_ARCH_AARCH64
S        char __FILE_size[136];
S#else /* __TARGET_ARCH_AARCH64 */
S        char __FILE_size[84];
S#endif /* __TARGET_ARCH_AARCH64 */
S    } __FILE_opaque;
S};
S    /*
S     * FILE must be an object type (C99 - 7.19.1) and an object type fully
S     * describes an object [including its static size] (C99 - 6.2.5).
S     * This definition is a placeholder which matches the struct __FILE in
S     * size and alignment as used internally by libc.
S     */
N#endif
N
N
Nextern FILE __stdin, __stdout, __stderr;
Nextern FILE *__aeabi_stdin, *__aeabi_stdout, *__aeabi_stderr;
N
N#if _AEABI_PORTABILITY_LEVEL != 0 || (!defined _AEABI_PORTABILITY_LEVEL && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
X#if _AEABI_PORTABILITY_LEVEL != 0 || (!0L && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
S#define stdin  (__CLIBNS __aeabi_stdin)
S   /* pointer to a FILE object associated with standard input stream */
S#define stdout (__CLIBNS __aeabi_stdout)
S   /* pointer to a FILE object associated with standard output stream */
S#define stderr (__CLIBNS __aeabi_stderr)
S   /* pointer to a FILE object associated with standard error stream */
Sextern const int __aeabi_IOFBF;
S#define _IOFBF (__CLIBNS __aeabi_IOFBF)
Sextern const int __aeabi_IONBF;
S#define _IONBF (__CLIBNS __aeabi_IONBF)
Sextern const int __aeabi_IOLBF;
S#define _IOLBF (__CLIBNS __aeabi_IOLBF)
Sextern const int __aeabi_BUFSIZ;
S#define BUFSIZ (__CLIBNS __aeabi_BUFSIZ)
Sextern const int __aeabi_FOPEN_MAX;
S#define FOPEN_MAX (__CLIBNS __aeabi_FOPEN_MAX)
Sextern const int __aeabi_TMP_MAX;
S#define TMP_MAX (__CLIBNS __aeabi_TMP_MAX)
Sextern const int __aeabi_FILENAME_MAX;
S#define FILENAME_MAX (__CLIBNS __aeabi_FILENAME_MAX)
Sextern const int __aeabi_L_tmpnam;
S#define L_tmpnam (__CLIBNS __aeabi_L_tmpnam)
N#else
N#define stdin  (&__CLIBNS __stdin)
N   /* pointer to a FILE object associated with standard input stream */
N#define stdout (&__CLIBNS __stdout)
N   /* pointer to a FILE object associated with standard output stream */
N#define stderr (&__CLIBNS __stderr)
N   /* pointer to a FILE object associated with standard error stream */
N
N#define _IOFBF           0x100 /* fully buffered IO */
N#define _IOLBF           0x200 /* line buffered IO */
N#define _IONBF           0x400 /* unbuffered IO */
N
N    /* Various default file IO buffer sizes */
N#define BUFSIZ       (512)  /* system buffer size (as used by setbuf) */
N
N#define FOPEN_MAX _SYS_OPEN
N   /*
N    * an integral constant expression that is the minimum number of files that
N    * this implementation guarantees can be open simultaneously.
N    */
N
N#define FILENAME_MAX 256
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold the longest filename string
N    */
N#define L_tmpnam FILENAME_MAX
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold a temporary file name string generated by the
N    * tmpnam function.
N    */
N#define TMP_MAX 256
N   /*
N    * an integral constant expression that is the minimum number of unique
N    * file names that shall be generated by the tmpnam function.
N    */
N
N#endif
N
N#define EOF      (-1)
N   /*
N    * negative integral constant, indicates end-of-file, that is, no more input
N    * from a stream.
N    */
N
N#define SEEK_SET 0 /* start of stream (see fseek) */
N#define SEEK_CUR 1 /* current position in stream (see fseek) */
N#define SEEK_END 2 /* end of stream (see fseek) */
N
N    /*
N     * _IOBIN is the flag passed to _sys_write to denote a binary
N     * file.
N     */
N#define _IOBIN            0x04     /* binary stream */
N
N#define __STDIN_BUFSIZ  (64)  /* default stdin buffer size */
N#define __STDOUT_BUFSIZ (64)  /* default stdout buffer size */
N#define __STDERR_BUFSIZ (16)  /* default stderr buffer size */
N
Nextern _ARMABI int remove(const char * /*filename*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int remove(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the file whose name is the string pointed to by filename to be
N    * removed. Subsequent attempts to open the file will fail, unless it is
N    * created anew. If the file is open, the behaviour of the remove function
N    * is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails.
N    */
Nextern _ARMABI int rename(const char * /*old*/, const char * /*new*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int rename(const char *  , const char *  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * causes the file whose name is the string pointed to by old to be
N    * henceforth known by the name given by the string pointed to by new. The
N    * file named old is effectively removed. If a file named by the string
N    * pointed to by new exists prior to the call of the rename function, the
N    * behaviour is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails, in which
N    *          case if the file existed previously it is still known by its
N    *          original name.
N    */
Nextern _ARMABI FILE *tmpfile(void);
Xextern __declspec(__nothrow) FILE *tmpfile(void);
N   /*
N    * creates a temporary binary file that will be automatically removed when
N    * it is closed or at program termination. The file is opened for update.
N    * Returns: a pointer to the stream of the file that it created. If the file
N    *          cannot be created, a null pointer is returned.
N    */
Nextern _ARMABI char *tmpnam(char * /*s*/);
Xextern __declspec(__nothrow) char *tmpnam(char *  );
N   /*
N    * generates a string that is not the same as the name of an existing file.
N    * The tmpnam function generates a different string each time it is called,
N    * up to TMP_MAX times. If it is called more than TMP_MAX times, the
N    * behaviour is implementation-defined.
N    * Returns: If the argument is a null pointer, the tmpnam function leaves
N    *          its result in an internal static object and returns a pointer to
N    *          that object. Subsequent calls to the tmpnam function may modify
N    *          the same object. if the argument is not a null pointer, it is
N    *          assumed to point to an array of at least L_tmpnam characters;
N    *          the tmpnam function writes its result in that array and returns
N    *          the argument as its value.
N    */
N
Nextern _ARMABI int fclose(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fclose(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the stream pointed to by stream to be flushed and the associated
N    * file to be closed. Any unwritten buffered data for the stream are
N    * delivered to the host environment to be written to the file; any unread
N    * buffered data are discarded. The stream is disassociated from the file.
N    * If the associated buffer was automatically allocated, it is deallocated.
N    * Returns: zero if the stream was succesfully closed, or nonzero if any
N    *          errors were detected or if the stream was already closed.
N    */
Nextern _ARMABI int fflush(FILE * /*stream*/);
Xextern __declspec(__nothrow) int fflush(FILE *  );
N   /*
N    * If the stream points to an output or update stream in which the most
N    * recent operation was output, the fflush function causes any unwritten
N    * data for that stream to be delivered to the host environment to be
N    * written to the file. If the stream points to an input or update stream,
N    * the fflush function undoes the effect of any preceding ungetc operation
N    * on the stream.
N    * Returns: nonzero if a write error occurs.
N    */
Nextern _ARMABI FILE *fopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *fopen(const char * __restrict  ,
N                           const char * __restrict /*mode*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * opens the file whose name is the string pointed to by filename, and
N    * associates a stream with it.
N    * The argument mode points to a string beginning with one of the following
N    * sequences:
N    * "r"         open text file for reading
N    * "w"         create text file for writing, or truncate to zero length
N    * "a"         append; open text file or create for writing at eof
N    * "rb"        open binary file for reading
N    * "wb"        create binary file for writing, or truncate to zero length
N    * "ab"        append; open binary file or create for writing at eof
N    * "r+"        open text file for update (reading and writing)
N    * "w+"        create text file for update, or truncate to zero length
N    * "a+"        append; open text file or create for update, writing at eof
N    * "r+b"/"rb+" open binary file for update (reading and writing)
N    * "w+b"/"wb+" create binary file for update, or truncate to zero length
N    * "a+b"/"ab+" append; open binary file or create for update, writing at eof
N    *
N    * Opening a file with read mode ('r' as the first character in the mode
N    * argument) fails if the file does not exist or cannot be read.
N    * Opening a file with append mode ('a' as the first character in the mode
N    * argument) causes all subsequent writes to be forced to the current end of
N    * file, regardless of intervening calls to the fseek function. In some
N    * implementations, opening a binary file with append mode ('b' as the
N    * second or third character in the mode argument) may initially position
N    * the file position indicator beyond the last data written, because of the
N    * NUL padding.
N    * When a file is opened with update mode ('+' as the second or third
N    * character in the mode argument), both input and output may be performed
N    * on the associated stream. However, output may not be directly followed
N    * by input without an intervening call to the fflush fuction or to a file
N    * positioning function (fseek, fsetpos, or rewind), and input be not be
N    * directly followed by output without an intervening call to the fflush
N    * fuction or to a file positioning function, unless the input operation
N    * encounters end-of-file. Opening a file with update mode may open or
N    * create a binary stream in some implementations. When opened, a stream
N    * is fully buffered if and only if it does not refer to an interactive
N    * device. The error and end-of-file indicators for the stream are
N    * cleared.
N    * Returns: a pointer to the object controlling the stream. If the open
N    *          operation fails, fopen returns a null pointer.
N    */
Nextern _ARMABI FILE *freopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *freopen(const char * __restrict  ,
N                    const char * __restrict /*mode*/,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(2,3)));
N   /*
N    * opens the file whose name is the string pointed to by filename and
N    * associates the stream pointed to by stream with it. The mode argument is
N    * used just as in the fopen function.
N    * The freopen function first attempts to close any file that is associated
N    * with the specified stream. Failure to close the file successfully is
N    * ignored. The error and end-of-file indicators for the stream are cleared.
N    * Returns: a null pointer if the operation fails. Otherwise, freopen
N    *          returns the value of the stream.
N    */
Nextern _ARMABI void setbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) void setbuf(FILE * __restrict  ,
N                    char * __restrict /*buf*/) __attribute__((__nonnull__(1)));
N   /*
N    * Except that it returns no value, the setbuf function is equivalent to the
N    * setvbuf function invoked with the values _IOFBF for mode and BUFSIZ for
N    * size, or (if buf is a null pointer), with the value _IONBF for mode.
N    * Returns: no value.
N    */
Nextern _ARMABI int setvbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int setvbuf(FILE * __restrict  ,
N                   char * __restrict /*buf*/,
N                   int /*mode*/, size_t /*size*/) __attribute__((__nonnull__(1)));
N   /*
N    * may be used after the stream pointed to by stream has been associated
N    * with an open file but before it is read or written. The argument mode
N    * determines how stream will be buffered, as follows: _IOFBF causes
N    * input/output to be fully buffered; _IOLBF causes output to be line
N    * buffered (the buffer will be flushed when a new-line character is
N    * written, when the buffer is full, or when input is requested); _IONBF
N    * causes input/output to be completely unbuffered. If buf is not the null
N    * pointer, the array it points to may be used instead of an automatically
N    * allocated buffer (the buffer must have a lifetime at least as great as
N    * the open stream, so the stream should be closed before a buffer that has
N    * automatic storage duration is deallocated upon block exit). The argument
N    * size specifies the size of the array. The contents of the array at any
N    * time are indeterminate.
N    * Returns: zero on success, or nonzero if an invalid value is given for
N    *          mode or size, or if the request cannot be honoured.
N    */
N#pragma __printf_args
Nextern _ARMABI int fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes output to the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies how subsequent arguments are
N    * converted for output. If there are insufficient arguments for the format,
N    * the behaviour is undefined. If the format is exhausted while arguments
N    * remain, the excess arguments are evaluated but otherwise ignored. The
N    * fprintf function returns when the end of the format string is reached.
N    * The format shall be a multibyte character sequence, beginning and ending
N    * in its initial shift state. The format is composed of zero or more
N    * directives: ordinary multibyte characters (not %), which are copied
N    * unchanged to the output stream; and conversion specifiers, each of which
N    * results in fetching zero or more subsequent arguments. Each conversion
N    * specification is introduced by the character %. For a description of the
N    * available conversion specifiers refer to section 4.9.6.1 in the ANSI
N    * draft mentioned at the start of this file or to any modern textbook on C.
N    * The minimum value for the maximum number of characters producable by any
N    * single conversion is at least 509.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, but does not support floating-point formats.
N    * You can use instead of fprintf to improve code size.
N    * Returns: as fprintf.
N    */
N#pragma __printf_args
Nextern _ARMABI int printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fprintf with the argument stdout interposed before the
N    * arguments to printf.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, but does not support floating-point formats.
N    * You can use instead of printf to improve code size.
N    * Returns: as printf.
N    */
N#pragma __printf_args
Nextern _ARMABI int sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. A null character is written at the end of the characters written;
N    * it is not counted as part of the returned sum.
N    * Returns: the number of characters written to the array, not counting the
N    *          terminating null character.
N    */
N#pragma __printf_args
Nextern _ARMABI int _sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, but does not support floating-point formats.
N    * You can use instead of sprintf to improve code size.
N    * Returns: as sprintf.
N    */
N
N#pragma __printf_args
Nextern _ARMABI int __ARM_snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int __ARM_snprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 199901L <= 199901L) || (0L && 201103L <= __cplusplus)
N#pragma __printf_args
Nextern _ARMABI int snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int snprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. The argument n specifies the size of the output array, so as to
N    * avoid overflowing the buffer.
N    * A null character is written at the end of the characters written, even
N    * if the formatting was not completed; it is not counted as part of the
N    * returned sum. At most n characters of the output buffer are used,
N    * _including_ the null character.
N    * Returns: the number of characters that would have been written to the
N    *          array, not counting the terminating null character, if the
N    *          array had been big enough. So if the return is >=0 and <n, then
N    *          the entire string was successfully formatted; if the return is
N    *          >=n, the string was truncated (but there is still a null char
N    *          at the end of what was written); if the return is <0, there was
N    *          an error.
N    */
N#endif
N#pragma __printf_args
Nextern _ARMABI int _snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _snprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, but does not support floating-point formats.
N    * You can use instead of snprintf to improve code size.
N    * Returns: as snprintf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fscanf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * reads input from the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies the admissible input sequences
N    * and how thay are to be converted for assignment, using subsequent
N    * arguments as pointers to the objects to receive the converted input. If
N    * there are insufficient arguments for the format, the behaviour is
N    * undefined. If the format is exhausted while arguments remain, the excess
N    * arguments are evaluated but otherwise ignored.
N    * The format is composed of zero or more directives: one or more
N    * white-space characters; an ordinary character (not %); or a conversion
N    * specification. Each conversion specification is introduced by the
N    * character %. For a description of the available conversion specifiers
N    * refer to section 4.9.6.2 in the ANSI draft mentioned at the start of this
N    * file, or to any modern textbook on C.
N    * If end-of-file is encountered during input, conversion is terminated. If
N    * end-of-file occurs before any characters matching the current directive
N    * have been read (other than leading white space, where permitted),
N    * execution of the current directive terminates with an input failure;
N    * otherwise, unless execution of the current directive is terminated with a
N    * matching failure, execution of the following directive (if any) is
N    * terminated with an input failure.
N    * If conversions terminates on a conflicting input character, the offending
N    * input character is left unread in the input strem. Trailing white space
N    * (including new-line characters) is left unread unless matched by a
N    * directive. The success of literal matches and suppressed asignments is
N    * not directly determinable other than via the %n directive.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the fscanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early conflict between an input
N    *          character and the format.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fscanf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf, but does not support floating-point formats.
N    * You can use instead of fscanf to improve code size.
N    * Returns: as fscanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fscanf with the argument stdin interposed before the
N    * arguments to scanf.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to scanf, but does not support floating-point formats.
N    * You can use instead of scanf to improve code size.
N    * Returns: as scanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int sscanf(const char * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf except that the argument s specifies a string
N    * from which the input is to be obtained, rather than from a stream.
N    * Reaching the end of the string is equivalent to encountering end-of-file
N    * for the fscanf function.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _sscanf(const char * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sscanf, but does not support floating-point formats.
N    * You can use instead of sscanf to improve code size.
N    * Returns: as sscanf.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 199901L <= 199901L) || (0L && 201103L <= __cplusplus)
N/* C99 additions */
Nextern _ARMABI int vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N#endif
Nextern _ARMABI int _vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int _vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int _vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int __ARM_vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int __ARM_vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N
Nextern _ARMABI int vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, with the variable argument list replaced by arg,
N    * which has been initialised by the va_start macro (and possibly subsequent
N    * va_arg calls). The vprintf function does not invoke the va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int _vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to vprintf, but does not support floating-point formats.
N    * You can use instead of vprintf to improve code size.
N    * Returns: as vprintf.
N    */
Nextern _ARMABI int vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int vfprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vfprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int vsprintf(char * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters written in the array, not counting the
N    *          terminating null character.
N    */
Nextern _ARMABI int __ARM_vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int __ARM_vsnprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 199901L <= 199901L) || (0L && 201103L <= __cplusplus)
Nextern _ARMABI int vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int vsnprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters that would have been written in the
N    *          array, not counting the terminating null character. As
N    *          snprintf.
N    */
N#endif
Nextern _ARMABI int _vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _vsprintf(char * __restrict  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vsprintf, but does not support floating-point formats.
N    * You can use instead of vsprintf to improve code size.
N    * Returns: as vsprintf.
N    */
Nextern _ARMABI int _vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _vfprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vfprintf, but does not support floating-point formats.
N    * You can use instead of vfprintf to improve code size.
N    * Returns: as vfprintf.
N    */
Nextern _ARMABI int _vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _vsnprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to vsnprintf, but does not support floating-point formats.
N    * You can use instead of vsnprintf to improve code size.
N    * Returns: as vsnprintf.
N    */
N#if !defined(__STRICT_ANSI__)
X#if !0L
N#pragma __printf_args
Nextern _ARMABI int asprintf(char ** /*strp*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int asprintf(char **  , const char * __restrict  , ...) __attribute__((__nonnull__(2)));
Nextern _ARMABI int vasprintf(char ** /*strp*/, const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int vasprintf(char **  , const char * __restrict  , __va_list  ) __attribute__((__nonnull__(2)));
N#endif
N#pragma __printf_args
Nextern _ARMABI int __ARM_asprintf(char ** /*strp*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int __ARM_asprintf(char **  , const char * __restrict  , ...) __attribute__((__nonnull__(2)));
Nextern _ARMABI int __ARM_vasprintf(char ** /*strp*/, const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int __ARM_vasprintf(char **  , const char * __restrict  , __va_list  ) __attribute__((__nonnull__(2)));
N   /*
N    * dynamically allocates a buffer of the right size for the
N    * formatted string, and returns it in (*strp). Formal return value
N    * is the same as any other printf variant, except that it returns
N    * -1 if the buffer could not be allocated.
N    *
N    * (The functions with __ARM_ prefixed names are identical to the
N    * ones without, but are available in all compilation modes without
N    * violating user namespace.)
N    */
N
Nextern _ARMABI int fgetc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fgetc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the next character (if present) as an unsigned char converted to
N    * an int, from the input stream pointed to by stream, and advances the
N    * associated file position indicator (if defined).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and fgetc returns EOF. If a read error occurs, the error
N    *          indicator is set and fgetc returns EOF.
N    */
Nextern _ARMABI char *fgets(char * __restrict /*s*/, int /*n*/,
Xextern __declspec(__nothrow) char *fgets(char * __restrict  , int  ,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads at most one less than the number of characters specified by n from
N    * the stream pointed to by stream into the array pointed to by s. No
N    * additional characters are read after a new-line character (which is
N    * retained) or after end-of-file. A null character is written immediately
N    * after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int fputc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int fputc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * writes the character specified by c (converted to an unsigned char) to
N    * the output stream pointed to by stream, at the position indicated by the
N    * asociated file position indicator (if defined), and advances the
N    * indicator appropriately. If the file position indicator is not defined,
N    * the character is appended to the output stream.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and fputc returns EOF.
N    */
Nextern _ARMABI int fputs(const char * __restrict /*s*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fputs(const char * __restrict  , FILE * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stream.
N    * The terminating null character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int getc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int getc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fgetc except that it may be implemented as an unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getc returns EOF. If a read error occurs, the error
N    *          indicator is set and getc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int getchar() { return getc(stdin); }
N#else
N    #define getchar() getc(stdin)
N    extern _ARMABI int (getchar)(void);
X    extern __declspec(__nothrow) int (getchar)(void);
N#endif
N   /*
N    * is equivalent to getc with the argument stdin.
N    * Returns: the next character from the input stream pointed to by stdin.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getchar returns EOF. If a read error occurs, the error
N    *          indicator is set and getchar returns EOF.
N    */
Nextern _ARMABI char *gets(char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) char *gets(char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * reads characters from the input stream pointed to by stdin into the array
N    * pointed to by s, until end-of-file is encountered or a new-line character
N    * is read. Any new-line character is discarded, and a null character is
N    * written immediately after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int putc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int putc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * is equivalent to fputc except that it may be implemented as aan unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int putchar(int __c) { return putc(__c, stdout); }
N#else
N    #define putchar(c) putc(c, stdout)
N    extern _ARMABI int (putchar)(int /*c*/);
X    extern __declspec(__nothrow) int (putchar)(int  );
N#endif
N   /*
N    * is equivalent to putc with the second argument stdout.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
Nextern _ARMABI int puts(const char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int puts(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stdout, and
N    * appends a new-line character to the output. The terminating null
N    * character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int ungetc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int ungetc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * pushes the character specified by c (converted to an unsigned char) back
N    * onto the input stream pointed to by stream. The character will be
N    * returned by the next read on that stream. An intervening call to the
N    * fflush function or to a file positioning function (fseek, fsetpos,
N    * rewind) discards any pushed-back characters. The extern _ARMABIal storage
N    * corresponding to the stream is unchanged.
N    * One character pushback is guaranteed. If the unget function is called too
N    * many times on the same stream without an intervening read or file
N    * positioning operation on that stream, the operation may fail.
N    * If the value of c equals that of the macro EOF, the operation fails and
N    * the input stream is unchanged.
N    * A successful call to the ungetc function clears the end-of-file
N    * indicator. The value of the file position indicator after reading or
N    * discarding all pushed-back characters shall be the same as it was before
N    * the characters were pushed back. For a text stream, the value of the file
N    * position indicator after a successful call to the ungetc function is
N    * unspecified until all pushed-back characters are read or discarded. For a
N    * binary stream, the file position indicator is decremented by each
N    * successful call to the ungetc function; if its value was zero before a
N    * call, it is indeterminate after the call.
N    * Returns: the character pushed back after conversion, or EOF if the
N    *          operation fails.
N    */
N
Nextern _ARMABI size_t fread(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fread(void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * reads into the array pointed to by ptr, up to nmemb members whose size is
N    * specified by size, from the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully read. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate. If a partial member is read, its
N    * value is indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.
N    * Returns: the number of members successfully read, which may be less than
N    *          nmemb if a read error or end-of-file is encountered. If size or
N    *          nmemb is zero, fread returns zero and the contents of the array
N    *          and the state of the stream remain unchanged.
N    */
N
Nextern _ARMABI size_t __fread_bytes_avail(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t __fread_bytes_avail(void * __restrict  ,
N                    size_t /*count*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads into the array pointed to by ptr, up to count characters from the
N    * stream pointed to by stream. The file position indicator (if defined)
N    * is advanced by the number of characters successfully read. If an error
N    * occurs, the resulting value of the file position indicator is
N    * indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.  The call will block
N    * only if no characters are available.
N    * Returns: the number of characters successfully read, which may be less than
N    *          count. If count is zero, __fread_bytes_avail returns zero and
N    *          the contents of the array and the state of the stream remain
N    *          unchanged.
N    */
N
Nextern _ARMABI size_t fwrite(const void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fwrite(const void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * writes, from the array pointed to by ptr up to nmemb members whose size
N    * is specified by size, to the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully written. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate.
N    * Returns: the number of members successfully written, which will be less
N    *          than nmemb only if a write error is encountered.
N    */
N
Nextern _ARMABI int fgetpos(FILE * __restrict /*stream*/, fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fgetpos(FILE * __restrict  , fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * stores the current value of the file position indicator for the stream
N    * pointed to by stream in the object pointed to by pos. The value stored
N    * contains unspecified information usable by the fsetpos function for
N    * repositioning the stream to its position at the time  of the call to the
N    * fgetpos function.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI int fseek(FILE * /*stream*/, long int /*offset*/, int /*whence*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fseek(FILE *  , long int  , int  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream.
N    * For a binary stream, the new position is at the signed number of
N    * characters specified by offset away from the point specified by whence.
N    * The specified point is the beginning of the file for SEEK_SET, the
N    * current position in the file for SEEK_CUR, or end-of-file for SEEK_END.
N    * A binary stream need not meaningfully support fseek calls with a whence
N    * value of SEEK_END.
N    * For a text stream, either offset shall be zero, or offset shall be a
N    * value returned by an earlier call to the ftell function on the same
N    * stream and whence shall be SEEK_SET.
N    * The fseek function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fseek call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: nonzero only for a request that cannot be satisfied.
N    */
Nextern _ARMABI int fsetpos(FILE * __restrict /*stream*/, const fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fsetpos(FILE * __restrict  , const fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * sets  the file position indicator for the stream pointed to by stream
N    * according to the value of the object pointed to by pos, which shall be a
N    * value returned by an earlier call to the fgetpos function on the same
N    * stream.
N    * The fsetpos function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fsetpos call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI long int ftell(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) long int ftell(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the current value of the file position indicator for the stream
N    * pointed to by stream. For a binary stream, the value is the number of
N    * characters from the beginning of the file. For a text stream, the file
N    * position indicator contains unspecified information, usable by the fseek
N    * function for returning the file position indicator to its position at the
N    * time of the ftell call; the difference between two such return values is
N    * not necessarily a meaningful measure of the number of characters written
N    * or read.
N    * Returns: if successful, the current value of the file position indicator.
N    *          On failure, the ftell function returns -1L and sets the integer
N    *          expression errno to an implementation-defined nonzero value.
N    */
Nextern _ARMABI void rewind(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void rewind(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream to
N    * the beginning of the file. It is equivalent to
N    *          (void)fseek(stream, 0L, SEEK_SET)
N    * except that the error indicator for the stream is also cleared.
N    * Returns: no value.
N    */
N
Nextern _ARMABI void clearerr(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void clearerr(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * clears the end-of-file and error indicators for the stream pointed to by
N    * stream. These indicators are cleared only when the file is opened or by
N    * an explicit call to the clearerr function or to the rewind function.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int feof(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int feof(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the end-of-file indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the end-of-file indicator is set for stream.
N    */
Nextern _ARMABI int ferror(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int ferror(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the error indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the error indicator is set for stream.
N    */
Nextern _ARMABI void perror(const char * /*s*/);
Xextern __declspec(__nothrow) void perror(const char *  );
N   /*
N    * maps the error number  in the integer expression errno to an error
N    * message. It writes a sequence of characters to the standard error stream
N    * thus: first (if s is not a null pointer and the character pointed to by
N    * s is not the null character), the string pointed to by s followed by a
N    * colon and a space; then an appropriate error message string followed by
N    * a new-line character. The contents of the error message strings are the
N    * same as those returned by the strerror function with argument errno,
N    * which are implementation-defined.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int _fisatty(FILE * /*stream*/ ) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _fisatty(FILE *   ) __attribute__((__nonnull__(1)));
N    /* Returns 1 if the stream is tty (stdin), 0 otherwise. Not ANSI compliant.
N     */
N
Nextern _ARMABI void __use_no_semihosting_swi(void);
Xextern __declspec(__nothrow) void __use_no_semihosting_swi(void);
Nextern _ARMABI void __use_no_semihosting(void);
Xextern __declspec(__nothrow) void __use_no_semihosting(void);
N    /*
N     * Referencing either of these symbols will cause a link-time
N     * error if any library functions that use semihosting SWI
N     * calls are also present in the link, i.e. you define it if
N     * you want to make sure you haven't accidentally used any such
N     * SWIs.
N     */
N
N    #ifdef __cplusplus
S        }  /* extern "C" */
S      }  /* namespace std */
N    #endif
N  #endif /* __STDIO_DECLS */
N
N  #if _AEABI_PORTABILITY_LEVEL != 0 && !defined _AEABI_PORTABLE
X  #if _AEABI_PORTABILITY_LEVEL != 0 && !0L
S    #define _AEABI_PORTABLE
N  #endif
N
N  #if defined(__cplusplus) && !defined(__STDIO_NO_EXPORTS)
X  #if 0L && !0L
S    using ::std::size_t;
S    using ::std::fpos_t;
S    using ::std::FILE;
S    using ::std::remove;
S    using ::std::rename;
S    using ::std::tmpfile;
S    using ::std::tmpnam;
S    using ::std::fclose;
S    using ::std::fflush;
S    using ::std::fopen;
S    using ::std::freopen;
S    using ::std::setbuf;
S    using ::std::setvbuf;
S    using ::std::fprintf;
S    using ::std::_fprintf;
S    using ::std::printf;
S    using ::std::_printf;
S    using ::std::sprintf;
S    using ::std::_sprintf;
S    #if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
S      using ::std::snprintf;
S      using ::std::vsnprintf;
S      using ::std::vfscanf;
S      using ::std::vscanf;
S      using ::std::vsscanf;
S    #endif
S    using ::std::_snprintf;
S    using ::std::_vsnprintf;
S#if !defined(__STRICT_ANSI__)
S    using ::std::asprintf;
S    using ::std::vasprintf;
S#endif
S    using ::std::__ARM_asprintf;
S    using ::std::__ARM_vasprintf;
S    using ::std::__ARM_vsnprintf;
S    using ::std::__ARM_snprintf;
S    using ::std::__ARM_vsscanf;
S    using ::std::fscanf;
S    using ::std::_fscanf;
S    using ::std::scanf;
S    using ::std::_scanf;
S    using ::std::sscanf;
S    using ::std::_sscanf;
S    using ::std::_vfscanf;
S    using ::std::_vscanf;
S    using ::std::_vsscanf;
S    using ::std::vprintf;
S    using ::std::_vprintf;
S    using ::std::vfprintf;
S    using ::std::_vfprintf;
S    using ::std::vsprintf;
S    using ::std::_vsprintf;
S    using ::std::fgetc;
S    using ::std::fgets;
S    using ::std::fputc;
S    using ::std::fputs;
S    using ::std::getc;
S    using ::std::getchar;
S    using ::std::gets;
S    using ::std::putc;
S    using ::std::putchar;
S    using ::std::puts;
S    using ::std::ungetc;
S    using ::std::fread;
S    using ::std::__fread_bytes_avail;
S    using ::std::fwrite;
S    using ::std::fgetpos;
S    using ::std::fseek;
S    using ::std::fsetpos;
S    using ::std::ftell;
S    using ::std::rewind;
S    using ::std::clearerr;
S    using ::std::feof;
S    using ::std::ferror;
S    using ::std::perror;
S    using ::std::_fisatty;
S    using ::std::__use_no_semihosting_swi;
S    using ::std::__use_no_semihosting;
N  #endif
N
N#endif /* ndef __stdio_h */
N
N/* end of stdio.h */
N
L 49 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N
N/** 
N  * @brief  HAL Status structures definition  
N  */  
Ntypedef enum 
N{
N  HAL_OK       = 0x00U,
N  HAL_ERROR    = 0x01U,
N  HAL_BUSY     = 0x02U,
N  HAL_TIMEOUT  = 0x03U
N} HAL_StatusTypeDef;
N
N/** 
N  * @brief  HAL Lock structures definition  
N  */
Ntypedef enum 
N{
N  HAL_UNLOCKED = 0x00U,
N  HAL_LOCKED   = 0x01U  
N} HAL_LockTypeDef;
N
N/* Exported macro ------------------------------------------------------------*/
N
N#define UNUSED(X) (void)X      /* To avoid gcc/g++ warnings */
N
N#define HAL_MAX_DELAY      0xFFFFFFFFU
N
N#define HAL_IS_BIT_SET(REG, BIT)         (((REG) & (BIT)) != RESET)
N#define HAL_IS_BIT_CLR(REG, BIT)         (((REG) & (BIT)) == RESET)
N
N#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__)               \
N                        do{                                                      \
N                              (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); \
N                              (__DMA_HANDLE__).Parent = (__HANDLE__);             \
N                          } while(0U)
X#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__)                                       do{                                                                                    (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__);                               (__DMA_HANDLE__).Parent = (__HANDLE__);                                       } while(0U)
N
N/** @brief Reset the Handle's State field.
N  * @param __HANDLE__ specifies the Peripheral Handle.
N  * @note  This macro can be used for the following purpose: 
N  *          - When the Handle is declared as local variable; before passing it as parameter
N  *            to HAL_PPP_Init() for the first time, it is mandatory to use this macro 
N  *            to set to 0 the Handle's "State" field.
N  *            Otherwise, "State" field may have any random value and the first time the function 
N  *            HAL_PPP_Init() is called, the low level hardware initialization will be missed
N  *            (i.e. HAL_PPP_MspInit() will not be executed).
N  *          - When there is a need to reconfigure the low level hardware: instead of calling
N  *            HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init().
N  *            In this later function, when the Handle's "State" field is set to 0, it will execute the function
N  *            HAL_PPP_MspInit() which will reconfigure the low level hardware.
N  * @retval None
N  */
N#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)
N
N#if (USE_RTOS == 1U)
X#if (0U == 1U)
S  /* Reserved for future use */
S  #error "USE_RTOS should be 0 in the current HAL release"
N#else
N  #define __HAL_LOCK(__HANDLE__)                                           \
N                                do{                                        \
N                                    if((__HANDLE__)->Lock == HAL_LOCKED)   \
N                                    {                                      \
N                                       return HAL_BUSY;                    \
N                                    }                                      \
N                                    else                                   \
N                                    {                                      \
N                                       (__HANDLE__)->Lock = HAL_LOCKED;    \
N                                    }                                      \
N                                  }while (0U)
X  #define __HAL_LOCK(__HANDLE__)                                                                           do{                                                                            if((__HANDLE__)->Lock == HAL_LOCKED)                                       {                                                                             return HAL_BUSY;                                                        }                                                                          else                                                                       {                                                                             (__HANDLE__)->Lock = HAL_LOCKED;                                        }                                                                        }while (0U)
N
N  #define __HAL_UNLOCK(__HANDLE__)                                          \
N                                  do{                                       \
N                                      (__HANDLE__)->Lock = HAL_UNLOCKED;    \
N                                    }while (0U)
X  #define __HAL_UNLOCK(__HANDLE__)                                                                            do{                                                                             (__HANDLE__)->Lock = HAL_UNLOCKED;                                        }while (0U)
N#endif /* USE_RTOS */
N
N#if defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */
X#if 0L && !1L  
S  #ifndef __weak
S    #define __weak   __attribute__((weak))
S  #endif /* __weak */
S  #ifndef __packed
S    #define __packed __attribute__((__packed__))
S  #endif /* __packed */
N#endif /* __GNUC__ */
N
N
N/* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */
N#if defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */
X#if 0L && !1L  
S  #ifndef __ALIGN_END
S#define __ALIGN_END    __attribute__ ((aligned (4)))
S  #endif /* __ALIGN_END */
S  #ifndef __ALIGN_BEGIN  
S    #define __ALIGN_BEGIN
S  #endif /* __ALIGN_BEGIN */
N#else
N  #ifndef __ALIGN_END
N    #define __ALIGN_END
N  #endif /* __ALIGN_END */
N  #ifndef __ALIGN_BEGIN      
N    #if defined   (__CC_ARM)      /* ARM Compiler */
X    #if 1L       
N#define __ALIGN_BEGIN    __align(4)
N    #elif defined (__ICCARM__)    /* IAR Compiler */
S      #define __ALIGN_BEGIN 
N    #endif /* __CC_ARM */
N  #endif /* __ALIGN_BEGIN */
N#endif /* __GNUC__ */
N
N
N/** 
N  * @brief  __RAM_FUNC definition
N  */ 
N#if defined ( __CC_ARM   )
X#if 1L
N/* ARM Compiler
N   ------------
N   RAM functions are defined using the toolchain options. 
N   Functions that are executed in RAM should reside in a separate source module.
N   Using the 'Options for File' dialog you can simply change the 'Code / Const' 
N   area of a module to a memory space in physical RAM.
N   Available memory areas are declared in the 'Target' tab of the 'Options for Target'
N   dialog. 
N*/
N#define __RAM_FUNC
N
N#elif defined ( __ICCARM__ )
S/* ICCARM Compiler
S   ---------------
S   RAM functions are defined using a specific toolchain keyword "__ramfunc". 
S*/
S#define __RAM_FUNC __ramfunc
S
S#elif defined   (  __GNUC__  )
S/* GNU Compiler
S   ------------
S  RAM functions are defined using a specific toolchain attribute 
S   "__attribute__((section(".RamFunc")))".
S*/
S#define __RAM_FUNC __attribute__((section(".RamFunc")))
S
N#endif
N
N/** 
N  * @brief  __NOINLINE definition
N  */ 
N#if defined ( __CC_ARM   ) || defined   (  __GNUC__  )
X#if 1L || 0L
N/* ARM & GNUCompiler 
N   ---------------- 
N*/
N#define __NOINLINE __attribute__ ( (noinline) )
N
N#elif defined ( __ICCARM__ )
S/* ICCARM Compiler
S   ---------------
S*/
S#define __NOINLINE _Pragma("optimize = no_inline")
S
N#endif
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* ___STM32F4xx_HAL_DEF */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 46 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h" 2
N
N/* Include RCC HAL Extended module */
N/* (include on top of file since RCC structures are defined in extended file) */
N#include "stm32f4xx_hal_rcc_ex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_rcc_ex.h
N  * @author  MCD Application Team
N  * @brief   Header file of RCC HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_RCC_EX_H
N#define __STM32F4xx_HAL_RCC_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RCCEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup RCCEx_Exported_Types RCCEx Exported Types
N  * @{
N  */
N
N/**
N  * @brief  RCC PLL configuration structure definition
N  */
Ntypedef struct
N{
N  uint32_t PLLState;   /*!< The new state of the PLL.
N                            This parameter can be a value of @ref RCC_PLL_Config                      */
N
N  uint32_t PLLSource;  /*!< RCC_PLLSource: PLL entry clock source.
N                            This parameter must be a value of @ref RCC_PLL_Clock_Source               */
N
N  uint32_t PLLM;       /*!< PLLM: Division factor for PLL VCO input clock.
N                            This parameter must be a number between Min_Data = 0 and Max_Data = 63    */
N
N  uint32_t PLLN;       /*!< PLLN: Multiplication factor for PLL VCO output clock.
N                            This parameter must be a number between Min_Data = 50 and Max_Data = 432 
N                            except for STM32F411xE devices where the Min_Data = 192 */
N
N  uint32_t PLLP;       /*!< PLLP: Division factor for main system clock (SYSCLK).
N                            This parameter must be a value of @ref RCC_PLLP_Clock_Divider             */
N
N  uint32_t PLLQ;       /*!< PLLQ: Division factor for OTG FS, SDIO and RNG clocks.
N                            This parameter must be a number between Min_Data = 2 and Max_Data = 15    */
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
N    defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L || 0L ||    0L || 0L
S  uint32_t PLLR;       /*!< PLLR: PLL division factor for I2S, SAI, SYSTEM, SPDIFRX clocks.
S                            This parameter is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx
S                            and STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/STM32F413xx/STM32F423xx devices. 
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 7     */
N#endif /* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */ 
N}RCC_PLLInitTypeDef;
N
N#if defined(STM32F446xx)
X#if 0L
S/** 
S  * @brief  PLLI2S Clock structure definition  
S  */
Stypedef struct
S{
S  uint32_t PLLI2SM;    /*!< Specifies division factor for PLL VCO input clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 63       */
S
S  uint32_t PLLI2SN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
S                            This parameter must be a number between Min_Data = 50 and Max_Data = 432    */
S
S  uint32_t PLLI2SP;    /*!< Specifies division factor for SPDIFRX Clock.
S                            This parameter must be a value of @ref RCCEx_PLLI2SP_Clock_Divider           */
S
S  uint32_t PLLI2SQ;    /*!< Specifies the division factor for SAI clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 15. 
S                            This parameter will be used only when PLLI2S is selected as Clock Source SAI */
S                           
S  uint32_t PLLI2SR;    /*!< Specifies the division factor for I2S clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 7. 
S                            This parameter will be used only when PLLI2S is selected as Clock Source I2S */
S}RCC_PLLI2SInitTypeDef;
S
S/** 
S  * @brief  PLLSAI Clock structure definition  
S  */
Stypedef struct
S{
S  uint32_t PLLSAIM;    /*!< Spcifies division factor for PLL VCO input clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 63       */
S
S  uint32_t PLLSAIN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
S                            This parameter must be a number between Min_Data = 50 and Max_Data = 432    */
S
S  uint32_t PLLSAIP;    /*!< Specifies division factor for OTG FS, SDIO and RNG clocks.
S                            This parameter must be a value of @ref RCCEx_PLLSAIP_Clock_Divider           */
S                                                             
S  uint32_t PLLSAIQ;    /*!< Specifies the division factor for SAI clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 15.
S                            This parameter will be used only when PLLSAI is selected as Clock Source SAI */
S}RCC_PLLSAIInitTypeDef;
S
S/** 
S  * @brief  RCC extended clocks structure definition  
S  */
Stypedef struct
S{
S  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
S                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
S
S  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters. 
S                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
S
S  RCC_PLLSAIInitTypeDef PLLSAI;  /*!< PLL SAI structure parameters. 
S                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI or LTDC */
S
S  uint32_t PLLI2SDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
S                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
S                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI */
S
S  uint32_t PLLSAIDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
S                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
S                                      This parameter will be used only when PLLSAI is selected as Clock Source SAI */
S
S  uint32_t Sai1ClockSelection;    /*!< Specifies SAI1 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_SAI1_Clock_Source */
S
S  uint32_t Sai2ClockSelection;    /*!< Specifies SAI2 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_SAI2_Clock_Source */
S                                      
S  uint32_t I2sApb1ClockSelection;    /*!< Specifies I2S APB1 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_I2SAPB1_Clock_Source */
S
S  uint32_t I2sApb2ClockSelection;    /*!< Specifies I2S APB2 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_I2SAPB2_Clock_Source */
S
S  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Source Selection. 
S                                      This parameter can be a value of @ref RCC_RTC_Clock_Source */
S
S  uint32_t SdioClockSelection;    /*!< Specifies SDIO Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_SDIO_Clock_Source */
S
S  uint32_t CecClockSelection;      /*!< Specifies CEC Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_CEC_Clock_Source */
S
S  uint32_t Fmpi2c1ClockSelection;  /*!< Specifies FMPI2C1 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_FMPI2C1_Clock_Source */
S
S  uint32_t SpdifClockSelection;    /*!< Specifies SPDIFRX Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_SPDIFRX_Clock_Source */
S
S  uint32_t Clk48ClockSelection;     /*!< Specifies CLK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks. 
S                                      This parameter can be a value of @ref RCCEx_CLK48_Clock_Source */
S  
S  uint8_t TIMPresSelection;      /*!< Specifies TIM Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
S}RCC_PeriphCLKInitTypeDef;
N#endif /* STM32F446xx */   
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S/** 
S  * @brief  RCC extended clocks structure definition
S  */
Stypedef struct
S{
S  uint32_t PeriphClockSelection;   /*!< The Extended Clock to be configured.
S                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
S
S  uint32_t I2SClockSelection;      /*!< Specifies RTC Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_I2S_APB_Clock_Source */
S                                      
S  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Source Selection. 
S                                      This parameter can be a value of @ref RCC_RTC_Clock_Source */
S
S  uint32_t Lptim1ClockSelection;   /*!< Specifies LPTIM1 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */
S  
S  uint32_t Fmpi2c1ClockSelection;  /*!< Specifies FMPI2C1 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_FMPI2C1_Clock_Source */
S
S  uint8_t TIMPresSelection;        /*!< Specifies TIM Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
S}RCC_PeriphCLKInitTypeDef;
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S/** 
S  * @brief  PLLI2S Clock structure definition  
S  */
Stypedef struct
S{
S  uint32_t PLLI2SM;    /*!< Specifies division factor for PLL VCO input clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 63       */
S
S  uint32_t PLLI2SN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
S                            This parameter must be a number between Min_Data = 50 and Max_Data = 432    */
S
S  uint32_t PLLI2SQ;    /*!< Specifies the division factor for SAI clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 15. 
S                            This parameter will be used only when PLLI2S is selected as Clock Source SAI */
S                           
S  uint32_t PLLI2SR;    /*!< Specifies the division factor for I2S clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 7. 
S                            This parameter will be used only when PLLI2S is selected as Clock Source I2S */
S}RCC_PLLI2SInitTypeDef;
S
S/** 
S  * @brief  RCC extended clocks structure definition
S  */
Stypedef struct
S{
S  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
S                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
S
S  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters. 
S                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S */
S  
S#if defined(STM32F413xx) || defined(STM32F423xx)
S  uint32_t PLLDivR;              /*!< Specifies the PLL division factor for SAI1 clock.
S                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
S                                      This parameter will be used only when PLL is selected as Clock Source SAI */
S
S  uint32_t PLLI2SDivR;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
S                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
S                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI */
S#endif /* STM32F413xx || STM32F423xx */  
S                                      
S  uint32_t I2sApb1ClockSelection;    /*!< Specifies I2S APB1 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_I2SAPB1_Clock_Source */
S
S  uint32_t I2sApb2ClockSelection;    /*!< Specifies I2S APB2 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_I2SAPB2_Clock_Source */
S
S  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Source Selection. 
S                                      This parameter can be a value of @ref RCC_RTC_Clock_Source */
S
S  uint32_t SdioClockSelection;    /*!< Specifies SDIO Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_SDIO_Clock_Source */
S
S  uint32_t Fmpi2c1ClockSelection;  /*!< Specifies FMPI2C1 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_FMPI2C1_Clock_Source */
S
S  uint32_t Clk48ClockSelection;     /*!< Specifies CLK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks.
S                                      This parameter can be a value of @ref RCCEx_CLK48_Clock_Source */
S  
S  uint32_t Dfsdm1ClockSelection;    /*!< Specifies DFSDM1 Clock Selection.
S                                      This parameter can be a value of @ref RCCEx_DFSDM1_Kernel_Clock_Source */
S
S  uint32_t Dfsdm1AudioClockSelection;/*!< Specifies DFSDM1 Audio Clock Selection.
S                                      This parameter can be a value of @ref RCCEx_DFSDM1_Audio_Clock_Source */
S  
S#if defined(STM32F413xx) || defined(STM32F423xx)
S  uint32_t Dfsdm2ClockSelection;    /*!< Specifies DFSDM2 Clock Selection.
S                                      This parameter can be a value of @ref RCCEx_DFSDM2_Kernel_Clock_Source */
S
S  uint32_t Dfsdm2AudioClockSelection;/*!< Specifies DFSDM2 Audio Clock Selection.
S                                      This parameter can be a value of @ref RCCEx_DFSDM2_Audio_Clock_Source */
S  
S  uint32_t Lptim1ClockSelection;   /*!< Specifies LPTIM1 Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */
S  
S  uint32_t SaiAClockSelection;     /*!< Specifies SAI1_A Clock Prescalers Selection
S                                        This parameter can be a value of @ref RCCEx_SAI1_BlockA_Clock_Source */
S
S  uint32_t SaiBClockSelection;     /*!< Specifies SAI1_B Clock Prescalers Selection
S                                        This parameter can be a value of @ref RCCEx_SAI1_BlockB_Clock_Source */
S#endif /* STM32F413xx || STM32F423xx */
S
S  uint32_t PLLI2SSelection;      /*!< Specifies PLL I2S Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_PLL_I2S_Clock_Source */
S
S  uint8_t TIMPresSelection;      /*!< Specifies TIM Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
S}RCC_PeriphCLKInitTypeDef;
N#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S
S/** 
S  * @brief  PLLI2S Clock structure definition  
S  */
Stypedef struct
S{
S  uint32_t PLLI2SN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
S                            This parameter must be a number between Min_Data = 50 and Max_Data = 432.
S                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
S
S  uint32_t PLLI2SR;    /*!< Specifies the division factor for I2S clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 7. 
S                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
S
S  uint32_t PLLI2SQ;    /*!< Specifies the division factor for SAI1 clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 15. 
S                            This parameter will be used only when PLLI2S is selected as Clock Source SAI */
S}RCC_PLLI2SInitTypeDef;
S
S/** 
S  * @brief  PLLSAI Clock structure definition  
S  */
Stypedef struct
S{
S  uint32_t PLLSAIN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
S                            This parameter must be a number between Min_Data = 50 and Max_Data = 432.
S                            This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC */ 
S#if defined(STM32F469xx) || defined(STM32F479xx)
S  uint32_t PLLSAIP;    /*!< Specifies division factor for OTG FS and SDIO clocks.
S                            This parameter is only available in STM32F469xx/STM32F479xx devices.
S                            This parameter must be a value of @ref RCCEx_PLLSAIP_Clock_Divider  */  
S#endif /* STM32F469xx || STM32F479xx */
S                                 
S  uint32_t PLLSAIQ;    /*!< Specifies the division factor for SAI1 clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 15.
S                            This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC */
S                              
S  uint32_t PLLSAIR;    /*!< specifies the division factor for LTDC clock
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 7.
S                            This parameter will be used only when PLLSAI is selected as Clock Source LTDC */
S
S}RCC_PLLSAIInitTypeDef;
S
S/** 
S  * @brief  RCC extended clocks structure definition  
S  */
Stypedef struct
S{
S  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
S                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
S
S  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters. 
S                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
S
S  RCC_PLLSAIInitTypeDef PLLSAI;  /*!< PLL SAI structure parameters. 
S                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI or LTDC */
S
S  uint32_t PLLI2SDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
S                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
S                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI */
S
S  uint32_t PLLSAIDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
S                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
S                                      This parameter will be used only when PLLSAI is selected as Clock Source SAI */
S
S  uint32_t PLLSAIDivR;           /*!< Specifies the PLLSAI division factor for LTDC clock.
S                                      This parameter must be one value of @ref RCCEx_PLLSAI_DIVR */
S
S  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Prescalers Selection. 
S                                      This parameter can be a value of @ref RCC_RTC_Clock_Source */
S
S  uint8_t TIMPresSelection;      /*!< Specifies TIM Clock Prescalers Selection. 
S                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
S#if defined(STM32F469xx) || defined(STM32F479xx)
S  uint32_t Clk48ClockSelection;  /*!< Specifies CLK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks. 
S                                      This parameter can be a value of @ref RCCEx_CLK48_Clock_Source */
S
S  uint32_t SdioClockSelection;   /*!< Specifies SDIO Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_SDIO_Clock_Source */  
S#endif /* STM32F469xx || STM32F479xx */  
S}RCC_PeriphCLKInitTypeDef;
S
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
X#if 1L || 0L || 0L || 0L ||    0L || 0L || 0L
N/** 
N  * @brief  PLLI2S Clock structure definition  
N  */
Ntypedef struct
N{
N#if defined(STM32F411xE)
X#if 0L
S  uint32_t PLLI2SM;    /*!< PLLM: Division factor for PLLI2S VCO input clock.
S                            This parameter must be a number between Min_Data = 2 and Max_Data = 62  */
N#endif /* STM32F411xE */
N                                
N  uint32_t PLLI2SN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
N                            This parameter must be a number between Min_Data = 50 and Max_Data = 432
N                            Except for STM32F411xE devices where the Min_Data = 192. 
N                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
N
N  uint32_t PLLI2SR;    /*!< Specifies the division factor for I2S clock.
N                            This parameter must be a number between Min_Data = 2 and Max_Data = 7. 
N                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
N
N}RCC_PLLI2SInitTypeDef;
N 
N/** 
N  * @brief  RCC extended clocks structure definition  
N  */
Ntypedef struct
N{
N  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
N                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
N
N  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters.
N                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
N
N  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Prescalers Selection.
N                                       This parameter can be a value of @ref RCC_RTC_Clock_Source */
N#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) 
X#if 0L || 0L || 0L 
S  uint8_t TIMPresSelection;        /*!< Specifies TIM Clock Source Selection. 
S                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
N#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
N}RCC_PeriphCLKInitTypeDef;
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */
N/**
N  * @}
N  */ 
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants
N  * @{
N  */
N
N/** @defgroup RCCEx_Periph_Clock_Selection RCC Periph Clock Selection
N  * @{
N  */
N/* Peripheral Clock source for STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx */
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
N    defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L
S#define RCC_PERIPHCLK_I2S_APB1        0x00000001U
S#define RCC_PERIPHCLK_I2S_APB2        0x00000002U
S#define RCC_PERIPHCLK_TIM             0x00000004U
S#define RCC_PERIPHCLK_RTC             0x00000008U
S#define RCC_PERIPHCLK_FMPI2C1         0x00000010U
S#define RCC_PERIPHCLK_CLK48           0x00000020U
S#define RCC_PERIPHCLK_SDIO            0x00000040U
S#define RCC_PERIPHCLK_PLLI2S          0x00000080U
S#define RCC_PERIPHCLK_DFSDM1          0x00000100U
S#define RCC_PERIPHCLK_DFSDM1_AUDIO    0x00000200U
N#endif /* STM32F412Zx || STM32F412Vx) || STM32F412Rx || STM32F412Cx */
N#if defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L
S#define RCC_PERIPHCLK_DFSDM2          0x00000400U
S#define RCC_PERIPHCLK_DFSDM2_AUDIO    0x00000800U
S#define RCC_PERIPHCLK_LPTIM1          0x00001000U
S#define RCC_PERIPHCLK_SAIA            0x00002000U
S#define RCC_PERIPHCLK_SAIB            0x00004000U
N#endif /* STM32F413xx || STM32F423xx */
N/*----------------------------------------------------------------------------*/
N
N/*------------------- Peripheral Clock source for STM32F410xx ----------------*/
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define RCC_PERIPHCLK_I2S             0x00000001U
S#define RCC_PERIPHCLK_TIM             0x00000002U
S#define RCC_PERIPHCLK_RTC             0x00000004U
S#define RCC_PERIPHCLK_FMPI2C1         0x00000008U
S#define RCC_PERIPHCLK_LPTIM1          0x00000010U
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N/*----------------------------------------------------------------------------*/
N
N/*------------------- Peripheral Clock source for STM32F446xx ----------------*/
N#if defined(STM32F446xx)
X#if 0L
S#define RCC_PERIPHCLK_I2S_APB1        0x00000001U
S#define RCC_PERIPHCLK_I2S_APB2        0x00000002U
S#define RCC_PERIPHCLK_SAI1            0x00000004U
S#define RCC_PERIPHCLK_SAI2            0x00000008U
S#define RCC_PERIPHCLK_TIM             0x00000010U
S#define RCC_PERIPHCLK_RTC             0x00000020U
S#define RCC_PERIPHCLK_CEC             0x00000040U
S#define RCC_PERIPHCLK_FMPI2C1         0x00000080U
S#define RCC_PERIPHCLK_CLK48           0x00000100U
S#define RCC_PERIPHCLK_SDIO            0x00000200U
S#define RCC_PERIPHCLK_SPDIFRX         0x00000400U
S#define RCC_PERIPHCLK_PLLI2S          0x00000800U
N#endif /* STM32F446xx */
N/*-----------------------------------------------------------------------------*/
N    
N/*----------- Peripheral Clock source for STM32F469xx/STM32F479xx -------------*/
N#if defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L
S#define RCC_PERIPHCLK_I2S             0x00000001U
S#define RCC_PERIPHCLK_SAI_PLLI2S      0x00000002U
S#define RCC_PERIPHCLK_SAI_PLLSAI      0x00000004U
S#define RCC_PERIPHCLK_LTDC            0x00000008U
S#define RCC_PERIPHCLK_TIM             0x00000010U
S#define RCC_PERIPHCLK_RTC             0x00000020U
S#define RCC_PERIPHCLK_PLLI2S          0x00000040U
S#define RCC_PERIPHCLK_CLK48           0x00000080U
S#define RCC_PERIPHCLK_SDIO            0x00000100U
N#endif /* STM32F469xx || STM32F479xx */
N/*----------------------------------------------------------------------------*/
N
N/*-------- Peripheral Clock source for STM32F42xxx/STM32F43xxx ---------------*/
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
X#if 0L || 0L || 0L || 0L
S#define RCC_PERIPHCLK_I2S             0x00000001U
S#define RCC_PERIPHCLK_SAI_PLLI2S      0x00000002U
S#define RCC_PERIPHCLK_SAI_PLLSAI      0x00000004U
S#define RCC_PERIPHCLK_LTDC            0x00000008U
S#define RCC_PERIPHCLK_TIM             0x00000010U
S#define RCC_PERIPHCLK_RTC             0x00000020U
S#define RCC_PERIPHCLK_PLLI2S          0x00000040U
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
N/*----------------------------------------------------------------------------*/
N
N/*-------- Peripheral Clock source for STM32F40xxx/STM32F41xxx ---------------*/
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) 
X#if 1L || 0L || 0L|| 0L ||    0L || 0L || 0L 
N#define RCC_PERIPHCLK_I2S             0x00000001U
N#define RCC_PERIPHCLK_RTC             0x00000002U
N#define RCC_PERIPHCLK_PLLI2S          0x00000004U
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */
N#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
X#if 0L || 0L || 0L
S#define RCC_PERIPHCLK_TIM             0x00000008U
N#endif /* STM32F401xC || STM32F401xE || STM32F411xE */      
N/*----------------------------------------------------------------------------*/
N/**
N  * @}
N  */
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
N    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) || \
N    defined(STM32F479xx) 
X#if 1L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L 
N/** @defgroup RCCEx_I2S_Clock_Source I2S Clock Source
N  * @{
N  */
N#define RCC_I2SCLKSOURCE_PLLI2S         0x00000000U
N#define RCC_I2SCLKSOURCE_EXT            0x00000001U
N/**
N  * @}
N  */
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
N          STM32F401xC || STM32F401xE || STM32F411xE || STM32F469xx || STM32F479xx */
N
N/** @defgroup RCCEx_PLLSAI_DIVR RCC PLLSAI DIVR
N  * @{
N  */
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx) 
X#if 0L || 0L || 0L || 0L || 0L ||    0L || 0L 
S#define RCC_PLLSAIDIVR_2                0x00000000U
S#define RCC_PLLSAIDIVR_4                0x00010000U
S#define RCC_PLLSAIDIVR_8                0x00020000U
S#define RCC_PLLSAIDIVR_16               0x00030000U
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_PLLI2SP_Clock_Divider RCC PLLI2SP Clock Divider
N  * @{
N  */
N#if defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
N    defined(STM32F412Rx) || defined(STM32F412Cx)
X#if 0L || 0L || 0L ||     0L || 0L
S#define RCC_PLLI2SP_DIV2                  0x00000002U
S#define RCC_PLLI2SP_DIV4                  0x00000004U
S#define RCC_PLLI2SP_DIV6                  0x00000006U
S#define RCC_PLLI2SP_DIV8                  0x00000008U
N#endif /* STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_PLLSAIP_Clock_Divider RCC PLLSAIP Clock Divider
N  * @{
N  */
N#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) 
X#if 0L || 0L || 0L 
S#define RCC_PLLSAIP_DIV2                  0x00000002U
S#define RCC_PLLSAIP_DIV4                  0x00000004U
S#define RCC_PLLSAIP_DIV6                  0x00000006U
S#define RCC_PLLSAIP_DIV8                  0x00000008U
N#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
N/**
N  * @}
N  */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S/** @defgroup RCCEx_SAI_BlockA_Clock_Source  RCC SAI BlockA Clock Source
S  * @{
S  */
S#define RCC_SAIACLKSOURCE_PLLSAI             0x00000000U
S#define RCC_SAIACLKSOURCE_PLLI2S             0x00100000U
S#define RCC_SAIACLKSOURCE_EXT                0x00200000U
S/**
S  * @}
S  */ 
S
S/** @defgroup RCCEx_SAI_BlockB_Clock_Source  RCC SAI BlockB Clock Source
S  * @{
S  */
S#define RCC_SAIBCLKSOURCE_PLLSAI             0x00000000U
S#define RCC_SAIBCLKSOURCE_PLLI2S             0x00400000U
S#define RCC_SAIBCLKSOURCE_EXT                0x00800000U
S/**
S  * @}
S  */ 
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N      
N#if defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L
S/** @defgroup RCCEx_CLK48_Clock_Source  RCC CLK48 Clock Source
S  * @{
S  */
S#define RCC_CLK48CLKSOURCE_PLLQ              0x00000000U
S#define RCC_CLK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR_CK48MSEL)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_SDIO_Clock_Source  RCC SDIO Clock Source
S  * @{
S  */
S#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U
S#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR_SDIOSEL)
S/**
S  * @}
S  */    
S  
S/** @defgroup RCCEx_DSI_Clock_Source  RCC DSI Clock Source
S  * @{
S  */
S#define RCC_DSICLKSOURCE_DSIPHY             0x00000000U
S#define RCC_DSICLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_DSISEL)
S/**
S  * @}
S  */
N#endif /* STM32F469xx || STM32F479xx */
N
N#if defined(STM32F446xx)
X#if 0L
S/** @defgroup RCCEx_SAI1_Clock_Source RCC SAI1 Clock Source 
S  * @{
S  */
S#define RCC_SAI1CLKSOURCE_PLLSAI             0x00000000U
S#define RCC_SAI1CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI1SRC_0)
S#define RCC_SAI1CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1SRC_1)
S#define RCC_SAI1CLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1SRC)
S/**
S  * @}
S  */ 
S
S/** @defgroup RCCEx_SAI2_Clock_Source  RCC SAI2 Clock Source
S  * @{
S  */
S#define RCC_SAI2CLKSOURCE_PLLSAI             0x00000000U
S#define RCC_SAI2CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI2SRC_0)
S#define RCC_SAI2CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI2SRC_1)
S#define RCC_SAI2CLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI2SRC)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_I2SAPB1_Clock_Source  RCC I2S APB1 Clock Source
S  * @{
S  */
S#define RCC_I2SAPB1CLKSOURCE_PLLI2S          0x00000000U
S#define RCC_I2SAPB1CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)
S#define RCC_I2SAPB1CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)
S#define RCC_I2SAPB1CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S1SRC)
S/**
S  * @}
S  */ 
S
S/** @defgroup RCCEx_I2SAPB2_Clock_Source  RCC I2S APB2 Clock Source
S  * @{
S  */
S#define RCC_I2SAPB2CLKSOURCE_PLLI2S          0x00000000U
S#define RCC_I2SAPB2CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S2SRC_0)
S#define RCC_I2SAPB2CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S2SRC_1)
S#define RCC_I2SAPB2CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S2SRC)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_FMPI2C1_Clock_Source  RCC FMPI2C1 Clock Source
S  * @{
S  */
S#define RCC_FMPI2C1CLKSOURCE_PCLK1            0x00000000U
S#define RCC_FMPI2C1CLKSOURCE_SYSCLK           ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)
S#define RCC_FMPI2C1CLKSOURCE_HSI              ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_CEC_Clock_Source  RCC CEC Clock Source
S  * @{
S  */
S#define RCC_CECCLKSOURCE_HSI                0x00000000U
S#define RCC_CECCLKSOURCE_LSE                ((uint32_t)RCC_DCKCFGR2_CECSEL)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_CLK48_Clock_Source  RCC CLK48 Clock Source
S  * @{
S  */
S#define RCC_CLK48CLKSOURCE_PLLQ              0x00000000U
S#define RCC_CLK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR2_CK48MSEL)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_SDIO_Clock_Source  RCC SDIO Clock Source
S  * @{
S  */
S#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U
S#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR2_SDIOSEL)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_SPDIFRX_Clock_Source   RCC SPDIFRX Clock Source
S  * @{
S  */
S#define RCC_SPDIFRXCLKSOURCE_PLLR           0x00000000U
S#define RCC_SPDIFRXCLKSOURCE_PLLI2SP        ((uint32_t)RCC_DCKCFGR2_SPDIFRXSEL)
S/**
S  * @}
S  */
S
N#endif /* STM32F446xx */
N
N#if defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L
S/** @defgroup RCCEx_SAI1_BlockA_Clock_Source  RCC SAI BlockA Clock Source
S  * @{
S  */
S#define RCC_SAIACLKSOURCE_PLLI2SR            0x00000000U
S#define RCC_SAIACLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0)
S#define RCC_SAIACLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1ASRC_1)
S#define RCC_SAIACLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0 | RCC_DCKCFGR_SAI1ASRC_1)
S/**
S  * @}
S  */ 
S
S/** @defgroup RCCEx_SAI1_BlockB_Clock_Source  RCC SAI BlockB Clock Source
S  * @{
S  */
S#define RCC_SAIBCLKSOURCE_PLLI2SR            0x00000000U
S#define RCC_SAIBCLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0)
S#define RCC_SAIBCLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1BSRC_1)
S#define RCC_SAIBCLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0 | RCC_DCKCFGR_SAI1BSRC_1)
S/**
S  * @}
S  */ 
S      
S/** @defgroup RCCEx_LPTIM1_Clock_Source  RCC LPTIM1 Clock Source
S  * @{
S  */
S#define RCC_LPTIM1CLKSOURCE_PCLK1           0x00000000U
S#define RCC_LPTIM1CLKSOURCE_HSI             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)
S#define RCC_LPTIM1CLKSOURCE_LSI             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)
S#define RCC_LPTIM1CLKSOURCE_LSE             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)
S/**
S  * @}
S  */
S      
S
S/** @defgroup RCCEx_DFSDM2_Audio_Clock_Source  RCC DFSDM2 Audio Clock Source
S  * @{
S  */
S#define RCC_DFSDM2AUDIOCLKSOURCE_I2S1       0x00000000U
S#define RCC_DFSDM2AUDIOCLKSOURCE_I2S2       ((uint32_t)RCC_DCKCFGR_CKDFSDM2ASEL)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_DFSDM2_Kernel_Clock_Source  RCC DFSDM2 Kernel Clock Source
S  * @{
S  */
S#define RCC_DFSDM2CLKSOURCE_PCLK2           0x00000000U
S#define RCC_DFSDM2CLKSOURCE_SYSCLK          ((uint32_t)RCC_DCKCFGR_CKDFSDM1SEL)
S/**
S  * @}
S  */
S
N#endif /* STM32F413xx || STM32F423xx */
N
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S/** @defgroup RCCEx_PLL_I2S_Clock_Source PLL I2S Clock Source
S  * @{
S  */
S#define RCC_PLLI2SCLKSOURCE_PLLSRC          0x00000000U 
S#define RCC_PLLI2SCLKSOURCE_EXT             ((uint32_t)RCC_PLLI2SCFGR_PLLI2SSRC)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_DFSDM1_Audio_Clock_Source  RCC DFSDM1 Audio Clock Source
S  * @{
S  */
S#define RCC_DFSDM1AUDIOCLKSOURCE_I2S1       0x00000000U
S#define RCC_DFSDM1AUDIOCLKSOURCE_I2S2       ((uint32_t)RCC_DCKCFGR_CKDFSDM1ASEL)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_DFSDM1_Kernel_Clock_Source  RCC DFSDM1 Kernel Clock Source
S  * @{
S  */
S#define RCC_DFSDM1CLKSOURCE_PCLK2           0x00000000U
S#define RCC_DFSDM1CLKSOURCE_SYSCLK          ((uint32_t)RCC_DCKCFGR_CKDFSDM1SEL)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_I2SAPB1_Clock_Source  RCC I2S APB1 Clock Source
S  * @{
S  */
S#define RCC_I2SAPB1CLKSOURCE_PLLI2S         0x00000000U
S#define RCC_I2SAPB1CLKSOURCE_EXT            ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)
S#define RCC_I2SAPB1CLKSOURCE_PLLR           ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)
S#define RCC_I2SAPB1CLKSOURCE_PLLSRC         ((uint32_t)RCC_DCKCFGR_I2S1SRC)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_I2SAPB2_Clock_Source  RCC I2S APB2 Clock Source
S  * @{
S  */
S#define RCC_I2SAPB2CLKSOURCE_PLLI2S         0x00000000U
S#define RCC_I2SAPB2CLKSOURCE_EXT            ((uint32_t)RCC_DCKCFGR_I2S2SRC_0)
S#define RCC_I2SAPB2CLKSOURCE_PLLR           ((uint32_t)RCC_DCKCFGR_I2S2SRC_1)
S#define RCC_I2SAPB2CLKSOURCE_PLLSRC         ((uint32_t)RCC_DCKCFGR_I2S2SRC)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_FMPI2C1_Clock_Source  RCC FMPI2C1 Clock Source
S  * @{
S  */
S#define RCC_FMPI2C1CLKSOURCE_PCLK1          0x00000000U
S#define RCC_FMPI2C1CLKSOURCE_SYSCLK         ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)
S#define RCC_FMPI2C1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_CLK48_Clock_Source  RCC CLK48 Clock Source
S  * @{
S  */
S#define RCC_CLK48CLKSOURCE_PLLQ             0x00000000U
S#define RCC_CLK48CLKSOURCE_PLLI2SQ          ((uint32_t)RCC_DCKCFGR2_CK48MSEL)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_SDIO_Clock_Source  RCC SDIO Clock Source
S  * @{
S  */
S#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U
S#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR2_SDIOSEL)
S/**
S  * @}
S  */
N#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S
S/** @defgroup RCCEx_I2S_APB_Clock_Source  RCC I2S APB Clock Source
S  * @{
S  */
S#define RCC_I2SAPBCLKSOURCE_PLLR            0x00000000U
S#define RCC_I2SAPBCLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2SSRC_0)
S#define RCC_I2SAPBCLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2SSRC_1)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_FMPI2C1_Clock_Source  RCC FMPI2C1 Clock Source
S  * @{
S  */
S#define RCC_FMPI2C1CLKSOURCE_PCLK1              0x00000000U
S#define RCC_FMPI2C1CLKSOURCE_SYSCLK             ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)
S#define RCC_FMPI2C1CLKSOURCE_HSI                ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_LPTIM1_Clock_Source  RCC LPTIM1 Clock Source
S  * @{
S  */
S#define RCC_LPTIM1CLKSOURCE_PCLK1          0x00000000U
S#define RCC_LPTIM1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)
S#define RCC_LPTIM1CLKSOURCE_LSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)
S#define RCC_LPTIM1CLKSOURCE_LSE            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)
S/**
S  * @}
S  */
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
N    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L
S/** @defgroup RCCEx_TIM_PRescaler_Selection  RCC TIM PRescaler Selection
S  * @{
S  */
S#define RCC_TIMPRES_DESACTIVATED        ((uint8_t)0x00)
S#define RCC_TIMPRES_ACTIVATED           ((uint8_t)0x01)
S/**
S  * @}
S  */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
N          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
N          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\
N    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
N    defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L
S/** @defgroup RCCEx_LSE_Dual_Mode_Selection  RCC LSE Dual Mode Selection
S  * @{
S  */
S#define RCC_LSE_LOWPOWER_MODE           ((uint8_t)0x00)
S#define RCC_LSE_HIGHDRIVE_MODE          ((uint8_t)0x01)
S/**
S  * @}
S  */
N#endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||\
N          STM32F412Rx || STM32F412Cx */
X#endif  
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
N    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
N    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
N    defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 1L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L
N/** @defgroup RCC_MCO2_Clock_Source MCO2 Clock Source
N  * @{
N  */
N#define RCC_MCO2SOURCE_SYSCLK            0x00000000U
N#define RCC_MCO2SOURCE_PLLI2SCLK         RCC_CFGR_MCO2_0
N#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1
N#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2
N/**
N  * @}
N  */
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
N          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||
N          STM32F412Rx || STM32F413xx | STM32F423xx */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S/** @defgroup RCC_MCO2_Clock_Source MCO2 Clock Source
S  * @{
S  */
S#define RCC_MCO2SOURCE_SYSCLK            0x00000000U
S#define RCC_MCO2SOURCE_I2SCLK            RCC_CFGR_MCO2_0
S#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1
S#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2
S/**
S  * @}
S  */
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N/**
N  * @}
N  */
N     
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros
N  * @{
N  */
N/*------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx --------*/
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L || 0L || 0L
S/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
S  * @brief  Enables or disables the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_CRC_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_GPIOD_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_GPIOE_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOI_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_GPIOI_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOF_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_GPIOF_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOG_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_GPIOG_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOJ_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_GPIOJ_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOK_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_GPIOK_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_DMA2D_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_DMA2D_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\
S                                         UNUSED(tmpreg); \
S                                         } while(0U)
X#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);                                         UNUSED(tmpreg);                                          } while(0U)
S#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \
S                                         __IO uint32_t tmpreg = 0x00U; \
S                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\
S                                         /* Delay after an RCC peripheral clock enabling */ \
S                                         tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\
S                                         UNUSED(tmpreg); \
S                                         } while(0U)
X#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do {                                          __IO uint32_t tmpreg = 0x00U;                                          SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);                                                                                    tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);                                         UNUSED(tmpreg);                                          } while(0U)
S#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
S#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
S#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))
S#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))
S#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN))
S#define __HAL_RCC_GPIOJ_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOJEN))
S#define __HAL_RCC_GPIOK_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOKEN))
S#define __HAL_RCC_DMA2D_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2DEN))
S#define __HAL_RCC_ETHMAC_CLK_DISABLE()          (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN))
S#define __HAL_RCC_ETHMACTX_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN))
S#define __HAL_RCC_ETHMACRX_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN))
S#define __HAL_RCC_ETHMACPTP_CLK_DISABLE()       (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN))
S#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))
S#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))
S#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
S#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
S
S/**
S  * @brief  Enable ETHERNET clock.
S  */
S#define __HAL_RCC_ETH_CLK_ENABLE() do {                                     \
S                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \
S                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \
S                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \
S                                      } while(0U)
X#define __HAL_RCC_ETH_CLK_ENABLE() do {                                                                             __HAL_RCC_ETHMAC_CLK_ENABLE();                                              __HAL_RCC_ETHMACTX_CLK_ENABLE();                                            __HAL_RCC_ETHMACRX_CLK_ENABLE();                                          } while(0U)
S/**
S  * @brief  Disable ETHERNET clock.
S  */
S#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                      \
S                                          __HAL_RCC_ETHMACTX_CLK_DISABLE();    \
S                                          __HAL_RCC_ETHMACRX_CLK_DISABLE();    \
S                                          __HAL_RCC_ETHMAC_CLK_DISABLE();      \
S                                        } while(0U)
X#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                                                                __HAL_RCC_ETHMACTX_CLK_DISABLE();                                              __HAL_RCC_ETHMACRX_CLK_DISABLE();                                              __HAL_RCC_ETHMAC_CLK_DISABLE();                                              } while(0U)
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET) 
S#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET) 
S#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET) 
S#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)
S#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET) 
S#define __HAL_RCC_GPIOJ_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) != RESET) 
S#define __HAL_RCC_GPIOK_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) != RESET)
S#define __HAL_RCC_DMA2D_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) != RESET) 
S#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET) 
S#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET)
S#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET)
S#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)
S#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()      ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)
S#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)
S#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()         ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)
S#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET) 
S#define __HAL_RCC_CRC_IS_CLK_ENABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
S#define __HAL_RCC_ETH_IS_CLK_ENABLED()             (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   && \
S                                                    __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && \
S                                                    __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()) 
X#define __HAL_RCC_ETH_IS_CLK_ENABLED()             (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   &&                                                     __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() &&                                                     __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()) 
S
S#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET) 
S#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET) 
S#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET) 
S#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)
S#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET) 
S#define __HAL_RCC_GPIOJ_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) == RESET) 
S#define __HAL_RCC_GPIOK_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) == RESET)
S#define __HAL_RCC_DMA2D_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) == RESET) 
S#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET) 
S#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET)
S#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET)
S#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)
S#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)
S#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)
S#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)
S#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) 
S#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
S#define __HAL_RCC_ETH_IS_CLK_DISABLED()             (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   && \
S                                                     __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && \
S                                                     __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())
X#define __HAL_RCC_ETH_IS_CLK_DISABLED()             (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   &&                                                      __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() &&                                                      __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S #define __HAL_RCC_DCMI_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X #define __HAL_RCC_DCMI_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);                                                                              tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))
S
S#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)
S#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CRYP_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);                                                                              tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_HASH_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_HASH_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);                                                                              tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);                                      UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_CRYPEN))
S#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_HASHEN))
S#endif /* STM32F437xx || STM32F439xx || STM32F479xx */
S
S#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
S                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\
S                                              }while(0U)
X#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));                                               __HAL_RCC_SYSCFG_CLK_ENABLE();                                              }while(0U)
S                                        
S#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
S
S#define __HAL_RCC_RNG_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_RNG_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);                                                                                  tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */ 
S#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET)
S#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET)
S
S#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)
S#define __HAL_RCC_CRYP_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_CRYPEN)) != RESET)
S#define __HAL_RCC_CRYP_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_CRYPEN)) == RESET)
S
S#define __HAL_RCC_HASH_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_HASHEN)) != RESET)
S#define __HAL_RCC_HASH_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_HASHEN)) == RESET)
S#endif /* STM32F437xx || STM32F439xx || STM32F479xx */
S
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
S
S#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET) 
S#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)     
S/**
S  * @}
S  */   
S
S/** @defgroup RCCEx_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable
S  * @brief  Enables or disables the AHB3 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{  
S  */
S#define __HAL_RCC_FMC_CLK_ENABLE()    do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_FMC_CLK_ENABLE()    do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);                                                                              tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_FMC_CLK_DISABLE()  (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN))
S#if defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_QSPI_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);                                                                              tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_QSPI_CLK_DISABLE()  (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN))
S#endif /* STM32F469xx || STM32F479xx */
S/**
S  * @}
S  */
S
S
S/** @defgroup RCCEx_AHB3_Peripheral_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB3 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET)
S#define __HAL_RCC_FMC_IS_CLK_DISABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) == RESET)
S#if defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET)
S#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET)
S#endif /* STM32F469xx || STM32F479xx */  
S/**
S  * @}
S  */
S    
S/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM6_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM7_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM12_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM13_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM14_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM14_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_USART3_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_USART3_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART4_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART4_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART5_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART5_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CAN1_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CAN2_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_DAC_CLK_ENABLE()    do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_DAC_CLK_ENABLE()    do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART7_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART7_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART8_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART8_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_I2C3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
S#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
S#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
S#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
S#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
S#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
S#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
S#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
S#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
S#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
S#define __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
S#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
S#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
S#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
S#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
S#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
S#define __HAL_RCC_UART7_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART7EN))
S#define __HAL_RCC_UART8_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART8EN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)  
S#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET) 
S#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
S#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET) 
S#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
S#define __HAL_RCC_TIM6_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 
S#define __HAL_RCC_TIM7_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET) 
S#define __HAL_RCC_TIM12_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET) 
S#define __HAL_RCC_TIM13_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)  
S#define __HAL_RCC_TIM14_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET) 
S#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET) 
S#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET) 
S#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET) 
S#define __HAL_RCC_CAN1_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)
S#define __HAL_RCC_CAN2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)
S#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET) 
S#define __HAL_RCC_UART7_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) != RESET)
S#define __HAL_RCC_UART8_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) != RESET) 
S
S#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)  
S#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET) 
S#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
S#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET) 
S#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
S#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET) 
S#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET) 
S#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET) 
S#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)  
S#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET) 
S#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET) 
S#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET) 
S#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET) 
S#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
S#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)
S#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET) 
S#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) == RESET)
S#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) == RESET) 
S/**
S  * @}
S  */
S    
S/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM8_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_ADC2_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_ADC3_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI5_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI6_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI6_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SAI1_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SDIO_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM10_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
S#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
S#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
S#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
S#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
S#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))
S#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))
S#define __HAL_RCC_SPI6_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI6EN))
S#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN))
S
S#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_LTDC_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_LTDC_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);                                      UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_LTDCEN))
S#endif /* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
S
S#if defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_DSI_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_DSI_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN);                                      UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_DSI_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DSIEN))
S#endif /* STM32F469xx || STM32F479xx */
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */  
S#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)
S#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)
S#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET) 
S#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET) 
S#define __HAL_RCC_SPI6_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) != RESET) 
S#define __HAL_RCC_SAI1_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET) 
S#define __HAL_RCC_SDIO_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)
S#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)
S#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN))!= RESET)  
S
S#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)
S#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)
S#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN))== RESET)
S#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)
S#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)
S#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)
S#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)
S#define __HAL_RCC_SPI6_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) == RESET)
S#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET)
S
S#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_LTDC_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) != RESET)
S#define __HAL_RCC_LTDC_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) == RESET)
S#endif /* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
S
S#if defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_DSI_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) != RESET)
S#define __HAL_RCC_DSI_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) == RESET)
S#endif /* STM32F469xx || STM32F479xx */
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset 
S  * @brief  Force or release AHB1 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))
S#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))
S#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))
S#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))
S#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))
S#define __HAL_RCC_GPIOJ_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))
S#define __HAL_RCC_GPIOK_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))
S#define __HAL_RCC_DMA2D_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))
S#define __HAL_RCC_CRC_FORCE_RESET()      (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
S
S#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))
S#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))
S#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST))
S#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST))
S#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))
S#define __HAL_RCC_GPIOJ_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOJRST))
S#define __HAL_RCC_GPIOK_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOKRST))
S#define __HAL_RCC_DMA2D_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2DRST))
S#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset 
S  * @brief  Force or release AHB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC->AHB2RSTR = 0xFFFFFFFFU) 
S#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
S#define __HAL_RCC_RNG_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))
S#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))
S
S#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC->AHB2RSTR = 0x00U)
S#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
S#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))
S#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))
S
S#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) 
S#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))
S#define __HAL_RCC_HASH_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))
S
S#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_CRYPRST))
S#define __HAL_RCC_HASH_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_HASHRST))
S#endif /* STM32F437xx || STM32F439xx || STM32F479xx */
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset 
S  * @brief  Force or release AHB3 peripheral reset.
S  * @{
S  */ 
S#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)
S#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U) 
S#define __HAL_RCC_FMC_FORCE_RESET()    (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))
S#define __HAL_RCC_FMC_RELEASE_RESET()  (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FMCRST))
S
S#if defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))
S#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST))  
S#endif /* STM32F469xx || STM32F479xx */
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset 
S  * @brief  Force or release APB1 peripheral reset.
S  * @{
S  */ 
S#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
S#define __HAL_RCC_USART3_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
S#define __HAL_RCC_UART4_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
S#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
S#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
S#define __HAL_RCC_DAC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
S#define __HAL_RCC_UART7_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART7RST))
S#define __HAL_RCC_UART8_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART8RST))
S#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
S#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
S#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
S
S#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
S#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
S#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
S#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
S#define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
S#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
S#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
S#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
S#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
S#define __HAL_RCC_UART7_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART7RST))
S#define __HAL_RCC_UART8_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART8RST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset 
S  * @brief  Force or release APB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
S#define __HAL_RCC_SPI5_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))
S#define __HAL_RCC_SPI6_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI6RST))
S#define __HAL_RCC_SAI1_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST))
S#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
S
S#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
S#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
S#define __HAL_RCC_SPI5_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))
S#define __HAL_RCC_SPI6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI6RST))
S#define __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST))
S
S#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_LTDC_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_LTDCRST))
S#define __HAL_RCC_LTDC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_LTDCRST))
S#endif /* STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
S
S#if defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_DSI_FORCE_RESET()   (RCC->APB2RSTR |=  (RCC_APB2RSTR_DSIRST))
S#define __HAL_RCC_DSI_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DSIRST))
S#endif /* STM32F469xx || STM32F479xx */
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
S#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))
S#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))
S#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))
S#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))
S#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))
S#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))
S#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))
S#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))
S#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))
S#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))
S#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))
S#define __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM3LPEN))
S#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
S#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))
S
S#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
S#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))
S#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))
S#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN))
S#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))
S#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN))
S#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN))
S#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN))
S#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))
S#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))
S#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOJLPEN))
S#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOKLPEN))
S#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2DLPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
S#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
S
S#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
S#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
S
S#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
S#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))
S
S#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) 
S#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))
S#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))
S
S#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_CRYPLPEN))
S#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_HASHLPEN))
S#endif /* STM32F437xx || STM32F439xx || STM32F479xx */
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_LowPower_Enable_Disable AHB3 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))
S#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN))
S
S#if defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))
S#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN))
S#endif /* STM32F469xx || STM32F479xx */
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */  
S#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
S#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))
S#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))
S#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))
S#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))
S#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))
S#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))
S#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))
S#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))
S#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))
S#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
S#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))
S#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))
S#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
S#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
S
S#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
S#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
S#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
S#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))
S#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))
S#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))
S#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))
S#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))
S#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))
S#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))
S#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))
S#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))
S#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
S#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART7LPEN))
S#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART8LPEN))
S/**
S  * @}
S  */
S                                        
S/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */ 
S#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))
S#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))
S#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))
S#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))
S#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))
S#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))
S#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
S#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
S
S#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
S#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
S#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))
S#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))
S#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))
S#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))
S#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI6LPEN))
S#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN))
S
S#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))
S
S#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_LTDCLPEN))
S#endif /* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
S
S#if defined(STM32F469xx) || defined(STM32F479xx)
S#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |=  (RCC_APB2LPENR_DSILPEN))
S#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DSILPEN))
S#endif /* STM32F469xx || STM32F479xx */
S/**
S  * @}
S  */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
N/*----------------------------------------------------------------------------*/
N
N/*----------------------------------- STM32F40xxx/STM32F41xxx-----------------*/
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)
X#if 1L || 0L || 0L|| 0L
N/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
N  * @brief  Enables or disables the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
N                                        UNUSED(tmpreg); \
N                                        } while(0U)
X#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);                                        UNUSED(tmpreg);                                         } while(0U)
N#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
N                                        UNUSED(tmpreg); \
N                                        } while(0U)
X#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                        UNUSED(tmpreg);                                         } while(0U)
N#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
N                                        UNUSED(tmpreg); \
N                                        } while(0U)
X#define __HAL_RCC_CRC_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                        UNUSED(tmpreg);                                         } while(0U)
N#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_GPIOD_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_GPIOE_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_GPIOI_CLK_ENABLE()   do { \
N                                       __IO uint32_t tmpreg = 0x00U; \
N                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);\
N                                       /* Delay after an RCC peripheral clock enabling */ \
N                                       tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);\
N                                       UNUSED(tmpreg); \
N                                       } while(0U)
X#define __HAL_RCC_GPIOI_CLK_ENABLE()   do {                                        __IO uint32_t tmpreg = 0x00U;                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);                                                                                tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);                                       UNUSED(tmpreg);                                        } while(0U)
N#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \
N                                       __IO uint32_t tmpreg = 0x00U; \
N                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
N                                       /* Delay after an RCC peripheral clock enabling */ \
N                                       tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
N                                       UNUSED(tmpreg); \
N                                       } while(0U)
X#define __HAL_RCC_GPIOF_CLK_ENABLE()   do {                                        __IO uint32_t tmpreg = 0x00U;                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);                                                                                tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);                                       UNUSED(tmpreg);                                        } while(0U)
N#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \
N                                       __IO uint32_t tmpreg = 0x00U; \
N                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
N                                       /* Delay after an RCC peripheral clock enabling */ \
N                                       tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
N                                       UNUSED(tmpreg); \
N                                       } while(0U)
X#define __HAL_RCC_GPIOG_CLK_ENABLE()   do {                                        __IO uint32_t tmpreg = 0x00U;                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);                                                                                tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);                                       UNUSED(tmpreg);                                        } while(0U)
N#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \
N                                       __IO uint32_t tmpreg = 0x00U; \
N                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
N                                       /* Delay after an RCC peripheral clock enabling */ \
N                                       tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
N                                       UNUSED(tmpreg); \
N                                       } while(0U)
X#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do {                                        __IO uint32_t tmpreg = 0x00U;                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);                                                                                tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);                                       UNUSED(tmpreg);                                        } while(0U)
N#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \
N                                       __IO uint32_t tmpreg = 0x00U; \
N                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
N                                       /* Delay after an RCC peripheral clock enabling */ \
N                                       tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
N                                       UNUSED(tmpreg); \
N                                       } while(0U)
X#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do {                                        __IO uint32_t tmpreg = 0x00U;                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);                                                                                tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);                                       UNUSED(tmpreg);                                        } while(0U)
N#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
N#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
N#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))
N#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))
N#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN))
N#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))
N#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))
N#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))
N#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
N#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
N#if defined(STM32F407xx)|| defined(STM32F417xx)
X#if 0L|| 0L
S/**
S  * @brief  Enable ETHERNET clock.
S  */
S#define __HAL_RCC_ETHMAC_CLK_ENABLE()  do { \
S                                       __IO uint32_t tmpreg = 0x00U; \
S                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);\
S                                       /* Delay after an RCC peripheral clock enabling */ \
S                                       tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);\
S                                       UNUSED(tmpreg); \
S                                       } while(0U)
X#define __HAL_RCC_ETHMAC_CLK_ENABLE()  do {                                        __IO uint32_t tmpreg = 0x00U;                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);                                                                                tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);                                       UNUSED(tmpreg);                                        } while(0U)
S#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_ETH_CLK_ENABLE()      do {                            \
S                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \
S                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \
S                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \
S                                        } while(0U)
X#define __HAL_RCC_ETH_CLK_ENABLE()      do {                                                                    __HAL_RCC_ETHMAC_CLK_ENABLE();                                              __HAL_RCC_ETHMACTX_CLK_ENABLE();                                            __HAL_RCC_ETHMACRX_CLK_ENABLE();                                            } while(0U)
S
S/**
S  * @brief  Disable ETHERNET clock.
S  */
S#define __HAL_RCC_ETHMAC_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN))
S#define __HAL_RCC_ETHMACTX_CLK_DISABLE()  (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN))
S#define __HAL_RCC_ETHMACRX_CLK_DISABLE()  (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN))
S#define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN))  
S#define __HAL_RCC_ETH_CLK_DISABLE()       do {                             \
S                                           __HAL_RCC_ETHMACTX_CLK_DISABLE();    \
S                                           __HAL_RCC_ETHMACRX_CLK_DISABLE();    \
S                                           __HAL_RCC_ETHMAC_CLK_DISABLE();      \
S                                          } while(0U)
X#define __HAL_RCC_ETH_CLK_DISABLE()       do {                                                                        __HAL_RCC_ETHMACTX_CLK_DISABLE();                                               __HAL_RCC_ETHMACRX_CLK_DISABLE();                                               __HAL_RCC_ETHMAC_CLK_DISABLE();                                                } while(0U)
N#endif /* STM32F407xx || STM32F417xx */
N/**
N  * @}
N  */
N  
N/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */  
N#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)
N#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)
N#define __HAL_RCC_CRC_IS_CLK_ENABLED()              ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
N#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)
N#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)
N#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET)
N#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)
N#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)
N#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)
N#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)
N
N#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)
N#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)
N#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)
N#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)
N#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET)
N#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)
N#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN))== RESET)
N#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)
N#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)
N#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
N#if defined(STM32F407xx)|| defined(STM32F417xx)
X#if 0L|| 0L
S/**
S  * @brief  Enable ETHERNET clock.
S  */
S#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET)
S#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()   ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET)
S#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()   ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET)
S#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)
S#define __HAL_RCC_ETH_IS_CLK_ENABLED()        (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   && \
S                                               __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && \
S                                               __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())
X#define __HAL_RCC_ETH_IS_CLK_ENABLED()        (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   &&                                                __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() &&                                                __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())
S/**
S  * @brief  Disable ETHERNET clock.
S  */
S#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET)
S#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET)
S#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET)
S#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)
S#define __HAL_RCC_ETH_IS_CLK_DISABLED()        (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   && \
S                                                __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && \
S                                                __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())
X#define __HAL_RCC_ETH_IS_CLK_DISABLED()        (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   &&                                                 __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() &&                                                 __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())
N#endif /* STM32F407xx || STM32F417xx */
N/**
N  * @}
N  */
N  
N/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable 
N  * @brief  Enable or disable the AHB2 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
N                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\
N                                              }while(0U)
X#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));                                               __HAL_RCC_SYSCFG_CLK_ENABLE();                                              }while(0U)
N                                        
N#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
N
N#define __HAL_RCC_RNG_CLK_ENABLE()    do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_RNG_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);                                                                                  tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))
N
N#if defined(STM32F407xx)|| defined(STM32F417xx) 
X#if 0L|| 0L 
S#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_DCMI_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);                                                                              tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))
N#endif /* STM32F407xx || STM32F417xx */
N
N#if defined(STM32F415xx) || defined(STM32F417xx)
X#if 0L || 0L
S#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CRYP_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);                                                                              tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_HASH_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_HASH_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);                                                                              tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_CRYPEN))
S#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_HASHEN))
N#endif /* STM32F415xx || STM32F417xx */
N/**
N  * @}
N  */
N
N
N/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
N#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET) 
N
N#define __HAL_RCC_RNG_IS_CLK_ENABLED()   ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)   
N#define __HAL_RCC_RNG_IS_CLK_DISABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET) 
N
N#if defined(STM32F407xx)|| defined(STM32F417xx) 
X#if 0L|| 0L 
S#define __HAL_RCC_DCMI_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET) 
S#define __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET) 
N#endif /* STM32F407xx || STM32F417xx */
N
N#if defined(STM32F415xx) || defined(STM32F417xx)
X#if 0L || 0L
S#define __HAL_RCC_CRYP_IS_CLK_ENABLED()   ((RCC->AHB2ENR & (RCC_AHB2ENR_CRYPEN)) != RESET) 
S#define __HAL_RCC_HASH_IS_CLK_ENABLED()   ((RCC->AHB2ENR & (RCC_AHB2ENR_HASHEN)) != RESET) 
S
S#define __HAL_RCC_CRYP_IS_CLK_DISABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_CRYPEN)) == RESET) 
S#define __HAL_RCC_HASH_IS_CLK_DISABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_HASHEN)) == RESET) 
N#endif /* STM32F415xx || STM32F417xx */  
N/**
N  * @}
N  */  
N  
N/** @defgroup RCCEx_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable
N  * @brief  Enables or disables the AHB3 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.
N  * @{  
N  */
N#define __HAL_RCC_FSMC_CLK_ENABLE()   do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_FSMC_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);                                                                              tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_FSMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FSMCEN))
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_AHB3_Peripheral_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the AHB3 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_FSMC_IS_CLK_ENABLED()   ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) != RESET) 
N#define __HAL_RCC_FSMC_IS_CLK_DISABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) == RESET) 
N/**
N  * @}
N  */   
N   
N/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
N  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.
N  * @{  
N  */
N#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM6_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM7_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM12_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM13_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM14_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_USART3_CLK_ENABLE() do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_USART3_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_UART4_CLK_ENABLE()  do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_UART4_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_UART5_CLK_ENABLE()  do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_UART5_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_CAN1_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_CAN2_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_DAC_CLK_ENABLE()    do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_DAC_CLK_ENABLE()    do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_SPI3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_I2C3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
N#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
N#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
N#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
N#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
N#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
N#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
N#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
N#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
N#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
N#define __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
N#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
N#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
N#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
N#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
N#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
N/**
N  * @}
N  */
N 
N/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */ 
N#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)  
N#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET) 
N#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
N#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET) 
N#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET) 
N#define __HAL_RCC_TIM6_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 
N#define __HAL_RCC_TIM7_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET) 
N#define __HAL_RCC_TIM12_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET) 
N#define __HAL_RCC_TIM13_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET) 
N#define __HAL_RCC_TIM14_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET) 
N#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET) 
N#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET) 
N#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET) 
N#define __HAL_RCC_CAN1_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET) 
N#define __HAL_RCC_CAN2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET) 
N#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET) 
N
N#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)  
N#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET) 
N#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
N#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET) 
N#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET) 
N#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET) 
N#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET) 
N#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET) 
N#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET) 
N#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET) 
N#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET) 
N#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET) 
N#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET) 
N#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET) 
N#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET) 
N#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET) 
N  /**
N  * @}
N  */
N  
N/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
N  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before 
N  *         using it.
N  * @{
N  */ 
N#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM8_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_ADC2_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \
N                                      __IO uint32_t tmpreg = 0x00U; \
N                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
N                                      /* Delay after an RCC peripheral clock enabling */ \
N                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
N                                      UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_ADC3_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                      UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_SDIO_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_SPI4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                        UNUSED(tmpreg);                                       } while(0U)
N#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
N                                        UNUSED(tmpreg); \
N                                      } while(0U)
X#define __HAL_RCC_TIM10_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                        UNUSED(tmpreg);                                       } while(0U)
N
N#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
N#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
N#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
N#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
N#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
N#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB2 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_SDIO_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)  
N#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)  
N#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET) 
N#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET) 
N#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET) 
N#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)
N  
N#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)  
N#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)  
N#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET) 
N#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET) 
N#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET) 
N#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)
N/**
N  * @}
N  */
N    
N/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset 
N  * @brief  Force or release AHB1 peripheral reset.
N  * @{
N  */
N#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
N#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
N#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))
N#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))
N#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))
N#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))
N#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))
N#define __HAL_RCC_CRC_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
N
N#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
N#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
N#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))
N#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))
N#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST))
N#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST))
N#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))
N#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset 
N  * @brief  Force or release AHB2 peripheral reset.
N  * @{
N  */
N#define __HAL_RCC_AHB2_FORCE_RESET()         (RCC->AHB2RSTR = 0xFFFFFFFFU) 
N#define __HAL_RCC_AHB2_RELEASE_RESET()       (RCC->AHB2RSTR = 0x00U)
N
N#if defined(STM32F407xx)|| defined(STM32F417xx)  
X#if 0L|| 0L  
S#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))
S#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))
N#endif /* STM32F407xx || STM32F417xx */
N
N#if defined(STM32F415xx) || defined(STM32F417xx) 
X#if 0L || 0L 
S#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))
S#define __HAL_RCC_HASH_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))
S
S#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_CRYPRST))
S#define __HAL_RCC_HASH_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_HASHRST))
N#endif /* STM32F415xx || STM32F417xx */
N   
N#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
N#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
N
N#define __HAL_RCC_RNG_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))
N#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset 
N  * @brief  Force or release AHB3 peripheral reset.
N  * @{
N  */ 
N#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)
N#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U) 
N
N#define __HAL_RCC_FSMC_FORCE_RESET()   (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))
N#define __HAL_RCC_FSMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FSMCRST))
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset 
N  * @brief  Force or release APB1 peripheral reset.
N  * @{
N  */
N#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
N#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
N#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
N#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
N#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
N#define __HAL_RCC_USART3_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
N#define __HAL_RCC_UART4_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
N#define __HAL_RCC_UART5_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
N#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
N#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
N#define __HAL_RCC_DAC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
N#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
N#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
N#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
N#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
N#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
N
N#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
N#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
N#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
N#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
N#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
N#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
N#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
N#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
N#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
N#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
N#define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
N#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
N#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
N#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
N#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
N#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset 
N  * @brief  Force or release APB2 peripheral reset.
N  * @{
N  */
N#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
N#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
N#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
N#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
N                                          
N#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
N#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
N#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
N#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
N/**
N  * @}
N  */
N                                        
N/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
N  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
N  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
N  *         power consumption.
N  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
N  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
N  * @{
N  */
N#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
N#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
N#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))
N#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))
N#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))
N#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))
N#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))
N#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))
N#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))
N#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))
N#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))
N#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))
N#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
N#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
N#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
N#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))
N
N#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
N#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
N#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))
N#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))
N#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN))
N#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))
N#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN))
N#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN))
N#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN))
N#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))
N#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))
N#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))
N#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
N#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
N#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
N#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
N  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
N  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
N  *         power consumption.
N  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
N  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
N  * @{
N  */
N#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
N#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
N
N#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
N#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
N
N#if defined(STM32F407xx)|| defined(STM32F417xx) 
X#if 0L|| 0L 
S#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
S#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))
N#endif /* STM32F407xx || STM32F417xx */
N
N#if defined(STM32F415xx) || defined(STM32F417xx) 
X#if 0L || 0L 
S#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))
S#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))
S
S#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_CRYPLPEN))
S#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_HASHLPEN))
N#endif /* STM32F415xx || STM32F417xx */
N/**
N  * @}
N  */
N                                        
N/** @defgroup RCCEx_AHB3_LowPower_Enable_Disable AHB3 Peripheral Low Power Enable Disable
N  * @brief  Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.
N  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
N  *         power consumption.
N  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
N  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
N  * @{
N  */
N#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))
N#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FSMCLPEN))
N/**
N  * @}
N  */
N                                        
N/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
N  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
N  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
N  *         power consumption.
N  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
N  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
N  * @{
N  */
N#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
N#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))
N#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))
N#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))
N#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))
N#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))
N#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))
N#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))
N#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))
N#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))
N#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
N#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
N#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
N#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
N#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
N#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
N
N#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
N#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
N#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
N#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
N#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
N#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
N#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))
N#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))
N#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))
N#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))
N#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))
N#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))
N#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))
N#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))
N#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))
N#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
N/**
N  * @}
N  */
N                                        
N/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
N  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
N  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
N  *         power consumption.
N  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
N  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
N  * @{
N  */
N#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))
N#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))
N#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))
N#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
N#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
N#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
N
N#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
N#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
N#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
N#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))
N#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))
N#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))
N/**
N  * @}
N  */
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
N/*----------------------------------------------------------------------------*/
N
N/*------------------------- STM32F401xE/STM32F401xC --------------------------*/
N#if defined(STM32F401xC) || defined(STM32F401xE)
X#if 0L || 0L
S/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.   
S  * @{
S  */
S#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOD_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOE_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CRC_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CRC_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE()  do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE()  do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
S#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
S#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
S#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET) 
S#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)  
S#define __HAL_RCC_CRC_IS_CLK_ENABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)  
S#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)  
S
S#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET) 
S#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)  
S#define __HAL_RCC_CRC_IS_CLK_DISABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)  
S#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)  
S/**
S  * @}
S  */ 
S  
S/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
S                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\
S                                              }while(0U)
X#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));                                               __HAL_RCC_SYSCFG_CLK_ENABLE();                                              }while(0U)
S                                        
S#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
S/**
S  * @}
S  */  
S  
S/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_I2C3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
S#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
S#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
S#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
S#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET) 
S#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET) 
S#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET) 
S#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET) 
S#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
S
S#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET) 
S#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET) 
S#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET) 
S#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET) 
S#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
S/**
S  * @}
S  */ 
S  
S/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SDIO_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM10_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                        UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
S#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
S#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)  
S#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)   
S#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)  
S
S#define __HAL_RCC_SDIO_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)
S#define __HAL_RCC_SPI4_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET) 
S#define __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET) 
S/**
S  * @}
S  */
S/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset 
S  * @brief  Force or release AHB1 peripheral reset.
S  * @{
S  */  
S#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC->AHB1RSTR = 0xFFFFFFFFU)
S#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_CRC_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
S
S#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC->AHB1RSTR = 0x00U)
S#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset 
S  * @brief  Force or release AHB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC->AHB2RSTR = 0xFFFFFFFFU) 
S#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
S
S#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC->AHB2RSTR = 0x00U)
S#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset 
S  * @brief  Force or release APB1 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_APB1_FORCE_RESET()     (RCC->APB1RSTR = 0xFFFFFFFFU)  
S#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
S#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
S#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
S
S#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC->APB1RSTR = 0x00U) 
S#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
S#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
S#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset 
S  * @brief  Force or release APB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_APB2_FORCE_RESET()     (RCC->APB2RSTR = 0xFFFFFFFFU)  
S#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
S
S#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC->APB2RSTR = 0x00U)
S#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset 
S  * @brief  Force or release AHB3 peripheral reset.
S  * @{
S  */ 
S#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)
S#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U) 
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable 
S  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
S#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
S
S#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
S#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
S
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
S#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
S
S#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
S#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
S#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
S
S#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
S#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
S/**
S  * @}
S  */
N#endif /* STM32F401xC || STM32F401xE*/
N/*----------------------------------------------------------------------------*/
N
N/*-------------------------------- STM32F410xx -------------------------------*/
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable     
S  * @brief  Enables or disables the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_CRC_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_RNG_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_RNGEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_RNGEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_RNG_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_RNGEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_RNGEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_CRC_CLK_DISABLE()     (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
S#define __HAL_RCC_RNG_CLK_DISABLE()     (RCC->AHB1ENR &= ~(RCC_AHB1ENR_RNGEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_CRC_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
S#define __HAL_RCC_RNG_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_RNGEN)) != RESET)
S      
S#define __HAL_RCC_CRC_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
S#define __HAL_RCC_RNG_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_RNGEN)) == RESET)
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable  
S  * @brief  Enable or disable the High Speed APB (APB1) peripheral clock.
S  * @{
S  */
S#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM6_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_RTCAPB_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_RTCAPB_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U) 
X#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);                                      UNUSED(tmpreg);                                       } while(0U) 
S#define __HAL_RCC_DAC_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_DAC_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                      UNUSED(tmpreg);                                       } while(0U)
S                                        
S#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
S#define __HAL_RCC_RTCAPB_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_RTCAPBEN))
S#define __HAL_RCC_LPTIM1_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_LPTIM1EN))
S#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_FMPI2C1EN))
S#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */  
S#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET) 
S#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) != RESET)
S#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) != RESET) 
S#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) != RESET)  
S#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET) 
S
S#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET) 
S#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) == RESET)
S#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) == RESET) 
S#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) == RESET)  
S#define __HAL_RCC_DAC_IS_CLK_DISABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)  
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable  
S  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
S  * @{
S  */  
S#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI5_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_EXTIT_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_EXTIT_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI5_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))
S#define __HAL_RCC_EXTIT_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_EXTITEN))
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET)  
S#define __HAL_RCC_EXTIT_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_EXTITEN)) != RESET)  
S  
S#define __HAL_RCC_SPI5_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)  
S#define __HAL_RCC_EXTIT_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_EXTITEN)) == RESET)  
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset 
S  * @brief  Force or release AHB1 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_CRC_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
S#define __HAL_RCC_RNG_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_RNGRST))
S#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
S#define __HAL_RCC_RNG_RELEASE_RESET()   (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_RNGRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset 
S  * @brief  Force or release AHB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_AHB2_FORCE_RESET()
S#define __HAL_RCC_AHB2_RELEASE_RESET()
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset 
S  * @brief  Force or release AHB3 peripheral reset.
S  * @{
S  */ 
S#define __HAL_RCC_AHB3_FORCE_RESET()
S#define __HAL_RCC_AHB3_RELEASE_RESET()
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset 
S  * @brief  Force or release APB1 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_TIM6_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_LPTIM1_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))
S#define __HAL_RCC_FMPI2C1_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))
S#define __HAL_RCC_DAC_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
S
S#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_LPTIM1_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_LPTIM1RST))
S#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_FMPI2C1RST))
S#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset 
S  * @brief  Force or release APB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_SPI5_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))
S#define __HAL_RCC_SPI5_RELEASE_RESET()    (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))                                        
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable  
S  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_RNGLPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
S
S#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_RNGLPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable                                         
S  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
S  * @{
S  */
S#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
S#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))
S#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))
S#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))
S#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
S
S#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
S#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_LPTIM1LPEN))
S#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_RTCAPBLPEN))
S#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_FMPI2C1LPEN))
S#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()     (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable                                         
S  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
S  * @{
S  */
S#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()     (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))
S#define __HAL_RCC_EXTIT_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_EXTITLPEN))                                
S#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))                                        
S#define __HAL_RCC_EXTIT_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_EXTITLPEN))
S/**
S  * @}
S  */
S
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N/*----------------------------------------------------------------------------*/
N
N/*-------------------------------- STM32F411xx -------------------------------*/
N#if defined(STM32F411xE)
X#if 0L
S/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
S  * @brief  Enables or disables the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_GPIOD_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_GPIOE_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_CRC_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
S#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
S#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
S#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */  
S#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET) 
S#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET) 
S#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET) 
S#define __HAL_RCC_CRC_IS_CLK_ENABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET) 
S
S#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET) 
S#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET) 
S#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) 
S#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET) 
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEX_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
S                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\
S                                              }while(0U)
X#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));                                               __HAL_RCC_SYSCFG_CLK_ENABLE();                                              }while(0U)
S
S#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
S/**
S  * @}
S  */  
S
S/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it. 
S  * @{
S  */
S#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_TIM2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_TIM3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_TIM4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_SPI3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_I2C3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
S#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
S#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
S#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
S#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
S/**
S  * @}
S  */ 
S  
S/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET) 
S#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET) 
S#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET) 
S#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET) 
S#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
S
S#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET) 
S#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET) 
S#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET) 
S#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET) 
S#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET) 
S/**
S  * @}
S  */ 
S  
S/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
S  * @{
S  */
S#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI5_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SDIO_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM10_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
S#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
S#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
S#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)  
S#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)   
S#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)  
S#define __HAL_RCC_SPI5_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET) 
S
S#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)  
S#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)   
S#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)  
S#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)   
S/**
S  * @}
S  */  
S  
S/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset 
S  * @brief  Force or release AHB1 peripheral reset.
S  * @{
S  */ 
S#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_CRC_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
S
S#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset 
S  * @brief  Force or release AHB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC->AHB2RSTR = 0xFFFFFFFFU) 
S#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
S
S#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC->AHB2RSTR = 0x00U)
S#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset 
S  * @brief  Force or release AHB3 peripheral reset.
S  * @{
S  */ 
S#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)
S#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U) 
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset 
S  * @brief  Force or release APB1 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
S#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
S#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
S
S#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
S#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
S#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset 
S  * @brief  Force or release APB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))
S#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
S
S#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
S#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable 
S  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
S#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
S                                        
S#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))                                        
S#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable 
S  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
S  * @{
S  */
S#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
S#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
S
S#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
S#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable 
S  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
S  * @{
S  */
S#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))
S#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
S#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
S
S#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
S#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
S#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))
S/**
S  * @}
S  */
N#endif /* STM32F411xE */
N/*----------------------------------------------------------------------------*/
N
N/*---------------------------------- STM32F446xx -----------------------------*/
N#if defined(STM32F446xx)
X#if 0L
S/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
S  * @brief  Enables or disables the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                        UNUSED(tmpreg); \
S                                        } while(0U)
X#define __HAL_RCC_CRC_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                        UNUSED(tmpreg);                                         } while(0U)
S#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOD_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOE_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_GPIOF_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOF_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);                                                                              tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_GPIOG_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOG_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);                                                                              tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);                                                                              tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);                                                                              tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
S#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
S#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))
S#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))
S#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))
S#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))
S#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
S#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET) 
S#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET) 
S#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET) 
S#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET) 
S#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)  
S#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET) 
S#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)  
S#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN))!= RESET)  
S#define __HAL_RCC_CRC_IS_CLK_ENABLED()              ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET) 
S
S#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET) 
S#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET) 
S#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET) 
S#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET) 
S#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)  
S#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) == RESET) 
S#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)  
S#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)  
S#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET) 
S/**
S  * @}
S  */  
S  
S/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_DCMI_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);                                                                              tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))
S#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
S                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\
S                                              }while(0U)
X#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));                                               __HAL_RCC_SYSCFG_CLK_ENABLE();                                              }while(0U)
S                                        
S#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
S
S#define __HAL_RCC_RNG_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_RNG_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);                                                                                  tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET)
S#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET)
S
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
S
S#define __HAL_RCC_RNG_IS_CLK_ENABLED()    ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET) 
S#define __HAL_RCC_RNG_IS_CLK_DISABLED()   ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET) 
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable
S  * @brief  Enables or disables the AHB3 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it. 
S  * @{
S  */
S#define __HAL_RCC_FMC_CLK_ENABLE()    do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_FMC_CLK_ENABLE()    do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);                                                                              tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_QSPI_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);                                                                              tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);                                      UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_FMC_CLK_DISABLE()    (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN))
S#define __HAL_RCC_QSPI_CLK_DISABLE()   (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_Peripheral_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB3 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET)
S#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET)
S
S#define __HAL_RCC_FMC_IS_CLK_DISABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) == RESET)
S#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET)
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it. 
S  * @{
S  */
S#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM6_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM7_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM12_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM13_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM14_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPDIFRX_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPDIFRX_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_USART3_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_USART3_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART4_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART4_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART5_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART5_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CAN1_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CAN2_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CEC_CLK_ENABLE()    do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CEC_CLK_ENABLE()    do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_DAC_CLK_ENABLE()    do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_DAC_CLK_ENABLE()    do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_I2C3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
S#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
S#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
S#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
S#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
S#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
S#define __HAL_RCC_TIM7_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
S#define __HAL_RCC_TIM12_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
S#define __HAL_RCC_TIM13_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
S#define __HAL_RCC_TIM14_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
S#define __HAL_RCC_SPDIFRX_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPDIFRXEN))
S#define __HAL_RCC_USART3_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
S#define __HAL_RCC_UART4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
S#define __HAL_RCC_UART5_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
S#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_FMPI2C1EN))
S#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
S#define __HAL_RCC_CAN2_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
S#define __HAL_RCC_CEC_CLK_DISABLE()     (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN))
S#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)  
S#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
S#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET) 
S#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
S#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
S#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
S#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
S#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
S#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
S#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)
S#define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) != RESET)
S#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
S#define __HAL_RCC_UART4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
S#define __HAL_RCC_UART5_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
S#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) != RESET)
S#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)
S#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)
S#define __HAL_RCC_CEC_IS_CLK_ENABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) != RESET)
S#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
S
S#define __HAL_RCC_TIM2_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)  
S#define __HAL_RCC_TIM3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
S#define __HAL_RCC_TIM4_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET) 
S#define __HAL_RCC_SPI3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
S#define __HAL_RCC_I2C3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
S#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
S#define __HAL_RCC_TIM7_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
S#define __HAL_RCC_TIM12_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
S#define __HAL_RCC_TIM13_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
S#define __HAL_RCC_TIM14_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
S#define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) == RESET)
S#define __HAL_RCC_USART3_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
S#define __HAL_RCC_UART4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
S#define __HAL_RCC_UART5_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
S#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) == RESET)
S#define __HAL_RCC_CAN1_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
S#define __HAL_RCC_CAN2_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)
S#define __HAL_RCC_CEC_IS_CLK_DISABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET)
S#define __HAL_RCC_DAC_IS_CLK_DISABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM8_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_ADC2_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_ADC3_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SAI1_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SAI2_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SAI2_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SDIO_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM10_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
S#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
S#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
S#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
S#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
S#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))
S#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN))
S#define __HAL_RCC_SAI2_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI2EN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET) 
S#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET) 
S#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)  
S#define __HAL_RCC_TIM8_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)
S#define __HAL_RCC_ADC2_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET) 
S#define __HAL_RCC_ADC3_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET) 
S#define __HAL_RCC_SAI1_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET)
S#define __HAL_RCC_SAI2_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) != RESET)
S
S#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET) 
S#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET) 
S#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)  
S#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)
S#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET) 
S#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET) 
S#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET)
S#define __HAL_RCC_SAI2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) == RESET) 
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset 
S  * @brief  Force or release AHB1 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))
S#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))
S#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))
S#define __HAL_RCC_CRC_FORCE_RESET()      (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
S
S#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))
S#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))
S#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))
S#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset 
S  * @brief  Force or release AHB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC->AHB2RSTR = 0xFFFFFFFFU) 
S#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
S#define __HAL_RCC_RNG_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))
S#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))
S
S#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC->AHB2RSTR = 0x00U)
S#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
S#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))
S#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset 
S  * @brief  Force or release AHB3 peripheral reset.
S  * @{
S  */ 
S#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)
S#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U) 
S
S#define __HAL_RCC_FMC_FORCE_RESET()    (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))
S#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))
S
S#define __HAL_RCC_FMC_RELEASE_RESET()    (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FMCRST))
S#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset 
S  * @brief  Force or release APB1 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
S#define __HAL_RCC_SPDIFRX_FORCE_RESET()  (RCC->APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))
S#define __HAL_RCC_USART3_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
S#define __HAL_RCC_UART4_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
S#define __HAL_RCC_FMPI2C1_FORCE_RESET()  (RCC->APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))
S#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
S#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
S#define __HAL_RCC_CEC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_CECRST))
S#define __HAL_RCC_DAC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
S#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
S#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
S#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
S                                          
S#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
S#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
S#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
S#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
S#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
S#define __HAL_RCC_SPDIFRX_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPDIFRXRST))
S#define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
S#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
S#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_FMPI2C1RST))
S#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
S#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
S#define __HAL_RCC_CEC_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST))
S#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset 
S  * @brief  Force or release APB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
S#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST)) 
S#define __HAL_RCC_SAI2_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI2RST))
S#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
S
S#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
S#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
S#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST))
S#define __HAL_RCC_SAI2_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI2RST)) 
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable 
S  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
S#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))
S#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))
S#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))
S#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
S#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))
S
S#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
S#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))
S#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))
S#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))
S#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))
S#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
S#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
S
S#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
S#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
S
S#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
S#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_LowPower_Enable_Disable AHB3 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()   (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))
S#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))
S
S#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE()   (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN))
S#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */ 
S#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
S#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))
S#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))
S#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))
S#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))
S#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))
S#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))
S#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))
S#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))
S#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))
S#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))
S#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))
S#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_CECLPEN))
S#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
S#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
S#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
S
S#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
S#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
S#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
S#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))
S#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))
S#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))
S#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))
S#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE()(RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPDIFRXLPEN))
S#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))
S#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))
S#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))
S#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE()(RCC->APB1LPENR &= ~(RCC_APB1LPENR_FMPI2C1LPEN))
S#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))
S#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))
S#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CECLPEN))
S#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))
S#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))
S#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))
S#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))
S#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))
S#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
S#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
S
S#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
S#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
S#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))
S#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))
S#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))
S#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN))
S#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI2LPEN))
S/**
S  * @}
S  */
S
N#endif /* STM32F446xx */
N/*----------------------------------------------------------------------------*/
N
N/*-------STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx-------*/
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) 
X#if 0L || 0L || 0L || 0L || 0L || 0L 
S/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
S  * @brief  Enables or disables the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOD_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_GPIOE_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOE_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_GPIOF_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOF_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);                                                                              tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_GPIOG_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_GPIOG_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);                                                                              tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CRC_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)                                        
X#define __HAL_RCC_CRC_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                                                              tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);                                      UNUSED(tmpreg);                                       } while(0U)                                        
S
S#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
S#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
S#define __HAL_RCC_GPIOF_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))
S#define __HAL_RCC_GPIOG_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))
S#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)
S#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)
S#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)
S#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)
S#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
S
S#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)
S#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)
S#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)
S#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)
S#define __HAL_RCC_CRC_IS_CLK_DISABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#if defined(STM32F423xx)
S#define __HAL_RCC_AES_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_AES_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN);                                                                              tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN);                                      UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_AES_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_AESEN))
S#endif /* STM32F423xx */
S                                        
S#define __HAL_RCC_RNG_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_RNG_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);                                                                                  tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))
S                                     
S#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
S                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\
S                                              }while(0U)
X#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));                                               __HAL_RCC_SYSCFG_CLK_ENABLE();                                              }while(0U)
S                                        
S#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#if defined(STM32F423xx)
S#define __HAL_RCC_AES_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_AESEN)) != RESET)
S#define __HAL_RCC_AES_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_AESEN)) == RESET)
S#endif /* STM32F423xx */
S                                        
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
S#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
S          
S#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)   
S#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)   
S/**
S  * @}
S  */  
S
S/** @defgroup RCCEx_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable
S  * @brief  Enables or disables the AHB3 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it. 
S  * @{
S  */
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_FSMC_CLK_ENABLE()    do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_FSMC_CLK_ENABLE()    do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);                                                                              tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_QSPI_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);                                                                              tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);                                      UNUSED(tmpreg);                                       } while(0U)
S
S#define __HAL_RCC_FSMC_CLK_DISABLE()    (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FSMCEN))
S#define __HAL_RCC_QSPI_CLK_DISABLE()    (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN))
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */ 
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_Peripheral_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the AHB3 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_FSMC_IS_CLK_ENABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) != RESET) 
S#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET) 
S
S#define __HAL_RCC_FSMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) == RESET)
S#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET)
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
S
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it. 
S  * @{
S  */
S#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM6_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM7_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM12_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM13_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM14_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#if defined(STM32F413xx) || defined(STM32F423xx)                                        
S#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#endif /* STM32F413xx || STM32F423xx */  
S#define __HAL_RCC_RTCAPB_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_RTCAPB_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_USART3_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_USART3_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
S
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART4_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART4_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART5_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART5_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#endif /* STM32F413xx || STM32F423xx */
S                                        
S#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CAN1_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CAN2_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_CAN3_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_CAN3_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#endif /* STM32F413xx || STM32F423xx */
S#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_I2C3_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_DAC_CLK_ENABLE()    do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_DAC_CLK_ENABLE()    do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART7_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART7_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART8_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART8_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);                                                                              tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#endif /* STM32F413xx || STM32F423xx */
S                                        
S#define __HAL_RCC_TIM2_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
S#define __HAL_RCC_TIM3_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
S#define __HAL_RCC_TIM4_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
S#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
S#define __HAL_RCC_TIM7_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
S#define __HAL_RCC_TIM12_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
S#define __HAL_RCC_TIM13_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
S#define __HAL_RCC_TIM14_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN)) 
S#if defined(STM32F413xx) || defined(STM32F423xx)                 
S#define __HAL_RCC_LPTIM1_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_LPTIM1EN))
S#endif /* STM32F413xx || STM32F423xx */
S#define __HAL_RCC_RTCAPB_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_RTCAPBEN))                                       
S#define __HAL_RCC_SPI3_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_USART3_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
S#if defined(STM32F413xx) || defined(STM32F423xx)   
S#define __HAL_RCC_UART4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
S#define __HAL_RCC_UART5_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_I2C3_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
S#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_FMPI2C1EN))
S#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
S#define __HAL_RCC_CAN2_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_CAN3_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN3EN))                                        
S#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
S#define __HAL_RCC_UART7_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART7EN))
S#define __HAL_RCC_UART8_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART8EN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S                                        
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB1 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET) 
S#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
S#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
S#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
S#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
S#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
S#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
S#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET) 
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) != RESET) 
S#endif /* STM32F413xx || STM32F423xx */                                            
S#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) != RESET)                                    
S#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET) 
S#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET) 
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
S#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) != RESET)
S#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN))!= RESET)
S#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_CAN3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) != RESET)
S#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET) 
S#define __HAL_RCC_UART7_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) != RESET)
S#define __HAL_RCC_UART8_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) != RESET) 
S#endif /* STM32F413xx || STM32F423xx */                                         
S
S#define __HAL_RCC_TIM2_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET) 
S#define __HAL_RCC_TIM3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
S#define __HAL_RCC_TIM4_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
S#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
S#define __HAL_RCC_TIM7_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
S#define __HAL_RCC_TIM12_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
S#define __HAL_RCC_TIM13_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
S#define __HAL_RCC_TIM14_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
S#if defined(STM32F413xx) || defined(STM32F423xx)                                          
S#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) == RESET) 
S#endif /* STM32F413xx || STM32F423xx */                                         
S#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) == RESET)                                        
S#define __HAL_RCC_SPI3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_USART3_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */
S#if defined(STM32F413xx) || defined(STM32F423xx)                                           
S#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET) 
S#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET) 
S#endif /* STM32F413xx || STM32F423xx */                                          
S#define __HAL_RCC_I2C3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
S#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) == RESET)
S#define __HAL_RCC_CAN1_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
S#define __HAL_RCC_CAN2_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)
S#if defined(STM32F413xx) || defined(STM32F423xx)                                        
S#define __HAL_RCC_CAN3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) == RESET)
S#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET) 
S#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) == RESET)
S#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) == RESET)
S#endif /* STM32F413xx || STM32F423xx */                                         
S/**
S  * @}
S  */  
S/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
S  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before 
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_TIM8_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART9_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_UART9EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_UART9EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_UART9_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_UART9EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_UART9EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_UART10_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_UART10EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_UART10EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)                                          
X#define __HAL_RCC_UART10_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_UART10EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_UART10EN);                                      UNUSED(tmpreg);                                       } while(0U)                                          
S#endif /* STM32F413xx || STM32F423xx */                                   
S#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U) 
X#define __HAL_RCC_SDIO_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);                                        UNUSED(tmpreg);                                       } while(0U) 
S#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI4_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);                                        UNUSED(tmpreg);                                       } while(0U)
S#define __HAL_RCC_EXTIT_CLK_ENABLE()  do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)                                        
X#define __HAL_RCC_EXTIT_CLK_ENABLE()  do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);                                      UNUSED(tmpreg);                                       } while(0U)                                        
S#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
S                                        __IO uint32_t tmpreg = 0x00U; \
S                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        /* Delay after an RCC peripheral clock enabling */ \
S                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
S                                        UNUSED(tmpreg); \
S                                      } while(0U) 
X#define __HAL_RCC_TIM10_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);                                        UNUSED(tmpreg);                                       } while(0U) 
S#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_SPI5_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)                                         
X#define __HAL_RCC_SAI1_CLK_ENABLE()   do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);                                      UNUSED(tmpreg);                                       } while(0U)                                         
S#endif /* STM32F413xx || STM32F423xx */                                          
S#define __HAL_RCC_DFSDM1_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)
X#define __HAL_RCC_DFSDM1_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN);                                      UNUSED(tmpreg);                                       } while(0U)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_DFSDM2_CLK_ENABLE() do { \
S                                      __IO uint32_t tmpreg = 0x00U; \
S                                      SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM2EN);\
S                                      /* Delay after an RCC peripheral clock enabling */ \
S                                      tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM2EN);\
S                                      UNUSED(tmpreg); \
S                                      } while(0U)                                        
X#define __HAL_RCC_DFSDM2_CLK_ENABLE() do {                                       __IO uint32_t tmpreg = 0x00U;                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM2EN);                                                                              tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM2EN);                                      UNUSED(tmpreg);                                       } while(0U)                                        
S#endif /* STM32F413xx || STM32F423xx */                                        
S 
S#define __HAL_RCC_TIM8_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART9_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_UART9EN))
S#define __HAL_RCC_UART10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_UART10EN))                                        
S#endif /* STM32F413xx || STM32F423xx */                                         
S#define __HAL_RCC_SDIO_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
S#define __HAL_RCC_SPI4_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
S#define __HAL_RCC_EXTIT_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_EXTITEN))
S#define __HAL_RCC_TIM10_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
S#define __HAL_RCC_SPI5_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SAI1_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN))                                        
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_DFSDM1_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_DFSDM1EN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_DFSDM2_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_DFSDM2EN))                                      
S#endif /* STM32F413xx || STM32F423xx */                                         
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
S  * @brief  Get the enable or disable status of the APB2 peripheral clock.
S  * @note   After reset, the peripheral clock (used for registers read/write access)
S  *         is disabled and the application software has to enable this clock before
S  *         using it.
S  * @{
S  */
S#define __HAL_RCC_TIM8_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART9_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_UART9EN)) != RESET)
S#define __HAL_RCC_UART10_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_UART10EN)) != RESET)                                        
S#endif /* STM32F413xx || STM32F423xx */                                          
S#define __HAL_RCC_SDIO_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET) 
S#define __HAL_RCC_SPI4_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)
S#define __HAL_RCC_EXTIT_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_EXTITEN)) != RESET)
S#define __HAL_RCC_TIM10_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)
S#define __HAL_RCC_SPI5_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SAI1_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET)                                    
S#endif /* STM32F413xx || STM32F423xx */                                         
S#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) != RESET)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_DFSDM2_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM2EN)) != RESET)                                  
S#endif /* STM32F413xx || STM32F423xx */                                         
S
S#define __HAL_RCC_TIM8_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART9_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_UART9EN)) == RESET) 
S#define __HAL_RCC_UART10_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_UART10EN)) == RESET)                                         
S#endif /* STM32F413xx || STM32F423xx */                                         
S#define __HAL_RCC_SDIO_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET) 
S#define __HAL_RCC_SPI4_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)
S#define __HAL_RCC_EXTIT_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_EXTITEN)) == RESET)
S#define __HAL_RCC_TIM10_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)
S#define __HAL_RCC_SPI5_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SAI1_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET)                                       
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) == RESET)
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_DFSDM2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM2EN)) == RESET)                                       
S#endif /* STM32F413xx || STM32F423xx */                                         
S/**
S  * @}
S  */
S  
S/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset 
S  * @brief  Force or release AHB1 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))
S#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))
S#define __HAL_RCC_CRC_FORCE_RESET()      (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
S
S#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
S#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
S#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))
S#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))
S#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset 
S  * @brief  Force or release AHB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC->AHB2RSTR = 0xFFFFFFFFU)
S#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC->AHB2RSTR = 0x00U)
S
S#if defined(STM32F423xx)
S#define __HAL_RCC_AES_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_AESRST))
S#define __HAL_RCC_AES_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_AESRST))                                        
S#endif /* STM32F423xx */ 
S                                        
S#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
S#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
S
S#define __HAL_RCC_RNG_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))
S#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset 
S  * @brief  Force or release AHB3 peripheral reset.
S  * @{
S  */ 
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)
S#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U) 
S
S#define __HAL_RCC_FSMC_FORCE_RESET()    (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))
S#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))
S
S#define __HAL_RCC_FSMC_RELEASE_RESET()    (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FSMCRST))
S#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST))
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */ 
S#if defined(STM32F412Cx)
S#define __HAL_RCC_AHB3_FORCE_RESET()
S#define __HAL_RCC_AHB3_RELEASE_RESET()
S
S#define __HAL_RCC_FSMC_FORCE_RESET()
S#define __HAL_RCC_QSPI_FORCE_RESET()
S
S#define __HAL_RCC_FSMC_RELEASE_RESET()
S#define __HAL_RCC_QSPI_RELEASE_RESET()
S#endif /* STM32F412Cx */
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset 
S  * @brief  Force or release APB1 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST)) 
S#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))                                        
S#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST)) 
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_LPTIM1_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST)) 
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))                                        
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_USART3_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART4_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))                                        
S#endif /* STM32F413xx || STM32F423xx */                                          
S#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))                                        
S#define __HAL_RCC_FMPI2C1_FORCE_RESET()  (RCC->APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))
S#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
S#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_CAN3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN3RST))
S#define __HAL_RCC_DAC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
S#define __HAL_RCC_UART7_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART7RST))
S#define __HAL_RCC_UART8_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART8RST))                                        
S#endif /* STM32F413xx || STM32F423xx */                                        
S
S#define __HAL_RCC_TIM2_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
S#define __HAL_RCC_TIM3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
S#define __HAL_RCC_TIM4_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
S#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
S#define __HAL_RCC_TIM7_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
S#define __HAL_RCC_TIM12_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
S#define __HAL_RCC_TIM13_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
S#define __HAL_RCC_TIM14_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST)) 
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_LPTIM1_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_LPTIM1RST))
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_SPI3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_USART3_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
S#define __HAL_RCC_UART5_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_I2C3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))                                        
S#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_FMPI2C1RST))
S#define __HAL_RCC_CAN1_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
S#define __HAL_RCC_CAN2_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_CAN3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN3RST))
S#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
S#define __HAL_RCC_UART7_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART7RST))
S#define __HAL_RCC_UART8_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART8RST))                                      
S#endif /* STM32F413xx || STM32F423xx */                                         
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
S  * @brief  Force or release APB2 peripheral reset.
S  * @{
S  */
S#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART9_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_UART9RST))
S#define __HAL_RCC_UART10_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_UART10RST))                                        
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))                                        
S#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST))
S#endif /* STM32F413xx || STM32F423xx */                                         
S#define __HAL_RCC_DFSDM1_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_DFSDM1RST))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_DFSDM2_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_DFSDM2RST))
S#endif /* STM32F413xx || STM32F423xx */                                        
S
S#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART9_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_UART9RST))
S#define __HAL_RCC_UART10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_UART10RST))                                        
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
S#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
S#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
S#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST))
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DFSDM1RST))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_DFSDM2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DFSDM2RST))
S#endif /* STM32F413xx || STM32F423xx */                                        
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
S#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))
S#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S
S#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
S#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
S#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))
S#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))
S#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
S#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
S#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#if defined(STM32F423xx)
S#define __HAL_RCC_AES_CLK_SLEEP_ENABLE()      (RCC->AHB2LPENR |= (RCC_AHB2LPENR_AESLPEN))                                        
S#define __HAL_RCC_AES_CLK_SLEEP_DISABLE()     (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_AESLPEN))
S#endif /* STM32F423xx */
S                                        
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
S#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
S
S#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
S#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_AHB3_LowPower_Enable_Disable AHB3 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE()   (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))
S#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))
S
S#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE()   (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FSMCLPEN))
S#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN))
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
S
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))                                        
S#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
S#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))
S#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))
S#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))
S#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))                                       
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))
S#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))                                        
S#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))
S#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))
S#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_CAN3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN3LPEN))
S#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
S#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))
S#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))                                        
S#endif /* STM32F413xx || STM32F423xx */                                        
S
S#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
S#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
S#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
S#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
S#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))
S#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))
S#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))
S#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_LPTIM1LPEN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_RTCAPBLPEN))
S#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))                                        
S#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))
S#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))
S#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))
S#endif /* STM32F413xx || STM32F423xx */                                
S#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))                                        
S#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE()(RCC->APB1LPENR &= ~(RCC_APB1LPENR_FMPI2C1LPEN))
S#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))
S#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_CAN3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN3LPEN))
S#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
S#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART7LPEN))
S#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART8LPEN))                                        
S#endif /* STM32F413xx || STM32F423xx */                                     
S/**
S  * @}
S  */
S
S/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
S  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
S  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
S  *         power consumption.
S  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
S  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
S  * @{
S  */
S#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART9_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_UART9LPEN))
S#define __HAL_RCC_UART10_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_UART10LPEN))                                        
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))  
S#define __HAL_RCC_EXTIT_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_EXTITLPEN)) 
S#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))                                        
S#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_DFSDM1LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_DFSDM2LPEN))
S#endif /* STM32F413xx || STM32F423xx */
S                                        
S#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_UART9_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_UART9LPEN))
S#define __HAL_RCC_UART10_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_UART10LPEN))                                        
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
S#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
S#define __HAL_RCC_EXTIT_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_EXTITLPEN))
S#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))    
S#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DFSDM1LPEN))
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define __HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DFSDM2LPEN))
S#endif /* STM32F413xx || STM32F423xx */                                        
S/**
S  * @}
S  */
N#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
N/*----------------------------------------------------------------------------*/
N
N/*------------------------------- PLL Configuration --------------------------*/
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
N    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L
S/** @brief  Macro to configure the main PLL clock source, multiplication and division factors.
S  * @note   This function must be used only when the main PLL is disabled.
S  * @param  __RCC_PLLSource__ specifies the PLL entry clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
S  *            @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
S  * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
S  * @param  __PLLM__ specifies the division factor for PLL VCO input clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
S  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
S  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
S  *         of 2 MHz to limit PLL jitter.
S  * @param  __PLLN__ specifies the multiplication factor for PLL VCO output clock
S  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
S  * @note   You have to set the PLLN parameter correctly to ensure that the VCO
S  *         output frequency is between 100 and 432 MHz.
S  *   
S  * @param  __PLLP__ specifies the division factor for main system clock (SYSCLK)
S  *         This parameter must be a number in the range {2, 4, 6, or 8}.
S  *           
S  * @param  __PLLQ__ specifies the division factor for OTG FS, SDIO and RNG clocks
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
S  * @note   If the USB OTG FS is used in your application, you have to set the
S  *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
S  *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
S  *         correctly.
S  *     
S  * @param  __PLLR__ PLL division factor for I2S, SAI, SYSTEM, SPDIFRX clocks.
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
S  * @note   This parameter is only available in STM32F446xx/STM32F469xx/STM32F479xx/
S            STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/STM32F413xx/STM32F423xx devices.
S  *      
S  */
S#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__)  \
S                            (RCC->PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__)                   | \
S                            ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos)                      | \
S                            ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos)          | \
S                            ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos)                      | \
S                            ((__PLLR__) << RCC_PLLCFGR_PLLR_Pos)))
X#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__)                              (RCC->PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__)                   |                             ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos)                      |                             ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos)          |                             ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos)                      |                             ((__PLLR__) << RCC_PLLCFGR_PLLR_Pos)))
N#else
N/** @brief  Macro to configure the main PLL clock source, multiplication and division factors.
N  * @note   This function must be used only when the main PLL is disabled.
N  * @param  __RCC_PLLSource__ specifies the PLL entry clock source.
N  *         This parameter can be one of the following values:
N  *            @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
N  *            @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
N  * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
N  * @param  __PLLM__ specifies the division factor for PLL VCO input clock
N  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
N  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
N  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
N  *         of 2 MHz to limit PLL jitter.
N  * @param  __PLLN__ specifies the multiplication factor for PLL VCO output clock
N  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432
N  *         Except for STM32F411xE devices where Min_Data = 192.
N  * @note   You have to set the PLLN parameter correctly to ensure that the VCO
N  *         output frequency is between 100 and 432 MHz, Except for STM32F411xE devices
N  *         where frequency is between 192 and 432 MHz.
N  * @param  __PLLP__ specifies the division factor for main system clock (SYSCLK)
N  *         This parameter must be a number in the range {2, 4, 6, or 8}.
N  *           
N  * @param  __PLLQ__ specifies the division factor for OTG FS, SDIO and RNG clocks
N  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
N  * @note   If the USB OTG FS is used in your application, you have to set the
N  *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
N  *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
N  *         correctly.
N  *      
N  */
N#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__)     \
N                            (RCC->PLLCFGR = (0x20000000U | (__RCC_PLLSource__) | (__PLLM__)| \
N                            ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos)                | \
N                            ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos)    | \
N                            ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos)))
X#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__)                                 (RCC->PLLCFGR = (0x20000000U | (__RCC_PLLSource__) | (__PLLM__)|                             ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos)                |                             ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos)    |                             ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos)))
N #endif /* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N/*----------------------------------------------------------------------------*/
N                             
N/*----------------------------PLLI2S Configuration ---------------------------*/
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
N    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
N    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
N    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 1L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L
N
N/** @brief Macros to enable or disable the PLLI2S. 
N  * @note  The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.
N  */
N#define __HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)
N#define __HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)
N
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
N          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || 
N          STM32F412Rx || STM32F412Cx */
N#if defined(STM32F446xx)
X#if 0L
S/** @brief  Macro to configure the PLLI2S clock multiplication and division factors .
S  * @note   This macro must be used only when the PLLI2S is disabled.
S  * @note   PLLI2S clock source is common with the main PLL (configured in 
S  *         HAL_RCC_ClockConfig() API).
S  * @param  __PLLI2SM__ specifies the division factor for PLLI2S VCO input clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
S  * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
S  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
S  *         of 1 MHz to limit PLLI2S jitter.
S  *
S  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock
S  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
S  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
S  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
S  *
S  * @param  __PLLI2SP__ specifies division factor for SPDIFRX Clock.
S  *         This parameter must be a number in the range {2, 4, 6, or 8}.
S  * @note   the PLLI2SP parameter is only available with STM32F446xx Devices
S  *                 
S  * @param  __PLLI2SR__ specifies the division factor for I2S clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
S  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
S  *         on the I2S clock frequency.
S  *   
S  * @param  __PLLI2SQ__ specifies the division factor for SAI clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
S  */
S#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__)    \
S                               (RCC->PLLI2SCFGR = ((__PLLI2SM__)                                   |\
S                               ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\
S                               ((((__PLLI2SP__) >> 1U) -1U) << RCC_PLLI2SCFGR_PLLI2SP_Pos) |\
S                               ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |\
S                               ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
X#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__)                                   (RCC->PLLI2SCFGR = ((__PLLI2SM__)                                   |                               ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)             |                               ((((__PLLI2SP__) >> 1U) -1U) << RCC_PLLI2SCFGR_PLLI2SP_Pos) |                               ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |                               ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
S#elif defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
S      defined(STM32F413xx) || defined(STM32F423xx)
X#elif 0L || 0L || 0L || 0L ||      0L || 0L
S/** @brief  Macro to configure the PLLI2S clock multiplication and division factors .
S  * @note   This macro must be used only when the PLLI2S is disabled.
S  * @note   PLLI2S clock source is common with the main PLL (configured in 
S  *         HAL_RCC_ClockConfig() API).
S  * @param  __PLLI2SM__ specifies the division factor for PLLI2S VCO input clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
S  * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
S  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
S  *         of 1 MHz to limit PLLI2S jitter.
S  *
S  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock
S  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
S  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
S  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
S  *
S  * @param  __PLLI2SR__ specifies the division factor for I2S clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
S  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
S  *         on the I2S clock frequency.
S  *
S  * @param  __PLLI2SQ__ specifies the division factor for SAI clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
S  */
S#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SQ__, __PLLI2SR__)    \
S                               (RCC->PLLI2SCFGR = ((__PLLI2SM__)                                   |\
S                               ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\
S                               ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |\
S                               ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
X#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SQ__, __PLLI2SR__)                                   (RCC->PLLI2SCFGR = ((__PLLI2SM__)                                   |                               ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)             |                               ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |                               ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
N#else
N/** @brief  Macro to configure the PLLI2S clock multiplication and division factors .
N  * @note   This macro must be used only when the PLLI2S is disabled.
N  * @note   PLLI2S clock source is common with the main PLL (configured in 
N  *         HAL_RCC_ClockConfig() API).
N  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock
N  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
N  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
N  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
N  *
N  * @param  __PLLI2SR__ specifies the division factor for I2S clock
N  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
N  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
N  *         on the I2S clock frequency.
N  *
N  */
N#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SR__)                                                    \
N                               (RCC->PLLI2SCFGR = (((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)  |\
N                               ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
X#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SR__)                                                                                   (RCC->PLLI2SCFGR = (((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)  |                               ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
N#endif /* STM32F446xx */
N
N#if defined(STM32F411xE)
X#if 0L
S/** @brief  Macro to configure the PLLI2S clock multiplication and division factors .
S  * @note   This macro must be used only when the PLLI2S is disabled.
S  * @note   This macro must be used only when the PLLI2S is disabled.
S  * @note   PLLI2S clock source is common with the main PLL (configured in 
S  *         HAL_RCC_ClockConfig() API).
S  * @param  __PLLI2SM__ specifies the division factor for PLLI2S VCO input clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
S  * @note   The PLLI2SM parameter is only used with STM32F411xE/STM32F410xx Devices
S  * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
S  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
S  *         of 2 MHz to limit PLLI2S jitter.    
S  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock
S  *         This parameter must be a number between Min_Data = 192 and Max_Data = 432.
S  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
S  *         output frequency is between Min_Data = 192 and Max_Data = 432 MHz.
S  * @param  __PLLI2SR__ specifies the division factor for I2S clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
S  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
S  *         on the I2S clock frequency.
S  */
S#define __HAL_RCC_PLLI2S_I2SCLK_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SM__)                                                       |\
S                                                                                                  ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\
S                                                                                                  ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
X#define __HAL_RCC_PLLI2S_I2SCLK_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SM__)                                                       |                                                                                                  ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)             |                                                                                                  ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
N#endif /* STM32F411xE */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S/** @brief  Macro used by the SAI HAL driver to configure the PLLI2S clock multiplication and division factors.
S  * @note   This macro must be used only when the PLLI2S is disabled.
S  * @note   PLLI2S clock source is common with the main PLL (configured in 
S  *         HAL_RCC_ClockConfig() API)             
S  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock.
S  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
S  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
S  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
S  * @param  __PLLI2SQ__ specifies the division factor for SAI1 clock.
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15. 
S  * @note   the PLLI2SQ parameter is only available with STM32F427xx/437xx/429xx/439xx/469xx/479xx 
S  *         Devices and can be configured using the __HAL_RCC_PLLI2S_PLLSAICLK_CONFIG() macro
S  * @param  __PLLI2SR__ specifies the division factor for I2S clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
S  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
S  *         on the I2S clock frequency.
S  */
S#define __HAL_RCC_PLLI2S_SAICLK_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SN__) << 6U)  |\
S                                                                                                 ((__PLLI2SQ__) << 24U) |\
S                                                                                                 ((__PLLI2SR__) << 28U))
X#define __HAL_RCC_PLLI2S_SAICLK_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SN__) << 6U)  |                                                                                                 ((__PLLI2SQ__) << 24U) |                                                                                                 ((__PLLI2SR__) << 28U))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */   
N/*----------------------------------------------------------------------------*/
N
N/*------------------------------ PLLSAI Configuration ------------------------*/
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S/** @brief Macros to Enable or Disable the PLLISAI. 
S  * @note  The PLLSAI is only available with STM32F429x/439x Devices.
S  * @note  The PLLSAI is disabled by hardware when entering STOP and STANDBY modes. 
S  */
S#define __HAL_RCC_PLLSAI_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = ENABLE)
S#define __HAL_RCC_PLLSAI_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = DISABLE)
S
S#if defined(STM32F446xx)
S/** @brief  Macro to configure the PLLSAI clock multiplication and division factors.
S  *
S  * @param  __PLLSAIM__ specifies the division factor for PLLSAI VCO input clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
S  * @note   You have to set the PLLSAIM parameter correctly to ensure that the VCO input
S  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
S  *         of 1 MHz to limit PLLI2S jitter.
S  * @note   The PLLSAIM parameter is only used with STM32F446xx Devices
S  *             
S  * @param  __PLLSAIN__ specifies the multiplication factor for PLLSAI VCO output clock.
S  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
S  * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
S  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
S  *
S  * @param  __PLLSAIP__ specifies division factor for OTG FS, SDIO and RNG clocks.
S  *         This parameter must be a number in the range {2, 4, 6, or 8}.
S  * @note   the PLLSAIP parameter is only available with STM32F446xx Devices
S  *                 
S  * @param  __PLLSAIQ__ specifies the division factor for SAI clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
S  *           
S  * @param  __PLLSAIR__ specifies the division factor for LTDC clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
S  * @note   the PLLI2SR parameter is only available with STM32F427/437/429/439xx Devices  
S  */
S#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIM__, __PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)     \
S                               (RCC->PLLSAICFGR = ((__PLLSAIM__)                                   | \
S                               ((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos)             | \
S                               ((((__PLLSAIP__) >> 1U) -1U) << RCC_PLLSAICFGR_PLLSAIP_Pos) | \
S                               ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos))) 
X#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIM__, __PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)                                    (RCC->PLLSAICFGR = ((__PLLSAIM__)                                   |                                ((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos)             |                                ((((__PLLSAIP__) >> 1U) -1U) << RCC_PLLSAICFGR_PLLSAIP_Pos) |                                ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos))) 
S#endif /* STM32F446xx */
S                                 
S#if defined(STM32F469xx) || defined(STM32F479xx)
S/** @brief  Macro to configure the PLLSAI clock multiplication and division factors.
S  *             
S  * @param  __PLLSAIN__ specifies the multiplication factor for PLLSAI VCO output clock.
S  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
S  * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
S  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
S  *
S  * @param  __PLLSAIP__ specifies division factor for SDIO and CLK48 clocks.
S  *         This parameter must be a number in the range {2, 4, 6, or 8}.
S  *                 
S  * @param  __PLLSAIQ__ specifies the division factor for SAI clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
S  *           
S  * @param  __PLLSAIR__ specifies the division factor for LTDC clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.  
S  */
S#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__) \
S                               (RCC->PLLSAICFGR = (((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos)             |\
S                                                   ((((__PLLSAIP__) >> 1U) -1U) << RCC_PLLSAICFGR_PLLSAIP_Pos) |\
S                                                   ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos)             |\
S                                                   ((__PLLSAIR__) << RCC_PLLSAICFGR_PLLSAIR_Pos)))
X#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)                                (RCC->PLLSAICFGR = (((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos)             |                                                   ((((__PLLSAIP__) >> 1U) -1U) << RCC_PLLSAICFGR_PLLSAIP_Pos) |                                                   ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos)             |                                                   ((__PLLSAIR__) << RCC_PLLSAICFGR_PLLSAIR_Pos)))
S#endif /* STM32F469xx || STM32F479xx */                                 
S
S#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
S/** @brief  Macro to configure the PLLSAI clock multiplication and division factors.
S  *             
S  * @param  __PLLSAIN__ specifies the multiplication factor for PLLSAI VCO output clock.
S  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
S  * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
S  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
S  *
S  * @param  __PLLSAIQ__ specifies the division factor for SAI clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
S  *           
S  * @param  __PLLSAIR__ specifies the division factor for LTDC clock
S  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
S  * @note   the PLLI2SR parameter is only available with STM32F427/437/429/439xx Devices  
S  */
S#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIQ__, __PLLSAIR__)                                        \
S                               (RCC->PLLSAICFGR = (((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos)  | \
S                               ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos)                      | \
S                               ((__PLLSAIR__) << RCC_PLLSAICFGR_PLLSAIR_Pos)))
X#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIQ__, __PLLSAIR__)                                                                       (RCC->PLLSAICFGR = (((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos)  |                                ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos)                      |                                ((__PLLSAIR__) << RCC_PLLSAICFGR_PLLSAIR_Pos)))
S#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
S
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N/*----------------------------------------------------------------------------*/
N
N/*------------------- PLLSAI/PLLI2S Dividers Configuration -------------------*/
N#if defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L
S/** @brief  Macro to configure the SAI clock Divider coming from PLLI2S.
S  * @note   This function must be called before enabling the PLLI2S.
S  * @param  __PLLI2SDivR__ specifies the PLLI2S division factor for SAI1 clock.
S  *          This parameter must be a number between 1 and 32.
S  *          SAI1 clock frequency = f(PLLI2SR) / __PLLI2SDivR__ 
S  */
S#define __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(__PLLI2SDivR__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR, (__PLLI2SDivR__)-1U))
S
S/** @brief  Macro to configure the SAI clock Divider coming from PLL.
S  * @param  __PLLDivR__ specifies the PLL division factor for SAI1 clock.
S  *          This parameter must be a number between 1 and 32.
S  *          SAI1 clock frequency = f(PLLR) / __PLLDivR__ 
S  */
S#define __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(__PLLDivR__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLDIVR, ((__PLLDivR__)-1U)<<8U))                                 
N#endif /* STM32F413xx || STM32F423xx */  
N                                 
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)  || defined(STM32F446xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L  || 0L ||    0L || 0L
S/** @brief  Macro to configure the SAI clock Divider coming from PLLI2S.
S  * @note   This function must be called before enabling the PLLI2S.
S  * @param  __PLLI2SDivQ__ specifies the PLLI2S division factor for SAI1 clock.
S  *          This parameter must be a number between 1 and 32.
S  *          SAI1 clock frequency = f(PLLI2SQ) / __PLLI2SDivQ__ 
S  */
S#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1U))
S
S/** @brief  Macro to configure the SAI clock Divider coming from PLLSAI.
S  * @note   This function must be called before enabling the PLLSAI.
S  * @param  __PLLSAIDivQ__ specifies the PLLSAI division factor for SAI1 clock .
S  *         This parameter must be a number between Min_Data = 1 and Max_Data = 32.
S  *         SAI1 clock frequency = f(PLLSAIQ) / __PLLSAIDivQ__  
S  */
S#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1U)<<8U))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S/** @brief  Macro to configure the LTDC clock Divider coming from PLLSAI.
S  * 
S  * @note   The LTDC peripheral is only available with STM32F427/437/429/439/469/479xx Devices.
S  * @note   This function must be called before enabling the PLLSAI. 
S  * @param  __PLLSAIDivR__ specifies the PLLSAI division factor for LTDC clock .
S  *          This parameter must be a number between Min_Data = 2 and Max_Data = 16.
S  *          LTDC clock frequency = f(PLLSAIR) / __PLLSAIDivR__ 
S  */
S#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, (__PLLSAIDivR__)))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N/*----------------------------------------------------------------------------*/
N
N/*------------------------- Peripheral Clock selection -----------------------*/
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
N    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) ||\
N    defined(STM32F479xx)
X#if 1L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L
N/** @brief  Macro to configure the I2S clock source (I2SCLK).
N  * @note   This function must be called before enabling the I2S APB clock.
N  * @param  __SOURCE__ specifies the I2S clock source.
N  *         This parameter can be one of the following values:
N  *            @arg RCC_I2SCLKSOURCE_PLLI2S: PLLI2S clock used as I2S clock source.
N  *            @arg RCC_I2SCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin
N  *                                       used as I2S clock source.
N  */
N#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_CFGR_I2SSRC_BB = (__SOURCE__))
N
N
N/** @brief  Macro to get the I2S clock source (I2SCLK).
N  * @retval The clock source can be one of the following values:
N  *            @arg @ref RCC_I2SCLKSOURCE_PLLI2S: PLLI2S clock used as I2S clock source.
N  *            @arg @ref RCC_I2SCLKSOURCE_EXT External clock mapped on the I2S_CKIN pin
N  *                                        used as I2S clock source
N  */
N#define __HAL_RCC_GET_I2S_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_I2SSRC)))
N#endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx */
N                                 
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S                                 
S/** @brief  Macro to configure SAI1BlockA clock source selection.
S  * @note   The SAI peripheral is only available with STM32F427/437/429/439/469/479xx Devices.      
S  * @note   This function must be called before enabling PLLSAI, PLLI2S and  
S  *         the SAI clock.
S  * @param  __SOURCE__ specifies the SAI Block A clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SAIACLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
S  *                                           as SAI1 Block A clock. 
S  *            @arg RCC_SAIACLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
S  *                                           as SAI1 Block A clock.
S  *            @arg RCC_SAIACLKSOURCE_Ext: External clock mapped on the I2S_CKIN pin
S  *                                        used as SAI1 Block A clock.
S  */
S#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1ASRC, (__SOURCE__)))
S
S/** @brief  Macro to configure SAI1BlockB clock source selection.
S  * @note   The SAI peripheral is only available with STM32F427/437/429/439/469/479xx Devices.
S  * @note   This function must be called before enabling PLLSAI, PLLI2S and  
S  *         the SAI clock.
S  * @param  __SOURCE__ specifies the SAI Block B clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SAIBCLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
S  *                                           as SAI1 Block B clock. 
S  *            @arg RCC_SAIBCLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
S  *                                           as SAI1 Block B clock. 
S  *            @arg RCC_SAIBCLKSOURCE_Ext: External clock mapped on the I2S_CKIN pin
S  *                                        used as SAI1 Block B clock.
S  */
S#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1BSRC, (__SOURCE__)))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F446xx)
X#if 0L
S/** @brief  Macro to configure SAI1 clock source selection.
S  * @note   This configuration is only available with STM32F446xx Devices.
S  * @note   This function must be called before enabling PLL, PLLSAI, PLLI2S and  
S  *         the SAI clock.
S  * @param  __SOURCE__ specifies the SAI1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI1 clock. 
S  *            @arg RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI1 clock.
S  *            @arg RCC_SAI1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock.  
S  *            @arg RCC_SAI1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock.
S  */
S#define __HAL_RCC_SAI1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__)))
S
S/** @brief  Macro to Get SAI1 clock source selection.
S  * @note   This configuration is only available with STM32F446xx Devices.      
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI1 clock. 
S  *            @arg RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI1 clock.
S  *            @arg RCC_SAI1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock.  
S  *            @arg RCC_SAI1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock.
S  */
S#define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC))
S
S/** @brief  Macro to configure SAI2 clock source selection.
S  * @note   This configuration is only available with STM32F446xx Devices.      
S  * @note   This function must be called before enabling PLL, PLLSAI, PLLI2S and  
S  *         the SAI clock.
S  * @param  __SOURCE__ specifies the SAI2 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI2 clock. 
S  *            @arg RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI2 clock.
S  *            @arg RCC_SAI2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI2 clock.  
S  *            @arg RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI2 clock.
S  */
S#define __HAL_RCC_SAI2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__)))
S
S/** @brief  Macro to Get SAI2 clock source selection.
S  * @note   This configuration is only available with STM32F446xx Devices.      
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI2 clock. 
S  *            @arg RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI2 clock.
S  *            @arg RCC_SAI2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI2 clock.  
S  *            @arg RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI2 clock.
S  */
S#define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC))
S
S/** @brief  Macro to configure I2S APB1 clock source selection.
S  * @note   This function must be called before enabling PLL, PLLI2S and the I2S clock.
S  * @param  __SOURCE__ specifies the I2S APB1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock. 
S  *            @arg RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S APB1 clock.
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as I2S APB1 clock.  
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))
S
S/** @brief  Macro to Get I2S APB1 clock source selection.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock. 
S  *            @arg RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S APB1 clock.
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as I2S APB1 clock.  
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC))
S
S/** @brief  Macro to configure I2S APB2 clock source selection.
S  * @note   This function must be called before enabling PLL, PLLI2S and the I2S clock.
S  * @param  __SOURCE__ specifies the SAI Block A clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock. 
S  *            @arg RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S APB2 clock.
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as I2S APB2 clock.  
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))
S
S/** @brief  Macro to Get I2S APB2 clock source selection.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock. 
S  *            @arg RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S APB2 clock.
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as I2S APB2 clock.  
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC))
S
S/** @brief  Macro to configure the CEC clock.
S  * @param  __SOURCE__ specifies the CEC clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_CECCLKSOURCE_HSI: HSI selected as CEC clock
S  *            @arg RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock
S  */
S#define __HAL_RCC_CEC_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the CEC clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_CECCLKSOURCE_HSI488: HSI selected as CEC clock
S  *            @arg RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock
S  */
S#define __HAL_RCC_GET_CEC_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL))
S
S/** @brief  Macro to configure the FMPI2C1 clock.
S  * @param  __SOURCE__ specifies the FMPI2C1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
S  */
S#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the FMPI2C1 clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
S  */
S#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))
S
S/** @brief  Macro to configure the CLK48 clock.
S  * @param  __SOURCE__ specifies the CLK48 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock. 
S  *            @arg RCC_CLK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CLK48 clock. 
S  */
S#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the CLK48 clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock. 
S  *            @arg RCC_CLK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CLK48 clock. 
S  */
S#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))
S
S/** @brief  Macro to configure the SDIO clock.
S  * @param  __SOURCE__ specifies the SDIO clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock. 
S  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock. 
S  */
S#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the SDIO clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock. 
S  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock. 
S  */
S#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))
S
S/** @brief  Macro to configure the SPDIFRX clock.
S  * @param  __SOURCE__ specifies the SPDIFRX clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SPDIFRXCLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SPDIFRX clock.  
S  *            @arg RCC_SPDIFRXCLKSOURCE_PLLI2SP: PLLI2S VCO Output divided by PLLI2SP used as SPDIFRX clock. 
S  */
S#define __HAL_RCC_SPDIFRX_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the SPDIFRX clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_SPDIFRXCLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SPDIFRX clock.  
S  *            @arg RCC_SPDIFRXCLKSOURCE_PLLI2SP: PLLI2S VCO Output divided by PLLI2SP used as SPDIFRX clock. 
S  */
S#define __HAL_RCC_GET_SPDIFRX_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL))
N#endif /* STM32F446xx */
N      
N#if defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L
S      
S/** @brief  Macro to configure the CLK48 clock.
S  * @param  __SOURCE__ specifies the CLK48 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock. 
S  *            @arg RCC_CLK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CLK48 clock. 
S  */
S#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the CLK48 clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock. 
S  *            @arg RCC_CLK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CLK48 clock. 
S  */
S#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL))
S
S/** @brief  Macro to configure the SDIO clock.
S  * @param  __SOURCE__ specifies the SDIO clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock. 
S  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock. 
S  */
S#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the SDIO clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock. 
S  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock. 
S  */
S#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL))  
S      
S/** @brief  Macro to configure the DSI clock.
S  * @param  __SOURCE__ specifies the DSI clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_DSICLKSOURCE_PLLR: PLLR output used as DSI clock. 
S  *            @arg RCC_DSICLKSOURCE_DSIPHY: DSI-PHY output used as DSI clock. 
S  */
S#define __HAL_RCC_DSI_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the DSI clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_DSICLKSOURCE_PLLR: PLLR output used as DSI clock. 
S  *            @arg RCC_DSICLKSOURCE_DSIPHY: DSI-PHY output used as DSI clock. 
S  */
S#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL))       
S      
N#endif /* STM32F469xx || STM32F479xx */
N
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
N    defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L
S /** @brief  Macro to configure the DFSDM1 clock.
S  * @param  __DFSDM1_CLKSOURCE__ specifies the DFSDM1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_DFSDM1CLKSOURCE_PCLK2: PCLK2 clock used as kernel clock. 
S  *            @arg RCC_DFSDM1CLKSOURCE_SYSCLK: System clock used as kernal clock.
S  * @retval None
S  */
S#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__)  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, (__DFSDM1_CLKSOURCE__))
S
S/** @brief  Macro to get the DFSDM1 clock source.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_DFSDM1CLKSOURCE_PCLK2: PCLK2 clock used as kernel clock. 
S  *            @arg RCC_DFSDM1CLKSOURCE_SYSCLK: System clock used as kernal clock.
S  */
S#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL)))
S
S/** @brief  Macro to configure DFSDM1 Audio clock source selection.
S  * @note   This configuration is only available with STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/
S            STM32F413xx/STM32F423xx Devices.
S  * @param  __SOURCE__ specifies the DFSDM1 Audio clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2S1: CK_I2S_PCLK1 selected as audio clock
S  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2S2: CK_I2S_PCLK2 selected as audio clock
S  */
S#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1ASEL, (__SOURCE__)))
S
S/** @brief  Macro to Get DFSDM1 Audio clock source selection.
S  * @note   This configuration is only available with STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/
S            STM32F413xx/STM32F423xx Devices.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2S1: CK_I2S_PCLK1 selected as audio clock
S  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2S2: CK_I2S_PCLK2 selected as audio clock
S  */
S#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1ASEL))
S
S#if defined(STM32F413xx) || defined(STM32F423xx)
S /** @brief  Macro to configure the DFSDM2 clock.
S  * @param  __DFSDM2_CLKSOURCE__ specifies the DFSDM1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_DFSDM2CLKSOURCE_PCLK2: PCLK2 clock used as kernel clock. 
S  *            @arg RCC_DFSDM2CLKSOURCE_SYSCLK: System clock used as kernal clock.
S  * @retval None
S  */
S#define __HAL_RCC_DFSDM2_CONFIG(__DFSDM2_CLKSOURCE__)  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, (__DFSDM2_CLKSOURCE__))
S
S/** @brief  Macro to get the DFSDM2 clock source.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_DFSDM2CLKSOURCE_PCLK2: PCLK2 clock used as kernel clock. 
S  *            @arg RCC_DFSDM2CLKSOURCE_SYSCLK: System clock used as kernal clock.
S  */
S#define __HAL_RCC_GET_DFSDM2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL)))
S
S/** @brief  Macro to configure DFSDM1 Audio clock source selection.
S  * @note   This configuration is only available with STM32F413xx/STM32F423xx Devices.
S  * @param  __SOURCE__ specifies the DFSDM2 Audio clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2S1: CK_I2S_PCLK1 selected as audio clock
S  *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2S2: CK_I2S_PCLK2 selected as audio clock
S  */
S#define __HAL_RCC_DFSDM2AUDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM2ASEL, (__SOURCE__)))
S
S/** @brief  Macro to Get DFSDM2 Audio clock source selection.
S  * @note   This configuration is only available with STM32F413xx/STM32F423xx Devices.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2S1: CK_I2S_PCLK1 selected as audio clock
S  *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2S2: CK_I2S_PCLK2 selected as audio clock
S  */
S#define __HAL_RCC_GET_DFSDM2AUDIO_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM2ASEL))
S      
S/** @brief  Macro to configure SAI1BlockA clock source selection.
S  * @note   The SAI peripheral is only available with STM32F413xx/STM32F423xx Devices.      
S  * @note   This function must be called before enabling PLLSAI, PLLI2S and  
S  *         the SAI clock.
S  * @param  __SOURCE__ specifies the SAI Block A clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SAIACLKSOURCE_PLLI2SR: PLLI2S_R clock divided (R2) used as SAI1 Block A clock.
S  *            @arg RCC_SAIACLKSOURCE_EXT: External clock mapped on the I2S_CKIN pinused as SAI1 Block A clock.
S  *            @arg RCC_SAIACLKSOURCE_PLLR: PLL_R clock divided (R1) used as SAI1 Block A clock.
S  *            @arg RCC_SAIACLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1ASRC, (__SOURCE__)))
S      
S/** @brief  Macro to Get SAI1 BlockA clock source selection.
S  * @note   This configuration is only available with STM32F413xx/STM32F423xx Devices.      
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_SAIACLKSOURCE_PLLI2SR: PLLI2S_R clock divided (R2) used as SAI1 Block A clock.
S  *            @arg RCC_SAIACLKSOURCE_EXT: External clock mapped on the I2S_CKIN pinused as SAI1 Block A clock.
S  *            @arg RCC_SAIACLKSOURCE_PLLR: PLL_R clock divided (R1) used as SAI1 Block A clock.
S  *            @arg RCC_SAIACLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_GET_SAI_BLOCKA_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI1ASRC))
S
S/** @brief  Macro to configure SAI1 BlockB clock source selection.
S  * @note   The SAI peripheral is only available with STM32F413xx/STM32F423xx Devices.
S  * @note   This function must be called before enabling PLLSAI, PLLI2S and  
S  *         the SAI clock.
S  * @param  __SOURCE__ specifies the SAI Block B clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SAIBCLKSOURCE_PLLI2SR: PLLI2S_R clock divided (R2) used as SAI1 Block A clock.
S  *            @arg RCC_SAIBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 Block A clock.
S  *            @arg RCC_SAIBCLKSOURCE_PLLR: PLL_R clock divided (R1) used as SAI1 Block A clock.
S  *            @arg RCC_SAIBCLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1BSRC, (__SOURCE__)))
S      
S/** @brief  Macro to Get SAI1 BlockB clock source selection.
S  * @note   This configuration is only available with STM32F413xx/STM32F423xx Devices.      
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_SAIBCLKSOURCE_PLLI2SR: PLLI2S_R clock divided (R2) used as SAI1 Block A clock.
S  *            @arg RCC_SAIBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 Block A clock.
S  *            @arg RCC_SAIBCLKSOURCE_PLLR: PLL_R clock divided (R1) used as SAI1 Block A clock.
S  *            @arg RCC_SAIBCLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_GET_SAI_BLOCKB_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI1BSRC))
S
S/** @brief  Macro to configure the LPTIM1 clock.
S  * @param  __SOURCE__ specifies the LPTIM1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI clock selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
S  */
S#define __HAL_RCC_LPTIM1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the LPTIM1 clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI clock selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
S  */
S#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL))      
S#endif /* STM32F413xx || STM32F423xx */
S      
S/** @brief  Macro to configure I2S APB1 clock source selection.
S  * @param  __SOURCE__ specifies the I2S APB1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR.
S  *            @arg RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR.
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))
S
S/** @brief  Macro to Get I2S APB1 clock source selection.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR.
S  *            @arg RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR.
S  *            @arg RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC))
S
S/** @brief  Macro to configure I2S APB2 clock source selection.
S  * @param  __SOURCE__ specifies the I2S APB2 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR.
S  *            @arg RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR.
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))
S
S/** @brief  Macro to Get I2S APB2 clock source selection.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR.
S  *            @arg RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR.
S  *            @arg RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  */
S#define __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC))
S
S/** @brief  Macro to configure the PLL I2S clock source (PLLI2SCLK).
S  * @note   This macro must be called before enabling the I2S APB clock.
S  * @param  __SOURCE__ specifies the I2S clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_PLLI2SCLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
S  *            @arg RCC_PLLI2SCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin
S  *                                       used as I2S clock source.
S  */
S#define __HAL_RCC_PLL_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_PLLI2SCFGR_PLLI2SSRC_BB = (__SOURCE__))
S      
S/** @brief  Macro to configure the FMPI2C1 clock.
S  * @param  __SOURCE__ specifies the FMPI2C1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
S  */
S#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the FMPI2C1 clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
S  */
S#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))
S
S/** @brief  Macro to configure the CLK48 clock.
S  * @param  __SOURCE__ specifies the CLK48 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock. 
S  *            @arg RCC_CLK48CLKSOURCE_PLLI2SQ: PLLI2S VCO Output divided by PLLI2SQ used as CLK48 clock.
S  */
S#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the CLK48 clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock. 
S  *            @arg RCC_CLK48CLKSOURCE_PLLI2SQ: PLLI2S VCO Output divided by PLLI2SQ used as CLK48 clock
S  */
S#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))
S
S/** @brief  Macro to configure the SDIO clock.
S  * @param  __SOURCE__ specifies the SDIO clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock. 
S  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock. 
S  */
S#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the SDIO clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock. 
S  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock. 
S  */
S#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))
S
N#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S/** @brief  Macro to configure I2S clock source selection.
S  * @param  __SOURCE__ specifies the I2S clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_I2SAPBCLKSOURCE_PLLR: PLL VCO output clock divided by PLLR.
S  *            @arg RCC_I2SAPBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
S  *            @arg RCC_I2SAPBCLKSOURCE_PLLSRC: HSI/HSE depends on PLLSRC.
S  */
S#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2SSRC, (__SOURCE__)))
S
S/** @brief  Macro to Get I2S clock source selection.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_I2SAPBCLKSOURCE_PLLR: PLL VCO output clock divided by PLLR.
S  *            @arg RCC_I2SAPBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
S  *            @arg RCC_I2SAPBCLKSOURCE_PLLSRC: HSI/HSE depends on PLLSRC.
S  */
S#define __HAL_RCC_GET_I2S_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2SSRC))
S
S/** @brief  Macro to configure the FMPI2C1 clock.
S  * @param  __SOURCE__ specifies the FMPI2C1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
S  */
S#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the FMPI2C1 clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
S  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
S  */
S#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))
S
S/** @brief  Macro to configure the LPTIM1 clock.
S  * @param  __SOURCE__ specifies the LPTIM1 clock source.
S  *         This parameter can be one of the following values:
S  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK1 selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI clock selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
S  */
S#define __HAL_RCC_LPTIM1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__SOURCE__)))
S
S/** @brief  Macro to Get the LPTIM1 clock.
S  * @retval The clock source can be one of the following values:
S  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK1 selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI clock selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
S  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
S  */
S#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL))
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N      
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
N    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L
S/** @brief  Macro to configure the Timers clocks prescalers 
S  * @note   This feature is only available with STM32F429x/439x Devices.  
S  * @param  __PRESC__  specifies the Timers clocks prescalers selection
S  *         This parameter can be one of the following values:
S  *            @arg RCC_TIMPRES_DESACTIVATED: The Timers kernels clocks prescaler is 
S  *                 equal to HPRE if PPREx is corresponding to division by 1 or 2, 
S  *                 else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to 
S  *                 division by 4 or more.       
S  *            @arg RCC_TIMPRES_ACTIVATED: The Timers kernels clocks prescaler is 
S  *                 equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, 
S  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
S  *                 to division by 8 or more.
S  */     
S#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) (*(__IO uint32_t *) RCC_DCKCFGR_TIMPRE_BB = (__PRESC__))
S
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx) || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE ||\
N          STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx  || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx ||\
N          STM32F423xx */
X#endif  
N
N/*----------------------------------------------------------------------------*/
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L || 0L
S/** @brief Enable PLLSAI_RDY interrupt.
S  */
S#define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYIE))
S
S/** @brief Disable PLLSAI_RDY interrupt.
S  */
S#define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC->CIR &= ~(RCC_CIR_PLLSAIRDYIE))
S
S/** @brief Clear the PLLSAI RDY interrupt pending bits.
S  */
S#define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYF))
S
S/** @brief Check the PLLSAI RDY interrupt has occurred or not.
S  * @retval The new state (TRUE or FALSE).
S  */
S#define __HAL_RCC_PLLSAI_GET_IT() ((RCC->CIR & (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))
S
S/** @brief  Check PLLSAI RDY flag is set or not.
S  * @retval The new state (TRUE or FALSE).
S  */
S#define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC->CR & (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))
S
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S/** @brief  Macros to enable or disable the RCC MCO1 feature.
S  */
S#define __HAL_RCC_MCO1_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = ENABLE)
S#define __HAL_RCC_MCO1_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = DISABLE)
S
S/** @brief  Macros to enable or disable the RCC MCO2 feature.
S  */
S#define __HAL_RCC_MCO2_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = ENABLE)
S#define __HAL_RCC_MCO2_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = DISABLE)
S
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup RCCEx_Exported_Functions
N  *  @{
N  */
N
N/** @addtogroup RCCEx_Exported_Functions_Group1
N  *  @{
N  */
NHAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
Nvoid HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
N
Nuint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\
N    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
N    defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L
Svoid HAL_RCCEx_SelectLSEMode(uint8_t Mode);
N#endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
N#if defined(RCC_PLLI2S_SUPPORT)
X#if 1L
NHAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit);
NHAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void);
N#endif /* RCC_PLLI2S_SUPPORT */
N#if defined(RCC_PLLSAI_SUPPORT)
X#if 0L
SHAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI(RCC_PLLSAIInitTypeDef  *PLLSAIInit);
SHAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI(void);
N#endif /* RCC_PLLSAI_SUPPORT */
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup RCCEx_Private_Constants RCCEx Private Constants
N  * @{
N  */
N
N/** @defgroup RCCEx_BitAddress_AliasRegion RCC BitAddress AliasRegion
N  * @brief RCC registers bit address in the alias region
N  * @{
N  */
N/* --- CR Register ---*/  
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L
S/* Alias word address of PLLSAION bit */
S#define RCC_PLLSAION_BIT_NUMBER       0x1CU
S#define RCC_CR_PLLSAION_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLSAION_BIT_NUMBER * 4U))
S
S#define PLLSAI_TIMEOUT_VALUE          2U  /* Timeout value fixed to 2 ms  */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
N    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
N    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
N    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 1L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L
N/* Alias word address of PLLI2SON bit */
N#define RCC_PLLI2SON_BIT_NUMBER    0x1AU
N#define RCC_CR_PLLI2SON_BB         (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U))
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
N          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||
N          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
N
N/* --- DCKCFGR Register ---*/
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F401xC) ||\
N    defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
N    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L
S/* Alias word address of TIMPRE bit */
S#define RCC_DCKCFGR_OFFSET            (RCC_OFFSET + 0x8CU)
S#define RCC_TIMPRE_BIT_NUMBER          0x18U
S#define RCC_DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (RCC_DCKCFGR_OFFSET * 32U) + (RCC_TIMPRE_BIT_NUMBER * 4U))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F410xx || STM32F401xC ||\
N          STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
N          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N
N/* --- CFGR Register ---*/
N#define RCC_CFGR_OFFSET            (RCC_OFFSET + 0x08U)
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
N    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 1L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L
N/* Alias word address of I2SSRC bit */
N#define RCC_I2SSRC_BIT_NUMBER      0x17U
N#define RCC_CFGR_I2SSRC_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U))
N      
N#define PLLI2S_TIMEOUT_VALUE       2U  /* Timeout value fixed to 2 ms  */
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
N          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx */
N      
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
N    defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L
S/* --- PLLI2SCFGR Register ---*/
S#define RCC_PLLI2SCFGR_OFFSET         (RCC_OFFSET + 0x84U)
S/* Alias word address of PLLI2SSRC bit */
S#define RCC_PLLI2SSRC_BIT_NUMBER      0x16U
S#define RCC_PLLI2SCFGR_PLLI2SSRC_BB         (PERIPH_BB_BASE + (RCC_PLLI2SCFGR_OFFSET * 32U) + (RCC_PLLI2SSRC_BIT_NUMBER * 4U))
S      
S#define PLLI2S_TIMEOUT_VALUE          2U  /* Timeout value fixed to 2 ms */
N#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx | STM32F423xx */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S/* Alias word address of MCO1EN bit */
S#define RCC_MCO1EN_BIT_NUMBER      0x8U
S#define RCC_CFGR_MCO1EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_MCO1EN_BIT_NUMBER * 4U))
S
S/* Alias word address of MCO2EN bit */
S#define RCC_MCO2EN_BIT_NUMBER      0x9U
S#define RCC_CFGR_MCO2EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_MCO2EN_BIT_NUMBER * 4U))
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N#define PLL_TIMEOUT_VALUE          2U  /* 2 ms */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup RCCEx_Private_Macros RCCEx Private Macros
N  * @{
N  */
N/** @defgroup RCCEx_IS_RCC_Definitions RCC Private macros to check input parameters
N  * @{
N  */
N#if defined(STM32F411xE)
X#if 0L
S#define IS_RCC_PLLN_VALUE(VALUE) ((192U <= (VALUE)) && ((VALUE) <= 432U))
S#define IS_RCC_PLLI2SN_VALUE(VALUE) ((192U <= (VALUE)) && ((VALUE) <= 432U))      
S#else /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||
S         STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE || STM32F410Tx || STM32F410Cx || 
S         STM32F410Rx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Cx || STM32F412Rx || 
N         STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx */
N#define IS_RCC_PLLN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U))
N#define IS_RCC_PLLI2SN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U))
N#endif  /* STM32F411xE */    
N      
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)
X#if 0L || 0L || 0L|| 0L
S#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x0000007FU))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) 
X#if 1L || 0L || 0L|| 0L 
N#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000007U))
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
N
N#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) 
X#if 0L || 0L || 0L 
S#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x0000000FU))
N#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x0000001FU))
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N#if defined(STM32F446xx)
X#if 0L
S#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000FFFU))
N#endif /* STM32F446xx */
N
N#if defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L
S#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x000001FFU))
N#endif /* STM32F469xx || STM32F479xx */
N
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)
X#if 0L || 0L || 0L || 0L
S#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x000003FFU))
N#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N      
N#if defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L
S#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00007FFFU))
N#endif /* STM32F413xx || STM32F423xx */
N      
N#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U))
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L || 0L
S#define IS_RCC_PLLI2SQ_VALUE(VALUE)     ((2U <= (VALUE)) && ((VALUE) <= 15U))
S
S#define IS_RCC_PLLSAIN_VALUE(VALUE)     ((50U <= (VALUE)) && ((VALUE) <= 432U))
S
S#define IS_RCC_PLLSAIQ_VALUE(VALUE)     ((2U <= (VALUE)) && ((VALUE) <= 15U))
S
S#define IS_RCC_PLLSAIR_VALUE(VALUE)     ((2U <= (VALUE)) && ((VALUE) <= 7U))
S
S#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U))
S
S#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U))
S
S#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2)  ||\
S                                         ((VALUE) == RCC_PLLSAIDIVR_4)  ||\
S                                         ((VALUE) == RCC_PLLSAIDIVR_8)  ||\
S                                         ((VALUE) == RCC_PLLSAIDIVR_16))
X#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2)  ||                                         ((VALUE) == RCC_PLLSAIDIVR_4)  ||                                         ((VALUE) == RCC_PLLSAIDIVR_8)  ||                                         ((VALUE) == RCC_PLLSAIDIVR_16))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
N    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L
S#define IS_RCC_PLLI2SM_VALUE(VALUE)   ((2U <= (VALUE)) && ((VALUE) <= 63U))
S 
S#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\
S                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
X#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
N#endif /* STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx  */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define IS_RCC_PLLR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U))
S
S#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\
S                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
X#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
S
S#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\
S                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\
S                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))
X#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))
S
S#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||\
S                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) ||\
S                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) ||\
S                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))
X#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) ||                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) ||                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))
S
S#define IS_RCC_I2SAPBCLKSOURCE(SOURCE)      (((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLR)    ||\
S                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_EXT)    ||\
S                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLSRC))
X#define IS_RCC_I2SAPBCLKSOURCE(SOURCE)      (((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLR)    ||                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_EXT)    ||                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLSRC))
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N#if defined(STM32F446xx)
X#if 0L
S#define IS_RCC_PLLR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U))
S  
S#define IS_RCC_PLLI2SP_VALUE(VALUE)       (((VALUE) == RCC_PLLI2SP_DIV2) ||\
S                                           ((VALUE) == RCC_PLLI2SP_DIV4) ||\
S                                           ((VALUE) == RCC_PLLI2SP_DIV6) ||\
S                                           ((VALUE) == RCC_PLLI2SP_DIV8))
X#define IS_RCC_PLLI2SP_VALUE(VALUE)       (((VALUE) == RCC_PLLI2SP_DIV2) ||                                           ((VALUE) == RCC_PLLI2SP_DIV4) ||                                           ((VALUE) == RCC_PLLI2SP_DIV6) ||                                           ((VALUE) == RCC_PLLI2SP_DIV8))
S
S#define IS_RCC_PLLSAIM_VALUE(VALUE)       ((VALUE) <= 63U)
S  
S#define IS_RCC_PLLSAIP_VALUE(VALUE)       (((VALUE) == RCC_PLLSAIP_DIV2) ||\
S                                           ((VALUE) == RCC_PLLSAIP_DIV4) ||\
S                                           ((VALUE) == RCC_PLLSAIP_DIV6) ||\
S                                           ((VALUE) == RCC_PLLSAIP_DIV8))
X#define IS_RCC_PLLSAIP_VALUE(VALUE)       (((VALUE) == RCC_PLLSAIP_DIV2) ||                                           ((VALUE) == RCC_PLLSAIP_DIV4) ||                                           ((VALUE) == RCC_PLLSAIP_DIV6) ||                                           ((VALUE) == RCC_PLLSAIP_DIV8))
S
S#define IS_RCC_SAI1CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) ||\
S                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) ||\
S                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLR)   ||\
S                                           ((SOURCE) == RCC_SAI1CLKSOURCE_EXT))
X#define IS_RCC_SAI1CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) ||                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) ||                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLR)   ||                                           ((SOURCE) == RCC_SAI1CLKSOURCE_EXT))
S
S#define IS_RCC_SAI2CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) ||\
S                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) ||\
S                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLR)   ||\
S                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))
X#define IS_RCC_SAI2CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) ||                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) ||                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLR)   ||                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))
S 
S#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||\
S                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||\
S                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||\
S                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))
X#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))
S                                              
S #define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||\
S                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||\
S                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||\
S                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))
X #define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))
S
S#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\
S                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\
S                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))
X#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))
S
S#define IS_RCC_CECCLKSOURCE(SOURCE)       (((SOURCE) == RCC_CECCLKSOURCE_HSI)   ||\
S                                           ((SOURCE) == RCC_CECCLKSOURCE_LSE))
X#define IS_RCC_CECCLKSOURCE(SOURCE)       (((SOURCE) == RCC_CECCLKSOURCE_HSI)   ||                                           ((SOURCE) == RCC_CECCLKSOURCE_LSE))
S
S#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\
S                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))
X#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))
S
S#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\
S                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))
X#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))
S
S#define IS_RCC_SPDIFRXCLKSOURCE(SOURCE)   (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLR) ||\
S                                           ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLI2SP))  
X#define IS_RCC_SPDIFRXCLKSOURCE(SOURCE)   (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLR) ||                                           ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLI2SP))  
N#endif /* STM32F446xx */
N
N#if defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L
S#define IS_RCC_PLLR_VALUE(VALUE)            ((2U <= (VALUE)) && ((VALUE) <= 7U))
S
S#define IS_RCC_PLLSAIP_VALUE(VALUE)         (((VALUE) == RCC_PLLSAIP_DIV2) ||\
S                                             ((VALUE) == RCC_PLLSAIP_DIV4) ||\
S                                             ((VALUE) == RCC_PLLSAIP_DIV6) ||\
S                                             ((VALUE) == RCC_PLLSAIP_DIV8))
X#define IS_RCC_PLLSAIP_VALUE(VALUE)         (((VALUE) == RCC_PLLSAIP_DIV2) ||                                             ((VALUE) == RCC_PLLSAIP_DIV4) ||                                             ((VALUE) == RCC_PLLSAIP_DIV6) ||                                             ((VALUE) == RCC_PLLSAIP_DIV8))
S 
S#define IS_RCC_CLK48CLKSOURCE(SOURCE)        (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\
S                                              ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))
X#define IS_RCC_CLK48CLKSOURCE(SOURCE)        (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||                                              ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))
S
S#define IS_RCC_SDIOCLKSOURCE(SOURCE)        (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\
S                                             ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))
X#define IS_RCC_SDIOCLKSOURCE(SOURCE)        (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||                                             ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))
S
S#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR)  ||\
S                                             ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))
X#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR)  ||                                             ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))
S
S#define IS_RCC_LSE_MODE(MODE)               (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\
S                                             ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
X#define IS_RCC_LSE_MODE(MODE)               (((MODE) == RCC_LSE_LOWPOWER_MODE) ||                                             ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
N#endif /* STM32F469xx || STM32F479xx */
N
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
N    defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L
S#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U))
S    
S#define IS_RCC_PLLR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U))
S
S#define IS_RCC_PLLI2SCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLI2SCLKSOURCE_PLLSRC) || \
S                                            ((__SOURCE__) == RCC_PLLI2SCLKSOURCE_EXT))
X#define IS_RCC_PLLI2SCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLI2SCLKSOURCE_PLLSRC) ||                                             ((__SOURCE__) == RCC_PLLI2SCLKSOURCE_EXT))
S 
S#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||\
S                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||\
S                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||\
S                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))
X#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))
S                                              
S #define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||\
S                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||\
S                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||\
S                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))
X #define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))
S
S#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\
S                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\
S                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))
X#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))
S
S#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\
S                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLI2SQ))
X#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLI2SQ))
S
S#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\
S                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))
X#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))
S
S#define IS_RCC_DFSDM1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1CLKSOURCE_PCLK2) || \
S                                            ((__SOURCE__) == RCC_DFSDM1CLKSOURCE_SYSCLK))
X#define IS_RCC_DFSDM1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1CLKSOURCE_PCLK2) ||                                             ((__SOURCE__) == RCC_DFSDM1CLKSOURCE_SYSCLK))
S
S#define IS_RCC_DFSDM1AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S1) || \
S                                                 ((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S2))
X#define IS_RCC_DFSDM1AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S1) ||                                                  ((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S2))
S
S#if defined(STM32F413xx) || defined(STM32F423xx)
S#define IS_RCC_DFSDM2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2CLKSOURCE_PCLK2) || \
S                                            ((__SOURCE__) == RCC_DFSDM2CLKSOURCE_SYSCLK))
X#define IS_RCC_DFSDM2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2CLKSOURCE_PCLK2) ||                                             ((__SOURCE__) == RCC_DFSDM2CLKSOURCE_SYSCLK))
S
S#define IS_RCC_DFSDM2AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S1) || \
S                                                 ((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S2))
X#define IS_RCC_DFSDM2AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S1) ||                                                  ((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S2))
S
S#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||\
S                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI)  ||\
S                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI)  ||\
S                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))
X#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI)  ||                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI)  ||                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))
S
S#define IS_RCC_SAIACLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIACLKSOURCE_PLLI2SR) ||\
S                                          ((SOURCE) == RCC_SAIACLKSOURCE_EXT)     ||\
S                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLR)    ||\
S                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLSRC))
X#define IS_RCC_SAIACLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIACLKSOURCE_PLLI2SR) ||                                          ((SOURCE) == RCC_SAIACLKSOURCE_EXT)     ||                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLR)    ||                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLSRC))
S
S#define IS_RCC_SAIBCLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIBCLKSOURCE_PLLI2SR) ||\
S                                          ((SOURCE) == RCC_SAIBCLKSOURCE_EXT)     ||\
S                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLR)    ||\
S                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLSRC))
X#define IS_RCC_SAIBCLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIBCLKSOURCE_PLLI2SR) ||                                          ((SOURCE) == RCC_SAIBCLKSOURCE_EXT)     ||                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLR)    ||                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLSRC))
S
S#define IS_RCC_PLL_DIVR_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U))
S
S#define IS_RCC_PLLI2S_DIVR_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U))
S
S#endif /* STM32F413xx || STM32F423xx */
N#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
N    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
N    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
N    defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 1L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L ||     0L || 0L || 0L
N      
N#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| \
N                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))
X#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)||                                    ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))
N
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
N          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || \
N          STM32F412Rx */
X#endif  
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)      
X#if 0L || 0L || 0L      
S#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_I2SCLK)|| \
S                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))
X#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_I2SCLK)||                                    ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_RCC_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 50 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h" 2
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RCC
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup RCC_Exported_Types RCC Exported Types
N  * @{
N  */
N
N/**
N  * @brief  RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition
N  */
Ntypedef struct
N{
N  uint32_t OscillatorType;       /*!< The oscillators to be configured.
N                                      This parameter can be a value of @ref RCC_Oscillator_Type                   */
N
N  uint32_t HSEState;             /*!< The new state of the HSE.
N                                      This parameter can be a value of @ref RCC_HSE_Config                        */
N
N  uint32_t LSEState;             /*!< The new state of the LSE.
N                                      This parameter can be a value of @ref RCC_LSE_Config                        */
N
N  uint32_t HSIState;             /*!< The new state of the HSI.
N                                      This parameter can be a value of @ref RCC_HSI_Config                        */
N
N  uint32_t HSICalibrationValue;  /*!< The HSI calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
N                                       This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x1F */
N
N  uint32_t LSIState;             /*!< The new state of the LSI.
N                                      This parameter can be a value of @ref RCC_LSI_Config                        */
N
N  RCC_PLLInitTypeDef PLL;        /*!< PLL structure parameters                                                    */
N}RCC_OscInitTypeDef;
N
N/**
N  * @brief  RCC System, AHB and APB busses clock configuration structure definition
N  */
Ntypedef struct
N{
N  uint32_t ClockType;             /*!< The clock to be configured.
N                                       This parameter can be a value of @ref RCC_System_Clock_Type      */
N
N  uint32_t SYSCLKSource;          /*!< The clock source (SYSCLKS) used as system clock.
N                                       This parameter can be a value of @ref RCC_System_Clock_Source    */
N
N  uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
N                                       This parameter can be a value of @ref RCC_AHB_Clock_Source       */
N
N  uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
N                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */
N
N  uint32_t APB2CLKDivider;        /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
N                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */
N
N}RCC_ClkInitTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup RCC_Exported_Constants RCC Exported Constants
N  * @{
N  */
N
N/** @defgroup RCC_Oscillator_Type Oscillator Type
N  * @{
N  */
N#define RCC_OSCILLATORTYPE_NONE            0x00000000U
N#define RCC_OSCILLATORTYPE_HSE             0x00000001U
N#define RCC_OSCILLATORTYPE_HSI             0x00000002U
N#define RCC_OSCILLATORTYPE_LSE             0x00000004U
N#define RCC_OSCILLATORTYPE_LSI             0x00000008U
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSE_Config HSE Config
N  * @{
N  */
N#define RCC_HSE_OFF                      0x00000000U
N#define RCC_HSE_ON                       RCC_CR_HSEON
N#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSE_Config LSE Config
N  * @{
N  */
N#define RCC_LSE_OFF                    0x00000000U
N#define RCC_LSE_ON                     RCC_BDCR_LSEON
N#define RCC_LSE_BYPASS                 ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSI_Config HSI Config
N  * @{
N  */
N#define RCC_HSI_OFF                      ((uint8_t)0x00)
N#define RCC_HSI_ON                       ((uint8_t)0x01)
N
N#define RCC_HSICALIBRATION_DEFAULT       0x10U         /* Default HSI calibration trimming value */
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSI_Config LSI Config
N  * @{
N  */
N#define RCC_LSI_OFF                      ((uint8_t)0x00)
N#define RCC_LSI_ON                       ((uint8_t)0x01)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_PLL_Config PLL Config
N  * @{
N  */
N#define RCC_PLL_NONE                      ((uint8_t)0x00)
N#define RCC_PLL_OFF                       ((uint8_t)0x01)
N#define RCC_PLL_ON                        ((uint8_t)0x02)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_PLLP_Clock_Divider PLLP Clock Divider
N  * @{
N  */
N#define RCC_PLLP_DIV2                  0x00000002U
N#define RCC_PLLP_DIV4                  0x00000004U
N#define RCC_PLLP_DIV6                  0x00000006U
N#define RCC_PLLP_DIV8                  0x00000008U
N/**
N  * @}
N  */
N
N/** @defgroup RCC_PLL_Clock_Source PLL Clock Source
N  * @{
N  */
N#define RCC_PLLSOURCE_HSI                RCC_PLLCFGR_PLLSRC_HSI
N#define RCC_PLLSOURCE_HSE                RCC_PLLCFGR_PLLSRC_HSE
N/**
N  * @}
N  */
N
N/** @defgroup RCC_System_Clock_Type System Clock Type
N  * @{
N  */
N#define RCC_CLOCKTYPE_SYSCLK             0x00000001U
N#define RCC_CLOCKTYPE_HCLK               0x00000002U
N#define RCC_CLOCKTYPE_PCLK1              0x00000004U
N#define RCC_CLOCKTYPE_PCLK2              0x00000008U
N/**
N  * @}
N  */
N
N/** @defgroup RCC_System_Clock_Source System Clock Source
N  * @note     The RCC_SYSCLKSOURCE_PLLRCLK parameter is available only for
N  *           STM32F446xx devices.
N  * @{
N  */
N#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI
N#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE
N#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL
N#define RCC_SYSCLKSOURCE_PLLRCLK         ((uint32_t)(RCC_CFGR_SW_0 | RCC_CFGR_SW_1))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status
N  * @note     The RCC_SYSCLKSOURCE_STATUS_PLLRCLK parameter is available only for
N  *           STM32F446xx devices.
N  * @{
N  */
N#define RCC_SYSCLKSOURCE_STATUS_HSI     RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
N#define RCC_SYSCLKSOURCE_STATUS_HSE     RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
N#define RCC_SYSCLKSOURCE_STATUS_PLLCLK  RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
N#define RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1))   /*!< PLLR used as system clock */
N/**
N  * @}
N  */
N
N/** @defgroup RCC_AHB_Clock_Source AHB Clock Source
N  * @{
N  */
N#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1
N#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2
N#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4
N#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8
N#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16
N#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64
N#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128
N#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256
N#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_APB2_Clock_Source APB1/APB2 Clock Source
N  * @{
N  */
N#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1
N#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2
N#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4
N#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8
N#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16
N/**
N  * @}
N  */
N
N/** @defgroup RCC_RTC_Clock_Source RTC Clock Source
N  * @{
N  */
N#define RCC_RTCCLKSOURCE_NO_CLK          0x00000000U
N#define RCC_RTCCLKSOURCE_LSE             0x00000100U
N#define RCC_RTCCLKSOURCE_LSI             0x00000200U
N#define RCC_RTCCLKSOURCE_HSE_DIVX        0x00000300U
N#define RCC_RTCCLKSOURCE_HSE_DIV2        0x00020300U
N#define RCC_RTCCLKSOURCE_HSE_DIV3        0x00030300U
N#define RCC_RTCCLKSOURCE_HSE_DIV4        0x00040300U
N#define RCC_RTCCLKSOURCE_HSE_DIV5        0x00050300U
N#define RCC_RTCCLKSOURCE_HSE_DIV6        0x00060300U
N#define RCC_RTCCLKSOURCE_HSE_DIV7        0x00070300U
N#define RCC_RTCCLKSOURCE_HSE_DIV8        0x00080300U
N#define RCC_RTCCLKSOURCE_HSE_DIV9        0x00090300U
N#define RCC_RTCCLKSOURCE_HSE_DIV10       0x000A0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV11       0x000B0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV12       0x000C0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV13       0x000D0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV14       0x000E0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV15       0x000F0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV16       0x00100300U
N#define RCC_RTCCLKSOURCE_HSE_DIV17       0x00110300U
N#define RCC_RTCCLKSOURCE_HSE_DIV18       0x00120300U
N#define RCC_RTCCLKSOURCE_HSE_DIV19       0x00130300U
N#define RCC_RTCCLKSOURCE_HSE_DIV20       0x00140300U
N#define RCC_RTCCLKSOURCE_HSE_DIV21       0x00150300U
N#define RCC_RTCCLKSOURCE_HSE_DIV22       0x00160300U
N#define RCC_RTCCLKSOURCE_HSE_DIV23       0x00170300U
N#define RCC_RTCCLKSOURCE_HSE_DIV24       0x00180300U
N#define RCC_RTCCLKSOURCE_HSE_DIV25       0x00190300U
N#define RCC_RTCCLKSOURCE_HSE_DIV26       0x001A0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV27       0x001B0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV28       0x001C0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV29       0x001D0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV30       0x001E0300U
N#define RCC_RTCCLKSOURCE_HSE_DIV31       0x001F0300U
N/**
N  * @}
N  */
N
N/** @defgroup RCC_MCO_Index MCO Index
N  * @{
N  */
N#define RCC_MCO1                         0x00000000U
N#define RCC_MCO2                         0x00000001U
N/**
N  * @}
N  */
N
N/** @defgroup RCC_MCO1_Clock_Source MCO1 Clock Source
N  * @{
N  */
N#define RCC_MCO1SOURCE_HSI               0x00000000U
N#define RCC_MCO1SOURCE_LSE               RCC_CFGR_MCO1_0
N#define RCC_MCO1SOURCE_HSE               RCC_CFGR_MCO1_1
N#define RCC_MCO1SOURCE_PLLCLK            RCC_CFGR_MCO1
N/**
N  * @}
N  */
N
N/** @defgroup RCC_MCOx_Clock_Prescaler MCOx Clock Prescaler
N  * @{
N  */
N#define RCC_MCODIV_1                    0x00000000U
N#define RCC_MCODIV_2                    RCC_CFGR_MCO1PRE_2
N#define RCC_MCODIV_3                    ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)
N#define RCC_MCODIV_4                    ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)
N#define RCC_MCODIV_5                    RCC_CFGR_MCO1PRE
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Interrupt Interrupts
N  * @{
N  */
N#define RCC_IT_LSIRDY                    ((uint8_t)0x01)
N#define RCC_IT_LSERDY                    ((uint8_t)0x02)
N#define RCC_IT_HSIRDY                    ((uint8_t)0x04)
N#define RCC_IT_HSERDY                    ((uint8_t)0x08)
N#define RCC_IT_PLLRDY                    ((uint8_t)0x10)
N#define RCC_IT_PLLI2SRDY                 ((uint8_t)0x20)
N#define RCC_IT_CSS                       ((uint8_t)0x80)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Flag Flags
N  *        Elements values convention: 0XXYYYYYb
N  *           - YYYYY  : Flag position in the register
N  *           - 0XX  : Register index
N  *                 - 01: CR register
N  *                 - 10: BDCR register
N  *                 - 11: CSR register
N  * @{
N  */
N/* Flags in the CR register */
N#define RCC_FLAG_HSIRDY                  ((uint8_t)0x21)
N#define RCC_FLAG_HSERDY                  ((uint8_t)0x31)
N#define RCC_FLAG_PLLRDY                  ((uint8_t)0x39)
N#define RCC_FLAG_PLLI2SRDY               ((uint8_t)0x3B)
N
N/* Flags in the BDCR register */
N#define RCC_FLAG_LSERDY                  ((uint8_t)0x41)
N
N/* Flags in the CSR register */
N#define RCC_FLAG_LSIRDY                  ((uint8_t)0x61)
N#define RCC_FLAG_BORRST                  ((uint8_t)0x79)
N#define RCC_FLAG_PINRST                  ((uint8_t)0x7A)
N#define RCC_FLAG_PORRST                  ((uint8_t)0x7B)
N#define RCC_FLAG_SFTRST                  ((uint8_t)0x7C)
N#define RCC_FLAG_IWDGRST                 ((uint8_t)0x7D)
N#define RCC_FLAG_WWDGRST                 ((uint8_t)0x7E)
N#define RCC_FLAG_LPWRRST                 ((uint8_t)0x7F)
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup RCC_Exported_Macros RCC Exported Macros
N  * @{
N  */
N
N/** @defgroup RCC_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
N  * @brief  Enable or disable the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_GPIOA_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_GPIOB_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_GPIOC_CLK_ENABLE()  do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_GPIOC_CLK_ENABLE()  do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_GPIOH_CLK_ENABLE()  do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN);\
N                                        UNUSED(tmpreg); \
N                                         } while(0U)
X#define __HAL_RCC_GPIOH_CLK_ENABLE()  do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN);                                        UNUSED(tmpreg);                                          } while(0U)
N#define __HAL_RCC_DMA1_CLK_ENABLE()  do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN);\
N                                        UNUSED(tmpreg); \
N                                         } while(0U)
X#define __HAL_RCC_DMA1_CLK_ENABLE()  do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN);                                        UNUSED(tmpreg);                                          } while(0U)
N#define __HAL_RCC_DMA2_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_DMA2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN);                                                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN);                                        UNUSED(tmpreg);                                           } while(0U)
N
N#define __HAL_RCC_GPIOA_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN))
N#define __HAL_RCC_GPIOB_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN))
N#define __HAL_RCC_GPIOC_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN))
N#define __HAL_RCC_GPIOH_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN))
N#define __HAL_RCC_DMA1_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN))
N#define __HAL_RCC_DMA2_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) != RESET)
N#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) != RESET)
N#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) != RESET)
N#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) != RESET)
N#define __HAL_RCC_DMA1_IS_CLK_ENABLED()         ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) != RESET)
N#define __HAL_RCC_DMA2_IS_CLK_ENABLED()         ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) != RESET)
N
N#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()       ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) == RESET)
N#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()       ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) == RESET)
N#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()       ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) == RESET)
N#define __HAL_RCC_GPIOH_IS_CLK_DISABLED()       ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) == RESET)
N#define __HAL_RCC_DMA1_IS_CLK_DISABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) == RESET)
N#define __HAL_RCC_DMA2_IS_CLK_DISABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) == RESET)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
N  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_TIM5_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_TIM5_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_WWDG_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_WWDG_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_SPI2_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_SPI2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_USART2_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_USART2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_I2C1_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_I2C1_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_I2C2_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_I2C2_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_PWR_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_PWR_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);                                                                                  tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);                                        UNUSED(tmpreg);                                           } while(0U)
N
N#define __HAL_RCC_TIM5_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))
N#define __HAL_RCC_WWDG_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))
N#define __HAL_RCC_SPI2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN))
N#define __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))
N#define __HAL_RCC_I2C1_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))
N#define __HAL_RCC_I2C2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN))
N#define __HAL_RCC_PWR_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB1 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_TIM5_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)
N#define __HAL_RCC_WWDG_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)
N#define __HAL_RCC_SPI2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)
N#define __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)
N#define __HAL_RCC_I2C1_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)
N#define __HAL_RCC_I2C2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)
N#define __HAL_RCC_PWR_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)
N
N#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)
N#define __HAL_RCC_WWDG_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)
N#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)
N#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)
N#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)
N#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)
N#define __HAL_RCC_PWR_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
N  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_TIM1_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_TIM1_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_USART1_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_USART1_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_USART6_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_USART6_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_ADC1_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_ADC1_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_SPI1_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_SPI1_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_TIM9_CLK_ENABLE()     do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_TIM9_CLK_ENABLE()     do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);                                        UNUSED(tmpreg);                                           } while(0U)
N#define __HAL_RCC_TIM11_CLK_ENABLE()    do { \
N                                        __IO uint32_t tmpreg = 0x00U; \
N                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
N                                        /* Delay after an RCC peripheral clock enabling */ \
N                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
N                                        UNUSED(tmpreg); \
N                                          } while(0U)
X#define __HAL_RCC_TIM11_CLK_ENABLE()    do {                                         __IO uint32_t tmpreg = 0x00U;                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);                                                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);                                        UNUSED(tmpreg);                                           } while(0U)
N
N#define __HAL_RCC_TIM1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))
N#define __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))
N#define __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN))
N#define __HAL_RCC_ADC1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))
N#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))
N#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN))
N#define __HAL_RCC_TIM9_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))
N#define __HAL_RCC_TIM11_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
N  * @brief  Get the enable or disable status of the APB2 peripheral clock.
N  * @note   After reset, the peripheral clock (used for registers read/write access)
N  *         is disabled and the application software has to enable this clock before
N  *         using it.
N  * @{
N  */
N#define __HAL_RCC_TIM1_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET)
N#define __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET)
N#define __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET)
N#define __HAL_RCC_ADC1_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET)
N#define __HAL_RCC_SPI1_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET)
N#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET)
N#define __HAL_RCC_TIM9_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)
N#define __HAL_RCC_TIM11_IS_CLK_ENABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET)
N
N#define __HAL_RCC_TIM1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET)
N#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET)
N#define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET)
N#define __HAL_RCC_ADC1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET)
N#define __HAL_RCC_SPI1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET)
N#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET)
N#define __HAL_RCC_TIM9_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)
N#define __HAL_RCC_TIM11_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_AHB1_Force_Release_Reset AHB1 Force Release Reset
N  * @brief  Force or release AHB1 peripheral reset.
N  * @{
N  */
N#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC->AHB1RSTR = 0xFFFFFFFFU)
N#define __HAL_RCC_GPIOA_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))
N#define __HAL_RCC_GPIOB_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))
N#define __HAL_RCC_GPIOC_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))
N#define __HAL_RCC_GPIOH_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))
N#define __HAL_RCC_DMA1_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))
N#define __HAL_RCC_DMA2_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))
N
N#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC->AHB1RSTR = 0x00U)
N#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST))
N#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST))
N#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST))
N#define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOHRST))
N#define __HAL_RCC_DMA1_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST))
N#define __HAL_RCC_DMA2_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2RST))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_Force_Release_Reset APB1 Force Release Reset
N  * @brief  Force or release APB1 peripheral reset.
N  * @{
N  */
N#define __HAL_RCC_APB1_FORCE_RESET()     (RCC->APB1RSTR = 0xFFFFFFFFU)
N#define __HAL_RCC_TIM5_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))
N#define __HAL_RCC_WWDG_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST))
N#define __HAL_RCC_SPI2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST))
N#define __HAL_RCC_USART2_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST))
N#define __HAL_RCC_I2C1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))
N#define __HAL_RCC_I2C2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST))
N#define __HAL_RCC_PWR_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST))
N
N#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC->APB1RSTR = 0x00U)
N#define __HAL_RCC_TIM5_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))
N#define __HAL_RCC_WWDG_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))
N#define __HAL_RCC_SPI2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST))
N#define __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST))
N#define __HAL_RCC_I2C1_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))
N#define __HAL_RCC_I2C2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST))
N#define __HAL_RCC_PWR_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB2_Force_Release_Reset APB2 Force Release Reset
N  * @brief  Force or release APB2 peripheral reset.
N  * @{
N  */
N#define __HAL_RCC_APB2_FORCE_RESET()     (RCC->APB2RSTR = 0xFFFFFFFFU)
N#define __HAL_RCC_TIM1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST))
N#define __HAL_RCC_USART1_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST))
N#define __HAL_RCC_USART6_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST))
N#define __HAL_RCC_ADC_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST))
N#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST))
N#define __HAL_RCC_SYSCFG_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))
N#define __HAL_RCC_TIM9_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST))
N#define __HAL_RCC_TIM11_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST))
N
N#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC->APB2RSTR = 0x00U)
N#define __HAL_RCC_TIM1_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))
N#define __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))
N#define __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART6RST))
N#define __HAL_RCC_ADC_RELEASE_RESET()    (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADCRST))
N#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))
N#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST))
N#define __HAL_RCC_TIM9_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST))
N#define __HAL_RCC_TIM11_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
N  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
N  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
N  *         power consumption.
N  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
N  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
N  * @{
N  */
N#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))
N#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))
N#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))
N#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))
N#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()     (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))
N#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE()     (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))
N
N#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN))
N#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN))
N#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN))
N#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN))
N#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()    (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN))
N#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE()    (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
N  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
N  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
N  *         power consumption.
N  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
N  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
N  * @{
N  */
N#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))
N#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))
N#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))
N#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))
N#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))
N#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))
N#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))
N
N#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN))
N#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN))
N#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN))
N#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN))
N#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN))
N#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN))
N#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
N  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
N  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
N  *         power consumption.
N  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
N  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
N  * @{
N  */
N#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))
N#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))
N#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))
N#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))
N#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))
N#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))
N#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))
N#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))
N
N#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN))
N#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN))
N#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART6LPEN))
N#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN))
N#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN))
N#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN))
N#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM9LPEN))
N#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSI_Configuration HSI Configuration
N  * @{
N  */
N
N/** @brief  Macros to enable or disable the Internal High Speed oscillator (HSI).
N  * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
N  *         It is used (enabled by hardware) as system clock source after startup
N  *         from Reset, wake-up from STOP and STANDBY mode, or in case of failure
N  *         of the HSE used directly or indirectly as system clock (if the Clock
N  *         Security System CSS is enabled).
N  * @note   HSI can not be stopped if it is used as system clock source. In this case,
N  *         you have to select another source of the system clock then stop the HSI.
N  * @note   After enabling the HSI, the application software should wait on HSIRDY
N  *         flag to be set indicating that HSI clock is stable and can be used as
N  *         system clock source.
N  *         This parameter can be: ENABLE or DISABLE.
N  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
N  *         clock cycles.
N  */
N#define __HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)
N#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)
N
N/** @brief  Macro to adjust the Internal High Speed oscillator (HSI) calibration value.
N  * @note   The calibration is used to compensate for the variations in voltage
N  *         and temperature that influence the frequency of the internal HSI RC.
N  * @param  __HSICalibrationValue__ specifies the calibration trimming value.
N  *         (default is RCC_HSICALIBRATION_DEFAULT).
N  *         This parameter must be a number between 0 and 0x1F.
N  */
N#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC->CR,\
N        RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_Pos))
X#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC->CR,        RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_Pos))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSI_Configuration LSI Configuration
N  * @{
N  */
N
N/** @brief  Macros to enable or disable the Internal Low Speed oscillator (LSI).
N  * @note   After enabling the LSI, the application software should wait on
N  *         LSIRDY flag to be set indicating that LSI clock is stable and can
N  *         be used to clock the IWDG and/or the RTC.
N  * @note   LSI can not be disabled if the IWDG is running.
N  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
N  *         clock cycles.
N  */
N#define __HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)
N#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_HSE_Configuration HSE Configuration
N  * @{
N  */
N
N/**
N  * @brief  Macro to configure the External High Speed oscillator (HSE).
N  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not supported by this macro.
N  *         User should request a transition to HSE Off first and then HSE On or HSE Bypass.
N  * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
N  *         software should wait on HSERDY flag to be set indicating that HSE clock
N  *         is stable and can be used to clock the PLL and/or system clock.
N  * @note   HSE state can not be changed if it is used directly or through the
N  *         PLL as system clock. In this case, you have to select another source
N  *         of the system clock then change the HSE state (ex. disable it).
N  * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.
N  * @note   This function reset the CSSON bit, so if the clock security system(CSS)
N  *         was previously enabled you have to enable it again after calling this
N  *         function.
N  * @param  __STATE__ specifies the new state of the HSE.
N  *         This parameter can be one of the following values:
N  *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
N  *                              6 HSE oscillator clock cycles.
N  *            @arg RCC_HSE_ON: turn ON the HSE oscillator.
N  *            @arg RCC_HSE_BYPASS: HSE oscillator bypassed with external clock.
N  */
N#define __HAL_RCC_HSE_CONFIG(__STATE__)                         \
N                    do {                                        \
N                      if ((__STATE__) == RCC_HSE_ON)            \
N                      {                                         \
N                        SET_BIT(RCC->CR, RCC_CR_HSEON);         \
N                      }                                         \
N                      else if ((__STATE__) == RCC_HSE_BYPASS)   \
N                      {                                         \
N                        SET_BIT(RCC->CR, RCC_CR_HSEBYP);        \
N                        SET_BIT(RCC->CR, RCC_CR_HSEON);         \
N                      }                                         \
N                      else                                      \
N                      {                                         \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEON);       \
N                        CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);      \
N                      }                                         \
N                    } while(0U)
X#define __HAL_RCC_HSE_CONFIG(__STATE__)                                             do {                                                              if ((__STATE__) == RCC_HSE_ON)                                  {                                                                 SET_BIT(RCC->CR, RCC_CR_HSEON);                               }                                                               else if ((__STATE__) == RCC_HSE_BYPASS)                         {                                                                 SET_BIT(RCC->CR, RCC_CR_HSEBYP);                                SET_BIT(RCC->CR, RCC_CR_HSEON);                               }                                                               else                                                            {                                                                 CLEAR_BIT(RCC->CR, RCC_CR_HSEON);                               CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);                            }                                                             } while(0U)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_LSE_Configuration LSE Configuration
N  * @{
N  */
N
N/**
N  * @brief  Macro to configure the External Low Speed oscillator (LSE).
N  * @note   Transition LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro.
N  *         User should request a transition to LSE Off first and then LSE On or LSE Bypass.
N  * @note   As the LSE is in the Backup domain and write access is denied to
N  *         this domain after reset, you have to enable write access using
N  *         HAL_PWR_EnableBkUpAccess() function before to configure the LSE
N  *         (to be done once after reset).
N  * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application
N  *         software should wait on LSERDY flag to be set indicating that LSE clock
N  *         is stable and can be used to clock the RTC.
N  * @param  __STATE__ specifies the new state of the LSE.
N  *         This parameter can be one of the following values:
N  *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
N  *                              6 LSE oscillator clock cycles.
N  *            @arg RCC_LSE_ON: turn ON the LSE oscillator.
N  *            @arg RCC_LSE_BYPASS: LSE oscillator bypassed with external clock.
N  */
N#define __HAL_RCC_LSE_CONFIG(__STATE__) \
N                    do {                                       \
N                      if((__STATE__) == RCC_LSE_ON)            \
N                      {                                        \
N                        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);    \
N                      }                                        \
N                      else if((__STATE__) == RCC_LSE_BYPASS)   \
N                      {                                        \
N                        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);   \
N                        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);    \
N                      }                                        \
N                      else                                     \
N                      {                                        \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);  \
N                        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \
N                      }                                        \
N                    } while(0U)
X#define __HAL_RCC_LSE_CONFIG(__STATE__)                     do {                                                             if((__STATE__) == RCC_LSE_ON)                                  {                                                                SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                          }                                                              else if((__STATE__) == RCC_LSE_BYPASS)                         {                                                                SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                           SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);                          }                                                              else                                                           {                                                                CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);                          CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);                       }                                                            } while(0U)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Internal_RTC_Clock_Configuration RTC Clock Configuration
N  * @{
N  */
N
N/** @brief  Macros to enable or disable the RTC clock.
N  * @note   These macros must be used only after the RTC clock source was selected.
N  */
N#define __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)
N#define __HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)
N
N/** @brief  Macros to configure the RTC clock (RTCCLK).
N  * @note   As the RTC clock configuration bits are in the Backup domain and write
N  *         access is denied to this domain after reset, you have to enable write
N  *         access using the Power Backup Access macro before to configure
N  *         the RTC clock source (to be done once after reset).
N  * @note   Once the RTC clock is configured it can't be changed unless the
N  *         Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by
N  *         a Power On Reset (POR).
N  * @param  __RTCCLKSource__ specifies the RTC clock source.
N  *         This parameter can be one of the following values:
N               @arg @ref RCC_RTCCLKSOURCE_NO_CLK: No clock selected as RTC clock.
N  *            @arg @ref RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock.
N  *            @arg @ref RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock.
N  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected
N  *                                                 as RTC clock, where x:[2,31]
N  * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
N  *         work in STOP and STANDBY modes, and can be used as wake-up source.
N  *         However, when the HSE clock is used as RTC clock source, the RTC
N  *         cannot be used in STOP and STANDBY modes.
N  * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
N  *         RTC clock source).
N  */
N#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \
N                                                 MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)
X#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?                                                     MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)
N
N#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \
N                                                    RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU);  \
N                                                   } while(0U)
X#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);                                                        RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU);                                                     } while(0U)
N
N/** @brief Macro to get the RTC clock source.
N  * @retval The clock source can be one of the following values:
N  *            @arg @ref RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock
N  *            @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock
N  *            @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock
N  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIVX HSE divided by X selected as RTC clock (X can be retrieved thanks to @ref __HAL_RCC_GET_RTC_HSE_PRESCALER()
N  */
N#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))
N
N/**
N  * @brief   Get the RTC and HSE clock divider (RTCPRE).
N  * @retval Returned value can be one of the following values:
N  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIVX: HSE clock divided by x selected
N  *                                                 as RTC clock, where x:[2,31]
N  */
N#define  __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)
N
N/** @brief  Macros to force or release the Backup domain reset.
N  * @note   This function resets the RTC peripheral (including the backup registers)
N  *         and the RTC clock source selection in RCC_CSR register.
N  * @note   The BKPSRAM is not affected by this reset.
N  */
N#define __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)
N#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)
N/**
N  * @}
N  */
N
N/** @defgroup RCC_PLL_Configuration PLL Configuration
N  * @{
N  */
N
N/** @brief  Macros to enable or disable the main PLL.
N  * @note   After enabling the main PLL, the application software should wait on
N  *         PLLRDY flag to be set indicating that PLL clock is stable and can
N  *         be used as system clock source.
N  * @note   The main PLL can not be disabled if it is used as system clock source
N  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
N  */
N#define __HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)
N#define __HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)
N
N/** @brief  Macro to configure the PLL clock source.
N  * @note   This function must be used only when the main PLL is disabled.
N  * @param  __PLLSOURCE__ specifies the PLL entry clock source.
N  *         This parameter can be one of the following values:
N  *            @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
N  *            @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
N  *
N  */
N#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))
N
N/** @brief  Macro to configure the PLL multiplication factor.
N  * @note   This function must be used only when the main PLL is disabled.
N  * @param  __PLLM__ specifies the division factor for PLL VCO input clock
N  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
N  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
N  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
N  *         of 2 MHz to limit PLL jitter.
N  *
N  */
N#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Get_Clock_source Get Clock source
N  * @{
N  */
N/**
N  * @brief Macro to configure the system clock source.
N  * @param __RCC_SYSCLKSOURCE__ specifies the system clock source.
N  * This parameter can be one of the following values:
N  *              - RCC_SYSCLKSOURCE_HSI: HSI oscillator is used as system clock source.
N  *              - RCC_SYSCLKSOURCE_HSE: HSE oscillator is used as system clock source.
N  *              - RCC_SYSCLKSOURCE_PLLCLK: PLL output is used as system clock source.
N  *              - RCC_SYSCLKSOURCE_PLLRCLK: PLLR output is used as system clock source. This
N  *                parameter is available only for STM32F446xx devices.
N  */
N#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))
N
N/** @brief  Macro to get the clock source used as system clock.
N  * @retval The clock source used as system clock. The returned value can be one
N  *         of the following:
N  *              - RCC_SYSCLKSOURCE_STATUS_HSI: HSI used as system clock.
N  *              - RCC_SYSCLKSOURCE_STATUS_HSE: HSE used as system clock.
N  *              - RCC_SYSCLKSOURCE_STATUS_PLLCLK: PLL used as system clock.
N  *              - RCC_SYSCLKSOURCE_STATUS_PLLRCLK: PLLR used as system clock. This parameter
N  *                is available only for STM32F446xx devices.
N  */
N#define __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS)
N
N/** @brief  Macro to get the oscillator used as PLL clock source.
N  * @retval The oscillator used as PLL clock source. The returned value can be one
N  *         of the following:
N  *              - RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source.
N  *              - RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source.
N  */
N#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC))
N/**
N  * @}
N  */
N
N/** @defgroup RCCEx_MCOx_Clock_Config RCC Extended MCOx Clock Config
N  * @{
N  */
N
N/** @brief  Macro to configure the MCO1 clock.
N  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
N  *          This parameter can be one of the following values:
N  *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
N  *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
N  *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
N  *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
N  * @param  __MCODIV__ specifies the MCO clock prescaler.
N  *          This parameter can be one of the following values:
N  *            @arg RCC_MCODIV_1: no division applied to MCOx clock
N  *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
N  *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
N  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
N  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
N  */
N#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \
N                 MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))
X#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__)                  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))
N
N/** @brief  Macro to configure the MCO2 clock.
N  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
N  *          This parameter can be one of the following values:
N  *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
N  *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for all STM32F4 devices except STM32F410xx
N  *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for STM32F410Rx devices
N  *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
N  *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
N  * @param  __MCODIV__ specifies the MCO clock prescaler.
N  *          This parameter can be one of the following values:
N  *            @arg RCC_MCODIV_1: no division applied to MCOx clock
N  *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
N  *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
N  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
N  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
N  * @note  For STM32F410Rx devices, to output I2SCLK clock on MCO2, you should have
N  *        at least one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
N  */
N#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \
N    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3U)));
X#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__)     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3U)));
N/**
N  * @}
N  */
N
N/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management
N  * @brief macros to manage the specified RCC Flags and interrupts.
N  * @{
N  */
N
N/** @brief  Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable
N  *         the selected interrupts).
N  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be enabled.
N  *         This parameter can be any combination of the following values:
N  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
N  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
N  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
N  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
N  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
N  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
N  */
N#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))
N
N/** @brief Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable
N  *        the selected interrupts).
N  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be disabled.
N  *         This parameter can be any combination of the following values:
N  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
N  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
N  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
N  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
N  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
N  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
N  */
N#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__)))
N
N/** @brief  Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16]
N  *         bits to clear the selected interrupt pending bits.
N  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
N  *         This parameter can be any combination of the following values:
N  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
N  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
N  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
N  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
N  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
N  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
N  *            @arg RCC_IT_CSS: Clock Security System interrupt
N  */
N#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))
N
N/** @brief  Check the RCC's interrupt has occurred or not.
N  * @param  __INTERRUPT__ specifies the RCC interrupt source to check.
N  *         This parameter can be one of the following values:
N  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
N  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
N  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
N  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
N  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
N  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
N  *            @arg RCC_IT_CSS: Clock Security System interrupt
N  * @retval The new state of __INTERRUPT__ (TRUE or FALSE).
N  */
N#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__))
N
N/** @brief Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST,
N  *        RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.
N  */
N#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF)
N
N/** @brief  Check RCC flag is set or not.
N  * @param  __FLAG__ specifies the flag to check.
N  *         This parameter can be one of the following values:
N  *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready.
N  *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready.
N  *            @arg RCC_FLAG_PLLRDY: Main PLL clock ready.
N  *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready.
N  *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready.
N  *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready.
N  *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset.
N  *            @arg RCC_FLAG_PINRST: Pin reset.
N  *            @arg RCC_FLAG_PORRST: POR/PDR reset.
N  *            @arg RCC_FLAG_SFTRST: Software reset.
N  *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset.
N  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset.
N  *            @arg RCC_FLAG_LPWRRST: Low Power reset.
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define RCC_FLAG_MASK  ((uint8_t)0x1FU)
N#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR :((((__FLAG__) >> 5U) == 3U)? RCC->CSR :RCC->CIR))) & (1U << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U)
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N /** @addtogroup RCC_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup RCC_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization and de-initialization functions  ******************************/
NHAL_StatusTypeDef HAL_RCC_DeInit(void);
NHAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct);
NHAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency);
N/**
N  * @}
N  */
N
N/** @addtogroup RCC_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions  ************************************************/
Nvoid     HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);
Nvoid     HAL_RCC_EnableCSS(void);
Nvoid     HAL_RCC_DisableCSS(void);
Nuint32_t HAL_RCC_GetSysClockFreq(void);
Nuint32_t HAL_RCC_GetHCLKFreq(void);
Nuint32_t HAL_RCC_GetPCLK1Freq(void);
Nuint32_t HAL_RCC_GetPCLK2Freq(void);
Nvoid     HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct);
Nvoid     HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency);
N
N/* CSS NMI IRQ handler */
Nvoid HAL_RCC_NMI_IRQHandler(void);
N
N/* User Callbacks in non blocking mode (IT mode) */
Nvoid HAL_RCC_CSSCallback(void);
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup RCC_Private_Constants RCC Private Constants
N  * @{
N  */
N
N/** @defgroup RCC_BitAddress_AliasRegion RCC BitAddress AliasRegion
N  * @brief RCC registers bit address in the alias region
N  * @{
N  */
N#define RCC_OFFSET                 (RCC_BASE - PERIPH_BASE)
N/* --- CR Register --- */
N/* Alias word address of HSION bit */
N#define RCC_CR_OFFSET              (RCC_OFFSET + 0x00U)
N#define RCC_HSION_BIT_NUMBER       0x00U
N#define RCC_CR_HSION_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U))
N/* Alias word address of CSSON bit */
N#define RCC_CSSON_BIT_NUMBER       0x13U
N#define RCC_CR_CSSON_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_CSSON_BIT_NUMBER * 4U))
N/* Alias word address of PLLON bit */
N#define RCC_PLLON_BIT_NUMBER       0x18U
N#define RCC_CR_PLLON_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U))
N
N/* --- BDCR Register --- */
N/* Alias word address of RTCEN bit */
N#define RCC_BDCR_OFFSET            (RCC_OFFSET + 0x70U)
N#define RCC_RTCEN_BIT_NUMBER       0x0FU
N#define RCC_BDCR_RTCEN_BB          (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U))
N/* Alias word address of BDRST bit */
N#define RCC_BDRST_BIT_NUMBER       0x10U
N#define RCC_BDCR_BDRST_BB          (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_BDRST_BIT_NUMBER * 4U))
N
N/* --- CSR Register --- */
N/* Alias word address of LSION bit */
N#define RCC_CSR_OFFSET             (RCC_OFFSET + 0x74U)
N#define RCC_LSION_BIT_NUMBER        0x00U
N#define RCC_CSR_LSION_BB           (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U))
N
N/* CR register byte 3 (Bits[23:16]) base address */
N#define RCC_CR_BYTE2_ADDRESS       0x40023802U
N
N/* CIR register byte 2 (Bits[15:8]) base address */
N#define RCC_CIR_BYTE1_ADDRESS      ((uint32_t)(RCC_BASE + 0x0CU + 0x01U))
N
N/* CIR register byte 3 (Bits[23:16]) base address */
N#define RCC_CIR_BYTE2_ADDRESS      ((uint32_t)(RCC_BASE + 0x0CU + 0x02U))
N
N/* BDCR register base address */
N#define RCC_BDCR_BYTE0_ADDRESS     (PERIPH_BASE + RCC_BDCR_OFFSET)
N
N#define RCC_DBP_TIMEOUT_VALUE      2U
N#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT
N
N#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
N#define HSI_TIMEOUT_VALUE          2U  /* 2 ms */
N#define LSI_TIMEOUT_VALUE          2U  /* 2 ms */
N#define CLOCKSWITCH_TIMEOUT_VALUE  5000U /* 5 s */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup RCC_Private_Macros RCC Private Macros
N  * @{
N  */
N
N/** @defgroup RCC_IS_RCC_Definitions RCC Private macros to check input parameters
N  * @{
N  */
N#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15U)
N
N#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
N                         ((HSE) == RCC_HSE_BYPASS))
X#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) ||                          ((HSE) == RCC_HSE_BYPASS))
N
N#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
N                         ((LSE) == RCC_LSE_BYPASS))
X#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) ||                          ((LSE) == RCC_LSE_BYPASS))
N
N#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))
N
N#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))
N
N#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))
N
N#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || \
N                                  ((SOURCE) == RCC_PLLSOURCE_HSE))
X#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) ||                                   ((SOURCE) == RCC_PLLSOURCE_HSE))
N
N#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || \
N                                     ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || \
N                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) || \
N                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK))
X#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) ||                                      ((SOURCE) == RCC_SYSCLKSOURCE_HSE) ||                                      ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) ||                                      ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK))
N
N#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || \
N                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31))
X#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) ||                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31))
N
N#define IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63U)
N
N#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U))
N
N#define IS_RCC_PLLQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U))
N
N#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1)   || ((HCLK) == RCC_SYSCLK_DIV2)   || \
N                           ((HCLK) == RCC_SYSCLK_DIV4)   || ((HCLK) == RCC_SYSCLK_DIV8)   || \
N                           ((HCLK) == RCC_SYSCLK_DIV16)  || ((HCLK) == RCC_SYSCLK_DIV64)  || \
N                           ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || \
N                           ((HCLK) == RCC_SYSCLK_DIV512))
X#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1)   || ((HCLK) == RCC_SYSCLK_DIV2)   ||                            ((HCLK) == RCC_SYSCLK_DIV4)   || ((HCLK) == RCC_SYSCLK_DIV8)   ||                            ((HCLK) == RCC_SYSCLK_DIV16)  || ((HCLK) == RCC_SYSCLK_DIV64)  ||                            ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) ||                            ((HCLK) == RCC_SYSCLK_DIV512))
N
N#define IS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 15U))
N
N#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || \
N                           ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || \
N                           ((PCLK) == RCC_HCLK_DIV16))
X#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) ||                            ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) ||                            ((PCLK) == RCC_HCLK_DIV16))
N
N#define IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2))
N
N#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || \
N                                   ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))
X#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) ||                                    ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))
N
N#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1)  || ((DIV) == RCC_MCODIV_2) || \
N                             ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || \
N                             ((DIV) == RCC_MCODIV_5))
X#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1)  || ((DIV) == RCC_MCODIV_2) ||                              ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) ||                              ((DIV) == RCC_MCODIV_5))
N#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1FU)
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_RCC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 255 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 2
N#endif /* HAL_RCC_MODULE_ENABLED */
N
N#ifdef HAL_GPIO_MODULE_ENABLED
N  #include "stm32f4xx_hal_gpio.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_gpio.h
N  * @author  MCD Application Team
N  * @brief   Header file of GPIO HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_GPIO_H
N#define __STM32F4xx_HAL_GPIO_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup GPIO
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup GPIO_Exported_Types GPIO Exported Types
N  * @{
N  */
N
N/** 
N  * @brief GPIO Init structure definition  
N  */ 
Ntypedef struct
N{
N  uint32_t Pin;       /*!< Specifies the GPIO pins to be configured.
N                           This parameter can be any value of @ref GPIO_pins_define */
N
N  uint32_t Mode;      /*!< Specifies the operating mode for the selected pins.
N                           This parameter can be a value of @ref GPIO_mode_define */
N
N  uint32_t Pull;      /*!< Specifies the Pull-up or Pull-Down activation for the selected pins.
N                           This parameter can be a value of @ref GPIO_pull_define */
N
N  uint32_t Speed;     /*!< Specifies the speed for the selected pins.
N                           This parameter can be a value of @ref GPIO_speed_define */
N
N  uint32_t Alternate;  /*!< Peripheral to be connected to the selected pins. 
N                            This parameter can be a value of @ref GPIO_Alternate_function_selection */
N}GPIO_InitTypeDef;
N
N/** 
N  * @brief  GPIO Bit SET and Bit RESET enumeration 
N  */
Ntypedef enum
N{
N  GPIO_PIN_RESET = 0,
N  GPIO_PIN_SET
N}GPIO_PinState;
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup GPIO_Exported_Constants GPIO Exported Constants
N  * @{
N  */ 
N
N/** @defgroup GPIO_pins_define GPIO pins define
N  * @{
N  */
N#define GPIO_PIN_0                 ((uint16_t)0x0001)  /* Pin 0 selected    */
N#define GPIO_PIN_1                 ((uint16_t)0x0002)  /* Pin 1 selected    */
N#define GPIO_PIN_2                 ((uint16_t)0x0004)  /* Pin 2 selected    */
N#define GPIO_PIN_3                 ((uint16_t)0x0008)  /* Pin 3 selected    */
N#define GPIO_PIN_4                 ((uint16_t)0x0010)  /* Pin 4 selected    */
N#define GPIO_PIN_5                 ((uint16_t)0x0020)  /* Pin 5 selected    */
N#define GPIO_PIN_6                 ((uint16_t)0x0040)  /* Pin 6 selected    */
N#define GPIO_PIN_7                 ((uint16_t)0x0080)  /* Pin 7 selected    */
N#define GPIO_PIN_8                 ((uint16_t)0x0100)  /* Pin 8 selected    */
N#define GPIO_PIN_9                 ((uint16_t)0x0200)  /* Pin 9 selected    */
N#define GPIO_PIN_10                ((uint16_t)0x0400)  /* Pin 10 selected   */
N#define GPIO_PIN_11                ((uint16_t)0x0800)  /* Pin 11 selected   */
N#define GPIO_PIN_12                ((uint16_t)0x1000)  /* Pin 12 selected   */
N#define GPIO_PIN_13                ((uint16_t)0x2000)  /* Pin 13 selected   */
N#define GPIO_PIN_14                ((uint16_t)0x4000)  /* Pin 14 selected   */
N#define GPIO_PIN_15                ((uint16_t)0x8000)  /* Pin 15 selected   */
N#define GPIO_PIN_All               ((uint16_t)0xFFFF)  /* All pins selected */
N
N#define GPIO_PIN_MASK              0x0000FFFFU /* PIN mask for assert test */
N/**
N  * @}
N  */
N
N/** @defgroup GPIO_mode_define GPIO mode define
N  * @brief GPIO Configuration Mode 
N  *        Elements values convention: 0xX0yz00YZ
N  *           - X  : GPIO mode or EXTI Mode
N  *           - y  : External IT or Event trigger detection 
N  *           - z  : IO configuration on External IT or Event
N  *           - Y  : Output type (Push Pull or Open Drain)
N  *           - Z  : IO Direction mode (Input, Output, Alternate or Analog)
N  * @{
N  */ 
N#define  GPIO_MODE_INPUT                        0x00000000U   /*!< Input Floating Mode                   */
N#define  GPIO_MODE_OUTPUT_PP                    0x00000001U   /*!< Output Push Pull Mode                 */
N#define  GPIO_MODE_OUTPUT_OD                    0x00000011U   /*!< Output Open Drain Mode                */
N#define  GPIO_MODE_AF_PP                        0x00000002U   /*!< Alternate Function Push Pull Mode     */
N#define  GPIO_MODE_AF_OD                        0x00000012U   /*!< Alternate Function Open Drain Mode    */
N
N#define  GPIO_MODE_ANALOG                       0x00000003U   /*!< Analog Mode  */
N    
N#define  GPIO_MODE_IT_RISING                    0x10110000U   /*!< External Interrupt Mode with Rising edge trigger detection          */
N#define  GPIO_MODE_IT_FALLING                   0x10210000U   /*!< External Interrupt Mode with Falling edge trigger detection         */
N#define  GPIO_MODE_IT_RISING_FALLING            0x10310000U   /*!< External Interrupt Mode with Rising/Falling edge trigger detection  */
N 
N#define  GPIO_MODE_EVT_RISING                   0x10120000U   /*!< External Event Mode with Rising edge trigger detection               */
N#define  GPIO_MODE_EVT_FALLING                  0x10220000U   /*!< External Event Mode with Falling edge trigger detection              */
N#define  GPIO_MODE_EVT_RISING_FALLING           0x10320000U   /*!< External Event Mode with Rising/Falling edge trigger detection       */
N/**
N  * @}
N  */
N
N/** @defgroup GPIO_speed_define  GPIO speed define
N  * @brief GPIO Output Maximum frequency
N  * @{
N  */
N#define  GPIO_SPEED_FREQ_LOW         0x00000000U  /*!< IO works at 2 MHz, please refer to the product datasheet */
N#define  GPIO_SPEED_FREQ_MEDIUM      0x00000001U  /*!< range 12,5 MHz to 50 MHz, please refer to the product datasheet */
N#define  GPIO_SPEED_FREQ_HIGH        0x00000002U  /*!< range 25 MHz to 100 MHz, please refer to the product datasheet  */
N#define  GPIO_SPEED_FREQ_VERY_HIGH   0x00000003U  /*!< range 50 MHz to 200 MHz, please refer to the product datasheet  */
N/**
N  * @}
N  */
N
N /** @defgroup GPIO_pull_define GPIO pull define
N   * @brief GPIO Pull-Up or Pull-Down Activation
N   * @{
N   */  
N#define  GPIO_NOPULL        0x00000000U   /*!< No Pull-up or Pull-down activation  */
N#define  GPIO_PULLUP        0x00000001U   /*!< Pull-up activation                  */
N#define  GPIO_PULLDOWN      0x00000002U   /*!< Pull-down activation                */
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup GPIO_Exported_Macros GPIO Exported Macros
N  * @{
N  */
N
N/**
N  * @brief  Checks whether the specified EXTI line flag is set or not.
N  * @param  __EXTI_LINE__ specifies the EXTI line flag to check.
N  *         This parameter can be GPIO_PIN_x where x can be(0..15)
N  * @retval The new state of __EXTI_LINE__ (SET or RESET).
N  */
N#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
N
N/**
N  * @brief  Clears the EXTI's line pending flags.
N  * @param  __EXTI_LINE__ specifies the EXTI lines flags to clear.
N  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
N  * @retval None
N  */
N#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
N
N/**
N  * @brief  Checks whether the specified EXTI line is asserted or not.
N  * @param  __EXTI_LINE__ specifies the EXTI line to check.
N  *          This parameter can be GPIO_PIN_x where x can be(0..15)
N  * @retval The new state of __EXTI_LINE__ (SET or RESET).
N  */
N#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
N
N/**
N  * @brief  Clears the EXTI's line pending bits.
N  * @param  __EXTI_LINE__ specifies the EXTI lines to clear.
N  *          This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
N  * @retval None
N  */
N#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
N
N/**
N  * @brief  Generates a Software interrupt on selected EXTI line.
N  * @param  __EXTI_LINE__ specifies the EXTI line to check.
N  *          This parameter can be GPIO_PIN_x where x can be(0..15)
N  * @retval None
N  */
N#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))
N/**
N  * @}
N  */
N
N/* Include GPIO HAL Extension module */
N#include "stm32f4xx_hal_gpio_ex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_gpio_ex.h
N  * @author  MCD Application Team
N  * @brief   Header file of GPIO HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_GPIO_EX_H
N#define __STM32F4xx_HAL_GPIO_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @defgroup GPIOEx GPIOEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup GPIOEx_Exported_Constants GPIO Exported Constants
N  * @{
N  */
N  
N/** @defgroup GPIO_Alternate_function_selection GPIO Alternate Function Selection
N  * @{
N  */
N
N/*------------------------------------------ STM32F429xx/STM32F439xx ---------*/
N#if defined(STM32F429xx) || defined(STM32F439xx)
X#if 0L || 0L
S/** 
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
S#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
S#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
S#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
S#define GPIO_AF5_SPI5          ((uint8_t)0x05)  /* SPI5 Alternate Function mapping        */
S#define GPIO_AF5_SPI6          ((uint8_t)0x05)  /* SPI6 Alternate Function mapping        */
S#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
S
S/** 
S  * @brief   AF 6 selection  
S  */ 
S#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
S#define GPIO_AF6_SAI1          ((uint8_t)0x06)  /* SAI1 Alternate Function mapping       */
S
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
S#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
S#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S#define GPIO_AF8_UART7         ((uint8_t)0x08)  /* UART7 Alternate Function mapping  */
S#define GPIO_AF8_UART8         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
S
S/** 
S  * @brief   AF 9 selection 
S  */ 
S#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
S#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping    */
S#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping   */
S#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping   */
S#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping   */
S#define GPIO_AF9_LTDC          ((uint8_t)0x09)  /* LCD-TFT Alternate Function mapping */
S
S/** 
S  * @brief   AF 10 selection  
S  */ 
S#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
S#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
S
S/** 
S  * @brief   AF 11 selection  
S  */ 
S#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
S
S/** 
S  * @brief   AF 12 selection  
S  */ 
S#define GPIO_AF12_FMC           ((uint8_t)0x0C)  /* FMC Alternate Function mapping                      */
S#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
S#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
S
S/** 
S  * @brief   AF 13 selection  
S  */ 
S#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
S
S/** 
S  * @brief   AF 14 selection  
S  */
S#define GPIO_AF14_LTDC          ((uint8_t)0x0E)  /* LCD-TFT Alternate Function mapping */
S
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
N#endif /* STM32F429xx || STM32F439xx */
N/*----------------------------------------------------------------------------*/
N
N/*---------------------------------- STM32F427xx/STM32F437xx------------------*/
N#if defined(STM32F427xx) || defined(STM32F437xx)
X#if 0L || 0L
S/** 
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
S#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
S#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
S#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
S#define GPIO_AF5_SPI5          ((uint8_t)0x05)  /* SPI5 Alternate Function mapping        */
S#define GPIO_AF5_SPI6          ((uint8_t)0x05)  /* SPI6 Alternate Function mapping        */
S/** @brief  GPIO_Legacy 
S  */
S#define GPIO_AF5_I2S3ext       GPIO_AF5_SPI3   /* I2S3ext_SD Alternate Function mapping  */
S
S/** 
S  * @brief   AF 6 selection  
S  */ 
S#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
S#define GPIO_AF6_SAI1          ((uint8_t)0x06)  /* SAI1 Alternate Function mapping       */
S
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
S#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
S#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S#define GPIO_AF8_UART7         ((uint8_t)0x08)  /* UART7 Alternate Function mapping  */
S#define GPIO_AF8_UART8         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
S
S/** 
S  * @brief   AF 9 selection 
S  */ 
S#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping  */
S#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping  */
S#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping */
S#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping */
S#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
S
S/** 
S  * @brief   AF 10 selection  
S  */ 
S#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
S#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
S
S/** 
S  * @brief   AF 11 selection  
S  */ 
S#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
S
S/** 
S  * @brief   AF 12 selection  
S  */ 
S#define GPIO_AF12_FMC           ((uint8_t)0x0C)  /* FMC Alternate Function mapping                      */
S#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
S#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
S
S/** 
S  * @brief   AF 13 selection  
S  */ 
S#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
S
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
N#endif /* STM32F427xx || STM32F437xx */
N/*----------------------------------------------------------------------------*/
N
N/*---------------------------------- STM32F407xx/STM32F417xx------------------*/
N#if defined(STM32F407xx) || defined(STM32F417xx)
X#if 0L || 0L
S/** 
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
S#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
S#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
S
S/** 
S  * @brief   AF 6 selection  
S  */ 
S#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
S#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
S#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S
S/** 
S  * @brief   AF 9 selection 
S  */ 
S#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping  */
S#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping  */
S#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping */
S#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping */
S#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
S
S/** 
S  * @brief   AF 10 selection  
S  */ 
S#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
S#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
S
S/** 
S  * @brief   AF 11 selection  
S  */ 
S#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
S
S/** 
S  * @brief   AF 12 selection  
S  */ 
S#define GPIO_AF12_FSMC          ((uint8_t)0x0C)  /* FSMC Alternate Function mapping                     */
S#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
S#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
S
S/** 
S  * @brief   AF 13 selection  
S  */ 
S#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
S
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
N#endif /* STM32F407xx || STM32F417xx */
N/*----------------------------------------------------------------------------*/
N
N/*---------------------------------- STM32F405xx/STM32F415xx------------------*/
N#if defined(STM32F405xx) || defined(STM32F415xx)
X#if 1L || 0L
N/** 
N  * @brief   AF 0 selection  
N  */ 
N#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
N#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
N#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
N#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
N#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
N
N/** 
N  * @brief   AF 1 selection  
N  */ 
N#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
N#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
N
N/** 
N  * @brief   AF 2 selection  
N  */ 
N#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
N#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
N#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
N
N/** 
N  * @brief   AF 3 selection  
N  */ 
N#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
N#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
N#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
N#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
N
N/** 
N  * @brief   AF 4 selection  
N  */ 
N#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
N#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
N#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
N
N/** 
N  * @brief   AF 5 selection  
N  */ 
N#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
N#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
N#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
N
N/** 
N  * @brief   AF 6 selection  
N  */ 
N#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
N#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
N
N/** 
N  * @brief   AF 7 selection  
N  */ 
N#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
N#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
N#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
N#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
N
N/** 
N  * @brief   AF 8 selection  
N  */ 
N#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
N#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
N#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
N
N/** 
N  * @brief   AF 9 selection 
N  */ 
N#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping  */
N#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping  */
N#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping */
N#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping */
N#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
N
N/** 
N  * @brief   AF 10 selection  
N  */ 
N#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
N#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
N
N/** 
N  * @brief   AF 12 selection  
N  */ 
N#define GPIO_AF12_FSMC          ((uint8_t)0x0C)  /* FSMC Alternate Function mapping                     */
N#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
N#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
N
N/** 
N  * @brief   AF 15 selection  
N  */ 
N#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
N#endif /* STM32F405xx || STM32F415xx */
N
N/*----------------------------------------------------------------------------*/
N
N/*---------------------------------------- STM32F401xx------------------------*/
N#if defined(STM32F401xC) || defined(STM32F401xE) 
X#if 0L || 0L 
S/** 
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
S#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
S#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
S#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping   */
S
S/** 
S  * @brief   AF 6 selection  
S  */ 
S#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S
S/** 
S  * @brief   AF 9 selection 
S  */ 
S#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
S#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping  */
S#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /* I2C3 Alternate Function mapping  */
S
S
S/** 
S  * @brief   AF 10 selection  
S  */ 
S#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
S
S/** 
S  * @brief   AF 12 selection  
S  */ 
S#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping  */
S
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
N#endif /* STM32F401xC || STM32F401xE */
N/*----------------------------------------------------------------------------*/
N
N/*--------------- STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx-------------*/
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)   
X#if 0L || 0L || 0L || 0L   
S/** 
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
S#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping    */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping    */
S#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping    */
S#define GPIO_AF4_FMPI2C1       ((uint8_t)0x04)  /* FMPI2C1 Alternate Function mapping */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
S#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4/I2S4 Alternate Function mapping   */
S#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
S
S/** 
S  * @brief   AF 6 selection  
S  */
S#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* I2S2 Alternate Function mapping       */
S#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF6_SPI4          ((uint8_t)0x06)  /* SPI4/I2S4 Alternate Function mapping  */
S#define GPIO_AF6_SPI5          ((uint8_t)0x06)  /* SPI5/I2S5 Alternate Function mapping  */
S#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
S#define GPIO_AF6_DFSDM1        ((uint8_t)0x06)  /* DFSDM1 Alternate Function mapping     */
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_SPI3          ((uint8_t)0x07)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
S#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S#define GPIO_AF8_USART3        ((uint8_t)0x08)  /* USART3 Alternate Function mapping */
S#define GPIO_AF8_DFSDM1        ((uint8_t)0x08)  /* DFSDM1 Alternate Function mapping */
S#define GPIO_AF8_CAN1          ((uint8_t)0x08)  /* CAN1 Alternate Function mapping   */
S
S/** 
S  * @brief   AF 9 selection 
S  */
S#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping   */
S#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping   */
S#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping   */
S#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping    */
S#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /* I2C3 Alternate Function mapping    */
S#define GPIO_AF9_FMPI2C1       ((uint8_t)0x09)  /* FMPI2C1 Alternate Function mapping */
S#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
S#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */  
S#define GPIO_AF9_QSPI          ((uint8_t)0x09)  /* QSPI Alternate Function mapping    */
S
S/** 
S  * @brief   AF 10 selection  
S  */ 
S#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
S#define GPIO_AF10_DFSDM1        ((uint8_t)0x0A)  /* DFSDM1 Alternate Function mapping */
S#define GPIO_AF10_QSPI          ((uint8_t)0x0A)  /* QSPI Alternate Function mapping   */
S#define GPIO_AF10_FMC           ((uint8_t)0x0A)  /* FMC Alternate Function mapping    */
S
S/** 
S  * @brief   AF 12 selection  
S  */ 
S#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping  */
S#define GPIO_AF12_FSMC          ((uint8_t)0x0C)  /* FMC Alternate Function mapping   */
S
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
N#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N
N/*----------------------------------------------------------------------------*/
N
N/*--------------- STM32F413xx/STM32F423xx-------------------------------------*/
N#if defined(STM32F413xx) || defined(STM32F423xx)   
X#if 0L || 0L   
S/** 
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
S#define GPIO_AF1_LPTIM1        ((uint8_t)0x01)  /* LPTIM1 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
S#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S#define GPIO_AF3_DFSDM2        ((uint8_t)0x03)  /* DFSDM2 Alternate Function mapping */   
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping    */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping    */
S#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping    */
S#define GPIO_AF4_FMPI2C1       ((uint8_t)0x04)  /* FMPI2C1 Alternate Function mapping */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
S#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4/I2S4 Alternate Function mapping   */
S#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
S
S/** 
S  * @brief   AF 6 selection  
S  */
S#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* I2S2 Alternate Function mapping       */
S#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF6_SPI4          ((uint8_t)0x06)  /* SPI4/I2S4 Alternate Function mapping  */
S#define GPIO_AF6_SPI5          ((uint8_t)0x06)  /* SPI5/I2S5 Alternate Function mapping  */
S#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
S#define GPIO_AF6_DFSDM1        ((uint8_t)0x06)  /* DFSDM1 Alternate Function mapping     */
S#define GPIO_AF6_DFSDM2        ((uint8_t)0x06)  /* DFSDM2 Alternate Function mapping     */   
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_SPI3          ((uint8_t)0x07)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF7_SAI1          ((uint8_t)0x07)  /* SAI1 Alternate Function mapping       */
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
S#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
S#define GPIO_AF7_DFSDM2        ((uint8_t)0x07)  /* DFSDM2 Alternate Function mapping     */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S#define GPIO_AF8_USART3        ((uint8_t)0x08)  /* USART3 Alternate Function mapping */
S#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
S#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
S#define GPIO_AF8_UART7         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
S#define GPIO_AF8_UART8         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
S#define GPIO_AF8_DFSDM1        ((uint8_t)0x08)  /* DFSDM1 Alternate Function mapping */
S#define GPIO_AF8_CAN1          ((uint8_t)0x08)  /* CAN1 Alternate Function mapping   */
S
S/** 
S  * @brief   AF 9 selection 
S  */
S#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping   */
S#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping   */
S#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping   */
S#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping    */
S#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /* I2C3 Alternate Function mapping    */
S#define GPIO_AF9_FMPI2C1       ((uint8_t)0x09)  /* FMPI2C1 Alternate Function mapping */
S#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
S#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
S#define GPIO_AF9_QSPI          ((uint8_t)0x09)  /* QSPI Alternate Function mapping    */
S
S/** 
S  * @brief   AF 10 selection  
S  */
S#define GPIO_AF10_SAI1          ((uint8_t)0x0A)  /* SAI1 Alternate Function mapping   */
S#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
S#define GPIO_AF10_DFSDM1        ((uint8_t)0x0A)  /* DFSDM1 Alternate Function mapping */
S#define GPIO_AF10_DFSDM2        ((uint8_t)0x0A)  /* DFSDM2 Alternate Function mapping */
S#define GPIO_AF10_QSPI          ((uint8_t)0x0A)  /* QSPI Alternate Function mapping   */
S#define GPIO_AF10_FSMC          ((uint8_t)0x0A)  /* FSMC Alternate Function mapping   */
S
S/** 
S  * @brief   AF 11 selection  
S  */
S#define GPIO_AF11_UART4         ((uint8_t)0x0B)  /* UART4 Alternate Function mapping  */
S#define GPIO_AF11_UART5         ((uint8_t)0x0B)  /* UART5 Alternate Function mapping  */
S#define GPIO_AF11_UART9         ((uint8_t)0x0B)  /* UART9 Alternate Function mapping  */
S#define GPIO_AF11_UART10        ((uint8_t)0x0B)  /* UART10 Alternate Function mapping */
S#define GPIO_AF11_CAN3          ((uint8_t)0x0B)  /* CAN3 Alternate Function mapping   */
S   
S/** 
S  * @brief   AF 12 selection  
S  */ 
S#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping  */
S#define GPIO_AF12_FSMC          ((uint8_t)0x0C)  /* FMC Alternate Function mapping   */
S
S/** 
S  * @brief   AF 14 selection  
S  */ 
S#define GPIO_AF14_RNG           ((uint8_t)0x0E)  /* RNG Alternate Function mapping  */
S   
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
N#endif /* STM32F413xx || STM32F423xx */
N
N/*---------------------------------------- STM32F411xx------------------------*/
N#if defined(STM32F411xE) 
X#if 0L 
S/** 
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
S#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
S#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
S#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
S#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
S
S/** 
S  * @brief   AF 6 selection  
S  */
S#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* I2S2 Alternate Function mapping       */
S#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF6_SPI4          ((uint8_t)0x06)  /* SPI4/I2S4 Alternate Function mapping  */
S#define GPIO_AF6_SPI5          ((uint8_t)0x06)  /* SPI5/I2S5 Alternate Function mapping  */
S#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_SPI3          ((uint8_t)0x07)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S
S/** 
S  * @brief   AF 9 selection 
S  */ 
S#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
S#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping  */
S#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /* I2C3 Alternate Function mapping  */
S
S/** 
S  * @brief   AF 10 selection  
S  */ 
S#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
S
S/** 
S  * @brief   AF 12 selection  
S  */ 
S#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping  */
S
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
N#endif /* STM32F411xE */
N
N/*---------------------------------------- STM32F410xx------------------------*/
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S/** 
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_LPTIM1        ((uint8_t)0x01)  /* LPTIM1 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
S#define GPIO_AF4_FMPI2C1       ((uint8_t)0x04)  /* FMPI2C1 Alternate Function mapping */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
S#if defined(STM32F410Cx) || defined(STM32F410Rx)  
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#endif /* STM32F410Cx || STM32F410Rx */   
S
S/** 
S  * @brief   AF 6 selection  
S  */
S#define GPIO_AF6_SPI1          ((uint8_t)0x06)  /* SPI1 Alternate Function mapping  */
S#if defined(STM32F410Cx) || defined(STM32F410Rx)   
S#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* I2S2 Alternate Function mapping       */
S#endif /* STM32F410Cx || STM32F410Rx */   
S#define GPIO_AF6_SPI5          ((uint8_t)0x06)  /* SPI5/I2S5 Alternate Function mapping  */
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S
S/** 
S  * @brief   AF 9 selection 
S  */ 
S#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping  */
S#define GPIO_AF9_FMPI2C1       ((uint8_t)0x09)  /* FMPI2C1 Alternate Function mapping */
S
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N/*---------------------------------------- STM32F446xx -----------------------*/
N#if defined(STM32F446xx)
X#if 0L
S/**
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
S#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S#define GPIO_AF3_CEC           ((uint8_t)0x03)  /* CEC Alternate Function mapping   */
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
S#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
S#define GPIO_AF4_FMPI2C1       ((uint8_t)0x04)  /* FMPI2C1 Alternate Function mapping */
S#define GPIO_AF4_CEC           ((uint8_t)0x04)  /* CEC Alternate Function mapping  */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
S#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
S
S/** 
S  * @brief   AF 6 selection  
S  */ 
S#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* SPI2/I2S2 Alternate Function mapping  */
S#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF6_SPI4          ((uint8_t)0x06)  /* SPI4 Alternate Function mapping       */
S#define GPIO_AF6_SAI1          ((uint8_t)0x06)  /* SAI1 Alternate Function mapping       */
S
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
S#define GPIO_AF7_UART5         ((uint8_t)0x07)  /* UART5 Alternate Function mapping      */
S#define GPIO_AF7_SPI2          ((uint8_t)0x07)  /* SPI2/I2S2 Alternate Function mapping  */
S#define GPIO_AF7_SPI3          ((uint8_t)0x07)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF7_SPDIFRX       ((uint8_t)0x07)  /* SPDIFRX Alternate Function mapping      */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
S#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S#define GPIO_AF8_SPDIFRX       ((uint8_t)0x08)  /* SPDIFRX Alternate Function mapping  */
S#define GPIO_AF8_SAI2          ((uint8_t)0x08)  /* SAI2 Alternate Function mapping   */
S
S/** 
S  * @brief   AF 9 selection 
S  */ 
S#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping  */
S#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping  */
S#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping */
S#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping */
S#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
S#define GPIO_AF9_QSPI          ((uint8_t)0x09)  /* QSPI Alternate Function mapping  */
S
S/** 
S  * @brief   AF 10 selection  
S  */ 
S#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
S#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
S#define GPIO_AF10_SAI2          ((uint8_t)0x0A)  /* SAI2 Alternate Function mapping   */
S#define GPIO_AF10_QSPI          ((uint8_t)0x0A)  /* QSPI Alternate Function mapping  */
S
S/** 
S  * @brief   AF 11 selection  
S  */ 
S#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
S
S/** 
S  * @brief   AF 12 selection  
S  */ 
S#define GPIO_AF12_FMC           ((uint8_t)0x0C)  /* FMC Alternate Function mapping                      */
S#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
S#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
S
S/** 
S  * @brief   AF 13 selection  
S  */ 
S#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
S
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
S
N#endif /* STM32F446xx */
N/*----------------------------------------------------------------------------*/
N
N/*-------------------------------- STM32F469xx/STM32F479xx--------------------*/
N#if defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L
S/** 
S  * @brief   AF 0 selection  
S  */ 
S#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
S#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
S#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
S#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
S#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
S
S/** 
S  * @brief   AF 1 selection  
S  */ 
S#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
S#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
S
S/** 
S  * @brief   AF 2 selection  
S  */ 
S#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
S#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
S#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
S
S/** 
S  * @brief   AF 3 selection  
S  */ 
S#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
S#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
S#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
S#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
S
S/** 
S  * @brief   AF 4 selection  
S  */ 
S#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
S#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
S#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
S
S/** 
S  * @brief   AF 5 selection  
S  */ 
S#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
S#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
S#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
S#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
S#define GPIO_AF5_SPI5          ((uint8_t)0x05)  /* SPI5 Alternate Function mapping        */
S#define GPIO_AF5_SPI6          ((uint8_t)0x05)  /* SPI6 Alternate Function mapping        */
S#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
S
S/** 
S  * @brief   AF 6 selection  
S  */ 
S#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
S#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
S#define GPIO_AF6_SAI1          ((uint8_t)0x06)  /* SAI1 Alternate Function mapping       */
S
S/** 
S  * @brief   AF 7 selection  
S  */ 
S#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
S#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
S#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
S#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
S
S/** 
S  * @brief   AF 8 selection  
S  */ 
S#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
S#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
S#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
S#define GPIO_AF8_UART7         ((uint8_t)0x08)  /* UART7 Alternate Function mapping  */
S#define GPIO_AF8_UART8         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
S
S/** 
S  * @brief   AF 9 selection 
S  */ 
S#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
S#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping    */
S#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping   */
S#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping   */
S#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping   */
S#define GPIO_AF9_LTDC          ((uint8_t)0x09)  /* LCD-TFT Alternate Function mapping */
S#define GPIO_AF9_QSPI          ((uint8_t)0x09)  /* QSPI Alternate Function mapping    */
S
S/** 
S  * @brief   AF 10 selection  
S  */ 
S#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
S#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
S#define GPIO_AF10_QSPI          ((uint8_t)0x0A)  /* QSPI Alternate Function mapping   */
S
S/** 
S  * @brief   AF 11 selection  
S  */ 
S#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
S
S/** 
S  * @brief   AF 12 selection  
S  */ 
S#define GPIO_AF12_FMC           ((uint8_t)0x0C)  /* FMC Alternate Function mapping                      */
S#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
S#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
S
S/** 
S  * @brief   AF 13 selection  
S  */ 
S#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
S#define GPIO_AF13_DSI           ((uint8_t)0x0D)  /* DSI Alternate Function mapping  */
S
S/** 
S  * @brief   AF 14 selection  
S  */
S#define GPIO_AF14_LTDC          ((uint8_t)0x0E)  /* LCD-TFT Alternate Function mapping */
S
S/** 
S  * @brief   AF 15 selection  
S  */ 
S#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
S
N#endif /* STM32F469xx || STM32F479xx */
N/*----------------------------------------------------------------------------*/
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup GPIOEx_Exported_Macros GPIO Exported Macros
N  * @{
N  */
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @defgroup GPIOEx_Exported_Functions GPIO Exported Functions
N  * @{
N  */
N/**
N  * @}
N  */
N
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup GPIOEx_Private_Constants GPIO Private Constants
N  * @{
N  */
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup GPIOEx_Private_Macros GPIO Private Macros
N  * @{
N  */
N/** @defgroup GPIOEx_Get_Port_Index GPIO Get Port Index
N  * @{
N  */
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
X#if 1L || 0L || 0L || 0L
N#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
N                                               ((__GPIOx__) == (GPIOB))? 1U :\
N                                               ((__GPIOx__) == (GPIOC))? 2U :\
N                                               ((__GPIOx__) == (GPIOD))? 3U :\
N                                               ((__GPIOx__) == (GPIOE))? 4U :\
N                                               ((__GPIOx__) == (GPIOF))? 5U :\
N                                               ((__GPIOx__) == (GPIOG))? 6U :\
N                                               ((__GPIOx__) == (GPIOH))? 7U : 8U)
X#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :                                               ((__GPIOx__) == (GPIOB))? 1U :                                               ((__GPIOx__) == (GPIOC))? 2U :                                               ((__GPIOx__) == (GPIOD))? 3U :                                               ((__GPIOx__) == (GPIOE))? 4U :                                               ((__GPIOx__) == (GPIOF))? 5U :                                               ((__GPIOx__) == (GPIOG))? 6U :                                               ((__GPIOx__) == (GPIOH))? 7U : 8U)
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L
S#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
S                                               ((__GPIOx__) == (GPIOB))? 1U :\
S                                               ((__GPIOx__) == (GPIOC))? 2U :\
S                                               ((__GPIOx__) == (GPIOD))? 3U :\
S                                               ((__GPIOx__) == (GPIOE))? 4U :\
S                                               ((__GPIOx__) == (GPIOF))? 5U :\
S                                               ((__GPIOx__) == (GPIOG))? 6U :\
S                                               ((__GPIOx__) == (GPIOH))? 7U :\
S                                               ((__GPIOx__) == (GPIOI))? 8U :\
S                                               ((__GPIOx__) == (GPIOJ))? 9U : 10U)
X#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :                                               ((__GPIOx__) == (GPIOB))? 1U :                                               ((__GPIOx__) == (GPIOC))? 2U :                                               ((__GPIOx__) == (GPIOD))? 3U :                                               ((__GPIOx__) == (GPIOE))? 4U :                                               ((__GPIOx__) == (GPIOF))? 5U :                                               ((__GPIOx__) == (GPIOG))? 6U :                                               ((__GPIOx__) == (GPIOH))? 7U :                                               ((__GPIOx__) == (GPIOI))? 8U :                                               ((__GPIOx__) == (GPIOJ))? 9U : 10U)
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) 
X#if 0L || 0L || 0L 
S#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
S                                               ((__GPIOx__) == (GPIOB))? 1U :\
S                                               ((__GPIOx__) == (GPIOC))? 2U : 7U)
X#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :                                               ((__GPIOx__) == (GPIOB))? 1U :                                               ((__GPIOx__) == (GPIOC))? 2U : 7U)
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) 
X#if 0L || 0L || 0L 
S#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
S                                               ((__GPIOx__) == (GPIOB))? 1U :\
S                                               ((__GPIOx__) == (GPIOC))? 2U :\
S                                               ((__GPIOx__) == (GPIOD))? 3U :\
S                                               ((__GPIOx__) == (GPIOE))? 4U : 7U)
X#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :                                               ((__GPIOx__) == (GPIOB))? 1U :                                               ((__GPIOx__) == (GPIOC))? 2U :                                               ((__GPIOx__) == (GPIOD))? 3U :                                               ((__GPIOx__) == (GPIOE))? 4U : 7U)
N#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
N
N#if defined(STM32F446xx) || defined(STM32F412Zx) ||defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)  || defined(STM32F413xx) || defined(STM32F423xx) 
X#if 0L || 0L ||0L || 0L || 0L  || 0L || 0L 
S#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
S                                               ((__GPIOx__) == (GPIOB))? 1U :\
S                                               ((__GPIOx__) == (GPIOC))? 2U :\
S                                               ((__GPIOx__) == (GPIOD))? 3U :\
S                                               ((__GPIOx__) == (GPIOE))? 4U :\
S                                               ((__GPIOx__) == (GPIOF))? 5U :\
S                                               ((__GPIOx__) == (GPIOG))? 6U : 7U)
X#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :                                               ((__GPIOx__) == (GPIOB))? 1U :                                               ((__GPIOx__) == (GPIOC))? 2U :                                               ((__GPIOx__) == (GPIOD))? 3U :                                               ((__GPIOx__) == (GPIOE))? 4U :                                               ((__GPIOx__) == (GPIOF))? 5U :                                               ((__GPIOx__) == (GPIOG))? 6U : 7U)
N#endif /* STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
N
N/**
N  * @}
N  */
N
N/** @defgroup GPIOEx_IS_Alternat_function_selection GPIO Check Alternate Function
N  * @{
N  */  
N/*------------------------- STM32F429xx/STM32F439xx---------------------------*/
N#if defined(STM32F429xx) || defined(STM32F439xx)
X#if 0L || 0L
S#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
S                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
S                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
S                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
S                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
S                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
S                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
S                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
S                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
S                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
S                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
S                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
S                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
S                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
S                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
S                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
S                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
S                          ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       || \
S                          ((AF) == GPIO_AF5_SPI5)       || ((AF) == GPIO_AF5_SPI6)       || \
S                          ((AF) == GPIO_AF8_UART7)      || ((AF) == GPIO_AF8_UART8)      || \
S                          ((AF) == GPIO_AF12_FMC)       ||  ((AF) == GPIO_AF6_SAI1)      || \
S                          ((AF) == GPIO_AF14_LTDC))
X#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      ||                           ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     ||                           ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      ||                           ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       ||                           ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       ||                           ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       ||                           ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       ||                           ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       ||                           ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      ||                           ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      ||                           ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     ||                           ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      ||                           ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     ||                           ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       ||                           ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    ||                           ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) ||                           ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      ||                           ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       ||                           ((AF) == GPIO_AF5_SPI5)       || ((AF) == GPIO_AF5_SPI6)       ||                           ((AF) == GPIO_AF8_UART7)      || ((AF) == GPIO_AF8_UART8)      ||                           ((AF) == GPIO_AF12_FMC)       ||  ((AF) == GPIO_AF6_SAI1)      ||                           ((AF) == GPIO_AF14_LTDC))
S
N#endif /* STM32F429xx || STM32F439xx */
N/*----------------------------------------------------------------------------*/
N
N/*---------------------------------- STM32F427xx/STM32F437xx------------------*/
N#if defined(STM32F427xx) || defined(STM32F437xx)
X#if 0L || 0L
S#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
S                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
S                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
S                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
S                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
S                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
S                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
S                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
S                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
S                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
S                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
S                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
S                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
S                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
S                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
S                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
S                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
S                          ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       || \
S                          ((AF) == GPIO_AF5_SPI5)       || ((AF) == GPIO_AF5_SPI6)       || \
S                          ((AF) == GPIO_AF8_UART7)      || ((AF) == GPIO_AF8_UART8)      || \
S                          ((AF) == GPIO_AF12_FMC)       ||  ((AF) == GPIO_AF6_SAI1))
X#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      ||                           ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     ||                           ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      ||                           ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       ||                           ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       ||                           ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       ||                           ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       ||                           ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       ||                           ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      ||                           ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      ||                           ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     ||                           ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      ||                           ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     ||                           ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       ||                           ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    ||                           ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) ||                           ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      ||                           ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       ||                           ((AF) == GPIO_AF5_SPI5)       || ((AF) == GPIO_AF5_SPI6)       ||                           ((AF) == GPIO_AF8_UART7)      || ((AF) == GPIO_AF8_UART8)      ||                           ((AF) == GPIO_AF12_FMC)       ||  ((AF) == GPIO_AF6_SAI1))
S
N#endif /* STM32F427xx || STM32F437xx */
N/*----------------------------------------------------------------------------*/
N
N/*---------------------------------- STM32F407xx/STM32F417xx------------------*/
N#if defined(STM32F407xx) || defined(STM32F417xx)
X#if 0L || 0L
S#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
S                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
S                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
S                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
S                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
S                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
S                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
S                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
S                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
S                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
S                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
S                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
S                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
S                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
S                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
S                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
S                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
S                          ((AF) == GPIO_AF12_FSMC)      || ((AF) == GPIO_AF15_EVENTOUT))
X#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      ||                           ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     ||                           ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      ||                           ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       ||                           ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       ||                           ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       ||                           ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       ||                           ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       ||                           ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      ||                           ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      ||                           ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     ||                           ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      ||                           ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     ||                           ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       ||                           ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    ||                           ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) ||                           ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      ||                           ((AF) == GPIO_AF12_FSMC)      || ((AF) == GPIO_AF15_EVENTOUT))
S
N#endif /* STM32F407xx || STM32F417xx */
N/*----------------------------------------------------------------------------*/
N
N/*---------------------------------- STM32F405xx/STM32F415xx------------------*/
N#if defined(STM32F405xx) || defined(STM32F415xx)
X#if 1L || 0L
N#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
N                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
N                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
N                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
N                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
N                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
N                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
N                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
N                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
N                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
N                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
N                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
N                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
N                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
N                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
N                          ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDIO)      || \
N                          ((AF) == GPIO_AF12_FSMC)      || ((AF) == GPIO_AF15_EVENTOUT))
X#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      ||                           ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     ||                           ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      ||                           ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       ||                           ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       ||                           ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       ||                           ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       ||                           ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       ||                           ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      ||                           ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      ||                           ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     ||                           ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      ||                           ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     ||                           ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       ||                           ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    ||                           ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDIO)      ||                           ((AF) == GPIO_AF12_FSMC)      || ((AF) == GPIO_AF15_EVENTOUT))
N
N#endif /* STM32F405xx || STM32F415xx */
N
N/*----------------------------------------------------------------------------*/
N
N/*---------------------------------------- STM32F401xx------------------------*/
N#if defined(STM32F401xC) || defined(STM32F401xE) 
X#if 0L || 0L 
S#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
S                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
S                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
S                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
S                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
S                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF4_I2C1)       || \
S                          ((AF) == GPIO_AF4_I2C2)       || ((AF) == GPIO_AF4_I2C3)       || \
S                          ((AF) == GPIO_AF5_SPI1)       || ((AF) == GPIO_AF5_SPI2)       || \
S                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF5_SPI4)       || \
S                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
S                          ((AF) == GPIO_AF8_USART6)     || ((AF) == GPIO_AF10_OTG_FS)    || \
S                          ((AF) == GPIO_AF9_I2C2)       || ((AF) == GPIO_AF9_I2C3)       || \
S                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF15_EVENTOUT))
X#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      ||                           ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     ||                           ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      ||                           ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       ||                           ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       ||                           ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF4_I2C1)       ||                           ((AF) == GPIO_AF4_I2C2)       || ((AF) == GPIO_AF4_I2C3)       ||                           ((AF) == GPIO_AF5_SPI1)       || ((AF) == GPIO_AF5_SPI2)       ||                           ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF5_SPI4)       ||                           ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     ||                           ((AF) == GPIO_AF8_USART6)     || ((AF) == GPIO_AF10_OTG_FS)    ||                           ((AF) == GPIO_AF9_I2C2)       || ((AF) == GPIO_AF9_I2C3)       ||                           ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF15_EVENTOUT))
S
N#endif /* STM32F401xC || STM32F401xE */
N/*----------------------------------------------------------------------------*/
N/*---------------------------------------- STM32F410xx------------------------*/
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) 
X#if 0L || 0L || 0L 
S#define IS_GPIO_AF(AF)   (((AF) < 10U) || ((AF) == 15U))
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N/*---------------------------------------- STM32F411xx------------------------*/
N#if defined(STM32F411xE) 
X#if 0L 
S#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
S                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
S                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
S                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
S                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
S                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF4_I2C1)       || \
S                          ((AF) == GPIO_AF4_I2C2)       || ((AF) == GPIO_AF4_I2C3)       || \
S                          ((AF) == GPIO_AF5_SPI1)       || ((AF) == GPIO_AF5_SPI2)       || \
S                          ((AF) == GPIO_AF5_SPI3)       || ((AF) == GPIO_AF6_SPI4)       || \
S                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF5_SPI4)       || \
S                          ((AF) == GPIO_AF6_SPI5)       || ((AF) == GPIO_AF7_SPI3)       || \
S                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
S                          ((AF) == GPIO_AF8_USART6)     || ((AF) == GPIO_AF10_OTG_FS)    || \
S                          ((AF) == GPIO_AF9_I2C2)       || ((AF) == GPIO_AF9_I2C3)       || \
S                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF15_EVENTOUT))
X#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      ||                           ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     ||                           ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      ||                           ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       ||                           ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       ||                           ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF4_I2C1)       ||                           ((AF) == GPIO_AF4_I2C2)       || ((AF) == GPIO_AF4_I2C3)       ||                           ((AF) == GPIO_AF5_SPI1)       || ((AF) == GPIO_AF5_SPI2)       ||                           ((AF) == GPIO_AF5_SPI3)       || ((AF) == GPIO_AF6_SPI4)       ||                           ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF5_SPI4)       ||                           ((AF) == GPIO_AF6_SPI5)       || ((AF) == GPIO_AF7_SPI3)       ||                           ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     ||                           ((AF) == GPIO_AF8_USART6)     || ((AF) == GPIO_AF10_OTG_FS)    ||                           ((AF) == GPIO_AF9_I2C2)       || ((AF) == GPIO_AF9_I2C3)       ||                           ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF15_EVENTOUT))
S
N#endif /* STM32F411xE */
N/*----------------------------------------------------------------------------*/
N
N/*----------------------------------------------- STM32F446xx ----------------*/
N#if defined(STM32F446xx) 
X#if 0L 
S#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
S                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
S                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
S                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
S                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
S                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
S                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
S                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
S                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
S                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
S                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
S                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
S                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
S                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
S                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
S                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
S                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
S                          ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       || \
S                          ((AF) == GPIO_AF12_FMC)       ||  ((AF) == GPIO_AF6_SAI1)      || \
S                          ((AF) == GPIO_AF3_CEC)        ||  ((AF) == GPIO_AF4_CEC)       || \
S                          ((AF) == GPIO_AF5_SPI3)       ||  ((AF) == GPIO_AF6_SPI2)      || \
S                          ((AF) == GPIO_AF6_SPI4)       ||  ((AF) == GPIO_AF7_UART5)     || \
S                          ((AF) == GPIO_AF7_SPI2)       ||  ((AF) == GPIO_AF7_SPI3)      || \
S                          ((AF) == GPIO_AF7_SPDIFRX)    ||  ((AF) == GPIO_AF8_SPDIFRX)   || \
S                          ((AF) == GPIO_AF8_SAI2)       ||  ((AF) == GPIO_AF9_QSPI)      || \
S                          ((AF) == GPIO_AF10_SAI2)      ||  ((AF) == GPIO_AF10_QSPI))
X#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      ||                           ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     ||                           ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      ||                           ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       ||                           ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       ||                           ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       ||                           ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       ||                           ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       ||                           ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      ||                           ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      ||                           ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     ||                           ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      ||                           ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     ||                           ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       ||                           ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    ||                           ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) ||                           ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      ||                           ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       ||                           ((AF) == GPIO_AF12_FMC)       ||  ((AF) == GPIO_AF6_SAI1)      ||                           ((AF) == GPIO_AF3_CEC)        ||  ((AF) == GPIO_AF4_CEC)       ||                           ((AF) == GPIO_AF5_SPI3)       ||  ((AF) == GPIO_AF6_SPI2)      ||                           ((AF) == GPIO_AF6_SPI4)       ||  ((AF) == GPIO_AF7_UART5)     ||                           ((AF) == GPIO_AF7_SPI2)       ||  ((AF) == GPIO_AF7_SPI3)      ||                           ((AF) == GPIO_AF7_SPDIFRX)    ||  ((AF) == GPIO_AF8_SPDIFRX)   ||                           ((AF) == GPIO_AF8_SAI2)       ||  ((AF) == GPIO_AF9_QSPI)      ||                           ((AF) == GPIO_AF10_SAI2)      ||  ((AF) == GPIO_AF10_QSPI))
S
N#endif /* STM32F446xx */
N/*----------------------------------------------------------------------------*/
N
N/*------------------------------------------- STM32F469xx/STM32F479xx --------*/
N#if defined(STM32F469xx) || defined(STM32F479xx) 
X#if 0L || 0L 
S#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
S                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
S                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
S                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
S                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
S                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
S                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
S                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
S                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
S                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
S                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
S                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
S                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
S                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
S                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
S                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
S                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
S                          ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       || \
S                          ((AF) == GPIO_AF5_SPI5)       || ((AF) == GPIO_AF5_SPI6)       || \
S                          ((AF) == GPIO_AF8_UART7)      || ((AF) == GPIO_AF8_UART8)      || \
S                          ((AF) == GPIO_AF12_FMC)       || ((AF) == GPIO_AF6_SAI1)       || \
S                          ((AF) == GPIO_AF14_LTDC)      || ((AF) == GPIO_AF13_DSI)      || \
S                          ((AF) == GPIO_AF9_QSPI)       || ((AF) == GPIO_AF10_QSPI))
X#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      ||                           ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     ||                           ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      ||                           ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       ||                           ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       ||                           ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       ||                           ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       ||                           ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       ||                           ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      ||                           ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      ||                           ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     ||                           ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      ||                           ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     ||                           ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       ||                           ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    ||                           ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) ||                           ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      ||                           ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       ||                           ((AF) == GPIO_AF5_SPI5)       || ((AF) == GPIO_AF5_SPI6)       ||                           ((AF) == GPIO_AF8_UART7)      || ((AF) == GPIO_AF8_UART8)      ||                           ((AF) == GPIO_AF12_FMC)       || ((AF) == GPIO_AF6_SAI1)       ||                           ((AF) == GPIO_AF14_LTDC)      || ((AF) == GPIO_AF13_DSI)      ||                           ((AF) == GPIO_AF9_QSPI)       || ((AF) == GPIO_AF10_QSPI))
S
N#endif /* STM32F469xx || STM32F479xx */
N/*----------------------------------------------------------------------------*/
N
N/*------------------STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx-----------*/
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)  
X#if 0L || 0L || 0L || 0L  
S#define IS_GPIO_AF(AF)   (((AF) < 16U) && ((AF) != 11U) && ((AF) != 14U) && ((AF) != 13U))
N#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N/*----------------------------------------------------------------------------*/
N
N/*------------------STM32F413xx/STM32F423xx-----------------------------------*/
N#if defined(STM32F413xx) || defined(STM32F423xx)  
X#if 0L || 0L  
S#define IS_GPIO_AF(AF)   (((AF) < 16U) && ((AF) != 13U))
N#endif /* STM32F413xx || STM32F423xx */
N/*----------------------------------------------------------------------------*/
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup GPIOEx_Private_Functions GPIO Private Functions
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_GPIO_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 231 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup GPIO_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup GPIO_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization and de-initialization functions *****************************/
Nvoid  HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init);
Nvoid  HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin);
N/**
N  * @}
N  */
N
N/** @addtogroup GPIO_Exported_Functions_Group2
N  * @{
N  */
N/* IO operation functions *****************************************************/
NGPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
Nvoid HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState);
Nvoid HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
NHAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
Nvoid HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin);
Nvoid HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup GPIO_Private_Constants GPIO Private Constants
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup GPIO_Private_Macros GPIO Private Macros
N  * @{
N  */
N#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))
N#define IS_GPIO_PIN(PIN)           ((((PIN) & GPIO_PIN_MASK ) != 0x00U) && (((PIN) & ~GPIO_PIN_MASK) == 0x00U))
N#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT)              ||\
N                            ((MODE) == GPIO_MODE_OUTPUT_PP)          ||\
N                            ((MODE) == GPIO_MODE_OUTPUT_OD)          ||\
N                            ((MODE) == GPIO_MODE_AF_PP)              ||\
N                            ((MODE) == GPIO_MODE_AF_OD)              ||\
N                            ((MODE) == GPIO_MODE_IT_RISING)          ||\
N                            ((MODE) == GPIO_MODE_IT_FALLING)         ||\
N                            ((MODE) == GPIO_MODE_IT_RISING_FALLING)  ||\
N                            ((MODE) == GPIO_MODE_EVT_RISING)         ||\
N                            ((MODE) == GPIO_MODE_EVT_FALLING)        ||\
N                            ((MODE) == GPIO_MODE_EVT_RISING_FALLING) ||\
N                            ((MODE) == GPIO_MODE_ANALOG))
X#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT)              ||                            ((MODE) == GPIO_MODE_OUTPUT_PP)          ||                            ((MODE) == GPIO_MODE_OUTPUT_OD)          ||                            ((MODE) == GPIO_MODE_AF_PP)              ||                            ((MODE) == GPIO_MODE_AF_OD)              ||                            ((MODE) == GPIO_MODE_IT_RISING)          ||                            ((MODE) == GPIO_MODE_IT_FALLING)         ||                            ((MODE) == GPIO_MODE_IT_RISING_FALLING)  ||                            ((MODE) == GPIO_MODE_EVT_RISING)         ||                            ((MODE) == GPIO_MODE_EVT_FALLING)        ||                            ((MODE) == GPIO_MODE_EVT_RISING_FALLING) ||                            ((MODE) == GPIO_MODE_ANALOG))
N#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW)  || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || \
N                              ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH))
X#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW)  || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) ||                               ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH))
N#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || \
N                            ((PULL) == GPIO_PULLDOWN))
X#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) ||                             ((PULL) == GPIO_PULLDOWN))
N/**
N  * @}
N  */
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup GPIO_Private_Functions GPIO Private Functions
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_GPIO_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 259 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 2
N#endif /* HAL_GPIO_MODULE_ENABLED */
N
N#ifdef HAL_DMA_MODULE_ENABLED
N  #include "stm32f4xx_hal_dma.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_dma.h
N  * @author  MCD Application Team
N  * @brief   Header file of DMA HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_DMA_H
N#define __STM32F4xx_HAL_DMA_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup DMA
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup DMA_Exported_Types DMA Exported Types
N  * @brief    DMA Exported Types 
N  * @{
N  */
N   
N/** 
N  * @brief  DMA Configuration Structure definition
N  */
Ntypedef struct
N{
N  uint32_t Channel;              /*!< Specifies the channel used for the specified stream. 
N                                      This parameter can be a value of @ref DMA_Channel_selection                    */
N
N  uint32_t Direction;            /*!< Specifies if the data will be transferred from memory to peripheral, 
N                                      from memory to memory or from peripheral to memory.
N                                      This parameter can be a value of @ref DMA_Data_transfer_direction              */
N
N  uint32_t PeriphInc;            /*!< Specifies whether the Peripheral address register should be incremented or not.
N                                      This parameter can be a value of @ref DMA_Peripheral_incremented_mode          */
N
N  uint32_t MemInc;               /*!< Specifies whether the memory address register should be incremented or not.
N                                      This parameter can be a value of @ref DMA_Memory_incremented_mode              */
N
N  uint32_t PeriphDataAlignment;  /*!< Specifies the Peripheral data width.
N                                      This parameter can be a value of @ref DMA_Peripheral_data_size                 */
N
N  uint32_t MemDataAlignment;     /*!< Specifies the Memory data width.
N                                      This parameter can be a value of @ref DMA_Memory_data_size                     */
N
N  uint32_t Mode;                 /*!< Specifies the operation mode of the DMAy Streamx.
N                                      This parameter can be a value of @ref DMA_mode
N                                      @note The circular buffer mode cannot be used if the memory-to-memory
N                                            data transfer is configured on the selected Stream                        */
N
N  uint32_t Priority;             /*!< Specifies the software priority for the DMAy Streamx.
N                                      This parameter can be a value of @ref DMA_Priority_level                       */
N
N  uint32_t FIFOMode;             /*!< Specifies if the FIFO mode or Direct mode will be used for the specified stream.
N                                      This parameter can be a value of @ref DMA_FIFO_direct_mode
N                                      @note The Direct mode (FIFO mode disabled) cannot be used if the 
N                                            memory-to-memory data transfer is configured on the selected stream       */
N
N  uint32_t FIFOThreshold;        /*!< Specifies the FIFO threshold level.
N                                      This parameter can be a value of @ref DMA_FIFO_threshold_level                  */
N
N  uint32_t MemBurst;             /*!< Specifies the Burst transfer configuration for the memory transfers. 
N                                      It specifies the amount of data to be transferred in a single non interruptible
N                                      transaction.
N                                      This parameter can be a value of @ref DMA_Memory_burst 
N                                      @note The burst mode is possible only if the address Increment mode is enabled. */
N
N  uint32_t PeriphBurst;          /*!< Specifies the Burst transfer configuration for the peripheral transfers. 
N                                      It specifies the amount of data to be transferred in a single non interruptible 
N                                      transaction. 
N                                      This parameter can be a value of @ref DMA_Peripheral_burst
N                                      @note The burst mode is possible only if the address Increment mode is enabled. */
N}DMA_InitTypeDef;
N
N
N/** 
N  * @brief  HAL DMA State structures definition
N  */
Ntypedef enum
N{
N  HAL_DMA_STATE_RESET             = 0x00U,  /*!< DMA not yet initialized or disabled */
N  HAL_DMA_STATE_READY             = 0x01U,  /*!< DMA initialized and ready for use   */
N  HAL_DMA_STATE_BUSY              = 0x02U,  /*!< DMA process is ongoing              */
N  HAL_DMA_STATE_TIMEOUT           = 0x03U,  /*!< DMA timeout state                   */
N  HAL_DMA_STATE_ERROR             = 0x04U,  /*!< DMA error state                     */
N  HAL_DMA_STATE_ABORT             = 0x05U,  /*!< DMA Abort state                     */
N}HAL_DMA_StateTypeDef;
N
N/** 
N  * @brief  HAL DMA Error Code structure definition
N  */
Ntypedef enum
N{
N  HAL_DMA_FULL_TRANSFER           = 0x00U,  /*!< Full transfer     */
N  HAL_DMA_HALF_TRANSFER           = 0x01U   /*!< Half Transfer     */
N}HAL_DMA_LevelCompleteTypeDef;
N
N/** 
N  * @brief  HAL DMA Error Code structure definition
N  */
Ntypedef enum
N{
N  HAL_DMA_XFER_CPLT_CB_ID         = 0x00U,  /*!< Full transfer     */
N  HAL_DMA_XFER_HALFCPLT_CB_ID     = 0x01U,  /*!< Half Transfer     */
N  HAL_DMA_XFER_M1CPLT_CB_ID       = 0x02U,  /*!< M1 Full Transfer  */
N  HAL_DMA_XFER_M1HALFCPLT_CB_ID   = 0x03U,  /*!< M1 Half Transfer  */
N  HAL_DMA_XFER_ERROR_CB_ID        = 0x04U,  /*!< Error             */
N  HAL_DMA_XFER_ABORT_CB_ID        = 0x05U,  /*!< Abort             */
N  HAL_DMA_XFER_ALL_CB_ID          = 0x06U   /*!< All               */
N}HAL_DMA_CallbackIDTypeDef;
N
N/** 
N  * @brief  DMA handle Structure definition
N  */
Ntypedef struct __DMA_HandleTypeDef
N{
N  DMA_Stream_TypeDef         *Instance;                                                        /*!< Register base address                  */
N
N  DMA_InitTypeDef            Init;                                                             /*!< DMA communication parameters           */ 
N
N  HAL_LockTypeDef            Lock;                                                             /*!< DMA locking object                     */  
N
N  __IO HAL_DMA_StateTypeDef  State;                                                            /*!< DMA transfer state                     */
X  volatile HAL_DMA_StateTypeDef  State;                                                             
N
N  void                       *Parent;                                                          /*!< Parent object state                    */ 
N
N  void                       (* XferCpltCallback)( struct __DMA_HandleTypeDef * hdma);         /*!< DMA transfer complete callback         */
N
N  void                       (* XferHalfCpltCallback)( struct __DMA_HandleTypeDef * hdma);     /*!< DMA Half transfer complete callback    */
N
N  void                       (* XferM1CpltCallback)( struct __DMA_HandleTypeDef * hdma);       /*!< DMA transfer complete Memory1 callback */
N  
N  void                       (* XferM1HalfCpltCallback)( struct __DMA_HandleTypeDef * hdma);   /*!< DMA transfer Half complete Memory1 callback */
N  
N  void                       (* XferErrorCallback)( struct __DMA_HandleTypeDef * hdma);        /*!< DMA transfer error callback            */
N  
N  void                       (* XferAbortCallback)( struct __DMA_HandleTypeDef * hdma);        /*!< DMA transfer Abort callback            */  
N
N  __IO uint32_t              ErrorCode;                                                        /*!< DMA Error code                          */
X  volatile uint32_t              ErrorCode;                                                         
N  
N  uint32_t                   StreamBaseAddress;                                                /*!< DMA Stream Base Address                */
N
N  uint32_t                   StreamIndex;                                                      /*!< DMA Stream Index                       */
N 
N}DMA_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup DMA_Exported_Constants DMA Exported Constants
N  * @brief    DMA Exported constants 
N  * @{
N  */
N
N/** @defgroup DMA_Error_Code DMA Error Code
N  * @brief    DMA Error Code 
N  * @{
N  */ 
N#define HAL_DMA_ERROR_NONE            0x00000000U    /*!< No error                               */
N#define HAL_DMA_ERROR_TE              0x00000001U    /*!< Transfer error                         */
N#define HAL_DMA_ERROR_FE              0x00000002U    /*!< FIFO error                             */
N#define HAL_DMA_ERROR_DME             0x00000004U    /*!< Direct Mode error                      */
N#define HAL_DMA_ERROR_TIMEOUT         0x00000020U    /*!< Timeout error                          */
N#define HAL_DMA_ERROR_PARAM           0x00000040U    /*!< Parameter error                        */
N#define HAL_DMA_ERROR_NO_XFER         0x00000080U    /*!< Abort requested with no Xfer ongoing   */
N#define HAL_DMA_ERROR_NOT_SUPPORTED   0x00000100U    /*!< Not supported mode                     */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Channel_selection DMA Channel selection
N  * @brief    DMA channel selection 
N  * @{
N  */ 
N#define DMA_CHANNEL_0                 0x00000000U    /*!< DMA Channel 0 */
N#define DMA_CHANNEL_1                 0x02000000U    /*!< DMA Channel 1 */
N#define DMA_CHANNEL_2                 0x04000000U    /*!< DMA Channel 2 */
N#define DMA_CHANNEL_3                 0x06000000U    /*!< DMA Channel 3 */
N#define DMA_CHANNEL_4                 0x08000000U    /*!< DMA Channel 4 */
N#define DMA_CHANNEL_5                 0x0A000000U    /*!< DMA Channel 5 */
N#define DMA_CHANNEL_6                 0x0C000000U    /*!< DMA Channel 6 */
N#define DMA_CHANNEL_7                 0x0E000000U    /*!< DMA Channel 7 */
N#if defined (DMA_SxCR_CHSEL_3)
X#if 0L
S#define DMA_CHANNEL_8                 0x10000000U    /*!< DMA Channel 8 */
S#define DMA_CHANNEL_9                 0x12000000U    /*!< DMA Channel 9 */
S#define DMA_CHANNEL_10                0x14000000U    /*!< DMA Channel 10 */
S#define DMA_CHANNEL_11                0x16000000U    /*!< DMA Channel 11 */
S#define DMA_CHANNEL_12                0x18000000U    /*!< DMA Channel 12 */
S#define DMA_CHANNEL_13                0x1A000000U    /*!< DMA Channel 13 */
S#define DMA_CHANNEL_14                0x1C000000U    /*!< DMA Channel 14 */
S#define DMA_CHANNEL_15                0x1E000000U    /*!< DMA Channel 15 */
N#endif /* DMA_SxCR_CHSEL_3 */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Data_transfer_direction DMA Data transfer direction
N  * @brief    DMA data transfer direction 
N  * @{
N  */ 
N#define DMA_PERIPH_TO_MEMORY          0x00000000U                 /*!< Peripheral to memory direction */
N#define DMA_MEMORY_TO_PERIPH          ((uint32_t)DMA_SxCR_DIR_0)  /*!< Memory to peripheral direction */
N#define DMA_MEMORY_TO_MEMORY          ((uint32_t)DMA_SxCR_DIR_1)  /*!< Memory to memory direction     */
N/**
N  * @}
N  */
N        
N/** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode
N  * @brief    DMA peripheral incremented mode 
N  * @{
N  */ 
N#define DMA_PINC_ENABLE               ((uint32_t)DMA_SxCR_PINC)   /*!< Peripheral increment mode enable  */
N#define DMA_PINC_DISABLE              0x00000000U                 /*!< Peripheral increment mode disable */
N/**
N  * @}
N  */ 
N
N/** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode
N  * @brief    DMA memory incremented mode 
N  * @{
N  */ 
N#define DMA_MINC_ENABLE               ((uint32_t)DMA_SxCR_MINC)   /*!< Memory increment mode enable  */
N#define DMA_MINC_DISABLE              0x00000000U                 /*!< Memory increment mode disable */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Peripheral_data_size DMA Peripheral data size
N  * @brief    DMA peripheral data size 
N  * @{
N  */ 
N#define DMA_PDATAALIGN_BYTE           0x00000000U                  /*!< Peripheral data alignment: Byte     */
N#define DMA_PDATAALIGN_HALFWORD       ((uint32_t)DMA_SxCR_PSIZE_0) /*!< Peripheral data alignment: HalfWord */
N#define DMA_PDATAALIGN_WORD           ((uint32_t)DMA_SxCR_PSIZE_1) /*!< Peripheral data alignment: Word     */
N/**
N  * @}
N  */ 
N
N/** @defgroup DMA_Memory_data_size DMA Memory data size
N  * @brief    DMA memory data size 
N  * @{ 
N  */
N#define DMA_MDATAALIGN_BYTE           0x00000000U                  /*!< Memory data alignment: Byte     */
N#define DMA_MDATAALIGN_HALFWORD       ((uint32_t)DMA_SxCR_MSIZE_0) /*!< Memory data alignment: HalfWord */
N#define DMA_MDATAALIGN_WORD           ((uint32_t)DMA_SxCR_MSIZE_1) /*!< Memory data alignment: Word     */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_mode DMA mode
N  * @brief    DMA mode 
N  * @{
N  */ 
N#define DMA_NORMAL                    0x00000000U                  /*!< Normal mode                  */
N#define DMA_CIRCULAR                  ((uint32_t)DMA_SxCR_CIRC)    /*!< Circular mode                */
N#define DMA_PFCTRL                    ((uint32_t)DMA_SxCR_PFCTRL)  /*!< Peripheral flow control mode */
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Priority_level DMA Priority level
N  * @brief    DMA priority levels 
N  * @{
N  */
N#define DMA_PRIORITY_LOW              0x00000000U                 /*!< Priority level: Low       */
N#define DMA_PRIORITY_MEDIUM           ((uint32_t)DMA_SxCR_PL_0)   /*!< Priority level: Medium    */
N#define DMA_PRIORITY_HIGH             ((uint32_t)DMA_SxCR_PL_1)   /*!< Priority level: High      */
N#define DMA_PRIORITY_VERY_HIGH        ((uint32_t)DMA_SxCR_PL)     /*!< Priority level: Very High */
N/**
N  * @}
N  */ 
N
N/** @defgroup DMA_FIFO_direct_mode DMA FIFO direct mode
N  * @brief    DMA FIFO direct mode
N  * @{
N  */
N#define DMA_FIFOMODE_DISABLE          0x00000000U                 /*!< FIFO mode disable */
N#define DMA_FIFOMODE_ENABLE           ((uint32_t)DMA_SxFCR_DMDIS) /*!< FIFO mode enable  */
N/**
N  * @}
N  */ 
N
N/** @defgroup DMA_FIFO_threshold_level DMA FIFO threshold level
N  * @brief    DMA FIFO level 
N  * @{
N  */
N#define DMA_FIFO_THRESHOLD_1QUARTERFULL       0x00000000U                  /*!< FIFO threshold 1 quart full configuration  */
N#define DMA_FIFO_THRESHOLD_HALFFULL           ((uint32_t)DMA_SxFCR_FTH_0)  /*!< FIFO threshold half full configuration     */
N#define DMA_FIFO_THRESHOLD_3QUARTERSFULL      ((uint32_t)DMA_SxFCR_FTH_1)  /*!< FIFO threshold 3 quarts full configuration */
N#define DMA_FIFO_THRESHOLD_FULL               ((uint32_t)DMA_SxFCR_FTH)    /*!< FIFO threshold full configuration          */
N/**
N  * @}
N  */ 
N
N/** @defgroup DMA_Memory_burst DMA Memory burst
N  * @brief    DMA memory burst 
N  * @{
N  */ 
N#define DMA_MBURST_SINGLE             0x00000000U
N#define DMA_MBURST_INC4               ((uint32_t)DMA_SxCR_MBURST_0)  
N#define DMA_MBURST_INC8               ((uint32_t)DMA_SxCR_MBURST_1)  
N#define DMA_MBURST_INC16              ((uint32_t)DMA_SxCR_MBURST)  
N/**
N  * @}
N  */ 
N
N/** @defgroup DMA_Peripheral_burst DMA Peripheral burst
N  * @brief    DMA peripheral burst 
N  * @{
N  */ 
N#define DMA_PBURST_SINGLE             0x00000000U
N#define DMA_PBURST_INC4               ((uint32_t)DMA_SxCR_PBURST_0)
N#define DMA_PBURST_INC8               ((uint32_t)DMA_SxCR_PBURST_1)
N#define DMA_PBURST_INC16              ((uint32_t)DMA_SxCR_PBURST)
N/**
N  * @}
N  */
N
N/** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions
N  * @brief    DMA interrupts definition 
N  * @{
N  */
N#define DMA_IT_TC                     ((uint32_t)DMA_SxCR_TCIE)
N#define DMA_IT_HT                     ((uint32_t)DMA_SxCR_HTIE)
N#define DMA_IT_TE                     ((uint32_t)DMA_SxCR_TEIE)
N#define DMA_IT_DME                    ((uint32_t)DMA_SxCR_DMEIE)
N#define DMA_IT_FE                     0x00000080U
N/**
N  * @}
N  */
N
N/** @defgroup DMA_flag_definitions DMA flag definitions
N  * @brief    DMA flag definitions 
N  * @{
N  */ 
N#define DMA_FLAG_FEIF0_4              0x00000001U
N#define DMA_FLAG_DMEIF0_4             0x00000004U
N#define DMA_FLAG_TEIF0_4              0x00000008U
N#define DMA_FLAG_HTIF0_4              0x00000010U
N#define DMA_FLAG_TCIF0_4              0x00000020U
N#define DMA_FLAG_FEIF1_5              0x00000040U
N#define DMA_FLAG_DMEIF1_5             0x00000100U
N#define DMA_FLAG_TEIF1_5              0x00000200U
N#define DMA_FLAG_HTIF1_5              0x00000400U
N#define DMA_FLAG_TCIF1_5              0x00000800U
N#define DMA_FLAG_FEIF2_6              0x00010000U
N#define DMA_FLAG_DMEIF2_6             0x00040000U
N#define DMA_FLAG_TEIF2_6              0x00080000U
N#define DMA_FLAG_HTIF2_6              0x00100000U
N#define DMA_FLAG_TCIF2_6              0x00200000U
N#define DMA_FLAG_FEIF3_7              0x00400000U
N#define DMA_FLAG_DMEIF3_7             0x01000000U
N#define DMA_FLAG_TEIF3_7              0x02000000U
N#define DMA_FLAG_HTIF3_7              0x04000000U
N#define DMA_FLAG_TCIF3_7              0x08000000U
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N 
N/* Exported macro ------------------------------------------------------------*/
N
N/** @brief Reset DMA handle state
N  * @param  __HANDLE__ specifies the DMA handle.
N  * @retval None
N  */
N#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)
N
N/**
N  * @brief  Return the current DMA Stream FIFO filled level.
N  * @param  __HANDLE__ DMA handle
N  * @retval The FIFO filling state.
N  *           - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full 
N  *                                              and not empty.
N  *           - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.
N  *           - DMA_FIFOStatus_HalfFull: if more than 1 half-full.
N  *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.
N  *           - DMA_FIFOStatus_Empty: when FIFO is empty
N  *           - DMA_FIFOStatus_Full: when FIFO is full
N  */
N#define __HAL_DMA_GET_FS(__HANDLE__)      (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS)))
N
N/**
N  * @brief  Enable the specified DMA Stream.
N  * @param  __HANDLE__ DMA handle
N  * @retval None
N  */
N#define __HAL_DMA_ENABLE(__HANDLE__)      ((__HANDLE__)->Instance->CR |=  DMA_SxCR_EN)
N
N/**
N  * @brief  Disable the specified DMA Stream.
N  * @param  __HANDLE__ DMA handle
N  * @retval None
N  */
N#define __HAL_DMA_DISABLE(__HANDLE__)     ((__HANDLE__)->Instance->CR &=  ~DMA_SxCR_EN)
N
N/* Interrupt & Flag management */
N
N/**
N  * @brief  Return the current DMA Stream transfer complete flag.
N  * @param  __HANDLE__ DMA handle
N  * @retval The specified transfer complete flag index.
N  */
N#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 :\
N   DMA_FLAG_TCIF3_7)
X#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 :   DMA_FLAG_TCIF3_7)
N
N/**
N  * @brief  Return the current DMA Stream half transfer complete flag.
N  * @param  __HANDLE__ DMA handle
N  * @retval The specified half transfer complete flag index.
N  */      
N#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 :\
N   DMA_FLAG_HTIF3_7)
X#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 :   DMA_FLAG_HTIF3_7)
N
N/**
N  * @brief  Return the current DMA Stream transfer error flag.
N  * @param  __HANDLE__ DMA handle
N  * @retval The specified transfer error flag index.
N  */
N#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 :\
N   DMA_FLAG_TEIF3_7)
X#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 :   DMA_FLAG_TEIF3_7)
N
N/**
N  * @brief  Return the current DMA Stream FIFO error flag.
N  * @param  __HANDLE__ DMA handle
N  * @retval The specified FIFO error flag index.
N  */
N#define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__)\
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 :\
N   DMA_FLAG_FEIF3_7)
X#define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 :   DMA_FLAG_FEIF3_7)
N
N/**
N  * @brief  Return the current DMA Stream direct mode error flag.
N  * @param  __HANDLE__ DMA handle
N  * @retval The specified direct mode error flag index.
N  */
N#define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__)\
N(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 :\
N ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 :\
N   DMA_FLAG_DMEIF3_7)
X#define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__)(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 :   DMA_FLAG_DMEIF3_7)
N
N/**
N  * @brief  Get the DMA Stream pending flags.
N  * @param  __HANDLE__ DMA handle
N  * @param  __FLAG__ Get the specified flag.
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_FLAG_TCIFx: Transfer complete flag.
N  *            @arg DMA_FLAG_HTIFx: Half transfer complete flag.
N  *            @arg DMA_FLAG_TEIFx: Transfer error flag.
N  *            @arg DMA_FLAG_DMEIFx: Direct mode error flag.
N  *            @arg DMA_FLAG_FEIFx: FIFO error flag.
N  *         Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag.   
N  * @retval The state of FLAG (SET or RESET).
N  */
N#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)\
N(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) :\
N ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) :\
N ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
X#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
N
N/**
N  * @brief  Clear the DMA Stream pending flags.
N  * @param  __HANDLE__ DMA handle
N  * @param  __FLAG__ specifies the flag to clear.
N  *          This parameter can be any combination of the following values:
N  *            @arg DMA_FLAG_TCIFx: Transfer complete flag.
N  *            @arg DMA_FLAG_HTIFx: Half transfer complete flag.
N  *            @arg DMA_FLAG_TEIFx: Transfer error flag.
N  *            @arg DMA_FLAG_DMEIFx: Direct mode error flag.
N  *            @arg DMA_FLAG_FEIFx: FIFO error flag.
N  *         Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag.   
N  * @retval None
N  */
N#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) \
N(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) :\
N ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) :\
N ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__)))
X#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__)))
N
N/**
N  * @brief  Enable the specified DMA Stream interrupts.
N  * @param  __HANDLE__ DMA handle
N  * @param  __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. 
N  *        This parameter can be any combination of the following values:
N  *           @arg DMA_IT_TC: Transfer complete interrupt mask.
N  *           @arg DMA_IT_HT: Half transfer complete interrupt mask.
N  *           @arg DMA_IT_TE: Transfer error interrupt mask.
N  *           @arg DMA_IT_FE: FIFO error interrupt mask.
N  *           @arg DMA_IT_DME: Direct mode error interrupt.
N  * @retval None
N  */
N#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   (((__INTERRUPT__) != DMA_IT_FE)? \
N((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__)))
X#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__)))
N
N/**
N  * @brief  Disable the specified DMA Stream interrupts.
N  * @param  __HANDLE__ DMA handle
N  * @param  __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. 
N  *         This parameter can be any combination of the following values:
N  *            @arg DMA_IT_TC: Transfer complete interrupt mask.
N  *            @arg DMA_IT_HT: Half transfer complete interrupt mask.
N  *            @arg DMA_IT_TE: Transfer error interrupt mask.
N  *            @arg DMA_IT_FE: FIFO error interrupt mask.
N  *            @arg DMA_IT_DME: Direct mode error interrupt.
N  * @retval None
N  */
N#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  (((__INTERRUPT__) != DMA_IT_FE)? \
N((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__)))
X#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__)))
N
N/**
N  * @brief  Check whether the specified DMA Stream interrupt is enabled or disabled.
N  * @param  __HANDLE__ DMA handle
N  * @param  __INTERRUPT__ specifies the DMA interrupt source to check.
N  *         This parameter can be one of the following values:
N  *            @arg DMA_IT_TC: Transfer complete interrupt mask.
N  *            @arg DMA_IT_HT: Half transfer complete interrupt mask.
N  *            @arg DMA_IT_TE: Transfer error interrupt mask.
N  *            @arg DMA_IT_FE: FIFO error interrupt mask.
N  *            @arg DMA_IT_DME: Direct mode error interrupt.
N  * @retval The state of DMA_IT.
N  */
N#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)  (((__INTERRUPT__) != DMA_IT_FE)? \
N                                                        ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : \
N                                                        ((__HANDLE__)->Instance->FCR & (__INTERRUPT__)))
X#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)  (((__INTERRUPT__) != DMA_IT_FE)?                                                         ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) :                                                         ((__HANDLE__)->Instance->FCR & (__INTERRUPT__)))
N
N/**
N  * @brief  Writes the number of data units to be transferred on the DMA Stream.
N  * @param  __HANDLE__ DMA handle
N  * @param  __COUNTER__ Number of data units to be transferred (from 0 to 65535) 
N  *          Number of data items depends only on the Peripheral data format.
N  *            
N  * @note   If Peripheral data format is Bytes: number of data units is equal 
N  *         to total number of bytes to be transferred.
N  *           
N  * @note   If Peripheral data format is Half-Word: number of data units is  
N  *         equal to total number of bytes to be transferred / 2.
N  *           
N  * @note   If Peripheral data format is Word: number of data units is equal 
N  *         to total  number of bytes to be transferred / 4.
N  *      
N  * @retval The number of remaining data units in the current DMAy Streamx transfer.
N  */
N#define __HAL_DMA_SET_COUNTER(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__))
N
N/**
N  * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.
N  * @param  __HANDLE__ DMA handle
N  *   
N  * @retval The number of remaining data units in the current DMA Stream transfer.
N  */
N#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR)
N
N
N/* Include DMA HAL Extension module */
N#include "stm32f4xx_hal_dma_ex.h"   
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_dma_ex.h
N  * @author  MCD Application Team
N  * @brief   Header file of DMA HAL extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_DMA_EX_H
N#define __STM32F4xx_HAL_DMA_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup DMAEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup DMAEx_Exported_Types DMAEx Exported Types
N  * @brief DMAEx Exported types
N  * @{
N  */
N   
N/** 
N  * @brief  HAL DMA Memory definition  
N  */ 
Ntypedef enum
N{
N  MEMORY0      = 0x00U,    /*!< Memory 0     */
N  MEMORY1      = 0x01U     /*!< Memory 1     */
N}HAL_DMA_MemoryTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @defgroup DMAEx_Exported_Functions DMAEx Exported Functions
N  * @brief   DMAEx Exported functions
N  * @{
N  */
N
N/** @defgroup DMAEx_Exported_Functions_Group1 Extended features functions
N  * @brief   Extended features functions
N  * @{
N  */
N
N/* IO operation functions *******************************************************/
NHAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength);
NHAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength);
NHAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory);
N
N/**
N  * @}
N  */
N/**
N  * @}
N  */
N         
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup DMAEx_Private_Functions DMAEx Private Functions
N  * @brief DMAEx Private functions
N  * @{
N  */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /*__STM32F4xx_HAL_DMA_EX_H*/
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 657 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N
N/** @defgroup DMA_Exported_Functions DMA Exported Functions
N  * @brief    DMA Exported functions 
N  * @{
N  */
N
N/** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions
N  * @brief   Initialization and de-initialization functions 
N  * @{
N  */
NHAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma); 
NHAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma);
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Exported_Functions_Group2 I/O operation functions
N  * @brief   I/O operation functions  
N  * @{
N  */
NHAL_StatusTypeDef HAL_DMA_Start (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
NHAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
NHAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout);
Nvoid              HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_CleanCallbacks(DMA_HandleTypeDef *hdma);
NHAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma));
NHAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID);
N
N/**
N  * @}
N  */ 
N
N/** @defgroup DMA_Exported_Functions_Group3 Peripheral State functions
N  * @brief    Peripheral State functions 
N  * @{
N  */
NHAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma);
Nuint32_t             HAL_DMA_GetError(DMA_HandleTypeDef *hdma);
N/**
N  * @}
N  */ 
N/**
N  * @}
N  */ 
N/* Private Constants -------------------------------------------------------------*/
N/** @defgroup DMA_Private_Constants DMA Private Constants
N  * @brief    DMA private defines and constants 
N  * @{
N  */
N/**
N  * @}
N  */ 
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup DMA_Private_Macros DMA Private Macros
N  * @brief    DMA private macros 
N  * @{
N  */
N#if defined (DMA_SxCR_CHSEL_3)
X#if 0L
S#define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || \
S                                 ((CHANNEL) == DMA_CHANNEL_1) || \
S                                 ((CHANNEL) == DMA_CHANNEL_2) || \
S                                 ((CHANNEL) == DMA_CHANNEL_3) || \
S                                 ((CHANNEL) == DMA_CHANNEL_4) || \
S                                 ((CHANNEL) == DMA_CHANNEL_5) || \
S                                 ((CHANNEL) == DMA_CHANNEL_6) || \
S                                 ((CHANNEL) == DMA_CHANNEL_7) || \
S                                 ((CHANNEL) == DMA_CHANNEL_8) || \
S                                 ((CHANNEL) == DMA_CHANNEL_9) || \
S                                 ((CHANNEL) == DMA_CHANNEL_10)|| \
S                                 ((CHANNEL) == DMA_CHANNEL_11)|| \
S                                 ((CHANNEL) == DMA_CHANNEL_12)|| \
S                                 ((CHANNEL) == DMA_CHANNEL_13)|| \
S                                 ((CHANNEL) == DMA_CHANNEL_14)|| \
S                                 ((CHANNEL) == DMA_CHANNEL_15))
X#define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) ||                                  ((CHANNEL) == DMA_CHANNEL_1) ||                                  ((CHANNEL) == DMA_CHANNEL_2) ||                                  ((CHANNEL) == DMA_CHANNEL_3) ||                                  ((CHANNEL) == DMA_CHANNEL_4) ||                                  ((CHANNEL) == DMA_CHANNEL_5) ||                                  ((CHANNEL) == DMA_CHANNEL_6) ||                                  ((CHANNEL) == DMA_CHANNEL_7) ||                                  ((CHANNEL) == DMA_CHANNEL_8) ||                                  ((CHANNEL) == DMA_CHANNEL_9) ||                                  ((CHANNEL) == DMA_CHANNEL_10)||                                  ((CHANNEL) == DMA_CHANNEL_11)||                                  ((CHANNEL) == DMA_CHANNEL_12)||                                  ((CHANNEL) == DMA_CHANNEL_13)||                                  ((CHANNEL) == DMA_CHANNEL_14)||                                  ((CHANNEL) == DMA_CHANNEL_15))
N#else
N#define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || \
N                                 ((CHANNEL) == DMA_CHANNEL_1) || \
N                                 ((CHANNEL) == DMA_CHANNEL_2) || \
N                                 ((CHANNEL) == DMA_CHANNEL_3) || \
N                                 ((CHANNEL) == DMA_CHANNEL_4) || \
N                                 ((CHANNEL) == DMA_CHANNEL_5) || \
N                                 ((CHANNEL) == DMA_CHANNEL_6) || \
N                                 ((CHANNEL) == DMA_CHANNEL_7))
X#define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) ||                                  ((CHANNEL) == DMA_CHANNEL_1) ||                                  ((CHANNEL) == DMA_CHANNEL_2) ||                                  ((CHANNEL) == DMA_CHANNEL_3) ||                                  ((CHANNEL) == DMA_CHANNEL_4) ||                                  ((CHANNEL) == DMA_CHANNEL_5) ||                                  ((CHANNEL) == DMA_CHANNEL_6) ||                                  ((CHANNEL) == DMA_CHANNEL_7))
N#endif /* DMA_SxCR_CHSEL_3 */
N
N#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \
N                                     ((DIRECTION) == DMA_MEMORY_TO_PERIPH)  || \
N                                     ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) 
X#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) ||                                      ((DIRECTION) == DMA_MEMORY_TO_PERIPH)  ||                                      ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) 
N
N#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U))
N
N#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \
N                                            ((STATE) == DMA_PINC_DISABLE))
X#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) ||                                             ((STATE) == DMA_PINC_DISABLE))
N
N#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE)  || \
N                                        ((STATE) == DMA_MINC_DISABLE))
X#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE)  ||                                         ((STATE) == DMA_MINC_DISABLE))
N
N#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE)     || \
N                                           ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \
N                                           ((SIZE) == DMA_PDATAALIGN_WORD))
X#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE)     ||                                            ((SIZE) == DMA_PDATAALIGN_HALFWORD) ||                                            ((SIZE) == DMA_PDATAALIGN_WORD))
N
N#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE)     || \
N                                       ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \
N                                       ((SIZE) == DMA_MDATAALIGN_WORD ))
X#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE)     ||                                        ((SIZE) == DMA_MDATAALIGN_HALFWORD) ||                                        ((SIZE) == DMA_MDATAALIGN_WORD ))
N
N#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL )  || \
N                           ((MODE) == DMA_CIRCULAR) || \
N                           ((MODE) == DMA_PFCTRL)) 
X#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL )  ||                            ((MODE) == DMA_CIRCULAR) ||                            ((MODE) == DMA_PFCTRL)) 
N
N#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW )   || \
N                                   ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \
N                                   ((PRIORITY) == DMA_PRIORITY_HIGH)   || \
N                                   ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) 
X#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW )   ||                                    ((PRIORITY) == DMA_PRIORITY_MEDIUM) ||                                    ((PRIORITY) == DMA_PRIORITY_HIGH)   ||                                    ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) 
N
N#define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || \
N                                       ((STATE) == DMA_FIFOMODE_ENABLE))
X#define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) ||                                        ((STATE) == DMA_FIFOMODE_ENABLE))
N
N#define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || \
N                                          ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL)      || \
N                                          ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || \
N                                          ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL))
X#define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) ||                                           ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL)      ||                                           ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) ||                                           ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL))
N
N#define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || \
N                                    ((BURST) == DMA_MBURST_INC4)   || \
N                                    ((BURST) == DMA_MBURST_INC8)   || \
N                                    ((BURST) == DMA_MBURST_INC16))
X#define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) ||                                     ((BURST) == DMA_MBURST_INC4)   ||                                     ((BURST) == DMA_MBURST_INC8)   ||                                     ((BURST) == DMA_MBURST_INC16))
N
N#define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || \
N                                        ((BURST) == DMA_PBURST_INC4)   || \
N                                        ((BURST) == DMA_PBURST_INC8)   || \
N                                        ((BURST) == DMA_PBURST_INC16))
X#define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) ||                                         ((BURST) == DMA_PBURST_INC4)   ||                                         ((BURST) == DMA_PBURST_INC8)   ||                                         ((BURST) == DMA_PBURST_INC16))
N/**
N  * @}
N  */ 
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup DMA_Private_Functions DMA Private Functions
N  * @brief    DMA private  functions 
N  * @{
N  */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_DMA_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 263 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 2
N#endif /* HAL_DMA_MODULE_ENABLED */
N   
N#ifdef HAL_CORTEX_MODULE_ENABLED
N  #include "stm32f4xx_hal_cortex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cortex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_cortex.h
N  * @author  MCD Application Team
N  * @brief   Header file of CORTEX HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_CORTEX_H
N#define __STM32F4xx_HAL_CORTEX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup CORTEX
N  * @{
N  */ 
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup CORTEX_Exported_Types Cortex Exported Types
N  * @{
N  */
N
N#if (__MPU_PRESENT == 1U)
X#if (1U == 1U)
N/** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition
N  * @brief  MPU Region initialization structure 
N  * @{
N  */
Ntypedef struct
N{
N  uint8_t                Enable;                /*!< Specifies the status of the region. 
N                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Enable                 */
N  uint8_t                Number;                /*!< Specifies the number of the region to protect. 
N                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Number                 */
N  uint32_t               BaseAddress;           /*!< Specifies the base address of the region to protect.                           */
N  uint8_t                Size;                  /*!< Specifies the size of the region to protect. 
N                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Size                   */
N  uint8_t                SubRegionDisable;      /*!< Specifies the number of the subregion protection to disable. 
N                                                     This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF    */         
N  uint8_t                TypeExtField;          /*!< Specifies the TEX field level.
N                                                     This parameter can be a value of @ref CORTEX_MPU_TEX_Levels                    */                 
N  uint8_t                AccessPermission;      /*!< Specifies the region access permission type. 
N                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes  */
N  uint8_t                DisableExec;           /*!< Specifies the instruction access status. 
N                                                     This parameter can be a value of @ref CORTEX_MPU_Instruction_Access            */
N  uint8_t                IsShareable;           /*!< Specifies the shareability status of the protected region. 
N                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Shareable              */
N  uint8_t                IsCacheable;           /*!< Specifies the cacheable status of the region protected. 
N                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable              */
N  uint8_t                IsBufferable;          /*!< Specifies the bufferable status of the protected region. 
N                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable             */
N}MPU_Region_InitTypeDef;
N/**
N  * @}
N  */
N#endif /* __MPU_PRESENT */
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants
N  * @{
N  */
N
N/** @defgroup CORTEX_Preemption_Priority_Group CORTEX Preemption Priority Group
N  * @{
N  */
N#define NVIC_PRIORITYGROUP_0         0x00000007U /*!< 0 bits for pre-emption priority
N                                                      4 bits for subpriority */
N#define NVIC_PRIORITYGROUP_1         0x00000006U /*!< 1 bits for pre-emption priority
N                                                      3 bits for subpriority */
N#define NVIC_PRIORITYGROUP_2         0x00000005U /*!< 2 bits for pre-emption priority
N                                                      2 bits for subpriority */
N#define NVIC_PRIORITYGROUP_3         0x00000004U /*!< 3 bits for pre-emption priority
N                                                      1 bits for subpriority */
N#define NVIC_PRIORITYGROUP_4         0x00000003U /*!< 4 bits for pre-emption priority
N                                                      0 bits for subpriority */
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_SysTick_clock_source CORTEX _SysTick clock source 
N  * @{
N  */
N#define SYSTICK_CLKSOURCE_HCLK_DIV8    0x00000000U
N#define SYSTICK_CLKSOURCE_HCLK         0x00000004U
N
N/**
N  * @}
N  */
N
N#if (__MPU_PRESENT == 1)
X#if (1U == 1)
N/** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control MPU HFNMI and PRIVILEGED Access control
N  * @{
N  */
N#define  MPU_HFNMI_PRIVDEF_NONE           0x00000000U
N#define  MPU_HARDFAULT_NMI                MPU_CTRL_HFNMIENA_Msk
N#define  MPU_PRIVILEGED_DEFAULT           MPU_CTRL_PRIVDEFENA_Msk
N#define  MPU_HFNMI_PRIVDEF               (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk)
N
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable
N  * @{
N  */
N#define  MPU_REGION_ENABLE     ((uint8_t)0x01)
N#define  MPU_REGION_DISABLE    ((uint8_t)0x00)
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access
N  * @{
N  */
N#define  MPU_INSTRUCTION_ACCESS_ENABLE      ((uint8_t)0x00)
N#define  MPU_INSTRUCTION_ACCESS_DISABLE     ((uint8_t)0x01)
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable
N  * @{
N  */
N#define  MPU_ACCESS_SHAREABLE        ((uint8_t)0x01)
N#define  MPU_ACCESS_NOT_SHAREABLE    ((uint8_t)0x00)
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable
N  * @{
N  */
N#define  MPU_ACCESS_CACHEABLE         ((uint8_t)0x01)
N#define  MPU_ACCESS_NOT_CACHEABLE     ((uint8_t)0x00)
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable
N  * @{
N  */
N#define  MPU_ACCESS_BUFFERABLE         ((uint8_t)0x01)
N#define  MPU_ACCESS_NOT_BUFFERABLE     ((uint8_t)0x00)
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_MPU_TEX_Levels MPU TEX Levels
N  * @{
N  */
N#define  MPU_TEX_LEVEL0    ((uint8_t)0x00)
N#define  MPU_TEX_LEVEL1    ((uint8_t)0x01)
N#define  MPU_TEX_LEVEL2    ((uint8_t)0x02)
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size
N  * @{
N  */
N#define   MPU_REGION_SIZE_32B      ((uint8_t)0x04)
N#define   MPU_REGION_SIZE_64B      ((uint8_t)0x05)
N#define   MPU_REGION_SIZE_128B     ((uint8_t)0x06)
N#define   MPU_REGION_SIZE_256B     ((uint8_t)0x07)
N#define   MPU_REGION_SIZE_512B     ((uint8_t)0x08)
N#define   MPU_REGION_SIZE_1KB      ((uint8_t)0x09)
N#define   MPU_REGION_SIZE_2KB      ((uint8_t)0x0A)
N#define   MPU_REGION_SIZE_4KB      ((uint8_t)0x0B)
N#define   MPU_REGION_SIZE_8KB      ((uint8_t)0x0C)
N#define   MPU_REGION_SIZE_16KB     ((uint8_t)0x0D)
N#define   MPU_REGION_SIZE_32KB     ((uint8_t)0x0E)
N#define   MPU_REGION_SIZE_64KB     ((uint8_t)0x0F)
N#define   MPU_REGION_SIZE_128KB    ((uint8_t)0x10)
N#define   MPU_REGION_SIZE_256KB    ((uint8_t)0x11)
N#define   MPU_REGION_SIZE_512KB    ((uint8_t)0x12)
N#define   MPU_REGION_SIZE_1MB      ((uint8_t)0x13)
N#define   MPU_REGION_SIZE_2MB      ((uint8_t)0x14)
N#define   MPU_REGION_SIZE_4MB      ((uint8_t)0x15)
N#define   MPU_REGION_SIZE_8MB      ((uint8_t)0x16)
N#define   MPU_REGION_SIZE_16MB     ((uint8_t)0x17)
N#define   MPU_REGION_SIZE_32MB     ((uint8_t)0x18)
N#define   MPU_REGION_SIZE_64MB     ((uint8_t)0x19)
N#define   MPU_REGION_SIZE_128MB    ((uint8_t)0x1A)
N#define   MPU_REGION_SIZE_256MB    ((uint8_t)0x1B)
N#define   MPU_REGION_SIZE_512MB    ((uint8_t)0x1C)
N#define   MPU_REGION_SIZE_1GB      ((uint8_t)0x1D)
N#define   MPU_REGION_SIZE_2GB      ((uint8_t)0x1E)
N#define   MPU_REGION_SIZE_4GB      ((uint8_t)0x1F)
N/**
N  * @}
N  */
N   
N/** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes 
N  * @{
N  */
N#define  MPU_REGION_NO_ACCESS      ((uint8_t)0x00)
N#define  MPU_REGION_PRIV_RW        ((uint8_t)0x01)
N#define  MPU_REGION_PRIV_RW_URO    ((uint8_t)0x02)
N#define  MPU_REGION_FULL_ACCESS    ((uint8_t)0x03)
N#define  MPU_REGION_PRIV_RO        ((uint8_t)0x05)
N#define  MPU_REGION_PRIV_RO_URO    ((uint8_t)0x06)
N/**
N  * @}
N  */
N
N/** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number
N  * @{
N  */
N#define  MPU_REGION_NUMBER0    ((uint8_t)0x00)
N#define  MPU_REGION_NUMBER1    ((uint8_t)0x01)
N#define  MPU_REGION_NUMBER2    ((uint8_t)0x02)
N#define  MPU_REGION_NUMBER3    ((uint8_t)0x03)
N#define  MPU_REGION_NUMBER4    ((uint8_t)0x04)
N#define  MPU_REGION_NUMBER5    ((uint8_t)0x05)
N#define  MPU_REGION_NUMBER6    ((uint8_t)0x06)
N#define  MPU_REGION_NUMBER7    ((uint8_t)0x07)
N/**
N  * @}
N  */
N#endif /* __MPU_PRESENT */
N
N/**
N  * @}
N  */
N
N
N/* Exported Macros -----------------------------------------------------------*/
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup CORTEX_Exported_Functions
N  * @{
N  */
N  
N/** @addtogroup CORTEX_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization and de-initialization functions *****************************/
Nvoid HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup);
Nvoid HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority);
Nvoid HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
Nvoid HAL_NVIC_DisableIRQ(IRQn_Type IRQn);
Nvoid HAL_NVIC_SystemReset(void);
Nuint32_t HAL_SYSTICK_Config(uint32_t TicksNumb);
N/**
N  * @}
N  */
N
N/** @addtogroup CORTEX_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions ***********************************************/
Nuint32_t HAL_NVIC_GetPriorityGrouping(void);
Nvoid HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority);
Nuint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn);
Nvoid HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn);
Nvoid HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn);
Nuint32_t HAL_NVIC_GetActive(IRQn_Type IRQn);
Nvoid HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource);
Nvoid HAL_SYSTICK_IRQHandler(void);
Nvoid HAL_SYSTICK_Callback(void);
N
N#if (__MPU_PRESENT == 1U)
X#if (1U == 1U)
Nvoid HAL_MPU_Enable(uint32_t MPU_Control);
Nvoid HAL_MPU_Disable(void);
Nvoid HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init);
N#endif /* __MPU_PRESENT */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup CORTEX_Private_Macros CORTEX Private Macros
N  * @{
N  */
N#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_1) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_2) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_3) || \
N                                       ((GROUP) == NVIC_PRIORITYGROUP_4))
X#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_1) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_2) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_3) ||                                        ((GROUP) == NVIC_PRIORITYGROUP_4))
N
N#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY)  ((PRIORITY) < 0x10U)
N
N#define IS_NVIC_SUB_PRIORITY(PRIORITY)         ((PRIORITY) < 0x10U)
N
N#define IS_NVIC_DEVICE_IRQ(IRQ)                ((IRQ) >= (IRQn_Type)0x00U)
N
N#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || \
N                                       ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))
X#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) ||                                        ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))
N
N#if (__MPU_PRESENT == 1U)
X#if (1U == 1U)
N#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || \
N                                     ((STATE) == MPU_REGION_DISABLE))
X#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) ||                                      ((STATE) == MPU_REGION_DISABLE))
N
N#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || \
N                                          ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))
X#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) ||                                           ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))
N
N#define IS_MPU_ACCESS_SHAREABLE(STATE)   (((STATE) == MPU_ACCESS_SHAREABLE) || \
N                                          ((STATE) == MPU_ACCESS_NOT_SHAREABLE))
X#define IS_MPU_ACCESS_SHAREABLE(STATE)   (((STATE) == MPU_ACCESS_SHAREABLE) ||                                           ((STATE) == MPU_ACCESS_NOT_SHAREABLE))
N
N#define IS_MPU_ACCESS_CACHEABLE(STATE)   (((STATE) == MPU_ACCESS_CACHEABLE) || \
N                                          ((STATE) == MPU_ACCESS_NOT_CACHEABLE))
X#define IS_MPU_ACCESS_CACHEABLE(STATE)   (((STATE) == MPU_ACCESS_CACHEABLE) ||                                           ((STATE) == MPU_ACCESS_NOT_CACHEABLE))
N
N#define IS_MPU_ACCESS_BUFFERABLE(STATE)   (((STATE) == MPU_ACCESS_BUFFERABLE) || \
N                                          ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))
X#define IS_MPU_ACCESS_BUFFERABLE(STATE)   (((STATE) == MPU_ACCESS_BUFFERABLE) ||                                           ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))
N
N#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0)  || \
N                                ((TYPE) == MPU_TEX_LEVEL1)  || \
N                                ((TYPE) == MPU_TEX_LEVEL2))
X#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0)  ||                                 ((TYPE) == MPU_TEX_LEVEL1)  ||                                 ((TYPE) == MPU_TEX_LEVEL2))
N
N#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS)   || \
N                                                  ((TYPE) == MPU_REGION_PRIV_RW)     || \
N                                                  ((TYPE) == MPU_REGION_PRIV_RW_URO) || \
N                                                  ((TYPE) == MPU_REGION_FULL_ACCESS) || \
N                                                  ((TYPE) == MPU_REGION_PRIV_RO)     || \
N                                                  ((TYPE) == MPU_REGION_PRIV_RO_URO))
X#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS)   ||                                                   ((TYPE) == MPU_REGION_PRIV_RW)     ||                                                   ((TYPE) == MPU_REGION_PRIV_RW_URO) ||                                                   ((TYPE) == MPU_REGION_FULL_ACCESS) ||                                                   ((TYPE) == MPU_REGION_PRIV_RO)     ||                                                   ((TYPE) == MPU_REGION_PRIV_RO_URO))
N
N#define IS_MPU_REGION_NUMBER(NUMBER)    (((NUMBER) == MPU_REGION_NUMBER0) || \
N                                         ((NUMBER) == MPU_REGION_NUMBER1) || \
N                                         ((NUMBER) == MPU_REGION_NUMBER2) || \
N                                         ((NUMBER) == MPU_REGION_NUMBER3) || \
N                                         ((NUMBER) == MPU_REGION_NUMBER4) || \
N                                         ((NUMBER) == MPU_REGION_NUMBER5) || \
N                                         ((NUMBER) == MPU_REGION_NUMBER6) || \
N                                         ((NUMBER) == MPU_REGION_NUMBER7))
X#define IS_MPU_REGION_NUMBER(NUMBER)    (((NUMBER) == MPU_REGION_NUMBER0) ||                                          ((NUMBER) == MPU_REGION_NUMBER1) ||                                          ((NUMBER) == MPU_REGION_NUMBER2) ||                                          ((NUMBER) == MPU_REGION_NUMBER3) ||                                          ((NUMBER) == MPU_REGION_NUMBER4) ||                                          ((NUMBER) == MPU_REGION_NUMBER5) ||                                          ((NUMBER) == MPU_REGION_NUMBER6) ||                                          ((NUMBER) == MPU_REGION_NUMBER7))
N
N#define IS_MPU_REGION_SIZE(SIZE)    (((SIZE) == MPU_REGION_SIZE_32B)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_64B)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_128B)  || \
N                                     ((SIZE) == MPU_REGION_SIZE_256B)  || \
N                                     ((SIZE) == MPU_REGION_SIZE_512B)  || \
N                                     ((SIZE) == MPU_REGION_SIZE_1KB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_2KB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_4KB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_8KB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_16KB)  || \
N                                     ((SIZE) == MPU_REGION_SIZE_32KB)  || \
N                                     ((SIZE) == MPU_REGION_SIZE_64KB)  || \
N                                     ((SIZE) == MPU_REGION_SIZE_128KB) || \
N                                     ((SIZE) == MPU_REGION_SIZE_256KB) || \
N                                     ((SIZE) == MPU_REGION_SIZE_512KB) || \
N                                     ((SIZE) == MPU_REGION_SIZE_1MB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_2MB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_4MB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_8MB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_16MB)  || \
N                                     ((SIZE) == MPU_REGION_SIZE_32MB)  || \
N                                     ((SIZE) == MPU_REGION_SIZE_64MB)  || \
N                                     ((SIZE) == MPU_REGION_SIZE_128MB) || \
N                                     ((SIZE) == MPU_REGION_SIZE_256MB) || \
N                                     ((SIZE) == MPU_REGION_SIZE_512MB) || \
N                                     ((SIZE) == MPU_REGION_SIZE_1GB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_2GB)   || \
N                                     ((SIZE) == MPU_REGION_SIZE_4GB))
X#define IS_MPU_REGION_SIZE(SIZE)    (((SIZE) == MPU_REGION_SIZE_32B)   ||                                      ((SIZE) == MPU_REGION_SIZE_64B)   ||                                      ((SIZE) == MPU_REGION_SIZE_128B)  ||                                      ((SIZE) == MPU_REGION_SIZE_256B)  ||                                      ((SIZE) == MPU_REGION_SIZE_512B)  ||                                      ((SIZE) == MPU_REGION_SIZE_1KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_2KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_4KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_8KB)   ||                                      ((SIZE) == MPU_REGION_SIZE_16KB)  ||                                      ((SIZE) == MPU_REGION_SIZE_32KB)  ||                                      ((SIZE) == MPU_REGION_SIZE_64KB)  ||                                      ((SIZE) == MPU_REGION_SIZE_128KB) ||                                      ((SIZE) == MPU_REGION_SIZE_256KB) ||                                      ((SIZE) == MPU_REGION_SIZE_512KB) ||                                      ((SIZE) == MPU_REGION_SIZE_1MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_2MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_4MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_8MB)   ||                                      ((SIZE) == MPU_REGION_SIZE_16MB)  ||                                      ((SIZE) == MPU_REGION_SIZE_32MB)  ||                                      ((SIZE) == MPU_REGION_SIZE_64MB)  ||                                      ((SIZE) == MPU_REGION_SIZE_128MB) ||                                      ((SIZE) == MPU_REGION_SIZE_256MB) ||                                      ((SIZE) == MPU_REGION_SIZE_512MB) ||                                      ((SIZE) == MPU_REGION_SIZE_1GB)   ||                                      ((SIZE) == MPU_REGION_SIZE_2GB)   ||                                      ((SIZE) == MPU_REGION_SIZE_4GB))
N
N#define IS_MPU_SUB_REGION_DISABLE(SUBREGION)  ((SUBREGION) < (uint16_t)0x00FF)
N#endif /* __MPU_PRESENT */
N
N/**                                                                          
N  * @}                                                                  
N  */
N
N/* Private functions ---------------------------------------------------------*/
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_CORTEX_H */
N 
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 267 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 2
N#endif /* HAL_CORTEX_MODULE_ENABLED */
N
N#ifdef HAL_ADC_MODULE_ENABLED
S  #include "stm32f4xx_hal_adc.h"
N#endif /* HAL_ADC_MODULE_ENABLED */
N
N#ifdef HAL_CAN_MODULE_ENABLED
S  #include "stm32f4xx_hal_can.h"
N#endif /* HAL_CAN_MODULE_ENABLED */
N
N#ifdef HAL_CAN_LEGACY_MODULE_ENABLED
S  #include "stm32f4xx_hal_can_legacy.h"
N#endif /* HAL_CAN_LEGACY_MODULE_ENABLED */
N
N#ifdef HAL_CRC_MODULE_ENABLED
S  #include "stm32f4xx_hal_crc.h"
N#endif /* HAL_CRC_MODULE_ENABLED */
N
N#ifdef HAL_CRYP_MODULE_ENABLED
S  #include "stm32f4xx_hal_cryp.h" 
N#endif /* HAL_CRYP_MODULE_ENABLED */
N
N#ifdef HAL_DMA2D_MODULE_ENABLED
S  #include "stm32f4xx_hal_dma2d.h"
N#endif /* HAL_DMA2D_MODULE_ENABLED */
N
N#ifdef HAL_DAC_MODULE_ENABLED
S  #include "stm32f4xx_hal_dac.h"
N#endif /* HAL_DAC_MODULE_ENABLED */
N
N#ifdef HAL_DCMI_MODULE_ENABLED
S  #include "stm32f4xx_hal_dcmi.h"
N#endif /* HAL_DCMI_MODULE_ENABLED */
N
N#ifdef HAL_ETH_MODULE_ENABLED
S  #include "stm32f4xx_hal_eth.h"
N#endif /* HAL_ETH_MODULE_ENABLED */
N
N#ifdef HAL_FLASH_MODULE_ENABLED
N  #include "stm32f4xx_hal_flash.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_flash.h
N  * @author  MCD Application Team
N  * @brief   Header file of FLASH HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_FLASH_H
N#define __STM32F4xx_HAL_FLASH_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup FLASH
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup FLASH_Exported_Types FLASH Exported Types
N  * @{
N  */
N 
N/**
N  * @brief  FLASH Procedure structure definition
N  */
Ntypedef enum 
N{
N  FLASH_PROC_NONE = 0U, 
N  FLASH_PROC_SECTERASE,
N  FLASH_PROC_MASSERASE,
N  FLASH_PROC_PROGRAM
N} FLASH_ProcedureTypeDef;
N
N/** 
N  * @brief  FLASH handle Structure definition  
N  */
Ntypedef struct
N{
N  __IO FLASH_ProcedureTypeDef ProcedureOnGoing;   /*Internal variable to indicate which procedure is ongoing or not in IT context*/
X  volatile FLASH_ProcedureTypeDef ProcedureOnGoing;    
N  
N  __IO uint32_t               NbSectorsToErase;   /*Internal variable to save the remaining sectors to erase in IT context*/
X  volatile uint32_t               NbSectorsToErase;    
N  
N  __IO uint8_t                VoltageForErase;    /*Internal variable to provide voltage range selected by user in IT context*/
X  volatile uint8_t                VoltageForErase;     
N  
N  __IO uint32_t               Sector;             /*Internal variable to define the current sector which is erasing*/
X  volatile uint32_t               Sector;              
N  
N  __IO uint32_t               Bank;               /*Internal variable to save current bank selected during mass erase*/
X  volatile uint32_t               Bank;                
N  
N  __IO uint32_t               Address;            /*Internal variable to save address selected for program*/
X  volatile uint32_t               Address;             
N  
N  HAL_LockTypeDef             Lock;               /* FLASH locking object                */
N
N  __IO uint32_t               ErrorCode;          /* FLASH error code                    */
X  volatile uint32_t               ErrorCode;           
N
N}FLASH_ProcessTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup FLASH_Exported_Constants FLASH Exported Constants
N  * @{
N  */  
N/** @defgroup FLASH_Error_Code FLASH Error Code
N  * @brief    FLASH Error Code 
N  * @{
N  */ 
N#define HAL_FLASH_ERROR_NONE         0x00000000U    /*!< No error                      */
N#define HAL_FLASH_ERROR_RD           0x00000001U    /*!< Read Protection error         */
N#define HAL_FLASH_ERROR_PGS          0x00000002U    /*!< Programming Sequence error    */
N#define HAL_FLASH_ERROR_PGP          0x00000004U    /*!< Programming Parallelism error */
N#define HAL_FLASH_ERROR_PGA          0x00000008U    /*!< Programming Alignment error   */
N#define HAL_FLASH_ERROR_WRP          0x00000010U    /*!< Write protection error        */
N#define HAL_FLASH_ERROR_OPERATION    0x00000020U    /*!< Operation Error               */
N/**
N  * @}
N  */
N  
N/** @defgroup FLASH_Type_Program FLASH Type Program
N  * @{
N  */ 
N#define FLASH_TYPEPROGRAM_BYTE        0x00000000U  /*!< Program byte (8-bit) at a specified address           */
N#define FLASH_TYPEPROGRAM_HALFWORD    0x00000001U  /*!< Program a half-word (16-bit) at a specified address   */
N#define FLASH_TYPEPROGRAM_WORD        0x00000002U  /*!< Program a word (32-bit) at a specified address        */
N#define FLASH_TYPEPROGRAM_DOUBLEWORD  0x00000003U  /*!< Program a double word (64-bit) at a specified address */
N/**
N  * @}
N  */
N
N/** @defgroup FLASH_Flag_definition FLASH Flag definition
N  * @brief Flag definition
N  * @{
N  */ 
N#define FLASH_FLAG_EOP                 FLASH_SR_EOP            /*!< FLASH End of Operation flag               */
N#define FLASH_FLAG_OPERR               FLASH_SR_SOP            /*!< FLASH operation Error flag                */
N#define FLASH_FLAG_WRPERR              FLASH_SR_WRPERR         /*!< FLASH Write protected error flag          */
N#define FLASH_FLAG_PGAERR              FLASH_SR_PGAERR         /*!< FLASH Programming Alignment error flag    */
N#define FLASH_FLAG_PGPERR              FLASH_SR_PGPERR         /*!< FLASH Programming Parallelism error flag  */
N#define FLASH_FLAG_PGSERR              FLASH_SR_PGSERR         /*!< FLASH Programming Sequence error flag     */
N#if defined(FLASH_SR_RDERR)
X#if 0L
S#define FLASH_FLAG_RDERR               FLASH_SR_RDERR          /*!< Read Protection error flag (PCROP)        */
N#endif /* FLASH_SR_RDERR */
N#define FLASH_FLAG_BSY                 FLASH_SR_BSY            /*!< FLASH Busy flag                           */ 
N/**
N  * @}
N  */
N  
N/** @defgroup FLASH_Interrupt_definition FLASH Interrupt definition
N  * @brief FLASH Interrupt definition
N  * @{
N  */ 
N#define FLASH_IT_EOP                   FLASH_CR_EOPIE          /*!< End of FLASH Operation Interrupt source */
N#define FLASH_IT_ERR                   0x02000000U             /*!< Error Interrupt source                  */
N/**
N  * @}
N  */  
N
N/** @defgroup FLASH_Program_Parallelism FLASH Program Parallelism
N  * @{
N  */
N#define FLASH_PSIZE_BYTE           0x00000000U
N#define FLASH_PSIZE_HALF_WORD      0x00000100U
N#define FLASH_PSIZE_WORD           0x00000200U
N#define FLASH_PSIZE_DOUBLE_WORD    0x00000300U
N#define CR_PSIZE_MASK              0xFFFFFCFFU
N/**
N  * @}
N  */ 
N
N/** @defgroup FLASH_Keys FLASH Keys
N  * @{
N  */ 
N#define RDP_KEY                  ((uint16_t)0x00A5)
N#define FLASH_KEY1               0x45670123U
N#define FLASH_KEY2               0xCDEF89ABU
N#define FLASH_OPT_KEY1           0x08192A3BU
N#define FLASH_OPT_KEY2           0x4C5D6E7FU
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup FLASH_Exported_Macros FLASH Exported Macros
N  * @{
N  */
N/**
N  * @brief  Set the FLASH Latency.
N  * @param  __LATENCY__ FLASH Latency
N  *         The value of this parameter depend on device used within the same series
N  * @retval none
N  */ 
N#define __HAL_FLASH_SET_LATENCY(__LATENCY__) (*(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)(__LATENCY__))
N
N/**
N  * @brief  Get the FLASH Latency.
N  * @retval FLASH Latency
N  *          The value of this parameter depend on device used within the same series
N  */ 
N#define __HAL_FLASH_GET_LATENCY()     (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))
N
N/**
N  * @brief  Enable the FLASH prefetch buffer.
N  * @retval none
N  */ 
N#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE()  (FLASH->ACR |= FLASH_ACR_PRFTEN)
N
N/**
N  * @brief  Disable the FLASH prefetch buffer.
N  * @retval none
N  */ 
N#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE()   (FLASH->ACR &= (~FLASH_ACR_PRFTEN))
N
N/**
N  * @brief  Enable the FLASH instruction cache.
N  * @retval none
N  */ 
N#define __HAL_FLASH_INSTRUCTION_CACHE_ENABLE()  (FLASH->ACR |= FLASH_ACR_ICEN)
N
N/**
N  * @brief  Disable the FLASH instruction cache.
N  * @retval none
N  */ 
N#define __HAL_FLASH_INSTRUCTION_CACHE_DISABLE()   (FLASH->ACR &= (~FLASH_ACR_ICEN))
N
N/**
N  * @brief  Enable the FLASH data cache.
N  * @retval none
N  */ 
N#define __HAL_FLASH_DATA_CACHE_ENABLE()  (FLASH->ACR |= FLASH_ACR_DCEN)
N
N/**
N  * @brief  Disable the FLASH data cache.
N  * @retval none
N  */ 
N#define __HAL_FLASH_DATA_CACHE_DISABLE()   (FLASH->ACR &= (~FLASH_ACR_DCEN))
N
N/**
N  * @brief  Resets the FLASH instruction Cache.
N  * @note   This function must be used only when the Instruction Cache is disabled.  
N  * @retval None
N  */
N#define __HAL_FLASH_INSTRUCTION_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_ICRST;  \
N                                                  FLASH->ACR &= ~FLASH_ACR_ICRST; \
N                                                 }while(0U)
X#define __HAL_FLASH_INSTRUCTION_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_ICRST;                                                    FLASH->ACR &= ~FLASH_ACR_ICRST;                                                  }while(0U)
N
N/**
N  * @brief  Resets the FLASH data Cache.
N  * @note   This function must be used only when the data Cache is disabled.  
N  * @retval None
N  */
N#define __HAL_FLASH_DATA_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_DCRST;  \
N                                           FLASH->ACR &= ~FLASH_ACR_DCRST; \
N                                          }while(0U)
X#define __HAL_FLASH_DATA_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_DCRST;                                             FLASH->ACR &= ~FLASH_ACR_DCRST;                                           }while(0U)
N/**
N  * @brief  Enable the specified FLASH interrupt.
N  * @param  __INTERRUPT__  FLASH interrupt 
N  *         This parameter can be any combination of the following values:
N  *     @arg FLASH_IT_EOP: End of FLASH Operation Interrupt
N  *     @arg FLASH_IT_ERR: Error Interrupt    
N  * @retval none
N  */  
N#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)  (FLASH->CR |= (__INTERRUPT__))
N
N/**
N  * @brief  Disable the specified FLASH interrupt.
N  * @param  __INTERRUPT__  FLASH interrupt 
N  *         This parameter can be any combination of the following values:
N  *     @arg FLASH_IT_EOP: End of FLASH Operation Interrupt
N  *     @arg FLASH_IT_ERR: Error Interrupt    
N  * @retval none
N  */  
N#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)  (FLASH->CR &= ~(uint32_t)(__INTERRUPT__))
N
N/**
N  * @brief  Get the specified FLASH flag status. 
N  * @param  __FLAG__ specifies the FLASH flags to check.
N  *          This parameter can be any combination of the following values:
N  *            @arg FLASH_FLAG_EOP   : FLASH End of Operation flag 
N  *            @arg FLASH_FLAG_OPERR : FLASH operation Error flag 
N  *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag 
N  *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag
N  *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism error flag
N  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
N  *            @arg FLASH_FLAG_RDERR : FLASH Read Protection error flag (PCROP) (*)
N  *            @arg FLASH_FLAG_BSY   : FLASH Busy flag
N  *           (*) FLASH_FLAG_RDERR is not available for STM32F405xx/407xx/415xx/417xx devices                             
N  * @retval The new state of __FLAG__ (SET or RESET).
N  */
N#define __HAL_FLASH_GET_FLAG(__FLAG__)   ((FLASH->SR & (__FLAG__)))
N
N/**
N  * @brief  Clear the specified FLASH flags.
N  * @param  __FLAG__ specifies the FLASH flags to clear.
N  *          This parameter can be any combination of the following values:
N  *            @arg FLASH_FLAG_EOP   : FLASH End of Operation flag 
N  *            @arg FLASH_FLAG_OPERR : FLASH operation Error flag 
N  *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag 
N  *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag 
N  *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism error flag
N  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
N  *            @arg FLASH_FLAG_RDERR : FLASH Read Protection error flag (PCROP) (*)
N  *           (*) FLASH_FLAG_RDERR is not available for STM32F405xx/407xx/415xx/417xx devices   
N  * @retval none
N  */
N#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)   (FLASH->SR = (__FLAG__))
N/**
N  * @}
N  */
N
N/* Include FLASH HAL Extension module */
N#include "stm32f4xx_hal_flash_ex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_flash_ex.h
N  * @author  MCD Application Team
N  * @brief   Header file of FLASH HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_FLASH_EX_H
N#define __STM32F4xx_HAL_FLASH_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup FLASHEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup FLASHEx_Exported_Types FLASH Exported Types
N  * @{
N  */
N
N/**
N  * @brief  FLASH Erase structure definition
N  */
Ntypedef struct
N{
N  uint32_t TypeErase;   /*!< Mass erase or sector Erase.
N                             This parameter can be a value of @ref FLASHEx_Type_Erase */
N
N  uint32_t Banks;       /*!< Select banks to erase when Mass erase is enabled.
N                             This parameter must be a value of @ref FLASHEx_Banks */
N
N  uint32_t Sector;      /*!< Initial FLASH sector to erase when Mass erase is disabled
N                             This parameter must be a value of @ref FLASHEx_Sectors */
N
N  uint32_t NbSectors;   /*!< Number of sectors to be erased.
N                             This parameter must be a value between 1 and (max number of sectors - value of Initial sector)*/
N
N  uint32_t VoltageRange;/*!< The device voltage range which defines the erase parallelism
N                             This parameter must be a value of @ref FLASHEx_Voltage_Range */
N
N} FLASH_EraseInitTypeDef;
N
N/**
N  * @brief  FLASH Option Bytes Program structure definition
N  */
Ntypedef struct
N{
N  uint32_t OptionType;   /*!< Option byte to be configured.
N                              This parameter can be a value of @ref FLASHEx_Option_Type */
N
N  uint32_t WRPState;     /*!< Write protection activation or deactivation.
N                              This parameter can be a value of @ref FLASHEx_WRP_State */
N
N  uint32_t WRPSector;         /*!< Specifies the sector(s) to be write protected.
N                              The value of this parameter depend on device used within the same series */
N
N  uint32_t Banks;        /*!< Select banks for WRP activation/deactivation of all sectors.
N                              This parameter must be a value of @ref FLASHEx_Banks */        
N
N  uint32_t RDPLevel;     /*!< Set the read protection level.
N                              This parameter can be a value of @ref FLASHEx_Option_Bytes_Read_Protection */
N
N  uint32_t BORLevel;     /*!< Set the BOR Level.
N                              This parameter can be a value of @ref FLASHEx_BOR_Reset_Level */
N
N  uint8_t  USERConfig;   /*!< Program the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY. */
N
N} FLASH_OBProgramInitTypeDef;
N
N/**
N  * @brief  FLASH Advanced Option Bytes Program structure definition
N  */
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
N    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L
Stypedef struct
S{
S  uint32_t OptionType;     /*!< Option byte to be configured for extension.
S                                This parameter can be a value of @ref FLASHEx_Advanced_Option_Type */
S
S  uint32_t PCROPState;     /*!< PCROP activation or deactivation.
S                                This parameter can be a value of @ref FLASHEx_PCROP_State */
S
S#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
S    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
S  uint16_t Sectors;        /*!< specifies the sector(s) set for PCROP.
S                                This parameter can be a value of @ref FLASHEx_Option_Bytes_PC_ReadWrite_Protection */
S#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx ||\
S          STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
S
S#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
S  uint32_t Banks;          /*!< Select banks for PCROP activation/deactivation of all sectors.
S                                This parameter must be a value of @ref FLASHEx_Banks */
S
S  uint16_t SectorsBank1;   /*!< Specifies the sector(s) set for PCROP for Bank1.
S                                This parameter can be a value of @ref FLASHEx_Option_Bytes_PC_ReadWrite_Protection */
S
S  uint16_t SectorsBank2;   /*!< Specifies the sector(s) set for PCROP for Bank2.
S                                This parameter can be a value of @ref FLASHEx_Option_Bytes_PC_ReadWrite_Protection */
S
S  uint8_t BootConfig;      /*!< Specifies Option bytes for boot config.
S                                This parameter can be a value of @ref FLASHEx_Dual_Boot */
S
S#endif /*STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
S}FLASH_AdvOBProgramInitTypeDef;
S#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx ||
N          STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup FLASHEx_Exported_Constants FLASH Exported Constants
N  * @{
N  */
N
N/** @defgroup FLASHEx_Type_Erase FLASH Type Erase
N  * @{
N  */ 
N#define FLASH_TYPEERASE_SECTORS         0x00000000U  /*!< Sectors erase only          */
N#define FLASH_TYPEERASE_MASSERASE       0x00000001U  /*!< Flash Mass erase activation */
N/**
N  * @}
N  */
N  
N/** @defgroup FLASHEx_Voltage_Range FLASH Voltage Range
N  * @{
N  */ 
N#define FLASH_VOLTAGE_RANGE_1        0x00000000U  /*!< Device operating range: 1.8V to 2.1V                */
N#define FLASH_VOLTAGE_RANGE_2        0x00000001U  /*!< Device operating range: 2.1V to 2.7V                */
N#define FLASH_VOLTAGE_RANGE_3        0x00000002U  /*!< Device operating range: 2.7V to 3.6V                */
N#define FLASH_VOLTAGE_RANGE_4        0x00000003U  /*!< Device operating range: 2.7V to 3.6V + External Vpp */
N/**
N  * @}
N  */
N  
N/** @defgroup FLASHEx_WRP_State FLASH WRP State
N  * @{
N  */ 
N#define OB_WRPSTATE_DISABLE       0x00000000U  /*!< Disable the write protection of the desired bank 1 sectors */
N#define OB_WRPSTATE_ENABLE        0x00000001U  /*!< Enable the write protection of the desired bank 1 sectors  */
N/**
N  * @}
N  */
N  
N/** @defgroup FLASHEx_Option_Type FLASH Option Type
N  * @{
N  */ 
N#define OPTIONBYTE_WRP        0x00000001U  /*!< WRP option byte configuration  */
N#define OPTIONBYTE_RDP        0x00000002U  /*!< RDP option byte configuration  */
N#define OPTIONBYTE_USER       0x00000004U  /*!< USER option byte configuration */
N#define OPTIONBYTE_BOR        0x00000008U  /*!< BOR option byte configuration  */
N/**
N  * @}
N  */
N  
N/** @defgroup FLASHEx_Option_Bytes_Read_Protection FLASH Option Bytes Read Protection
N  * @{
N  */
N#define OB_RDP_LEVEL_0   ((uint8_t)0xAA)
N#define OB_RDP_LEVEL_1   ((uint8_t)0x55)
N#define OB_RDP_LEVEL_2   ((uint8_t)0xCC) /*!< Warning: When enabling read protection level 2 
N                                              it s no more possible to go back to level 1 or 0 */
N/**
N  * @}
N  */ 
N  
N/** @defgroup FLASHEx_Option_Bytes_IWatchdog FLASH Option Bytes IWatchdog
N  * @{
N  */ 
N#define OB_IWDG_SW                     ((uint8_t)0x20)  /*!< Software IWDG selected */
N#define OB_IWDG_HW                     ((uint8_t)0x00)  /*!< Hardware IWDG selected */
N/**
N  * @}
N  */ 
N  
N/** @defgroup FLASHEx_Option_Bytes_nRST_STOP FLASH Option Bytes nRST_STOP
N  * @{
N  */ 
N#define OB_STOP_NO_RST                 ((uint8_t)0x40) /*!< No reset generated when entering in STOP */
N#define OB_STOP_RST                    ((uint8_t)0x00) /*!< Reset generated when entering in STOP    */
N/**
N  * @}
N  */ 
N
N
N/** @defgroup FLASHEx_Option_Bytes_nRST_STDBY FLASH Option Bytes nRST_STDBY
N  * @{
N  */ 
N#define OB_STDBY_NO_RST                ((uint8_t)0x80) /*!< No reset generated when entering in STANDBY */
N#define OB_STDBY_RST                   ((uint8_t)0x00) /*!< Reset generated when entering in STANDBY    */
N/**
N  * @}
N  */    
N
N/** @defgroup FLASHEx_BOR_Reset_Level FLASH BOR Reset Level
N  * @{
N  */  
N#define OB_BOR_LEVEL3          ((uint8_t)0x00)  /*!< Supply voltage ranges from 2.70 to 3.60 V */
N#define OB_BOR_LEVEL2          ((uint8_t)0x04)  /*!< Supply voltage ranges from 2.40 to 2.70 V */
N#define OB_BOR_LEVEL1          ((uint8_t)0x08)  /*!< Supply voltage ranges from 2.10 to 2.40 V */
N#define OB_BOR_OFF             ((uint8_t)0x0C)  /*!< Supply voltage ranges from 1.62 to 2.10 V */
N/**
N  * @}
N  */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
N    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L
S/** @defgroup FLASHEx_PCROP_State FLASH PCROP State
S  * @{
S  */ 
S#define OB_PCROP_STATE_DISABLE       0x00000000U  /*!< Disable PCROP */
S#define OB_PCROP_STATE_ENABLE        0x00000001U  /*!< Enable PCROP  */
S/**
S  * @}
S  */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
N          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
N          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N
N/** @defgroup FLASHEx_Advanced_Option_Type FLASH Advanced Option Type
N  * @{
N  */ 
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L
S#define OPTIONBYTE_PCROP        0x00000001U  /*!< PCROP option byte configuration      */
S#define OPTIONBYTE_BOOTCONFIG   0x00000002U  /*!< BOOTConfig option byte configuration */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
N    defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L
S#define OPTIONBYTE_PCROP        0x00000001U  /*!<PCROP option byte configuration */
S#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
N          STM32F413xx || STM32F423xx */
N/**
N  * @}
N  */
N
N/** @defgroup FLASH_Latency FLASH Latency
N  * @{
N  */
N/*------------------------- STM32F42xxx/STM32F43xxx/STM32F446xx/STM32F469xx/STM32F479xx ----------------------*/  
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L || 0L
S#define FLASH_LATENCY_0                FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero Latency cycle      */
S#define FLASH_LATENCY_1                FLASH_ACR_LATENCY_1WS   /*!< FLASH One Latency cycle       */
S#define FLASH_LATENCY_2                FLASH_ACR_LATENCY_2WS   /*!< FLASH Two Latency cycles      */
S#define FLASH_LATENCY_3                FLASH_ACR_LATENCY_3WS   /*!< FLASH Three Latency cycles    */
S#define FLASH_LATENCY_4                FLASH_ACR_LATENCY_4WS   /*!< FLASH Four Latency cycles     */
S#define FLASH_LATENCY_5                FLASH_ACR_LATENCY_5WS   /*!< FLASH Five Latency cycles     */
S#define FLASH_LATENCY_6                FLASH_ACR_LATENCY_6WS   /*!< FLASH Six Latency cycles      */
S#define FLASH_LATENCY_7                FLASH_ACR_LATENCY_7WS   /*!< FLASH Seven Latency cycles    */
S#define FLASH_LATENCY_8                FLASH_ACR_LATENCY_8WS   /*!< FLASH Eight Latency cycles    */
S#define FLASH_LATENCY_9                FLASH_ACR_LATENCY_9WS   /*!< FLASH Nine Latency cycles     */
S#define FLASH_LATENCY_10               FLASH_ACR_LATENCY_10WS  /*!< FLASH Ten Latency cycles      */
S#define FLASH_LATENCY_11               FLASH_ACR_LATENCY_11WS  /*!< FLASH Eleven Latency cycles   */
S#define FLASH_LATENCY_12               FLASH_ACR_LATENCY_12WS  /*!< FLASH Twelve Latency cycles   */
S#define FLASH_LATENCY_13               FLASH_ACR_LATENCY_13WS  /*!< FLASH Thirteen Latency cycles */
S#define FLASH_LATENCY_14               FLASH_ACR_LATENCY_14WS  /*!< FLASH Fourteen Latency cycles */
S#define FLASH_LATENCY_15               FLASH_ACR_LATENCY_15WS  /*!< FLASH Fifteen Latency cycles  */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N/*--------------------------------------------------------------------------------------------------------------*/
N
N/*-------------------------- STM32F40xxx/STM32F41xxx/STM32F401xx/STM32F411xx/STM32F423xx -----------------------*/ 
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
N    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 1L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L
N     
N#define FLASH_LATENCY_0                FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero Latency cycle      */
N#define FLASH_LATENCY_1                FLASH_ACR_LATENCY_1WS   /*!< FLASH One Latency cycle       */
N#define FLASH_LATENCY_2                FLASH_ACR_LATENCY_2WS   /*!< FLASH Two Latency cycles      */
N#define FLASH_LATENCY_3                FLASH_ACR_LATENCY_3WS   /*!< FLASH Three Latency cycles    */
N#define FLASH_LATENCY_4                FLASH_ACR_LATENCY_4WS   /*!< FLASH Four Latency cycles     */
N#define FLASH_LATENCY_5                FLASH_ACR_LATENCY_5WS   /*!< FLASH Five Latency cycles     */
N#define FLASH_LATENCY_6                FLASH_ACR_LATENCY_6WS   /*!< FLASH Six Latency cycles      */
N#define FLASH_LATENCY_7                FLASH_ACR_LATENCY_7WS   /*!< FLASH Seven Latency cycles    */
N#endif /* STM32F40xxx || STM32F41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
N          STM32F413xx || STM32F423xx */
N/*--------------------------------------------------------------------------------------------------------------*/
N
N/**
N  * @}
N  */ 
N  
N
N/** @defgroup FLASHEx_Banks FLASH Banks
N  * @{
N  */
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L
S#define FLASH_BANK_1     1U /*!< Bank 1   */
S#define FLASH_BANK_2     2U /*!< Bank 2   */
S#define FLASH_BANK_BOTH  ((uint32_t)FLASH_BANK_1 | FLASH_BANK_2) /*!< Bank1 and Bank2  */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
N    defined(STM32F423xx)
X#if 1L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L
N#define FLASH_BANK_1     1U /*!< Bank 1   */
N#endif /* STM32F40xxx || STM32F41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx
N          STM32F413xx || STM32F423xx */
N/**
N  * @}
N  */ 
N    
N/** @defgroup FLASHEx_MassErase_bit FLASH Mass Erase bit
N  * @{
N  */
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L
S#define FLASH_MER_BIT     (FLASH_CR_MER1 | FLASH_CR_MER2) /*!< 2 MER bits here to clear */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
N    defined(STM32F423xx)
X#if 1L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L
N#define FLASH_MER_BIT     (FLASH_CR_MER) /*!< only 1 MER Bit */
N#endif /* STM32F40xxx || STM32F41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx
N          STM32F413xx || STM32F423xx */
N/**
N  * @}
N  */ 
N
N/** @defgroup FLASHEx_Sectors FLASH Sectors
N  * @{
N  */
N/*-------------------------------------- STM32F42xxx/STM32F43xxx/STM32F469xx ------------------------------------*/   
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L
S#define FLASH_SECTOR_0     0U  /*!< Sector Number 0   */
S#define FLASH_SECTOR_1     1U  /*!< Sector Number 1   */
S#define FLASH_SECTOR_2     2U  /*!< Sector Number 2   */
S#define FLASH_SECTOR_3     3U  /*!< Sector Number 3   */
S#define FLASH_SECTOR_4     4U  /*!< Sector Number 4   */
S#define FLASH_SECTOR_5     5U  /*!< Sector Number 5   */
S#define FLASH_SECTOR_6     6U  /*!< Sector Number 6   */
S#define FLASH_SECTOR_7     7U  /*!< Sector Number 7   */
S#define FLASH_SECTOR_8     8U  /*!< Sector Number 8   */
S#define FLASH_SECTOR_9     9U  /*!< Sector Number 9   */
S#define FLASH_SECTOR_10    10U /*!< Sector Number 10  */
S#define FLASH_SECTOR_11    11U /*!< Sector Number 11  */
S#define FLASH_SECTOR_12    12U /*!< Sector Number 12  */
S#define FLASH_SECTOR_13    13U /*!< Sector Number 13  */
S#define FLASH_SECTOR_14    14U /*!< Sector Number 14  */
S#define FLASH_SECTOR_15    15U /*!< Sector Number 15  */
S#define FLASH_SECTOR_16    16U /*!< Sector Number 16  */
S#define FLASH_SECTOR_17    17U /*!< Sector Number 17  */
S#define FLASH_SECTOR_18    18U /*!< Sector Number 18  */
S#define FLASH_SECTOR_19    19U /*!< Sector Number 19  */
S#define FLASH_SECTOR_20    20U /*!< Sector Number 20  */
S#define FLASH_SECTOR_21    21U /*!< Sector Number 21  */
S#define FLASH_SECTOR_22    22U /*!< Sector Number 22  */
S#define FLASH_SECTOR_23    23U /*!< Sector Number 23  */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/*-------------------------------------- STM32F413xx/STM32F423xx --------------------------------------*/   
N#if defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L
S#define FLASH_SECTOR_0     0U  /*!< Sector Number 0   */
S#define FLASH_SECTOR_1     1U  /*!< Sector Number 1   */
S#define FLASH_SECTOR_2     2U  /*!< Sector Number 2   */
S#define FLASH_SECTOR_3     3U  /*!< Sector Number 3   */
S#define FLASH_SECTOR_4     4U  /*!< Sector Number 4   */
S#define FLASH_SECTOR_5     5U  /*!< Sector Number 5   */
S#define FLASH_SECTOR_6     6U  /*!< Sector Number 6   */
S#define FLASH_SECTOR_7     7U  /*!< Sector Number 7   */
S#define FLASH_SECTOR_8     8U  /*!< Sector Number 8   */
S#define FLASH_SECTOR_9     9U  /*!< Sector Number 9   */
S#define FLASH_SECTOR_10    10U /*!< Sector Number 10  */
S#define FLASH_SECTOR_11    11U /*!< Sector Number 11  */
S#define FLASH_SECTOR_12    12U /*!< Sector Number 12  */
S#define FLASH_SECTOR_13    13U /*!< Sector Number 13  */
S#define FLASH_SECTOR_14    14U /*!< Sector Number 14  */
S#define FLASH_SECTOR_15    15U /*!< Sector Number 15  */
N#endif /* STM32F413xx || STM32F423xx */
N/*-----------------------------------------------------------------------------------------------------*/      
N
N/*--------------------------------------- STM32F40xxx/STM32F41xxx -------------------------------------*/ 
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)  
X#if 1L || 0L || 0L || 0L || 0L ||    0L || 0L || 0L  
N#define FLASH_SECTOR_0     0U  /*!< Sector Number 0   */
N#define FLASH_SECTOR_1     1U  /*!< Sector Number 1   */
N#define FLASH_SECTOR_2     2U  /*!< Sector Number 2   */
N#define FLASH_SECTOR_3     3U  /*!< Sector Number 3   */
N#define FLASH_SECTOR_4     4U  /*!< Sector Number 4   */
N#define FLASH_SECTOR_5     5U  /*!< Sector Number 5   */
N#define FLASH_SECTOR_6     6U  /*!< Sector Number 6   */
N#define FLASH_SECTOR_7     7U  /*!< Sector Number 7   */
N#define FLASH_SECTOR_8     8U  /*!< Sector Number 8   */
N#define FLASH_SECTOR_9     9U  /*!< Sector Number 9   */
N#define FLASH_SECTOR_10    10U /*!< Sector Number 10  */
N#define FLASH_SECTOR_11    11U /*!< Sector Number 11  */
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/*--------------------------------------------- STM32F401xC -------------------------------------------*/ 
N#if defined(STM32F401xC)
X#if 0L
S#define FLASH_SECTOR_0     0U /*!< Sector Number 0   */
S#define FLASH_SECTOR_1     1U /*!< Sector Number 1   */
S#define FLASH_SECTOR_2     2U /*!< Sector Number 2   */
S#define FLASH_SECTOR_3     3U /*!< Sector Number 3   */
S#define FLASH_SECTOR_4     4U /*!< Sector Number 4   */
S#define FLASH_SECTOR_5     5U /*!< Sector Number 5   */
N#endif /* STM32F401xC */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/*--------------------------------------------- STM32F410xx -------------------------------------------*/ 
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define FLASH_SECTOR_0     0U /*!< Sector Number 0   */
S#define FLASH_SECTOR_1     1U /*!< Sector Number 1   */
S#define FLASH_SECTOR_2     2U /*!< Sector Number 2   */
S#define FLASH_SECTOR_3     3U /*!< Sector Number 3   */
S#define FLASH_SECTOR_4     4U /*!< Sector Number 4   */
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/*---------------------------------- STM32F401xE/STM32F411xE/STM32F446xx ------------------------------*/
N#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx)
X#if 0L || 0L || 0L
S#define FLASH_SECTOR_0     0U /*!< Sector Number 0   */
S#define FLASH_SECTOR_1     1U /*!< Sector Number 1   */
S#define FLASH_SECTOR_2     2U /*!< Sector Number 2   */
S#define FLASH_SECTOR_3     3U /*!< Sector Number 3   */
S#define FLASH_SECTOR_4     4U /*!< Sector Number 4   */
S#define FLASH_SECTOR_5     5U /*!< Sector Number 5   */
S#define FLASH_SECTOR_6     6U /*!< Sector Number 6   */
S#define FLASH_SECTOR_7     7U /*!< Sector Number 7   */
N#endif /* STM32F401xE || STM32F411xE || STM32F446xx */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/**
N  * @}
N  */ 
N
N/** @defgroup FLASHEx_Option_Bytes_Write_Protection FLASH Option Bytes Write Protection
N  * @{
N  */
N/*--------------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx -------------------------*/  
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx) 
X#if 0L || 0L || 0L || 0L ||    0L || 0L 
S#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
S#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
S#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
S#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
S#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
S#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
S#define OB_WRP_SECTOR_6       0x00000040U /*!< Write protection of Sector6     */
S#define OB_WRP_SECTOR_7       0x00000080U /*!< Write protection of Sector7     */
S#define OB_WRP_SECTOR_8       0x00000100U /*!< Write protection of Sector8     */
S#define OB_WRP_SECTOR_9       0x00000200U /*!< Write protection of Sector9     */
S#define OB_WRP_SECTOR_10      0x00000400U /*!< Write protection of Sector10    */
S#define OB_WRP_SECTOR_11      0x00000800U /*!< Write protection of Sector11    */
S#define OB_WRP_SECTOR_12      0x00000001U << 12U /*!< Write protection of Sector12    */
S#define OB_WRP_SECTOR_13      0x00000002U << 12U /*!< Write protection of Sector13    */
S#define OB_WRP_SECTOR_14      0x00000004U << 12U /*!< Write protection of Sector14    */
S#define OB_WRP_SECTOR_15      0x00000008U << 12U /*!< Write protection of Sector15    */
S#define OB_WRP_SECTOR_16      0x00000010U << 12U /*!< Write protection of Sector16    */
S#define OB_WRP_SECTOR_17      0x00000020U << 12U /*!< Write protection of Sector17    */
S#define OB_WRP_SECTOR_18      0x00000040U << 12U /*!< Write protection of Sector18    */
S#define OB_WRP_SECTOR_19      0x00000080U << 12U /*!< Write protection of Sector19    */
S#define OB_WRP_SECTOR_20      0x00000100U << 12U /*!< Write protection of Sector20    */
S#define OB_WRP_SECTOR_21      0x00000200U << 12U /*!< Write protection of Sector21    */
S#define OB_WRP_SECTOR_22      0x00000400U << 12U /*!< Write protection of Sector22    */
S#define OB_WRP_SECTOR_23      0x00000800U << 12U /*!< Write protection of Sector23    */
S#define OB_WRP_SECTOR_All     0x00000FFFU << 12U /*!< Write protection of all Sectors */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/*--------------------------------------- STM32F413xx/STM32F423xx -------------------------------------*/ 
N#if defined(STM32F413xx) || defined(STM32F423xx)  
X#if 0L || 0L  
S#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
S#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
S#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
S#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
S#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
S#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
S#define OB_WRP_SECTOR_6       0x00000040U /*!< Write protection of Sector6     */
S#define OB_WRP_SECTOR_7       0x00000080U /*!< Write protection of Sector7     */
S#define OB_WRP_SECTOR_8       0x00000100U /*!< Write protection of Sector8     */
S#define OB_WRP_SECTOR_9       0x00000200U /*!< Write protection of Sector9     */
S#define OB_WRP_SECTOR_10      0x00000400U /*!< Write protection of Sector10    */
S#define OB_WRP_SECTOR_11      0x00000800U /*!< Write protection of Sector11    */
S#define OB_WRP_SECTOR_12      0x00001000U /*!< Write protection of Sector12    */
S#define OB_WRP_SECTOR_13      0x00002000U /*!< Write protection of Sector13    */
S#define OB_WRP_SECTOR_14      0x00004000U /*!< Write protection of Sector14    */
S#define OB_WRP_SECTOR_15      0x00004000U /*!< Write protection of Sector15    */      
S#define OB_WRP_SECTOR_All     0x00007FFFU /*!< Write protection of all Sectors */
N#endif /* STM32F413xx || STM32F423xx */
N/*-----------------------------------------------------------------------------------------------------*/    
N      
N/*--------------------------------------- STM32F40xxx/STM32F41xxx -------------------------------------*/ 
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)  
X#if 1L || 0L || 0L || 0L || 0L ||    0L || 0L || 0L  
N#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
N#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
N#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
N#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
N#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
N#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
N#define OB_WRP_SECTOR_6       0x00000040U /*!< Write protection of Sector6     */
N#define OB_WRP_SECTOR_7       0x00000080U /*!< Write protection of Sector7     */
N#define OB_WRP_SECTOR_8       0x00000100U /*!< Write protection of Sector8     */
N#define OB_WRP_SECTOR_9       0x00000200U /*!< Write protection of Sector9     */
N#define OB_WRP_SECTOR_10      0x00000400U /*!< Write protection of Sector10    */
N#define OB_WRP_SECTOR_11      0x00000800U /*!< Write protection of Sector11    */
N#define OB_WRP_SECTOR_All     0x00000FFFU /*!< Write protection of all Sectors */
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/*--------------------------------------------- STM32F401xC -------------------------------------------*/
N#if defined(STM32F401xC)
X#if 0L
S#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
S#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
S#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
S#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
S#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
S#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
S#define OB_WRP_SECTOR_All     0x00000FFFU /*!< Write protection of all Sectors */
N#endif /* STM32F401xC */
N/*-----------------------------------------------------------------------------------------------------*/
N 
N/*--------------------------------------------- STM32F410xx -------------------------------------------*/
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
S#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
S#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
S#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
S#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
S#define OB_WRP_SECTOR_All     0x00000FFFU /*!< Write protection of all Sectors */
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/*---------------------------------- STM32F401xE/STM32F411xE/STM32F446xx ------------------------------*/
N#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx)
X#if 0L || 0L || 0L
S#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
S#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
S#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
S#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
S#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
S#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
S#define OB_WRP_SECTOR_6       0x00000040U /*!< Write protection of Sector6     */
S#define OB_WRP_SECTOR_7       0x00000080U /*!< Write protection of Sector7     */
S#define OB_WRP_SECTOR_All     0x00000FFFU /*!< Write protection of all Sectors */
N#endif /* STM32F401xE || STM32F411xE || STM32F446xx */
N/*-----------------------------------------------------------------------------------------------------*/
N/**
N  * @}
N  */
N  
N/** @defgroup FLASHEx_Option_Bytes_PC_ReadWrite_Protection FLASH Option Bytes PC ReadWrite Protection
N  * @{
N  */
N/*-------------------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx ---------------------------*/   
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx) 
X#if 0L || 0L || 0L|| 0L ||    0L || 0L 
S#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
S#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
S#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
S#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
S#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
S#define OB_PCROP_SECTOR_5        0x00000020U /*!< PC Read/Write protection of Sector5      */
S#define OB_PCROP_SECTOR_6        0x00000040U /*!< PC Read/Write protection of Sector6      */
S#define OB_PCROP_SECTOR_7        0x00000080U /*!< PC Read/Write protection of Sector7      */
S#define OB_PCROP_SECTOR_8        0x00000100U /*!< PC Read/Write protection of Sector8      */
S#define OB_PCROP_SECTOR_9        0x00000200U /*!< PC Read/Write protection of Sector9      */
S#define OB_PCROP_SECTOR_10       0x00000400U /*!< PC Read/Write protection of Sector10     */
S#define OB_PCROP_SECTOR_11       0x00000800U /*!< PC Read/Write protection of Sector11     */
S#define OB_PCROP_SECTOR_12       0x00000001U /*!< PC Read/Write protection of Sector12     */
S#define OB_PCROP_SECTOR_13       0x00000002U /*!< PC Read/Write protection of Sector13     */
S#define OB_PCROP_SECTOR_14       0x00000004U /*!< PC Read/Write protection of Sector14     */
S#define OB_PCROP_SECTOR_15       0x00000008U /*!< PC Read/Write protection of Sector15     */
S#define OB_PCROP_SECTOR_16       0x00000010U /*!< PC Read/Write protection of Sector16     */
S#define OB_PCROP_SECTOR_17       0x00000020U /*!< PC Read/Write protection of Sector17     */
S#define OB_PCROP_SECTOR_18       0x00000040U /*!< PC Read/Write protection of Sector18     */
S#define OB_PCROP_SECTOR_19       0x00000080U /*!< PC Read/Write protection of Sector19     */
S#define OB_PCROP_SECTOR_20       0x00000100U /*!< PC Read/Write protection of Sector20     */
S#define OB_PCROP_SECTOR_21       0x00000200U /*!< PC Read/Write protection of Sector21     */
S#define OB_PCROP_SECTOR_22       0x00000400U /*!< PC Read/Write protection of Sector22     */
S#define OB_PCROP_SECTOR_23       0x00000800U /*!< PC Read/Write protection of Sector23     */
S#define OB_PCROP_SECTOR_All      0x00000FFFU /*!< PC Read/Write protection of all Sectors  */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
N/*-----------------------------------------------------------------------------------------------------*/
N      
N/*------------------------------------- STM32F413xx/STM32F423xx ---------------------------------------*/
N#if defined(STM32F413xx) || defined(STM32F423xx)  
X#if 0L || 0L  
S#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
S#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
S#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
S#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
S#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
S#define OB_PCROP_SECTOR_5        0x00000020U /*!< PC Read/Write protection of Sector5      */
S#define OB_PCROP_SECTOR_6        0x00000040U /*!< PC Read/Write protection of Sector6      */
S#define OB_PCROP_SECTOR_7        0x00000080U /*!< PC Read/Write protection of Sector7      */
S#define OB_PCROP_SECTOR_8        0x00000100U /*!< PC Read/Write protection of Sector8      */
S#define OB_PCROP_SECTOR_9        0x00000200U /*!< PC Read/Write protection of Sector9      */
S#define OB_PCROP_SECTOR_10       0x00000400U /*!< PC Read/Write protection of Sector10     */
S#define OB_PCROP_SECTOR_11       0x00000800U /*!< PC Read/Write protection of Sector11     */
S#define OB_PCROP_SECTOR_12       0x00001000U /*!< PC Read/Write protection of Sector12     */
S#define OB_PCROP_SECTOR_13       0x00002000U /*!< PC Read/Write protection of Sector13     */
S#define OB_PCROP_SECTOR_14       0x00004000U /*!< PC Read/Write protection of Sector14     */
S#define OB_PCROP_SECTOR_15       0x00004000U /*!< PC Read/Write protection of Sector15     */      
S#define OB_PCROP_SECTOR_All      0x00007FFFU /*!< PC Read/Write protection of all Sectors  */
N#endif /* STM32F413xx || STM32F423xx */
N/*-----------------------------------------------------------------------------------------------------*/      
N
N/*--------------------------------------------- STM32F401xC -------------------------------------------*/
N#if defined(STM32F401xC)
X#if 0L
S#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
S#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
S#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
S#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
S#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
S#define OB_PCROP_SECTOR_5        0x00000020U /*!< PC Read/Write protection of Sector5      */
S#define OB_PCROP_SECTOR_All      0x00000FFFU /*!< PC Read/Write protection of all Sectors  */
N#endif /* STM32F401xC */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/*--------------------------------------------- STM32F410xx -------------------------------------------*/
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
S#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
S#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
S#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
S#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
S#define OB_PCROP_SECTOR_All      0x00000FFFU /*!< PC Read/Write protection of all Sectors  */
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/*-------------- STM32F401xE/STM32F411xE/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/STM32F446xx --*/
N#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)  
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L  
S#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
S#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
S#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
S#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
S#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
S#define OB_PCROP_SECTOR_5        0x00000020U /*!< PC Read/Write protection of Sector5      */
S#define OB_PCROP_SECTOR_6        0x00000040U /*!< PC Read/Write protection of Sector6      */
S#define OB_PCROP_SECTOR_7        0x00000080U /*!< PC Read/Write protection of Sector7      */
S#define OB_PCROP_SECTOR_All      0x00000FFFU /*!< PC Read/Write protection of all Sectors  */
N#endif /* STM32F401xE || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N/*-----------------------------------------------------------------------------------------------------*/
N
N/**
N  * @}
N  */
N  
N/** @defgroup FLASHEx_Dual_Boot FLASH Dual Boot
N  * @{
N  */
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx) 
X#if 0L || 0L || 0L|| 0L ||    0L || 0L 
S#define OB_DUAL_BOOT_ENABLE   ((uint8_t)0x10) /*!< Dual Bank Boot Enable                             */
S#define OB_DUAL_BOOT_DISABLE  ((uint8_t)0x00) /*!< Dual Bank Boot Disable, always boot on User Flash */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
N/**
N  * @}
N  */
N
N/** @defgroup  FLASHEx_Selection_Protection_Mode FLASH Selection Protection Mode
N  * @{
N  */
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
N    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L
S#define OB_PCROP_DESELECTED     ((uint8_t)0x00) /*!< Disabled PcROP, nWPRi bits used for Write Protection on sector i */
S#define OB_PCROP_SELECTED       ((uint8_t)0x80) /*!< Enable PcROP, nWPRi bits used for PCRoP Protection on sector i   */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
N          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
N          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N  
N/* Exported macro ------------------------------------------------------------*/
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup FLASHEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup FLASHEx_Exported_Functions_Group1
N  * @{
N  */
N/* Extension Program operation functions  *************************************/
NHAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError);
NHAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit);
NHAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit);
Nvoid              HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit);
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
N    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L
SHAL_StatusTypeDef HAL_FLASHEx_AdvOBProgram (FLASH_AdvOBProgramInitTypeDef *pAdvOBInit);
Svoid              HAL_FLASHEx_AdvOBGetConfig(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit);
SHAL_StatusTypeDef HAL_FLASHEx_OB_SelectPCROP(void);
SHAL_StatusTypeDef HAL_FLASHEx_OB_DeSelectPCROP(void);
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
N          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
N          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L
Suint16_t          HAL_FLASHEx_OB_GetBank2WRP(void);
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup FLASHEx_Private_Constants FLASH Private Constants
N  * @{
N  */
N/*--------------------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx---------------------*/ 
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L || 0L || 0L
S#define FLASH_SECTOR_TOTAL  24U
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N/*-------------------------------------- STM32F413xx/STM32F423xx ---------------------------------------*/
N#if defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L
S#define FLASH_SECTOR_TOTAL  16U
N#endif /* STM32F413xx || STM32F423xx */
N
N/*--------------------------------------- STM32F40xxx/STM32F41xxx -------------------------------------*/ 
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)  
X#if 1L || 0L || 0L || 0L || 0L ||    0L || 0L || 0L  
N#define FLASH_SECTOR_TOTAL  12U
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N
N/*--------------------------------------------- STM32F401xC -------------------------------------------*/ 
N#if defined(STM32F401xC)
X#if 0L
S#define FLASH_SECTOR_TOTAL  6U
N#endif /* STM32F401xC */
N
N/*--------------------------------------------- STM32F410xx -------------------------------------------*/ 
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define FLASH_SECTOR_TOTAL  5U
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N/*--------------------------------- STM32F401xE/STM32F411xE/STM32F412xG/STM32F446xx -------------------*/
N#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx)
X#if 0L || 0L || 0L
S#define FLASH_SECTOR_TOTAL  8U
N#endif /* STM32F401xE || STM32F411xE || STM32F446xx */
N
N/** 
N  * @brief OPTCR1 register byte 2 (Bits[23:16]) base address  
N  */ 
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)  
X#if 0L || 0L || 0L|| 0L || 0L || 0L  
S#define OPTCR1_BYTE2_ADDRESS         0x40023C1AU
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup FLASHEx_Private_Macros FLASH Private Macros
N  * @{
N  */
N
N/** @defgroup FLASHEx_IS_FLASH_Definitions FLASH Private macros to check input parameters
N  * @{
N  */
N
N#define IS_FLASH_TYPEERASE(VALUE)(((VALUE) == FLASH_TYPEERASE_SECTORS) || \
N                                  ((VALUE) == FLASH_TYPEERASE_MASSERASE))  
X#define IS_FLASH_TYPEERASE(VALUE)(((VALUE) == FLASH_TYPEERASE_SECTORS) ||                                   ((VALUE) == FLASH_TYPEERASE_MASSERASE))  
N
N#define IS_VOLTAGERANGE(RANGE)(((RANGE) == FLASH_VOLTAGE_RANGE_1) || \
N                               ((RANGE) == FLASH_VOLTAGE_RANGE_2) || \
N                               ((RANGE) == FLASH_VOLTAGE_RANGE_3) || \
N                               ((RANGE) == FLASH_VOLTAGE_RANGE_4))  
X#define IS_VOLTAGERANGE(RANGE)(((RANGE) == FLASH_VOLTAGE_RANGE_1) ||                                ((RANGE) == FLASH_VOLTAGE_RANGE_2) ||                                ((RANGE) == FLASH_VOLTAGE_RANGE_3) ||                                ((RANGE) == FLASH_VOLTAGE_RANGE_4))  
N
N#define IS_WRPSTATE(VALUE)(((VALUE) == OB_WRPSTATE_DISABLE) || \
N                           ((VALUE) == OB_WRPSTATE_ENABLE))  
X#define IS_WRPSTATE(VALUE)(((VALUE) == OB_WRPSTATE_DISABLE) ||                            ((VALUE) == OB_WRPSTATE_ENABLE))  
N
N#define IS_OPTIONBYTE(VALUE)(((VALUE) <= (OPTIONBYTE_WRP|OPTIONBYTE_RDP|OPTIONBYTE_USER|OPTIONBYTE_BOR)))
N
N#define IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) ||\
N                                ((LEVEL) == OB_RDP_LEVEL_1) ||\
N                                ((LEVEL) == OB_RDP_LEVEL_2))
X#define IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) ||                                ((LEVEL) == OB_RDP_LEVEL_1) ||                                ((LEVEL) == OB_RDP_LEVEL_2))
N
N#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
N
N#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST))
N
N#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST))
N
N#define IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) ||\
N                                ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF))
X#define IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) ||                                ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF))
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
N    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L
S#define IS_PCROPSTATE(VALUE)(((VALUE) == OB_PCROP_STATE_DISABLE) || \
S                             ((VALUE) == OB_PCROP_STATE_ENABLE))  
X#define IS_PCROPSTATE(VALUE)(((VALUE) == OB_PCROP_STATE_DISABLE) ||                              ((VALUE) == OB_PCROP_STATE_ENABLE))  
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
N          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
N          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L
S#define IS_OBEX(VALUE)(((VALUE) == OPTIONBYTE_PCROP) || \
S                       ((VALUE) == OPTIONBYTE_BOOTCONFIG))  
X#define IS_OBEX(VALUE)(((VALUE) == OPTIONBYTE_PCROP) ||                        ((VALUE) == OPTIONBYTE_BOOTCONFIG))  
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
N    defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L
S#define IS_OBEX(VALUE)(((VALUE) == OPTIONBYTE_PCROP))  
N#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx ||\
N          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N  
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L || 0L
S#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0)  || \
S                                   ((LATENCY) == FLASH_LATENCY_1)  || \
S                                   ((LATENCY) == FLASH_LATENCY_2)  || \
S                                   ((LATENCY) == FLASH_LATENCY_3)  || \
S                                   ((LATENCY) == FLASH_LATENCY_4)  || \
S                                   ((LATENCY) == FLASH_LATENCY_5)  || \
S                                   ((LATENCY) == FLASH_LATENCY_6)  || \
S                                   ((LATENCY) == FLASH_LATENCY_7)  || \
S                                   ((LATENCY) == FLASH_LATENCY_8)  || \
S                                   ((LATENCY) == FLASH_LATENCY_9)  || \
S                                   ((LATENCY) == FLASH_LATENCY_10) || \
S                                   ((LATENCY) == FLASH_LATENCY_11) || \
S                                   ((LATENCY) == FLASH_LATENCY_12) || \
S                                   ((LATENCY) == FLASH_LATENCY_13) || \
S                                   ((LATENCY) == FLASH_LATENCY_14) || \
S                                   ((LATENCY) == FLASH_LATENCY_15))
X#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0)  ||                                    ((LATENCY) == FLASH_LATENCY_1)  ||                                    ((LATENCY) == FLASH_LATENCY_2)  ||                                    ((LATENCY) == FLASH_LATENCY_3)  ||                                    ((LATENCY) == FLASH_LATENCY_4)  ||                                    ((LATENCY) == FLASH_LATENCY_5)  ||                                    ((LATENCY) == FLASH_LATENCY_6)  ||                                    ((LATENCY) == FLASH_LATENCY_7)  ||                                    ((LATENCY) == FLASH_LATENCY_8)  ||                                    ((LATENCY) == FLASH_LATENCY_9)  ||                                    ((LATENCY) == FLASH_LATENCY_10) ||                                    ((LATENCY) == FLASH_LATENCY_11) ||                                    ((LATENCY) == FLASH_LATENCY_12) ||                                    ((LATENCY) == FLASH_LATENCY_13) ||                                    ((LATENCY) == FLASH_LATENCY_14) ||                                    ((LATENCY) == FLASH_LATENCY_15))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
N    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 1L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L
N#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0)  || \
N                                   ((LATENCY) == FLASH_LATENCY_1)  || \
N                                   ((LATENCY) == FLASH_LATENCY_2)  || \
N                                   ((LATENCY) == FLASH_LATENCY_3)  || \
N                                   ((LATENCY) == FLASH_LATENCY_4)  || \
N                                   ((LATENCY) == FLASH_LATENCY_5)  || \
N                                   ((LATENCY) == FLASH_LATENCY_6)  || \
N                                   ((LATENCY) == FLASH_LATENCY_7))
X#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0)  ||                                    ((LATENCY) == FLASH_LATENCY_1)  ||                                    ((LATENCY) == FLASH_LATENCY_2)  ||                                    ((LATENCY) == FLASH_LATENCY_3)  ||                                    ((LATENCY) == FLASH_LATENCY_4)  ||                                    ((LATENCY) == FLASH_LATENCY_5)  ||                                    ((LATENCY) == FLASH_LATENCY_6)  ||                                    ((LATENCY) == FLASH_LATENCY_7))
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F412Zx || STM32F412Vx ||\
N          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)  || \
S                             ((BANK) == FLASH_BANK_2)  || \
S                             ((BANK) == FLASH_BANK_BOTH))
X#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)  ||                              ((BANK) == FLASH_BANK_2)  ||                              ((BANK) == FLASH_BANK_BOTH))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
N    defined(STM32F423xx)
X#if 1L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L
N#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1))
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx ||\
N          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N 
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define IS_FLASH_SECTOR(SECTOR) ( ((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_8)   || ((SECTOR) == FLASH_SECTOR_9)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_10)  || ((SECTOR) == FLASH_SECTOR_11)  ||\
S                                  ((SECTOR) == FLASH_SECTOR_12)  || ((SECTOR) == FLASH_SECTOR_13)  ||\
S                                  ((SECTOR) == FLASH_SECTOR_14)  || ((SECTOR) == FLASH_SECTOR_15)  ||\
S                                  ((SECTOR) == FLASH_SECTOR_16)  || ((SECTOR) == FLASH_SECTOR_17)  ||\
S                                  ((SECTOR) == FLASH_SECTOR_18)  || ((SECTOR) == FLASH_SECTOR_19)  ||\
S                                  ((SECTOR) == FLASH_SECTOR_20)  || ((SECTOR) == FLASH_SECTOR_21)  ||\
S                                  ((SECTOR) == FLASH_SECTOR_22)  || ((SECTOR) == FLASH_SECTOR_23))
X#define IS_FLASH_SECTOR(SECTOR) ( ((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||                                  ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||                                  ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||                                  ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7)   ||                                  ((SECTOR) == FLASH_SECTOR_8)   || ((SECTOR) == FLASH_SECTOR_9)   ||                                  ((SECTOR) == FLASH_SECTOR_10)  || ((SECTOR) == FLASH_SECTOR_11)  ||                                  ((SECTOR) == FLASH_SECTOR_12)  || ((SECTOR) == FLASH_SECTOR_13)  ||                                  ((SECTOR) == FLASH_SECTOR_14)  || ((SECTOR) == FLASH_SECTOR_15)  ||                                  ((SECTOR) == FLASH_SECTOR_16)  || ((SECTOR) == FLASH_SECTOR_17)  ||                                  ((SECTOR) == FLASH_SECTOR_18)  || ((SECTOR) == FLASH_SECTOR_19)  ||                                  ((SECTOR) == FLASH_SECTOR_20)  || ((SECTOR) == FLASH_SECTOR_21)  ||                                  ((SECTOR) == FLASH_SECTOR_22)  || ((SECTOR) == FLASH_SECTOR_23))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L
S#define IS_FLASH_SECTOR(SECTOR) ( ((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_8)   || ((SECTOR) == FLASH_SECTOR_9)   ||\
S                                  ((SECTOR) == FLASH_SECTOR_10)  || ((SECTOR) == FLASH_SECTOR_11)  ||\
S                                  ((SECTOR) == FLASH_SECTOR_12)  || ((SECTOR) == FLASH_SECTOR_13)  ||\
S                                  ((SECTOR) == FLASH_SECTOR_14)  || ((SECTOR) == FLASH_SECTOR_15))
X#define IS_FLASH_SECTOR(SECTOR) ( ((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||                                  ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||                                  ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||                                  ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7)   ||                                  ((SECTOR) == FLASH_SECTOR_8)   || ((SECTOR) == FLASH_SECTOR_9)   ||                                  ((SECTOR) == FLASH_SECTOR_10)  || ((SECTOR) == FLASH_SECTOR_11)  ||                                  ((SECTOR) == FLASH_SECTOR_12)  || ((SECTOR) == FLASH_SECTOR_13)  ||                                  ((SECTOR) == FLASH_SECTOR_14)  || ((SECTOR) == FLASH_SECTOR_15))
N#endif /* STM32F413xx || STM32F423xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)  
X#if 1L || 0L || 0L || 0L || 0L ||    0L || 0L || 0L  
N#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
N                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
N                                 ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||\
N                                 ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7)   ||\
N                                 ((SECTOR) == FLASH_SECTOR_8)   || ((SECTOR) == FLASH_SECTOR_9)   ||\
N                                 ((SECTOR) == FLASH_SECTOR_10)  || ((SECTOR) == FLASH_SECTOR_11))
X#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||                                 ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||                                 ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7)   ||                                 ((SECTOR) == FLASH_SECTOR_8)   || ((SECTOR) == FLASH_SECTOR_9)   ||                                 ((SECTOR) == FLASH_SECTOR_10)  || ((SECTOR) == FLASH_SECTOR_11))
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N
N#if defined(STM32F401xC)
X#if 0L
S#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
S                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
S                                 ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5))
X#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||                                 ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5))
N#endif /* STM32F401xC */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
S                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
S                                 ((SECTOR) == FLASH_SECTOR_4))
X#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||                                 ((SECTOR) == FLASH_SECTOR_4))
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx)
X#if 0L || 0L || 0L
S#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
S                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
S                                 ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||\
S                                 ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7))
X#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||                                 ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||                                 ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7))
N#endif /* STM32F401xE || STM32F411xE || STM32F446xx */
N
N#define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || \
N                                   (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END)))
X#define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) ||                                    (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END)))
N
N#define IS_FLASH_NBSECTORS(NBSECTORS) (((NBSECTORS) != 0) && ((NBSECTORS) <= FLASH_SECTOR_TOTAL))
N  
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) 
X#if 0L || 0L || 0L || 0L || 0L || 0L 
S#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFF000000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F413xx) || defined(STM32F423xx) 
X#if 0L || 0L 
S#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFF8000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F413xx || STM32F423xx */
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
X#if 1L || 0L || 0L || 0L
N#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
N
N#if defined(STM32F401xC)
X#if 0L
S#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F401xC */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
N    defined(STM32F412Rx) || defined(STM32F412Cx)  
X#if 0L || 0L || 0L || 0L || 0L ||    0L || 0L  
S#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F401xE || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N   
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L
S#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFF8000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))      
N#endif /* STM32F413xx || STM32F423xx */
N
N#if defined(STM32F401xC)
X#if 0L
S#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F401xC */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
X#if 0L || 0L || 0L
S#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
N
N#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
N    defined(STM32F412Rx) || defined(STM32F412Cx)  
X#if 0L || 0L || 0L || 0L || 0L ||    0L || 0L  
S#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
N#endif /* STM32F401xE || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx) 
X#if 0L || 0L || 0L || 0L ||    0L || 0L 
S#define IS_OB_BOOT(BOOT) (((BOOT) == OB_DUAL_BOOT_ENABLE) || ((BOOT) == OB_DUAL_BOOT_DISABLE))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
N    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
N    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
N    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L
S#define IS_OB_PCROP_SELECT(PCROP) (((PCROP) == OB_PCROP_SELECTED) || ((PCROP) == OB_PCROP_DESELECTED))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
N          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
N          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup FLASHEx_Private_Functions FLASH Private Functions
N  * @{
N  */
Nvoid FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange);
Nvoid FLASH_FlushCaches(void);
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_FLASH_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 314 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h" 2
N#include "stm32f4xx_hal_flash_ramfunc.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ramfunc.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_flash_ramfunc.h
N  * @author  MCD Application Team
N  * @brief   Header file of FLASH RAMFUNC driver.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_FLASH_RAMFUNC_H
N#define __STM32F4xx_FLASH_RAMFUNC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
N    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)  
X#if 0L || 0L || 0L || 0L || 0L || 0L ||    0L || 0L || 0L  
S
S/* Includes ------------------------------------------------------------------*/
S#include "stm32f4xx_hal_def.h"
S
S/** @addtogroup STM32F4xx_HAL_Driver
S  * @{
S  */
S
S/** @addtogroup FLASH_RAMFUNC
S  * @{
S  */
S
S/* Exported types ------------------------------------------------------------*/
S/* Exported macro ------------------------------------------------------------*/
S/* Exported functions --------------------------------------------------------*/
S/** @addtogroup FLASH_RAMFUNC_Exported_Functions
S  * @{
S  */
S
S/** @addtogroup FLASH_RAMFUNC_Exported_Functions_Group1
S  * @{
S  */   
S__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_StopFlashInterfaceClk(void);
S__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_StartFlashInterfaceClk(void);
S__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_EnableFlashSleepMode(void);
S__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_DisableFlashSleepMode(void);
S/**
S  * @}
S  */ 
S
S/**
S  * @}
S  */
S
S/**
S  * @}
S  */ 
S
S/**
S  * @}
S  */
S
N#endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */  
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /* __STM32F4xx_FLASH_RAMFUNC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 315 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup FLASH_Exported_Functions
N  * @{
N  */
N/** @addtogroup FLASH_Exported_Functions_Group1
N  * @{
N  */
N/* Program operation functions  ***********************************************/
NHAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
NHAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
N/* FLASH IRQ handler method */
Nvoid HAL_FLASH_IRQHandler(void);
N/* Callbacks in non blocking modes */ 
Nvoid HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue);
Nvoid HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue);
N/**
N  * @}
N  */
N
N/** @addtogroup FLASH_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions  **********************************************/
NHAL_StatusTypeDef HAL_FLASH_Unlock(void);
NHAL_StatusTypeDef HAL_FLASH_Lock(void);
NHAL_StatusTypeDef HAL_FLASH_OB_Unlock(void);
NHAL_StatusTypeDef HAL_FLASH_OB_Lock(void);
N/* Option bytes control */
NHAL_StatusTypeDef HAL_FLASH_OB_Launch(void);
N/**
N  * @}
N  */
N
N/** @addtogroup FLASH_Exported_Functions_Group3
N  * @{
N  */
N/* Peripheral State functions  ************************************************/
Nuint32_t HAL_FLASH_GetError(void);
NHAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/** @defgroup FLASH_Private_Variables FLASH Private Variables
N  * @{
N  */
N
N/**
N  * @}
N  */
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup FLASH_Private_Constants FLASH Private Constants
N  * @{
N  */
N
N/** 
N  * @brief   ACR register byte 0 (Bits[7:0]) base address  
N  */ 
N#define ACR_BYTE0_ADDRESS           0x40023C00U 
N/** 
N  * @brief   OPTCR register byte 0 (Bits[7:0]) base address  
N  */ 
N#define OPTCR_BYTE0_ADDRESS         0x40023C14U
N/** 
N  * @brief   OPTCR register byte 1 (Bits[15:8]) base address  
N  */ 
N#define OPTCR_BYTE1_ADDRESS         0x40023C15U
N/** 
N  * @brief   OPTCR register byte 2 (Bits[23:16]) base address  
N  */ 
N#define OPTCR_BYTE2_ADDRESS         0x40023C16U
N/** 
N  * @brief   OPTCR register byte 3 (Bits[31:24]) base address  
N  */ 
N#define OPTCR_BYTE3_ADDRESS         0x40023C17U
N
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup FLASH_Private_Macros FLASH Private Macros
N  * @{
N  */
N
N/** @defgroup FLASH_IS_FLASH_Definitions FLASH Private macros to check input parameters
N  * @{
N  */
N#define IS_FLASH_TYPEPROGRAM(VALUE)(((VALUE) == FLASH_TYPEPROGRAM_BYTE) || \
N                                    ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || \
N                                    ((VALUE) == FLASH_TYPEPROGRAM_WORD) || \
N                                    ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))  
X#define IS_FLASH_TYPEPROGRAM(VALUE)(((VALUE) == FLASH_TYPEPROGRAM_BYTE) ||                                     ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) ||                                     ((VALUE) == FLASH_TYPEPROGRAM_WORD) ||                                     ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))  
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup FLASH_Private_Functions FLASH Private Functions
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_FLASH_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 307 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 2
N#endif /* HAL_FLASH_MODULE_ENABLED */
N 
N#ifdef HAL_SRAM_MODULE_ENABLED
S  #include "stm32f4xx_hal_sram.h"
N#endif /* HAL_SRAM_MODULE_ENABLED */
N
N#ifdef HAL_NOR_MODULE_ENABLED
S  #include "stm32f4xx_hal_nor.h"
N#endif /* HAL_NOR_MODULE_ENABLED */
N
N#ifdef HAL_NAND_MODULE_ENABLED
S  #include "stm32f4xx_hal_nand.h"
N#endif /* HAL_NAND_MODULE_ENABLED */
N
N#ifdef HAL_PCCARD_MODULE_ENABLED
S  #include "stm32f4xx_hal_pccard.h"
N#endif /* HAL_PCCARD_MODULE_ENABLED */ 
N  
N#ifdef HAL_SDRAM_MODULE_ENABLED
S  #include "stm32f4xx_hal_sdram.h"
N#endif /* HAL_SDRAM_MODULE_ENABLED */
N
N#ifdef HAL_HASH_MODULE_ENABLED
S #include "stm32f4xx_hal_hash.h"
N#endif /* HAL_HASH_MODULE_ENABLED */
N
N#ifdef HAL_I2C_MODULE_ENABLED
S #include "stm32f4xx_hal_i2c.h"
N#endif /* HAL_I2C_MODULE_ENABLED */
N
N#ifdef HAL_I2S_MODULE_ENABLED
S #include "stm32f4xx_hal_i2s.h"
N#endif /* HAL_I2S_MODULE_ENABLED */
N
N#ifdef HAL_IWDG_MODULE_ENABLED
S #include "stm32f4xx_hal_iwdg.h"
N#endif /* HAL_IWDG_MODULE_ENABLED */
N
N#ifdef HAL_LTDC_MODULE_ENABLED
S #include "stm32f4xx_hal_ltdc.h"
N#endif /* HAL_LTDC_MODULE_ENABLED */
N
N#ifdef HAL_PWR_MODULE_ENABLED
N #include "stm32f4xx_hal_pwr.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_pwr.h
N  * @author  MCD Application Team
N  * @brief   Header file of PWR HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_PWR_H
N#define __STM32F4xx_HAL_PWR_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup PWR
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N
N/** @defgroup PWR_Exported_Types PWR Exported Types
N  * @{
N  */
N   
N/**
N  * @brief  PWR PVD configuration structure definition
N  */
Ntypedef struct
N{
N  uint32_t PVDLevel;   /*!< PVDLevel: Specifies the PVD detection level.
N                            This parameter can be a value of @ref PWR_PVD_detection_level */
N
N  uint32_t Mode;      /*!< Mode: Specifies the operating mode for the selected pins.
N                           This parameter can be a value of @ref PWR_PVD_Mode */
N}PWR_PVDTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup PWR_Exported_Constants PWR Exported Constants
N  * @{
N  */
N  
N/** @defgroup PWR_WakeUp_Pins PWR WakeUp Pins
N  * @{
N  */
N#define PWR_WAKEUP_PIN1                 0x00000100U
N/**
N  * @}
N  */
N
N/** @defgroup PWR_PVD_detection_level PWR PVD detection level
N  * @{
N  */ 
N#define PWR_PVDLEVEL_0                  PWR_CR_PLS_LEV0
N#define PWR_PVDLEVEL_1                  PWR_CR_PLS_LEV1
N#define PWR_PVDLEVEL_2                  PWR_CR_PLS_LEV2
N#define PWR_PVDLEVEL_3                  PWR_CR_PLS_LEV3
N#define PWR_PVDLEVEL_4                  PWR_CR_PLS_LEV4
N#define PWR_PVDLEVEL_5                  PWR_CR_PLS_LEV5
N#define PWR_PVDLEVEL_6                  PWR_CR_PLS_LEV6
N#define PWR_PVDLEVEL_7                  PWR_CR_PLS_LEV7/* External input analog voltage 
N                                                          (Compare internally to VREFINT) */
N/**
N  * @}
N  */   
N 
N/** @defgroup PWR_PVD_Mode PWR PVD Mode
N  * @{
N  */
N#define PWR_PVD_MODE_NORMAL                 0x00000000U   /*!< basic mode is used */
N#define PWR_PVD_MODE_IT_RISING              0x00010001U   /*!< External Interrupt Mode with Rising edge trigger detection */
N#define PWR_PVD_MODE_IT_FALLING             0x00010002U   /*!< External Interrupt Mode with Falling edge trigger detection */
N#define PWR_PVD_MODE_IT_RISING_FALLING      0x00010003U   /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
N#define PWR_PVD_MODE_EVENT_RISING           0x00020001U   /*!< Event Mode with Rising edge trigger detection */
N#define PWR_PVD_MODE_EVENT_FALLING          0x00020002U   /*!< Event Mode with Falling edge trigger detection */
N#define PWR_PVD_MODE_EVENT_RISING_FALLING   0x00020003U   /*!< Event Mode with Rising/Falling edge trigger detection */
N/**
N  * @}
N  */
N
N
N/** @defgroup PWR_Regulator_state_in_STOP_mode PWR Regulator state in SLEEP/STOP mode
N  * @{
N  */
N#define PWR_MAINREGULATOR_ON                        0x00000000U
N#define PWR_LOWPOWERREGULATOR_ON                    PWR_CR_LPDS
N/**
N  * @}
N  */
N    
N/** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry
N  * @{
N  */
N#define PWR_SLEEPENTRY_WFI              ((uint8_t)0x01)
N#define PWR_SLEEPENTRY_WFE              ((uint8_t)0x02)
N/**
N  * @}
N  */
N
N/** @defgroup PWR_STOP_mode_entry PWR STOP mode entry
N  * @{
N  */
N#define PWR_STOPENTRY_WFI               ((uint8_t)0x01)
N#define PWR_STOPENTRY_WFE               ((uint8_t)0x02)
N/**
N  * @}
N  */
N
N/** @defgroup PWR_Flag PWR Flag
N  * @{
N  */
N#define PWR_FLAG_WU                     PWR_CSR_WUF
N#define PWR_FLAG_SB                     PWR_CSR_SBF
N#define PWR_FLAG_PVDO                   PWR_CSR_PVDO
N#define PWR_FLAG_BRR                    PWR_CSR_BRR
N#define PWR_FLAG_VOSRDY                 PWR_CSR_VOSRDY
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N  
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup PWR_Exported_Macro PWR Exported Macro
N  * @{
N  */
N
N/** @brief  Check PWR flag is set or not.
N  * @param  __FLAG__ specifies the flag to check.
N  *           This parameter can be one of the following values:
N  *            @arg PWR_FLAG_WU: Wake Up flag. This flag indicates that a wakeup event 
N  *                  was received from the WKUP pin or from the RTC alarm (Alarm A 
N  *                  or Alarm B), RTC Tamper event, RTC TimeStamp event or RTC Wakeup.
N  *                  An additional wakeup event is detected if the WKUP pin is enabled 
N  *                  (by setting the EWUP bit) when the WKUP pin level is already high.  
N  *            @arg PWR_FLAG_SB: StandBy flag. This flag indicates that the system was
N  *                  resumed from StandBy mode.    
N  *            @arg PWR_FLAG_PVDO: PVD Output. This flag is valid only if PVD is enabled 
N  *                  by the HAL_PWR_EnablePVD() function. The PVD is stopped by Standby mode 
N  *                  For this reason, this bit is equal to 0 after Standby or reset
N  *                  until the PVDE bit is set.
N  *            @arg PWR_FLAG_BRR: Backup regulator ready flag. This bit is not reset 
N  *                  when the device wakes up from Standby mode or by a system reset 
N  *                  or power reset.  
N  *            @arg PWR_FLAG_VOSRDY: This flag indicates that the Regulator voltage 
N  *                 scaling output selection is ready.
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__))
N
N/** @brief  Clear the PWR's pending flags.
N  * @param  __FLAG__ specifies the flag to clear.
N  *          This parameter can be one of the following values:
N  *            @arg PWR_FLAG_WU: Wake Up flag
N  *            @arg PWR_FLAG_SB: StandBy flag
N  */
N#define __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR |=  (__FLAG__) << 2U)
N
N/**
N  * @brief Enable the PVD Exti Line 16.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_IT()   (EXTI->IMR |= (PWR_EXTI_LINE_PVD))
N
N/**
N  * @brief Disable the PVD EXTI Line 16.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_IT()  (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD))
N
N/**
N  * @brief Enable event on PVD Exti Line 16.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT()   (EXTI->EMR |= (PWR_EXTI_LINE_PVD))
N
N/**
N  * @brief Disable event on PVD Exti Line 16.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT()  (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD))
N
N/**
N  * @brief Enable the PVD Extended Interrupt Rising Trigger.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE()   SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
N
N/**
N  * @brief Disable the PVD Extended Interrupt Rising Trigger.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE()  CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
N
N/**
N  * @brief Enable the PVD Extended Interrupt Falling Trigger.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE()   SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
N
N
N/**
N  * @brief Disable the PVD Extended Interrupt Falling Trigger.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE()  CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
N
N
N/**
N  * @brief  PVD EXTI line configuration: set rising & falling edge trigger.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE()   do{__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();\
N                                                             __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();\
N                                                            }while(0U)
X#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE()   do{__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();                                                             __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();                                                            }while(0U)
N
N/**
N  * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger.
N  * This parameter can be:
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE()  do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();\
N                                                             __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();\
N                                                            }while(0U) 
X#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE()  do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();                                                             __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();                                                            }while(0U) 
N
N/**
N  * @brief checks whether the specified PVD Exti interrupt flag is set or not.
N  * @retval EXTI PVD Line Status.
N  */
N#define __HAL_PWR_PVD_EXTI_GET_FLAG()  (EXTI->PR & (PWR_EXTI_LINE_PVD))
N
N/**
N  * @brief Clear the PVD Exti flag.
N  * @retval None.
N  */
N#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG()  (EXTI->PR = (PWR_EXTI_LINE_PVD))
N
N/**
N  * @brief  Generates a Software interrupt on PVD EXTI line.
N  * @retval None
N  */
N#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD))
N
N/**
N  * @}
N  */
N
N/* Include PWR HAL Extension module */
N#include "stm32f4xx_hal_pwr_ex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_pwr_ex.h
N  * @author  MCD Application Team
N  * @brief   Header file of PWR HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_PWR_EX_H
N#define __STM32F4xx_HAL_PWR_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup PWREx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup PWREx_Exported_Constants PWREx Exported Constants
N  * @{
N  */
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L
S   
S/** @defgroup PWREx_Regulator_state_in_UnderDrive_mode PWREx Regulator state in UnderDrive mode
S  * @{
S  */
S#define PWR_MAINREGULATOR_UNDERDRIVE_ON                       PWR_CR_MRUDS
S#define PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON                   ((uint32_t)(PWR_CR_LPDS | PWR_CR_LPUDS))
S/**
S  * @}
S  */ 
S  
S/** @defgroup PWREx_Over_Under_Drive_Flag PWREx Over Under Drive Flag
S  * @{
S  */
S#define PWR_FLAG_ODRDY                  PWR_CSR_ODRDY
S#define PWR_FLAG_ODSWRDY                PWR_CSR_ODSWRDY
S#define PWR_FLAG_UDRDY                  PWR_CSR_UDSWRDY
S/**
S  * @}
S  */
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N
N/** @defgroup PWREx_Regulator_Voltage_Scale PWREx Regulator Voltage Scale
N  * @{
N  */
N#if defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F415xx) || defined(STM32F417xx)   
X#if 1L || 0L || 0L || 0L   
N#define PWR_REGULATOR_VOLTAGE_SCALE1         PWR_CR_VOS             /* Scale 1 mode(default value at reset): the maximum value of fHCLK = 168 MHz. */
N#define PWR_REGULATOR_VOLTAGE_SCALE2         0x00000000U            /* Scale 2 mode: the maximum value of fHCLK = 144 MHz. */
N#else
S#define PWR_REGULATOR_VOLTAGE_SCALE1         PWR_CR_VOS             /* Scale 1 mode(default value at reset): the maximum value of fHCLK is 168 MHz. It can be extended to
S                                                                       180 MHz by activating the over-drive mode. */
S#define PWR_REGULATOR_VOLTAGE_SCALE2         PWR_CR_VOS_1           /* Scale 2 mode: the maximum value of fHCLK is 144 MHz. It can be extended to
S                                                                       168 MHz by activating the over-drive mode. */
S#define PWR_REGULATOR_VOLTAGE_SCALE3         PWR_CR_VOS_0           /* Scale 3 mode: the maximum value of fHCLK is 120 MHz. */
N#endif /* STM32F405xx || STM32F407xx || STM32F415xx || STM32F417xx */ 
N/**
N  * @}
N  */
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
N    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L ||     0L || 0L || 0L || 0L
S/** @defgroup PWREx_WakeUp_Pins PWREx WakeUp Pins
S  * @{
S  */
S#define PWR_WAKEUP_PIN2                 0x00000080U
S#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
S    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) 
X#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F412Zx) || defined(STM32F412Vx) ||     defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) 
S#define PWR_WAKEUP_PIN3                 0x00000040U
S#endif /* STM32F410xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Zx || STM32F412Vx || \
S          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
S/**
S  * @}
S  */   
S#endif /* STM32F410xx || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
N          STM32F413xx || STM32F423xx */
N
N/**
N  * @}
N  */ 
N  
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup PWREx_Exported_Constants PWREx Exported Constants
N  *  @{
N  */
N
N#if defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F415xx) || defined(STM32F417xx)
X#if 1L || 0L || 0L || 0L
N/** @brief  macros configure the main internal regulator output voltage.
N  * @param  __REGULATOR__ specifies the regulator output voltage to achieve
N  *         a tradeoff between performance and power consumption when the device does
N  *         not operate at the maximum frequency (refer to the datasheets for more details).
N  *          This parameter can be one of the following values:
N  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output Scale 1 mode
N  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
N  * @retval None
N  */
N#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do {                                                     \
N                                                            __IO uint32_t tmpreg = 0x00U;                        \
N                                                            MODIFY_REG(PWR->CR, PWR_CR_VOS, (__REGULATOR__));   \
N                                                            /* Delay after an RCC peripheral clock enabling */  \
N                                                            tmpreg = READ_BIT(PWR->CR, PWR_CR_VOS);             \
N                                                            UNUSED(tmpreg);                                     \
N                                                          } while(0U)
X#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do {                                                                                                                 __IO uint32_t tmpreg = 0x00U;                                                                                    MODIFY_REG(PWR->CR, PWR_CR_VOS, (__REGULATOR__));                                                                                                                              tmpreg = READ_BIT(PWR->CR, PWR_CR_VOS);                                                                         UNUSED(tmpreg);                                                                                               } while(0U)
N#else
S/** @brief  macros configure the main internal regulator output voltage.
S  * @param  __REGULATOR__ specifies the regulator output voltage to achieve
S  *         a tradeoff between performance and power consumption when the device does
S  *         not operate at the maximum frequency (refer to the datasheets for more details).
S  *          This parameter can be one of the following values:
S  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output Scale 1 mode
S  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
S  *            @arg PWR_REGULATOR_VOLTAGE_SCALE3: Regulator voltage output Scale 3 mode
S  * @retval None
S  */
S#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do {                                                     \
S                                                            __IO uint32_t tmpreg = 0x00U;                        \
S                                                            MODIFY_REG(PWR->CR, PWR_CR_VOS, (__REGULATOR__));   \
S                                                            /* Delay after an RCC peripheral clock enabling */  \
S                                                            tmpreg = READ_BIT(PWR->CR, PWR_CR_VOS);             \
S                                                            UNUSED(tmpreg);                                     \
S                                                          } while(0U)
X#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do {                                                                                                                 __IO uint32_t tmpreg = 0x00U;                                                                                    MODIFY_REG(PWR->CR, PWR_CR_VOS, (__REGULATOR__));                                                                                                                              tmpreg = READ_BIT(PWR->CR, PWR_CR_VOS);                                                                         UNUSED(tmpreg);                                                                                               } while(0U)
N#endif /* STM32F405xx || STM32F407xx || STM32F415xx || STM32F417xx */ 
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L
S/** @brief Macros to enable or disable the Over drive mode.
S  * @note  These macros can be used only for STM32F42xx/STM3243xx devices.
S  */
S#define __HAL_PWR_OVERDRIVE_ENABLE() (*(__IO uint32_t *) CR_ODEN_BB = ENABLE)
S#define __HAL_PWR_OVERDRIVE_DISABLE() (*(__IO uint32_t *) CR_ODEN_BB = DISABLE)
S
S/** @brief Macros to enable or disable the Over drive switching.
S  * @note  These macros can be used only for STM32F42xx/STM3243xx devices. 
S  */
S#define __HAL_PWR_OVERDRIVESWITCHING_ENABLE() (*(__IO uint32_t *) CR_ODSWEN_BB = ENABLE)
S#define __HAL_PWR_OVERDRIVESWITCHING_DISABLE() (*(__IO uint32_t *) CR_ODSWEN_BB = DISABLE)
S
S/** @brief Macros to enable or disable the Under drive mode.
S  * @note  This mode is enabled only with STOP low power mode.
S  *        In this mode, the 1.2V domain is preserved in reduced leakage mode. This 
S  *        mode is only available when the main regulator or the low power regulator 
S  *        is in low voltage mode.      
S  * @note  If the Under-drive mode was enabled, it is automatically disabled after 
S  *        exiting Stop mode. 
S  *        When the voltage regulator operates in Under-drive mode, an additional  
S  *        startup delay is induced when waking up from Stop mode.
S  */
S#define __HAL_PWR_UNDERDRIVE_ENABLE() (PWR->CR |= (uint32_t)PWR_CR_UDEN)
S#define __HAL_PWR_UNDERDRIVE_DISABLE() (PWR->CR &= (uint32_t)(~PWR_CR_UDEN))
S
S/** @brief  Check PWR flag is set or not.
S  * @note   These macros can be used only for STM32F42xx/STM3243xx devices.
S  * @param  __FLAG__ specifies the flag to check.
S  *         This parameter can be one of the following values:
S  *            @arg PWR_FLAG_ODRDY: This flag indicates that the Over-drive mode
S  *                                 is ready 
S  *            @arg PWR_FLAG_ODSWRDY: This flag indicates that the Over-drive mode
S  *                                   switching is ready  
S  *            @arg PWR_FLAG_UDRDY: This flag indicates that the Under-drive mode
S  *                                 is enabled in Stop mode
S  * @retval The new state of __FLAG__ (TRUE or FALSE).
S  */
S#define __HAL_PWR_GET_ODRUDR_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__))
S
S/** @brief Clear the Under-Drive Ready flag.
S  * @note  These macros can be used only for STM32F42xx/STM3243xx devices.
S  */
S#define __HAL_PWR_CLEAR_ODRUDR_FLAG() (PWR->CSR |= PWR_FLAG_UDRDY)
S
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup PWREx_Exported_Functions PWREx Exported Functions
N  *  @{
N  */
N 
N/** @addtogroup PWREx_Exported_Functions_Group1
N  * @{
N  */
Nvoid HAL_PWREx_EnableFlashPowerDown(void);
Nvoid HAL_PWREx_DisableFlashPowerDown(void); 
NHAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void);
NHAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void); 
Nuint32_t HAL_PWREx_GetVoltageRange(void);
NHAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling);
N
N#if defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L
Svoid HAL_PWREx_EnableWakeUpPinPolarityRisingEdge(void);
Svoid HAL_PWREx_EnableWakeUpPinPolarityFallingEdge(void);
N#endif /* STM32F469xx || STM32F479xx */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F401xC) ||\
N    defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
N    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L ||    0L || 0L || 0L || 0L
Svoid HAL_PWREx_EnableMainRegulatorLowVoltage(void);
Svoid HAL_PWREx_DisableMainRegulatorLowVoltage(void);
Svoid HAL_PWREx_EnableLowRegulatorLowVoltage(void);
Svoid HAL_PWREx_DisableLowRegulatorLowVoltage(void);
N#endif /* STM32F410xx || STM32F401xC || STM32F401xE || STM32F411xE || STM32F412Zx || STM32F412Vx ||\
N          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
X#endif  
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L || 0L ||    0L || 0L
SHAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void);
SHAL_StatusTypeDef HAL_PWREx_DisableOverDrive(void);
SHAL_StatusTypeDef HAL_PWREx_EnterUnderDriveSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup PWREx_Private_Constants PWREx Private Constants
N  * @{
N  */
N
N/** @defgroup PWREx_register_alias_address PWREx Register alias address
N  * @{
N  */
N/* ------------- PWR registers bit address in the alias region ---------------*/
N/* --- CR Register ---*/
N/* Alias word address of FPDS bit */
N#define FPDS_BIT_NUMBER          PWR_CR_FPDS_Pos
N#define CR_FPDS_BB               (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (FPDS_BIT_NUMBER * 4U))
N
N/* Alias word address of ODEN bit   */
N#define ODEN_BIT_NUMBER          PWR_CR_ODEN_Pos
N#define CR_ODEN_BB               (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODEN_BIT_NUMBER * 4U))
N
N/* Alias word address of ODSWEN bit */
N#define ODSWEN_BIT_NUMBER        PWR_CR_ODSWEN_Pos
N#define CR_ODSWEN_BB             (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODSWEN_BIT_NUMBER * 4U))
N    
N/* Alias word address of MRLVDS bit */
N#define MRLVDS_BIT_NUMBER        PWR_CR_MRLVDS_Pos
N#define CR_MRLVDS_BB             (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (MRLVDS_BIT_NUMBER * 4U))
N
N/* Alias word address of LPLVDS bit */
N#define LPLVDS_BIT_NUMBER        PWR_CR_LPLVDS_Pos
N#define CR_LPLVDS_BB             (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (LPLVDS_BIT_NUMBER * 4U))
N
N /**
N  * @}
N  */
N
N/** @defgroup PWREx_CSR_register_alias PWRx CSR Register alias address
N  * @{
N  */  
N/* --- CSR Register ---*/
N/* Alias word address of BRE bit */
N#define BRE_BIT_NUMBER   PWR_CSR_BRE_Pos
N#define CSR_BRE_BB      (uint32_t)(PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (BRE_BIT_NUMBER * 4U))
N
N#if defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L
S/* Alias word address of WUPP bit */
S#define WUPP_BIT_NUMBER   PWR_CSR_WUPP_Pos
S#define CSR_WUPP_BB      (PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (WUPP_BIT_NUMBER * 4U))
N#endif /* STM32F469xx || STM32F479xx */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup PWREx_Private_Macros PWREx Private Macros
N  * @{
N  */
N
N/** @defgroup PWREx_IS_PWR_Definitions PWREx Private macros to check input parameters
N  * @{
N  */
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
N    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L || 0L ||    0L || 0L || 0L
S#define IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_UNDERDRIVE_ON) || \
S                                                ((REGULATOR) == PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON))
X#define IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_UNDERDRIVE_ON) ||                                                 ((REGULATOR) == PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON))
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
N
N#if defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F415xx) || defined(STM32F417xx)
X#if 1L || 0L || 0L || 0L
N#define IS_PWR_VOLTAGE_SCALING_RANGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \
N                                               ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2))
X#define IS_PWR_VOLTAGE_SCALING_RANGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) ||                                                ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2))
N#else
S#define IS_PWR_VOLTAGE_SCALING_RANGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \
S                                               ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2) || \
S                                               ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE3))
X#define IS_PWR_VOLTAGE_SCALING_RANGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) ||                                                ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2) ||                                                ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE3))
N#endif /* STM32F405xx || STM32F407xx || STM32F415xx || STM32F417xx */ 
N
N#if defined(STM32F446xx)
X#if 0L
S#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || ((PIN) == PWR_WAKEUP_PIN2))
S#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F412Zx) ||\
S      defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
S      defined(STM32F423xx)
X#elif 0L || 0L || 0L || 0L ||      0L || 0L || 0L || 0L ||      0L
S#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || ((PIN) == PWR_WAKEUP_PIN2) || \
S                                ((PIN) == PWR_WAKEUP_PIN3))
X#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || ((PIN) == PWR_WAKEUP_PIN2) ||                                 ((PIN) == PWR_WAKEUP_PIN3))
N#else
N#define IS_PWR_WAKEUP_PIN(PIN) ((PIN) == PWR_WAKEUP_PIN1)
N#endif /* STM32F446xx */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /* __STM32F4xx_HAL_PWR_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 291 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup PWR_Exported_Functions PWR Exported Functions
N  * @{
N  */
N  
N/** @addtogroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions 
N  * @{
N  */
N/* Initialization and de-initialization functions *****************************/
Nvoid HAL_PWR_DeInit(void);
Nvoid HAL_PWR_EnableBkUpAccess(void);
Nvoid HAL_PWR_DisableBkUpAccess(void);
N/**
N  * @}
N  */
N
N/** @addtogroup PWR_Exported_Functions_Group2 Peripheral Control functions 
N  * @{
N  */
N/* Peripheral Control functions  **********************************************/
N/* PVD configuration */
Nvoid HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);
Nvoid HAL_PWR_EnablePVD(void);
Nvoid HAL_PWR_DisablePVD(void);
N
N/* WakeUp pins configuration */
Nvoid HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx);
Nvoid HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx);
N
N/* Low Power modes entry */
Nvoid HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
Nvoid HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry);
Nvoid HAL_PWR_EnterSTANDBYMode(void);
N
N/* Power PVD IRQ Handler */
Nvoid HAL_PWR_PVD_IRQHandler(void);
Nvoid HAL_PWR_PVDCallback(void);
N
N/* Cortex System Control functions  *******************************************/
Nvoid HAL_PWR_EnableSleepOnExit(void);
Nvoid HAL_PWR_DisableSleepOnExit(void);
Nvoid HAL_PWR_EnableSEVOnPend(void);
Nvoid HAL_PWR_DisableSEVOnPend(void);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup PWR_Private_Constants PWR Private Constants
N  * @{
N  */
N
N/** @defgroup PWR_PVD_EXTI_Line PWR PVD EXTI Line
N  * @{
N  */
N#define PWR_EXTI_LINE_PVD  ((uint32_t)EXTI_IMR_MR16)  /*!< External interrupt line 16 Connected to the PVD EXTI Line */
N/**
N  * @}
N  */
N
N/** @defgroup PWR_register_alias_address PWR Register alias address
N  * @{
N  */
N/* ------------- PWR registers bit address in the alias region ---------------*/
N#define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
N#define PWR_CR_OFFSET            0x00U
N#define PWR_CSR_OFFSET           0x04U
N#define PWR_CR_OFFSET_BB         (PWR_OFFSET + PWR_CR_OFFSET)
N#define PWR_CSR_OFFSET_BB        (PWR_OFFSET + PWR_CSR_OFFSET)
N/**
N  * @}
N  */
N
N/** @defgroup PWR_CR_register_alias PWR CR Register alias address
N  * @{
N  */
N/* --- CR Register ---*/
N/* Alias word address of DBP bit */
N#define DBP_BIT_NUMBER   PWR_CR_DBP_Pos
N#define CR_DBP_BB        (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U))
N
N/* Alias word address of PVDE bit */
N#define PVDE_BIT_NUMBER  PWR_CR_PVDE_Pos
N#define CR_PVDE_BB       (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U))
N
N/* Alias word address of VOS bit */
N#define VOS_BIT_NUMBER  PWR_CR_VOS_Pos
N#define CR_VOS_BB      (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (VOS_BIT_NUMBER * 4U))
N/**
N  * @}
N  */
N
N/** @defgroup PWR_CSR_register_alias PWR CSR Register alias address
N  * @{
N  */
N/* --- CSR Register ---*/
N/* Alias word address of EWUP bit */
N#define EWUP_BIT_NUMBER  PWR_CSR_EWUP_Pos
N#define CSR_EWUP_BB      (PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (EWUP_BIT_NUMBER * 4U))
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup PWR_Private_Macros PWR Private Macros
N  * @{
N  */
N
N/** @defgroup PWR_IS_PWR_Definitions PWR Private macros to check input parameters
N  * @{
N  */
N#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| \
N                                 ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| \
N                                 ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| \
N                                 ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
X#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)||                                  ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)||                                  ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)||                                  ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
N#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || \
N                              ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || \
N                              ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || \
N                              ((MODE) == PWR_PVD_MODE_NORMAL))
X#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) ||                               ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) ||                               ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) ||                               ((MODE) == PWR_PVD_MODE_NORMAL))
N#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || \
N                                     ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
X#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) ||                                      ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
N#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE))
N#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE))
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N  
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif /* __STM32F4xx_HAL_PWR_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 351 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 2
N#endif /* HAL_PWR_MODULE_ENABLED */
N
N#ifdef HAL_RNG_MODULE_ENABLED
S #include "stm32f4xx_hal_rng.h"
N#endif /* HAL_RNG_MODULE_ENABLED */
N
N#ifdef HAL_RTC_MODULE_ENABLED
N #include "stm32f4xx_hal_rtc.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_rtc.h
N  * @author  MCD Application Team
N  * @brief   Header file of RTC HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_RTC_H
N#define __STM32F4xx_HAL_RTC_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RTC
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup RTC_Exported_Types RTC Exported Types
N  * @{
N  */
N
N/** 
N  * @brief  HAL State structures definition  
N  */
Ntypedef enum
N{
N  HAL_RTC_STATE_RESET             = 0x00U,  /*!< RTC not yet initialized or disabled */
N  HAL_RTC_STATE_READY             = 0x01U,  /*!< RTC initialized and ready for use   */
N  HAL_RTC_STATE_BUSY              = 0x02U,  /*!< RTC process is ongoing              */
N  HAL_RTC_STATE_TIMEOUT           = 0x03U,  /*!< RTC timeout state                   */
N  HAL_RTC_STATE_ERROR             = 0x04U   /*!< RTC error state                     */
N}HAL_RTCStateTypeDef;
N
N/** 
N  * @brief  RTC Configuration Structure definition  
N  */
Ntypedef struct
N{
N  uint32_t HourFormat;      /*!< Specifies the RTC Hour Format.
N                                 This parameter can be a value of @ref RTC_Hour_Formats */
N
N  uint32_t AsynchPrediv;    /*!< Specifies the RTC Asynchronous Predivider value.
N                                 This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F */
N
N  uint32_t SynchPrediv;     /*!< Specifies the RTC Synchronous Predivider value.
N                                 This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7FFFU */
N
N  uint32_t OutPut;          /*!< Specifies which signal will be routed to the RTC output.   
N                                 This parameter can be a value of @ref RTC_Output_selection_Definitions */
N
N  uint32_t OutPutPolarity;  /*!< Specifies the polarity of the output signal.  
N                                 This parameter can be a value of @ref RTC_Output_Polarity_Definitions */
N
N  uint32_t OutPutType;      /*!< Specifies the RTC Output Pin mode.   
N                                 This parameter can be a value of @ref RTC_Output_Type_ALARM_OUT */
N}RTC_InitTypeDef;
N
N/** 
N  * @brief  RTC Time structure definition  
N  */
Ntypedef struct
N{
N  uint8_t Hours;            /*!< Specifies the RTC Time Hour.
N                                 This parameter must be a number between Min_Data = 0 and Max_Data = 12 if the RTC_HourFormat_12 is selected.
N                                 This parameter must be a number between Min_Data = 0 and Max_Data = 23 if the RTC_HourFormat_24 is selected  */
N
N  uint8_t Minutes;          /*!< Specifies the RTC Time Minutes.
N                                 This parameter must be a number between Min_Data = 0 and Max_Data = 59 */
N
N  uint8_t Seconds;          /*!< Specifies the RTC Time Seconds.
N                                 This parameter must be a number between Min_Data = 0 and Max_Data = 59 */
N
N  uint8_t TimeFormat;       /*!< Specifies the RTC AM/PM Time.
N                                 This parameter can be a value of @ref RTC_AM_PM_Definitions */
N
N  uint32_t SubSeconds;     /*!< Specifies the RTC_SSR RTC Sub Second register content.
N                                 This parameter corresponds to a time unit range between [0-1] Second
N                                 with [1 Sec / SecondFraction +1] granularity */
N
N  uint32_t SecondFraction;  /*!< Specifies the range or granularity of Sub Second register content
N                                 corresponding to Synchronous pre-scaler factor value (PREDIV_S)
N                                 This parameter corresponds to a time unit range between [0-1] Second
N                                 with [1 Sec / SecondFraction +1] granularity.
N                                 This field will be used only by HAL_RTC_GetTime function */
N
N  uint32_t DayLightSaving;  /*!< Specifies DayLight Save Operation.
N                                 This parameter can be a value of @ref RTC_DayLightSaving_Definitions */
N
N  uint32_t StoreOperation;  /*!< Specifies RTC_StoreOperation value to be written in the BCK bit 
N                                 in CR register to store the operation.
N                                 This parameter can be a value of @ref RTC_StoreOperation_Definitions */
N}RTC_TimeTypeDef; 
N
N/** 
N  * @brief  RTC Date structure definition  
N  */
Ntypedef struct
N{
N  uint8_t WeekDay;  /*!< Specifies the RTC Date WeekDay.
N                         This parameter can be a value of @ref RTC_WeekDay_Definitions */
N
N  uint8_t Month;    /*!< Specifies the RTC Date Month (in BCD format).
N                         This parameter can be a value of @ref RTC_Month_Date_Definitions */
N
N  uint8_t Date;     /*!< Specifies the RTC Date.
N                         This parameter must be a number between Min_Data = 1 and Max_Data = 31 */
N
N  uint8_t Year;     /*!< Specifies the RTC Date Year.
N                         This parameter must be a number between Min_Data = 0 and Max_Data = 99 */
N
N}RTC_DateTypeDef;
N
N/** 
N  * @brief  RTC Alarm structure definition  
N  */
Ntypedef struct
N{
N  RTC_TimeTypeDef AlarmTime;     /*!< Specifies the RTC Alarm Time members */
N
N  uint32_t AlarmMask;            /*!< Specifies the RTC Alarm Masks.
N                                      This parameter can be a value of @ref RTC_AlarmMask_Definitions */
N
N  uint32_t AlarmSubSecondMask;   /*!< Specifies the RTC Alarm SubSeconds Masks.
N                                      This parameter can be a value of @ref RTC_Alarm_Sub_Seconds_Masks_Definitions */
N
N  uint32_t AlarmDateWeekDaySel;  /*!< Specifies the RTC Alarm is on Date or WeekDay.
N                                     This parameter can be a value of @ref RTC_AlarmDateWeekDay_Definitions */
N
N  uint8_t AlarmDateWeekDay;      /*!< Specifies the RTC Alarm Date/WeekDay.
N                                      If the Alarm Date is selected, this parameter must be set to a value in the 1-31 range.
N                                      If the Alarm WeekDay is selected, this parameter can be a value of @ref RTC_WeekDay_Definitions */
N
N  uint32_t Alarm;                /*!< Specifies the alarm .
N                                      This parameter can be a value of @ref RTC_Alarms_Definitions */
N}RTC_AlarmTypeDef;
N
N/** 
N  * @brief  RTC Handle Structure definition  
N  */ 
Ntypedef struct
N{
N  RTC_TypeDef                 *Instance;  /*!< Register base address    */
N
N  RTC_InitTypeDef             Init;       /*!< RTC required parameters  */
N
N  HAL_LockTypeDef             Lock;       /*!< RTC locking object       */
N
N  __IO HAL_RTCStateTypeDef    State;      /*!< Time communication state */
X  volatile HAL_RTCStateTypeDef    State;       
N
N}RTC_HandleTypeDef;
N
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup RTC_Exported_Constants RTC Exported Constants
N  * @{
N  */
N
N/** @defgroup RTC_Hour_Formats RTC Hour Formats
N  * @{
N  */ 
N#define RTC_HOURFORMAT_24              0x00000000U
N#define RTC_HOURFORMAT_12              0x00000040U
N/**
N  * @}
N  */ 
N  
N/** @defgroup RTC_Output_selection_Definitions RTC Output Selection Definitions
N  * @{
N  */ 
N#define RTC_OUTPUT_DISABLE             0x00000000U
N#define RTC_OUTPUT_ALARMA              0x00200000U
N#define RTC_OUTPUT_ALARMB              0x00400000U
N#define RTC_OUTPUT_WAKEUP              0x00600000U
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_Output_Polarity_Definitions RTC Output Polarity Definitions
N  * @{
N  */ 
N#define RTC_OUTPUT_POLARITY_HIGH       0x00000000U
N#define RTC_OUTPUT_POLARITY_LOW        0x00100000U
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_Output_Type_ALARM_OUT RTC Output Type ALARM OUT
N  * @{
N  */ 
N#define RTC_OUTPUT_TYPE_OPENDRAIN      0x00000000U
N#define RTC_OUTPUT_TYPE_PUSHPULL       0x00040000U
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_AM_PM_Definitions RTC AM PM Definitions
N  * @{
N  */ 
N#define RTC_HOURFORMAT12_AM            ((uint8_t)0x00)
N#define RTC_HOURFORMAT12_PM            ((uint8_t)0x40)
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_DayLightSaving_Definitions RTC DayLight Saving Definitions
N  * @{
N  */ 
N#define RTC_DAYLIGHTSAVING_SUB1H       0x00020000U
N#define RTC_DAYLIGHTSAVING_ADD1H       0x00010000U
N#define RTC_DAYLIGHTSAVING_NONE        0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup RTC_StoreOperation_Definitions RTC Store Operation Definitions
N  * @{
N  */ 
N#define RTC_STOREOPERATION_RESET        0x00000000U
N#define RTC_STOREOPERATION_SET          0x00040000U
N/**
N  * @}
N  */
N
N/** @defgroup RTC_Input_parameter_format_definitions RTC Input Parameter Format Definitions
N  * @{
N  */ 
N#define RTC_FORMAT_BIN                      0x00000000U
N#define RTC_FORMAT_BCD                      0x00000001U
N/**
N  * @}
N  */
N
N/** @defgroup RTC_Month_Date_Definitions RTC Month Date Definitions
N  * @{
N  */ 
N/* Coded in BCD format */
N#define RTC_MONTH_JANUARY              ((uint8_t)0x01)
N#define RTC_MONTH_FEBRUARY             ((uint8_t)0x02)
N#define RTC_MONTH_MARCH                ((uint8_t)0x03)
N#define RTC_MONTH_APRIL                ((uint8_t)0x04)
N#define RTC_MONTH_MAY                  ((uint8_t)0x05)
N#define RTC_MONTH_JUNE                 ((uint8_t)0x06)
N#define RTC_MONTH_JULY                 ((uint8_t)0x07)
N#define RTC_MONTH_AUGUST               ((uint8_t)0x08)
N#define RTC_MONTH_SEPTEMBER            ((uint8_t)0x09)
N#define RTC_MONTH_OCTOBER              ((uint8_t)0x10)
N#define RTC_MONTH_NOVEMBER             ((uint8_t)0x11)
N#define RTC_MONTH_DECEMBER             ((uint8_t)0x12)
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_WeekDay_Definitions RTC WeekDay Definitions
N  * @{
N  */   
N#define RTC_WEEKDAY_MONDAY             ((uint8_t)0x01)
N#define RTC_WEEKDAY_TUESDAY            ((uint8_t)0x02)
N#define RTC_WEEKDAY_WEDNESDAY          ((uint8_t)0x03)
N#define RTC_WEEKDAY_THURSDAY           ((uint8_t)0x04)
N#define RTC_WEEKDAY_FRIDAY             ((uint8_t)0x05)
N#define RTC_WEEKDAY_SATURDAY           ((uint8_t)0x06)
N#define RTC_WEEKDAY_SUNDAY             ((uint8_t)0x07)
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_AlarmDateWeekDay_Definitions RTC Alarm Date WeekDay Definitions
N  * @{
N  */ 
N#define RTC_ALARMDATEWEEKDAYSEL_DATE      0x00000000U
N#define RTC_ALARMDATEWEEKDAYSEL_WEEKDAY   0x40000000U
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_AlarmMask_Definitions RTC Alarm Mask Definitions
N  * @{
N  */ 
N#define RTC_ALARMMASK_NONE                0x00000000U
N#define RTC_ALARMMASK_DATEWEEKDAY         RTC_ALRMAR_MSK4
N#define RTC_ALARMMASK_HOURS               RTC_ALRMAR_MSK3
N#define RTC_ALARMMASK_MINUTES             RTC_ALRMAR_MSK2
N#define RTC_ALARMMASK_SECONDS             RTC_ALRMAR_MSK1
N#define RTC_ALARMMASK_ALL                 0x80808080U
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_Alarms_Definitions RTC Alarms Definitions
N  * @{
N  */ 
N#define RTC_ALARM_A                       RTC_CR_ALRAE
N#define RTC_ALARM_B                       RTC_CR_ALRBE
N/**
N  * @}
N  */ 
N
N/** @defgroup RTC_Alarm_Sub_Seconds_Masks_Definitions RTC Alarm Sub Seconds Masks Definitions
N  * @{
N  */ 
N#define RTC_ALARMSUBSECONDMASK_ALL         0x00000000U  /*!< All Alarm SS fields are masked. 
N                                                                        There is no comparison on sub seconds 
N                                                                        for Alarm */
N#define RTC_ALARMSUBSECONDMASK_SS14_1      0x01000000U  /*!< SS[14:1] are don't care in Alarm 
N                                                                        comparison. Only SS[0] is compared.    */
N#define RTC_ALARMSUBSECONDMASK_SS14_2      0x02000000U  /*!< SS[14:2] are don't care in Alarm 
N                                                                        comparison. Only SS[1:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_3      0x03000000U  /*!< SS[14:3] are don't care in Alarm 
N                                                                        comparison. Only SS[2:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_4      0x04000000U  /*!< SS[14:4] are don't care in Alarm 
N                                                                        comparison. Only SS[3:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_5      0x05000000U  /*!< SS[14:5] are don't care in Alarm 
N                                                                        comparison. Only SS[4:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_6      0x06000000U  /*!< SS[14:6] are don't care in Alarm 
N                                                                        comparison. Only SS[5:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_7      0x07000000U  /*!< SS[14:7] are don't care in Alarm 
N                                                                        comparison. Only SS[6:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_8      0x08000000U  /*!< SS[14:8] are don't care in Alarm 
N                                                                        comparison. Only SS[7:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_9      0x09000000U  /*!< SS[14:9] are don't care in Alarm 
N                                                                        comparison. Only SS[8:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_10     0x0A000000U  /*!< SS[14:10] are don't care in Alarm 
N                                                                        comparison. Only SS[9:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_11     0x0B000000U  /*!< SS[14:11] are don't care in Alarm 
N                                                                        comparison. Only SS[10:0] are compared */
N#define RTC_ALARMSUBSECONDMASK_SS14_12     0x0C000000U  /*!< SS[14:12] are don't care in Alarm 
N                                                                        comparison.Only SS[11:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_SS14_13     0x0D000000U  /*!< SS[14:13] are don't care in Alarm 
N                                                                        comparison. Only SS[12:0] are compared */
N#define RTC_ALARMSUBSECONDMASK_SS14        0x0E000000U  /*!< SS[14] is don't care in Alarm 
N                                                                        comparison.Only SS[13:0] are compared  */
N#define RTC_ALARMSUBSECONDMASK_NONE        0x0F000000U  /*!< SS[14:0] are compared and must match 
N                                                                        to activate alarm. */
N/**
N  * @}
N  */   
N
N/** @defgroup RTC_Interrupts_Definitions RTC Interrupts Definitions
N  * @{
N  */ 
N#define RTC_IT_TS                         0x00008000U
N#define RTC_IT_WUT                        0x00004000U
N#define RTC_IT_ALRB                       0x00002000U
N#define RTC_IT_ALRA                       0x00001000U
N#define RTC_IT_TAMP                       0x00000004U /* Used only to Enable the Tamper Interrupt */
N#define RTC_IT_TAMP1                      0x00020000U
N#define RTC_IT_TAMP2                      0x00040000U
N/**
N  * @}
N  */
N
N/** @defgroup RTC_Flags_Definitions RTC Flags Definitions
N  * @{
N  */ 
N#define RTC_FLAG_RECALPF                  0x00010000U
N#define RTC_FLAG_TAMP2F                   0x00004000U
N#define RTC_FLAG_TAMP1F                   0x00002000U
N#define RTC_FLAG_TSOVF                    0x00001000U
N#define RTC_FLAG_TSF                      0x00000800U
N#define RTC_FLAG_WUTF                     0x00000400U
N#define RTC_FLAG_ALRBF                    0x00000200U
N#define RTC_FLAG_ALRAF                    0x00000100U
N#define RTC_FLAG_INITF                    0x00000040U
N#define RTC_FLAG_RSF                      0x00000020U
N#define RTC_FLAG_INITS                    0x00000010U
N#define RTC_FLAG_SHPF                     0x00000008U
N#define RTC_FLAG_WUTWF                    0x00000004U
N#define RTC_FLAG_ALRBWF                   0x00000002U
N#define RTC_FLAG_ALRAWF                   0x00000001U
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N  
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup RTC_Exported_Macros RTC Exported Macros
N  * @{
N  */
N
N/** @brief Reset RTC handle state
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RTC_STATE_RESET)
N
N/**
N  * @brief  Disable the write protection for RTC registers.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__)             \
N                        do{                                       \
N                            (__HANDLE__)->Instance->WPR = 0xCAU;  \
N                            (__HANDLE__)->Instance->WPR = 0x53U;  \
N                          } while(0U)
X#define __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__)                                     do{                                                                   (__HANDLE__)->Instance->WPR = 0xCAU;                              (__HANDLE__)->Instance->WPR = 0x53U;                            } while(0U)
N
N/**
N  * @brief  Enable the write protection for RTC registers.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__)              \
N                        do{                                       \
N                            (__HANDLE__)->Instance->WPR = 0xFFU;  \
N                          } while(0U)                            
X#define __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__)                                      do{                                                                   (__HANDLE__)->Instance->WPR = 0xFFU;                            } while(0U)                            
N 
N/**
N  * @brief  Enable the RTC ALARMA peripheral.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_ALARMA_ENABLE(__HANDLE__)                           ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRAE))
N
N/**
N  * @brief  Disable the RTC ALARMA peripheral.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_ALARMA_DISABLE(__HANDLE__)                          ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRAE))
N
N/**
N  * @brief  Enable the RTC ALARMB peripheral.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_ALARMB_ENABLE(__HANDLE__)                           ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRBE))
N
N/**
N  * @brief  Disable the RTC ALARMB peripheral.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_ALARMB_DISABLE(__HANDLE__)                          ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRBE))
N
N/**
N  * @brief  Enable the RTC Alarm interrupt.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled. 
N  *          This parameter can be any combination of the following values:
N  *             @arg RTC_IT_ALRA: Alarm A interrupt
N  *             @arg RTC_IT_ALRB: Alarm B interrupt  
N  * @retval None
N  */   
N#define __HAL_RTC_ALARM_ENABLE_IT(__HANDLE__, __INTERRUPT__)          ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))
N
N/**
N  * @brief  Disable the RTC Alarm interrupt.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled. 
N  *         This parameter can be any combination of the following values:
N  *            @arg RTC_IT_ALRA: Alarm A interrupt
N  *            @arg RTC_IT_ALRB: Alarm B interrupt  
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_DISABLE_IT(__HANDLE__, __INTERRUPT__)         ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))
N
N/**
N  * @brief  Check whether the specified RTC Alarm interrupt has occurred or not.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC Alarm interrupt to check.
N  *         This parameter can be:
N  *            @arg RTC_IT_ALRA: Alarm A interrupt
N  *            @arg RTC_IT_ALRB: Alarm B interrupt  
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_GET_IT(__HANDLE__, __INTERRUPT__)           (((((__HANDLE__)->Instance->ISR)& ((__INTERRUPT__)>> 4U)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Get the selected RTC Alarm's flag status.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __FLAG__ specifies the RTC Alarm Flag to check.
N  *         This parameter can be:
N  *            @arg RTC_FLAG_ALRAF
N  *            @arg RTC_FLAG_ALRBF
N  *            @arg RTC_FLAG_ALRAWF     
N  *            @arg RTC_FLAG_ALRBWF    
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_GET_FLAG(__HANDLE__, __FLAG__)                (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Clear the RTC Alarm's pending flags.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __FLAG__ specifies the RTC Alarm Flag sources to be enabled or disabled.
N  *          This parameter can be:
N  *             @arg RTC_FLAG_ALRAF
N  *             @arg RTC_FLAG_ALRBF 
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_CLEAR_FLAG(__HANDLE__, __FLAG__)                  ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT))
N  
N  
N/**
N  * @brief  Check whether the specified RTC Alarm interrupt has been enabled or not.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC Alarm interrupt sources to check.
N  *         This parameter can be:
N  *            @arg RTC_IT_ALRA: Alarm A interrupt
N  *            @arg RTC_IT_ALRB: Alarm B interrupt
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)     (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != RESET) ? SET : RESET)
N
N/**
N  * @brief  Enable interrupt on the RTC Alarm associated Exti line.
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_IT()            (EXTI->IMR |= RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief  Disable interrupt on the RTC Alarm associated Exti line.
N  * @retval None
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_IT()           (EXTI->IMR &= ~(RTC_EXTI_LINE_ALARM_EVENT))
N
N/**
N  * @brief  Enable event on the RTC Alarm associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_EVENT()         (EXTI->EMR |= RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief  Disable event on the RTC Alarm associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_EVENT()         (EXTI->EMR &= ~(RTC_EXTI_LINE_ALARM_EVENT))
N
N/**
N  * @brief  Enable falling edge trigger on the RTC Alarm associated Exti line.  
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE()   (EXTI->FTSR |= RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief  Disable falling edge trigger on the RTC Alarm associated Exti line.  
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE()  (EXTI->FTSR &= ~(RTC_EXTI_LINE_ALARM_EVENT))
N
N/**
N  * @brief  Enable rising edge trigger on the RTC Alarm associated Exti line.  
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE()    (EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief  Disable rising edge trigger on the RTC Alarm associated Exti line.  
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE()   (EXTI->RTSR &= ~(RTC_EXTI_LINE_ALARM_EVENT))
N
N/**
N  * @brief  Enable rising & falling edge trigger on the RTC Alarm associated Exti line.  
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); \
N                                                               __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE();\
N                                                             } while(0U)  
X#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();                                                                __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE();                                                             } while(0U)  
N
N/**
N  * @brief  Disable rising & falling edge trigger on the RTC Alarm associated Exti line.  
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE();\
N                                                                __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE();\
N                                                              } while(0U)   
X#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE();                                                                __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE();                                                              } while(0U)   
N
N/**
N  * @brief Check whether the RTC Alarm associated Exti line interrupt flag is set or not.
N  * @retval Line Status.
N  */
N#define __HAL_RTC_ALARM_EXTI_GET_FLAG()              (EXTI->PR & RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief Clear the RTC Alarm associated Exti line flag.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()            (EXTI->PR = RTC_EXTI_LINE_ALARM_EVENT)
N
N/**
N  * @brief Generate a Software interrupt on RTC Alarm associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()         (EXTI->SWIER |= RTC_EXTI_LINE_ALARM_EVENT)
N/**
N  * @}
N  */
N
N/* Include RTC HAL Extension module */
N#include "stm32f4xx_hal_rtc_ex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_rtc_ex.h
N  * @author  MCD Application Team
N  * @brief   Header file of RTC HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_RTC_EX_H
N#define __STM32F4xx_HAL_RTC_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup RTCEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup RTCEx_Exported_Types RTCEx Exported Types
N  * @{
N  */
N
N/** 
N  * @brief  RTC Tamper structure definition  
N  */
Ntypedef struct 
N{
N  uint32_t Tamper;                      /*!< Specifies the Tamper Pin.
N                                             This parameter can be a value of @ref  RTCEx_Tamper_Pins_Definitions */
N
N  uint32_t PinSelection;                /*!< Specifies the Tamper Pin.
N                                             This parameter can be a value of @ref  RTCEx_Tamper_Pins_Selection */
N
N  uint32_t Trigger;                     /*!< Specifies the Tamper Trigger.
N                                             This parameter can be a value of @ref  RTCEx_Tamper_Trigger_Definitions */
N
N  uint32_t Filter;                      /*!< Specifies the RTC Filter Tamper.
N                                             This parameter can be a value of @ref RTCEx_Tamper_Filter_Definitions */
N
N  uint32_t SamplingFrequency;           /*!< Specifies the sampling frequency.
N                                             This parameter can be a value of @ref RTCEx_Tamper_Sampling_Frequencies_Definitions */
N
N  uint32_t PrechargeDuration;           /*!< Specifies the Precharge Duration .
N                                             This parameter can be a value of @ref RTCEx_Tamper_Pin_Precharge_Duration_Definitions */ 
N
N  uint32_t TamperPullUp;                /*!< Specifies the Tamper PullUp .
N                                             This parameter can be a value of @ref RTCEx_Tamper_Pull_UP_Definitions */           
N
N  uint32_t TimeStampOnTamperDetection;  /*!< Specifies the TimeStampOnTamperDetection.
N                                             This parameter can be a value of @ref RTCEx_Tamper_TimeStampOnTamperDetection_Definitions */
N}RTC_TamperTypeDef;
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup RTCEx_Exported_Constants RTCEx Exported Constants
N  * @{
N  */ 
N
N/** @defgroup RTCEx_Backup_Registers_Definitions RTC Backup Registers Definitions
N  * @{
N  */
N#define RTC_BKP_DR0                       0x00000000U
N#define RTC_BKP_DR1                       0x00000001U
N#define RTC_BKP_DR2                       0x00000002U
N#define RTC_BKP_DR3                       0x00000003U
N#define RTC_BKP_DR4                       0x00000004U
N#define RTC_BKP_DR5                       0x00000005U
N#define RTC_BKP_DR6                       0x00000006U
N#define RTC_BKP_DR7                       0x00000007U
N#define RTC_BKP_DR8                       0x00000008U
N#define RTC_BKP_DR9                       0x00000009U
N#define RTC_BKP_DR10                      0x0000000AU
N#define RTC_BKP_DR11                      0x0000000BU
N#define RTC_BKP_DR12                      0x0000000CU
N#define RTC_BKP_DR13                      0x0000000DU
N#define RTC_BKP_DR14                      0x0000000EU
N#define RTC_BKP_DR15                      0x0000000FU
N#define RTC_BKP_DR16                      0x00000010U
N#define RTC_BKP_DR17                      0x00000011U
N#define RTC_BKP_DR18                      0x00000012U
N#define RTC_BKP_DR19                      0x00000013U
N/**
N  * @}
N  */ 
N
N/** @defgroup RTCEx_Time_Stamp_Edges_definitions RTC TimeStamp Edges Definitions
N  * @{
N  */ 
N#define RTC_TIMESTAMPEDGE_RISING          0x00000000U
N#define RTC_TIMESTAMPEDGE_FALLING         0x00000008U
N/**
N  * @}
N  */
N  
N/** @defgroup RTCEx_Tamper_Pins_Definitions RTC Tamper Pins Definitions
N  * @{
N  */
N#define RTC_TAMPER_1                    RTC_TAFCR_TAMP1E
N
N#if !defined(STM32F412Zx) && !defined(STM32F412Vx) && !defined(STM32F412Rx) && !defined(STM32F412Cx) && !defined(STM32F413xx) && !defined(STM32F423xx)
X#if !0L && !0L && !0L && !0L && !0L && !0L
N#define RTC_TAMPER_2                    RTC_TAFCR_TAMP2E
N#endif
N/**
N  * @}
N  */
N
N/** @defgroup RTCEx_Tamper_Pins_Selection RTC tamper Pins Selection
N  * @{
N  */
N
N#define RTC_TAMPERPIN_DEFAULT               0x00000000U
N
N#if !defined(STM32F412Zx) && !defined(STM32F412Vx) && !defined(STM32F412Rx) && !defined(STM32F412Cx) && !defined(STM32F413xx) && !defined(STM32F423xx)
X#if !0L && !0L && !0L && !0L && !0L && !0L
N#define RTC_TAMPERPIN_POS1                  0x00010000U
N#endif
N/**
N  * @}
N  */ 
N
N/** @defgroup RTCEx_TimeStamp_Pin_Selection RTC TimeStamp Pins Selection
N  * @{
N  */ 
N#define RTC_TIMESTAMPPIN_DEFAULT            0x00000000U
N
N#if !defined(STM32F412Zx) && !defined(STM32F412Vx) && !defined(STM32F412Rx) && !defined(STM32F412Cx) && !defined(STM32F413xx) && !defined(STM32F423xx)
X#if !0L && !0L && !0L && !0L && !0L && !0L
N#define RTC_TIMESTAMPPIN_POS1               0x00020000U
N#endif
N/**
N  * @}
N  */ 
N
N/** @defgroup RTCEx_Tamper_Trigger_Definitions RTC Tamper Triggers Definitions
N  * @{
N  */ 
N#define RTC_TAMPERTRIGGER_RISINGEDGE       0x00000000U
N#define RTC_TAMPERTRIGGER_FALLINGEDGE      0x00000002U
N#define RTC_TAMPERTRIGGER_LOWLEVEL         RTC_TAMPERTRIGGER_RISINGEDGE
N#define RTC_TAMPERTRIGGER_HIGHLEVEL        RTC_TAMPERTRIGGER_FALLINGEDGE
N/**
N  * @}
N  */  
N
N/** @defgroup RTCEx_Tamper_Filter_Definitions RTC Tamper Filter Definitions
N  * @{
N  */ 
N#define RTC_TAMPERFILTER_DISABLE   0x00000000U  /*!< Tamper filter is disabled */
N
N#define RTC_TAMPERFILTER_2SAMPLE   0x00000800U  /*!< Tamper is activated after 2 
N                                                                consecutive samples at the active level */
N#define RTC_TAMPERFILTER_4SAMPLE   0x00001000U  /*!< Tamper is activated after 4 
N                                                                consecutive samples at the active level */
N#define RTC_TAMPERFILTER_8SAMPLE   0x00001800U  /*!< Tamper is activated after 8 
N                                                                consecutive samples at the active level. */
N/**
N  * @}
N  */
N
N/** @defgroup RTCEx_Tamper_Sampling_Frequencies_Definitions RTC Tamper Sampling Frequencies Definitions
N  * @{
N  */ 
N#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768  0x00000000U  /*!< Each of the tamper inputs are sampled
N                                                                             with a frequency =  RTCCLK / 32768 */
N#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384  0x00000100U  /*!< Each of the tamper inputs are sampled
N                                                                             with a frequency =  RTCCLK / 16384 */
N#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192   0x00000200U  /*!< Each of the tamper inputs are sampled
N                                                                             with a frequency =  RTCCLK / 8192  */
N#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096   0x00000300U  /*!< Each of the tamper inputs are sampled
N                                                                             with a frequency =  RTCCLK / 4096  */
N#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048   0x00000400U  /*!< Each of the tamper inputs are sampled
N                                                                             with a frequency =  RTCCLK / 2048  */
N#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024   0x00000500U  /*!< Each of the tamper inputs are sampled
N                                                                             with a frequency =  RTCCLK / 1024  */
N#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512    0x00000600U  /*!< Each of the tamper inputs are sampled
N                                                                             with a frequency =  RTCCLK / 512   */
N#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256    0x00000700U  /*!< Each of the tamper inputs are sampled
N                                                                             with a frequency =  RTCCLK / 256   */
N/**
N  * @}
N  */
N
N/** @defgroup RTCEx_Tamper_Pin_Precharge_Duration_Definitions RTC Tamper Pin Precharge Duration Definitions
N  * @{
N  */ 
N#define RTC_TAMPERPRECHARGEDURATION_1RTCCLK 0x00000000U  /*!< Tamper pins are pre-charged before 
N                                                                         sampling during 1 RTCCLK cycle */
N#define RTC_TAMPERPRECHARGEDURATION_2RTCCLK 0x00002000U  /*!< Tamper pins are pre-charged before 
N                                                                         sampling during 2 RTCCLK cycles */
N#define RTC_TAMPERPRECHARGEDURATION_4RTCCLK 0x00004000U  /*!< Tamper pins are pre-charged before 
N                                                                         sampling during 4 RTCCLK cycles */
N#define RTC_TAMPERPRECHARGEDURATION_8RTCCLK 0x00006000U  /*!< Tamper pins are pre-charged before 
N                                                                         sampling during 8 RTCCLK cycles */
N/**
N  * @}
N  */
N  
N/** @defgroup RTCEx_Tamper_TimeStampOnTamperDetection_Definitions RTC Tamper TimeStamp On Tamper Detection Definitions
N  * @{
N  */ 
N#define RTC_TIMESTAMPONTAMPERDETECTION_ENABLE  ((uint32_t)RTC_TAFCR_TAMPTS)  /*!< TimeStamp on Tamper Detection event saved        */
N#define RTC_TIMESTAMPONTAMPERDETECTION_DISABLE 0x00000000U        /*!< TimeStamp on Tamper Detection event is not saved */
N/**
N  * @}
N  */
N  
N/** @defgroup  RTCEx_Tamper_Pull_UP_Definitions RTC Tamper Pull Up Definitions
N  * @{
N  */ 
N#define RTC_TAMPER_PULLUP_ENABLE  0x00000000U            /*!< TimeStamp on Tamper Detection event saved        */
N#define RTC_TAMPER_PULLUP_DISABLE ((uint32_t)RTC_TAFCR_TAMPPUDIS)   /*!< TimeStamp on Tamper Detection event is not saved */
N/**
N  * @}
N  */
N
N/** @defgroup RTCEx_Wakeup_Timer_Definitions RTC Wake-up Timer Definitions
N  * @{
N  */ 
N#define RTC_WAKEUPCLOCK_RTCCLK_DIV16        0x00000000U
N#define RTC_WAKEUPCLOCK_RTCCLK_DIV8         0x00000001U
N#define RTC_WAKEUPCLOCK_RTCCLK_DIV4         0x00000002U
N#define RTC_WAKEUPCLOCK_RTCCLK_DIV2         0x00000003U
N#define RTC_WAKEUPCLOCK_CK_SPRE_16BITS      0x00000004U
N#define RTC_WAKEUPCLOCK_CK_SPRE_17BITS      0x00000006U
N/**
N  * @}
N  */ 
N
N/** @defgroup RTCEx_Digital_Calibration_Definitions RTC Digital Calib Definitions
N  * @{
N  */ 
N#define RTC_CALIBSIGN_POSITIVE            0x00000000U 
N#define RTC_CALIBSIGN_NEGATIVE            0x00000080U
N/**
N  * @}
N  */
N
N/** @defgroup RTCEx_Smooth_calib_period_Definitions RTC Smooth Calib Period Definitions
N  * @{
N  */ 
N#define RTC_SMOOTHCALIB_PERIOD_32SEC   0x00000000U  /*!< If RTCCLK = 32768 Hz, Smooth calibration
N                                                                    period is 32s,  else 2exp20 RTCCLK seconds */
N#define RTC_SMOOTHCALIB_PERIOD_16SEC   0x00002000U  /*!< If RTCCLK = 32768 Hz, Smooth calibration 
N                                                                    period is 16s, else 2exp19 RTCCLK seconds */
N#define RTC_SMOOTHCALIB_PERIOD_8SEC    0x00004000U  /*!< If RTCCLK = 32768 Hz, Smooth calibration 
N                                                                    period is 8s, else 2exp18 RTCCLK seconds */
N/**
N  * @}
N  */ 
N
N/** @defgroup RTCEx_Smooth_calib_Plus_pulses_Definitions RTC Smooth Calib Plus Pulses Definitions
N  * @{
N  */ 
N#define RTC_SMOOTHCALIB_PLUSPULSES_SET    0x00008000U  /*!< The number of RTCCLK pulses added  
N                                                                       during a X -second window = Y - CALM[8:0] 
N                                                                       with Y = 512, 256, 128 when X = 32, 16, 8 */
N#define RTC_SMOOTHCALIB_PLUSPULSES_RESET  0x00000000U  /*!< The number of RTCCLK pulses subbstited
N                                                                       during a 32-second window = CALM[8:0] */
N/**
N  * @}
N  */
N
N/** @defgroup RTCEx_Add_1_Second_Parameter_Definitions RTC Add 1 Second Parameter Definitions
N  * @{
N  */ 
N#define RTC_SHIFTADD1S_RESET      0x00000000U
N#define RTC_SHIFTADD1S_SET        0x80000000U
N/**
N  * @}
N  */ 
N
N
N /** @defgroup RTCEx_Calib_Output_selection_Definitions RTC Calib Output Selection Definitions
N  * @{
N  */ 
N#define RTC_CALIBOUTPUT_512HZ            0x00000000U 
N#define RTC_CALIBOUTPUT_1HZ              0x00080000U
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup RTCEx_Exported_Macros RTCEx Exported Macros
N  * @{
N  */
N
N/* ---------------------------------WAKEUPTIMER---------------------------------*/
N/** @defgroup RTCEx_WakeUp_Timer RTC WakeUp Timer
N  * @{
N  */
N
N/**
N  * @brief  Enable the RTC WakeUp Timer peripheral.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_ENABLE(__HANDLE__)                      ((__HANDLE__)->Instance->CR |= (RTC_CR_WUTE))
N
N/**
N  * @brief  Disable the RTC Wake-up Timer peripheral.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_DISABLE(__HANDLE__)                     ((__HANDLE__)->Instance->CR &= ~(RTC_CR_WUTE))
N
N/**
N  * @brief  Enable the RTC WakeUpTimer interrupt.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be enabled or disabled. 
N  *         This parameter can be:
N  *            @arg RTC_IT_WUT: WakeUpTimer A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_ENABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))
N
N/**
N  * @brief  Disable the RTC WakeUpTimer interrupt.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be enabled or disabled. 
N  *         This parameter can be:
N  *            @arg RTC_IT_WUT: WakeUpTimer A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_DISABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))
N
N/**
N  * @brief  Check whether the specified RTC WakeUpTimer interrupt has occurred or not.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC WakeUpTimer interrupt to check.
N  *         This parameter can be:
N  *            @arg RTC_IT_WUT:  WakeUpTimer A interrupt
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_GET_IT(__HANDLE__, __INTERRUPT__)            (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__)>> 4U)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Check whether the specified RTC Wake Up timer interrupt has been enabled or not.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC Wake Up timer interrupt sources to check.
N  *         This parameter can be:
N  *            @arg RTC_IT_WUT:  WakeUpTimer interrupt
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)   (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != RESET) ? SET : RESET)
N
N/**
N  * @brief  Get the selected RTC WakeUpTimer's flag status.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __FLAG__ specifies the RTC WakeUpTimer Flag to check.
N  *          This parameter can be:
N  *             @arg RTC_FLAG_WUTF   
N  *             @arg RTC_FLAG_WUTWF     
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_GET_FLAG(__HANDLE__, __FLAG__)          (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Clear the RTC Wake Up timer's pending flags.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __FLAG__ specifies the RTC Tamper Flag sources to be enabled or disabled.
N  *         This parameter can be:
N  *            @arg RTC_FLAG_WUTF   
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(__HANDLE__, __FLAG__)            ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) 
N
N/**
N  * @brief  Enable interrupt on the RTC Wake-up Timer associated Exti line.
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT()       (EXTI->IMR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT)
N
N/**
N  * @brief  Disable interrupt on the RTC Wake-up Timer associated Exti line.
N  * @retval None
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT()      (EXTI->IMR &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT))
N
N/**
N  * @brief  Enable event on the RTC Wake-up Timer associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT()    (EXTI->EMR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT)
N
N/**
N  * @brief  Disable event on the RTC Wake-up Timer associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT()   (EXTI->EMR &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT))
N
N/**
N  * @brief  Enable falling edge trigger on the RTC Wake-up Timer associated Exti line. 
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE()   (EXTI->FTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT)
N
N/**
N  * @brief  Disable falling edge trigger on the RTC Wake-up Timer associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE()  (EXTI->FTSR &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT))
N
N/**
N  * @brief  Enable rising edge trigger on the RTC Wake-up Timer associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE()    (EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT)
N
N/**
N  * @brief  Disable rising edge trigger on the RTC Wake-up Timer associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE()   (EXTI->RTSR &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT))
N
N/**
N  * @brief  Enable rising & falling edge trigger on the RTC Wake-up Timer associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();\
N                                                                     __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE();\
N                                                                   } while(0U)  
X#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();                                                                     __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE();                                                                   } while(0U)  
N
N/**
N  * @brief  Disable rising & falling edge trigger on the RTC Wake-up Timer associated Exti line.
N  * This parameter can be:
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE();\
N                                                                      __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE();\
N                                                                    } while(0U)  
X#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE();                                                                      __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE();                                                                    } while(0U)  
N
N/**
N  * @brief Check whether the RTC Wake-up Timer associated Exti line interrupt flag is set or not.
N  * @retval Line Status.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG()              (EXTI->PR & RTC_EXTI_LINE_WAKEUPTIMER_EVENT)
N
N/**
N  * @brief Clear the RTC Wake-up Timer associated Exti line flag.
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG()            (EXTI->PR = RTC_EXTI_LINE_WAKEUPTIMER_EVENT)
N
N/**
N  * @brief Generate a Software interrupt on the RTC Wake-up Timer associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT()         (EXTI->SWIER |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT)
N
N/**
N  * @}
N  */
N
N/* ---------------------------------TIMESTAMP---------------------------------*/
N/** @defgroup RTCEx_Timestamp RTC Timestamp
N  * @{
N  */
N
N/**
N  * @brief  Enable the RTC TimeStamp peripheral.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_TIMESTAMP_ENABLE(__HANDLE__)                        ((__HANDLE__)->Instance->CR |= (RTC_CR_TSE))
N
N/**
N  * @brief  Disable the RTC TimeStamp peripheral.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_TIMESTAMP_DISABLE(__HANDLE__)                       ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TSE))
N
N/**
N  * @brief  Enable the RTC TimeStamp interrupt.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC TimeStamp interrupt sources to be enabled or disabled. 
N  *         This parameter can be:
N  *            @arg RTC_IT_TS: TimeStamp interrupt
N  * @retval None
N  */
N#define __HAL_RTC_TIMESTAMP_ENABLE_IT(__HANDLE__, __INTERRUPT__)      ((__HANDLE__)->Instance->CR |= (__INTERRUPT__))
N
N/**
N  * @brief  Disable the RTC TimeStamp interrupt.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC TimeStamp interrupt sources to be enabled or disabled. 
N  *         This parameter can be:
N  *            @arg RTC_IT_TS: TimeStamp interrupt
N  * @retval None
N  */
N#define __HAL_RTC_TIMESTAMP_DISABLE_IT(__HANDLE__, __INTERRUPT__)     ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__))
N
N/**
N  * @brief  Check whether the specified RTC TimeStamp interrupt has occurred or not.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC TimeStamp interrupt to check.
N  *         This parameter can be:
N  *            @arg RTC_IT_TS: TimeStamp interrupt
N  * @retval None
N  */
N#define __HAL_RTC_TIMESTAMP_GET_IT(__HANDLE__, __INTERRUPT__)         (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__)>> 4U)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Check whether the specified RTC Time Stamp interrupt has been enabled or not.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC Time Stamp interrupt source to check.
N  *         This parameter can be:
N  *            @arg RTC_IT_TS: TimeStamp interrupt
N  * @retval None
N  */
N#define __HAL_RTC_TIMESTAMP_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)     (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != RESET) ? SET : RESET)
N
N/**
N  * @brief  Get the selected RTC TimeStamp's flag status.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __FLAG__ specifies the RTC TimeStamp flag to check.
N  *         This parameter can be:
N  *            @arg RTC_FLAG_TSF   
N  *            @arg RTC_FLAG_TSOVF     
N  * @retval None
N  */
N#define __HAL_RTC_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__)            (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Clear the RTC Time Stamp's pending flags.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __FLAG__ specifies the RTC Alarm Flag sources to be enabled or disabled.
N  *          This parameter can be:
N  *             @arg RTC_FLAG_TSF  
N  * @retval None
N  */
N#define __HAL_RTC_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__)          ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT))
N
N/**
N  * @}
N  */
N
N/* ---------------------------------TAMPER------------------------------------*/
N/** @defgroup RTCEx_Tamper RTC Tamper
N  * @{
N  */
N
N/**
N  * @brief  Enable the RTC Tamper1 input detection.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER1_ENABLE(__HANDLE__)                         ((__HANDLE__)->Instance->TAFCR |= (RTC_TAFCR_TAMP1E))
N
N/**
N  * @brief  Disable the RTC Tamper1 input detection.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER1_DISABLE(__HANDLE__)                        ((__HANDLE__)->Instance->TAFCR &= ~(RTC_TAFCR_TAMP1E))
N                                                                      
N#if !defined(STM32F412Zx) && !defined(STM32F412Vx) && !defined(STM32F412Rx) && !defined(STM32F412Cx) && !defined(STM32F413xx) && !defined(STM32F423xx)
X#if !0L && !0L && !0L && !0L && !0L && !0L
N/**
N  * @brief  Enable the RTC Tamper2 input detection.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER2_ENABLE(__HANDLE__)                         ((__HANDLE__)->Instance->TAFCR |= (RTC_TAFCR_TAMP2E))
N
N/**
N  * @brief  Disable the RTC Tamper2 input detection.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER2_DISABLE(__HANDLE__)                        ((__HANDLE__)->Instance->TAFCR &= ~(RTC_TAFCR_TAMP2E))
N#endif
N                                                                      
N/**
N  * @brief  Check whether the specified RTC Tamper interrupt has occurred or not.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC Tamper interrupt to check.
N  *         This parameter can be:
N  *            @arg  RTC_IT_TAMP1
N  *            @arg  RTC_IT_TAMP2
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_GET_IT(__HANDLE__, __INTERRUPT__)       (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__)>> 4U)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Check whether the specified RTC Tamper interrupt has been enabled or not.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __INTERRUPT__ specifies the RTC Tamper interrupt source to check.
N  *         This parameter can be:
N  *            @arg RTC_IT_TAMP: Tamper interrupt
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)     (((((__HANDLE__)->Instance->TAFCR) & (__INTERRUPT__)) != RESET) ? SET : RESET)
N
N/**
N  * @brief  Get the selected RTC Tamper's flag status.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __FLAG__ specifies the RTC Tamper Flag sources to be enabled or disabled.
N  *          This parameter can be:
N  *             @arg RTC_FLAG_TAMP1F 
N  *             @arg RTC_FLAG_TAMP2F  
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_GET_FLAG(__HANDLE__, __FLAG__)               (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != RESET)? SET : RESET)
N
N/**
N  * @brief  Clear the RTC Tamper's pending flags.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __FLAG__ specifies the RTC Tamper Flag to clear.
N  *          This parameter can be:
N  *             @arg RTC_FLAG_TAMP1F
N  *             @arg RTC_FLAG_TAMP2F 
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_CLEAR_FLAG(__HANDLE__, __FLAG__)         ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT))
N/**
N  * @}
N  */
N
N/* --------------------------TAMPER/TIMESTAMP---------------------------------*/
N/** @defgroup RTCEx_Tamper_Timestamp EXTI RTC Tamper Timestamp EXTI
N  * @{
N  */
N
N/**
N  * @brief  Enable interrupt on the RTC Tamper and Timestamp associated Exti line.
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()        (EXTI->IMR |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)
N
N/**
N  * @brief  Disable interrupt on the RTC Tamper and Timestamp associated Exti line.
N  * @retval None
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()       (EXTI->IMR &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT))
N
N/**
N  * @brief  Enable event on the RTC Tamper and Timestamp associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT()    (EXTI->EMR |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)
N
N/**
N  * @brief  Disable event on the RTC Tamper and Timestamp associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT()   (EXTI->EMR &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT))
N
N/**
N  * @brief  Enable falling edge trigger on the RTC Tamper and Timestamp associated Exti line. 
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE()   (EXTI->FTSR |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)
N
N/**
N  * @brief  Disable falling edge trigger on the RTC Tamper and Timestamp associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE()  (EXTI->FTSR &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT))
N
N/**
N  * @brief  Enable rising edge trigger on the RTC Tamper and Timestamp associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE()    (EXTI->RTSR |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)
N
N/**
N  * @brief  Disable rising edge trigger on the RTC Tamper and Timestamp associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE()   (EXTI->RTSR &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT))
N
N/**
N  * @brief  Enable rising & falling edge trigger on the RTC Tamper and Timestamp associated Exti line.
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE();\
N                                                                          __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE(); \
N                                                                        } while(0U)  
X#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE() do { __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE();                                                                          __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE();                                                                         } while(0U)  
N
N/**
N  * @brief  Disable rising & falling edge trigger on the RTC Tamper and Timestamp associated Exti line.
N  * This parameter can be:
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE();\
N                                                                           __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE();\
N                                                                         } while(0U)  
X#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE() do { __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE();                                                                           __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE();                                                                         } while(0U)  
N
N/**
N  * @brief Check whether the RTC Tamper and Timestamp associated Exti line interrupt flag is set or not.
N  * @retval Line Status.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()         (EXTI->PR & RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)
N
N/**
N  * @brief Clear the RTC Tamper and Timestamp associated Exti line flag.
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()       (EXTI->PR = RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)
N
N/**
N  * @brief Generate a Software interrupt on the RTC Tamper and Timestamp associated Exti line
N  * @retval None.
N  */
N#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()    (EXTI->SWIER |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)
N/**
N  * @}
N  */
N
N/* ------------------------------Calibration----------------------------------*/
N/** @defgroup RTCEx_Calibration RTC Calibration
N  * @{
N  */
N
N/**
N  * @brief  Enable the Coarse calibration process.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_COARSE_CALIB_ENABLE(__HANDLE__)                       ((__HANDLE__)->Instance->CR |= (RTC_CR_DCE))
N
N/**
N  * @brief  Disable the Coarse calibration process.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_COARSE_CALIB_DISABLE(__HANDLE__)                      ((__HANDLE__)->Instance->CR &= ~(RTC_CR_DCE))
N
N/**
N  * @brief  Enable the RTC calibration output.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(__HANDLE__)                 ((__HANDLE__)->Instance->CR |= (RTC_CR_COE))
N
N/**
N  * @brief  Disable the calibration output.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(__HANDLE__)                ((__HANDLE__)->Instance->CR &= ~(RTC_CR_COE))
N
N/**
N  * @brief  Enable the clock reference detection.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_CLOCKREF_DETECTION_ENABLE(__HANDLE__)                 ((__HANDLE__)->Instance->CR |= (RTC_CR_REFCKON))
N
N/**
N  * @brief  Disable the clock reference detection.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @retval None
N  */
N#define __HAL_RTC_CLOCKREF_DETECTION_DISABLE(__HANDLE__)                ((__HANDLE__)->Instance->CR &= ~(RTC_CR_REFCKON))
N
N/**
N  * @brief  Get the selected RTC shift operation's flag status.
N  * @param  __HANDLE__ specifies the RTC handle.
N  * @param  __FLAG__ specifies the RTC shift operation Flag is pending or not.
N  *          This parameter can be:
N  *             @arg RTC_FLAG_SHPF   
N  * @retval None
N  */
N#define __HAL_RTC_SHIFT_GET_FLAG(__HANDLE__, __FLAG__)                (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != RESET)? SET : RESET)
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @defgroup RTCEx_Exported_Functions RTCEx Exported Functions
N  * @{
N  */
N
N/** @addtogroup RTCEx_Exported_Functions_Group1
N  * @{
N  */
N/* RTC TimeStamp and Tamper functions *****************************************/
NHAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin);
NHAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin);
NHAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTimeStamp, RTC_DateTypeDef *sTimeStampDate, uint32_t Format);
N
NHAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper);
NHAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper);
NHAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper);
Nvoid HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc);
N
Nvoid HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc);
Nvoid HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc);
Nvoid HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
NHAL_StatusTypeDef HAL_RTCEx_PollForTamper1Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
NHAL_StatusTypeDef HAL_RTCEx_PollForTamper2Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
N/**
N  * @}
N  */
N
N/** @addtogroup RTCEx_Exported_Functions_Group2
N  * @{
N  */
N/* RTC Wake-up functions ******************************************************/
NHAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock);
NHAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock);
Nuint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc);
Nuint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc);
Nvoid HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc);
Nvoid HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
N/**
N  * @}
N  */
N
N/** @addtogroup RTCEx_Exported_Functions_Group3
N  * @{
N  */
N/* Extension Control functions ************************************************/
Nvoid HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data);
Nuint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister);
N
NHAL_StatusTypeDef HAL_RTCEx_SetCoarseCalib(RTC_HandleTypeDef *hrtc, uint32_t CalibSign, uint32_t Value);
NHAL_StatusTypeDef HAL_RTCEx_DeactivateCoarseCalib(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmouthCalibMinusPulsesValue);
NHAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef *hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS);
NHAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput);
NHAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef *hrtc);
N/**
N  * @}
N  */
N
N/** @addtogroup RTCEx_Exported_Functions_Group4
N  * @{
N  */
N/* Extension RTC features functions *******************************************/
Nvoid HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc); 
NHAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup RTCEx_Private_Constants RTCEx Private Constants
N  * @{
N  */
N#define RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT  ((uint32_t)EXTI_IMR_MR21)  /*!< External interrupt line 21 Connected to the RTC Tamper and Time Stamp events */
N#define RTC_EXTI_LINE_WAKEUPTIMER_EVENT       ((uint32_t)EXTI_IMR_MR22)  /*!< External interrupt line 22 Connected to the RTC Wake-up event */
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup RTCEx_Private_Macros RTCEx Private Macros
N  * @{
N  */
N
N/** @defgroup RTCEx_IS_RTC_Definitions Private macros to check input parameters
N  * @{
N  */ 
N#define IS_RTC_BKP(BKP)                   (((BKP) == RTC_BKP_DR0)  || \
N                                           ((BKP) == RTC_BKP_DR1)  || \
N                                           ((BKP) == RTC_BKP_DR2)  || \
N                                           ((BKP) == RTC_BKP_DR3)  || \
N                                           ((BKP) == RTC_BKP_DR4)  || \
N                                           ((BKP) == RTC_BKP_DR5)  || \
N                                           ((BKP) == RTC_BKP_DR6)  || \
N                                           ((BKP) == RTC_BKP_DR7)  || \
N                                           ((BKP) == RTC_BKP_DR8)  || \
N                                           ((BKP) == RTC_BKP_DR9)  || \
N                                           ((BKP) == RTC_BKP_DR10) || \
N                                           ((BKP) == RTC_BKP_DR11) || \
N                                           ((BKP) == RTC_BKP_DR12) || \
N                                           ((BKP) == RTC_BKP_DR13) || \
N                                           ((BKP) == RTC_BKP_DR14) || \
N                                           ((BKP) == RTC_BKP_DR15) || \
N                                           ((BKP) == RTC_BKP_DR16) || \
N                                           ((BKP) == RTC_BKP_DR17) || \
N                                           ((BKP) == RTC_BKP_DR18) || \
N                                           ((BKP) == RTC_BKP_DR19))
X#define IS_RTC_BKP(BKP)                   (((BKP) == RTC_BKP_DR0)  ||                                            ((BKP) == RTC_BKP_DR1)  ||                                            ((BKP) == RTC_BKP_DR2)  ||                                            ((BKP) == RTC_BKP_DR3)  ||                                            ((BKP) == RTC_BKP_DR4)  ||                                            ((BKP) == RTC_BKP_DR5)  ||                                            ((BKP) == RTC_BKP_DR6)  ||                                            ((BKP) == RTC_BKP_DR7)  ||                                            ((BKP) == RTC_BKP_DR8)  ||                                            ((BKP) == RTC_BKP_DR9)  ||                                            ((BKP) == RTC_BKP_DR10) ||                                            ((BKP) == RTC_BKP_DR11) ||                                            ((BKP) == RTC_BKP_DR12) ||                                            ((BKP) == RTC_BKP_DR13) ||                                            ((BKP) == RTC_BKP_DR14) ||                                            ((BKP) == RTC_BKP_DR15) ||                                            ((BKP) == RTC_BKP_DR16) ||                                            ((BKP) == RTC_BKP_DR17) ||                                            ((BKP) == RTC_BKP_DR18) ||                                            ((BKP) == RTC_BKP_DR19))
N#define IS_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TIMESTAMPEDGE_RISING) || \
N                                 ((EDGE) == RTC_TIMESTAMPEDGE_FALLING))
X#define IS_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TIMESTAMPEDGE_RISING) ||                                  ((EDGE) == RTC_TIMESTAMPEDGE_FALLING))
N
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define IS_RTC_TAMPER(TAMPER) ((((TAMPER) & ((uint32_t)!(RTC_TAFCR_TAMP1E ))) == 0x00U) && ((TAMPER) != (uint32_t)RESET))
N#else
N#define IS_RTC_TAMPER(TAMPER) ((((TAMPER) & ((uint32_t)!(RTC_TAFCR_TAMP1E | RTC_TAFCR_TAMP2E))) == 0x00U) && ((TAMPER) != (uint32_t)RESET))
N#endif
N
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define IS_RTC_TAMPER_PIN(PIN) ((PIN) == RTC_TAMPERPIN_DEFAULT)
N#else
N#define IS_RTC_TAMPER_PIN(PIN) (((PIN) == RTC_TAMPERPIN_DEFAULT) || \
N                                ((PIN) == RTC_TAMPERPIN_POS1))
X#define IS_RTC_TAMPER_PIN(PIN) (((PIN) == RTC_TAMPERPIN_DEFAULT) ||                                 ((PIN) == RTC_TAMPERPIN_POS1))
N#endif 
N
N#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L || 0L
S#define IS_RTC_TIMESTAMP_PIN(PIN) ((PIN) == RTC_TIMESTAMPPIN_DEFAULT)
N#else
N#define IS_RTC_TIMESTAMP_PIN(PIN) (((PIN) == RTC_TIMESTAMPPIN_DEFAULT) || \
N                                   ((PIN) == RTC_TIMESTAMPPIN_POS1))
X#define IS_RTC_TIMESTAMP_PIN(PIN) (((PIN) == RTC_TIMESTAMPPIN_DEFAULT) ||                                    ((PIN) == RTC_TIMESTAMPPIN_POS1))
N#endif
N#define IS_RTC_TAMPER_TRIGGER(TRIGGER) (((TRIGGER) == RTC_TAMPERTRIGGER_RISINGEDGE) || \
N                                        ((TRIGGER) == RTC_TAMPERTRIGGER_FALLINGEDGE) || \
N                                        ((TRIGGER) == RTC_TAMPERTRIGGER_LOWLEVEL) || \
N                                        ((TRIGGER) == RTC_TAMPERTRIGGER_HIGHLEVEL)) 
X#define IS_RTC_TAMPER_TRIGGER(TRIGGER) (((TRIGGER) == RTC_TAMPERTRIGGER_RISINGEDGE) ||                                         ((TRIGGER) == RTC_TAMPERTRIGGER_FALLINGEDGE) ||                                         ((TRIGGER) == RTC_TAMPERTRIGGER_LOWLEVEL) ||                                         ((TRIGGER) == RTC_TAMPERTRIGGER_HIGHLEVEL)) 
N#define IS_RTC_TAMPER_FILTER(FILTER)  (((FILTER) == RTC_TAMPERFILTER_DISABLE) || \
N                                       ((FILTER) == RTC_TAMPERFILTER_2SAMPLE) || \
N                                       ((FILTER) == RTC_TAMPERFILTER_4SAMPLE) || \
N                                       ((FILTER) == RTC_TAMPERFILTER_8SAMPLE))
X#define IS_RTC_TAMPER_FILTER(FILTER)  (((FILTER) == RTC_TAMPERFILTER_DISABLE) ||                                        ((FILTER) == RTC_TAMPERFILTER_2SAMPLE) ||                                        ((FILTER) == RTC_TAMPERFILTER_4SAMPLE) ||                                        ((FILTER) == RTC_TAMPERFILTER_8SAMPLE))
N#define IS_RTC_TAMPER_SAMPLING_FREQ(FREQ) (((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768)|| \
N                                           ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384)|| \
N                                           ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192) || \
N                                           ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096) || \
N                                           ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048) || \
N                                           ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024) || \
N                                           ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512)  || \
N                                           ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256))
X#define IS_RTC_TAMPER_SAMPLING_FREQ(FREQ) (((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768)||                                            ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384)||                                            ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192) ||                                            ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096) ||                                            ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048) ||                                            ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024) ||                                            ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512)  ||                                            ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256))
N#define IS_RTC_TAMPER_PRECHARGE_DURATION(DURATION) (((DURATION) == RTC_TAMPERPRECHARGEDURATION_1RTCCLK) || \
N                                                    ((DURATION) == RTC_TAMPERPRECHARGEDURATION_2RTCCLK) || \
N                                                    ((DURATION) == RTC_TAMPERPRECHARGEDURATION_4RTCCLK) || \
N                                                    ((DURATION) == RTC_TAMPERPRECHARGEDURATION_8RTCCLK))
X#define IS_RTC_TAMPER_PRECHARGE_DURATION(DURATION) (((DURATION) == RTC_TAMPERPRECHARGEDURATION_1RTCCLK) ||                                                     ((DURATION) == RTC_TAMPERPRECHARGEDURATION_2RTCCLK) ||                                                     ((DURATION) == RTC_TAMPERPRECHARGEDURATION_4RTCCLK) ||                                                     ((DURATION) == RTC_TAMPERPRECHARGEDURATION_8RTCCLK))
N#define IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(DETECTION) (((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_ENABLE) || \
N                                                              ((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_DISABLE))
X#define IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(DETECTION) (((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_ENABLE) ||                                                               ((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_DISABLE))
N#define IS_RTC_TAMPER_PULLUP_STATE(STATE) (((STATE) == RTC_TAMPER_PULLUP_ENABLE) || \
N                                           ((STATE) == RTC_TAMPER_PULLUP_DISABLE))
X#define IS_RTC_TAMPER_PULLUP_STATE(STATE) (((STATE) == RTC_TAMPER_PULLUP_ENABLE) ||                                            ((STATE) == RTC_TAMPER_PULLUP_DISABLE))
N#define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV16)   || \
N                                    ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV8)    || \
N                                    ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV4)    || \
N                                    ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV2)    || \
N                                    ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_16BITS) || \
N                                    ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_17BITS))
X#define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV16)   ||                                     ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV8)    ||                                     ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV4)    ||                                     ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV2)    ||                                     ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_16BITS) ||                                     ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_17BITS))
N
N#define IS_RTC_WAKEUP_COUNTER(COUNTER)  ((COUNTER) <= 0xFFFFU)
N#define IS_RTC_CALIB_SIGN(SIGN) (((SIGN) == RTC_CALIBSIGN_POSITIVE) || \
N                                 ((SIGN) == RTC_CALIBSIGN_NEGATIVE))
X#define IS_RTC_CALIB_SIGN(SIGN) (((SIGN) == RTC_CALIBSIGN_POSITIVE) ||                                  ((SIGN) == RTC_CALIBSIGN_NEGATIVE))
N
N#define IS_RTC_CALIB_VALUE(VALUE) ((VALUE) < 0x20U)
N
N#define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SMOOTHCALIB_PERIOD_32SEC) || \
N                                            ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_16SEC) || \
N                                            ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_8SEC)) 
X#define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SMOOTHCALIB_PERIOD_32SEC) ||                                             ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_16SEC) ||                                             ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_8SEC)) 
N#define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_SET) || \
N                                        ((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_RESET))
X#define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_SET) ||                                         ((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_RESET))
N
N#define  IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= 0x000001FFU)
N#define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_SHIFTADD1S_RESET) || \
N                                 ((SEL) == RTC_SHIFTADD1S_SET)) 
X#define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_SHIFTADD1S_RESET) ||                                  ((SEL) == RTC_SHIFTADD1S_SET)) 
N#define IS_RTC_SHIFT_SUBFS(FS) ((FS) <= 0x00007FFFU)
N#define IS_RTC_CALIB_OUTPUT(OUTPUT)  (((OUTPUT) == RTC_CALIBOUTPUT_512HZ) || \
N                                      ((OUTPUT) == RTC_CALIBOUTPUT_1HZ))
X#define IS_RTC_CALIB_OUTPUT(OUTPUT)  (((OUTPUT) == RTC_CALIBOUTPUT_512HZ) ||                                       ((OUTPUT) == RTC_CALIBOUTPUT_1HZ))
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_RTC_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 635 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rtc.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup RTC_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup RTC_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization and de-initialization functions  ****************************/
NHAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc);
Nvoid       HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc);
Nvoid       HAL_RTC_MspDeInit(RTC_HandleTypeDef *hrtc);
N/**
N  * @}
N  */
N
N/** @addtogroup RTC_Exported_Functions_Group2
N  * @{
N  */
N/* RTC Time and Date functions ************************************************/
NHAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format);
N/**
N  * @}
N  */
N
N/** @addtogroup RTC_Exported_Functions_Group3
N  * @{
N  */
N/* RTC Alarm functions ********************************************************/
NHAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format);
NHAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm);
NHAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format);
Nvoid                HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc);
NHAL_StatusTypeDef   HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout);
Nvoid         HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc);
N/**
N  * @}
N  */
N
N/** @addtogroup RTC_Exported_Functions_Group4
N  * @{
N  */
N/* Peripheral Control functions ***********************************************/
NHAL_StatusTypeDef   HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc);
N/**
N  * @}
N  */
N
N/** @addtogroup RTC_Exported_Functions_Group5
N  * @{
N  */
N/* Peripheral State functions *************************************************/
NHAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef *hrtc);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup RTC_Private_Constants RTC Private Constants
N  * @{
N  */
N/* Masks Definition */
N#define RTC_TR_RESERVED_MASK    0x007F7F7FU
N#define RTC_DR_RESERVED_MASK    0x00FFFF3FU
N#define RTC_INIT_MASK           0xFFFFFFFFU
N#define RTC_RSF_MASK            0xFFFFFF5FU
N#define RTC_FLAGS_MASK          ((uint32_t)(RTC_FLAG_TSOVF | RTC_FLAG_TSF | RTC_FLAG_WUTF | \
N                                            RTC_FLAG_ALRBF | RTC_FLAG_ALRAF | RTC_FLAG_INITF | \
N                                            RTC_FLAG_RSF | RTC_FLAG_INITS | RTC_FLAG_WUTWF | \
N                                            RTC_FLAG_ALRBWF | RTC_FLAG_ALRAWF | RTC_FLAG_TAMP1F | \
N                                            RTC_FLAG_RECALPF | RTC_FLAG_SHPF))
X#define RTC_FLAGS_MASK          ((uint32_t)(RTC_FLAG_TSOVF | RTC_FLAG_TSF | RTC_FLAG_WUTF |                                             RTC_FLAG_ALRBF | RTC_FLAG_ALRAF | RTC_FLAG_INITF |                                             RTC_FLAG_RSF | RTC_FLAG_INITS | RTC_FLAG_WUTWF |                                             RTC_FLAG_ALRBWF | RTC_FLAG_ALRAWF | RTC_FLAG_TAMP1F |                                             RTC_FLAG_RECALPF | RTC_FLAG_SHPF))
N
N#define RTC_TIMEOUT_VALUE       1000
N
N#define RTC_EXTI_LINE_ALARM_EVENT             ((uint32_t)EXTI_IMR_MR17)  /*!< External interrupt line 17 Connected to the RTC Alarm event */
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup RTC_Private_Macros RTC Private Macros
N  * @{
N  */
N
N/** @defgroup RTC_IS_RTC_Definitions RTC Private macros to check input parameters
N  * @{
N  */
N#define IS_RTC_HOUR_FORMAT(FORMAT)     (((FORMAT) == RTC_HOURFORMAT_12) || \
N                                        ((FORMAT) == RTC_HOURFORMAT_24))
X#define IS_RTC_HOUR_FORMAT(FORMAT)     (((FORMAT) == RTC_HOURFORMAT_12) ||                                         ((FORMAT) == RTC_HOURFORMAT_24))
N#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_OUTPUT_DISABLE) || \
N                               ((OUTPUT) == RTC_OUTPUT_ALARMA)  || \
N                               ((OUTPUT) == RTC_OUTPUT_ALARMB)  || \
N                               ((OUTPUT) == RTC_OUTPUT_WAKEUP))
X#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_OUTPUT_DISABLE) ||                                ((OUTPUT) == RTC_OUTPUT_ALARMA)  ||                                ((OUTPUT) == RTC_OUTPUT_ALARMB)  ||                                ((OUTPUT) == RTC_OUTPUT_WAKEUP))
N#define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OUTPUT_POLARITY_HIGH) || \
N                                ((POL) == RTC_OUTPUT_POLARITY_LOW))
X#define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OUTPUT_POLARITY_HIGH) ||                                 ((POL) == RTC_OUTPUT_POLARITY_LOW))
N#define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OUTPUT_TYPE_OPENDRAIN) || \
N                                  ((TYPE) == RTC_OUTPUT_TYPE_PUSHPULL))
X#define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OUTPUT_TYPE_OPENDRAIN) ||                                   ((TYPE) == RTC_OUTPUT_TYPE_PUSHPULL))
N#define IS_RTC_HOUR12(HOUR)            (((HOUR) > 0U) && ((HOUR) <= 12U))
N#define IS_RTC_HOUR24(HOUR)            ((HOUR) <= 23U)
N#define IS_RTC_ASYNCH_PREDIV(PREDIV)   ((PREDIV) <= 0x7FU)
N#define IS_RTC_SYNCH_PREDIV(PREDIV)    ((PREDIV) <= 0x7FFFU)
N#define IS_RTC_MINUTES(MINUTES)        ((MINUTES) <= 59U)
N#define IS_RTC_SECONDS(SECONDS)        ((SECONDS) <= 59U)
N
N#define IS_RTC_HOURFORMAT12(PM)  (((PM) == RTC_HOURFORMAT12_AM) || ((PM) == RTC_HOURFORMAT12_PM))
N#define IS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DAYLIGHTSAVING_SUB1H) || \
N                                      ((SAVE) == RTC_DAYLIGHTSAVING_ADD1H) || \
N                                      ((SAVE) == RTC_DAYLIGHTSAVING_NONE))
X#define IS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DAYLIGHTSAVING_SUB1H) ||                                       ((SAVE) == RTC_DAYLIGHTSAVING_ADD1H) ||                                       ((SAVE) == RTC_DAYLIGHTSAVING_NONE))
N#define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_STOREOPERATION_RESET) || \
N                                           ((OPERATION) == RTC_STOREOPERATION_SET))
X#define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_STOREOPERATION_RESET) ||                                            ((OPERATION) == RTC_STOREOPERATION_SET))
N#define IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_FORMAT_BIN) || ((FORMAT) == RTC_FORMAT_BCD))
N#define IS_RTC_YEAR(YEAR)              ((YEAR) <= 99U)
N#define IS_RTC_MONTH(MONTH)            (((MONTH) >= 1U) && ((MONTH) <= 12U))
N#define IS_RTC_DATE(DATE)              (((DATE) >= 1U) && ((DATE) <= 31U))
N#define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY)    || \
N                                 ((WEEKDAY) == RTC_WEEKDAY_TUESDAY)   || \
N                                 ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \
N                                 ((WEEKDAY) == RTC_WEEKDAY_THURSDAY)  || \
N                                 ((WEEKDAY) == RTC_WEEKDAY_FRIDAY)    || \
N                                 ((WEEKDAY) == RTC_WEEKDAY_SATURDAY)  || \
N                                 ((WEEKDAY) == RTC_WEEKDAY_SUNDAY))
X#define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY)    ||                                  ((WEEKDAY) == RTC_WEEKDAY_TUESDAY)   ||                                  ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) ||                                  ((WEEKDAY) == RTC_WEEKDAY_THURSDAY)  ||                                  ((WEEKDAY) == RTC_WEEKDAY_FRIDAY)    ||                                  ((WEEKDAY) == RTC_WEEKDAY_SATURDAY)  ||                                  ((WEEKDAY) == RTC_WEEKDAY_SUNDAY))
N#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) > 0U) && ((DATE) <= 31U))
N#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY)    || \
N                                                    ((WEEKDAY) == RTC_WEEKDAY_TUESDAY)   || \
N                                                    ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \
N                                                    ((WEEKDAY) == RTC_WEEKDAY_THURSDAY)  || \
N                                                    ((WEEKDAY) == RTC_WEEKDAY_FRIDAY)    || \
N                                                    ((WEEKDAY) == RTC_WEEKDAY_SATURDAY)  || \
N                                                    ((WEEKDAY) == RTC_WEEKDAY_SUNDAY))
X#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY)    ||                                                     ((WEEKDAY) == RTC_WEEKDAY_TUESDAY)   ||                                                     ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) ||                                                     ((WEEKDAY) == RTC_WEEKDAY_THURSDAY)  ||                                                     ((WEEKDAY) == RTC_WEEKDAY_FRIDAY)    ||                                                     ((WEEKDAY) == RTC_WEEKDAY_SATURDAY)  ||                                                     ((WEEKDAY) == RTC_WEEKDAY_SUNDAY))
N#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_ALARMDATEWEEKDAYSEL_DATE) || \
N                                            ((SEL) == RTC_ALARMDATEWEEKDAYSEL_WEEKDAY))
X#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_ALARMDATEWEEKDAYSEL_DATE) ||                                             ((SEL) == RTC_ALARMDATEWEEKDAYSEL_WEEKDAY))
N#define IS_RTC_ALARM_MASK(MASK)  (((MASK) & 0x7F7F7F7FU) == (uint32_t)RESET)
N#define IS_RTC_ALARM(ALARM)      (((ALARM) == RTC_ALARM_A) || ((ALARM) == RTC_ALARM_B))
N#define IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= 0x00007FFFU)
N
N#define IS_RTC_ALARM_SUB_SECOND_MASK(MASK)   (((MASK) == RTC_ALARMSUBSECONDMASK_ALL) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_1) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_2) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_3) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_4) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_5) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_6) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_7) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_8) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_9) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_10) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_11) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_12) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_13) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_SS14) || \
N                                              ((MASK) == RTC_ALARMSUBSECONDMASK_NONE))
X#define IS_RTC_ALARM_SUB_SECOND_MASK(MASK)   (((MASK) == RTC_ALARMSUBSECONDMASK_ALL) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_1) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_2) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_3) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_4) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_5) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_6) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_7) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_8) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_9) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_10) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_11) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_12) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_13) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_SS14) ||                                               ((MASK) == RTC_ALARMSUBSECONDMASK_NONE))
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup RTC_Private_Functions RTC Private Functions
N  * @{
N  */
NHAL_StatusTypeDef  RTC_EnterInitMode(RTC_HandleTypeDef* hrtc);
Nuint8_t            RTC_ByteToBcd2(uint8_t Value);
Nuint8_t            RTC_Bcd2ToByte(uint8_t Value);
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_RTC_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 359 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 2
N#endif /* HAL_RTC_MODULE_ENABLED */
N
N#ifdef HAL_SAI_MODULE_ENABLED
S #include "stm32f4xx_hal_sai.h"
N#endif /* HAL_SAI_MODULE_ENABLED */
N
N#ifdef HAL_SD_MODULE_ENABLED
S #include "stm32f4xx_hal_sd.h"
N#endif /* HAL_SD_MODULE_ENABLED */
N
N#ifdef HAL_SPI_MODULE_ENABLED
S #include "stm32f4xx_hal_spi.h"
N#endif /* HAL_SPI_MODULE_ENABLED */
N
N#ifdef HAL_TIM_MODULE_ENABLED
N #include "stm32f4xx_hal_tim.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_tim.h
N  * @author  MCD Application Team
N  * @brief   Header file of TIM HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_TIM_H
N#define __STM32F4xx_HAL_TIM_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup TIM
N  * @{
N  */
N
N/* Exported types ------------------------------------------------------------*/
N/** @defgroup TIM_Exported_Types TIM Exported Types
N  * @{
N  */
N  
N/** 
N  * @brief  TIM Time base Configuration Structure definition  
N  */
Ntypedef struct
N{
N  uint32_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
N                                   This parameter can be a number between Min_Data = 0x0000U and Max_Data = 0xFFFFU */
N
N  uint32_t CounterMode;       /*!< Specifies the counter mode.
N                                   This parameter can be a value of @ref TIM_Counter_Mode */
N
N  uint32_t Period;            /*!< Specifies the period value to be loaded into the active
N                                   Auto-Reload Register at the next update event.
N                                   This parameter can be a number between Min_Data = 0x0000U and Max_Data = 0xFFFF.  */
N
N  uint32_t ClockDivision;     /*!< Specifies the clock division.
N                                   This parameter can be a value of @ref TIM_ClockDivision */
N
N  uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downcounter
N                                    reaches zero, an update event is generated and counting restarts
N                                    from the RCR value (N).
N                                    This means in PWM mode that (N+1) corresponds to:
N                                        - the number of PWM periods in edge-aligned mode
N                                        - the number of half PWM period in center-aligned mode
N                                     This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. 
N                                     @note This parameter is valid only for TIM1 and TIM8. */
N} TIM_Base_InitTypeDef;
N
N/** 
N  * @brief  TIM Output Compare Configuration Structure definition  
N  */
N
Ntypedef struct
N{
N  uint32_t OCMode;        /*!< Specifies the TIM mode.
N                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
N
N  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register. 
N                               This parameter can be a number between Min_Data = 0x0000U and Max_Data = 0xFFFFU */
N
N  uint32_t OCPolarity;    /*!< Specifies the output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
N
N  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
N                               @note This parameter is valid only for TIM1 and TIM8. */
N  
N  uint32_t OCFastMode;   /*!< Specifies the Fast mode state.
N                               This parameter can be a value of @ref TIM_Output_Fast_State
N                               @note This parameter is valid only in PWM1 and PWM2 mode. */
N
N
N  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N} TIM_OC_InitTypeDef;  
N
N/** 
N  * @brief  TIM One Pulse Mode Configuration Structure definition  
N  */
Ntypedef struct
N{
N  uint32_t OCMode;        /*!< Specifies the TIM mode.
N                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
N
N  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register. 
N                               This parameter can be a number between Min_Data = 0x0000U and Max_Data = 0xFFFFU */
N
N  uint32_t OCPolarity;    /*!< Specifies the output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
N
N  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
N                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
N                               @note This parameter is valid only for TIM1 and TIM8. */
N
N  uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t ICSelection;   /*!< Specifies the input.
N                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t ICFilter;      /*!< Specifies the input capture filter.
N                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */  
N} TIM_OnePulse_InitTypeDef;  
N
N
N/** 
N  * @brief  TIM Input Capture Configuration Structure definition  
N  */
N
Ntypedef struct
N{
N  uint32_t  ICPolarity;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t ICSelection;  /*!< Specifies the input.
N                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t ICPrescaler;  /*!< Specifies the Input Capture Prescaler.
N                              This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t ICFilter;     /*!< Specifies the input capture filter.
N                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N} TIM_IC_InitTypeDef;
N
N/** 
N  * @brief  TIM Encoder Configuration Structure definition  
N  */
N
Ntypedef struct
N{
N  uint32_t EncoderMode;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Encoder_Mode */
N                                  
N  uint32_t IC1Polarity;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t IC1Selection;  /*!< Specifies the input.
N                               This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t IC1Prescaler;  /*!< Specifies the Input Capture Prescaler.
N                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t IC1Filter;     /*!< Specifies the input capture filter.
N                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N                                  
N  uint32_t IC2Polarity;   /*!< Specifies the active edge of the input signal.
N                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t IC2Selection;  /*!< Specifies the input.
N                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
N
N  uint32_t IC2Prescaler;  /*!< Specifies the Input Capture Prescaler.
N                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t IC2Filter;     /*!< Specifies the input capture filter.
N                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N} TIM_Encoder_InitTypeDef;
N
N/** 
N  * @brief  Clock Configuration Handle Structure definition  
N  */ 
Ntypedef struct
N{
N  uint32_t ClockSource;     /*!< TIM clock sources. 
N                                 This parameter can be a value of @ref TIM_Clock_Source */ 
N  uint32_t ClockPolarity;   /*!< TIM clock polarity. 
N                                 This parameter can be a value of @ref TIM_Clock_Polarity */
N  uint32_t ClockPrescaler;  /*!< TIM clock prescaler. 
N                                 This parameter can be a value of @ref TIM_Clock_Prescaler */
N  uint32_t ClockFilter;    /*!< TIM clock filter. 
N                                This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N}TIM_ClockConfigTypeDef;
N
N/** 
N  * @brief  Clear Input Configuration Handle Structure definition  
N  */ 
Ntypedef struct
N{ 
N  uint32_t ClearInputState;      /*!< TIM clear Input state. 
N                                      This parameter can be ENABLE or DISABLE */  
N  uint32_t ClearInputSource;     /*!< TIM clear Input sources. 
N                                      This parameter can be a value of @ref TIM_ClearInput_Source */ 
N  uint32_t ClearInputPolarity;   /*!< TIM Clear Input polarity. 
N                                      This parameter can be a value of @ref TIM_ClearInput_Polarity */
N  uint32_t ClearInputPrescaler;  /*!< TIM Clear Input prescaler. 
N                                      This parameter can be a value of @ref TIM_ClearInput_Prescaler */
N  uint32_t ClearInputFilter;    /*!< TIM Clear Input filter. 
N                                     This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N}TIM_ClearInputConfigTypeDef;
N
N/** 
N  * @brief  TIM Slave configuration Structure definition  
N  */ 
Ntypedef struct {
N  uint32_t  SlaveMode;         /*!< Slave mode selection 
N                                  This parameter can be a value of @ref TIM_Slave_Mode */ 
N  uint32_t  InputTrigger;      /*!< Input Trigger source 
N                                  This parameter can be a value of @ref TIM_Trigger_Selection */
N  uint32_t  TriggerPolarity;   /*!< Input Trigger polarity 
N                                  This parameter can be a value of @ref TIM_Trigger_Polarity */
N  uint32_t  TriggerPrescaler;  /*!< Input trigger prescaler 
N                                  This parameter can be a value of @ref TIM_Trigger_Prescaler */
N  uint32_t  TriggerFilter;     /*!< Input trigger filter 
N                                  This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */  
N
N}TIM_SlaveConfigTypeDef;
N
N/** 
N  * @brief  HAL State structures definition  
N  */ 
Ntypedef enum
N{
N  HAL_TIM_STATE_RESET             = 0x00U,    /*!< Peripheral not yet initialized or disabled  */
N  HAL_TIM_STATE_READY             = 0x01U,    /*!< Peripheral Initialized and ready for use    */
N  HAL_TIM_STATE_BUSY              = 0x02U,    /*!< An internal process is ongoing              */
N  HAL_TIM_STATE_TIMEOUT           = 0x03U,    /*!< Timeout state                               */
N  HAL_TIM_STATE_ERROR             = 0x04U     /*!< Reception process is ongoing                */
N}HAL_TIM_StateTypeDef;
N
N/** 
N  * @brief  HAL Active channel structures definition  
N  */ 
Ntypedef enum
N{
N  HAL_TIM_ACTIVE_CHANNEL_1        = 0x01U,    /*!< The active channel is 1     */
N  HAL_TIM_ACTIVE_CHANNEL_2        = 0x02U,    /*!< The active channel is 2     */
N  HAL_TIM_ACTIVE_CHANNEL_3        = 0x04U,    /*!< The active channel is 3     */
N  HAL_TIM_ACTIVE_CHANNEL_4        = 0x08U,    /*!< The active channel is 4     */
N  HAL_TIM_ACTIVE_CHANNEL_CLEARED  = 0x00U     /*!< All active channels cleared */
N}HAL_TIM_ActiveChannel;
N
N/** 
N  * @brief  TIM Time Base Handle Structure definition  
N  */ 
Ntypedef struct
N{
N  TIM_TypeDef                 *Instance;     /*!< Register base address             */
N  TIM_Base_InitTypeDef        Init;          /*!< TIM Time Base required parameters */
N  HAL_TIM_ActiveChannel       Channel;       /*!< Active channel                    */
N  DMA_HandleTypeDef           *hdma[7];      /*!< DMA Handlers array
N                                             This array is accessed by a @ref DMA_Handle_index */
N  HAL_LockTypeDef             Lock;          /*!< Locking object                    */
N  __IO HAL_TIM_StateTypeDef   State;         /*!< TIM operation state               */
X  volatile HAL_TIM_StateTypeDef   State;          
N}TIM_HandleTypeDef;
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup TIM_Exported_Constants  TIM Exported Constants
N  * @{
N  */
N
N/** @defgroup TIM_Input_Channel_Polarity TIM Input Channel Polarity
N  * @{
N  */
N#define  TIM_INPUTCHANNELPOLARITY_RISING      0x00000000U            /*!< Polarity for TIx source */
N#define  TIM_INPUTCHANNELPOLARITY_FALLING     (TIM_CCER_CC1P)                   /*!< Polarity for TIx source */
N#define  TIM_INPUTCHANNELPOLARITY_BOTHEDGE    (TIM_CCER_CC1P | TIM_CCER_CC1NP)  /*!< Polarity for TIx source */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ETR_Polarity  TIM ETR Polarity
N  * @{
N  */
N#define TIM_ETRPOLARITY_INVERTED              (TIM_SMCR_ETP)                    /*!< Polarity for ETR source */
N#define TIM_ETRPOLARITY_NONINVERTED           0x00000000U                /*!< Polarity for ETR source */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ETR_Prescaler  TIM ETR Prescaler
N  * @{
N  */
N#define TIM_ETRPRESCALER_DIV1                 0x00000000U                /*!< No prescaler is used */
N#define TIM_ETRPRESCALER_DIV2                 (TIM_SMCR_ETPS_0)                 /*!< ETR input source is divided by 2 */
N#define TIM_ETRPRESCALER_DIV4                 (TIM_SMCR_ETPS_1)                 /*!< ETR input source is divided by 4 */
N#define TIM_ETRPRESCALER_DIV8                 (TIM_SMCR_ETPS)                   /*!< ETR input source is divided by 8 */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Counter_Mode  TIM Counter Mode
N  * @{
N  */
N#define TIM_COUNTERMODE_UP                 0x00000000U
N#define TIM_COUNTERMODE_DOWN               TIM_CR1_DIR
N#define TIM_COUNTERMODE_CENTERALIGNED1     TIM_CR1_CMS_0
N#define TIM_COUNTERMODE_CENTERALIGNED2     TIM_CR1_CMS_1
N#define TIM_COUNTERMODE_CENTERALIGNED3     TIM_CR1_CMS
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClockDivision TIM Clock Division
N  * @{
N  */
N#define TIM_CLOCKDIVISION_DIV1                       0x00000000U
N#define TIM_CLOCKDIVISION_DIV2                       (TIM_CR1_CKD_0)
N#define TIM_CLOCKDIVISION_DIV4                       (TIM_CR1_CKD_1)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_and_PWM_modes  TIM Output Compare and PWM modes
N  * @{
N  */
N#define TIM_OCMODE_TIMING                   0x00000000U
N#define TIM_OCMODE_ACTIVE                   (TIM_CCMR1_OC1M_0)
N#define TIM_OCMODE_INACTIVE                 (TIM_CCMR1_OC1M_1)
N#define TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_1)
N#define TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2)
N#define TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M)
N#define TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2)
N#define TIM_OCMODE_FORCED_INACTIVE          (TIM_CCMR1_OC1M_2)
N
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Fast_State  TIM Output Fast State 
N  * @{
N  */
N#define TIM_OCFAST_DISABLE                0x00000000U
N#define TIM_OCFAST_ENABLE                 (TIM_CCMR1_OC1FE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_Polarity  TIM Output Compare Polarity
N  * @{
N  */
N#define TIM_OCPOLARITY_HIGH                0x00000000U
N#define TIM_OCPOLARITY_LOW                 (TIM_CCER_CC1P)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_N_Polarity  TIM Output CompareN Polarity 
N  * @{
N  */
N#define TIM_OCNPOLARITY_HIGH               0x00000000U
N#define TIM_OCNPOLARITY_LOW                (TIM_CCER_CC1NP)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Output_Compare_Idle_State  TIM Output Compare Idle State
N  * @{
N  */
N#define TIM_OCIDLESTATE_SET                (TIM_CR2_OIS1)
N#define TIM_OCIDLESTATE_RESET              0x00000000U
N/**
N  * @}
N  */ 
N
N/** @defgroup TIM_Output_Compare_N_Idle_State  TIM Output Compare N Idle State
N  * @{
N  */
N#define TIM_OCNIDLESTATE_SET               (TIM_CR2_OIS1N)
N#define TIM_OCNIDLESTATE_RESET             0x00000000U
N/**
N  * @}
N  */ 
N
N/** @defgroup TIM_Channel  TIM Channel
N  * @{
N  */
N#define TIM_CHANNEL_1                      0x00000000U
N#define TIM_CHANNEL_2                      0x00000004U
N#define TIM_CHANNEL_3                      0x00000008U
N#define TIM_CHANNEL_4                      0x0000000CU
N#define TIM_CHANNEL_ALL                    0x00000018U
N                                 
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Input_Capture_Polarity  TIM Input Capture Polarity 
N  * @{
N  */
N#define  TIM_ICPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING
N#define  TIM_ICPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING
N#define  TIM_ICPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Input_Capture_Selection  TIM Input Capture Selection
N  * @{
N  */
N#define TIM_ICSELECTION_DIRECTTI           (TIM_CCMR1_CC1S_0)   /*!< TIM Input 1, 2, 3 or 4 is selected to be 
N                                                                     connected to IC1, IC2, IC3 or IC4, respectively */
N#define TIM_ICSELECTION_INDIRECTTI         (TIM_CCMR1_CC1S_1)   /*!< TIM Input 1, 2, 3 or 4 is selected to be
N                                                                     connected to IC2, IC1, IC4 or IC3, respectively */
N#define TIM_ICSELECTION_TRC                (TIM_CCMR1_CC1S)     /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC */
N
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Input_Capture_Prescaler  TIM Input Capture Prescaler
N  * @{
N  */
N#define TIM_ICPSC_DIV1                     0x00000000U       /*!< Capture performed each time an edge is detected on the capture input */
N#define TIM_ICPSC_DIV2                     (TIM_CCMR1_IC1PSC_0)     /*!< Capture performed once every 2 events */
N#define TIM_ICPSC_DIV4                     (TIM_CCMR1_IC1PSC_1)     /*!< Capture performed once every 4 events */
N#define TIM_ICPSC_DIV8                     (TIM_CCMR1_IC1PSC)       /*!< Capture performed once every 8 events */
N/**
N  * @}
N  */ 
N
N/** @defgroup TIM_One_Pulse_Mode TIM One Pulse Mode
N  * @{
N  */
N#define TIM_OPMODE_SINGLE                  (TIM_CR1_OPM)
N#define TIM_OPMODE_REPETITIVE              0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Encoder_Mode TIM Encoder Mode
N  * @{
N  */
N#define TIM_ENCODERMODE_TI1                (TIM_SMCR_SMS_0)
N#define TIM_ENCODERMODE_TI2                (TIM_SMCR_SMS_1)
N#define TIM_ENCODERMODE_TI12               (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)
N   
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Interrupt_definition  TIM Interrupt definition
N  * @{
N  */ 
N#define TIM_IT_UPDATE           (TIM_DIER_UIE)
N#define TIM_IT_CC1              (TIM_DIER_CC1IE)
N#define TIM_IT_CC2              (TIM_DIER_CC2IE)
N#define TIM_IT_CC3              (TIM_DIER_CC3IE)
N#define TIM_IT_CC4              (TIM_DIER_CC4IE)
N#define TIM_IT_COM              (TIM_DIER_COMIE)
N#define TIM_IT_TRIGGER          (TIM_DIER_TIE)
N#define TIM_IT_BREAK            (TIM_DIER_BIE)
N/**
N  * @}
N  */
N  
N/** @defgroup TIM_Commutation_Source  TIM Commutation Source 
N  * @{
N  */  
N#define TIM_COMMUTATION_TRGI              (TIM_CR2_CCUS)
N#define TIM_COMMUTATION_SOFTWARE          0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_DMA_sources  TIM DMA sources
N  * @{
N  */
N#define TIM_DMA_UPDATE                     (TIM_DIER_UDE)
N#define TIM_DMA_CC1                        (TIM_DIER_CC1DE)
N#define TIM_DMA_CC2                        (TIM_DIER_CC2DE)
N#define TIM_DMA_CC3                        (TIM_DIER_CC3DE)
N#define TIM_DMA_CC4                        (TIM_DIER_CC4DE)
N#define TIM_DMA_COM                        (TIM_DIER_COMDE)
N#define TIM_DMA_TRIGGER                    (TIM_DIER_TDE)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Event_Source  TIM Event Source 
N  * @{
N  */
N#define TIM_EVENTSOURCE_UPDATE              TIM_EGR_UG  
N#define TIM_EVENTSOURCE_CC1                 TIM_EGR_CC1G
N#define TIM_EVENTSOURCE_CC2                 TIM_EGR_CC2G
N#define TIM_EVENTSOURCE_CC3                 TIM_EGR_CC3G
N#define TIM_EVENTSOURCE_CC4                 TIM_EGR_CC4G
N#define TIM_EVENTSOURCE_COM                 TIM_EGR_COMG
N#define TIM_EVENTSOURCE_TRIGGER             TIM_EGR_TG
N#define TIM_EVENTSOURCE_BREAK               TIM_EGR_BG
N
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Flag_definition  TIM Flag definition
N  * @{
N  */
N#define TIM_FLAG_UPDATE                    (TIM_SR_UIF)
N#define TIM_FLAG_CC1                       (TIM_SR_CC1IF)
N#define TIM_FLAG_CC2                       (TIM_SR_CC2IF)
N#define TIM_FLAG_CC3                       (TIM_SR_CC3IF)
N#define TIM_FLAG_CC4                       (TIM_SR_CC4IF)
N#define TIM_FLAG_COM                       (TIM_SR_COMIF)
N#define TIM_FLAG_TRIGGER                   (TIM_SR_TIF)
N#define TIM_FLAG_BREAK                     (TIM_SR_BIF)
N#define TIM_FLAG_CC1OF                     (TIM_SR_CC1OF)
N#define TIM_FLAG_CC2OF                     (TIM_SR_CC2OF)
N#define TIM_FLAG_CC3OF                     (TIM_SR_CC3OF)
N#define TIM_FLAG_CC4OF                     (TIM_SR_CC4OF)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Clock_Source  TIM Clock Source
N  * @{
N  */
N#define	TIM_CLOCKSOURCE_ETRMODE2    (TIM_SMCR_ETPS_1) 
N#define	TIM_CLOCKSOURCE_INTERNAL    (TIM_SMCR_ETPS_0) 
N#define	TIM_CLOCKSOURCE_ITR0        0x00000000U
N#define	TIM_CLOCKSOURCE_ITR1        (TIM_SMCR_TS_0)
N#define	TIM_CLOCKSOURCE_ITR2        (TIM_SMCR_TS_1)
N#define	TIM_CLOCKSOURCE_ITR3        (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)
N#define	TIM_CLOCKSOURCE_TI1ED       (TIM_SMCR_TS_2)
N#define	TIM_CLOCKSOURCE_TI1         (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)
N#define	TIM_CLOCKSOURCE_TI2         (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)
N#define	TIM_CLOCKSOURCE_ETRMODE1    (TIM_SMCR_TS)
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Clock_Polarity  TIM Clock Polarity
N  * @{
N  */
N#define TIM_CLOCKPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED          /*!< Polarity for ETRx clock sources */ 
N#define TIM_CLOCKPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED       /*!< Polarity for ETRx clock sources */ 
N#define TIM_CLOCKPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING   /*!< Polarity for TIx clock sources */ 
N#define TIM_CLOCKPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING   /*!< Polarity for TIx clock sources */ 
N#define TIM_CLOCKPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE  /*!< Polarity for TIx clock sources */ 
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Clock_Prescaler  TIM Clock Prescaler
N  * @{
N  */
N#define TIM_CLOCKPRESCALER_DIV1              TIM_ETRPRESCALER_DIV1     /*!< No prescaler is used */
N#define TIM_CLOCKPRESCALER_DIV2              TIM_ETRPRESCALER_DIV2     /*!< Prescaler for External ETR Clock: Capture performed once every 2 events. */
N#define TIM_CLOCKPRESCALER_DIV4              TIM_ETRPRESCALER_DIV4     /*!< Prescaler for External ETR Clock: Capture performed once every 4 events. */
N#define TIM_CLOCKPRESCALER_DIV8              TIM_ETRPRESCALER_DIV8     /*!< Prescaler for External ETR Clock: Capture performed once every 8 events. */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClearInput_Source TIM Clear Input Source
N  * @{
N  */
N#define TIM_CLEARINPUTSOURCE_ETR           0x00000001U 
N#define TIM_CLEARINPUTSOURCE_NONE          0x00000000U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClearInput_Polarity  TIM Clear Input Polarity
N  * @{
N  */
N#define TIM_CLEARINPUTPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED                    /*!< Polarity for ETRx pin */ 
N#define TIM_CLEARINPUTPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED                 /*!< Polarity for ETRx pin */ 
N/**
N  * @}
N  */
N
N/** @defgroup TIM_ClearInput_Prescaler TIM Clear Input Prescaler
N  * @{
N  */
N#define TIM_CLEARINPUTPRESCALER_DIV1                    TIM_ETRPRESCALER_DIV1      /*!< No prescaler is used */
N#define TIM_CLEARINPUTPRESCALER_DIV2                    TIM_ETRPRESCALER_DIV2      /*!< Prescaler for External ETR pin: Capture performed once every 2 events. */
N#define TIM_CLEARINPUTPRESCALER_DIV4                    TIM_ETRPRESCALER_DIV4      /*!< Prescaler for External ETR pin: Capture performed once every 4 events. */
N#define TIM_CLEARINPUTPRESCALER_DIV8                    TIM_ETRPRESCALER_DIV8        /*!< Prescaler for External ETR pin: Capture performed once every 8 events. */
N/**
N  * @}
N  */
N
N/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state TIM OSSR OffState Selection for Run mode state
N  * @{
N  */  
N#define TIM_OSSR_ENABLE         (TIM_BDTR_OSSR)
N#define TIM_OSSR_DISABLE        0x00000000U
N/**
N  * @}
N  */
N  
N/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state TIM OSSI OffState Selection for Idle mode state
N  * @{
N  */
N#define TIM_OSSI_ENABLE             (TIM_BDTR_OSSI)
N#define TIM_OSSI_DISABLE            0x00000000U
N/**
N  * @}
N  */
N  
N/** @defgroup TIM_Lock_level  TIM Lock level
N  * @{
N  */
N#define TIM_LOCKLEVEL_OFF          0x00000000U
N#define TIM_LOCKLEVEL_1            (TIM_BDTR_LOCK_0)
N#define TIM_LOCKLEVEL_2            (TIM_BDTR_LOCK_1)
N#define TIM_LOCKLEVEL_3            (TIM_BDTR_LOCK)
N/**
N  * @}
N  */  
N/** @defgroup TIM_Break_Input_enable_disable  TIM Break Input State
N  * @{
N  */
N#define TIM_BREAK_ENABLE          (TIM_BDTR_BKE)
N#define TIM_BREAK_DISABLE         0x00000000U
N/**
N  * @}
N  */
N  
N/** @defgroup TIM_Break_Polarity  TIM Break Polarity 
N  * @{
N  */
N#define TIM_BREAKPOLARITY_LOW        0x00000000U
N#define TIM_BREAKPOLARITY_HIGH       (TIM_BDTR_BKP)
N/**
N  * @}
N  */
N  
N/** @defgroup TIM_AOE_Bit_Set_Reset  TIM AOE Bit State
N  * @{
N  */
N#define TIM_AUTOMATICOUTPUT_ENABLE           (TIM_BDTR_AOE)
N#define	TIM_AUTOMATICOUTPUT_DISABLE          0x00000000U
N/**
N  * @}
N  */  
N  
N/** @defgroup TIM_Master_Mode_Selection TIM Master Mode Selection
N  * @{
N  */  
N#define	TIM_TRGO_RESET            0x00000000U
N#define	TIM_TRGO_ENABLE           (TIM_CR2_MMS_0)
N#define	TIM_TRGO_UPDATE           (TIM_CR2_MMS_1)
N#define	TIM_TRGO_OC1              ((TIM_CR2_MMS_1 | TIM_CR2_MMS_0))
N#define	TIM_TRGO_OC1REF           (TIM_CR2_MMS_2)
N#define	TIM_TRGO_OC2REF           ((TIM_CR2_MMS_2 | TIM_CR2_MMS_0))
N#define	TIM_TRGO_OC3REF           ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1))
N#define	TIM_TRGO_OC4REF           ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0))
N/**
N  * @}
N  */ 
N  
N/** @defgroup TIM_Slave_Mode TIM Slave Mode
N  * @{
N  */
N#define TIM_SLAVEMODE_DISABLE              0x00000000U
N#define TIM_SLAVEMODE_RESET                0x00000004U
N#define TIM_SLAVEMODE_GATED                0x00000005U
N#define TIM_SLAVEMODE_TRIGGER              0x00000006U
N#define TIM_SLAVEMODE_EXTERNAL1            0x00000007U
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Master_Slave_Mode  TIM Master Slave Mode
N  * @{
N  */
N#define TIM_MASTERSLAVEMODE_ENABLE          0x00000080U
N#define TIM_MASTERSLAVEMODE_DISABLE         0x00000000U
N/**
N  * @}
N  */ 
N  
N/** @defgroup TIM_Trigger_Selection  TIM Trigger Selection
N  * @{
N  */
N#define TIM_TS_ITR0                        0x00000000U
N#define TIM_TS_ITR1                        0x00000010U
N#define TIM_TS_ITR2                        0x00000020U
N#define TIM_TS_ITR3                        0x00000030U
N#define TIM_TS_TI1F_ED                     0x00000040U
N#define TIM_TS_TI1FP1                      0x00000050U
N#define TIM_TS_TI2FP2                      0x00000060U
N#define TIM_TS_ETRF                        0x00000070U
N#define TIM_TS_NONE                        0x0000FFFFU
N/**
N  * @}
N  */  
N
N/** @defgroup TIM_Trigger_Polarity TIM Trigger Polarity
N  * @{
N  */
N#define TIM_TRIGGERPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED      /*!< Polarity for ETRx trigger sources */ 
N#define TIM_TRIGGERPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED   /*!< Polarity for ETRx trigger sources */ 
N#define TIM_TRIGGERPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING        /*!< Polarity for TIxFPx or TI1_ED trigger sources */ 
N#define TIM_TRIGGERPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING       /*!< Polarity for TIxFPx or TI1_ED trigger sources */ 
N#define TIM_TRIGGERPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE      /*!< Polarity for TIxFPx or TI1_ED trigger sources */ 
N/**
N  * @}
N  */
N
N/** @defgroup TIM_Trigger_Prescaler TIM Trigger Prescaler
N  * @{
N  */
N#define TIM_TRIGGERPRESCALER_DIV1             TIM_ETRPRESCALER_DIV1     /*!< No prescaler is used */
N#define TIM_TRIGGERPRESCALER_DIV2             TIM_ETRPRESCALER_DIV2     /*!< Prescaler for External ETR Trigger: Capture performed once every 2 events. */
N#define TIM_TRIGGERPRESCALER_DIV4             TIM_ETRPRESCALER_DIV4     /*!< Prescaler for External ETR Trigger: Capture performed once every 4 events. */
N#define TIM_TRIGGERPRESCALER_DIV8             TIM_ETRPRESCALER_DIV8     /*!< Prescaler for External ETR Trigger: Capture performed once every 8 events. */
N/**
N  * @}
N  */
N
N
N/** @defgroup TIM_TI1_Selection TIM TI1 Selection
N  * @{
N  */
N#define TIM_TI1SELECTION_CH1                0x00000000U
N#define TIM_TI1SELECTION_XORCOMBINATION     (TIM_CR2_TI1S)
N/**
N  * @}
N  */ 
N
N/** @defgroup TIM_DMA_Base_address  TIM DMA Base address
N  * @{
N  */
N#define TIM_DMABASE_CR1                    0x00000000U
N#define TIM_DMABASE_CR2                    0x00000001U
N#define TIM_DMABASE_SMCR                   0x00000002U
N#define TIM_DMABASE_DIER                   0x00000003U
N#define TIM_DMABASE_SR                     0x00000004U
N#define TIM_DMABASE_EGR                    0x00000005U
N#define TIM_DMABASE_CCMR1                  0x00000006U
N#define TIM_DMABASE_CCMR2                  0x00000007U
N#define TIM_DMABASE_CCER                   0x00000008U
N#define TIM_DMABASE_CNT                    0x00000009U
N#define TIM_DMABASE_PSC                    0x0000000AU
N#define TIM_DMABASE_ARR                    0x0000000BU
N#define TIM_DMABASE_RCR                    0x0000000CU
N#define TIM_DMABASE_CCR1                   0x0000000DU
N#define TIM_DMABASE_CCR2                   0x0000000EU
N#define TIM_DMABASE_CCR3                   0x0000000FU
N#define TIM_DMABASE_CCR4                   0x00000010U
N#define TIM_DMABASE_BDTR                   0x00000011U
N#define TIM_DMABASE_DCR                    0x00000012U
N#define TIM_DMABASE_OR                     0x00000013U
N/**
N  * @}
N  */ 
N
N/** @defgroup TIM_DMA_Burst_Length  TIM DMA Burst Length 
N  * @{
N  */
N#define TIM_DMABURSTLENGTH_1TRANSFER           0x00000000U
N#define TIM_DMABURSTLENGTH_2TRANSFERS          0x00000100U
N#define TIM_DMABURSTLENGTH_3TRANSFERS          0x00000200U
N#define TIM_DMABURSTLENGTH_4TRANSFERS          0x00000300U
N#define TIM_DMABURSTLENGTH_5TRANSFERS          0x00000400U
N#define TIM_DMABURSTLENGTH_6TRANSFERS          0x00000500U
N#define TIM_DMABURSTLENGTH_7TRANSFERS          0x00000600U
N#define TIM_DMABURSTLENGTH_8TRANSFERS          0x00000700U
N#define TIM_DMABURSTLENGTH_9TRANSFERS          0x00000800U
N#define TIM_DMABURSTLENGTH_10TRANSFERS         0x00000900U
N#define TIM_DMABURSTLENGTH_11TRANSFERS         0x00000A00U
N#define TIM_DMABURSTLENGTH_12TRANSFERS         0x00000B00U
N#define TIM_DMABURSTLENGTH_13TRANSFERS         0x00000C00U
N#define TIM_DMABURSTLENGTH_14TRANSFERS         0x00000D00U
N#define TIM_DMABURSTLENGTH_15TRANSFERS         0x00000E00U
N#define TIM_DMABURSTLENGTH_16TRANSFERS         0x00000F00U
N#define TIM_DMABURSTLENGTH_17TRANSFERS         0x00001000U
N#define TIM_DMABURSTLENGTH_18TRANSFERS         0x00001100U
N/**
N  * @}
N  */
N
N/** @defgroup DMA_Handle_index  DMA Handle index
N  * @{
N  */
N#define TIM_DMA_ID_UPDATE                ((uint16_t)0x0000)       /*!< Index of the DMA handle used for Update DMA requests */
N#define TIM_DMA_ID_CC1                   ((uint16_t)0x0001)       /*!< Index of the DMA handle used for Capture/Compare 1 DMA requests */
N#define TIM_DMA_ID_CC2                   ((uint16_t)0x0002)       /*!< Index of the DMA handle used for Capture/Compare 2 DMA requests */
N#define TIM_DMA_ID_CC3                   ((uint16_t)0x0003)       /*!< Index of the DMA handle used for Capture/Compare 3 DMA requests */
N#define TIM_DMA_ID_CC4                   ((uint16_t)0x0004)       /*!< Index of the DMA handle used for Capture/Compare 4 DMA requests */
N#define TIM_DMA_ID_COMMUTATION           ((uint16_t)0x0005)       /*!< Index of the DMA handle used for Commutation DMA requests */
N#define TIM_DMA_ID_TRIGGER               ((uint16_t)0x0006)       /*!< Index of the DMA handle used for Trigger DMA requests */
N/**
N  * @}
N  */ 
N
N/** @defgroup Channel_CC_State  Channel CC State
N  * @{
N  */
N#define TIM_CCx_ENABLE                   0x00000001U
N#define TIM_CCx_DISABLE                  0x00000000U
N#define TIM_CCxN_ENABLE                  0x00000004U
N#define TIM_CCxN_DISABLE                 0x00000000U
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */   
N  
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup TIM_Exported_Macros TIM Exported Macros
N  * @{
N  */
N/** @brief Reset TIM handle state
N  * @param  __HANDLE__ TIM handle
N  * @retval None
N  */
N#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TIM_STATE_RESET)
N
N/**
N  * @brief  Enable the TIM peripheral.
N  * @param  __HANDLE__ TIM handle
N  * @retval None
N */
N#define __HAL_TIM_ENABLE(__HANDLE__)                 ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))
N
N/**
N  * @brief  Enable the TIM main Output.
N  * @param  __HANDLE__ TIM handle
N  * @retval None
N  */
N#define __HAL_TIM_MOE_ENABLE(__HANDLE__)             ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))
N
N
N/**
N  * @brief  Disable the TIM peripheral.
N  * @param  __HANDLE__ TIM handle
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE(__HANDLE__) \
N                        do { \
N                          if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) \
N                          { \
N                            if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) \
N                            { \
N                              (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \
N                            } \
N                          } \
N                        } while(0U)
X#define __HAL_TIM_DISABLE(__HANDLE__)                         do {                           if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U)                           {                             if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U)                             {                               (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN);                             }                           }                         } while(0U)
N
N/* The Main Output of a timer instance is disabled only if all the CCx and CCxN
N   channels have been disabled */
N/**
N  * @brief  Disable the TIM main Output.
N  * @param  __HANDLE__ TIM handle
N  * @retval None
N  */
N#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \
N                        do { \
N                          if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) \
N                          { \
N                            if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) \
N                            { \
N                              (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \
N                            } \
N                          } \
N                        } while(0U)
X#define __HAL_TIM_MOE_DISABLE(__HANDLE__)                         do {                           if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U)                           {                             if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U)                             {                               (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE);                             }                           }                         } while(0U)
N
N/**
N  * @brief  Disable the TIM main Output.
N  * @param  __HANDLE__ TIM handle
N  * @retval None
N  * @note The Main Output Enable of a timer instance is disabled unconditionally
N  */
N#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__)  (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE)
N
N/** @brief  Enable the specified TIM interrupt.
N  * @param  __HANDLE__ specifies the TIM Handle.
N  * @param  __INTERRUPT__ specifies the TIM interrupt source to enable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_IT_UPDATE: Update interrupt
N  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
N  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
N  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
N  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
N  *            @arg TIM_IT_COM:   Commutation interrupt
N  *            @arg TIM_IT_TRIGGER: Trigger interrupt
N  *            @arg TIM_IT_BREAK: Break interrupt
N  * @retval None
N  */
N#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))
N
N
N/** @brief  Disable the specified TIM interrupt.
N  * @param  __HANDLE__ specifies the TIM Handle.
N  * @param  __INTERRUPT__ specifies the TIM interrupt source to disable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_IT_UPDATE: Update interrupt
N  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
N  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
N  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
N  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
N  *            @arg TIM_IT_COM:   Commutation interrupt
N  *            @arg TIM_IT_TRIGGER: Trigger interrupt
N  *            @arg TIM_IT_BREAK: Break interrupt
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))
N
N/** @brief  Enable the specified DMA request.
N  * @param  __HANDLE__ specifies the TIM Handle.
N  * @param  __DMA__ specifies the TIM DMA request to enable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_DMA_UPDATE: Update DMA request
N  *            @arg TIM_DMA_CC1:   Capture/Compare 1 DMA request
N  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
N  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
N  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
N  *            @arg TIM_DMA_COM:   Commutation DMA request
N  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
N  * @retval None
N  */
N#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__)         ((__HANDLE__)->Instance->DIER |= (__DMA__))
N
N/** @brief  Disable the specified DMA request.
N  * @param  __HANDLE__ specifies the TIM Handle.
N  * @param  __DMA__ specifies the TIM DMA request to disable.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_DMA_UPDATE: Update DMA request
N  *            @arg TIM_DMA_CC1:   Capture/Compare 1 DMA request
N  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
N  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
N  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
N  *            @arg TIM_DMA_COM:   Commutation DMA request
N  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
N  * @retval None
N  */
N#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__)        ((__HANDLE__)->Instance->DIER &= ~(__DMA__))
N
N/** @brief  Check whether the specified TIM interrupt flag is set or not.
N  * @param  __HANDLE__ specifies the TIM Handle.
N  * @param  __FLAG__ specifies the TIM interrupt flag to check.
N  *        This parameter can be one of the following values:
N  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
N  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
N  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
N  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
N  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
N  *            @arg TIM_FLAG_CC5: Compare 5 interrupt flag
N  *            @arg TIM_FLAG_CC6: Compare 6 interrupt flag
N  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
N  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
N  *            @arg TIM_FLAG_BREAK: Break interrupt flag   
N  *            @arg TIM_FLAG_BREAK2: Break 2 interrupt flag                     
N  *            @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag
N  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
N  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
N  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
N  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__)          (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))
N
N/** @brief  Clear the specified TIM interrupt flag.
N  * @param  __HANDLE__ specifies the TIM Handle.
N  * @param  __FLAG__ specifies the TIM interrupt flag to clear.
N  *        This parameter can be one of the following values:
N  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
N  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
N  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
N  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
N  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
N  *            @arg TIM_FLAG_CC5: Compare 5 interrupt flag
N  *            @arg TIM_FLAG_CC6: Compare 6 interrupt flag
N  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
N  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
N  *            @arg TIM_FLAG_BREAK: Break interrupt flag   
N  *            @arg TIM_FLAG_BREAK2: Break 2 interrupt flag                     
N  *            @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag
N  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
N  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
N  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
N  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__)        ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/**
N  * @brief  Check whether the specified TIM interrupt source is enabled or not.
N  * @param  __HANDLE__ TIM handle
N  * @param  __INTERRUPT__ specifies the TIM interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_IT_UPDATE: Update interrupt
N  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
N  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
N  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
N  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
N  *            @arg TIM_IT_COM:   Commutation interrupt
N  *            @arg TIM_IT_TRIGGER: Trigger interrupt
N  *            @arg TIM_IT_BREAK: Break interrupt
N  * @retval The state of TIM_IT (SET or RESET).
N  */
N#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
N
N/** @brief Clear the TIM interrupt pending bits.
N  * @param  __HANDLE__ TIM handle
N  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_IT_UPDATE: Update interrupt
N  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
N  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
N  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
N  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
N  *            @arg TIM_IT_COM:   Commutation interrupt
N  *            @arg TIM_IT_TRIGGER: Trigger interrupt
N  *            @arg TIM_IT_BREAK: Break interrupt
N  * @retval None
N  */
N#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__)     ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))
N
N/**
N  * @brief  Indicates whether or not the TIM Counter is used as downcounter.
N  * @param  __HANDLE__ TIM handle.
N  * @retval False (Counter used as upcounter) or True (Counter used as downcounter)
N  * @note This macro is particularly useful to get the counting mode when the timer operates in Center-aligned mode or Encoder
Nmode.
N  */
N#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__)            (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR))
N
N/**
N  * @brief  Set the TIM Prescaler on runtime.
N  * @param  __HANDLE__ TIM handle.
N  * @param  __PRESC__ specifies the Prescaler new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__)       ((__HANDLE__)->Instance->PSC = (__PRESC__))
N
N#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) :\
N ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))
X#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))
N
N#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC) :\
N ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC))
X#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC))
N
N#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) :\
N ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U) & TIM_CCER_CC4P)))
X#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) : ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U) & TIM_CCER_CC4P)))
N
N#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) \
N(((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\
N ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\
N ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\
N ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P))
X#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P))
N
N/**
N  * @brief  Sets the TIM Capture Compare Register value on runtime without
N  *         calling another time ConfigChannel function.
N  * @param  __HANDLE__ TIM handle.
N  * @param  __CHANNEL__  TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @param  __COMPARE__ specifies the Capture Compare register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) \
N(*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)) = (__COMPARE__))
X#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)) = (__COMPARE__))
N
N/**
N  * @brief  Gets the TIM Capture Compare Register value on runtime.
N  * @param  __HANDLE__ TIM handle.
N  * @param  __CHANNEL__ TIM Channel associated with the capture compare register
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: get capture/compare 1 register value
N  *            @arg TIM_CHANNEL_2: get capture/compare 2 register value
N  *            @arg TIM_CHANNEL_3: get capture/compare 3 register value
N  *            @arg TIM_CHANNEL_4: get capture/compare 4 register value
N  *            @arg TIM_CHANNEL_5: get capture/compare 5 register value
N  *            @arg TIM_CHANNEL_6: get capture/compare 6 register value
N  * @retval 16-bit or 32-bit value of the capture/compare register (TIMx_CCRy)
N  */
N#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__) \
N  (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)))
X#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__)   (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)))
N
N/**
N  * @brief  Sets the TIM Counter Register value on runtime.
N  * @param  __HANDLE__ TIM handle.
N  * @param  __COUNTER__ specifies the Counter register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__))
N
N/**
N  * @brief  Gets the TIM Counter Register value on runtime.
N  * @param  __HANDLE__ TIM handle.
N  * @retval 16-bit or 32-bit value of the timer counter register (TIMx_CNT)
N  */
N#define __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT)
N
N/**
N  * @brief  Sets the TIM Autoreload Register value on runtime without calling 
N  *         another time any Init function.
N  * @param  __HANDLE__ TIM handle.
N  * @param  __AUTORELOAD__ specifies the Counter register new value.
N  * @retval None
N  */
N#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__)                  \
N                        do{                                                  \
N                            (__HANDLE__)->Instance->ARR = (__AUTORELOAD__);  \
N                            (__HANDLE__)->Init.Period = (__AUTORELOAD__);    \
N                          } while(0U)
X#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__)                                          do{                                                                              (__HANDLE__)->Instance->ARR = (__AUTORELOAD__);                              (__HANDLE__)->Init.Period = (__AUTORELOAD__);                              } while(0U)
N/**
N  * @brief  Gets the TIM Autoreload Register value on runtime.
N  * @param  __HANDLE__ TIM handle.
N  * @retval 16-bit or 32-bit value of the timer auto-reload register(TIMx_ARR)
N  */
N#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR)
N
N/**
N  * @brief  Sets the TIM Clock Division value on runtime without calling another time any Init function.
N  * @param  __HANDLE__ TIM handle.
N  * @param  __CKD__ specifies the clock division value.
N  *          This parameter can be one of the following value:
N  *            @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT
N  *            @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT
N  *            @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT
N  * @retval None
N  */
N#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__) \
N                        do{                                                             \
N                              (__HANDLE__)->Instance->CR1 &= (uint16_t)(~TIM_CR1_CKD);  \
N                              (__HANDLE__)->Instance->CR1 |= (__CKD__);                 \
N                              (__HANDLE__)->Init.ClockDivision = (__CKD__);             \
N                          } while(0U)
X#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__)                         do{                                                                                           (__HANDLE__)->Instance->CR1 &= (uint16_t)(~TIM_CR1_CKD);                                (__HANDLE__)->Instance->CR1 |= (__CKD__);                                               (__HANDLE__)->Init.ClockDivision = (__CKD__);                                       } while(0U)
N/**
N  * @brief  Gets the TIM Clock Division value on runtime.
N  * @param  __HANDLE__ TIM handle.
N  * @retval The clock division can be one of the following values:
N  *            @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT
N  *            @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT
N  *            @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT
N  */
N#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
N
N/**
N  * @brief  Sets the TIM Input Capture prescaler on runtime without calling 
N  *         another time HAL_TIM_IC_ConfigChannel() function.
N  * @param  __HANDLE__ TIM handle.
N  * @param  __CHANNEL__  TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @param  __ICPSC__ specifies the Input Capture4 prescaler new value.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_ICPSC_DIV1: no prescaler
N  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
N  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
N  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
N  * @retval None
N  */
N#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__) \
N                        do{                                                    \
N                              TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__));  \
N                              TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \
N                          } while(0U)
X#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__)                         do{                                                                                  TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__));                                TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__));                           } while(0U)
N
N/**
N  * @brief  Get the TIM Input Capture prescaler on runtime.
N  * @param  __HANDLE__ TIM handle.
N  * @param  __CHANNEL__ TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: get input capture 1 prescaler value
N  *            @arg TIM_CHANNEL_2: get input capture 2 prescaler value
N  *            @arg TIM_CHANNEL_3: get input capture 3 prescaler value
N  *            @arg TIM_CHANNEL_4: get input capture 4 prescaler value
N  * @retval The input capture prescaler can be one of the following values:
N  *            @arg TIM_ICPSC_DIV1: no prescaler
N  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
N  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
N  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
N  */
N#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__)  \
N  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :\
N   ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :\
N   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :\
N   (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)
X#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__)    (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :   ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :   (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)
N    
N/**
N  * @brief  Set the Update Request Source (URS) bit of the TIMx_CR1 register
N  * @param  __HANDLE__ TIM handle.
N  * @note  When the USR bit of the TIMx_CR1 register is set, only counter 
N  *        overflow/underflow generates an update interrupt or DMA request (if
N  *        enabled)
N  * @retval None
N  */
N#define __HAL_TIM_URS_ENABLE(__HANDLE__) \
N    ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS))
X#define __HAL_TIM_URS_ENABLE(__HANDLE__)     ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS))
N
N/**
N  * @brief  Reset the Update Request Source (URS) bit of the TIMx_CR1 register
N  * @param  __HANDLE__ TIM handle.
N  * @note  When the USR bit of the TIMx_CR1 register is reset, any of the 
N  *        following events generate an update interrupt or DMA request (if 
N  *        enabled):
N  *          _ Counter overflow/underflow
N  *          _ Setting the UG bit
N  *          _ Update generation through the slave mode controller
N  * @retval None
N  */
N#define __HAL_TIM_URS_DISABLE(__HANDLE__) \
N      ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS))
X#define __HAL_TIM_URS_DISABLE(__HANDLE__)       ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS))
N
N/**
N  * @brief  Sets the TIM Capture x input polarity on runtime.
N  * @param  __HANDLE__ TIM handle.
N  * @param  __CHANNEL__ TIM Channels to be configured.
N  *          This parameter can be one of the following values:
N  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
N  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
N  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
N  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
N  * @param  __POLARITY__ Polarity for TIx source   
N  *            @arg TIM_INPUTCHANNELPOLARITY_RISING: Rising Edge
N  *            @arg TIM_INPUTCHANNELPOLARITY_FALLING: Falling Edge
N  *            @arg TIM_INPUTCHANNELPOLARITY_BOTHEDGE: Rising and Falling Edge
N  * @note  The polarity TIM_INPUTCHANNELPOLARITY_BOTHEDGE is not authorized  for TIM Channel 4.     
N  * @retval None
N  */
N#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)                          \
N                       do{                                                                            \
N                           TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__));               \
N                           TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); \
N                         }while(0U)
X#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)                                                 do{                                                                                                       TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__));                                          TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__));                          }while(0U)
N/**
N  * @}
N  */
N
N/* Include TIM HAL Extension module */
N#include "stm32f4xx_hal_tim_ex.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim_ex.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_tim_ex.h
N  * @author  MCD Application Team
N  * @brief   Header file of TIM HAL Extension module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_TIM_EX_H
N#define __STM32F4xx_HAL_TIM_EX_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup TIMEx
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup TIMEx_Exported_Types TIM Exported Types
N  * @{
N  */
N  
N/** 
N  * @brief  TIM Hall sensor Configuration Structure definition  
N  */
N
Ntypedef struct
N{
N
N  uint32_t IC1Polarity;            /*!< Specifies the active edge of the input signal.
N                                        This parameter can be a value of @ref TIM_Input_Capture_Polarity */
N
N  uint32_t IC1Prescaler;        /*!< Specifies the Input Capture Prescaler.
N                                     This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
N
N  uint32_t IC1Filter;           /*!< Specifies the input capture filter.
N                                     This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
N
N  uint32_t Commutation_Delay;  /*!< Specifies the pulse value to be loaded into the Capture Compare Register. 
N                                    This parameter can be a number between Min_Data = 0x0000U and Max_Data = 0xFFFFU */
N} TIM_HallSensor_InitTypeDef;
N
N/** 
N  * @brief  TIM Master configuration Structure definition  
N  */ 
Ntypedef struct {
N  uint32_t  MasterOutputTrigger;   /*!< Trigger output (TRGO) selection. 
N                                      This parameter can be a value of @ref TIM_Master_Mode_Selection */
N
N  uint32_t  MasterSlaveMode;       /*!< Master/slave mode selection. 
N                                      This parameter can be a value of @ref TIM_Master_Slave_Mode */
N}TIM_MasterConfigTypeDef;
N
N/** 
N  * @brief  TIM Break and Dead time configuration Structure definition  
N  */ 
Ntypedef struct
N{
N  uint32_t OffStateRunMode;            /*!< TIM off state in run mode.
N                                         This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */
N  uint32_t OffStateIDLEMode;          /*!< TIM off state in IDLE mode.
N                                         This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */
N  uint32_t LockLevel;                     /*!< TIM Lock level.
N                                         This parameter can be a value of @ref TIM_Lock_level */                             
N  uint32_t DeadTime;                     /*!< TIM dead Time. 
N                                         This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */
N  uint32_t BreakState;                   /*!< TIM Break State. 
N                                         This parameter can be a value of @ref TIM_Break_Input_enable_disable */
N  uint32_t BreakPolarity;                 /*!< TIM Break input polarity. 
N                                         This parameter can be a value of @ref TIM_Break_Polarity */
N  uint32_t AutomaticOutput;               /*!< TIM Automatic Output Enable state. 
N                                         This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */           
N}TIM_BreakDeadTimeConfigTypeDef;
N/**
N  * @}
N  */
N  
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup TIMEx_Exported_Constants  TIM Exported Constants
N  * @{
N  */
N  
N/** @defgroup TIMEx_Remap  TIM Remap
N  * @{
N  */
N#define TIM_TIM2_TIM8_TRGO                     0x00000000U
N#define TIM_TIM2_ETH_PTP                       0x00000400U
N#define TIM_TIM2_USBFS_SOF                     0x00000800U
N#define TIM_TIM2_USBHS_SOF                     0x00000C00U
N#define TIM_TIM5_GPIO                          0x00000000U
N#define TIM_TIM5_LSI                           0x00000040U
N#define TIM_TIM5_LSE                           0x00000080U
N#define TIM_TIM5_RTC                           0x000000C0U
N#define TIM_TIM11_GPIO                         0x00000000U
N#define TIM_TIM11_HSE                          0x00000002U
N
N#if defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L
S#define TIM_TIM9_TIM3_TRGO                     0x10000000U
S#define TIM_TIM9_LPTIM                         0x10000010U
S#define TIM_TIM5_TIM3_TRGO                     0x10000000U
S#define TIM_TIM5_LPTIM                         0x10000008U
S#define TIM_TIM1_TIM3_TRGO                     0x10000000U
S#define TIM_TIM1_LPTIM                         0x10000004U
N#endif /* STM32F413xx | STM32F423xx */
N
N#if defined (STM32F446xx) 
X#if 0L 
S#define TIM_TIM11_SPDIFRX                      0x00000001U
N#endif /* STM32F446xx */
N/**
N  * @}
N  */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L
S/** @defgroup TIMEx_SystemBreakInput  TIM System Break Input
S  * @{
S  */
S#define TIM_SYSTEMBREAKINPUT_HARDFAULT     0x00000001U /* Core Lockup lock output(Hardfault) is connected to Break Input of TIM1 and TIM8 */
S#define TIM_SYSTEMBREAKINPUT_PVD           0x00000004U /* PVD Interrupt is connected to Break Input of TIM1 and TIM8 */
S#define TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD 0x00000005U /* Core Lockup lock output(Hardfault) and PVD Interrupt are connected to Break Input of TIM1 and TIM8 */   
S/**
S  * @}
S  */
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx || STM32F413xx || STM32F423xx */
N
N/**
N  * @}
N  */ 
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup TIMEx_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group1
N  * @{
N  */
N/*  Timer Hall Sensor functions  **********************************************/
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef* htim, TIM_HallSensor_InitTypeDef* sConfig);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef* htim);
N
Nvoid HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* htim);
Nvoid HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef* htim);
N
N /* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef* htim);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef* htim);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef* htim);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef* htim);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef* htim, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef* htim);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group2
N  * @{
N  */
N/*  Timer Complementary Output Compare functions  *****************************/
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef* htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef* htim, uint32_t Channel);
N
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
N
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef* htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef* htim, uint32_t Channel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group3
N  * @{
N  */
N/*  Timer Complementary PWM functions  ****************************************/
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef* htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef* htim, uint32_t Channel);
N
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef* htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef* htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef* htim, uint32_t Channel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group4
N  * @{
N  */
N/*  Timer Complementary One Pulse functions  **********************************/
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
N
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef* htim, uint32_t OutputChannel);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group5
N  * @{
N  */
N/* Extension Control functions  ************************************************/
NHAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent(TIM_HandleTypeDef* htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
NHAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_IT(TIM_HandleTypeDef* htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
NHAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_DMA(TIM_HandleTypeDef* htim, uint32_t  InputTrigger, uint32_t  CommutationSource);
NHAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef* htim, TIM_MasterConfigTypeDef * sMasterConfig);
NHAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef* htim, TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig);
NHAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef* htim, uint32_t Remap);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group6
N  * @{
N  */ 
N/* Extension Callback *********************************************************/
Nvoid HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef* htim);
Nvoid HAL_TIMEx_BreakCallback(TIM_HandleTypeDef* htim);
Nvoid TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma);
N/**
N  * @}
N  */
N
N/** @addtogroup TIMEx_Exported_Functions_Group7
N  * @{
N  */
N/* Extension Peripheral State functions  **************************************/
NHAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef* htim);
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup TIMEx_Private_Macros TIM Private Macros
N  * @{
N  */
N#if defined (STM32F446xx) 
X#if 0L 
S#define IS_TIM_REMAP(TIM_REMAP)   (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)||\
S                                  ((TIM_REMAP) == TIM_TIM2_ETH_PTP)||\
S                                  ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)||\
S                                  ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)||\
S                                  ((TIM_REMAP) == TIM_TIM5_GPIO)||\
S                                  ((TIM_REMAP) == TIM_TIM5_LSI)||\
S                                  ((TIM_REMAP) == TIM_TIM5_LSE)||\
S                                  ((TIM_REMAP) == TIM_TIM5_RTC)||\
S                                  ((TIM_REMAP) == TIM_TIM11_GPIO)||\
S                                  ((TIM_REMAP) == TIM_TIM11_SPDIFRX)||\
S                                  ((TIM_REMAP) == TIM_TIM11_HSE))
X#define IS_TIM_REMAP(TIM_REMAP)   (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)||                                  ((TIM_REMAP) == TIM_TIM2_ETH_PTP)||                                  ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)||                                  ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)||                                  ((TIM_REMAP) == TIM_TIM5_GPIO)||                                  ((TIM_REMAP) == TIM_TIM5_LSI)||                                  ((TIM_REMAP) == TIM_TIM5_LSE)||                                  ((TIM_REMAP) == TIM_TIM5_RTC)||                                  ((TIM_REMAP) == TIM_TIM11_GPIO)||                                  ((TIM_REMAP) == TIM_TIM11_SPDIFRX)||                                  ((TIM_REMAP) == TIM_TIM11_HSE))
S#elif defined(STM32F413xx) || defined(STM32F423xx)
X#elif 0L || 0L
S#define IS_TIM_REMAP(TIM_REMAP)   (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)||\
S                                  ((TIM_REMAP) == TIM_TIM2_ETH_PTP)||\
S                                  ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)||\
S                                  ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)||\
S                                  ((TIM_REMAP) == TIM_TIM5_GPIO)||\
S                                  ((TIM_REMAP) == TIM_TIM5_LSI)||\
S                                  ((TIM_REMAP) == TIM_TIM5_LSE)||\
S                                  ((TIM_REMAP) == TIM_TIM5_RTC)||\
S                                  ((TIM_REMAP) == TIM_TIM11_GPIO)||\
S                                  ((TIM_REMAP) == TIM_TIM11_HSE)||\
S                                  ((TIM_REMAP) == TIM_TIM9_TIM3_TRGO)||\
S                                  ((TIM_REMAP) == TIM_TIM9_LPTIM)||\
S                                  ((TIM_REMAP) == TIM_TIM5_TIM3_TRGO)||\
S                                  ((TIM_REMAP) == TIM_TIM5_LPTIM)||\
S                                  ((TIM_REMAP) == TIM_TIM1_TIM3_TRGO)||\
S                                  ((TIM_REMAP) == TIM_TIM1_LPTIM))
X#define IS_TIM_REMAP(TIM_REMAP)   (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)||                                  ((TIM_REMAP) == TIM_TIM2_ETH_PTP)||                                  ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)||                                  ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)||                                  ((TIM_REMAP) == TIM_TIM5_GPIO)||                                  ((TIM_REMAP) == TIM_TIM5_LSI)||                                  ((TIM_REMAP) == TIM_TIM5_LSE)||                                  ((TIM_REMAP) == TIM_TIM5_RTC)||                                  ((TIM_REMAP) == TIM_TIM11_GPIO)||                                  ((TIM_REMAP) == TIM_TIM11_HSE)||                                  ((TIM_REMAP) == TIM_TIM9_TIM3_TRGO)||                                  ((TIM_REMAP) == TIM_TIM9_LPTIM)||                                  ((TIM_REMAP) == TIM_TIM5_TIM3_TRGO)||                                  ((TIM_REMAP) == TIM_TIM5_LPTIM)||                                  ((TIM_REMAP) == TIM_TIM1_TIM3_TRGO)||                                  ((TIM_REMAP) == TIM_TIM1_LPTIM))
N#else
N#define IS_TIM_REMAP(TIM_REMAP)   (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)||\
N                                  ((TIM_REMAP) == TIM_TIM2_ETH_PTP)||\
N                                  ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)||\
N                                  ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)||\
N                                  ((TIM_REMAP) == TIM_TIM5_GPIO)||\
N                                  ((TIM_REMAP) == TIM_TIM5_LSI)||\
N                                  ((TIM_REMAP) == TIM_TIM5_LSE)||\
N                                  ((TIM_REMAP) == TIM_TIM5_RTC)||\
N                                  ((TIM_REMAP) == TIM_TIM11_GPIO)||\
N                                  ((TIM_REMAP) == TIM_TIM11_HSE))
X#define IS_TIM_REMAP(TIM_REMAP)   (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)||                                  ((TIM_REMAP) == TIM_TIM2_ETH_PTP)||                                  ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)||                                  ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)||                                  ((TIM_REMAP) == TIM_TIM5_GPIO)||                                  ((TIM_REMAP) == TIM_TIM5_LSI)||                                  ((TIM_REMAP) == TIM_TIM5_LSE)||                                  ((TIM_REMAP) == TIM_TIM5_RTC)||                                  ((TIM_REMAP) == TIM_TIM11_GPIO)||                                  ((TIM_REMAP) == TIM_TIM11_HSE))
N#endif /* STM32F446xx */
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L
S#define IS_TIM_SYSTEMBREAKINPUT(BREAKINPUT)   (((BREAKINPUT) == TIM_SYSTEMBREAKINPUT_HARDFAULT)||\
S                                               ((BREAKINPUT) == TIM_SYSTEMBREAKINPUT_PVD)||\
S                                               ((BREAKINPUT) == TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD))
X#define IS_TIM_SYSTEMBREAKINPUT(BREAKINPUT)   (((BREAKINPUT) == TIM_SYSTEMBREAKINPUT_HARDFAULT)||                                               ((BREAKINPUT) == TIM_SYSTEMBREAKINPUT_PVD)||                                               ((BREAKINPUT) == TIM_SYSTEMBREAKINPUT_HARDFAULT_PVD))
S
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx || STM32F413xx || STM32F423xx */ 
N
N#define IS_TIM_DEADTIME(DEADTIME)      ((DEADTIME) <= 0xFFU) 
N/**
N  * @}
N  */  
N  
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup TIMEx_Private_Functions TIM Private Functions
N  * @{
N  */
N  
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N    
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_TIM_EX_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 1290 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim.h" 2
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup TIM_Exported_Functions
N  * @{
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group1
N  * @{
N  */
N
N/* Time Base functions ********************************************************/
NHAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim);
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group2
N  * @{
N  */
N/* Timer Output Compare functions **********************************************/
NHAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group3
N  * @{
N  */
N/* Timer PWM functions *********************************************************/
NHAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group4
N  * @{
N  */
N/* Timer Input Capture functions ***********************************************/
NHAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim);
NHAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group5
N  * @{
N  */
N/* Timer One Pulse functions ***************************************************/
NHAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode);
NHAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim);
N/* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
N
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
NHAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group6
N  * @{
N  */
N/* Timer Encoder functions *****************************************************/
NHAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig);
NHAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim);
N /* Blocking mode: Polling */
NHAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: Interrupt */
NHAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
N/* Non-Blocking mode: DMA */
NHAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length);
NHAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group7
N  * @{
N  */
N/* Interrupt Handler functions  **********************************************/
Nvoid HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group8
N  * @{
N  */
N/* Control functions  *********************************************************/
NHAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef* sConfig, uint32_t OutputChannel,  uint32_t InputChannel);
NHAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef * sClearInputConfig, uint32_t Channel);
NHAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig);    
NHAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection);
NHAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig);
NHAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig);
NHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, \
N                                              uint32_t  *BurstBuffer, uint32_t  BurstLength);
XHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,                                               uint32_t  *BurstBuffer, uint32_t  BurstLength);
NHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
NHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, \
N                                              uint32_t  *BurstBuffer, uint32_t  BurstLength);
XHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,                                               uint32_t  *BurstBuffer, uint32_t  BurstLength);
NHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
NHAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource);
Nuint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group9
N  * @{
N  */
N/* Callback in non blocking modes (Interrupt and DMA) *************************/
Nvoid HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim);
Nvoid HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim);
N
N/**
N  * @}
N  */
N
N/** @addtogroup TIM_Exported_Functions_Group10
N  * @{
N  */
N/* Peripheral State functions  **************************************************/
NHAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim);
NHAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim);
N
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */
N  
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup TIM_Private_Macros TIM Private Macros
N  * @{
N  */
N
N/** @defgroup TIM_IS_TIM_Definitions TIM Private macros to check input parameters
N  * @{
N  */
N#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP)              || \
N                                   ((MODE) == TIM_COUNTERMODE_DOWN)            || \
N                                   ((MODE) == TIM_COUNTERMODE_CENTERALIGNED1)  || \
N                                   ((MODE) == TIM_COUNTERMODE_CENTERALIGNED2)  || \
N                                   ((MODE) == TIM_COUNTERMODE_CENTERALIGNED3))
X#define IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP)              ||                                    ((MODE) == TIM_COUNTERMODE_DOWN)            ||                                    ((MODE) == TIM_COUNTERMODE_CENTERALIGNED1)  ||                                    ((MODE) == TIM_COUNTERMODE_CENTERALIGNED2)  ||                                    ((MODE) == TIM_COUNTERMODE_CENTERALIGNED3))
N
N#define IS_TIM_CLOCKDIVISION_DIV(DIV) (((DIV) == TIM_CLOCKDIVISION_DIV1) || \
N                                       ((DIV) == TIM_CLOCKDIVISION_DIV2) || \
N                                       ((DIV) == TIM_CLOCKDIVISION_DIV4))
X#define IS_TIM_CLOCKDIVISION_DIV(DIV) (((DIV) == TIM_CLOCKDIVISION_DIV1) ||                                        ((DIV) == TIM_CLOCKDIVISION_DIV2) ||                                        ((DIV) == TIM_CLOCKDIVISION_DIV4))
N
N#define IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) || \
N                               ((MODE) == TIM_OCMODE_PWM2))
X#define IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) ||                                ((MODE) == TIM_OCMODE_PWM2))
N                              
N#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMODE_TIMING)       || \
N                          ((MODE) == TIM_OCMODE_ACTIVE)           || \
N                          ((MODE) == TIM_OCMODE_INACTIVE)         || \
N                          ((MODE) == TIM_OCMODE_TOGGLE)           || \
N                          ((MODE) == TIM_OCMODE_FORCED_ACTIVE)    || \
N                          ((MODE) == TIM_OCMODE_FORCED_INACTIVE))
X#define IS_TIM_OC_MODE(MODE) (((MODE) == TIM_OCMODE_TIMING)       ||                           ((MODE) == TIM_OCMODE_ACTIVE)           ||                           ((MODE) == TIM_OCMODE_INACTIVE)         ||                           ((MODE) == TIM_OCMODE_TOGGLE)           ||                           ((MODE) == TIM_OCMODE_FORCED_ACTIVE)    ||                           ((MODE) == TIM_OCMODE_FORCED_INACTIVE))
N
N#define IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) || \
N                                  ((STATE) == TIM_OCFAST_ENABLE))
X#define IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) ||                                   ((STATE) == TIM_OCFAST_ENABLE))
N
N#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) || \
N                                      ((POLARITY) == TIM_OCPOLARITY_LOW))
X#define IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) ||                                       ((POLARITY) == TIM_OCPOLARITY_LOW))
N
N#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) || \
N                                       ((POLARITY) == TIM_OCNPOLARITY_LOW))
X#define IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) ||                                        ((POLARITY) == TIM_OCNPOLARITY_LOW))
N
N#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) || \
N                                    ((STATE) == TIM_OCIDLESTATE_RESET))
X#define IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) ||                                     ((STATE) == TIM_OCIDLESTATE_RESET))
N
N#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLESTATE_SET) || \
N                                    ((STATE) == TIM_OCNIDLESTATE_RESET))
X#define IS_TIM_OCNIDLE_STATE(STATE) (((STATE) == TIM_OCNIDLESTATE_SET) ||                                     ((STATE) == TIM_OCNIDLESTATE_RESET))
N
N#define IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || \
N                                  ((CHANNEL) == TIM_CHANNEL_2) || \
N                                  ((CHANNEL) == TIM_CHANNEL_3) || \
N                                  ((CHANNEL) == TIM_CHANNEL_4) || \
N                                  ((CHANNEL) == TIM_CHANNEL_ALL))
X#define IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) ||                                   ((CHANNEL) == TIM_CHANNEL_2) ||                                   ((CHANNEL) == TIM_CHANNEL_3) ||                                   ((CHANNEL) == TIM_CHANNEL_4) ||                                   ((CHANNEL) == TIM_CHANNEL_ALL))
N
N#define IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || \
N                                      ((CHANNEL) == TIM_CHANNEL_2))
X#define IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) ||                                       ((CHANNEL) == TIM_CHANNEL_2))
N
N#define IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || \
N                                                ((CHANNEL) == TIM_CHANNEL_2) || \
N                                                ((CHANNEL) == TIM_CHANNEL_3))
X#define IS_TIM_COMPLEMENTARY_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) ||                                                 ((CHANNEL) == TIM_CHANNEL_2) ||                                                 ((CHANNEL) == TIM_CHANNEL_3))
N
N#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING)   || \
N                                      ((POLARITY) == TIM_ICPOLARITY_FALLING)  || \
N                                      ((POLARITY) == TIM_ICPOLARITY_BOTHEDGE))
X#define IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING)   ||                                       ((POLARITY) == TIM_ICPOLARITY_FALLING)  ||                                       ((POLARITY) == TIM_ICPOLARITY_BOTHEDGE))
N
N#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI) || \
N                                        ((SELECTION) == TIM_ICSELECTION_INDIRECTTI) || \
N                                        ((SELECTION) == TIM_ICSELECTION_TRC))
X#define IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI) ||                                         ((SELECTION) == TIM_ICSELECTION_INDIRECTTI) ||                                         ((SELECTION) == TIM_ICSELECTION_TRC))
N
N#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV2) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV4) || \
N                                        ((PRESCALER) == TIM_ICPSC_DIV8))
X#define IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) ||                                         ((PRESCALER) == TIM_ICPSC_DIV2) ||                                         ((PRESCALER) == TIM_ICPSC_DIV4) ||                                         ((PRESCALER) == TIM_ICPSC_DIV8))
N
N#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) || \
N                               ((MODE) == TIM_OPMODE_REPETITIVE))
X#define IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) ||                                ((MODE) == TIM_OPMODE_REPETITIVE))
N
N#define IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & 0xFFFF80FFU) == 0x00000000U) && ((SOURCE) != 0x00000000U))
N
N#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_ENCODERMODE_TI1) || \
N                                   ((MODE) == TIM_ENCODERMODE_TI2) || \
N                                   ((MODE) == TIM_ENCODERMODE_TI12))
X#define IS_TIM_ENCODER_MODE(MODE) (((MODE) == TIM_ENCODERMODE_TI1) ||                                    ((MODE) == TIM_ENCODERMODE_TI2) ||                                    ((MODE) == TIM_ENCODERMODE_TI12))
N
N#define IS_TIM_EVENT_SOURCE(SOURCE) ((((SOURCE) & 0xFFFFFF00U) == 0x00000000U) && ((SOURCE) != 0x00000000U))
N
N#define IS_TIM_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM_CLOCKSOURCE_INTERNAL) || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE2) || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR0)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR1)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR2)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ITR3)     || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_TI1ED)    || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_TI1)      || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_TI2)      || \
N                                   ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE1))
X#define IS_TIM_CLOCKSOURCE(CLOCK) (((CLOCK) == TIM_CLOCKSOURCE_INTERNAL) ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE2) ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR0)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR1)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR2)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ITR3)     ||                                    ((CLOCK) == TIM_CLOCKSOURCE_TI1ED)    ||                                    ((CLOCK) == TIM_CLOCKSOURCE_TI1)      ||                                    ((CLOCK) == TIM_CLOCKSOURCE_TI2)      ||                                    ((CLOCK) == TIM_CLOCKSOURCE_ETRMODE1))
N
N#define IS_TIM_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM_CLOCKPOLARITY_INVERTED)    || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_NONINVERTED) || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_RISING)      || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_FALLING)     || \
N                                        ((POLARITY) == TIM_CLOCKPOLARITY_BOTHEDGE))
X#define IS_TIM_CLOCKPOLARITY(POLARITY) (((POLARITY) == TIM_CLOCKPOLARITY_INVERTED)    ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_NONINVERTED) ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_RISING)      ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_FALLING)     ||                                         ((POLARITY) == TIM_CLOCKPOLARITY_BOTHEDGE))
N
N#define IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) || \
N                                          ((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) || \
N                                          ((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) || \
N                                          ((PRESCALER) == TIM_CLOCKPRESCALER_DIV8))
X#define IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) ||                                           ((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) ||                                           ((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) ||                                           ((PRESCALER) == TIM_CLOCKPRESCALER_DIV8))
N
N#define IS_TIM_CLOCKFILTER(ICFILTER)      ((ICFILTER) <= 0x0FU) 
N
N#define IS_TIM_CLEARINPUT_SOURCE(SOURCE)  (((SOURCE) == TIM_CLEARINPUTSOURCE_NONE) || \
N                                         ((SOURCE) == TIM_CLEARINPUTSOURCE_ETR)) 
X#define IS_TIM_CLEARINPUT_SOURCE(SOURCE)  (((SOURCE) == TIM_CLEARINPUTSOURCE_NONE) ||                                          ((SOURCE) == TIM_CLEARINPUTSOURCE_ETR)) 
N
N#define IS_TIM_CLEARINPUT_POLARITY(POLARITY)   (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) || \
N                                               ((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
X#define IS_TIM_CLEARINPUT_POLARITY(POLARITY)   (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) ||                                                ((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
N
N#define IS_TIM_CLEARINPUT_PRESCALER(PRESCALER)   (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) || \
N                                                 ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) || \
N                                                 ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) || \
N                                                 ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8))
X#define IS_TIM_CLEARINPUT_PRESCALER(PRESCALER)   (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) ||                                                  ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) ||                                                  ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) ||                                                  ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8))
N
N#define IS_TIM_CLEARINPUT_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU) 
N
N#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) || \
N                                  ((STATE) == TIM_OSSR_DISABLE))
X#define IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) ||                                   ((STATE) == TIM_OSSR_DISABLE))
N
N#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSI_ENABLE) || \
N                                  ((STATE) == TIM_OSSI_DISABLE))
X#define IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSI_ENABLE) ||                                   ((STATE) == TIM_OSSI_DISABLE))
N
N#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) || \
N                                  ((LEVEL) == TIM_LOCKLEVEL_1) || \
N                                  ((LEVEL) == TIM_LOCKLEVEL_2) || \
N                                  ((LEVEL) == TIM_LOCKLEVEL_3))
X#define IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) ||                                   ((LEVEL) == TIM_LOCKLEVEL_1) ||                                   ((LEVEL) == TIM_LOCKLEVEL_2) ||                                   ((LEVEL) == TIM_LOCKLEVEL_3))
N
N#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) || \
N                                   ((STATE) == TIM_BREAK_DISABLE))
X#define IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) ||                                    ((STATE) == TIM_BREAK_DISABLE))
N
N#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) || \
N                                         ((POLARITY) == TIM_BREAKPOLARITY_HIGH))
X#define IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) ||                                          ((POLARITY) == TIM_BREAKPOLARITY_HIGH))
N
N#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) || \
N                                              ((STATE) == TIM_AUTOMATICOUTPUT_DISABLE))
X#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) ||                                               ((STATE) == TIM_AUTOMATICOUTPUT_DISABLE))
N
N#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGO_RESET) || \
N                                    ((SOURCE) == TIM_TRGO_ENABLE) || \
N                                    ((SOURCE) == TIM_TRGO_UPDATE) || \
N                                    ((SOURCE) == TIM_TRGO_OC1) || \
N                                    ((SOURCE) == TIM_TRGO_OC1REF) || \
N                                    ((SOURCE) == TIM_TRGO_OC2REF) || \
N                                    ((SOURCE) == TIM_TRGO_OC3REF) || \
N                                    ((SOURCE) == TIM_TRGO_OC4REF))
X#define IS_TIM_TRGO_SOURCE(SOURCE) (((SOURCE) == TIM_TRGO_RESET) ||                                     ((SOURCE) == TIM_TRGO_ENABLE) ||                                     ((SOURCE) == TIM_TRGO_UPDATE) ||                                     ((SOURCE) == TIM_TRGO_OC1) ||                                     ((SOURCE) == TIM_TRGO_OC1REF) ||                                     ((SOURCE) == TIM_TRGO_OC2REF) ||                                     ((SOURCE) == TIM_TRGO_OC3REF) ||                                     ((SOURCE) == TIM_TRGO_OC4REF))
N
N#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) || \
N                                 ((MODE) == TIM_SLAVEMODE_GATED) || \
N                                 ((MODE) == TIM_SLAVEMODE_RESET) || \
N                                 ((MODE) == TIM_SLAVEMODE_TRIGGER) || \
N                                 ((MODE) == TIM_SLAVEMODE_EXTERNAL1))
X#define IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) ||                                  ((MODE) == TIM_SLAVEMODE_GATED) ||                                  ((MODE) == TIM_SLAVEMODE_RESET) ||                                  ((MODE) == TIM_SLAVEMODE_TRIGGER) ||                                  ((MODE) == TIM_SLAVEMODE_EXTERNAL1))
N
N#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) || \
N                                 ((STATE) == TIM_MASTERSLAVEMODE_DISABLE))
X#define IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) ||                                  ((STATE) == TIM_MASTERSLAVEMODE_DISABLE))
N
N#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \
N                                             ((SELECTION) == TIM_TS_ITR1) || \
N                                             ((SELECTION) == TIM_TS_ITR2) || \
N                                             ((SELECTION) == TIM_TS_ITR3) || \
N                                             ((SELECTION) == TIM_TS_TI1F_ED) || \
N                                             ((SELECTION) == TIM_TS_TI1FP1) || \
N                                             ((SELECTION) == TIM_TS_TI2FP2) || \
N                                             ((SELECTION) == TIM_TS_ETRF))
X#define IS_TIM_TRIGGER_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) ||                                              ((SELECTION) == TIM_TS_ITR1) ||                                              ((SELECTION) == TIM_TS_ITR2) ||                                              ((SELECTION) == TIM_TS_ITR3) ||                                              ((SELECTION) == TIM_TS_TI1F_ED) ||                                              ((SELECTION) == TIM_TS_TI1FP1) ||                                              ((SELECTION) == TIM_TS_TI2FP2) ||                                              ((SELECTION) == TIM_TS_ETRF))
N
N#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || \
N                                                           ((SELECTION) == TIM_TS_ITR1) || \
N                                                           ((SELECTION) == TIM_TS_ITR2) || \
N                                                           ((SELECTION) == TIM_TS_ITR3) || \
N                                                           ((SELECTION) == TIM_TS_NONE))
X#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) ||                                                            ((SELECTION) == TIM_TS_ITR1) ||                                                            ((SELECTION) == TIM_TS_ITR2) ||                                                            ((SELECTION) == TIM_TS_ITR3) ||                                                            ((SELECTION) == TIM_TS_NONE))
N
N#define IS_TIM_TRIGGERPOLARITY(POLARITY)     (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED   ) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_RISING     ) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_FALLING    ) || \
N                                              ((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE   ))
X#define IS_TIM_TRIGGERPOLARITY(POLARITY)     (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED   ) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_RISING     ) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_FALLING    ) ||                                               ((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE   ))
N
N#define IS_TIM_TRIGGERPRESCALER(PRESCALER)  (((PRESCALER) == TIM_TRIGGERPRESCALER_DIV1) || \
N                                             ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV2) || \
N                                             ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV4) || \
N                                             ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV8))
X#define IS_TIM_TRIGGERPRESCALER(PRESCALER)  (((PRESCALER) == TIM_TRIGGERPRESCALER_DIV1) ||                                              ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV2) ||                                              ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV4) ||                                              ((PRESCALER) == TIM_TRIGGERPRESCALER_DIV8))
N
N#define IS_TIM_TRIGGERFILTER(ICFILTER)     ((ICFILTER) <= 0x0FU) 
N
N#define IS_TIM_TI1SELECTION(TI1SELECTION)   (((TI1SELECTION) == TIM_TI1SELECTION_CH1) || \
N                                             ((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION))
X#define IS_TIM_TI1SELECTION(TI1SELECTION)   (((TI1SELECTION) == TIM_TI1SELECTION_CH1) ||                                              ((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION))
N
N#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABASE_CR1) || \
N                               ((BASE) == TIM_DMABASE_CR2) || \
N                               ((BASE) == TIM_DMABASE_SMCR) || \
N                               ((BASE) == TIM_DMABASE_DIER) || \
N                               ((BASE) == TIM_DMABASE_SR) || \
N                               ((BASE) == TIM_DMABASE_EGR) || \
N                               ((BASE) == TIM_DMABASE_CCMR1) || \
N                               ((BASE) == TIM_DMABASE_CCMR2) || \
N                               ((BASE) == TIM_DMABASE_CCER) || \
N                               ((BASE) == TIM_DMABASE_CNT) || \
N                               ((BASE) == TIM_DMABASE_PSC) || \
N                               ((BASE) == TIM_DMABASE_ARR) || \
N                               ((BASE) == TIM_DMABASE_RCR) || \
N                               ((BASE) == TIM_DMABASE_CCR1) || \
N                               ((BASE) == TIM_DMABASE_CCR2) || \
N                               ((BASE) == TIM_DMABASE_CCR3) || \
N                               ((BASE) == TIM_DMABASE_CCR4) || \
N                               ((BASE) == TIM_DMABASE_BDTR) || \
N                               ((BASE) == TIM_DMABASE_DCR) || \
N                               ((BASE) == TIM_DMABASE_OR))
X#define IS_TIM_DMA_BASE(BASE) (((BASE) == TIM_DMABASE_CR1) ||                                ((BASE) == TIM_DMABASE_CR2) ||                                ((BASE) == TIM_DMABASE_SMCR) ||                                ((BASE) == TIM_DMABASE_DIER) ||                                ((BASE) == TIM_DMABASE_SR) ||                                ((BASE) == TIM_DMABASE_EGR) ||                                ((BASE) == TIM_DMABASE_CCMR1) ||                                ((BASE) == TIM_DMABASE_CCMR2) ||                                ((BASE) == TIM_DMABASE_CCER) ||                                ((BASE) == TIM_DMABASE_CNT) ||                                ((BASE) == TIM_DMABASE_PSC) ||                                ((BASE) == TIM_DMABASE_ARR) ||                                ((BASE) == TIM_DMABASE_RCR) ||                                ((BASE) == TIM_DMABASE_CCR1) ||                                ((BASE) == TIM_DMABASE_CCR2) ||                                ((BASE) == TIM_DMABASE_CCR3) ||                                ((BASE) == TIM_DMABASE_CCR4) ||                                ((BASE) == TIM_DMABASE_BDTR) ||                                ((BASE) == TIM_DMABASE_DCR) ||                                ((BASE) == TIM_DMABASE_OR))
N
N#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABURSTLENGTH_1TRANSFER) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_2TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_3TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_4TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_5TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_6TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_7TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_8TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_9TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_10TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_11TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_12TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_13TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_14TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_15TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_16TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_17TRANSFERS) || \
N                                   ((LENGTH) == TIM_DMABURSTLENGTH_18TRANSFERS))
X#define IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABURSTLENGTH_1TRANSFER) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_2TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_3TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_4TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_5TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_6TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_7TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_8TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_9TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_10TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_11TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_12TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_13TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_14TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_15TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_16TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_17TRANSFERS) ||                                    ((LENGTH) == TIM_DMABURSTLENGTH_18TRANSFERS))
N
N#define IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU)
N/**
N  * @}
N  */ 
N
N/** @defgroup TIM_Mask_Definitions TIM Mask Definition
N  * @{
N  */  
N/* The counter of a timer instance is disabled only if all the CCx and CCxN
N   channels have been disabled */
N#define TIM_CCER_CCxE_MASK  ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))
N#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE))
N/**
N  * @}
N  */
N  
N/**
N  * @}
N  */
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup TIM_Private_Functions TIM Private Functions
N  * @{
N  */
Nvoid TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure);
Nvoid TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter);
Nvoid TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);
Nvoid TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma);
Nvoid TIM_DMAError(DMA_HandleTypeDef *hdma);
Nvoid TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma);
Nvoid TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState);  
N/**
N  * @}
N  */ 
N      
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_TIM_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 375 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 2
N#endif /* HAL_TIM_MODULE_ENABLED */
N
N#ifdef HAL_UART_MODULE_ENABLED
N #include "stm32f4xx_hal_uart.h"
L 1 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_uart.h" 1
N/**
N  ******************************************************************************
N  * @file    stm32f4xx_hal_uart.h
N  * @author  MCD Application Team
N  * @brief   Header file of UART HAL module.
N  ******************************************************************************
N  * @attention
N  *
N  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
N  *
N  * Redistribution and use in source and binary forms, with or without modification,
N  * are permitted provided that the following conditions are met:
N  *   1. Redistributions of source code must retain the above copyright notice,
N  *      this list of conditions and the following disclaimer.
N  *   2. Redistributions in binary form must reproduce the above copyright notice,
N  *      this list of conditions and the following disclaimer in the documentation
N  *      and/or other materials provided with the distribution.
N  *   3. Neither the name of STMicroelectronics nor the names of its contributors
N  *      may be used to endorse or promote products derived from this software
N  *      without specific prior written permission.
N  *
N  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N  *
N  ******************************************************************************
N  */ 
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F4xx_HAL_UART_H
N#define __STM32F4xx_HAL_UART_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f4xx_hal_def.h"
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup UART
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/ 
N/** @defgroup UART_Exported_Types UART Exported Types
N  * @{
N  */
N
N/** 
N  * @brief UART Init Structure definition  
N  */ 
Ntypedef struct
N{
N  uint32_t BaudRate;                  /*!< This member configures the UART communication baud rate.
N                                           The baud rate is computed using the following formula:
N                                           - IntegerDivider = ((PCLKx) / (8 * (OVR8+1) * (huart->Init.BaudRate)))
N                                           - FractionalDivider = ((IntegerDivider - ((uint32_t) IntegerDivider)) * 8 * (OVR8+1)) + 0.5 
N                                           Where OVR8 is the "oversampling by 8 mode" configuration bit in the CR1 register. */
N
N  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
N                                           This parameter can be a value of @ref UART_Word_Length */
N
N  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
N                                           This parameter can be a value of @ref UART_Stop_Bits */
N
N  uint32_t Parity;                    /*!< Specifies the parity mode.
N                                           This parameter can be a value of @ref UART_Parity
N                                           @note When parity is enabled, the computed parity is inserted
N                                                 at the MSB position of the transmitted data (9th bit when
N                                                 the word length is set to 9 data bits; 8th bit when the
N                                                 word length is set to 8 data bits). */
N 
N  uint32_t Mode;                      /*!< Specifies whether the Receive or Transmit mode is enabled or disabled.
N                                           This parameter can be a value of @ref UART_Mode */
N
N  uint32_t HwFlowCtl;                 /*!< Specifies whether the hardware flow control mode is enabled
N                                           or disabled.
N                                           This parameter can be a value of @ref UART_Hardware_Flow_Control */
N  
N  uint32_t OverSampling;              /*!< Specifies whether the Over sampling 8 is enabled or disabled, to achieve higher speed (up to fPCLK/8).
N                                           This parameter can be a value of @ref UART_Over_Sampling */ 
N}UART_InitTypeDef;
N
N/** 
N  * @brief HAL UART State structures definition  
N  * @note  HAL UART State value is a combination of 2 different substates: gState and RxState.
N  *        - gState contains UART state information related to global Handle management 
N  *          and also information related to Tx operations.
N  *          gState value coding follow below described bitmap :
N  *          b7-b6  Error information 
N  *             00 : No Error
N  *             01 : (Not Used)
N  *             10 : Timeout
N  *             11 : Error
N  *          b5     IP initilisation status
N  *             0  : Reset (IP not initialized)
N  *             1  : Init done (IP not initialized. HAL UART Init function already called)
N  *          b4-b3  (not used)
N  *             xx : Should be set to 00
N  *          b2     Intrinsic process state
N  *             0  : Ready
N  *             1  : Busy (IP busy with some configuration or internal operations)
N  *          b1     (not used)
N  *             x  : Should be set to 0
N  *          b0     Tx state
N  *             0  : Ready (no Tx operation ongoing)
N  *             1  : Busy (Tx operation ongoing)
N  *        - RxState contains information related to Rx operations.
N  *          RxState value coding follow below described bitmap :
N  *          b7-b6  (not used)
N  *             xx : Should be set to 00
N  *          b5     IP initilisation status
N  *             0  : Reset (IP not initialized)
N  *             1  : Init done (IP not initialized)
N  *          b4-b2  (not used)
N  *            xxx : Should be set to 000
N  *          b1     Rx state
N  *             0  : Ready (no Rx operation ongoing)
N  *             1  : Busy (Rx operation ongoing)
N  *          b0     (not used)
N  *             x  : Should be set to 0.
N  */ 
Ntypedef enum
N{
N  HAL_UART_STATE_RESET             = 0x00U,    /*!< Peripheral is not yet Initialized 
N                                                   Value is allowed for gState and RxState */
N  HAL_UART_STATE_READY             = 0x20U,    /*!< Peripheral Initialized and ready for use
N                                                   Value is allowed for gState and RxState */
N  HAL_UART_STATE_BUSY              = 0x24U,    /*!< an internal process is ongoing
N                                                   Value is allowed for gState only */
N  HAL_UART_STATE_BUSY_TX           = 0x21U,    /*!< Data Transmission process is ongoing 
N                                                   Value is allowed for gState only */
N  HAL_UART_STATE_BUSY_RX           = 0x22U,    /*!< Data Reception process is ongoing
N                                                   Value is allowed for RxState only */
N  HAL_UART_STATE_BUSY_TX_RX        = 0x23U,    /*!< Data Transmission and Reception process is ongoing 
N                                                   Not to be used for neither gState nor RxState.
N                                                   Value is result of combination (Or) between gState and RxState values */
N  HAL_UART_STATE_TIMEOUT           = 0xA0U,    /*!< Timeout state    
N                                                   Value is allowed for gState only */
N  HAL_UART_STATE_ERROR             = 0xE0U     /*!< Error   
N                                                   Value is allowed for gState only */
N}HAL_UART_StateTypeDef;
N
N/** 
N  * @brief  UART handle Structure definition  
N  */  
Ntypedef struct
N{
N  USART_TypeDef                 *Instance;        /*!< UART registers base address        */
N  
N  UART_InitTypeDef              Init;             /*!< UART communication parameters      */
N  
N  uint8_t                       *pTxBuffPtr;      /*!< Pointer to UART Tx transfer Buffer */
N  
N  uint16_t                      TxXferSize;       /*!< UART Tx Transfer size              */
N  
N  __IO uint16_t                 TxXferCount;      /*!< UART Tx Transfer Counter           */
X  volatile uint16_t                 TxXferCount;       
N  
N  uint8_t                       *pRxBuffPtr;      /*!< Pointer to UART Rx transfer Buffer */
N  
N  uint16_t                      RxXferSize;       /*!< UART Rx Transfer size              */
N  
N  __IO uint16_t                 RxXferCount;      /*!< UART Rx Transfer Counter           */  
X  volatile uint16_t                 RxXferCount;         
N  
N  DMA_HandleTypeDef             *hdmatx;          /*!< UART Tx DMA Handle parameters      */
N    
N  DMA_HandleTypeDef             *hdmarx;          /*!< UART Rx DMA Handle parameters      */
N  
N  HAL_LockTypeDef               Lock;             /*!< Locking object                     */
N
N  __IO HAL_UART_StateTypeDef    gState;           /*!< UART state information related to global Handle management 
X  volatile HAL_UART_StateTypeDef    gState;           
N                                                       and also related to Tx operations.
N                                                       This parameter can be a value of @ref HAL_UART_StateTypeDef */
N  
N  __IO HAL_UART_StateTypeDef    RxState;          /*!< UART state information related to Rx operations.
X  volatile HAL_UART_StateTypeDef    RxState;          
N                                                       This parameter can be a value of @ref HAL_UART_StateTypeDef */
N  
N  __IO uint32_t                 ErrorCode;        /*!< UART Error code                    */
X  volatile uint32_t                 ErrorCode;         
N
N}UART_HandleTypeDef;
N/**
N  * @}
N  */
N
N/* Exported constants --------------------------------------------------------*/
N/** @defgroup UART_Exported_Constants UART Exported constants
N  * @{
N  */
N
N/** @defgroup UART_Error_Code UART Error Code
N  * @brief    UART Error Code 
N  * @{
N  */ 
N#define HAL_UART_ERROR_NONE         0x00000000U   /*!< No error            */
N#define HAL_UART_ERROR_PE           0x00000001U   /*!< Parity error        */
N#define HAL_UART_ERROR_NE           0x00000002U   /*!< Noise error         */
N#define HAL_UART_ERROR_FE           0x00000004U   /*!< Frame error         */
N#define HAL_UART_ERROR_ORE          0x00000008U   /*!< Overrun error       */
N#define HAL_UART_ERROR_DMA          0x00000010U   /*!< DMA transfer error  */
N/**
N  * @}
N  */
N
N/** @defgroup UART_Word_Length UART Word Length
N  * @{
N  */
N#define UART_WORDLENGTH_8B                  0x00000000U
N#define UART_WORDLENGTH_9B                  ((uint32_t)USART_CR1_M)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Stop_Bits UART Number of Stop Bits
N  * @{
N  */
N#define UART_STOPBITS_1                     0x00000000U
N#define UART_STOPBITS_2                     ((uint32_t)USART_CR2_STOP_1)
N/**
N  * @}
N  */ 
N
N/** @defgroup UART_Parity UART Parity
N  * @{
N  */ 
N#define UART_PARITY_NONE                    0x00000000U
N#define UART_PARITY_EVEN                    ((uint32_t)USART_CR1_PCE)
N#define UART_PARITY_ODD                     ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) 
N/**
N  * @}
N  */ 
N
N/** @defgroup UART_Hardware_Flow_Control UART Hardware Flow Control
N  * @{
N  */ 
N#define UART_HWCONTROL_NONE                  0x00000000U
N#define UART_HWCONTROL_RTS                   ((uint32_t)USART_CR3_RTSE)
N#define UART_HWCONTROL_CTS                   ((uint32_t)USART_CR3_CTSE)
N#define UART_HWCONTROL_RTS_CTS               ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE))
N/**
N  * @}
N  */
N
N/** @defgroup UART_Mode UART Transfer Mode
N  * @{
N  */ 
N#define UART_MODE_RX                        ((uint32_t)USART_CR1_RE)
N#define UART_MODE_TX                        ((uint32_t)USART_CR1_TE)
N#define UART_MODE_TX_RX                     ((uint32_t)(USART_CR1_TE |USART_CR1_RE))
N/**
N  * @}
N  */
N    
N /** @defgroup UART_State UART State
N  * @{
N  */ 
N#define UART_STATE_DISABLE                  0x00000000U
N#define UART_STATE_ENABLE                   ((uint32_t)USART_CR1_UE)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Over_Sampling UART Over Sampling
N  * @{
N  */
N#define UART_OVERSAMPLING_16                    0x00000000U
N#define UART_OVERSAMPLING_8                     ((uint32_t)USART_CR1_OVER8)
N/**
N  * @}
N  */
N
N/** @defgroup UART_LIN_Break_Detection_Length  UART LIN Break Detection Length
N  * @{
N  */  
N#define UART_LINBREAKDETECTLENGTH_10B      0x00000000U
N#define UART_LINBREAKDETECTLENGTH_11B      0x00000020U
N/**
N  * @}
N  */
N                                         
N/** @defgroup UART_WakeUp_functions  UART Wakeup Functions
N  * @{
N  */
N#define UART_WAKEUPMETHOD_IDLELINE                0x00000000U
N#define UART_WAKEUPMETHOD_ADDRESSMARK             0x00000800U
N/**
N  * @}
N  */
N
N/** @defgroup UART_Flags   UART FLags
N  *        Elements values convention: 0xXXXX
N  *           - 0xXXXX  : Flag mask in the SR register
N  * @{
N  */
N#define UART_FLAG_CTS                       ((uint32_t)USART_SR_CTS)
N#define UART_FLAG_LBD                       ((uint32_t)USART_SR_LBD)
N#define UART_FLAG_TXE                       ((uint32_t)USART_SR_TXE)
N#define UART_FLAG_TC                        ((uint32_t)USART_SR_TC)
N#define UART_FLAG_RXNE                      ((uint32_t)USART_SR_RXNE)
N#define UART_FLAG_IDLE                      ((uint32_t)USART_SR_IDLE)
N#define UART_FLAG_ORE                       ((uint32_t)USART_SR_ORE)
N#define UART_FLAG_NE                        ((uint32_t)USART_SR_NE)
N#define UART_FLAG_FE                        ((uint32_t)USART_SR_FE)
N#define UART_FLAG_PE                        ((uint32_t)USART_SR_PE)
N/**
N  * @}
N  */
N
N/** @defgroup UART_Interrupt_definition  UART Interrupt Definitions
N  *        Elements values convention: 0xY000XXXX
N  *           - XXXX  : Interrupt mask (16 bits) in the Y register
N  *           - Y  : Interrupt source register (2bits)
N  *                 - 0001: CR1 register
N  *                 - 0010: CR2 register
N  *                 - 0011: CR3 register
N  *
N  * @{
N  */ 
N
N#define UART_IT_PE                       ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_PEIE))
N#define UART_IT_TXE                      ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TXEIE))
N#define UART_IT_TC                       ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TCIE))
N#define UART_IT_RXNE                     ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_RXNEIE))
N#define UART_IT_IDLE                     ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_IDLEIE))
N
N#define UART_IT_LBD                      ((uint32_t)(UART_CR2_REG_INDEX << 28U | USART_CR2_LBDIE))
N
N#define UART_IT_CTS                      ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_CTSIE))
N#define UART_IT_ERR                      ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_EIE))
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N  
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup UART_Exported_Macros UART Exported Macros
N  * @{
N  */
N
N/** @brief Reset UART handle gstate & RxState
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @retval None
N  */
N#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__)  do{                                                   \
N                                                       (__HANDLE__)->gState = HAL_UART_STATE_RESET;      \
N                                                       (__HANDLE__)->RxState = HAL_UART_STATE_RESET;     \
N                                                     } while(0U)
X#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__)  do{                                                                                                          (__HANDLE__)->gState = HAL_UART_STATE_RESET;                                                             (__HANDLE__)->RxState = HAL_UART_STATE_RESET;                                                          } while(0U)
N
N/** @brief  Flushes the UART DR register 
N  * @param  __HANDLE__ specifies the UART Handle.
N  */
N#define __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR)
N
N/** @brief  Checks whether the specified UART flag is set or not.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @param  __FLAG__ specifies the flag to check.
N  *        This parameter can be one of the following values:
N  *            @arg UART_FLAG_CTS:  CTS Change flag (not available for UART4 and UART5)
N  *            @arg UART_FLAG_LBD:  LIN Break detection flag
N  *            @arg UART_FLAG_TXE:  Transmit data register empty flag
N  *            @arg UART_FLAG_TC:   Transmission Complete flag
N  *            @arg UART_FLAG_RXNE: Receive data register not empty flag
N  *            @arg UART_FLAG_IDLE: Idle Line detection flag
N  *            @arg UART_FLAG_ORE:  Overrun Error flag
N  *            @arg UART_FLAG_NE:   Noise Error flag
N  *            @arg UART_FLAG_FE:   Framing Error flag
N  *            @arg UART_FLAG_PE:   Parity Error flag
N  * @retval The new state of __FLAG__ (TRUE or FALSE).
N  */
N
N#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))   
N     
N/** @brief  Clears the specified UART pending flag.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @param  __FLAG__ specifies the flag to check.
N  *          This parameter can be any combination of the following values:
N  *            @arg UART_FLAG_CTS:  CTS Change flag (not available for UART4 and UART5).
N  *            @arg UART_FLAG_LBD:  LIN Break detection flag.
N  *            @arg UART_FLAG_TC:   Transmission Complete flag.
N  *            @arg UART_FLAG_RXNE: Receive data register not empty flag.
N  *   
N  * @note   PE (Parity error), FE (Framing error), NE (Noise error), ORE (Overrun 
N  *          error) and IDLE (Idle line detected) flags are cleared by software 
N  *          sequence: a read operation to USART_SR register followed by a read
N  *          operation to USART_DR register.
N  * @note   RXNE flag can be also cleared by a read to the USART_DR register.
N  * @note   TC flag can be also cleared by software sequence: a read operation to 
N  *          USART_SR register followed by a write operation to USART_DR register.
N  * @note   TXE flag is cleared only by a write to the USART_DR register.
N  *   
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))
N
N/** @brief  Clear the UART PE pending flag.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__)     \
N  do{                                           \
N    __IO uint32_t tmpreg = 0x00U;                \
N    tmpreg = (__HANDLE__)->Instance->SR;        \
N    tmpreg = (__HANDLE__)->Instance->DR;        \
N    UNUSED(tmpreg);                             \
N  } while(0U)
X#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__)       do{                                               __IO uint32_t tmpreg = 0x00U;                    tmpreg = (__HANDLE__)->Instance->SR;            tmpreg = (__HANDLE__)->Instance->DR;            UNUSED(tmpreg);                               } while(0U)
N                                              
N/** @brief  Clear the UART FE pending flag.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the UART NE pending flag.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the UART ORE pending flag.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N
N/** @brief  Clear the UART IDLE pending flag.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @retval None
N  */
N#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
N                                                 
N/** @brief  Enable the specified UART interrupt.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @param  __INTERRUPT__ specifies the UART interrupt source to enable.
N  *          This parameter can be one of the following values:
N  *            @arg UART_IT_CTS:  CTS change interrupt
N  *            @arg UART_IT_LBD:  LIN Break detection interrupt
N  *            @arg UART_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg UART_IT_TC:   Transmission complete interrupt
N  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg UART_IT_IDLE: Idle line detection interrupt
N  *            @arg UART_IT_PE:   Parity Error interrupt
N  *            @arg UART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  * @retval None
N  */
N#define UART_IT_MASK  0x0000FFFFU
N#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 |=  ((__INTERRUPT__) & UART_IT_MASK)): \
N                                                        ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK)))
X#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)):                                                            (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 |=  ((__INTERRUPT__) & UART_IT_MASK)):                                                         ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK)))
N/** @brief  Disable the specified UART interrupt.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @param  __INTERRUPT__ specifies the UART interrupt source to disable.
N  *          This parameter can be one of the following values:
N  *            @arg UART_IT_CTS:  CTS change interrupt
N  *            @arg UART_IT_LBD:  LIN Break detection interrupt
N  *            @arg UART_IT_TXE:  Transmit Data Register empty interrupt
N  *            @arg UART_IT_TC:   Transmission complete interrupt
N  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg UART_IT_IDLE: Idle line detection interrupt
N  *            @arg UART_IT_PE:   Parity Error interrupt
N  *            @arg UART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
N  * @retval None
N  */
N#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)): \
N                                                           (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)): \
N                                                        ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK)))
X#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)):                                                            (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)):                                                         ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK)))
N
N/** @brief  Checks whether the specified UART interrupt has occurred or not.
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         This parameter can be UARTx where x: 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
N  *         UART peripheral.
N  * @param  __IT__ specifies the UART interrupt source to check.
N  *          This parameter can be one of the following values:
N  *            @arg UART_IT_CTS: CTS change interrupt (not available for UART4 and UART5)
N  *            @arg UART_IT_LBD: LIN Break detection interrupt
N  *            @arg UART_IT_TXE: Transmit Data Register empty interrupt
N  *            @arg UART_IT_TC:  Transmission complete interrupt
N  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
N  *            @arg UART_IT_IDLE: Idle line detection interrupt
N  *            @arg USART_IT_ERR: Error interrupt
N  * @retval The new state of __IT__ (TRUE or FALSE).
N  */
N#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28U) == 1U)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == 2U)? \
N                                                      (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK))
X#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28U) == 1U)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == 2U)?                                                       (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK))
N
N/** @brief  Enable CTS flow control 
N  *         This macro allows to enable CTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)).                                                                                                                  
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         The Handle Instance can be USART1, USART2 or LPUART.
N  * @retval None
N  */
N#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__)        \
N  do{                                                      \
N    SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);  \
N    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE;        \
N  } while(0U)
X#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__)          do{                                                          SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);      (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE;          } while(0U)
N
N/** @brief  Disable CTS flow control 
N  *         This macro allows to disable CTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)). 
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         The Handle Instance can be USART1, USART2 or LPUART.
N  * @retval None
N  */
N#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__)        \
N  do{                                                       \
N    CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); \
N    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE);      \
N  } while(0U)
X#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__)          do{                                                           CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);     (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE);        } while(0U)
N
N/** @brief  Enable RTS flow control 
N  *         This macro allows to enable RTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)). 
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         The Handle Instance can be USART1, USART2 or LPUART.
N  * @retval None
N  */
N#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__)       \
N  do{                                                     \
N    SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); \
N    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE;       \
N  } while(0U)
X#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__)         do{                                                         SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);     (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE;         } while(0U)
N
N/** @brief  Disable RTS flow control 
N  *         This macro allows to disable RTS hardware flow control for a given UART instance, 
N  *         without need to call HAL_UART_Init() function.
N  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
N  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
N  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
N  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
N  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
N  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)). 
N  * @param  __HANDLE__ specifies the UART Handle.
N  *         The Handle Instance can be USART1, USART2 or LPUART.
N  * @retval None
N  */
N#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__)       \
N  do{                                                      \
N    CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);\
N    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE);     \
N  } while(0U)
X#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__)         do{                                                          CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE);       } while(0U)
N
N/** @brief  macros to enables the UART's one bit sample method
N  * @param  __HANDLE__ specifies the UART Handle.  
N  * @retval None
N  */     
N#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)
N
N/** @brief  macros to disables the UART's one bit sample method
N  * @param  __HANDLE__ specifies the UART Handle.  
N  * @retval None
N  */      
N#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT))
N
N/** @brief  Enable UART
N  * @param  __HANDLE__ specifies the UART Handle.
N  * @retval None
N  */    
N#define __HAL_UART_ENABLE(__HANDLE__)               ((__HANDLE__)->Instance->CR1 |=  USART_CR1_UE)
N
N/** @brief  Disable UART
N  * @param  __HANDLE__ specifies the UART Handle.
N  * @retval None
N  */    
N#define __HAL_UART_DISABLE(__HANDLE__)              ((__HANDLE__)->Instance->CR1 &=  ~USART_CR1_UE)
N/**
N  * @}
N  */
N    
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup UART_Exported_Functions
N  * @{
N  */
N  
N/** @addtogroup UART_Exported_Functions_Group1
N  * @{
N  */    
N/* Initialization/de-initialization functions  **********************************/
NHAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength);
NHAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod);
NHAL_StatusTypeDef HAL_UART_DeInit (UART_HandleTypeDef *huart);
Nvoid HAL_UART_MspInit(UART_HandleTypeDef *huart);
Nvoid HAL_UART_MspDeInit(UART_HandleTypeDef *huart);
N/**
N  * @}
N  */
N
N/** @addtogroup UART_Exported_Functions_Group2
N  * @{
N  */
N/* IO operation functions *******************************************************/
NHAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
NHAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
NHAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart);
N/* Transfer Abort functions */
NHAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart);
N
Nvoid HAL_UART_IRQHandler(UART_HandleTypeDef *huart);
Nvoid HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_ErrorCallback(UART_HandleTypeDef *huart);
Nvoid HAL_UART_AbortCpltCallback (UART_HandleTypeDef *huart);
Nvoid HAL_UART_AbortTransmitCpltCallback (UART_HandleTypeDef *huart);
Nvoid HAL_UART_AbortReceiveCpltCallback (UART_HandleTypeDef *huart);
N/**
N  * @}
N  */
N
N/** @addtogroup UART_Exported_Functions_Group3
N  * @{
N  */
N/* Peripheral Control functions  ************************************************/
NHAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart);
NHAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart);
N/**
N  * @}
N  */
N
N/** @addtogroup UART_Exported_Functions_Group4
N  * @{
N  */
N/* Peripheral State functions  **************************************************/
NHAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart);
Nuint32_t              HAL_UART_GetError(UART_HandleTypeDef *huart);
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */ 
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup UART_Private_Constants UART Private Constants
N  * @{
N  */
N/** @brief UART interruptions flag mask
N  * 
N  */ 
N#define UART_CR1_REG_INDEX               1U
N#define UART_CR2_REG_INDEX               2U
N#define UART_CR3_REG_INDEX               3U
N/**
N  * @}
N  */
N
N/* Private macros ------------------------------------------------------------*/
N/** @defgroup UART_Private_Macros UART Private Macros
N  * @{
N  */
N#define IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) || \
N                                     ((LENGTH) == UART_WORDLENGTH_9B))
X#define IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) ||                                      ((LENGTH) == UART_WORDLENGTH_9B))
N#define IS_UART_LIN_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B))
N#define IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) || \
N                                    ((STOPBITS) == UART_STOPBITS_2))
X#define IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) ||                                     ((STOPBITS) == UART_STOPBITS_2))
N#define IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) || \
N                                ((PARITY) == UART_PARITY_EVEN) || \
N                                ((PARITY) == UART_PARITY_ODD))
X#define IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) ||                                 ((PARITY) == UART_PARITY_EVEN) ||                                 ((PARITY) == UART_PARITY_ODD))
N#define IS_UART_HARDWARE_FLOW_CONTROL(CONTROL)\
N                              (((CONTROL) == UART_HWCONTROL_NONE) || \
N                               ((CONTROL) == UART_HWCONTROL_RTS) || \
N                               ((CONTROL) == UART_HWCONTROL_CTS) || \
N                               ((CONTROL) == UART_HWCONTROL_RTS_CTS))
X#define IS_UART_HARDWARE_FLOW_CONTROL(CONTROL)                              (((CONTROL) == UART_HWCONTROL_NONE) ||                                ((CONTROL) == UART_HWCONTROL_RTS) ||                                ((CONTROL) == UART_HWCONTROL_CTS) ||                                ((CONTROL) == UART_HWCONTROL_RTS_CTS))
N#define IS_UART_MODE(MODE) ((((MODE) & 0x0000FFF3U) == 0x00U) && ((MODE) != 0x00U))
N#define IS_UART_STATE(STATE) (((STATE) == UART_STATE_DISABLE) || \
N                              ((STATE) == UART_STATE_ENABLE))
X#define IS_UART_STATE(STATE) (((STATE) == UART_STATE_DISABLE) ||                               ((STATE) == UART_STATE_ENABLE))
N#define IS_UART_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16) || \
N                                        ((SAMPLING) == UART_OVERSAMPLING_8))
X#define IS_UART_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16) ||                                         ((SAMPLING) == UART_OVERSAMPLING_8))
N#define IS_UART_LIN_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16))
N#define IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) || \
N                                                 ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B))
X#define IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) ||                                                  ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B))
N#define IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) || \
N                                      ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK))
X#define IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) ||                                       ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK))
N#define IS_UART_BAUDRATE(BAUDRATE) ((BAUDRATE) < 10500001U)
N#define IS_UART_ADDRESS(ADDRESS) ((ADDRESS) <= 0x0FU)
N
N#define UART_DIV_SAMPLING16(_PCLK_, _BAUD_)            (((_PCLK_)*25U)/(4U*(_BAUD_)))
N#define UART_DIVMANT_SAMPLING16(_PCLK_, _BAUD_)        (UART_DIV_SAMPLING16((_PCLK_), (_BAUD_))/100U)
N#define UART_DIVFRAQ_SAMPLING16(_PCLK_, _BAUD_)        (((UART_DIV_SAMPLING16((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) * 100U)) * 16U + 50U) / 100U)
N/* UART BRR = mantissa + overflow + fraction
N            = (UART DIVMANT << 4) + (UART DIVFRAQ & 0xF0) + (UART DIVFRAQ & 0x0FU) */
N#define UART_BRR_SAMPLING16(_PCLK_, _BAUD_)            (((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) + \
N                                                        (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U)) + \
N                                                        (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU))
X#define UART_BRR_SAMPLING16(_PCLK_, _BAUD_)            (((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) +                                                         (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U)) +                                                         (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU))
N
N#define UART_DIV_SAMPLING8(_PCLK_, _BAUD_)             (((_PCLK_)*25U)/(2U*(_BAUD_)))
N#define UART_DIVMANT_SAMPLING8(_PCLK_, _BAUD_)         (UART_DIV_SAMPLING8((_PCLK_), (_BAUD_))/100U)
N#define UART_DIVFRAQ_SAMPLING8(_PCLK_, _BAUD_)         (((UART_DIV_SAMPLING8((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) * 100U)) * 8U + 50U) / 100U)
N/* UART BRR = mantissa + overflow + fraction
N            = (UART DIVMANT << 4) + ((UART DIVFRAQ & 0xF8) << 1) + (UART DIVFRAQ & 0x07U) */
N#define UART_BRR_SAMPLING8(_PCLK_, _BAUD_)             (((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) + \
N                                                        ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U)) + \
N                                                        (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U))
X#define UART_BRR_SAMPLING8(_PCLK_, _BAUD_)             (((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) +                                                         ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U)) +                                                         (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U))
N
N/**
N  * @}
N  */
N
N/* Private functions ---------------------------------------------------------*/
N/** @defgroup UART_Private_Functions UART Private Functions
N  * @{
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N
N/**
N  * @}
N  */
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_UART_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 379 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\Conf\stm32f4xx_hal_conf.h" 2
N#endif /* HAL_UART_MODULE_ENABLED */
N
N#ifdef HAL_USART_MODULE_ENABLED
S #include "stm32f4xx_hal_usart.h"
N#endif /* HAL_USART_MODULE_ENABLED */
N
N#ifdef HAL_IRDA_MODULE_ENABLED
S #include "stm32f4xx_hal_irda.h"
N#endif /* HAL_IRDA_MODULE_ENABLED */
N
N#ifdef HAL_SMARTCARD_MODULE_ENABLED
S #include "stm32f4xx_hal_smartcard.h"
N#endif /* HAL_SMARTCARD_MODULE_ENABLED */
N
N#ifdef HAL_WWDG_MODULE_ENABLED
S #include "stm32f4xx_hal_wwdg.h"
N#endif /* HAL_WWDG_MODULE_ENABLED */
N
N#ifdef HAL_PCD_MODULE_ENABLED
S #include "stm32f4xx_hal_pcd.h"
N#endif /* HAL_PCD_MODULE_ENABLED */
N
N#ifdef HAL_HCD_MODULE_ENABLED
S #include "stm32f4xx_hal_hcd.h"
N#endif /* HAL_HCD_MODULE_ENABLED */
N   
N#ifdef HAL_DSI_MODULE_ENABLED
S #include "stm32f4xx_hal_dsi.h"
N#endif /* HAL_DSI_MODULE_ENABLED */
N
N#ifdef HAL_QSPI_MODULE_ENABLED
S #include "stm32f4xx_hal_qspi.h"
N#endif /* HAL_QSPI_MODULE_ENABLED */
N
N#ifdef HAL_CEC_MODULE_ENABLED
S #include "stm32f4xx_hal_cec.h"
N#endif /* HAL_CEC_MODULE_ENABLED */
N
N#ifdef HAL_FMPI2C_MODULE_ENABLED
S #include "stm32f4xx_hal_fmpi2c.h"
N#endif /* HAL_FMPI2C_MODULE_ENABLED */
N
N#ifdef HAL_SPDIFRX_MODULE_ENABLED
S #include "stm32f4xx_hal_spdifrx.h"
N#endif /* HAL_SPDIFRX_MODULE_ENABLED */
N
N#ifdef HAL_DFSDM_MODULE_ENABLED
S #include "stm32f4xx_hal_dfsdm.h"
N#endif /* HAL_DFSDM_MODULE_ENABLED */
N
N#ifdef HAL_LPTIM_MODULE_ENABLED
S #include "stm32f4xx_hal_lptim.h"
N#endif /* HAL_LPTIM_MODULE_ENABLED */
N
N#ifdef HAL_MMC_MODULE_ENABLED
S #include "stm32f4xx_hal_mmc.h"
N#endif /* HAL_MMC_MODULE_ENABLED */
N
N/* Exported macro ------------------------------------------------------------*/
N#ifdef  USE_FULL_ASSERT
S/**
S  * @brief  The assert_param macro is used for function's parameters check.
S  * @param  expr If expr is false, it calls assert_failed function
S  *         which reports the name of the source file and the source
S  *         line number of the call that failed. 
S  *         If expr is true, it returns no value.
S  * @retval None
S  */
S  #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
S/* Exported functions ------------------------------------------------------- */
S  void assert_failed(uint8_t* file, uint32_t line);
N#else
N  #define assert_param(expr) ((void)0U)
N#endif /* USE_FULL_ASSERT */
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_CONF_H */
N 
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 47 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h" 2
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @addtogroup HAL
N  * @{
N  */ 
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N
N/** @defgroup HAL_Exported_Constants HAL Exported Constants
N  * @{
N  */
N
N/** @defgroup HAL_TICK_FREQ Tick Frequency
N  * @{
N  */
Ntypedef enum
N{
N  HAL_TICK_FREQ_10HZ         = 100U,
N  HAL_TICK_FREQ_100HZ        = 10U,
N  HAL_TICK_FREQ_1KHZ         = 1U,
N  HAL_TICK_FREQ_DEFAULT      = HAL_TICK_FREQ_1KHZ
N} HAL_TickFreqTypeDef;
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N   
N/* Exported macro ------------------------------------------------------------*/
N/** @defgroup HAL_Exported_Macros HAL Exported Macros
N  * @{
N  */
N
N/** @brief  Freeze/Unfreeze Peripherals in Debug mode 
N  */
N#define __HAL_DBGMCU_FREEZE_TIM2()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM3()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM4()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM5()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM6()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM7()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM12()          (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM13()          (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM14()          (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP))
N#define __HAL_DBGMCU_FREEZE_RTC()            (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_RTC_STOP))
N#define __HAL_DBGMCU_FREEZE_WWDG()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP))
N#define __HAL_DBGMCU_FREEZE_IWDG()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP))
N#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT()   (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))
N#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT()   (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))
N#define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT()   (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))
N#define __HAL_DBGMCU_FREEZE_CAN1()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP))
N#define __HAL_DBGMCU_FREEZE_CAN2()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM1()           (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM8()           (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM9()           (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM10()          (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP))
N#define __HAL_DBGMCU_FREEZE_TIM11()          (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM11_STOP))
N
N#define __HAL_DBGMCU_UNFREEZE_TIM2()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM3()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM4()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM5()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM6()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM7()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM7_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM12()          (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM13()          (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM14()          (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM14_STOP))
N#define __HAL_DBGMCU_UNFREEZE_RTC()            (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP))
N#define __HAL_DBGMCU_UNFREEZE_WWDG()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP))
N#define __HAL_DBGMCU_UNFREEZE_IWDG()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP))
N#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT()   (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))
N#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT()   (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))
N#define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT()   (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))
N#define __HAL_DBGMCU_UNFREEZE_CAN1()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP))
N#define __HAL_DBGMCU_UNFREEZE_CAN2()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN2_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM1()           (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM8()           (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM9()           (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM10()          (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP))
N#define __HAL_DBGMCU_UNFREEZE_TIM11()          (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP))
N
N/** @brief  Main Flash memory mapped at 0x00000000
N  */
N#define __HAL_SYSCFG_REMAPMEMORY_FLASH()             (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE))
N
N/** @brief  System Flash memory mapped at 0x00000000
N  */
N#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
N                                                         SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0;\
N                                                        }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                         SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0;                                                        }while(0);
N
N/** @brief  Embedded SRAM mapped at 0x00000000
N  */
N#define __HAL_SYSCFG_REMAPMEMORY_SRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
N                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_0 | SYSCFG_MEMRMP_MEM_MODE_1);\
N                                                 }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_SRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_0 | SYSCFG_MEMRMP_MEM_MODE_1);                                                 }while(0);
N
N#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)
X#if 1L || 0L || 0L|| 0L
N/** @brief  FSMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000
N  */
N#define __HAL_SYSCFG_REMAPMEMORY_FSMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
N                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);\
N                                                 }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_FSMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);                                                 }while(0);
N#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L
S/** @brief  FMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000
S  */
S#define __HAL_SYSCFG_REMAPMEMORY_FMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
S                                                 SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);\
S                                                }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_FMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                 SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);                                                }while(0);
S
S/** @brief  FMC/SDRAM Bank 1 and 2 mapped at 0x00000000
S  */
S#define __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
S                                                       SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_2);\
S                                                      }while(0);
X#define __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);                                                       SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_2);                                                      }while(0);
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */ 
N
N#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F413xx) || defined(STM32F423xx)
X#if 0L || 0L || 0L || 0L || 0L
S/** @defgroup Cortex_Lockup_Enable Cortex Lockup Enable
S  * @{
S  */
S/** @brief  SYSCFG Break Lockup lock
S  *         Enables and locks the connection of Cortex-M4 LOCKUP (Hardfault) output to TIM1/8 input
S  * @note   The selected configuration is locked and can be unlocked by system reset
S  */
S#define __HAL_SYSCFG_BREAK_PVD_LOCK()      do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_PVD_LOCK); \
S                                               SYSCFG->CFGR2 |= SYSCFG_CFGR2_PVD_LOCK;    \
S                                              }while(0)
X#define __HAL_SYSCFG_BREAK_PVD_LOCK()      do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_PVD_LOCK);                                                SYSCFG->CFGR2 |= SYSCFG_CFGR2_PVD_LOCK;                                                  }while(0)
S/**
S * @}
S */
S
S/** @defgroup PVD_Lock_Enable PVD Lock
S  * @{
S  */
S/** @brief  SYSCFG Break PVD lock
S  *         Enables and locks the PVD connection with Timer1/8 Break Input, , as well as the PVDE and PLS[2:0] in the PWR_CR register
S  * @note   The selected configuration is locked and can be unlocked by system reset
S  */
S#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK()     do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_LOCKUP_LOCK); \
S                                                 SYSCFG->CFGR2 |= SYSCFG_CFGR2_LOCKUP_LOCK;    \
S                                                }while(0)
X#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK()     do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_LOCKUP_LOCK);                                                  SYSCFG->CFGR2 |= SYSCFG_CFGR2_LOCKUP_LOCK;                                                    }while(0)
S/**
S * @}
S */
N#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx || STM32F413xx || STM32F423xx */
N/**
N  * @}
N  */
N
N/** @defgroup HAL_Private_Macros HAL Private Macros
N  * @{
N  */
N#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ)  || \
N                           ((FREQ) == HAL_TICK_FREQ_100HZ) || \
N                           ((FREQ) == HAL_TICK_FREQ_1KHZ))
X#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ)  ||                            ((FREQ) == HAL_TICK_FREQ_100HZ) ||                            ((FREQ) == HAL_TICK_FREQ_1KHZ))
N/**
N  * @}
N  */
N
N/* Exported functions --------------------------------------------------------*/
N/** @addtogroup HAL_Exported_Functions
N  * @{
N  */
N/** @addtogroup HAL_Exported_Functions_Group1
N  * @{
N  */
N/* Initialization and Configuration functions  ******************************/
NHAL_StatusTypeDef HAL_Init(void);
NHAL_StatusTypeDef HAL_DeInit(void);
Nvoid HAL_MspInit(void);
Nvoid HAL_MspDeInit(void);
NHAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority);
N/**
N  * @}
N  */
N
N/** @addtogroup HAL_Exported_Functions_Group2
N  * @{
N  */
N/* Peripheral Control functions  ************************************************/
Nvoid HAL_IncTick(void);
Nvoid HAL_Delay(uint32_t Delay);
Nuint32_t HAL_GetTick(void);
Nuint32_t HAL_GetTickPrio(void);
NHAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq);
NHAL_TickFreqTypeDef HAL_GetTickFreq(void);
Nvoid HAL_SuspendTick(void);
Nvoid HAL_ResumeTick(void);
Nuint32_t HAL_GetHalVersion(void);
Nuint32_t HAL_GetREVID(void);
Nuint32_t HAL_GetDEVID(void);
Nvoid HAL_DBGMCU_EnableDBGSleepMode(void);
Nvoid HAL_DBGMCU_DisableDBGSleepMode(void);
Nvoid HAL_DBGMCU_EnableDBGStopMode(void);
Nvoid HAL_DBGMCU_DisableDBGStopMode(void);
Nvoid HAL_DBGMCU_EnableDBGStandbyMode(void);
Nvoid HAL_DBGMCU_DisableDBGStandbyMode(void);
Nvoid HAL_EnableCompensationCell(void);
Nvoid HAL_DisableCompensationCell(void);
Nvoid HAL_GetUID(uint32_t *UID);
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L
Svoid HAL_EnableMemorySwappingBank(void);
Svoid HAL_DisableMemorySwappingBank(void);
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */ 
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N/* Private types -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/** @defgroup HAL_Private_Variables HAL Private Variables
N  * @{
N  */
N/**
N  * @}
N  */
N/* Private constants ---------------------------------------------------------*/
N/** @defgroup HAL_Private_Constants HAL Private Constants
N  * @{
N  */
N/**
N  * @}
N  */
N/* Private macros ------------------------------------------------------------*/
N/* Private functions ---------------------------------------------------------*/
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */ 
N  
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __STM32F4xx_HAL_H */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
L 53 "..\..\..\M0P0_Library\STM32Cube_FW_F4_V1.21.0\Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c" 2
N
N/** @addtogroup STM32F4xx_HAL_Driver
N  * @{
N  */
N
N/** @defgroup HAL HAL
N  * @brief HAL module driver.
N  * @{
N  */
N
N/* Private typedef -----------------------------------------------------------*/
N/* Private define ------------------------------------------------------------*/
N/** @addtogroup HAL_Private_Constants
N  * @{
N  */
N/**
N  * @brief STM32F4xx HAL Driver version number V1.7.4
N  */
N#define __STM32F4xx_HAL_VERSION_MAIN   (0x01U) /*!< [31:24] main version */
N#define __STM32F4xx_HAL_VERSION_SUB1   (0x07U) /*!< [23:16] sub1 version */
N#define __STM32F4xx_HAL_VERSION_SUB2   (0x04U) /*!< [15:8]  sub2 version */
N#define __STM32F4xx_HAL_VERSION_RC     (0x00U) /*!< [7:0]  release candidate */ 
N#define __STM32F4xx_HAL_VERSION         ((__STM32F4xx_HAL_VERSION_MAIN << 24U)\
N                                        |(__STM32F4xx_HAL_VERSION_SUB1 << 16U)\
N                                        |(__STM32F4xx_HAL_VERSION_SUB2 << 8U )\
N                                        |(__STM32F4xx_HAL_VERSION_RC))
X#define __STM32F4xx_HAL_VERSION         ((__STM32F4xx_HAL_VERSION_MAIN << 24U)                                        |(__STM32F4xx_HAL_VERSION_SUB1 << 16U)                                        |(__STM32F4xx_HAL_VERSION_SUB2 << 8U )                                        |(__STM32F4xx_HAL_VERSION_RC))
N                                        
N#define IDCODE_DEVID_MASK    0x00000FFFU
N
N/* ------------ RCC registers bit address in the alias region ----------- */
N#define SYSCFG_OFFSET             (SYSCFG_BASE - PERIPH_BASE)
N/* ---  MEMRMP Register ---*/ 
N/* Alias word address of UFB_MODE bit */ 
N#define MEMRMP_OFFSET             SYSCFG_OFFSET 
N#define UFB_MODE_BIT_NUMBER       SYSCFG_MEMRMP_UFB_MODE_Pos
N#define UFB_MODE_BB               (uint32_t)(PERIPH_BB_BASE + (MEMRMP_OFFSET * 32U) + (UFB_MODE_BIT_NUMBER * 4U)) 
N
N/* ---  CMPCR Register ---*/ 
N/* Alias word address of CMP_PD bit */ 
N#define CMPCR_OFFSET              (SYSCFG_OFFSET + 0x20U) 
N#define CMP_PD_BIT_NUMBER         SYSCFG_CMPCR_CMP_PD_Pos
N#define CMPCR_CMP_PD_BB           (uint32_t)(PERIPH_BB_BASE + (CMPCR_OFFSET * 32U) + (CMP_PD_BIT_NUMBER * 4U))
N
N/* ---  MCHDLYCR Register ---*/ 
N/* Alias word address of BSCKSEL bit */ 
N#define MCHDLYCR_OFFSET            (SYSCFG_OFFSET + 0x30U) 
N#define BSCKSEL_BIT_NUMBER         SYSCFG_MCHDLYCR_BSCKSEL_Pos
N#define MCHDLYCR_BSCKSEL_BB        (uint32_t)(PERIPH_BB_BASE + (MCHDLYCR_OFFSET * 32U) + (BSCKSEL_BIT_NUMBER * 4U))
N/**
N  * @}
N  */
N
N/* Private macro -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/** @addtogroup HAL_Private_Variables
N  * @{
N  */
N__IO uint32_t uwTick;
Xvolatile uint32_t uwTick;
Nuint32_t uwTickPrio   = (1UL << __NVIC_PRIO_BITS); /* Invalid PRIO */
Xuint32_t uwTickPrio   = (1UL << 4U);  
NHAL_TickFreqTypeDef uwTickFreq = HAL_TICK_FREQ_DEFAULT;  /* 1KHz */
N/**
N  * @}
N  */
N/* Private function prototypes -----------------------------------------------*/
N/* Private functions ---------------------------------------------------------*/
N
N/** @defgroup HAL_Exported_Functions HAL Exported Functions
N  * @{
N  */
N
N/** @defgroup HAL_Exported_Functions_Group1 Initialization and de-initialization Functions 
N *  @brief    Initialization and de-initialization functions
N *
N@verbatim    
N ===============================================================================
N              ##### Initialization and Configuration functions #####
N ===============================================================================
N    [..]  This section provides functions allowing to:
N      (+) Initializes the Flash interface the NVIC allocation and initial clock 
N          configuration. It initializes the systick also when timeout is needed 
N          and the backup domain when enabled.
N      (+) De-Initializes common part of the HAL.
N      (+) Configure the time base source to have 1ms time base with a dedicated 
N          Tick interrupt priority. 
N        (++) SysTick timer is used by default as source of time base, but user
N             can eventually implement his proper time base source (a general purpose 
N             timer for example or other time source), keeping in mind that Time base 
N             duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
N             handled in milliseconds basis.
N        (++) Time base configuration function (HAL_InitTick ()) is called automatically 
N             at the beginning of the program after reset by HAL_Init() or at any time 
N             when clock is configured, by HAL_RCC_ClockConfig(). 
N        (++) Source of time base is configured  to generate interrupts at regular 
N             time intervals. Care must be taken if HAL_Delay() is called from a 
N             peripheral ISR process, the Tick interrupt line must have higher priority 
N            (numerically lower) than the peripheral interrupt. Otherwise the caller 
N            ISR process will be blocked. 
N       (++) functions affecting time base configurations are declared as __weak  
N             to make  override possible  in case of other  implementations in user file.
N@endverbatim
N  * @{
N  */
N
N/**
N  * @brief  This function is used to initialize the HAL Library; it must be the first 
N  *         instruction to be executed in the main program (before to call any other
N  *         HAL function), it performs the following:
N  *           Configure the Flash prefetch, instruction and Data caches.
N  *           Configures the SysTick to generate an interrupt each 1 millisecond,
N  *           which is clocked by the HSI (at this stage, the clock is not yet
N  *           configured and thus the system is running from the internal HSI at 16 MHz).
N  *           Set NVIC Group Priority to 4.
N  *           Calls the HAL_MspInit() callback function defined in user file 
N  *           "stm32f4xx_hal_msp.c" to do the global low level hardware initialization 
N  *            
N  * @note   SysTick is used as time base for the HAL_Delay() function, the application
N  *         need to ensure that the SysTick time base is always set to 1 millisecond
N  *         to have correct HAL operation.
N  * @retval HAL status
N  */
NHAL_StatusTypeDef HAL_Init(void)
N{
N  /* Configure Flash prefetch, Instruction cache, Data cache */ 
N#if (INSTRUCTION_CACHE_ENABLE != 0U)
X#if (1U != 0U)
N  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
X  (((FLASH_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3C00U))->ACR |= (0x1U << (9U)));
N#endif /* INSTRUCTION_CACHE_ENABLE */
N
N#if (DATA_CACHE_ENABLE != 0U)
X#if (1U != 0U)
N  __HAL_FLASH_DATA_CACHE_ENABLE();
X  (((FLASH_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3C00U))->ACR |= (0x1U << (10U)));
N#endif /* DATA_CACHE_ENABLE */
N
N#if (PREFETCH_ENABLE != 0U)
X#if (1U != 0U)
N  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
X  (((FLASH_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3C00U))->ACR |= (0x1U << (8U)));
N#endif /* PREFETCH_ENABLE */
N
N  /* Set Interrupt Group Priority */
N  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
X  HAL_NVIC_SetPriorityGrouping(0x00000003U);
N
N  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
N  HAL_InitTick(TICK_INT_PRIORITY);
X  HAL_InitTick(0x0FU);
N
N  /* Init the low level hardware */
N  HAL_MspInit();
N
N  /* Return function status */
N  return HAL_OK;
N}
N
N/**
N  * @brief  This function de-Initializes common part of the HAL and stops the systick.
N  *         This function is optional.   
N  * @retval HAL status
N  */
NHAL_StatusTypeDef HAL_DeInit(void)
N{
N  /* Reset of all peripherals */
N  __HAL_RCC_APB1_FORCE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->APB1RSTR = 0xFFFFFFFFU);
N  __HAL_RCC_APB1_RELEASE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->APB1RSTR = 0x00U);
N
N  __HAL_RCC_APB2_FORCE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->APB2RSTR = 0xFFFFFFFFU);
N  __HAL_RCC_APB2_RELEASE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->APB2RSTR = 0x00U);
N
N  __HAL_RCC_AHB1_FORCE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->AHB1RSTR = 0xFFFFFFFFU);
N  __HAL_RCC_AHB1_RELEASE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->AHB1RSTR = 0x00U);
N
N  __HAL_RCC_AHB2_FORCE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->AHB2RSTR = 0xFFFFFFFFU);
N  __HAL_RCC_AHB2_RELEASE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->AHB2RSTR = 0x00U);
N
N  __HAL_RCC_AHB3_FORCE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->AHB3RSTR = 0xFFFFFFFFU);
N  __HAL_RCC_AHB3_RELEASE_RESET();
X  (((RCC_TypeDef *) ((0x40000000U + 0x00020000U) + 0x3800U))->AHB3RSTR = 0x00U);
N
N  /* De-Init the low level hardware */
N  HAL_MspDeInit();
N    
N  /* Return function status */
N  return HAL_OK;
N}
N
N/**
N  * @brief  Initialize the MSP.
N  * @retval None
N  */
N__weak void HAL_MspInit(void)
N{
N  /* NOTE : This function should not be modified, when the callback is needed,
N            the HAL_MspInit could be implemented in the user file
N   */
N}
N
N/**
N  * @brief  DeInitializes the MSP.
N  * @retval None
N  */
N__weak void HAL_MspDeInit(void)
N{
N  /* NOTE : This function should not be modified, when the callback is needed,
N            the HAL_MspDeInit could be implemented in the user file
N   */ 
N}
N
N/**
N  * @brief This function configures the source of the time base.
N  *        The time source is configured  to have 1ms time base with a dedicated 
N  *        Tick interrupt priority.
N  * @note This function is called  automatically at the beginning of program after
N  *       reset by HAL_Init() or at any time when clock is reconfigured  by HAL_RCC_ClockConfig().
N  * @note In the default implementation, SysTick timer is the source of time base. 
N  *       It is used to generate interrupts at regular time intervals. 
N  *       Care must be taken if HAL_Delay() is called from a peripheral ISR process, 
N  *       The SysTick interrupt must have higher priority (numerically lower)
N  *       than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
N  *       The function is declared as __weak  to be overwritten  in case of other
N  *       implementation  in user file.
N  * @param TickPriority Tick interrupt priority.
N  * @retval HAL status
N  */
N__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
N{
N  /* Configure the SysTick to have interrupt in 1ms time basis*/
N  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
N  {
N    return HAL_ERROR;
N  }
N
N  /* Configure the SysTick IRQ priority */
N  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
X  if (TickPriority < (1UL << 4U))
N  {
N    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
N    uwTickPrio = TickPriority;
N  }
N  else
N  {
N    return HAL_ERROR;
N  }
N
N  /* Return function status */
N  return HAL_OK;
N}
N
N/**
N  * @}
N  */
N
N/** @defgroup HAL_Exported_Functions_Group2 HAL Control functions 
N *  @brief    HAL Control functions
N *
N@verbatim
N ===============================================================================
N                      ##### HAL Control functions #####
N ===============================================================================
N    [..]  This section provides functions allowing to:
N      (+) Provide a tick value in millisecond
N      (+) Provide a blocking delay in millisecond
N      (+) Suspend the time base source interrupt
N      (+) Resume the time base source interrupt
N      (+) Get the HAL API driver version
N      (+) Get the device identifier
N      (+) Get the device revision identifier
N      (+) Enable/Disable Debug module during SLEEP mode
N      (+) Enable/Disable Debug module during STOP mode
N      (+) Enable/Disable Debug module during STANDBY mode
N
N@endverbatim
N  * @{
N  */
N
N/**
N  * @brief This function is called to increment  a global variable "uwTick"
N  *        used as application time base.
N  * @note In the default implementation, this variable is incremented each 1ms
N  *       in SysTick ISR.
N * @note This function is declared as __weak to be overwritten in case of other 
N  *      implementations in user file.
N  * @retval None
N  */
N__weak void HAL_IncTick(void)
N{
N  uwTick += uwTickFreq;
N}
N
N/**
N  * @brief Provides a tick value in millisecond.
N  * @note This function is declared as __weak to be overwritten in case of other 
N  *       implementations in user file.
N  * @retval tick value
N  */
N__weak uint32_t HAL_GetTick(void)
N{
N  return uwTick;
N}
N
N/**
N  * @brief This function returns a tick priority.
N  * @retval tick priority
N  */
Nuint32_t HAL_GetTickPrio(void)
N{
N  return uwTickPrio;
N}
N
N/**
N  * @brief Set new tick Freq.
N  * @retval Status
N  */
NHAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
N{
N  HAL_StatusTypeDef status  = HAL_OK;
N  assert_param(IS_TICKFREQ(Freq));
X  ((void)0U);
N
N  if (uwTickFreq != Freq)
N  {
N    uwTickFreq = Freq;
N
N    /* Apply the new tick Freq  */
N    status = HAL_InitTick(uwTickPrio);
N  }
N
N  return status;
N}
N
N/**
N  * @brief Return tick frequency.
N  * @retval tick period in Hz
N  */
NHAL_TickFreqTypeDef HAL_GetTickFreq(void)
N{
N  return uwTickFreq;
N}
N
N/**
N  * @brief This function provides minimum delay (in milliseconds) based 
N  *        on variable incremented.
N  * @note In the default implementation , SysTick timer is the source of time base.
N  *       It is used to generate interrupts at regular time intervals where uwTick
N  *       is incremented.
N  * @note This function is declared as __weak to be overwritten in case of other
N  *       implementations in user file.
N  * @param Delay specifies the delay time length, in milliseconds.
N  * @retval None
N  */
N__weak void HAL_Delay(uint32_t Delay)
N{
N  uint32_t tickstart = HAL_GetTick();
N  uint32_t wait = Delay;
N
N  /* Add a freq to guarantee minimum wait */
N  if (wait < HAL_MAX_DELAY)
X  if (wait < 0xFFFFFFFFU)
N  {
N    wait += (uint32_t)(uwTickFreq);
N  }
N
N  while((HAL_GetTick() - tickstart) < wait)
N  {
N  }
N}
N
N/**
N  * @brief Suspend Tick increment.
N  * @note In the default implementation , SysTick timer is the source of time base. It is
N  *       used to generate interrupts at regular time intervals. Once HAL_SuspendTick()
N  *       is called, the SysTick interrupt will be disabled and so Tick increment 
N  *       is suspended.
N  * @note This function is declared as __weak to be overwritten in case of other
N  *       implementations in user file.
N  * @retval None
N  */
N__weak void HAL_SuspendTick(void)
N{
N  /* Disable SysTick Interrupt */
N  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL &= ~(1UL << 1U);
N}
N
N/**
N  * @brief Resume Tick increment.
N  * @note In the default implementation , SysTick timer is the source of time base. It is
N  *       used to generate interrupts at regular time intervals. Once HAL_ResumeTick()
N  *       is called, the SysTick interrupt will be enabled and so Tick increment 
N  *       is resumed.
N  * @note This function is declared as __weak to be overwritten in case of other
N  *       implementations in user file.
N  * @retval None
N  */
N__weak void HAL_ResumeTick(void)
N{
N  /* Enable SysTick Interrupt */
N  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL  |= (1UL << 1U);
N}
N
N/**
N  * @brief  Returns the HAL revision
N  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
N  */
Nuint32_t HAL_GetHalVersion(void)
N{
N  return __STM32F4xx_HAL_VERSION;
X  return (((0x01U) << 24U) |((0x07U) << 16U) |((0x04U) << 8U ) |((0x00U)));
N}
N
N/**
N  * @brief  Returns the device revision identifier.
N  * @retval Device revision identifier
N  */
Nuint32_t HAL_GetREVID(void)
N{
N  return((DBGMCU->IDCODE) >> 16U);
X  return((((DBGMCU_TypeDef *) 0xE0042000U)->IDCODE) >> 16U);
N}
N
N/**
N  * @brief  Returns the device identifier.
N  * @retval Device identifier
N  */
Nuint32_t HAL_GetDEVID(void)
N{
N  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
X  return((((DBGMCU_TypeDef *) 0xE0042000U)->IDCODE) & 0x00000FFFU);
N}
N
N/**
N  * @brief  Enable the Debug Module during SLEEP mode
N  * @retval None
N  */
Nvoid HAL_DBGMCU_EnableDBGSleepMode(void)
N{
N  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
X  ((((DBGMCU_TypeDef *) 0xE0042000U)->CR) |= ((0x1U << (0U))));
N}
N
N/**
N  * @brief  Disable the Debug Module during SLEEP mode
N  * @retval None
N  */
Nvoid HAL_DBGMCU_DisableDBGSleepMode(void)
N{
N  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
X  ((((DBGMCU_TypeDef *) 0xE0042000U)->CR) &= ~((0x1U << (0U))));
N}
N
N/**
N  * @brief  Enable the Debug Module during STOP mode
N  * @retval None
N  */
Nvoid HAL_DBGMCU_EnableDBGStopMode(void)
N{
N  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
X  ((((DBGMCU_TypeDef *) 0xE0042000U)->CR) |= ((0x1U << (1U))));
N}
N
N/**
N  * @brief  Disable the Debug Module during STOP mode
N  * @retval None
N  */
Nvoid HAL_DBGMCU_DisableDBGStopMode(void)
N{
N  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
X  ((((DBGMCU_TypeDef *) 0xE0042000U)->CR) &= ~((0x1U << (1U))));
N}
N
N/**
N  * @brief  Enable the Debug Module during STANDBY mode
N  * @retval None
N  */
Nvoid HAL_DBGMCU_EnableDBGStandbyMode(void)
N{
N  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
X  ((((DBGMCU_TypeDef *) 0xE0042000U)->CR) |= ((0x1U << (2U))));
N}
N
N/**
N  * @brief  Disable the Debug Module during STANDBY mode
N  * @retval None
N  */
Nvoid HAL_DBGMCU_DisableDBGStandbyMode(void)
N{
N  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
X  ((((DBGMCU_TypeDef *) 0xE0042000U)->CR) &= ~((0x1U << (2U))));
N}
N
N/**
N  * @brief  Enables the I/O Compensation Cell.
N  * @note   The I/O compensation cell can be used only when the device supply
N  *         voltage ranges from 2.4 to 3.6 V.  
N  * @retval None
N  */
Nvoid HAL_EnableCompensationCell(void)
N{
N  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
X  *(volatile uint32_t *)(uint32_t)(0x42000000U + (((((0x40000000U + 0x00010000U) + 0x3800U) - 0x40000000U) + 0x20U) * 32U) + ((0U) * 4U)) = (uint32_t)ENABLE;
N}
N
N/**
N  * @brief  Power-down the I/O Compensation Cell.
N  * @note   The I/O compensation cell can be used only when the device supply
N  *         voltage ranges from 2.4 to 3.6 V.  
N  * @retval None
N  */
Nvoid HAL_DisableCompensationCell(void)
N{
N  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
X  *(volatile uint32_t *)(uint32_t)(0x42000000U + (((((0x40000000U + 0x00010000U) + 0x3800U) - 0x40000000U) + 0x20U) * 32U) + ((0U) * 4U)) = (uint32_t)DISABLE;
N}
N
N/**
N  * @brief Return the unique device identifier (UID based on 96 bits)
N  * @param UID pointer to 3 words array.
N  * @retval Device identifier
N  */
Nvoid HAL_GetUID(uint32_t *UID)
N{
N  UID[0] = (uint32_t)(READ_REG(*((uint32_t *)UID_BASE)));
X  UID[0] = (uint32_t)(((*((uint32_t *)0x1FFF7A10U))));
N  UID[1] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
X  UID[1] = (uint32_t)(((*((uint32_t *)(0x1FFF7A10U + 4U)))));
N  UID[2] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
X  UID[2] = (uint32_t)(((*((uint32_t *)(0x1FFF7A10U + 8U)))));
N}
N
N#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
N    defined(STM32F469xx) || defined(STM32F479xx)
X#if 0L || 0L || 0L|| 0L ||    0L || 0L
S/**
S  * @brief  Enables the Internal FLASH Bank Swapping.
S  *   
S  * @note   This function can be used only for STM32F42xxx/43xxx devices. 
S  *
S  * @note   Flash Bank2 mapped at 0x08000000 (and aliased @0x00000000) 
S  *         and Flash Bank1 mapped at 0x08100000 (and aliased at 0x00100000)   
S  *
S  * @retval None
S  */
Svoid HAL_EnableMemorySwappingBank(void)
S{
S  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)ENABLE;
S}
S
S/**
S  * @brief  Disables the Internal FLASH Bank Swapping.
S  *   
S  * @note   This function can be used only for STM32F42xxx/43xxx devices. 
S  *
S  * @note   The default state : Flash Bank1 mapped at 0x08000000 (and aliased @0x00000000) 
S  *         and Flash Bank2 mapped at 0x08100000 (and aliased at 0x00100000) 
S  *           
S  * @retval None
S  */
Svoid HAL_DisableMemorySwappingBank(void)
S{
S  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)DISABLE;
S}
N#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/**
N  * @}
N  */
N
N/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
