// Seed: 724760522
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    output id_8,
    output logic id_9
);
  assign id_8[1'b0] = ~id_0 != 1;
endmodule
