
Warning-[UNKWN_OPTVSIM] Unknown option passed
  Ignoring unknown option '-warn=IWNF' passed to 'vcs' and continuing 
  compilation.

Command: vcs -full64 -lca -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed -f \
filelist.f -timescale=1ps/1ps -sverilog +v2k +verilog2001ext+.v +lint=TFIPC-L -l \
compile.log -warn=IWNF -assert enable_diag +incdir+../../../../../MyCode/src -P /home/dalys/Synopsys/verdi/share/PLI/VCS/LINUX64/novas.tab \
/home/dalys/Synopsys/verdi/share/PLI/VCS/LINUX64/pli.a -top ep_g3x8_avmm256_tb
*** Using c compiler gcc-4.8 instead of cc ...
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Fri Apr 10 17:04:03 2020
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '/home/dalys/MySpace/libs/sim_lib/altera_lnsim.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0/sim/ep_g3x8_avmm256_clk_0.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/dma_control_171/sim/dma_controller.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/dma_control_171/sim/altpcie_dynamic_control.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/sim/ep_g3x8_avmm256_dma_control_0.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0/altera_avalon_onchip_memory2_171/sim/ep_g3x8_avmm256_onchip_memory2_0_altera_avalon_onchip_memory2_171_2hwxsvq.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_onchip_memory2_0/sim/ep_g3x8_avmm256_onchip_memory2_0.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_a10_functions_h.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_resync.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_arbiter.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_avmm.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/a10_avmm_h.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_pipe_retry.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_avmm_csr.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_prbs_accum.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_odi_accel.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_arb.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_params_h.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/pcie_mgmt_commands_h.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/pcie_mgmt_functions_h.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/pcie_mgmt_program.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/pcie_mgmt_cpu.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/pcie_mgmt_master.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_ip.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/ep_g3x8_avmm256_DUT_altera_xcvr_native_a10_1711_qsxpgua.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_opt_logic_qsxpgua.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/phy_g3x8.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/altera_xcvr_fpll_a10.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/alt_xcvr_native_avmm_nf.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/alt_xcvr_pll_embedded_debug.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/alt_xcvr_pll_avmm_csr.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/fpll_g3.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_arb.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_atx_pll_a10_171/sim/ep_g3x8_avmm256_DUT_altera_xcvr_atx_pll_a10_171_pufnv4i.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_opt_logic_pufnv4i.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/lcpll_g3xn.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_hip_pipen1b.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_sc_bitsync.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_reset_delay_sync.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_rs_a10_hip.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_hip_pllnphy.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/skp_det_g3.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altera_xcvr_functions.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_monitor_a10_dlhip_sim.sv'

Warning-[TMBIN] Too many bits in Based Number
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_monitor_a10_dlhip_sim.sv, 140
  The specified width is '12' bits, actually got '40' bits.
  The offending number is : 'FF_FFFF_FFF0'.

Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_tlp_inspector_a10.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_tlp_inspector_cseb_a10.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_tlp_inspector_monitor_a10.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_tlp_inspector_trigger_a10.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_tlp_inspector_pcsig_drive_a10.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_gbfifo.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_scfifo_a10.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_scfifo_ext.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcierd_hip_rs.v'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_256_app.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_hip_interface.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_rxm.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_txs.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_rd.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_2.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_readmem_2.sv'

Warning-[TMBIN] Too many bits in Based Number
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_readmem_2.sv, 362
  The specified width is '3' bits, actually got '12' bits.
  The offending number is : '000'.

Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_tlpgen_2.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_wdalign_2.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav128_dma_wr.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav128_dma_wr_readmem.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav128_dma_wr_tlpgen.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav128_dma_wr_wdalign.sv'

Warning-[DCTTSW] Decimal constant truncated
  Constant '128' is truncated to 7 bits: 0.
  "../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav128_dma_wr_wdalign.sv",
  317
  Source info:       default : max_payload_dw = 7'd128;  //512b


Warning-[TMBIN] Too many bits in Based Number
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav128_dma_wr_wdalign.sv, 1050
  The specified width is '4' bits, actually got '8' bits.
  The offending number is : '04'.


Warning-[TMBIN] Too many bits in Based Number
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav128_dma_wr_wdalign.sv, 1051
  The specified width is '4' bits, actually got '8' bits.
  The offending number is : '08'.


Warning-[TMBIN] Too many bits in Based Number
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav128_dma_wr_wdalign.sv, 1052
  The specified width is '4' bits, actually got '8' bits.
  The offending number is : '0C'.

Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_arbiter.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_cra.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_fifo.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_hprxm_rdwr.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_hprxm_cpl.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_hprxm_txctrl.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_hprxm.sv'
Parsing design file '../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/sim/ep_g3x8_avmm256_DUT.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_master_translator_171/sim/altera_merlin_master_translator.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_master_agent_171/sim/altera_merlin_master_agent.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_slave_agent_171/sim/altera_merlin_slave_agent.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_slave_agent_171/sim/altera_merlin_burst_uncompressor.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_avalon_sc_fifo_171/sim/altera_avalon_sc_fifo.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_23jcmrq.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_vyttjzq.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_demultiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_iamyjly.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/altera_merlin_arbitrator.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_demultiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_demultiplexer_171_bdho4xy.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_lgwlboa.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/error_adapter_171/sim/ep_g3x8_avmm256_error_adapter_171_nt3czwq.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_avalon_st_adapter_171/sim/ep_g3x8_avmm256_altera_avalon_st_adapter_171_yxzsrmq.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_mm_interconnect_171/sim/ep_g3x8_avmm256_altera_mm_interconnect_171_7t36psq.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_gwxgora.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_g6qpmsi.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_tdiu6gq.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_ts3z7ji.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_uncmpr.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_new.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_incr_burst_converter.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_wrap_burst_converter.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_default_burst_converter.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_address_alignment.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_avalon_st_pipeline_stage.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_avalon_st_pipeline_base.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_demultiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_demultiplexer_171_eqvhaxq.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_demultiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_demultiplexer_171_uehjzdy.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_sdxk4oa.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_cckx4ta.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_demultiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_demultiplexer_171_3kxwkza.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_wyhqm3q.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_36d27bi.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_width_adapter_171/sim/altera_merlin_width_adapter.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/error_adapter_171/sim/ep_g3x8_avmm256_error_adapter_171_t2hnnza.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_avalon_st_adapter_171/sim/ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_mm_interconnect_171/sim/ep_g3x8_avmm256_altera_mm_interconnect_171_m6w4bsa.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_eb7dply.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_fpb3wlq.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_demultiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_demultiplexer_171_zgmngca.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_frt5vea.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_mhqksua.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_mm_interconnect_171/sim/ep_g3x8_avmm256_altera_mm_interconnect_171_glb5asi.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_oruwnoi.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_router_171/sim/ep_g3x8_avmm256_altera_merlin_router_171_j5jg6hi.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_traffic_limiter_171/sim/altera_merlin_traffic_limiter.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_traffic_limiter_171/sim/altera_merlin_reorder_memory.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_demultiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_demultiplexer_171_wuqxuai.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_l5g5vfy.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_merlin_multiplexer_171/sim/ep_g3x8_avmm256_altera_merlin_multiplexer_171_azrzo4q.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_mm_interconnect_171/sim/ep_g3x8_avmm256_altera_mm_interconnect_171_66vd26y.v'
Parsing design file '../../../../../ep_g3x8_avmm256/timing_adapter_171/sim/ep_g3x8_avmm256_timing_adapter_171_cjew6aq.sv'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_avalon_st_adapter_171/sim/ep_g3x8_avmm256_altera_avalon_st_adapter_171_5moluky.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_reset_controller_171/sim/altera_reset_controller.v'
Parsing design file '../../../../../ep_g3x8_avmm256/altera_reset_controller_171/sim/altera_reset_synchronizer.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/alt_em10g32.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/alt_em10g32unit.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_clk_rst.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_clock_crosser.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32_gf_mult32_kc.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_creg_map.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_creg_top.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_frm_decoder.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_pipeline_base.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_reset_synchronizer.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rr_clock_crosser.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rst_cnt.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_fctl_overflow.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_fctl_preamble.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_frm_control.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_pfc_flow_control.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_pfc_pause_conversion.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_pkt_backpressure_control.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii16b_top.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_gmii_mii.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_layer.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_status_aligner.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_top.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_stat_mem.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_stat_reg.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_data_frm_gen.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_srcaddr_inserter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_err_aligner.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_flow_control.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_frm_arbiter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_frm_muxer.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_beat_conversion.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_frm_gen.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pause_req.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_pfc_frm_gen.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rr_buffer.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_gmii16b_top.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_layer.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_sc_fifo.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_top.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_gmii_decoder_dfa.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_encoder_dfa.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram_bundle.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_hecc.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_dc_fifo_secc.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_hecc.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avalon_sc_fifo_secc.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_dec_18_12.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_dec_39_32.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_enc_12_18.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_ecc_enc_32_39.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_rs_xgmii_ultra.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_avst_to_gmii_if.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii_to_avst_if.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii_tsu.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii16b_tsu.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_lpm_mult.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_ptp_aligner.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_ptp_detector.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_rx_ptp_top.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_crc_inserter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii_ptp_inserter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_ptp_processor.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_ptp_top.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_xgmii_crc_inserter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_xgmii_tsu.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc328generator.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32ctl8.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_crc32galois8.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii_crc_inserter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii16b_crc_inserter.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_gmii16b_crc32.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/alt_em10g32_avalon_dc_fifo.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/alt_em10g32_dcfifo_synchronizer_bundle.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/alt_em10g32_std_synchronizer.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/altera_std_synchronizer_nocut.v'
Parsing design file '../../../../../XG/XG_tb/XG_tb/sim/../../../XG/sim/XG.v'
Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_resync.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_resync.sv",
  44
  Source info: module alt_xcvr_resync #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_resync.sv",
  44
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_arbiter.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_arbiter.sv",
  26
  Source info: module alt_xcvr_arbiter #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_arbiter.sv",
  26
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  25
  Source info: module twentynm_pcs_rev_20nm1
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  25
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  4625
  Source info: module twentynm_pcs_rev_20nm2
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  4625
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  9225
  Source info: module twentynm_pcs_rev_20nm3
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  9225
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  13825
  Source info: module twentynm_pcs_rev_20nm4
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  13825
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  18425
  Source info: module twentynm_pcs_rev_20nm5
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  18425
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  23025
  Source info: module twentynm_pcs_rev_20nm5es
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  23025
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  27625
  Source info: module twentynm_pcs_rev_20nm5es2
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  27625
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  32225
  Source info: module twentynm_pcs_rev_20nm4es
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pcs.sv",
  32225
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  25
  Source info: module twentynm_pma_rev_20nm1
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  25
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  1610
  Source info: module twentynm_pma_rev_20nm2
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  1610
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  3195
  Source info: module twentynm_pma_rev_20nm3
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  3195
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  4780
  Source info: module twentynm_pma_rev_20nm4
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  4780
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  6365
  Source info: module twentynm_pma_rev_20nm5
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  6365
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  7950
  Source info: module twentynm_pma_rev_20nm5es
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  7950
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  9537
  Source info: module twentynm_pma_rev_20nm5es2
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  9537
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  11122
  Source info: module twentynm_pma_rev_20nm4es
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_pma.sv",
  11122
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_avmm.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_avmm.sv",
  17
  Source info: module twentynm_xcvr_avmm
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_avmm.sv",
  17
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  25
  Source info: module twentynm_xcvr_native #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  25
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  7523
  Source info: module twentynm_xcvr_native_rev_20nm1 #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  7523
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  9956
  Source info: module twentynm_xcvr_native_rev_20nm2 #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  9956
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  12389
  Source info: module twentynm_xcvr_native_rev_20nm3 #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  12389
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  14822
  Source info: module twentynm_xcvr_native_rev_20nm4 #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  14822
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  17255
  Source info: module twentynm_xcvr_native_rev_20nm5 #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  17255
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  19688
  Source info: module twentynm_xcvr_native_rev_20nm5es #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  19688
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  22121
  Source info: module twentynm_xcvr_native_rev_20nm5es2 #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  22121
  This module will be overridden by the last declaration.
  


Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  24554
  Source info: module twentynm_xcvr_native_rev_20nm4es #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_native.sv",
  24554
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_pipe_retry.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_pipe_retry.sv",
  15
  Source info: module alt_xcvr_native_pipe_retry (
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_pipe_retry.sv",
  15
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_avmm_csr.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_avmm_csr.sv",
  16
  Source info: module alt_xcvr_native_avmm_csr #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_avmm_csr.sv",
  16
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_prbs_accum.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_prbs_accum.sv",
  16
  Source info: module alt_xcvr_native_prbs_accum (
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_prbs_accum.sv",
  16
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_odi_accel.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_odi_accel.sv",
  16
  Source info: module alt_xcvr_native_odi_accel #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_odi_accel.sv",
  16
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_arb.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_arb.sv",
  16
  Source info: module alt_xcvr_native_rcfg_arb #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_arb.sv",
  16
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_cpu.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_cpu.sv",
  17
  Source info: module pcie_mgmt_cpu #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/pcie_mgmt_cpu.sv",
  17
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_master.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/pcie_mgmt_master.sv",
  17
  Source info: module pcie_mgmt_master #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/pcie_mgmt_master.sv",
  17
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_ip.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_ip.sv",
  18
  Source info: module altera_xcvr_native_pcie_dfe_ip #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_native_a10_1711/sim/altera_xcvr_native_pcie_dfe_ip.sv",
  18
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/Phy_altera_xcvr_native_a10_1711_y7cueai.sv'
Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_native_rcfg_opt_logic_y7cueai.sv'
Parsing design file '../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/sim/Phy.v'
Parsing design file '../../../../../XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/altera_xcvr_functions.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/altera_xcvr_functions.sv",
  20
  Source info: package altera_xcvr_functions;
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altera_xcvr_functions.sv",
  20
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/alt_xcvr_resync.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/alt_xcvr_resync.sv",
  44
  Source info: module alt_xcvr_resync #(
  Previously declared 
  at:"../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_resync.sv",
  44
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/altera_xcvr_reset_control.sv'
Parsing design file '../../../../../XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/alt_xcvr_reset_counter.sv'
Parsing design file '../../../../../XG/Phy_rst/sim/Phy_rst.v'
Parsing design file '../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/twentynm_xcvr_avmm.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/twentynm_xcvr_avmm.sv",
  17
  Source info: module twentynm_xcvr_avmm
  Previously declared 
  at:"../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/twentynm_xcvr_avmm.sv",
  17
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_resync.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_resync.sv",
  44
  Source info: module alt_xcvr_resync #(
  Previously declared 
  at:"../../../../../XG/Phy_rst/sim/../altera_xcvr_reset_control_171/sim/alt_xcvr_resync.sv",
  44
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_arbiter.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_arbiter.sv",
  26
  Source info: module alt_xcvr_arbiter #(
  Previously declared 
  at:"../../../../../XG/Phy_tb/Phy_tb/sim/../../../Phy/altera_xcvr_native_a10_1711/sim/alt_xcvr_arbiter.sv",
  26
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_arb.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_arb.sv",
  16
  Source info: module alt_xcvr_atx_pll_rcfg_arb #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_arb.sv",
  16
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv",
  36
  Source info: module a10_xcvr_atx_pll 
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv",
  36
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_embedded_debug.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_embedded_debug.sv",
  14
  Source info: module alt_xcvr_pll_embedded_debug #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/alt_xcvr_pll_embedded_debug.sv",
  14
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_avmm_csr.sv'

Warning-[OPD] Override previous declaration
  "../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_pll_avmm_csr.sv",
  14
  Source info: module alt_xcvr_pll_avmm_csr #(
  Previously declared 
  at:"../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/alt_xcvr_pll_avmm_csr.sv",
  14
  This module will be overridden by the last declaration.
  

Parsing design file '../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/atx_pll_altera_xcvr_atx_pll_a10_171_pyejpdi.sv'
Parsing design file '../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/alt_xcvr_atx_pll_rcfg_opt_logic_pyejpdi.sv'
Parsing design file '../../../../../XG/atx_pll/sim/atx_pll.v'
Parsing design file '../../../../../MyCode/src/MacroDefine.h'
Parsing design file '../../../../../MyCode/common/IP_RamFifoCtrl.v'
Parsing design file '../../../../../MyCode/common/IP_Reg.v'
Parsing design file '../../../../../MyCode/common/IP_RegFifo.v'
Parsing design file '../../../../../MyCode/ram/IP_Ram2P.v'
Parsing design file '../../../../../MyCode/common/IP_AsyncFifo32.v'
Parsing design file '../../../../../MyCode/common/IP_ResetSync.v'
Parsing design file '../../../../../MyCode/common/IP_SyncFlop.v'
Parsing design file '../../../../../MyCode/ram/GenRam2P16D112W.v'
Parsing design file '../../../../../MyCode/ram/GenRam2P16D116W.v'
Parsing design file '../../../../../MyCode/ram/GenRam2P256D16W.v'
Parsing design file '../../../../../MyCode/ram/GenRam2P256D116W.v'
Parsing design file '../../../../../MyCode/ram/GenRam2P256D36W.v'
Parsing design file '../../../../../MyCode/ram/GenRam2P256D3W.v'
Parsing design file '../../../../../MyCode/ram/GenRam2P8D256W.v'
Parsing design file '../../../../../MyCode/fifo/GenRamFifo16D116W.v'
Parsing design file '../../../../../MyCode/fifo/GenRamFifo256D116W.v'
Parsing design file '../../../../../MyCode/fifo/GenRamFifo8D256W.v'
Parsing design file '../../../../../MyCode/fifo/GenRegFifo16D88W.v'
Parsing design file '../../../../../MyCode/fifo/GenRegFifo4D16W.v'
Parsing design file '../../../../../MyCode/fifo/GenRegFifo4D28W.v'
Parsing design file '../../../../../MyCode/fifo/GenRegFifo4D8W.v'
Parsing design file '../../../../../MyCode/fifo/GenRegFifo32D267W.v'
Parsing design file '../../../../../MyCode/fifo/GenRegFifo8D267W.v'
Parsing design file '../../../../../MyCode/fifo/GenRegFifo8D64W.v'
Parsing design file '../../../../../MyCode/fifo/GenRegFifo8D56W.v'
Parsing design file '../../../../../MyCode/src/DdpAssmble.v'
Parsing included file '../../../../../MyCode/src/MacroDefine.h'.
Back to file '../../../../../MyCode/src/DdpAssmble.v'.
Parsing design file '../../../../../MyCode/src/DdpCut.v'
Parsing included file '../../../../../MyCode/src/MacroDefine.h'.
Back to file '../../../../../MyCode/src/DdpCut.v'.
Parsing design file '../../../../../MyCode/src/DdpHdrGen.v'
Parsing included file '../../../../../MyCode/src/MacroDefine.h'.
Back to file '../../../../../MyCode/src/DdpHdrGen.v'.
Parsing design file '../../../../../MyCode/src/DdpLoop.v'
Parsing design file '../../../../../MyCode/src/DmaRequest.v'
Parsing design file '../../../../../MyCode/src/HeaderGen.v'
Parsing design file '../../../../../MyCode/src/HeaderProc.v'
Parsing included file '../../../../../MyCode/src/MacroDefine.h'.
Back to file '../../../../../MyCode/src/HeaderProc.v'.
Parsing design file '../../../../../MyCode/src/GearBox.v'
Parsing design file '../../../../../MyCode/src/PCIeArbiter.v'
Parsing design file '../../../../../MyCode/src/QueuePair.v'
Parsing design file '../../../../../MyCode/src/RdmaOptr.v'
Parsing design file '../../../../../MyCode/src/ReceiveBuffer.v'
Parsing design file '../../../../../MyCode/src/SendBuffer.v'
Parsing design file '../../../../../MyCode/src/SendBufferV2.v'
Parsing design file '../../../../../MyCode/src/StackLoop.v'
Parsing design file '../../../../../MyCode/src/DdpCutPad.v'
Parsing included file '../../../../../MyCode/src/MacroDefine.h'.
Back to file '../../../../../MyCode/src/DdpCutPad.v'.
Parsing design file '../../../../../MyCode/src/DDP.v'
Parsing design file '../../../../../MyCode/src/Rdmap.v'
Parsing design file '../../../../../MyCode/src/RdmaStack.v'
Parsing design file '../../../../../IpTop/nfv_dc_sync.sv'
Parsing design file '../../../../../IpTop/nfv_reset_sync.sv'
Parsing design file '../../../../../IpTop/mac_10g_reset_controller.sv'
Parsing design file '../../../../../IpTop/MacPhy.v'
Parsing design file '../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip/altera_avalon_reset_source_171/sim/verbosity_pkg.sv'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip/altera_avalon_reset_source_171/sim/altera_avalon_reset_source.sv'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip/sim/ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip/altera_avalon_clock_source_171/sim/altera_avalon_clock_source.sv'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip/sim/ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_ltssm_mon.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_pipe_phy.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_pipe32_hip_interface.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_pipe32_driver.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcie_a10_tbed_hwtcl.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/stratixiv_hssi_atoms.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/stratixiv_pcie_hip_atoms.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/stratixv_hssi_atoms.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/stratixv_pcie_hip_atoms.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v'

Warning-[TMR] Text macro redefined
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 42



Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[TMR] Text macro redefined
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 42


Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_top_rp.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcierd_tl_cfg_sample.v'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcied_a10_hwtcl.sv'
Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_constants.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_log.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_shmem.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_rdwr.v'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_req_intf.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_rdwr.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_configure.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_tlp_inspector.v'.

Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_tlp_inspector.v, 413
  The specified width is '16' bits, actually got '64' bits.
  The offending number is : 'FFFF_FFFF_FFFF_FF00'.

Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_constants.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_log.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_shmem.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_req_intf.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_vc_intf_ast_common.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_constants.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_log.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_shmem.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_req_intf.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.
Parsing included file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_g3bfm_vc_intf_ast_common.v'.
Back to file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv'.

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 29606
$unit
  Package 'altera_xcvr_functions_sv_bfm' already wildcard imported. 
  Ignoring altera_xcvr_functions_sv_bfm::*
  See the System Verilog LRM(1800-2005), section 18.1.


Warning-[OPD] Override previous declaration
  "../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv",
  32461
  Source info: module altera_avalon_sc_fifo
  Previously declared 
  at:"../../../../../ep_g3x8_avmm256/altera_avalon_sc_fifo_171/sim/altera_avalon_sc_fifo.v",
  21
  This module will be overridden by the last declaration.
  


Warning-[TMBIN] Too many bits in Based Number
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 37628
  The specified width is '128' bits, actually got '256' bits.
  The offending number is : 
  'FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF'.


Note-[SV-LCM-PPWI] Package previously wildcard imported
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 59344
$unit
  Package 'altera_xcvr_functions_sv_bfm' already wildcard imported. 
  Ignoring altera_xcvr_functions_sv_bfm::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 66335
$unit
  Package 'altera_xcvr_functions_sv_bfm' already wildcard imported. 
  Ignoring altera_xcvr_functions_sv_bfm::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 67953
$unit
  Package 'altera_xcvr_functions_sv_bfm' already wildcard imported. 
  Ignoring altera_xcvr_functions_sv_bfm::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 69995
$unit
  Package 'altera_xcvr_functions_sv_bfm' already wildcard imported. 
  Ignoring altera_xcvr_functions_sv_bfm::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 73907
$unit
  Package 'altera_xcvr_functions_sv_bfm' already wildcard imported. 
  Ignoring altera_xcvr_functions_sv_bfm::*
  See the System Verilog LRM(1800-2005), section 18.1.


Note-[SV-LCM-PPWI] Package previously wildcard imported
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 74887
$unit
  Package 'altera_xcvr_functions_sv_bfm' already wildcard imported. 
  Ignoring altera_xcvr_functions_sv_bfm::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/sim/DUT_pcie_tb_ip.v'
Parsing design file '../../ep_g3x8_avmm256_tb.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/altera_primitives.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/220model.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/sgate.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/altera_mf.v'

Warning-[TMR] Text macro redefined
/home/dalys/MySpace/libs/sim_lib/altera_mf.v, 50
  Text macro (MAX_WIDTH) is redefined. The last definition will override 
  previous ones.
  In 
  ../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v,
  42, it was defined as 256

Parsing library file '/home/dalys/MySpace/libs/sim_lib/twentynm_atoms.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_atoms_ncrypt.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/twentynm_hssi_atoms.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/twentynm_hip_atoms.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/altera_primitives.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/220model.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/sgate.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/altera_mf.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/twentynm_atoms.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_atoms_ncrypt.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/twentynm_hssi_atoms.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/twentynm_hip_atoms.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/altera_primitives.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/220model.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/sgate.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/altera_mf.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/twentynm_atoms.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_atoms_ncrypt.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/twentynm_hssi_atoms.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v'
Parsing library file '/home/dalys/MySpace/libs/sim_lib/twentynm_hip_atoms.v'
Top Level Modules:
       ep_g3x8_avmm256_tb

Warning-[UII-L] Interface not instantiated
/home/dalys/MySpace/libs/sim_lib/altera_lnsim.sv, 35602
  Interface 'twentynm_prblock_if' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/dalys/MySpace/libs/sim_lib/altera_lnsim.sv, 36016
  Interface 'altera_pr_persona_if' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.

TimeScale is 1 ps / 1 fs

Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 74662
"stratixv_atx_pll #(.reference_clock_frequency(refclk_freq_fnl), .output_clock_frequency(outclk_freq_fnl), .refclk_sel(refclk_source_sel_fnl), .fbclk_sel(feedback_clk_fnl), .sel_buf8g(ENABLE_BUF8G), .sel_buf14g(ENABLE_BUF14G), .lcpll_hclk_driver_enable(HCLK_ENABLE_ATX), .enabled_for_reconfig(enabled_for_reconfig), .sim_use_fast_model(sim_use_fast_model), .lc_cmu_pdb("true")) tx_pll( .avmmaddress (local_avmm_address),  .avmmbyteen (local_avmm_byteen),  .avmmclk (local_avmm_clk),  .avmmread (local_avmm_read),  .avmmrstn (local_avmm_rstn),  .avmmwrite (local_avmm_write),  .avmmwritedata (local_avmm_writedata),  .avmmreaddata (atx_avmm_readdata),  .blockselect (atx_avmm_blockselect),  .iqclklc (mux_refclk_out_atx),  .extfbclk (fbclk_in),  .pllfbswblc (pll_fb ... "
  The above instance has fewer port connections than the module definition,
  input port 'fixedclklc' is not connected,
  output port 'frefcmu' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 65153
"stratixv_hssi_gen3_tx_pcs #(.encoder(pcs_g3_tx_encoder), .mode(pcs_g3_tx_mode), .prbs_generator(pcs_g3_tx_prbs_generator), .reverse_lpbk(pcs_g3_tx_reverse_lpbk), .scrambler(pcs_g3_tx_scrambler), .sup_mode(pcs_g3_tx_sup_mode), .tx_bitslip(pcs_g3_tx_tx_bitslip), .tx_bitslip_data(pcs_g3_tx_tx_bitslip_data), .tx_clk_sel(pcs_g3_tx_tx_clk_sel), .tx_g3_dcbal(pcs_g3_tx_tx_g3_dcbal), .tx_gbox_byp(pcs_g3_tx_tx_gbox_byp), .tx_lane_num(pcs_g3_tx_tx_lane_num), .tx_pol_compl(pcs_g3_tx_tx_pol_compl), .use_default_base_address(pcs_g3_tx_use_default_base_address), .user_base_address(pcs_g3_tx_user_base_address)) inst_sv_hssi_gen3_tx_pcs( .avmmreaddata (w_pcs_g3_tx_avmmreaddata),  .blockselect (w_pcs_g3_tx_blockselect),  .dataout (w_pcs_g3_tx_dataout),  .errencode (w_pcs ... "
  The above instance has fewer port connections than the module definition,
  input port 'txpth' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 65597
"stratixv_hssi_gen3_rx_pcs #(.block_sync(pcs_g3_rx_block_sync), .block_sync_sm(pcs_g3_rx_block_sync_sm), .decoder(pcs_g3_rx_decoder), .descrambler(pcs_g3_rx_descrambler), .descrambler_lfsr_check(pcs_g3_rx_descrambler_lfsr_check), .lpbk_force(pcs_g3_rx_lpbk_force), .mode(pcs_g3_rx_mode), .parallel_lpbk(pcs_g3_rx_parallel_lpbk), .rate_match_fifo(pcs_g3_rx_rate_match_fifo), .rate_match_fifo_latency(pcs_g3_rx_rate_match_fifo_latency), .reverse_lpbk(pcs_g3_rx_reverse_lpbk), .rmfifo_empty(pcs_g3_rx_rmfifo_empty), .rmfifo_empty_data(pcs_g3_rx_rmfifo_empty_data), .rmfifo_full(pcs_g3_rx_rmfifo_full), .rmfifo_full_data(pcs_g3_rx_rmfifo_full_data), .rmfifo_pempty(pcs_g3_rx_rmfifo_pempty), .rmfifo_pempty_data(pcs_g3_rx_rmfifo_pempty_data), .rmfifo_pfull(pcs_g3_rx_rm ... "
  The above instance has fewer port connections than the module definition,
  output port 'blklockdint' is not connected,
  output port 'skpdetint' is not connected,
  input port 'txpth' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 72779
"sv_xcvr_emsip_adapter #(.lanes(lanes), .total_lanes(TOTAL_LANES), .deser_factor(deser_factor), .word_size(WORD_SIZE), .hip_hard_reset(hip_hard_reset)) sv_xcvr_emsip_adapter_inst( .pipe_txdata (pipe_txdata),  .pipe_txdatak (pipe_txdatak),  .pipe_txcompliance (pipe_txcompliance),  .pipe_txelecidle (pipe_txelecidle),  .pipe_rxpolarity (pipe_rxpolarity),  .pipe_txdetectrx_loopback (pipe_txdetectrx_loopback),  .pipe_txswing (pipe_txswing),  .pipe_txmargin (pipe_txmargin),  .pipe_txdeemph (pipe_txdeemph),  .pipe_rate (pipe_rate),  .rate_ctrl (rate_ctrl),  .pipe_powerdown (pipe_powerdown),  .rx_eidleinfersel (rx_eidleinfersel),  .pipe_tx_data_valid (pipe_tx_data_valid),  .pipe_tx_blk_start (pipe_tx_blk_start),  .pipe_tx_sync_hdr (pipe_tx_sync_hdr),  .pipe_phys ... "
  The above instance has fewer port connections than the module definition,
  output port 'masktxplllock' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 73584
"sv_xcvr_native #(.rx_enable(1), .tx_enable(1), .bonded_lanes(TOTAL_LANES), .pma_bonding_master(PMA_BONDING_MASTER), .pma_bonding_type("old_xN"), .bonding_master_only(PMA_BONDING_MASTER_ONLY), .pma_prot_mode(PROT_MODE), .plls(NUM_TX_PLLS), .pll_sel(0), .pma_mode(PMA_MODE), .pma_data_rate(PMA_DATA_RATE), .cdr_reference_clock_frequency(pll_refclk_freq), .auto_negotiation(PMA_AUTO_NEGOTIATION), .cgb_sync("pcs_sync_rst"), .pll_feedback("non_pll_feedback"), .pcie_rst(CGB_CNTR_RESET), .pcie_g3_x8(((protocol_version == "Gen 3") ? "pcie_g3_x8" : "non_pcie_g3_x8")), .tx_clk_div(INT_TX_CLK_DIV), .in_cvp_mode(in_cvp_mode), .hip_hard_reset(hip_hard_reset), .reset_scheme(RESET_SCHEME), .bonding_master_ch(BONDING_MASTER_CH), .enable_10g_rx("false"), .enable_10g_tx("fa ... "
  The above instance has fewer port connections than the module definition,
  input port 'in_pld_txdetectrx' is not connected,
  output port 'tx_rxfound' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 40125
"sv_xcvr_pipe_native #(.lanes(LANES), .starting_channel_number(starting_channel_number), .protocol_version(protocol_version), .deser_factor(deser_factor), .pll_refclk_freq(pll_refclk_freq), .hip_hard_reset(hip_hard_reset), .hip_enable(hip_enable), .pipe_low_latency_syncronous_mode(pipe_low_latency_syncronous_mode), .pipe12_rpre_emph_a_val(rpre_emph_a_val), .pipe12_rpre_emph_b_val(rpre_emph_b_val), .pipe12_rpre_emph_c_val(rpre_emph_c_val), .pipe12_rpre_emph_d_val(rpre_emph_d_val), .pipe12_rpre_emph_e_val(rpre_emph_e_val), .pipe12_rvod_sel_a_val(rvod_sel_a_val), .pipe12_rvod_sel_b_val(rvod_sel_b_val), .pipe12_rvod_sel_c_val(rvod_sel_c_val), .pipe12_rvod_sel_d_val(rvod_sel_d_val), .pipe12_rvod_sel_e_val(rvod_sel_e_val)) sv_xcvr_pipe_native( .pll_powerdown ( ... "
  The above instance has fewer port connections than the module definition,
  input port 'pipe_g3_txdeemph' is not connected,
  input port 'pipe_rxpresethint' is not connected,
  output port 'rx_rlv' is not connected,
  output port 'rx_bitslipboundaryselectout' is not connected,
  input port 'rx_seriallpbken' is not connected,
  output port 'frefclk' is not connected,
  output port 'offcaldone' is not connected,
  output port 'rxfreqtxcmuplllock' is not connected,
  output port 'rxpllphaselock' is not connected,
  input port 'offcalen' is not connected,
  input port 'txpcsrstn' is not connected,
  input port 'rxpcsrstn' is not connected,
  input port 'g3txpcsrstn' is not connected,
  input port 'g3rxpcsrstn' is not connected,
  input port 'rxpmarstb' is not connected,
  input port 'txpmasyncp' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 39430
"stratixv_hssi_gen3_pcie_hip #(.func_mode("enable"), .bonding_mode((((low_str(gen123_lane_rate_mode) == "gen1_gen2_gen3") && (low_str(lane_mask) == "x8")) ? "x8_g3" : ((low_str(lane_mask) == "x8") ? "x8_g1g2" : ((low_str(lane_mask) == "x4") ? "x4" : ((low_str(lane_mask) == "x2") ? "x2" : "x1"))))), .prot_mode(((low_str(gen123_lane_rate_mode) == "gen1_gen2_gen3") ? "pipe_g3" : ((low_str(gen123_lane_rate_mode) == "gen1_gen2") ? "pipe_g2" : "pipe_g1"))), .vc_enable(vc_enable), .enable_slot_register(enable_slot_register), .pcie_mode(pcie_mode), .bypass_cdc(bypass_cdc), .enable_rx_reordering(enable_rx_reordering), .enable_rx_buffer_checking(enable_rx_buffer_checking), .single_rx_detect_data(single_rx_detect), .use_crc_forwarding(use_crc_forwarding), .bypass_t ... "
  The above instance has fewer port connections than the module definition,
  output port 'dpriostatus' is not connected,
  output port 'r2cuncecc' is not connected,
  output port 'rxcorrecc' is not connected,
  output port 'retryuncecc' is not connected,
  output port 'retrycorrecc' is not connected,
  input port 'cfgprmbuspld' is not connected,
  input port 'appinterr' is not connected,
  input port 'egressblkerr' is not connected,
  input port 'pmexitd0ack' is not connected,
  output port 'pmexitd0req' is not connected,
  output port 'ratetiedtognd' is not connected,
  output port 'derrcorextrcv1' is not connected,
  input port 'plniotri' is not connected,
  input port 'entest' is not connected,
  output port 'cvpclk' is not connected,
  output port 'cvpdata' is not connected,
  output port 'cvpstartxfer' is not connected,
  output port 'cvpconfig' is not connected,
  output port 'cvpfullconfig' is not connected,
  input port 'cvpconfigready' is not connected,
  input port 'cvpen' is not connected,
  input port 'cvpconfigerror' is not connected,
  input port 'cvpconfigdone' is not connected,
  input port 'iocsrrdydly' is not connected,
  input port 'softaltpe3rstn' is not connected,
  input port 'softaltpe3srstn' is not connected,
  input port 'softaltpe3crstn' is not connected,
  output port 's0ch0emsiptieoff' is not connected,
  output port 's0ch1emsiptieoff' is not connected,
  output port 's0ch2emsiptieoff' is not connected,
  ... ...


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 41125
"generic_pll #(.reference_clock_frequency(pll_refclk_freq), .output_clock_frequency("250.0 MHz")) refclk_to_250mhz( .refclk (refclk),  .outclk (clk250_out),  .locked (open_locked),  .fboutclk (open_fbclkout),  .rst (1'b0),  .fbclk (fbclkout));"
  The above instance has fewer port connections than the module definition,
  input port 'writerefclkdata' is not connected,
  input port 'writeoutclkdata' is not connected,
  input port 'writephaseshiftdata' is not connected,
  input port 'writedutycycledata' is not connected,
  output port 'readrefclkdata' is not connected,
  output port 'readoutclkdata' is not connected,
  output port 'readphaseshiftdata' is not connected,
  output port 'readdutycycledata' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 41128
"generic_pll #(.reference_clock_frequency(pll_refclk_freq), .output_clock_frequency("500.0 MHz")) pll_100mhz_to_500mhz( .refclk (refclk),  .outclk (clk500_out),  .locked (open_locked),  .fboutclk (open_fbclkout),  .rst (1'b0),  .fbclk (fbclkout));"
  The above instance has fewer port connections than the module definition,
  input port 'writerefclkdata' is not connected,
  input port 'writeoutclkdata' is not connected,
  input port 'writephaseshiftdata' is not connected,
  input port 'writedutycycledata' is not connected,
  output port 'readrefclkdata' is not connected,
  output port 'readoutclkdata' is not connected,
  output port 'readphaseshiftdata' is not connected,
  output port 'readdutycycledata' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 47602
"altpcie_hip_256_pipen1b #(.ACDS_V10(ACDS_V10), .MEM_CHECK(MEM_CHECK), .USE_INTERNAL_250MHZ_PLL(USE_INTERNAL_250MHZ_PLL), .pll_refclk_freq(pll_refclk_freq), .enable_pipe32_sim(enable_pipe32_sim), .enable_tl_only_sim(enable_tl_only_sim), .set_pld_clk_x1_625MHz(set_pld_clk_x1_625MHz_hwtcl), .enable_slot_register(enable_slot_register), .pcie_mode(pcie_mode), .hip_reconfig(hip_reconfig_hwtcl), .bypass_cdc(bypass_cdc), .enable_rx_buffer_checking(enable_rx_buffer_checking), .single_rx_detect(single_rx_detect), .use_crc_forwarding(use_crc_forwarding), .gen123_lane_rate_mode(gen123_lane_rate_mode), .lane_mask(lane_mask), .disable_link_x2_support(disable_link_x2_support), .hip_hard_reset(hip_hard_reset), .use_atx_pll(use_atx_pll), .dis_paritychk(dis_paritychk), . ... "
  The above instance has fewer port connections than the module definition,
  output port 'txdatavalid0_ext' is not connected,
  output port 'txdatavalid1_ext' is not connected,
  output port 'txdatavalid2_ext' is not connected,
  output port 'txdatavalid3_ext' is not connected,
  output port 'txdatavalid4_ext' is not connected,
  output port 'txdatavalid5_ext' is not connected,
  output port 'txdatavalid6_ext' is not connected,
  output port 'txdatavalid7_ext' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 4415
"scfifo #(.add_ram_output_register("OFF"), .intended_device_family("Stratix II GX"), .lpm_numwords(TXFIFO_DEPTH), .lpm_showahead("ON"), .lpm_type("scfifo"), .lpm_width(TXFIFO_WIDTH), .lpm_widthu(TXFIFO_WIDTHU), .overflow_checking("OFF"), .underflow_checking("OFF"), .almost_full_value((TXFIFO_DEPTH / 2)), .use_eab("OFF")) tx_data_fifo( .clock (clk_500),  .sclr ((~rstn)),  .data (tx_stream_data_0_int),  .wrreq (tx_st_valid_128),  .rdreq ((tx_st_ready & (~empty))),  .q ({tx_st_sop_int, tx_st_eop_int, tx_st_empty_int, tx_st_data_int[127:0]}),  .empty (empty),  .full (full),  .almost_full (almost_full));"
  The above instance has fewer port connections than the module definition,
  input port 'aclr' is not connected,
  output port 'eccstatus' is not connected,
  output port 'almost_empty' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 4430
"altpcietb_bfm_vc_intf_128 #(.VC_NUM(VC_NUM)) vc_intf_128( .clk_in (clk_500),  .rstn (rstn),  .rx_mask (rx_mask),  .rx_be (rx_st_be_int),  .tx_cred (tx_cred),  .tx_st_ready (tx_ready_int),  .rx_st_sop (rx_st_sop_128),  .rx_st_eop (rx_st_eop_128),  .rx_st_empty (rx_st_empty_128),  .rx_st_data (rx_st_data_128),  .rx_st_valid (rx_st_valid_128),  .rx_st_ready (rx_st_ready_128),  .tx_st_sop (tx_st_sop_128),  .tx_st_eop (tx_st_eop_128),  .tx_st_empty (tx_st_empty_128),  .tx_st_data (tx_st_data_128),  .tx_st_valid (tx_st_valid_128),  .tx_fifo_empty (tx_fifo_empty));"
  The above instance has fewer port connections than the module definition,
  input port 'rx_ecrc_err' is not connected,
  output port 'tx_err' is not connected,
  input port 'cfg_io_bas' is not connected,
  input port 'cfg_np_bas' is not connected,
  input port 'cfg_pr_bas' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 4049
"altpcietb_bfm_vc_intf_256 #(.VC_NUM(VC_NUM)) vc_intf_256( .clk_in (clk_in),  .rstn (rstn),  .rx_mask (rx_mask),  .rx_be (rx_st_be_int),  .tx_cred (tx_cred),  .tx_st_ready (tx_st_ready_int),  .rx_st_sop (rx_st_sop_int),  .rx_st_eop (rx_st_eop_int),  .rx_st_empty (rx_st_empty_int),  .rx_st_data (rx_st_data_int),  .rx_st_valid (rx_valid_int),  .rx_st_ready (rx_st_ready_int),  .tx_st_sop (tx_st_sop_int),  .tx_st_eop (tx_st_eop_int),  .tx_st_empty (tx_st_empty_int),  .tx_st_data (tx_st_data_int),  .tx_st_valid (tx_st_valid_int),  .tx_fifo_empty (tx_fifo_empty));"
  The above instance has fewer port connections than the module definition,
  output port 'tx_err' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 4010
"scfifo #(.add_ram_output_register("OFF"), .intended_device_family("Stratix II GX"), .lpm_numwords(RXFIFO_DEPTH), .lpm_showahead("ON"), .lpm_type("scfifo"), .lpm_width(RXFIFO_WIDTH), .lpm_widthu(RXFIFO_WIDTHU), .overflow_checking("OFF"), .underflow_checking("OFF"), .almost_full_value((RXFIFO_DEPTH / 2)), .use_eab("OFF")) rx_data_fifo( .clock (clk_in),  .sclr ((~rstn)),  .data ({rx_stream_data_2_int, rx_stream_data_1_int, rx_stream_data_0_int}),  .wrreq (rx_st_valid_int),  .rdreq ((rx_st_ready_int & (~empty))),  .q ({rx_st_data_int[255:128], rx_st_sop_int[1], rx_st_eop_int[1], rx_st_be_int[15:8], rx_st_empty_int, unused_st[15:8], rx_st_data_int[127:64], rx_st_be_int[7:0], rx_st_sop_int[0], rx_st_eop_int[0], unused_st[7:0], rx_st_data_int[63:0]}),  .empty  ... "
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcied_a10_hwtcl.sv, 469
"altpcierd_tl_cfg_sample #(.HIP_SV((((device_family_hwtcl == "Arria V") || (device_family_hwtcl == "Cyclone V")) ? 0 : 1))) cfgbus( .pld_clk (pld_clk),  .rstn (app_rstn_dup),  .cfg_busdev (cfg_busdev),  .cfg_devcsr (cfg_devcsr),  .cfg_io_bas (cfg_io_bas),  .cfg_linkcsr (cfg_linkcsr),  .cfg_msicsr (cfg_msicsr),  .cfg_np_bas (cfg_np_bas),  .cfg_pr_bas (cfg_pr_bas),  .cfg_prmcsr (cfg_prmcsr),  .cfg_tcvcmap (open_cfg_tcvcmap),  .tl_cfg_add (tl_cfg_add_r[3:0]),  .tl_cfg_ctl (tl_cfg_ctl_r),  .tl_cfg_ctl_wr (tl_cfg_ctl_wr),  .tl_cfg_sts (tl_cfg_sts_r[52:0]),  .tl_cfg_sts_wr (tl_cfg_sts_wr));"
  The above instance has fewer port connections than the module definition,
  output port 'cfg_io_lim' is not connected,
  output port 'cfg_np_lim' is not connected,
  output port 'cfg_pr_lim' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 892
"altpcie_sv_hip_ast_hwtcl #(.lane_mask_hwtcl("x8"), .gen123_lane_rate_mode_hwtcl("Gen3 (8.0 Gbps)"), .port_type_hwtcl("Root port"), .pcie_spec_version_hwtcl("3.0"), .ast_width_hwtcl("Avalon-ST 256-bit"), .pll_refclk_freq_hwtcl("100 MHz"), .set_pld_clk_x1_625MHz_hwtcl(0), .use_ast_parity(0), .multiple_packets_per_cycle_hwtcl(1), .in_cvp_mode_hwtcl(0), .hip_reconfig_hwtcl(0), .enable_tl_only_sim_hwtcl(0), .use_atx_pll_hwtcl(0), .bar0_size_mask_hwtcl(0), .bar0_io_space_hwtcl("Disabled"), .bar0_64bit_mem_space_hwtcl("Disabled"), .bar0_prefetchable_hwtcl("Disabled"), .bar1_size_mask_hwtcl(0), .bar1_io_space_hwtcl("Disabled"), .bar1_prefetchable_hwtcl("Disabled"), .bar2_size_mask_hwtcl(0), .bar2_io_space_hwtcl("Disabled"), .bar2_64bit_mem_space_hwtcl("Disabled ... "
  The above instance has fewer port connections than the module definition,
  input port 'reservedin' is not connected,
  input port 'busy_xcvr_reconfig' is not connected,
  output port 'fixedclk_locked' is not connected,
  output port 'sim_pipe_clk250_out' is not connected,
  output port 'sim_pipe_clk500_out' is not connected,
  output port 'rxfc_cplbuf_ovf' is not connected,
  input port 'tx_cons_cred_sel' is not connected,
  output port 'hip_reconfig_readdata' is not connected,
  output port 'cfgbp_lane_err' is not connected,
  output port 'cfgbp_link_equlz_req' is not connected,
  output port 'cfgbp_equiz_complete' is not connected,
  output port 'cfgbp_phase_3_successful' is not connected,
  output port 'cfgbp_phase_2_successful' is not connected,
  output port 'cfgbp_phase_1_successful' is not connected,
  output port 'cfgbp_current_deemph' is not connected,
  output port 'cfgbp_current_speed' is not connected,
  output port 'cfgbp_link_up' is not connected,
  output port 'cfgbp_link_train' is not connected,
  output port 'cfgbp_10state' is not connected,
  output port 'cfgbp_10sstate' is not connected,
  output port 'cfgbp_rx_val_pm' is not connected,
  output port 'cfgbp_rx_typ_pm' is not connected,
  output port 'cfgbp_tx_ack_pm' is not connected,
  output port 'cfgbp_ack_phypm' is not connected,
  output port 'cfgbp_vc_status' is not connected,
  output port 'cfgbp_rxfc_max' is not connected,
  output port 'cfgbp_txfc_max' is not connected,
  output port 'cfgbp_txbuf_emp' is not connected,
  output port 'cfgbp_cfgbuf_emp' is not connected,
  output port 'cfgbp_rpbuf_emp' is not connected,
  ... ...


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 1265
"altpcied_a10_hwtcl #(.device_family_hwtcl("Arria 10"), .lane_mask_hwtcl("x8"), .gen123_lane_rate_mode_hwtcl("Gen3 (8.0 Gbps)"), .pld_clockrate_hwtcl(250000000), .port_type_hwtcl("Root port"), .ast_width_hwtcl("Avalon-ST 256-bit"), .extend_tag_field_hwtcl(32), .max_payload_size_hwtcl(256), .num_of_func_hwtcl(1), .port_width_be_hwtcl(32), .port_width_data_hwtcl(256), .avalon_waddr_hwltcl(12), .check_bus_master_ena_hwtcl(1), .check_rx_buffer_cpl_hwtcl(1), .use_crc_forwarding_hwtcl(0), .apps_type_hwtcl(apps_type_hwtcl), .multiple_packets_per_cycle_hwtcl(1)) apps( .coreclkout_hip (dut_coreclkout_hip_clk),  .pld_clk_hip (apps_pld_clk_hip_clk),  .rx_st_valid (dut_rx_st_valid),  .rx_st_sop (dut_rx_st_startofpacket),  .rx_st_eop (dut_rx_st_endofpacket),  .rx_st_ ... "
  The above instance has fewer port connections than the module definition,
  input port 'clr_st' is not connected,
  output port 'aer_msi_num' is not connected,
  output port 'app_int_sts' is not connected,
  output port 'app_msi_func' is not connected,
  output port 'app_msi_num' is not connected,
  output port 'app_msi_req' is not connected,
  output port 'app_msi_tc' is not connected,
  output port 'pex_msi_num' is not connected,
  input port 'rxfc_cplbuf_ovf' is not connected,
  input port 'app_int_ack' is not connected,
  input port 'app_msi_ack' is not connected,
  output port 'derr_cor_ext_rcv_drv' is not connected,
  output port 'derr_cor_ext_rpl_drv' is not connected,
  output port 'derr_rpl_drv' is not connected,
  output port 'dlup_drv' is not connected,
  output port 'dlup_exit_drv' is not connected,
  output port 'ev128ns_drv' is not connected,
  output port 'ev1us_drv' is not connected,
  output port 'hotrst_exit_drv' is not connected,
  output port 'int_status_drv' is not connected,
  output port 'l2_exit_drv' is not connected,
  output port 'lane_act_drv' is not connected,
  output port 'ltssmstate_drv' is not connected,
  output port 'rx_par_err_drv' is not connected,
  output port 'tx_par_err_drv' is not connected,
  output port 'cfg_par_err_drv' is not connected,
  output port 'ko_cpl_spc_header_drv' is not connected,
  output port 'ko_cpl_spc_data_drv' is not connected,
  input port 'free_clk' is not connected,
  input port 'req_compliance_pb' is not connected,
  ... ...


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 320
"rp_gen3_x8_ast256 #(.apps_type_hwtcl(apps_type_hwtcl)) inst( .reconfig_xcvr_clk_clk (reconfig_xcvr_clk_clk),  .refclk_clk (refclk_clk),  .hip_ctrl_test_in (hip_ctrl_test_in),  .hip_ctrl_simu_mode_pipe (hip_ctrl_simu_mode_pipe),  .hip_serial_rx_in0 (hip_serial_rx_in0),  .hip_serial_rx_in1 (hip_serial_rx_in1),  .hip_serial_rx_in2 (hip_serial_rx_in2),  .hip_serial_rx_in3 (hip_serial_rx_in3),  .hip_serial_rx_in4 (hip_serial_rx_in4),  .hip_serial_rx_in5 (hip_serial_rx_in5),  .hip_serial_rx_in6 (hip_serial_rx_in6),  .hip_serial_rx_in7 (hip_serial_rx_in7),  .hip_serial_tx_out0 (hip_serial_tx_out0),  .hip_serial_tx_out1 (hip_serial_tx_out1),  .hip_serial_tx_out2 (hip_serial_tx_out2),  .hip_serial_tx_out3 (hip_serial_tx_out3),  .hip_serial_tx_out4 (hip_serial_tx ... "
  The above instance has fewer port connections than the module definition,
  output port 'hip_pipe_txmargin0' is not connected,
  output port 'hip_pipe_txmargin1' is not connected,
  output port 'hip_pipe_txmargin2' is not connected,
  output port 'hip_pipe_txmargin3' is not connected,
  output port 'hip_pipe_txmargin4' is not connected,
  output port 'hip_pipe_txmargin5' is not connected,
  output port 'hip_pipe_txmargin6' is not connected,
  output port 'hip_pipe_txmargin7' is not connected,
  output port 'hip_pipe_txswing0' is not connected,
  output port 'hip_pipe_txswing1' is not connected,
  output port 'hip_pipe_txswing2' is not connected,
  output port 'hip_pipe_txswing3' is not connected,
  output port 'hip_pipe_txswing4' is not connected,
  output port 'hip_pipe_txswing5' is not connected,
  output port 'hip_pipe_txswing6' is not connected,
  output port 'hip_pipe_txswing7' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcie_a10_tbed_hwtcl.v, 604
"altpcietb_bfm_top_rp #(.pll_refclk_freq_hwtcl(pll_refclk_freq_hwtcl), .gen123_lane_rate_mode_hwtcl(gen123_lane_rate_mode_hwtcl), .lane_mask_hwtcl(lane_mask_hwtcl), .apps_type_hwtcl(apps_type_hwtcl), .serial_sim_hwtcl(1)) altpcietb_bfm_top_rp( .refclk (refclk),  .npor (npor),  .sim_ltssmstate (sim_ltssmstate),  .test_in (test_in),  .sim_pipe_rate (sim_pipe_rate),  .sim_pipe_pclk_in (1'b0),  .sim_pipe_clk250_out (sim_pipe_clk250_out),  .sim_pipe_clk500_out (sim_pipe_clk500_out),  .rx_in0 (rx_in_int0),  .rx_in1 (rx_in_int1),  .rx_in2 (rx_in_int2),  .rx_in3 (rx_in_int3),  .rx_in4 (rx_in_int4),  .rx_in5 (rx_in_int5),  .rx_in6 (rx_in_int6),  .rx_in7 (rx_in_int7),  .tx_out0 (((serial_sim_hwtcl == 1'b0) ? serdes_tx_serial_data[0] : tx_out0)),  .tx_out1 (((seria ... "
  The above instance has fewer port connections than the module definition,
  output port 'simu_mode' is not connected,
  output port 'simu_mode_pipe' is not connected,
  output port 'phystatus0' is not connected,
  output port 'phystatus1' is not connected,
  output port 'phystatus2' is not connected,
  output port 'phystatus3' is not connected,
  output port 'phystatus4' is not connected,
  output port 'phystatus5' is not connected,
  output port 'phystatus6' is not connected,
  output port 'phystatus7' is not connected,
  output port 'rxdata0' is not connected,
  output port 'rxdata1' is not connected,
  output port 'rxdata2' is not connected,
  output port 'rxdata3' is not connected,
  output port 'rxdata4' is not connected,
  output port 'rxdata5' is not connected,
  output port 'rxdata6' is not connected,
  output port 'rxdata7' is not connected,
  output port 'rxdatak0' is not connected,
  output port 'rxdatak1' is not connected,
  output port 'rxdatak2' is not connected,
  output port 'rxdatak3' is not connected,
  output port 'rxdatak4' is not connected,
  output port 'rxdatak5' is not connected,
  output port 'rxdatak6' is not connected,
  output port 'rxdatak7' is not connected,
  output port 'rxelecidle0' is not connected,
  output port 'rxelecidle1' is not connected,
  output port 'rxelecidle2' is not connected,
  output port 'rxelecidle3' is not connected,
  ... ...


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcie_a10_tbed_hwtcl.v, 318
"generic_pll #(.reference_clock_frequency(pll_refclk_freq_hwtcl), .output_clock_frequency("250.0 MHz")) refclk_to_250mhz( .refclk (refclk),  .outclk (sim_pipe_clk250_out),  .locked (open_locked),  .fboutclk (open_fbclkout),  .rst ((~npor)),  .fbclk (fbclkout));"
  The above instance has fewer port connections than the module definition,
  input port 'writerefclkdata' is not connected,
  input port 'writeoutclkdata' is not connected,
  input port 'writephaseshiftdata' is not connected,
  input port 'writedutycycledata' is not connected,
  output port 'readrefclkdata' is not connected,
  output port 'readoutclkdata' is not connected,
  output port 'readphaseshiftdata' is not connected,
  output port 'readdutycycledata' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcie_a10_tbed_hwtcl.v, 321
"generic_pll #(.reference_clock_frequency(pll_refclk_freq_hwtcl), .output_clock_frequency("500.0 MHz")) pll_100mhz_to_500mhz( .refclk (refclk),  .outclk (sim_pipe_clk500_out),  .locked (open_locked),  .fboutclk (open_fbclkout),  .rst ((~npor)),  .fbclk (fbclkout));"
  The above instance has fewer port connections than the module definition,
  input port 'writerefclkdata' is not connected,
  input port 'writeoutclkdata' is not connected,
  input port 'writephaseshiftdata' is not connected,
  input port 'writedutycycledata' is not connected,
  output port 'readrefclkdata' is not connected,
  output port 'readoutclkdata' is not connected,
  output port 'readphaseshiftdata' is not connected,
  output port 'readdutycycledata' is not connected.


Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Lint-[TFIPC-L] Too few instance port connections
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/altera_xcvr_fpll_a10.sv, 843
"twentynm_cmu_fpll_refclk_select #(.pll_clkin_0_src(cmu_fpll_refclk_select_mux_pll_clkin_0_src), .pll_clkin_1_src(cmu_fpll_refclk_select_mux_pll_clkin_1_src), .pll_auto_clk_sw_en(cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en), .pll_clk_loss_edge(cmu_fpll_refclk_select_mux_pll_clk_loss_edge), .pll_clk_loss_sw_en(cmu_fpll_refclk_select_mux_pll_clk_loss_sw_en), .pll_clk_sw_dly(cmu_fpll_refclk_select_mux_pll_clk_sw_dly), .pll_manu_clk_sw_en(cmu_fpll_refclk_select_mux_pll_manu_clk_sw_en), .pll_sw_refclk_src(cmu_fpll_refclk_select_mux_pll_sw_refclk_src), .mux0_inclk0_logical_to_physical_mapping(cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping), .mux0_inclk1_logical_to_physical_mapping(cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical ... "
  The above instance has fewer port connections than the module definition,
  input port 'fpll_cr_pllen' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/altera_xcvr_fpll_a10.sv, 1091
"twentynm_cmu_fpll #(.pll_vco_freq_band_0_fix(cmu_fpll_pll_vco_freq_band_0_fix), .pll_vco_freq_band_0_dyn_low_bits(cmu_fpll_pll_vco_freq_band_0_dyn_low_bits), .pll_vco_freq_band_0_dyn_high_bits(cmu_fpll_pll_vco_freq_band_0_dyn_high_bits), .pll_vco_freq_band_0_fix_high(cmu_fpll_pll_vco_freq_band_0_fix_high), .pll_vco_freq_band_1_fix(cmu_fpll_pll_vco_freq_band_1_fix), .pll_vco_freq_band_1_dyn_low_bits(cmu_fpll_pll_vco_freq_band_1_dyn_low_bits), .pll_vco_freq_band_1_dyn_high_bits(cmu_fpll_pll_vco_freq_band_1_dyn_high_bits), .pll_vco_freq_band_1_fix_high(cmu_fpll_pll_vco_freq_band_1_fix_high), .xpm_cmu_fpll_core_cal_vco_count_length(cmu_fpll_xpm_cmu_fpll_core_cal_vco_count_length), .xpm_cmu_fpll_core_pfd_pulse_width(cmu_fpll_xpm_cmu_fpll_core_pfd_pulse_width ... "
  The above instance has fewer port connections than the module definition,
  input port 'core_refclk' is not connected,
  input port 'extswitch_buf' is not connected,
  input port 'fpll_ppm_clk' is not connected,
  input port 'nfrzdrv' is not connected,
  input port 'nrpi_freeze' is not connected,
  input port 'pllclksel' is not connected,
  input port 'pma_atpg_los_en_n' is not connected,
  output port 'clk_sel_override' is not connected,
  output port 'clk_sel_override_value' is not connected,
  output port 'ppm_clk' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/fpll_g3.v, 2411
"altera_xcvr_fpll_a10 #(.enable_pll_reconfig(1), .rcfg_jtag_enable(0), .rcfg_separate_avmm_busy(0), .dbg_embedded_debug_enable(0), .dbg_capability_reg_enable(0), .dbg_user_identifier(0), .dbg_stat_soft_logic_enable(0), .dbg_ctrl_soft_logic_enable(0), .cmu_fpll_silicon_rev("20nm5"), .cmu_fpll_is_otn("false"), .cmu_fpll_is_sdi("false"), .cmu_fpll_f_max_vco("12500000000"), .cmu_fpll_f_min_vco("6000000000"), .cmu_fpll_feedback("normal"), .cmu_fpll_fpll_cas_out_enable("fpll_cas_out_disable"), .cmu_fpll_fpll_hclk_out_enable("fpll_hclk_out_enable"), .cmu_fpll_fpll_iqtxrxclk_out_enable("fpll_iqtxrxclk_out_disable"), .cmu_fpll_l_counter(2), .cmu_fpll_m_counter(50), .cmu_fpll_n_counter(1), .cmu_fpll_out_freq_hz("0 hz"), .cmu_fpll_out_freq("000010010101000000101111 ... "
  The above instance has fewer port connections than the module definition,
  output port 'avmm_busy1' is not connected,
  output port 'clk_src' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv, 479
"twentynm_hssi_pma_cgb_master #(.enable_debug_info(enable_debug_info), .silicon_rev(hssi_pma_cgb_master_silicon_rev), .datarate(hssi_pma_cgb_master_datarate), .x1_div_m_sel(hssi_pma_cgb_master_x1_div_m_sel), .prot_mode(hssi_pma_cgb_master_prot_mode), .ser_mode(hssi_pma_cgb_master_ser_mode), .cgb_enable_iqtxrxclk(hssi_pma_cgb_master_cgb_enable_iqtxrxclk), .cgb_power_down(hssi_pma_cgb_master_cgb_power_down), .observe_cgb_clocks(hssi_pma_cgb_master_observe_cgb_clocks), .vccdreg_output(hssi_pma_cgb_master_vccdreg_output), .input_select(hssi_pma_cgb_master_input_select), .input_select_gen3(hssi_pma_cgb_master_input_select_gen3), .bonding_reset_enable(hssi_pma_cgb_master_bonding_reset_enable), .optimal(hssi_pma_cgb_master_optimal), .pcie_gen3_bitwidth(hssi_pma ... "
  The above instance has fewer port connections than the module definition,
  output port 'mstcgb_core' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv, 397
"twentynm_atx_pll #(.enable_debug_info(enable_debug_info), .fb_select(atx_pll_fb_select), .bonding(atx_pll_bonding_mode), .prot_mode(atx_pll_prot_mode), .silicon_rev(atx_pll_silicon_rev), .bw_sel(atx_pll_bw_sel), .output_clock_frequency(atx_pll_output_clock_frequency), .reference_clock_frequency(atx_pll_reference_clock_frequency), .m_counter(atx_pll_m_counter), .ref_clk_div(atx_pll_ref_clk_div), .l_counter(atx_pll_l_counter), .dsm_fractional_division(atx_pll_dsm_fractional_division), .cgb_div(atx_pll_cgb_div), .pma_width(atx_pll_pma_width), .hclk_divide(atx_pll_hclk_divide), .dsm_mode(atx_pll_dsm_mode), .l_counter_enable(atx_pll_l_counter_enable), .tank_band(atx_pll_tank_band), .tank_sel(atx_pll_tank_sel), .regulator_bypass(atx_pll_regulator_bypass), .pf ... "
  The above instance has fewer port connections than the module definition,
  input port 'core_clk' is not connected,
  output port 'm_cnt_int' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/lcpll_g3xn.v, 1084
"ep_g3x8_avmm256_DUT_altera_xcvr_atx_pll_a10_171_pufnv4i #(.enable_pll_reconfig(1), .rcfg_jtag_enable(0), .rcfg_separate_avmm_busy(0), .dbg_embedded_debug_enable(0), .dbg_capability_reg_enable(0), .dbg_user_identifier(0), .dbg_stat_soft_logic_enable(0), .dbg_ctrl_soft_logic_enable(0), .rcfg_emb_strm_enable(0), .rcfg_profile_cnt(2), .hssi_pma_lc_refclk_select_mux_powerdown_mode("powerup"), .hssi_pma_lc_refclk_select_mux_refclk_select("ref_iqclk0"), .hssi_pma_lc_refclk_select_mux_silicon_rev("20nm5"), .hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping("ref_iqclk0"), .hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping("power_down"), .hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping("power_down"), .hssi_pma_lc_ref ... "
  The above instance has fewer port connections than the module definition,
  output port 'avmm_busy1' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_hip_pllnphy.v, 799
"lcpll_g3xn lcpll_g3xn( .pll_powerdown (pll_powerdown_lcpll),  .pll_refclk0 (pll_refclk0),  .pll_locked (pll_locked_lcpll),  .hip_cal_done (pll_cal_done_lcpll),  .mcgb_rst (mcgb_rst),  .mcgb_aux_clk0 (tx_serial_clk0),  .tx_bonding_clocks (tx_bonding_clocks),  .pcie_sw (pcie_sw),  .pcie_sw_done (pcie_sw_done),  .reconfig_clk0 (reconfig_pll1_clk),  .reconfig_reset0 (reconfig_pll1_reset),  .reconfig_write0 (reconfig_pll1_write),  .reconfig_read0 (reconfig_pll1_read),  .reconfig_address0 (reconfig_pll1_address),  .reconfig_writedata0 (reconfig_pll1_writedata),  .reconfig_readdata0 (reconfig_pll1_readdata),  .reconfig_waitrequest0 (reconfig_pll1_waitrequest));"
  The above instance has fewer port connections than the module definition,
  output port 'pll_pcie_clk' is not connected,
  output port 'pll_cal_busy' is not connected,
  output port 'mcgb_hip_cal_done' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_hip_pllnphy.v, 764
"fpll_g3 fpll_g3( .pll_refclk0 (pll_refclk0),  .pll_powerdown (pll_powerdown_fpll),  .pll_locked (pll_locked_fpll),  .tx_serial_clk (tx_serial_clk0),  .pll_pcie_clk (pll_pcie_clk),  .hip_cal_done (pll_cal_done_fpll),  .reconfig_clk0 (reconfig_pll0_clk),  .reconfig_reset0 (reconfig_pll0_reset),  .reconfig_write0 (reconfig_pll0_write),  .reconfig_read0 (reconfig_pll0_read),  .reconfig_address0 (reconfig_pll0_address),  .reconfig_writedata0 (reconfig_pll0_writedata),  .reconfig_readdata0 (reconfig_pll0_readdata),  .reconfig_waitrequest0 (reconfig_pll0_waitrequest));"
  The above instance has fewer port connections than the module definition,
  output port 'pll_cal_busy' is not connected,
  output port 'mcgb_hip_cal_done' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_hip_pipen1b.v, 2878
"twentynm_hssi_gen3_x8_pcie_hip #(.func_mode(func_mode), .sup_mode(sup_mode), .lane_rate(lane_rate), .link_width(link_width), .port_type(port_type), .pcie_base_spec(pcie_base_spec), .app_interface_width(app_interface_width), .rx_buffer_credit_alloc(rx_buffer_credit_alloc), .hrdrstctrl_en(hrdrstctrl_en), .uc_calibration_en(uc_calibration_en), .cvp_enable(cvp_enable), .advance_error_reporting(advance_error_reporting), .sim_mode(((ALTPCIE_HIP_256_PIPEN1B_SIM_ONLY == 1) ? "enable" : sim_mode)), .bar0_type(bar0_type), .bar1_type(bar1_type), .bar2_type(bar2_type), .bar3_type(bar3_type), .bar4_type(bar4_type), .bar5_type(bar5_type), .bar0_size_mask(bar0_size_mask), .bar1_size_mask(bar1_size_mask), .bar2_size_mask(bar2_size_mask), .bar3_size_mask(bar3_size_mask) ... "
  The above instance has fewer port connections than the module definition,
  input port 'atpg_los_en_n' is not connected,
  input port 'frzlogic' is not connected,
  input port 'frzreg' is not connected,
  input port 'mem_rscin_rcv_bot' is not connected,
  input port 'mem_rscin_rcv_top' is not connected,
  input port 'mem_rscin_rtry' is not connected,
  input port 'npor' is not connected,
  input port 'plniotri' is not connected,
  input port 'reserved_clk_in' is not connected,
  input port 'reserved_in' is not connected,
  output port 
  'sta_hd_altpe3_hip_core_top_hd_altpe3_hip_core_u_clkmux_core_clk_cnt_reg_0_0_Q'
  is not connected,
  output port 
  'sta_hd_altpe3_hip_core_top_hd_altpe3_hip_core_u_clkmux_core_clk_cnt_reg_1_0_Q'
  is not connected,
  output port 
  'sta_hd_altpe3_hip_core_top_hd_altpe3_hip_core_u_clkmux_core_clk_cnt_reg_2_0_Q'
  is not connected,
  output port 'csr_dout' is not connected,
  output port 'csr_out' is not connected,
  output port 'csr_pipe_out' is not connected,
  output port 'cvp_clk' is not connected,
  output port 'cvp_config' is not connected,
  output port 'cvp_data' is not connected,
  output port 'cvp_full_config' is not connected,
  output port 'cvp_start_xfer' is not connected,
  output port 'k_hip_pcs_chnl_en' is not connected,
  output port 'k_hrc_chnl_en' is not connected,
  output port 'k_hrc_chnl_txpll_master_cgb_rst_en' is not connected,
  output port 'k_hrc_chnl_txpll_rst_en' is not connected,
  output port 'mem_rscout_rcv_bot' is not connected,
  output port 'mem_rscout_rcv_top' is not connected,
  output port 'mem_rscout_rtry' is not connected,
  output port 'pld_gp_ctrl' is not connected,
  output port 'r2c_unc_ecc' is not connected,
  ... ...


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_hip_pipen1b.v, 3902
"generic_pll #(.reference_clock_frequency(pll_refclk_freq), .output_clock_frequency("250.0 MHz")) refclk_to_250mhz( .refclk (refclk),  .outclk (clk250_out),  .locked (open_locked),  .fboutclk (open_fbclkout),  .rst (1'b0),  .fbclk (fbclkout));"
  The above instance has fewer port connections than the module definition,
  input port 'writerefclkdata' is not connected,
  input port 'writeoutclkdata' is not connected,
  input port 'writephaseshiftdata' is not connected,
  input port 'writedutycycledata' is not connected,
  output port 'readrefclkdata' is not connected,
  output port 'readoutclkdata' is not connected,
  output port 'readphaseshiftdata' is not connected,
  output port 'readdutycycledata' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_hip_pipen1b.v, 3905
"generic_pll #(.reference_clock_frequency(pll_refclk_freq), .output_clock_frequency("500.0 MHz")) pll_100mhz_to_500mhz( .refclk (refclk),  .outclk (clk500_out),  .locked (open_locked),  .fboutclk (open_fbclkout),  .rst (1'b0),  .fbclk (fbclkout));"
  The above instance has fewer port connections than the module definition,
  input port 'writerefclkdata' is not connected,
  input port 'writeoutclkdata' is not connected,
  input port 'writephaseshiftdata' is not connected,
  input port 'writedutycycledata' is not connected,
  output port 'readrefclkdata' is not connected,
  output port 'readoutclkdata' is not connected,
  output port 'readphaseshiftdata' is not connected,
  output port 'readdutycycledata' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_hip_interface.sv, 522
"scfifo #(.add_ram_output_register("ON"), .intended_device_family("Stratix V"), .lpm_numwords(64), .lpm_showahead("OFF"), .lpm_type("scfifo"), .lpm_width(TX_FIFO_WIDTH), .lpm_widthu(6), .overflow_checking("ON"), .underflow_checking("ON"), .use_eab("ON")) tx_output_fifo( .rdreq (tx_fifo_rdreq),  .clock (Clk_i),  .wrreq (TxFifoWrReq_i),  .data (TxFifoData_i),  .usedw (tx_fifo_count),  .empty (output_fifo_rdempty),  .q (tx_fifo_dataq),  .aclr ((~Rstn_i)),  .sclr (1'b0));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_rd.sv, 3002
"scfifo #(.add_ram_output_register("ON"), .intended_device_family("Stratix V"), .lpm_numwords(512), .lpm_showahead("OFF"), .lpm_type("scfifo"), .lpm_width((DMA_WIDTH + (DMA_WIDTH / 8))), .lpm_widthu(9), .overflow_checking("ON"), .underflow_checking("ON"), .use_eab("ON")) avmmwr_data_fifo( .rdreq (avmmwr_data_fifo_rdreq),  .clock (Clk_i),  .wrreq (rdcpl_write_state_reg),  .data (avmmwr_fifo_data),  .usedw (avmmwr_fifo_usedw),  .empty (avmmwr_data_fifo_empty),  .q (avmmwr_write_data),  .aclr ((~Rstn_i)),  .sclr (1'b0));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_readmem_2.sv, 440
"altsyncram #(.intended_device_family("Stratix V"), .operation_mode("DUAL_PORT"), .width_a(256), .widthad_a(9), .numwords_a(512), .width_b(256), .widthad_b(9), .numwords_b(512), .lpm_type("altsyncram"), .width_byteena_a(1), .outdata_reg_b("UNREGISTERED"), .indata_aclr_a("NONE"), .wrcontrol_aclr_a("NONE"), .address_aclr_a("NONE"), .address_reg_b("CLOCK0"), .address_aclr_b("NONE"), .outdata_aclr_b("NONE"), .power_up_uninitialized("FALSE"), .ram_block_type("AUTO"), .read_during_write_mode_mixed_ports("DONT_CARE")) wr_data_buff( .wren_a (read_data_valid_reg),  .clock0 (Clk_i),  .address_a (data_wraddr),  .address_b (data_rdaddr),  .data_a (read_data_reg),  .q_b (DataRamReadData_o));"
  The above instance has fewer port connections than the module definition,
  input port 'rden_a' is not connected,
  input port 'clocken2' is not connected,
  input port 'clocken3' is not connected,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_wdalign_2.sv, 2069
"altsyncram #(.intended_device_family("Stratix V"), .operation_mode("DUAL_PORT"), .width_a(258), .widthad_a(9), .numwords_a(512), .width_b(258), .widthad_b(9), .numwords_b(512), .lpm_type("altsyncram"), .width_byteena_a(1), .outdata_reg_b("UNREGISTERED"), .indata_aclr_a("NONE"), .wrcontrol_aclr_a("NONE"), .address_aclr_a("NONE"), .address_reg_b("CLOCK0"), .address_aclr_b("NONE"), .outdata_aclr_b("NONE"), .power_up_uninitialized("FALSE"), .ram_block_type("AUTO"), .read_during_write_mode_mixed_ports("DONT_CARE")) aligned_data_buff( .wren_a (wralign_data_wren_reg3),  .clock0 (Clk_i),  .address_a (aligned_wr_address_counter),  .address_b (AlignedRamRdAddr_i),  .data_a (align_buffer_datain_reg),  .q_b (AlignedRamData_o));"
  The above instance has fewer port connections than the module definition,
  input port 'rden_a' is not connected,
  input port 'clocken2' is not connected,
  input port 'clocken3' is not connected,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_wdalign_2.sv, 2368
"scfifo #(.add_ram_output_register("ON"), .intended_device_family("Stratix V"), .lpm_numwords(16), .lpm_showahead("ON"), .lpm_type("scfifo"), .lpm_width(139), .lpm_widthu(4), .overflow_checking("OFF"), .underflow_checking("OFF"), .use_eab("OFF")) tlp_header_fifo( .rdreq (TLPHeaderFifoRdReq_i),  .clock (Clk_i),  .wrreq (tlp_header_wrreq_reg),  .data (tlp_header_fifo_input),  .usedw (tlp_hdr_fifo_usedw),  .empty (TLPHeaderFifoEmpty_o),  .q (TLPHeaderFifoData_o),  .aclr (1'b0),  .sclr (Srst_i));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
"altpcieav_256_app #(.DEVICE_FAMILY("Arria 10"), .DMA_WIDTH(dma_width_hwtcl), .DMA_BE_WIDTH(dma_be_width_hwtcl), .DMA_BRST_CNT_W(dma_brst_cnt_w_hwtcl), .RDDMA_AVL_ADDR_WIDTH(64), .WRDMA_AVL_ADDR_WIDTH(64), .BAR0_SIZE_MASK(avmm_bar0_size_mask), .BAR1_SIZE_MASK(avmm_bar1_size_mask), .BAR2_SIZE_MASK(avmm_bar2_size_mask), .BAR3_SIZE_MASK(avmm_bar3_size_mask), .BAR4_SIZE_MASK(avmm_bar4_size_mask), .BAR5_SIZE_MASK(avmm_bar5_size_mask), .BAR0_TYPE(avmm_bar0_type), .BAR1_TYPE(avmm_bar1_type), .BAR2_TYPE(avmm_bar2_type), .BAR3_TYPE(avmm_bar3_type), .BAR4_TYPE(avmm_bar4_type), .BAR5_TYPE(avmm_bar5_type), .TX_S_ADDR_WIDTH(txs_addr_width_integer_hwtcl), .dma_use_scfifo_ext(dma_use_scfifo_ext_hwtcl), .WRDMA_VERSION_2(((dma_width_hwtcl == 256) ? 1 : 0)), .EXTENDED_TAG ... "
  The above instance has fewer port connections than the module definition,
  output port 'AvWrDmaReadByteEnable_o' is not connected,
  input port 'IntxReq_i' is not connected,
  output port 'IntxAck_o' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 3810
"altpcie_a10_hip_pipen1b #(.adme_enable_hwtcl(adme_enable_hwtcl), .reconfig_address_width_integer_hwtcl(reconfig_address_width_integer_hwtcl), .MEM_CHECK(MEM_CHECK), .USE_INTERNAL_250MHZ_PLL(USE_INTERNAL_250MHZ_PLL), .USE_ALTPCIE_RS_HIP_LOGIC(USE_ALTPCIE_RS_HIP_LOGIC), .cseb_autonomous_hwtcl(cseb_autonomous_hwtcl), .speed_change_hwtcl(speed_change_hwtcl), .hip_reconfig(hip_reconfig_hwtcl), .func_mode(func_mode), .sup_mode(sup_mode), .lane_rate(lane_rate), .link_width(link_width), .port_type(port_type), .pcie_base_spec(pcie_base_spec), .app_interface_width(app_interface_width), .rx_buffer_credit_alloc(rx_buffer_credit_alloc), .hrdrstctrl_en(hrdrstctrl_en), .uc_calibration_en(((ALTPCIE_A10_HIP_AST_HWTCL_SIM_ONLY == 1) ? "uc_calibration_dis" : uc_calibratio ... "
  The above instance has fewer port connections than the module definition,
  input port 'memredenscan' is not connected,
  input port 'memredscen' is not connected,
  input port 'memredscin' is not connected,
  input port 'memredsclk' is not connected,
  input port 'memredscrst' is not connected,
  input port 'memredscsel' is not connected,
  input port 'memregscanin' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/sim/ep_g3x8_avmm256_DUT.v, 1564
"ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi #(.force_tag_checking_on_hwtcl(0), .bar0_address_width_mux_hwtcl(9), .bar1_address_width_mux_hwtcl(0), .bar2_address_width_mux_hwtcl(0), .bar3_address_width_mux_hwtcl(0), .bar4_address_width_mux_hwtcl(15), .bar5_address_width_mux_hwtcl(0), .data_width_integer_hwtcl(256), .data_width_integer_rxm_txs_hwtcl(32), .data_width_integer_txs_hwtcl(32), .data_byte_width_integer_hwtcl(32), .reconfig_address_width_integer_hwtcl(13), .burst_count_integer_hwtcl(5), .empty_integer_hwtcl(2), .include_dma_hwtcl(1), .txs_addr_width_integer_hwtcl(32), .interface_type_integer_hwtcl(1), .dma_width_hwtcl(256), .dma_be_width_hwtcl(32), .dma_brst_cnt_w_hwtcl(5), .avmm_addr_width_hwtcl(64), .cb_pcie_mode_hwtcl(0), .cb_pcie_rx_ ... "
  The above instance has fewer port connections than the module definition,
  output port 'rx_st_pf_exprom_bar_hit' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/dma_control_171/sim/altpcie_dynamic_control.sv, 543
"scfifo #(.add_ram_output_register("ON"), .intended_device_family("Stratix V"), .lpm_numwords(256), .lpm_showahead("OFF"), .lpm_type("scfifo"), .lpm_width(160), .lpm_widthu(8), .overflow_checking("ON"), .underflow_checking("ON"), .use_eab("ON")) dt_fifo( .rdreq (dt_fifo_rdreq),  .clock (Clk_i),  .wrreq (dt_fifo_wrreq_reg),  .data (dt_fifo_data_in[159:0]),  .usedw (dt_fifo_count),  .empty (dt_fifo_empty),  .q (dt_fifo_dataq),  .aclr ((~Rstn_i)),  .sclr (1'b0));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_dma_control_0/dma_control_171/sim/altpcie_dynamic_control.sv, 543
"scfifo #(.add_ram_output_register("ON"), .intended_device_family("Stratix V"), .lpm_numwords(256), .lpm_showahead("OFF"), .lpm_type("scfifo"), .lpm_width(160), .lpm_widthu(8), .overflow_checking("ON"), .underflow_checking("ON"), .use_eab("ON")) dt_fifo( .rdreq (dt_fifo_rdreq),  .clock (Clk_i),  .wrreq (dt_fifo_wrreq_reg),  .data (dt_fifo_data_in[159:0]),  .usedw (dt_fifo_count),  .empty (dt_fifo_empty),  .q (dt_fifo_dataq),  .aclr ((~Rstn_i)),  .sclr (1'b0));"
  The above instance has fewer port connections than the module definition,
  output port 'eccstatus' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../../XG/XG_tb/XG_tb/sim/../../../XG/alt_em10g32_171/sim/synopsys/rtl/alt_em10g32_altsyncram.v, 25



Lint-[TFIPC-L] Too few instance port connections
../../../../../XG/atx_pll/sim/../altera_xcvr_atx_pll_a10_171/sim/a10_xcvr_atx_pll.sv, 397
"twentynm_atx_pll #(.enable_debug_info(enable_debug_info), .fb_select(atx_pll_fb_select), .bonding(atx_pll_bonding_mode), .prot_mode(atx_pll_prot_mode), .silicon_rev(atx_pll_silicon_rev), .bw_sel(atx_pll_bw_sel), .output_clock_frequency(atx_pll_output_clock_frequency), .reference_clock_frequency(atx_pll_reference_clock_frequency), .m_counter(atx_pll_m_counter), .ref_clk_div(atx_pll_ref_clk_div), .l_counter(atx_pll_l_counter), .dsm_fractional_division(atx_pll_dsm_fractional_division), .cgb_div(atx_pll_cgb_div), .pma_width(atx_pll_pma_width), .hclk_divide(atx_pll_hclk_divide), .dsm_mode(atx_pll_dsm_mode), .l_counter_enable(atx_pll_l_counter_enable), .tank_band(atx_pll_tank_band), .tank_sel(atx_pll_tank_sel), .regulator_bypass(atx_pll_regulator_bypass), .pf ... "
  The above instance has fewer port connections than the module definition,
  input port 'core_clk' is not connected,
  output port 'm_cnt_int' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../XG/atx_pll/sim/atx_pll.v, 110
"atx_pll_altera_xcvr_atx_pll_a10_171_pyejpdi #(.enable_pll_reconfig(0), .rcfg_jtag_enable(0), .rcfg_separate_avmm_busy(0), .dbg_embedded_debug_enable(0), .dbg_capability_reg_enable(0), .dbg_user_identifier(0), .dbg_stat_soft_logic_enable(0), .dbg_ctrl_soft_logic_enable(0), .rcfg_emb_strm_enable(0), .rcfg_profile_cnt(2), .hssi_pma_lc_refclk_select_mux_powerdown_mode("powerup"), .hssi_pma_lc_refclk_select_mux_refclk_select("ref_iqclk0"), .hssi_pma_lc_refclk_select_mux_silicon_rev("20nm5"), .hssi_pma_lc_refclk_select_mux_inclk0_logical_to_physical_mapping("ref_iqclk0"), .hssi_pma_lc_refclk_select_mux_inclk1_logical_to_physical_mapping("power_down"), .hssi_pma_lc_refclk_select_mux_inclk2_logical_to_physical_mapping("power_down"), .hssi_pma_lc_refclk_select_m ... "
  The above instance has fewer port connections than the module definition,
  output port 'avmm_busy1' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v, 782
"RdmaStack uRdmaStack( .clock (dut_coreclkout_hip_clk),  .reset (dut_app_nreset_status_reset),  .WrDCSReadData (WrDCSReadData),  .WrDCSWaitRequest (WrDCSWaitRequest),  .RdDCSReadData (RdDCSReadData),  .RdDCSWaitRequest (RdDCSWaitRequest),  .RQChipSelect_i (mm_interconnect_3_dma_control_0_wrdcs_slave_chipselect),  .RQWrite_i (mm_interconnect_3_dma_control_0_wrdcs_slave_write),  .RQAddress_i (mm_interconnect_3_dma_control_0_wrdcs_slave_address),  .RQWriteData_i (mm_interconnect_3_dma_control_0_wrdcs_slave_writedata),  .RQByteEnable_i (mm_interconnect_3_dma_control_0_wrdcs_slave_byteenable),  .RQRead_i (mm_interconnect_3_dma_control_0_wrdcs_slave_read),  .SQChipSelect_i (mm_interconnect_3_dma_control_0_rddcs_slave_chipselect),  .SQWrite_i (mm_interconnect_3 ... "
  The above instance has fewer port connections than the module definition,
  input port 'ddpPktPop' is not connected.


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_2.sv, 88
"altpcieav_dma_wr_readmem_2 dma_wr_readmem( .Clk_i (Clk_i),  .Srst_i (Srst_i),  .WrDmaRead_o (WrDmaRead_o),  .WrDmaAddress_o (WrDmaAddress_o),  .WrDmaBurstCount_o (WrDmaBurstCount_o),  .WrDmaReadByteEnable_o (WrDmaReadByteEnable_o),  .WrDmaWaitRequest_i (WrDmaWaitRequest_i),  .WrDmaReadDataValid_i (WrDmaReadDataValid_i),  .WrDmaReadData_i (WrDmaReadData_i),  .WrDmaRxData_i (WrDmaRxData_i[159:0]),  .WrDmaRxValid_i (WrDmaRxValid_i),  .WrDmaRxReady_o (WrDmaRxReady_o),  .RawBuffRelease_i (raw_buff_release),  .RawBuffReleaseSize_i (raw_buff_release_size),  .DataRamReadAddr_i (raw_buffer_read_address),  .DataRamReadData_o (raw_buffer_data_out),  .TLPGenDescFifoRdReq_i (desc_fifo_rdreq),  .TLPGenDescFifoDataq_o (desc_fifo_data),  .TLPGenDescFifoCount_o (desc_fi ... "
  The following 4-bit expression is connected to 3-bit port 
  "TLPGenDescFifoCount_o" of module "altpcieav_dma_wr_readmem_2", instance 
  "dma_wr_readmem".
  Expression: desc_fifo_count
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_wr_readmem_2.sv, 615
"altpcie_fifo #(4, 160, ) tlp_gen_desc_fifo( .clk (Clk_i),  .rstn (1'b1),  .srst (Srst_i),  .wrreq (pop_desc_state_reg2),  .rdreq (tlp_gen_desc_fifo_rdreq),  .data (tlp_gen_desc_fifo_data),  .q (tlp_gen_desc_fifo_dataq),  .fifo_count (tlp_gen_desc_fifo_count));"
  The following 4-bit expression is connected to 3-bit port "fifo_count" of 
  module "altpcie_fifo", instance "tlp_gen_desc_fifo".
  Expression: tlp_gen_desc_fifo_count
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../MyCode/src/DdpHdrGen.v, 118
"GenRam2P256D36W uDataLen( .readData (dataLenRdData),  .clockCore (clock),  .enableRead (dataLenRd),  .addressRead (dataLenRdAddr),  .enableWrite (dataLenWr),  .addressWrite (dataLenWrAddr),  .writeData (dataLenWrData));"
  The following 37-bit expression is connected to 36-bit port "readData" of 
  module "GenRam2P256D36W", instance "uDataLen".
  Expression: dataLenRdData
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../MyCode/src/DdpHdrGen.v, 118
"GenRam2P256D36W uDataLen( .readData (dataLenRdData),  .clockCore (clock),  .enableRead (dataLenRd),  .addressRead (dataLenRdAddr),  .enableWrite (dataLenWr),  .addressWrite (dataLenWrAddr),  .writeData (dataLenWrData));"
  The following 37-bit expression is connected to 36-bit port "writeData" of 
  module "GenRam2P256D36W", instance "uDataLen".
  Expression: dataLenWrData
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../MyCode/src/QueuePair.v, 94
"WorkQueue RQ( .clock (clock),  .reset (reset),  .select (RQChipSelect_i),  .write (RQWrite_i),  .address (RQAddress_i),  .wrData (RQWriteData_i),  .byteEnable (RQByteEnable_i),  .waitRequest (RQWaitRequest_o),  .read (RQRead_i),  .rdData (RQReadData_o),  .enableWR (RqEnableWRInt),  .disableWR (RqDisableWRInt),  .fifoPop (RqPop),  .data (RqData),  .empty (RqEmpty),  .fifoDepth (RqFifoDepth),  .full (Rqfull));"
  The following 5-bit expression is connected to 1-bit port "fifoDepth" of 
  module "WorkQueue", instance "RQ".
  Expression: RqFifoDepth
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../MyCode/src/QueuePair.v, 251
"GenRamFifo256D116W WorkFifo( .dataOut (data),  .full (full),  .empty (empty),  .almostFullFlag (almostFullFlag),  .almostEmptyFlag (almostEmptyFlag),  .fifoDepth (fifoDepth),  .clockCore (clock),  .resetCore (reset),  .push (fifoPush),  .dataIn (fifoDataIn),  .pop (fifoPop),  .almostFullThreshold (9'd200),  .almostEmptyThreshold (9'd100),  .cpuReadValid (1'b0),  .cpuReadAddress (10'b0));"
  The following 1-bit expression is connected to 9-bit port "fifoDepth" of 
  module "GenRamFifo256D116W", instance "WorkFifo".
  Expression: fifoDepth
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../MyCode/src/QueuePair.v, 251
"GenRamFifo256D116W WorkFifo( .dataOut (data),  .full (full),  .empty (empty),  .almostFullFlag (almostFullFlag),  .almostEmptyFlag (almostEmptyFlag),  .fifoDepth (fifoDepth),  .clockCore (clock),  .resetCore (reset),  .push (fifoPush),  .dataIn (fifoDataIn),  .pop (fifoPop),  .almostFullThreshold (9'd200),  .almostEmptyThreshold (9'd100),  .cpuReadValid (1'b0),  .cpuReadAddress (10'b0));"
  The following 10-bit expression is connected to 8-bit port "cpuReadAddress" 
  of module "GenRamFifo256D116W", instance "WorkFifo".
  Expression: 10'b0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../MyCode/src/Rdmap.v, 238
"DmaRequest uDmaRequest( .RdDCSReadData (RdDCSReadData[31:0]),  .RdDCSWaitRequest (RdDCSWaitRequest),  .RqDmaFifoData (RqDmaFifoData[115:0]),  .RqDmaFifoDepth (RqDmaFifoDepth),  .RqDmaFifoEmpty (RqDmaFifoEmpty),  .RqDmaFifoFull (RqDmaFifoFull),  .SqDmaFifoData (SqDmaFifoData[115:0]),  .SqDmaFifoDepth (SqDmaFifoDepth),  .SqDmaFifoEmpty (SqDmaFifoEmpty),  .SqDmaFifoFull (SqDmaFifoFull),  .WrDCSReadData (WrDCSReadData[31:0]),  .WrDCSWaitRequest (WrDCSWaitRequest),  .clock (clock),  .reset (reset),  .RdDCSAddress (RdDCSAddress[7:0]),  .RdDCSByteEnable (RdDCSByteEnable[3:0]),  .RdDCSChipSelect (RdDCSChipSelect),  .RdDCSRead (RdDCSRead),  .RdDCSWrite (RdDCSWrite),  .RdDCSWriteData (RdDCSWriteData[31:0]),  .RqDmaFifoPop (RqDmaFifoPop),  .SqDmaFifoPop (SqDmaFifo ... "
  The following 5-bit expression is connected to 1-bit port "RqDmaFifoDepth" 
  of module "DmaRequest", instance "uDmaRequest".
  Expression: RqDmaFifoDepth
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../MyCode/src/Rdmap.v, 238
"DmaRequest uDmaRequest( .RdDCSReadData (RdDCSReadData[31:0]),  .RdDCSWaitRequest (RdDCSWaitRequest),  .RqDmaFifoData (RqDmaFifoData[115:0]),  .RqDmaFifoDepth (RqDmaFifoDepth),  .RqDmaFifoEmpty (RqDmaFifoEmpty),  .RqDmaFifoFull (RqDmaFifoFull),  .SqDmaFifoData (SqDmaFifoData[115:0]),  .SqDmaFifoDepth (SqDmaFifoDepth),  .SqDmaFifoEmpty (SqDmaFifoEmpty),  .SqDmaFifoFull (SqDmaFifoFull),  .WrDCSReadData (WrDCSReadData[31:0]),  .WrDCSWaitRequest (WrDCSWaitRequest),  .clock (clock),  .reset (reset),  .RdDCSAddress (RdDCSAddress[7:0]),  .RdDCSByteEnable (RdDCSByteEnable[3:0]),  .RdDCSChipSelect (RdDCSChipSelect),  .RdDCSRead (RdDCSRead),  .RdDCSWrite (RdDCSWrite),  .RdDCSWriteData (RdDCSWriteData[31:0]),  .RqDmaFifoPop (RqDmaFifoPop),  .SqDmaFifoPop (SqDmaFifo ... "
  The following 5-bit expression is connected to 1-bit port "SqDmaFifoDepth" 
  of module "DmaRequest", instance "uDmaRequest".
  Expression: SqDmaFifoDepth
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../MyCode/src/Rdmap.v, 270
"RdmaOptr uRdmaOptr( .RqData (RqData[115:0]),  .RqDmaFifoPop (RqDmaFifoPop),  .RqEmpty (RqEmpty),  .RqFifoDepth (RqFifoDepth),  .RqFull (RqFull),  .SqData (SqData[115:0]),  .SqDmaFifoPop (SqDmaFifoPop),  .SqEmpty (SqEmpty),  .SqFifoDepth (SqFifoDepth),  .SqFull (SqFull),  .ackFifoDataIn (ackFifoDataIn[27:0]),  .ackFifoPush (ackFifoPush),  .clock (clock),  .offloadFifoDataIn (offloadFifoDataIn[7:0]),  .offloadFifoPush (offloadFifoPush),  .reset (reset),  .wrDoneFifoDataIn (wrDoneFifoDataIn[7:0]),  .wrDoneFifoPush (wrDoneFifoPush),  .RqDmaFifoData (RqDmaFifoData[115:0]),  .RqDmaFifoDepth (RqDmaFifoDepth[4:0]),  .RqDmaFifoEmpty (RqDmaFifoEmpty),  .RqDmaFifoFull (RqDmaFifoFull),  .RqPop (RqPop),  .SqDmaFifoData (SqDmaFifoData[115:0]),  .SqDmaFifoDepth (SqDma ... "
  The following 5-bit expression is connected to 1-bit port "RqFifoDepth" of 
  module "RdmaOptr", instance "uRdmaOptr".
  Expression: RqFifoDepth
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v, 782
"RdmaStack uRdmaStack( .clock (dut_coreclkout_hip_clk),  .reset (dut_app_nreset_status_reset),  .WrDCSReadData (WrDCSReadData),  .WrDCSWaitRequest (WrDCSWaitRequest),  .RdDCSReadData (RdDCSReadData),  .RdDCSWaitRequest (RdDCSWaitRequest),  .RQChipSelect_i (mm_interconnect_3_dma_control_0_wrdcs_slave_chipselect),  .RQWrite_i (mm_interconnect_3_dma_control_0_wrdcs_slave_write),  .RQAddress_i (mm_interconnect_3_dma_control_0_wrdcs_slave_address),  .RQWriteData_i (mm_interconnect_3_dma_control_0_wrdcs_slave_writedata),  .RQByteEnable_i (mm_interconnect_3_dma_control_0_wrdcs_slave_byteenable),  .RQRead_i (mm_interconnect_3_dma_control_0_wrdcs_slave_read),  .SQChipSelect_i (mm_interconnect_3_dma_control_0_rddcs_slave_chipselect),  .SQWrite_i (mm_interconnect_3 ... "
  The following 6-bit expression is connected to 5-bit port "lastNum" of 
  module "RdmaStack", instance "uRdmaStack".
  Expression: lastNum
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v, 782
"RdmaStack uRdmaStack( .clock (dut_coreclkout_hip_clk),  .reset (dut_app_nreset_status_reset),  .WrDCSReadData (WrDCSReadData),  .WrDCSWaitRequest (WrDCSWaitRequest),  .RdDCSReadData (RdDCSReadData),  .RdDCSWaitRequest (RdDCSWaitRequest),  .RQChipSelect_i (mm_interconnect_3_dma_control_0_wrdcs_slave_chipselect),  .RQWrite_i (mm_interconnect_3_dma_control_0_wrdcs_slave_write),  .RQAddress_i (mm_interconnect_3_dma_control_0_wrdcs_slave_address),  .RQWriteData_i (mm_interconnect_3_dma_control_0_wrdcs_slave_writedata),  .RQByteEnable_i (mm_interconnect_3_dma_control_0_wrdcs_slave_byteenable),  .RQRead_i (mm_interconnect_3_dma_control_0_wrdcs_slave_read),  .SQChipSelect_i (mm_interconnect_3_dma_control_0_rddcs_slave_chipselect),  .SQWrite_i (mm_interconnect_3 ... "
  The following 6-bit expression is connected to 5-bit port "rgstrPtr" of 
  module "RdmaStack", instance "uRdmaStack".
  Expression: rgstrPtr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v, 870
"ReceiveBuffer uReceiveBuffer( .clock (dut_coreclkout_hip_clk),  .reset (dut_app_nreset_status_reset),  .address (mm_interconnect_2_onchip_memory2_0_s2_address),  .clken (mm_interconnect_2_onchip_memory2_0_s2_clken),  .chipselect (mm_interconnect_2_onchip_memory2_0_s2_chipselect),  .write (mm_interconnect_2_onchip_memory2_0_s2_write),  .readdata (mm_interconnect_2_onchip_memory2_0_s2_readdata),  .writedata (mm_interconnect_2_onchip_memory2_0_s2_writedata),  .byteenable (mm_interconnect_2_onchip_memory2_0_s2_byteenable),  .QN (QN),  .push (push),  .pushData (pushData),  .bufRegister (bufRegister),  .rgstrNum (rgstrNum),  .bufRelease (bufRelease),  .rgstrPtr (rgstrPtr),  .lastNum (lastNum),  .poolFull (poolFull),  .poolEmpty (poolEmpty),  .freshMapping (bu ... "
  The following 6-bit expression is connected to 5-bit port "rgstrPtr" of 
  module "ReceiveBuffer", instance "uReceiveBuffer".
  Expression: rgstrPtr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v, 870
"ReceiveBuffer uReceiveBuffer( .clock (dut_coreclkout_hip_clk),  .reset (dut_app_nreset_status_reset),  .address (mm_interconnect_2_onchip_memory2_0_s2_address),  .clken (mm_interconnect_2_onchip_memory2_0_s2_clken),  .chipselect (mm_interconnect_2_onchip_memory2_0_s2_chipselect),  .write (mm_interconnect_2_onchip_memory2_0_s2_write),  .readdata (mm_interconnect_2_onchip_memory2_0_s2_readdata),  .writedata (mm_interconnect_2_onchip_memory2_0_s2_writedata),  .byteenable (mm_interconnect_2_onchip_memory2_0_s2_byteenable),  .QN (QN),  .push (push),  .pushData (pushData),  .bufRegister (bufRegister),  .rgstrNum (rgstrNum),  .bufRelease (bufRelease),  .rgstrPtr (rgstrPtr),  .lastNum (lastNum),  .poolFull (poolFull),  .poolEmpty (poolEmpty),  .freshMapping (bu ... "
  The following 6-bit expression is connected to 5-bit port "lastNum" of 
  module "ReceiveBuffer", instance "uReceiveBuffer".
  Expression: lastNum
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v, 1182
"MacPhy uBenchMac( .csr_clk (clock156M),  .csr_rst_n (dut_app_nreset_status_reset),  .tx_rst_n (dut_app_nreset_status_reset),  .rx_rst_n (dut_app_nreset_status_reset),  .o_tx_rst_n (benchOutTxRst),  .o_rx_rst_n (benchOutRxRst),  .pll_ref_clk (clock644M),  .clk_156 (clock156M),  .clk_312 (clock312M),  .core_pll_locked (dut_app_nreset_status_reset),  .mac_csr_read (1'b0),  .mac_csr_write (1'b0),  .mac_csr_writedata (32'b0),  .mac_csr_address (32'b0),  .phy_csr_read (1'b0),  .phy_csr_write (1'b0),  .phy_csr_writedata (32'b0),  .phy_csr_address (32'b0),  .tx_ready (tx_ready),  .tx_startofpacket (tx_sop),  .tx_valid (tx_valid),  .tx_endofpacket (tx_eop),  .tx_data (tx_data),  .tx_empty (tx_empty),  .tx_error (tx_error),  .rx_ready (rx_ready),  .rx_startofpack ... "
  The following 32-bit expression is connected to 10-bit port 
  "mac_csr_address" of module "MacPhy", instance "uBenchMac".
  Expression: 32'b0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v, 1182
"MacPhy uBenchMac( .csr_clk (clock156M),  .csr_rst_n (dut_app_nreset_status_reset),  .tx_rst_n (dut_app_nreset_status_reset),  .rx_rst_n (dut_app_nreset_status_reset),  .o_tx_rst_n (benchOutTxRst),  .o_rx_rst_n (benchOutRxRst),  .pll_ref_clk (clock644M),  .clk_156 (clock156M),  .clk_312 (clock312M),  .core_pll_locked (dut_app_nreset_status_reset),  .mac_csr_read (1'b0),  .mac_csr_write (1'b0),  .mac_csr_writedata (32'b0),  .mac_csr_address (32'b0),  .phy_csr_read (1'b0),  .phy_csr_write (1'b0),  .phy_csr_writedata (32'b0),  .phy_csr_address (32'b0),  .tx_ready (tx_ready),  .tx_startofpacket (tx_sop),  .tx_valid (tx_valid),  .tx_endofpacket (tx_eop),  .tx_data (tx_data),  .tx_empty (tx_empty),  .tx_error (tx_error),  .rx_ready (rx_ready),  .rx_startofpack ... "
  The following 32-bit expression is connected to 10-bit port 
  "phy_csr_address" of module "MacPhy", instance "uBenchMac".
  Expression: 32'b0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v, 1182
"MacPhy uBenchMac( .csr_clk (clock156M),  .csr_rst_n (dut_app_nreset_status_reset),  .tx_rst_n (dut_app_nreset_status_reset),  .rx_rst_n (dut_app_nreset_status_reset),  .o_tx_rst_n (benchOutTxRst),  .o_rx_rst_n (benchOutRxRst),  .pll_ref_clk (clock644M),  .clk_156 (clock156M),  .clk_312 (clock312M),  .core_pll_locked (dut_app_nreset_status_reset),  .mac_csr_read (1'b0),  .mac_csr_write (1'b0),  .mac_csr_writedata (32'b0),  .mac_csr_address (32'b0),  .phy_csr_read (1'b0),  .phy_csr_write (1'b0),  .phy_csr_writedata (32'b0),  .phy_csr_address (32'b0),  .tx_ready (tx_ready),  .tx_startofpacket (tx_sop),  .tx_valid (tx_valid),  .tx_endofpacket (tx_eop),  .tx_data (tx_data),  .tx_empty (tx_empty),  .tx_error (tx_error),  .rx_ready (rx_ready),  .rx_startofpack ... "
  The following 1-bit expression is connected to 6-bit port "rx_error" of 
  module "MacPhy", instance "uBenchMac".
  Expression: rx_error
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ep_g3x8_avmm256/synth/ep_g3x8_avmm256.v, 1182
"MacPhy uBenchMac( .csr_clk (clock156M),  .csr_rst_n (dut_app_nreset_status_reset),  .tx_rst_n (dut_app_nreset_status_reset),  .rx_rst_n (dut_app_nreset_status_reset),  .o_tx_rst_n (benchOutTxRst),  .o_rx_rst_n (benchOutRxRst),  .pll_ref_clk (clock644M),  .clk_156 (clock156M),  .clk_312 (clock312M),  .core_pll_locked (dut_app_nreset_status_reset),  .mac_csr_read (1'b0),  .mac_csr_write (1'b0),  .mac_csr_writedata (32'b0),  .mac_csr_address (32'b0),  .phy_csr_read (1'b0),  .phy_csr_write (1'b0),  .phy_csr_writedata (32'b0),  .phy_csr_address (32'b0),  .tx_ready (tx_ready),  .tx_startofpacket (tx_sop),  .tx_valid (tx_valid),  .tx_endofpacket (tx_eop),  .tx_data (tx_data),  .tx_empty (tx_empty),  .tx_error (tx_error),  .rx_ready (rx_ready),  .rx_startofpack ... "
  The following 1-bit expression is connected to 2-bit port "pause_data" of 
  module "MacPhy", instance "uBenchMac".
  Expression: 1'b0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 892
"altpcie_sv_hip_ast_hwtcl #("100 MHz", 0, 0, "Root port", "false", 1, "false", 0, 0, "Gen3 (8.0 Gbps)", "x8", 0, "false", "disable", "disable", "Avalon-ST 256-bit", 0, "disable", "disable", 0, "skp_eieos_deskw", 1, 0, "TRUE", "disable", "pclk", 4466, 57345, 1, 16711680, 4466, 57345, "false", 0, "false", "false", "false", "false", "false", "false", "false", 0, "single_vc", "false", 256, 0, 0, "32", 0, 0, 0, 0, "true", "false", 0, 0, 0, 0, 0, 128, 128, "ABCD", 1, "false", 0, 0, "true", "4", "true", "false", "true", "inta", 0, 0, 0, "0", 0, "0", "false", "false", 0, 0, 4, 255, 255, "false", "3.0", 6, 6, 0, "disable", "true", "false", "false", "false", "false", "false", "false", "true", "false", "true", "false", "true", "false", "Disabled", "Disabled", "Disa ... "
  The following 1-bit expression is connected to 2-bit port "rx_st_valid" of 
  module "altpcie_sv_hip_ast_hwtcl", instance "dut".
  Expression: dut_rx_st_valid
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 892
"altpcie_sv_hip_ast_hwtcl #("100 MHz", 0, 0, "Root port", "false", 1, "false", 0, 0, "Gen3 (8.0 Gbps)", "x8", 0, "false", "disable", "disable", "Avalon-ST 256-bit", 0, "disable", "disable", 0, "skp_eieos_deskw", 1, 0, "TRUE", "disable", "pclk", 4466, 57345, 1, 16711680, 4466, 57345, "false", 0, "false", "false", "false", "false", "false", "false", "false", 0, "single_vc", "false", 256, 0, 0, "32", 0, 0, 0, 0, "true", "false", 0, 0, 0, 0, 0, 128, 128, "ABCD", 1, "false", 0, 0, "true", "4", "true", "false", "true", "inta", 0, 0, 0, "0", 0, "0", "false", "false", 0, 0, 4, 255, 255, "false", "3.0", 6, 6, 0, "disable", "true", "false", "false", "false", "false", "false", "false", "true", "false", "true", "false", "true", "false", "Disabled", "Disabled", "Disa ... "
  The following 1-bit expression is connected to 2-bit port "rx_st_err" of 
  module "altpcie_sv_hip_ast_hwtcl", instance "dut".
  Expression: dut_rx_st_error
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 892
"altpcie_sv_hip_ast_hwtcl #("100 MHz", 0, 0, "Root port", "false", 1, "false", 0, 0, "Gen3 (8.0 Gbps)", "x8", 0, "false", "disable", "disable", "Avalon-ST 256-bit", 0, "disable", "disable", 0, "skp_eieos_deskw", 1, 0, "TRUE", "disable", "pclk", 4466, 57345, 1, 16711680, 4466, 57345, "false", 0, "false", "false", "false", "false", "false", "false", "false", 0, "single_vc", "false", 256, 0, 0, "32", 0, 0, 0, 0, "true", "false", 0, 0, 0, 0, 0, 128, 128, "ABCD", 1, "false", 0, 0, "true", "4", "true", "false", "true", "inta", 0, 0, 0, "0", 0, "0", "false", "false", 0, 0, 4, 255, 255, "false", "3.0", 6, 6, 0, "disable", "true", "false", "false", "false", "false", "false", "false", "true", "false", "true", "false", "true", "false", "Disabled", "Disabled", "Disa ... "
  The following 1-bit expression is connected to 2-bit port "tx_st_valid" of 
  module "altpcie_sv_hip_ast_hwtcl", instance "dut".
  Expression: apps_tx_st_valid
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 892
"altpcie_sv_hip_ast_hwtcl #("100 MHz", 0, 0, "Root port", "false", 1, "false", 0, 0, "Gen3 (8.0 Gbps)", "x8", 0, "false", "disable", "disable", "Avalon-ST 256-bit", 0, "disable", "disable", 0, "skp_eieos_deskw", 1, 0, "TRUE", "disable", "pclk", 4466, 57345, 1, 16711680, 4466, 57345, "false", 0, "false", "false", "false", "false", "false", "false", "false", 0, "single_vc", "false", 256, 0, 0, "32", 0, 0, 0, 0, "true", "false", 0, 0, 0, 0, 0, 128, 128, "ABCD", 1, "false", 0, 0, "true", "4", "true", "false", "true", "inta", 0, 0, 0, "0", 0, "0", "false", "false", 0, 0, 4, 255, 255, "false", "3.0", 6, 6, 0, "disable", "true", "false", "false", "false", "false", "false", "false", "true", "false", "true", "false", "true", "false", "Disabled", "Disabled", "Disa ... "
  The following 1-bit expression is connected to 2-bit port "tx_st_err" of 
  module "altpcie_sv_hip_ast_hwtcl", instance "dut".
  Expression: apps_tx_st_error
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 1265
"altpcied_a10_hwtcl #(, 1, "Arria 10", 0, 250000000, "x8", 256, "Gen3 (8.0 Gbps)", "Avalon-ST 256-bit", 256, 32, 32, 12, 1, 1, "Root port", apps_type_hwtcl, 1, , , , , , , , ) apps( .coreclkout_hip (dut_coreclkout_hip_clk),  .pld_clk_hip (apps_pld_clk_hip_clk),  .rx_st_valid (dut_rx_st_valid),  .rx_st_sop (dut_rx_st_startofpacket),  .rx_st_eop (dut_rx_st_endofpacket),  .rx_st_empty (dut_rx_st_empty),  .rx_st_ready (dut_rx_st_ready),  .rx_st_err (dut_rx_st_error),  .rx_st_data (dut_rx_st_data),  .rx_st_bar (dut_rx_bar_be_rx_st_bar),  .rx_st_be (dut_rx_bar_be_rx_st_be),  .rx_st_mask (apps_rx_bar_be_rx_st_mask),  .tx_st_valid (apps_tx_st_valid),  .tx_st_sop (apps_tx_st_startofpacket),  .tx_st_eop (apps_tx_st_endofpacket),  .tx_st_empty (apps_tx_st_empty),   ... "
  The following 1-bit expression is connected to 2-bit port "rx_st_valid" of 
  module "altpcied_a10_hwtcl", instance "apps".
  Expression: dut_rx_st_valid
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 1265
"altpcied_a10_hwtcl #(, 1, "Arria 10", 0, 250000000, "x8", 256, "Gen3 (8.0 Gbps)", "Avalon-ST 256-bit", 256, 32, 32, 12, 1, 1, "Root port", apps_type_hwtcl, 1, , , , , , , , ) apps( .coreclkout_hip (dut_coreclkout_hip_clk),  .pld_clk_hip (apps_pld_clk_hip_clk),  .rx_st_valid (dut_rx_st_valid),  .rx_st_sop (dut_rx_st_startofpacket),  .rx_st_eop (dut_rx_st_endofpacket),  .rx_st_empty (dut_rx_st_empty),  .rx_st_ready (dut_rx_st_ready),  .rx_st_err (dut_rx_st_error),  .rx_st_data (dut_rx_st_data),  .rx_st_bar (dut_rx_bar_be_rx_st_bar),  .rx_st_be (dut_rx_bar_be_rx_st_be),  .rx_st_mask (apps_rx_bar_be_rx_st_mask),  .tx_st_valid (apps_tx_st_valid),  .tx_st_sop (apps_tx_st_startofpacket),  .tx_st_eop (apps_tx_st_endofpacket),  .tx_st_empty (apps_tx_st_empty),   ... "
  The following 1-bit expression is connected to 2-bit port "rx_st_err" of 
  module "altpcied_a10_hwtcl", instance "apps".
  Expression: dut_rx_st_error
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 1265
"altpcied_a10_hwtcl #(, 1, "Arria 10", 0, 250000000, "x8", 256, "Gen3 (8.0 Gbps)", "Avalon-ST 256-bit", 256, 32, 32, 12, 1, 1, "Root port", apps_type_hwtcl, 1, , , , , , , , ) apps( .coreclkout_hip (dut_coreclkout_hip_clk),  .pld_clk_hip (apps_pld_clk_hip_clk),  .rx_st_valid (dut_rx_st_valid),  .rx_st_sop (dut_rx_st_startofpacket),  .rx_st_eop (dut_rx_st_endofpacket),  .rx_st_empty (dut_rx_st_empty),  .rx_st_ready (dut_rx_st_ready),  .rx_st_err (dut_rx_st_error),  .rx_st_data (dut_rx_st_data),  .rx_st_bar (dut_rx_bar_be_rx_st_bar),  .rx_st_be (dut_rx_bar_be_rx_st_be),  .rx_st_mask (apps_rx_bar_be_rx_st_mask),  .tx_st_valid (apps_tx_st_valid),  .tx_st_sop (apps_tx_st_startofpacket),  .tx_st_eop (apps_tx_st_endofpacket),  .tx_st_empty (apps_tx_st_empty),   ... "
  The following 1-bit expression is connected to 2-bit port "tx_st_valid" of 
  module "altpcied_a10_hwtcl", instance "apps".
  Expression: apps_tx_st_valid
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 1265
"altpcied_a10_hwtcl #(, 1, "Arria 10", 0, 250000000, "x8", 256, "Gen3 (8.0 Gbps)", "Avalon-ST 256-bit", 256, 32, 32, 12, 1, 1, "Root port", apps_type_hwtcl, 1, , , , , , , , ) apps( .coreclkout_hip (dut_coreclkout_hip_clk),  .pld_clk_hip (apps_pld_clk_hip_clk),  .rx_st_valid (dut_rx_st_valid),  .rx_st_sop (dut_rx_st_startofpacket),  .rx_st_eop (dut_rx_st_endofpacket),  .rx_st_empty (dut_rx_st_empty),  .rx_st_ready (dut_rx_st_ready),  .rx_st_err (dut_rx_st_error),  .rx_st_data (dut_rx_st_data),  .rx_st_bar (dut_rx_bar_be_rx_st_bar),  .rx_st_be (dut_rx_bar_be_rx_st_be),  .rx_st_mask (apps_rx_bar_be_rx_st_mask),  .tx_st_valid (apps_tx_st_valid),  .tx_st_sop (apps_tx_st_startofpacket),  .tx_st_eop (apps_tx_st_endofpacket),  .tx_st_empty (apps_tx_st_empty),   ... "
  The following 1-bit expression is connected to 2-bit port "tx_st_err" of 
  module "altpcied_a10_hwtcl", instance "apps".
  Expression: apps_tx_st_error
  	use +lint=PCWM for more details


Warning-[IWNF] Implicit wire has no fanin
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 4434
  Implicit wire 'rx_st_be_int' does not have any driver, please make sure this
  is intended.


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 4430
"altpcietb_bfm_vc_intf_128 #(VC_NUM, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ) vc_intf_128( .clk_in (clk_500),  .rstn (rstn),  .rx_mask (rx_mask),  .rx_be (rx_st_be_int),  .tx_cred (tx_cred),  .tx_st_ready (tx_ready_int),  .rx_st_sop (rx_st_sop_128),  .rx_st_eop (rx_st_eop_128),  .rx_st_empty (rx_st_empty_128),  .rx_st_data (rx_st_data_128),  .rx_st_valid (rx_st_valid_128),  .rx_st_ready (rx_st_ready_128),  .tx_st_sop (tx_st_sop_128),  .tx_st_eop (tx_st_eop_128),  .tx_st_empty (tx_st_empty_128),  .tx_st_data (tx_st_data_128),  .tx_st_valid (tx_st_valid_128),  .tx_fifo_empty (tx_fifo_empty));"
  The following 1-bit expression is connected to 16-bit port "rx_be" of module
  "altpcietb_bfm_vc_intf_128", instance "vc_intf_128".
  Expression: rx_st_be_int
  	use +lint=PCWM for more details


Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[IWNF] Implicit wire has no fanin
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hssi_atoms_ncrypt.v, 213136



Warning-[SIOB] Select index out of bounds
/home/dalys/MySpace/libs/sim_lib/synopsys/twentynm_hip_atoms_ncrypt.v, 171951



Warning-[IWNF] Implicit wire has no fanin
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcie_a10_tbed_hwtcl.v, 318
  Implicit wire 'fbclkout' does not have any driver, please make sure this is 
  intended.


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcie_a10_tbed_hwtcl.v, 604
" altpcietb_bfm_top_rp #(pll_refclk_freq_hwtcl, gen123_lane_rate_mode_hwtcl, lane_mask_hwtcl, apps_type_hwtcl, 1, , , , , , ) g_bfm.p_dut_ep.altpcietb_bfm_top_rp( .refclk (refclk),  .npor (npor),  .sim_ltssmstate (sim_ltssmstate),  .test_in (test_in),  .sim_pipe_rate (sim_pipe_rate),  .sim_pipe_pclk_in (1'b0),  .sim_pipe_clk250_out (sim_pipe_clk250_out),  .sim_pipe_clk500_out (sim_pipe_clk500_out),  .rx_in0 (rx_in_int0),  .rx_in1 (rx_in_int1),  .rx_in2 (rx_in_int2),  .rx_in3 (rx_in_int3),  .rx_in4 (rx_in_int4),  .rx_in5 (rx_in_int5),  .rx_in6 (rx_in_int6),  .rx_in7 (rx_in_int7),  .tx_out0 (((serial_sim_hwtcl == 1'b0) ? serdes_tx_serial_data[0] : tx_out0)),  .tx_out1 (((serial_sim_hwtcl == 1'b0) ? serdes_tx_serial_data[1] : tx_out1)),  .tx_out2 (((serial_ ... "
  The following 5-bit expression is connected to 6-bit port "sim_ltssmstate" 
  of module "altpcietb_bfm_top_rp", instance 
  "g_bfm.p_dut_ep.altpcietb_bfm_top_rp".
  Expression: sim_ltssmstate
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 3810
"altpcie_a10_hip_pipen1b #(MEM_CHECK, USE_INTERNAL_250MHZ_PLL, hip_reconfig_hwtcl, USE_ALTPCIE_RS_HIP_LOGIC, cseb_autonomous_hwtcl, speed_change_hwtcl, reconfig_address_width_integer_hwtcl, func_mode, sup_mode, lane_rate, link_width, port_type, pcie_base_spec, app_interface_width, rx_buffer_credit_alloc, hrdrstctrl_en, ((ALTPCIE_A10_HIP_AST_HWTCL_SIM_ONLY == 1) ? "uc_calibration_dis" : uc_calibration_en), ((ALTPCIE_A10_HIP_AST_HWTCL_SIM_ONLY == 1) ? "cvp_dis" : cvp_enable), enable_es_patch, advance_error_reporting, sim_mode, bar0_type, bar1_type_mod, bar2_type, bar3_type_mod, bar4_type, bar5_type_mod, bar0_size_mask, bar1_size_mask, bar2_size_mask, bar3_size_mask, bar4_size_mask, bar5_size_mask, , acknack_base, acknack_set, arb_upfc_30us_counter, arb_upf ... "
  The following 33-bit expression is connected to 32-bit port "csebaddr" of 
  module "altpcie_a10_hip_pipen1b", instance "altpcie_a10_hip_pipen1b".
  Expression: cseb_addr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 3810
"altpcie_a10_hip_pipen1b #(MEM_CHECK, USE_INTERNAL_250MHZ_PLL, hip_reconfig_hwtcl, USE_ALTPCIE_RS_HIP_LOGIC, cseb_autonomous_hwtcl, speed_change_hwtcl, reconfig_address_width_integer_hwtcl, func_mode, sup_mode, lane_rate, link_width, port_type, pcie_base_spec, app_interface_width, rx_buffer_credit_alloc, hrdrstctrl_en, ((ALTPCIE_A10_HIP_AST_HWTCL_SIM_ONLY == 1) ? "uc_calibration_dis" : uc_calibration_en), ((ALTPCIE_A10_HIP_AST_HWTCL_SIM_ONLY == 1) ? "cvp_dis" : cvp_enable), enable_es_patch, advance_error_reporting, sim_mode, bar0_type, bar1_type_mod, bar2_type, bar3_type_mod, bar4_type, bar5_type_mod, bar0_size_mask, bar1_size_mask, bar2_size_mask, bar3_size_mask, bar4_size_mask, bar5_size_mask, , acknack_base, acknack_set, arb_upfc_30us_counter, arb_upf ... "
  The following 5-bit expression is connected to 4-bit port "csebaddrparity" 
  of module "altpcie_a10_hip_pipen1b", instance "altpcie_a10_hip_pipen1b".
  Expression: cseb_addr_parity
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
" altpcieav_256_app #("Arria 10", dma_width_hwtcl, , dma_be_width_hwtcl, dma_brst_cnt_w_hwtcl, 64, 64, txs_addr_width_integer_hwtcl, , enable_rxm_burst_hwtcl, , dma_use_scfifo_ext_hwtcl, avmm_bar0_size_mask, avmm_bar1_size_mask, avmm_bar2_size_mask, avmm_bar3_size_mask, avmm_bar4_size_mask, avmm_bar5_size_mask, avmm_bar0_type, avmm_bar1_type, avmm_bar2_type, avmm_bar3_type, avmm_bar4_type, avmm_bar5_type, ((dma_width_hwtcl == 256) ? 1 : 0), , , , , , ((extended_tag_support_hwtcl == 1) ? 1 : 0), , , , , ) g_avmm_256_dma.avmm_256_dma.altpcieav_256_app( .Clk_i (coreclkout_hip),  .Rstn_i (app_rstn[9:0]),  .HipRxStReady_o (rx_st_ready_avmm),  .HipRxStMask_o (rx_st_mask_avmm),  .HipRxStData_i (rx_st_data),  .HipRxStBe_i (rx_st_be_int),  .HipRxStEmpty_i (rx_st_ ... "
  The following 4-bit expression is connected to 1-bit port "HipTxStSop_o" of 
  module "altpcieav_256_app", instance 
  "g_avmm_256_dma.avmm_256_dma.altpcieav_256_app".
  Expression: tx_st_sop_avmm
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
" altpcieav_256_app #("Arria 10", dma_width_hwtcl, , dma_be_width_hwtcl, dma_brst_cnt_w_hwtcl, 64, 64, txs_addr_width_integer_hwtcl, , enable_rxm_burst_hwtcl, , dma_use_scfifo_ext_hwtcl, avmm_bar0_size_mask, avmm_bar1_size_mask, avmm_bar2_size_mask, avmm_bar3_size_mask, avmm_bar4_size_mask, avmm_bar5_size_mask, avmm_bar0_type, avmm_bar1_type, avmm_bar2_type, avmm_bar3_type, avmm_bar4_type, avmm_bar5_type, ((dma_width_hwtcl == 256) ? 1 : 0), , , , , , ((extended_tag_support_hwtcl == 1) ? 1 : 0), , , , , ) g_avmm_256_dma.avmm_256_dma.altpcieav_256_app( .Clk_i (coreclkout_hip),  .Rstn_i (app_rstn[9:0]),  .HipRxStReady_o (rx_st_ready_avmm),  .HipRxStMask_o (rx_st_mask_avmm),  .HipRxStData_i (rx_st_data),  .HipRxStBe_i (rx_st_be_int),  .HipRxStEmpty_i (rx_st_ ... "
  The following 4-bit expression is connected to 1-bit port "HipTxStEop_o" of 
  module "altpcieav_256_app", instance 
  "g_avmm_256_dma.avmm_256_dma.altpcieav_256_app".
  Expression: tx_st_eop_avmm
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
" altpcieav_256_app #("Arria 10", dma_width_hwtcl, , dma_be_width_hwtcl, dma_brst_cnt_w_hwtcl, 64, 64, txs_addr_width_integer_hwtcl, , enable_rxm_burst_hwtcl, , dma_use_scfifo_ext_hwtcl, avmm_bar0_size_mask, avmm_bar1_size_mask, avmm_bar2_size_mask, avmm_bar3_size_mask, avmm_bar4_size_mask, avmm_bar5_size_mask, avmm_bar0_type, avmm_bar1_type, avmm_bar2_type, avmm_bar3_type, avmm_bar4_type, avmm_bar5_type, ((dma_width_hwtcl == 256) ? 1 : 0), , , , , , ((extended_tag_support_hwtcl == 1) ? 1 : 0), , , , , ) g_avmm_256_dma.avmm_256_dma.altpcieav_256_app( .Clk_i (coreclkout_hip),  .Rstn_i (app_rstn[9:0]),  .HipRxStReady_o (rx_st_ready_avmm),  .HipRxStMask_o (rx_st_mask_avmm),  .HipRxStData_i (rx_st_data),  .HipRxStBe_i (rx_st_be_int),  .HipRxStEmpty_i (rx_st_ ... "
  The following 8-bit expression is connected to 4-bit port 
  "AvRxmByteEnable_0_o" of module "altpcieav_256_app", instance 
  "g_avmm_256_dma.avmm_256_dma.altpcieav_256_app".
  Expression: dma_control_0_dcs_slave_0_byteenable
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
" altpcieav_256_app #("Arria 10", dma_width_hwtcl, , dma_be_width_hwtcl, dma_brst_cnt_w_hwtcl, 64, 64, txs_addr_width_integer_hwtcl, , enable_rxm_burst_hwtcl, , dma_use_scfifo_ext_hwtcl, avmm_bar0_size_mask, avmm_bar1_size_mask, avmm_bar2_size_mask, avmm_bar3_size_mask, avmm_bar4_size_mask, avmm_bar5_size_mask, avmm_bar0_type, avmm_bar1_type, avmm_bar2_type, avmm_bar3_type, avmm_bar4_type, avmm_bar5_type, ((dma_width_hwtcl == 256) ? 1 : 0), , , , , , ((extended_tag_support_hwtcl == 1) ? 1 : 0), , , , , ) g_avmm_256_dma.avmm_256_dma.altpcieav_256_app( .Clk_i (coreclkout_hip),  .Rstn_i (app_rstn[9:0]),  .HipRxStReady_o (rx_st_ready_avmm),  .HipRxStMask_o (rx_st_mask_avmm),  .HipRxStData_i (rx_st_data),  .HipRxStBe_i (rx_st_be_int),  .HipRxStEmpty_i (rx_st_ ... "
  The following 64-bit expression is connected to 32-bit port 
  "AvRxmAddress_1_o" of module "altpcieav_256_app", instance 
  "g_avmm_256_dma.avmm_256_dma.altpcieav_256_app".
  Expression: rxm_bar1_address_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
" altpcieav_256_app #("Arria 10", dma_width_hwtcl, , dma_be_width_hwtcl, dma_brst_cnt_w_hwtcl, 64, 64, txs_addr_width_integer_hwtcl, , enable_rxm_burst_hwtcl, , dma_use_scfifo_ext_hwtcl, avmm_bar0_size_mask, avmm_bar1_size_mask, avmm_bar2_size_mask, avmm_bar3_size_mask, avmm_bar4_size_mask, avmm_bar5_size_mask, avmm_bar0_type, avmm_bar1_type, avmm_bar2_type, avmm_bar3_type, avmm_bar4_type, avmm_bar5_type, ((dma_width_hwtcl == 256) ? 1 : 0), , , , , , ((extended_tag_support_hwtcl == 1) ? 1 : 0), , , , , ) g_avmm_256_dma.avmm_256_dma.altpcieav_256_app( .Clk_i (coreclkout_hip),  .Rstn_i (app_rstn[9:0]),  .HipRxStReady_o (rx_st_ready_avmm),  .HipRxStMask_o (rx_st_mask_avmm),  .HipRxStData_i (rx_st_data),  .HipRxStBe_i (rx_st_be_int),  .HipRxStEmpty_i (rx_st_ ... "
  The following 64-bit expression is connected to 32-bit port 
  "AvRxmAddress_2_o" of module "altpcieav_256_app", instance 
  "g_avmm_256_dma.avmm_256_dma.altpcieav_256_app".
  Expression: rxm_bar2_address_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
" altpcieav_256_app #("Arria 10", dma_width_hwtcl, , dma_be_width_hwtcl, dma_brst_cnt_w_hwtcl, 64, 64, txs_addr_width_integer_hwtcl, , enable_rxm_burst_hwtcl, , dma_use_scfifo_ext_hwtcl, avmm_bar0_size_mask, avmm_bar1_size_mask, avmm_bar2_size_mask, avmm_bar3_size_mask, avmm_bar4_size_mask, avmm_bar5_size_mask, avmm_bar0_type, avmm_bar1_type, avmm_bar2_type, avmm_bar3_type, avmm_bar4_type, avmm_bar5_type, ((dma_width_hwtcl == 256) ? 1 : 0), , , , , , ((extended_tag_support_hwtcl == 1) ? 1 : 0), , , , , ) g_avmm_256_dma.avmm_256_dma.altpcieav_256_app( .Clk_i (coreclkout_hip),  .Rstn_i (app_rstn[9:0]),  .HipRxStReady_o (rx_st_ready_avmm),  .HipRxStMask_o (rx_st_mask_avmm),  .HipRxStData_i (rx_st_data),  .HipRxStBe_i (rx_st_be_int),  .HipRxStEmpty_i (rx_st_ ... "
  The following 64-bit expression is connected to 32-bit port 
  "AvRxmAddress_3_o" of module "altpcieav_256_app", instance 
  "g_avmm_256_dma.avmm_256_dma.altpcieav_256_app".
  Expression: rxm_bar3_address_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
" altpcieav_256_app #("Arria 10", dma_width_hwtcl, , dma_be_width_hwtcl, dma_brst_cnt_w_hwtcl, 64, 64, txs_addr_width_integer_hwtcl, , enable_rxm_burst_hwtcl, , dma_use_scfifo_ext_hwtcl, avmm_bar0_size_mask, avmm_bar1_size_mask, avmm_bar2_size_mask, avmm_bar3_size_mask, avmm_bar4_size_mask, avmm_bar5_size_mask, avmm_bar0_type, avmm_bar1_type, avmm_bar2_type, avmm_bar3_type, avmm_bar4_type, avmm_bar5_type, ((dma_width_hwtcl == 256) ? 1 : 0), , , , , , ((extended_tag_support_hwtcl == 1) ? 1 : 0), , , , , ) g_avmm_256_dma.avmm_256_dma.altpcieav_256_app( .Clk_i (coreclkout_hip),  .Rstn_i (app_rstn[9:0]),  .HipRxStReady_o (rx_st_ready_avmm),  .HipRxStMask_o (rx_st_mask_avmm),  .HipRxStData_i (rx_st_data),  .HipRxStBe_i (rx_st_be_int),  .HipRxStEmpty_i (rx_st_ ... "
  The following 64-bit expression is connected to 32-bit port 
  "AvRxmAddress_5_o" of module "altpcieav_256_app", instance 
  "g_avmm_256_dma.avmm_256_dma.altpcieav_256_app".
  Expression: rxm_bar5_address_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
" altpcieav_256_app #("Arria 10", dma_width_hwtcl, , dma_be_width_hwtcl, dma_brst_cnt_w_hwtcl, 64, 64, txs_addr_width_integer_hwtcl, , enable_rxm_burst_hwtcl, , dma_use_scfifo_ext_hwtcl, avmm_bar0_size_mask, avmm_bar1_size_mask, avmm_bar2_size_mask, avmm_bar3_size_mask, avmm_bar4_size_mask, avmm_bar5_size_mask, avmm_bar0_type, avmm_bar1_type, avmm_bar2_type, avmm_bar3_type, avmm_bar4_type, avmm_bar5_type, ((dma_width_hwtcl == 256) ? 1 : 0), , , , , , ((extended_tag_support_hwtcl == 1) ? 1 : 0), , , , , ) g_avmm_256_dma.avmm_256_dma.altpcieav_256_app( .Clk_i (coreclkout_hip),  .Rstn_i (app_rstn[9:0]),  .HipRxStReady_o (rx_st_ready_avmm),  .HipRxStMask_o (rx_st_mask_avmm),  .HipRxStData_i (rx_st_data),  .HipRxStBe_i (rx_st_be_int),  .HipRxStEmpty_i (rx_st_ ... "
  The following 64-bit expression is connected to 32-bit port 
  "AvHPRxmAddress_o" of module "altpcieav_256_app", instance 
  "g_avmm_256_dma.avmm_256_dma.altpcieav_256_app".
  Expression: hprxm_address_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/ep_g3x8_avmm256_DUT_altera_pcie_a10_hip_171_ik6fnxi.v, 5094
" altpcieav_256_app #("Arria 10", dma_width_hwtcl, , dma_be_width_hwtcl, dma_brst_cnt_w_hwtcl, 64, 64, txs_addr_width_integer_hwtcl, , enable_rxm_burst_hwtcl, , dma_use_scfifo_ext_hwtcl, avmm_bar0_size_mask, avmm_bar1_size_mask, avmm_bar2_size_mask, avmm_bar3_size_mask, avmm_bar4_size_mask, avmm_bar5_size_mask, avmm_bar0_type, avmm_bar1_type, avmm_bar2_type, avmm_bar3_type, avmm_bar4_type, avmm_bar5_type, ((dma_width_hwtcl == 256) ? 1 : 0), , , , , , ((extended_tag_support_hwtcl == 1) ? 1 : 0), , , , , ) g_avmm_256_dma.avmm_256_dma.altpcieav_256_app( .Clk_i (coreclkout_hip),  .Rstn_i (app_rstn[9:0]),  .HipRxStReady_o (rx_st_ready_avmm),  .HipRxStMask_o (rx_st_mask_avmm),  .HipRxStData_i (rx_st_data),  .HipRxStBe_i (rx_st_be_int),  .HipRxStEmpty_i (rx_st_ ... "
  The following 32-bit expression is connected to 40-bit port "AvTxsAddress_i"
  of module "altpcieav_256_app", instance 
  "g_avmm_256_dma.avmm_256_dma.altpcieav_256_app".
  Expression: txs_address_i
  	use +lint=PCWM for more details


Warning-[IWNF] Implicit wire has no fanin
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_hip_pipen1b.v, 3902
  Implicit wire 'fbclkout' does not have any driver, please make sure this is 
  intended.


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcie_a10_hip_pipen1b.v, 3850
"altpcie_monitor_a10_dlhip_sim #(((port_type == "root_port") ? 0 : 1), , , ) altpcie_monitor_a10_dlhip_sim( .tx_st_data (altpcie_a10_hip_pipen1b.wys.twentynm_hssi_gen3_x8_pcie_hip_encrypted_inst.hd_altpe3_hip_core_top_inst.twentynm_hssirtl_hd_altpe3_hip_core.altpcie_pipe.twentynm_hssirtl_hd_altpe3_dl.tx_st_data),  .tx_st_valid (altpcie_a10_hip_pipen1b.wys.twentynm_hssi_gen3_x8_pcie_hip_encrypted_inst.hd_altpe3_hip_core_top_inst.twentynm_hssirtl_hd_altpe3_hip_core.altpcie_pipe.twentynm_hssirtl_hd_altpe3_dl.tx_st_valid),  .tx_st_sop (altpcie_a10_hip_pipen1b.wys.twentynm_hssi_gen3_x8_pcie_hip_encrypted_inst.hd_altpe3_hip_core_top_inst.twentynm_hssirtl_hd_altpe3_hip_core.altpcie_pipe.twentynm_hssirtl_hd_altpe3_dl.tx_st_sop),  .tx_st_eop (altpcie_a10_hip_pipe ... "
  The following 1-bit expression is connected to 4-bit port "rx_st_valid" of 
  module "altpcie_monitor_a10_dlhip_sim", instance 
  "altpcie_monitor_a10_dlhip_sim".
  Expression: 
  altpcie_a10_hip_pipen1b.wys.twentynm_hssi_gen3_x8_pcie_hip_encrypted_inst.hd_altpe3_hip_core_top_inst.twentynm_hssirtl_hd_altpe3_hip_core.altpcie_pi
  ...
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_top_rp.v, 533
"altpcietb_ltssm_mon ltssm_mon( .dummy_out (ltssm_dummy_out),  .ep_ltssm (sim_ltssmstate),  .rp_clk (pclk_pipe_rp),  .rp_ltssm (rp_ltssm),  .rstn (npor));"
  The following 6-bit expression is connected to 5-bit port "ep_ltssm" of 
  module "altpcietb_ltssm_mon", instance "ltssm_mon".
  Expression: sim_ltssmstate
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_top_rp.v, 569
" altpcietb_bfm_rp_gen3_x8 #(apps_type_hwtcl) g_bfm.genblk1.rp( .reconfig_xcvr_clk_clk (1'b0),  .refclk_clk (refclk),  .hip_ctrl_test_in (rp_test_in),  .hip_ctrl_simu_mode_pipe (simu_mode_pipe),  .hip_serial_rx_in0 (rp_rx_in0),  .hip_serial_rx_in1 (rp_rx_in1),  .hip_serial_rx_in2 (rp_rx_in2),  .hip_serial_rx_in3 (rp_rx_in3),  .hip_serial_rx_in4 (rp_rx_in4),  .hip_serial_rx_in5 (rp_rx_in5),  .hip_serial_rx_in6 (rp_rx_in6),  .hip_serial_rx_in7 (rp_rx_in7),  .hip_serial_tx_out0 (rp_tx_out0),  .hip_serial_tx_out1 (rp_tx_out1),  .hip_serial_tx_out2 (rp_tx_out2),  .hip_serial_tx_out3 (rp_tx_out3),  .hip_serial_tx_out4 (rp_tx_out4),  .hip_serial_tx_out5 (rp_tx_out5),  .hip_serial_tx_out6 (rp_tx_out6),  .hip_serial_tx_out7 (rp_tx_out7),  .hip_pipe_sim_pipe_pclk_ ... "
  The following 1-bit expression is connected to 2-bit port 
  "hip_pipe_sim_pipe_rate" of module "altpcietb_bfm_rp_gen3_x8", instance 
  "g_bfm.genblk1.rp".
  Expression: rp_rate
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_256_app.sv, 514
"altpcieav_hip_interface #(dma_use_scfifo_ext, DEVICE_FAMILY, , DMA_WIDTH, DMA_BE_WIDTH, , EXTENDED_TAG_ENABLE, , , , ) hip_inf( .Clk_i (Clk_i),  .Rstn_i (Rstn_i[5]),  .RxStReady_o (HipRxStReady_o),  .RxStData_i (HipRxStData_i),  .RxStEmpty_i (HipRxStEmpty_i),  .RxStSop_i (HipRxStSop_i),  .RxStEop_i (HipRxStEop_i),  .RxStValid_i (HipRxStValid_i),  .RxStBarDec1_i (HipRxStBarDec1_i),  .TxStReady_i (HipTxStReady_i),  .TxStData_o (HipTxStData_o),  .TxStSop_o (HipTxStSop_o),  .TxStEop_o (HipTxStEop_o),  .TxStEmpty_o (HipTxStEmpty_o),  .TxStValid_o (HipTxStValid_o),  .RxFifoRdReq_i (rx_fifo_rdreq),  .RxFifoDataq_o (rx_fifo_dataq),  .RxFifoCount_o (rx_fifo_count),  .PreDecodeTagRdReq_i (predecode_tag_rd_req),  .PreDecodeTag_o (predecode_tag),  .PreDecodeTagCoun ... "
  The following 8-bit expression is connected to 9-bit port "PreDecodeTag_o" 
  of module "altpcieav_hip_interface", instance "hip_inf".
  Expression: predecode_tag
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_256_app.sv, 841
" altpcie_fifo #(16, 260, ) g_tx_side_fifo.genblk1.tx_side_fifo( .clk (Clk_i),  .rstn (Rstn_i[9]),  .srst (1'b0),  .wrreq (tx_side_fifo_wrreq_r),  .rdreq (tx_side_fifo_rdreq),  .data (tx_side_fifo_input_r),  .q (tx_side_fifo_output),  .fifo_count (tx_side_fifo_count));"
  The following 4-bit expression is connected to 5-bit port "fifo_count" of 
  module "altpcie_fifo", instance "g_tx_side_fifo.genblk1.tx_side_fifo".
  Expression: tx_side_fifo_count
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_256_app.sv, 672
" altpcieav_dma_wr_2 genblk5.write_data_mover_2( .Clk_i (Clk_i),  .Srst_i ((~Rstn_i)),  .WrDmaRead_o (AvWrDmaRead_o),  .WrDmaAddress_o (AvWrDmaAddress_o),  .WrDmaReadByteEnable_o (AvWrDmaReadByteEnable_o),  .WrDmaBurstCount_o (AvWrDmaBurstCount_o),  .WrDmaWaitRequest_i (AvWrDmaWaitRequest_i),  .WrDmaReadDataValid_i (AvWrDmaReadDataValid_i),  .WrDmaReadData_i (AvWrDmaReadData_i),  .WrDmaRxData_i (AvWrDmaRxData_i),  .WrDmaRxValid_i (AvWrDmaRxValid_i),  .WrDmaRxReady_o (AvWrDmaRxReady_o),  .WrDmaTxData_o (AvWrDmaTxData_o),  .WrDmaTxValid_o (AvWrDmaTxValid_o),  .SideFifoData_i (tx_side_fifo_output),  .SideFifoCount_i (tx_side_fifo_count),  .SideFifoRdreq_o (dma_wr_tx_side_fifo_rdreq),  .HPRxmPending_i (hprxm_req),  .WrDmaArbReq_o (hp_wr_dma_req),  .WrDmaGran ... "
  The following 10-bit expression is connected to 1-bit port "Srst_i" of 
  module "altpcieav_dma_wr_2", instance "genblk5.write_data_mover_2".
  Expression: (~Rstn_i)
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_256_app.sv, 672
" altpcieav_dma_wr_2 genblk5.write_data_mover_2( .Clk_i (Clk_i),  .Srst_i ((~Rstn_i)),  .WrDmaRead_o (AvWrDmaRead_o),  .WrDmaAddress_o (AvWrDmaAddress_o),  .WrDmaReadByteEnable_o (AvWrDmaReadByteEnable_o),  .WrDmaBurstCount_o (AvWrDmaBurstCount_o),  .WrDmaWaitRequest_i (AvWrDmaWaitRequest_i),  .WrDmaReadDataValid_i (AvWrDmaReadDataValid_i),  .WrDmaReadData_i (AvWrDmaReadData_i),  .WrDmaRxData_i (AvWrDmaRxData_i),  .WrDmaRxValid_i (AvWrDmaRxValid_i),  .WrDmaRxReady_o (AvWrDmaRxReady_o),  .WrDmaTxData_o (AvWrDmaTxData_o),  .WrDmaTxValid_o (AvWrDmaTxValid_o),  .SideFifoData_i (tx_side_fifo_output),  .SideFifoCount_i (tx_side_fifo_count),  .SideFifoRdreq_o (dma_wr_tx_side_fifo_rdreq),  .HPRxmPending_i (hprxm_req),  .WrDmaArbReq_o (hp_wr_dma_req),  .WrDmaGran ... "
  The following 6-bit expression is connected to 5-bit port "TxFifoCount_i" of
  module "altpcieav_dma_wr_2", instance "genblk5.write_data_mover_2".
  Expression: tx_fifo_count
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_256_app.sv, 744
" altpcieav_cra genblk7.altpcieav_cra_inst( .Clk_i (Clk_i),  .Rstn_i (Rstn_i[8]),  .CraChipSelect_i (AvCraChipSelect_i),  .CraRead_i (AvCraRead_i),  .CraWrite_i (AvCraWrite_i),  .CraAddress_i (AvCraAddress_i),  .CraWriteData_i (AvCraWriteData_i),  .CraByteEnable_i (AvCraByteEnable_i),  .CraWaitRequest_o (AvCraWaitRequest_o),  .CraReadData_o (AvCraReadData_o),  .CfgAddr_i (HipCfgAddr_i_r),  .CfgCtl_i (HipCfgCtl_i_r),  .Ltssm_i (Ltssm_i),  .CurrentSpeed_i (CurrentSpeed_i),  .LaneAct_i (LaneAct_i));"
  The following 10-bit expression is connected to 14-bit port "CraAddress_i" 
  of module "altpcieav_cra", instance "genblk7.altpcieav_cra_inst".
  Expression: AvCraAddress_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_hip_interface.sv, 377
"altpcie_fifo #(16, 1, ) rx_eop_fifo( .clk (Clk_i),  .rstn (Rstn_i),  .srst (1'b0),  .wrreq (rx_eop_fifo_wrreq_delay_reg3),  .rdreq (rx_eop_fifo_rdreq),  .data (1'b1),  .q (rx_eop_fifo_out),  .fifo_count (rx_eop_fifo_count));"
  The following 4-bit expression is connected to 5-bit port "fifo_count" of 
  module "altpcie_fifo", instance "rx_eop_fifo".
  Expression: rx_eop_fifo_count
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_hip_interface.sv, 400
"altpcie_fifo #(14, RXFIFO_DATA_WIDTH, ) rx_input_fifo( .clk (Clk_i),  .rstn (Rstn_i),  .srst (1'b0),  .wrreq (rx_fifo_wrreq),  .rdreq (RxFifoRdReq_i),  .data (((RX_BUFFER_ENABLE == 0) ? rx_fifo_data : rx_buf_fifo_dataq)),  .q (rx_fifo_dataq),  .fifo_count (rx_fifo_count));"
  The following 4-bit expression is connected to 5-bit port "fifo_count" of 
  module "altpcie_fifo", instance "rx_input_fifo".
  Expression: rx_fifo_count
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_hip_interface.sv, 429
"altpcie_fifo #(16, 9, ) predecode_tag_fifo( .clk (Clk_i),  .rstn (Rstn_i),  .srst (1'b0),  .wrreq (tag_predecode_fifo_wrreq),  .rdreq (PreDecodeTagRdReq_i),  .data ({consecutive_dma_cpl_reg, cpl_tag}),  .q (PreDecodeTag_o),  .fifo_count (PreDecodeTagCount_o));"
  The following 4-bit expression is connected to 5-bit port "fifo_count" of 
  module "altpcie_fifo", instance "predecode_tag_fifo".
  Expression: PreDecodeTagCount_o
  	use +lint=PCWM for more details


Warning-[SIOB] Select index out of bounds
../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv, 787
"nxt_out_burstwrap[PKT_BURSTWRAP_W]"
  The select index is out of declared bounds : [0:0].
  In module instance : altera_merlin_burst_adapter_13_1.burst_adapter 
  In module : altera_merlin_burst_adapter_13_1.


Warning-[SIOB] Select index out of bounds
../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv, 824
"d0_in_burstwrap[OUT_BURSTWRAP_W]"
  The select index is out of declared bounds : [0:0].
  In module instance : altera_merlin_burst_adapter_13_1.burst_adapter 
  In module : altera_merlin_burst_adapter_13_1.


Warning-[SIOB] Select index out of bounds
../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv, 844
"d0_in_burstwrap[OUT_BURSTWRAP_W]"
  The select index is out of declared bounds : [0:0].
  In module instance : altera_merlin_burst_adapter_13_1.burst_adapter 
  In module : altera_merlin_burst_adapter_13_1.


Warning-[SIOB] Select index out of bounds
../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv, 787
"nxt_out_burstwrap[PKT_BURSTWRAP_W]"
  The select index is out of declared bounds : [0:0].
  In module instance : altera_merlin_burst_adapter_13_1.burst_adapter 
  In module : altera_merlin_burst_adapter_13_1.


Warning-[SIOB] Select index out of bounds
../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv, 824
"d0_in_burstwrap[OUT_BURSTWRAP_W]"
  The select index is out of declared bounds : [0:0].
  In module instance : altera_merlin_burst_adapter_13_1.burst_adapter 
  In module : altera_merlin_burst_adapter_13_1.


Warning-[SIOB] Select index out of bounds
../../../../../ep_g3x8_avmm256/altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv, 844
"d0_in_burstwrap[OUT_BURSTWRAP_W]"
  The select index is out of declared bounds : [0:0].
  In module instance : altera_merlin_burst_adapter_13_1.burst_adapter 
  In module : altera_merlin_burst_adapter_13_1.


Warning-[IWNF] Implicit wire has no fanin
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 41125
  Implicit wire 'fbclkout' does not have any driver, please make sure this is 
  intended.


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 39430
"stratixv_hssi_gen3_pcie_hip #("enable", in_cvp_mode, (((low_str(gen123_lane_rate_mode) == "gen1_gen2_gen3") && (low_str(lane_mask) == "x8")) ? "x8_g3" : ((low_str(lane_mask) == "x8") ? "x8_g1g2" : ((low_str(lane_mask) == "x4") ? "x4" : ((low_str(lane_mask) == "x2") ? "x2" : "x1")))), ((low_str(gen123_lane_rate_mode) == "gen1_gen2_gen3") ? "pipe_g3" : ((low_str(gen123_lane_rate_mode) == "gen1_gen2") ? "pipe_g2" : "pipe_g1")), , vc_enable, enable_slot_register, pcie_mode, bypass_cdc, enable_rx_reordering, enable_rx_buffer_checking, single_rx_detect, , use_crc_forwarding, bypass_tl, gen123_lane_rate_mode, lane_mask, disable_link_x2_support, national_inst_thru_enhance, hip_hard_reset, dis_paritychk, wrong_device_id, data_pack_rx, ast_width, ((low_str(ast_wi ... "
  The following 1-bit expression is connected to 7-bit port "swdnout" of 
  module "stratixv_hssi_gen3_pcie_hip", instance 
  "stratixv_hssi_gen3_pcie_hip".
  Expression: swdnout
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 39430
"stratixv_hssi_gen3_pcie_hip #("enable", in_cvp_mode, (((low_str(gen123_lane_rate_mode) == "gen1_gen2_gen3") && (low_str(lane_mask) == "x8")) ? "x8_g3" : ((low_str(lane_mask) == "x8") ? "x8_g1g2" : ((low_str(lane_mask) == "x4") ? "x4" : ((low_str(lane_mask) == "x2") ? "x2" : "x1")))), ((low_str(gen123_lane_rate_mode) == "gen1_gen2_gen3") ? "pipe_g3" : ((low_str(gen123_lane_rate_mode) == "gen1_gen2") ? "pipe_g2" : "pipe_g1")), , vc_enable, enable_slot_register, pcie_mode, bypass_cdc, enable_rx_reordering, enable_rx_buffer_checking, single_rx_detect, , use_crc_forwarding, bypass_tl, gen123_lane_rate_mode, lane_mask, disable_link_x2_support, national_inst_thru_enhance, hip_hard_reset, dis_paritychk, wrong_device_id, data_pack_rx, ast_width, ((low_str(ast_wi ... "
  The following 1-bit expression is connected to 3-bit port "swupout" of 
  module "stratixv_hssi_gen3_pcie_hip", instance 
  "stratixv_hssi_gen3_pcie_hip".
  Expression: swupout
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 39430
"stratixv_hssi_gen3_pcie_hip #("enable", in_cvp_mode, (((low_str(gen123_lane_rate_mode) == "gen1_gen2_gen3") && (low_str(lane_mask) == "x8")) ? "x8_g3" : ((low_str(lane_mask) == "x8") ? "x8_g1g2" : ((low_str(lane_mask) == "x4") ? "x4" : ((low_str(lane_mask) == "x2") ? "x2" : "x1")))), ((low_str(gen123_lane_rate_mode) == "gen1_gen2_gen3") ? "pipe_g3" : ((low_str(gen123_lane_rate_mode) == "gen1_gen2") ? "pipe_g2" : "pipe_g1")), , vc_enable, enable_slot_register, pcie_mode, bypass_cdc, enable_rx_reordering, enable_rx_buffer_checking, single_rx_detect, , use_crc_forwarding, bypass_tl, gen123_lane_rate_mode, lane_mask, disable_link_x2_support, national_inst_thru_enhance, hip_hard_reset, dis_paritychk, wrong_device_id, data_pack_rx, ast_width, ((low_str(ast_wi ... "
  The following 30-bit expression is connected to 32-bit port "reservedin" of 
  module "stratixv_hssi_gen3_pcie_hip", instance 
  "stratixv_hssi_gen3_pcie_hip".
  Expression: ((sig_test_en == 1) ? {reserved_in_eq[29:10], reservedin[9:1], 
  pld_core_ready} : {reservedin[29:1], pld_core_ready})
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 38367
" altpcie_rs_serdes g_soft_reset.genblk1.altpcie_rs_serdes( .pld_clk (pld_clk),  .test_in ({33'b0, test_in[6], 5'b0, test_in[0]}),  .ltssm (ltssmstate_int),  .dlup_exit (dlup_exit),  .hotrst_exit (hotrst_exit),  .l2_exit (l2_exit),  .npor_serdes (((PIPE32_SIM_ONLY == 1) ? 1'b0 : ((pipe8_sim_only == 1'b1) ? 1'b0 : npor_int))),  .npor_core ((npor_int & pld_clk_inuse)),  .tx_cal_busy ((|serdes_tx_cal_busy)),  .rx_cal_busy ((|serdes_rx_cal_busy)),  .pll_locked (serdes_pll_locked),  .rx_freqlocked (((LANES == 1) ? {7'h7f, serdes_rx_is_lockedtodata[(LANES - 1):0]} : ((LANES == 2) ? {6'h3f, serdes_rx_is_lockedtodata[(LANES - 1):0]} : ((LANES == 4) ? {4'hf, serdes_rx_is_lockedtodata[(LANES - 1):0]} : serdes_rx_is_lockedtodata[(LANES - 1):0])))),  .rx_pll_locked  ... "
  The following 15-bit expression is connected to 8-bit port "rx_freqlocked" 
  of module "altpcie_rs_serdes", instance 
  "g_soft_reset.genblk1.altpcie_rs_serdes".
  Expression: ((LANES == 1) ? {7'h7f, serdes_rx_is_lockedtodata[(LANES - 
  1):0]} : ((LANES == 2) ? {6'h3f, serdes_rx_is_lockedtodata[(LANES - 1):0]} :
  ((LANES == 4 ...
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 38367
" altpcie_rs_serdes g_soft_reset.genblk1.altpcie_rs_serdes( .pld_clk (pld_clk),  .test_in ({33'b0, test_in[6], 5'b0, test_in[0]}),  .ltssm (ltssmstate_int),  .dlup_exit (dlup_exit),  .hotrst_exit (hotrst_exit),  .l2_exit (l2_exit),  .npor_serdes (((PIPE32_SIM_ONLY == 1) ? 1'b0 : ((pipe8_sim_only == 1'b1) ? 1'b0 : npor_int))),  .npor_core ((npor_int & pld_clk_inuse)),  .tx_cal_busy ((|serdes_tx_cal_busy)),  .rx_cal_busy ((|serdes_rx_cal_busy)),  .pll_locked (serdes_pll_locked),  .rx_freqlocked (((LANES == 1) ? {7'h7f, serdes_rx_is_lockedtodata[(LANES - 1):0]} : ((LANES == 2) ? {6'h3f, serdes_rx_is_lockedtodata[(LANES - 1):0]} : ((LANES == 4) ? {4'hf, serdes_rx_is_lockedtodata[(LANES - 1):0]} : serdes_rx_is_lockedtodata[(LANES - 1):0])))),  .rx_pll_locked  ... "
  The following 15-bit expression is connected to 8-bit port "rx_pll_locked" 
  of module "altpcie_rs_serdes", instance 
  "g_soft_reset.genblk1.altpcie_rs_serdes".
  Expression: ((LANES == 1) ? {7'h7f, serdes_rx_is_lockedtoref[(LANES - 1):0]}
  : ((LANES == 2) ? {6'h3f, serdes_rx_is_lockedtoref[(LANES - 1):0]} : ((LANES
  == 4)  ...
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 38367
" altpcie_rs_serdes g_soft_reset.genblk1.altpcie_rs_serdes( .pld_clk (pld_clk),  .test_in ({33'b0, test_in[6], 5'b0, test_in[0]}),  .ltssm (ltssmstate_int),  .dlup_exit (dlup_exit),  .hotrst_exit (hotrst_exit),  .l2_exit (l2_exit),  .npor_serdes (((PIPE32_SIM_ONLY == 1) ? 1'b0 : ((pipe8_sim_only == 1'b1) ? 1'b0 : npor_int))),  .npor_core ((npor_int & pld_clk_inuse)),  .tx_cal_busy ((|serdes_tx_cal_busy)),  .rx_cal_busy ((|serdes_rx_cal_busy)),  .pll_locked (serdes_pll_locked),  .rx_freqlocked (((LANES == 1) ? {7'h7f, serdes_rx_is_lockedtodata[(LANES - 1):0]} : ((LANES == 2) ? {6'h3f, serdes_rx_is_lockedtodata[(LANES - 1):0]} : ((LANES == 4) ? {4'hf, serdes_rx_is_lockedtodata[(LANES - 1):0]} : serdes_rx_is_lockedtodata[(LANES - 1):0])))),  .rx_pll_locked  ... "
  The following 15-bit expression is connected to 8-bit port "rx_signaldetect"
  of module "altpcie_rs_serdes", instance 
  "g_soft_reset.genblk1.altpcie_rs_serdes".
  Expression: ((LANES == 1) ? {7'b0, int_sigdet[(LANES - 1):0]} : ((LANES == 
  2) ? {6'b0, int_sigdet[(LANES - 1):0]} : ((LANES == 4) ? {4'b0, 
  int_sigdet[(LANES - 1 ...
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 40125
" sv_xcvr_pipe_native #(LANES, starting_channel_number, protocol_version, , , pll_refclk_freq, deser_factor, pipe_low_latency_syncronous_mode, , , , , hip_enable, hip_hard_reset, , , rpre_emph_a_val, rpre_emph_b_val, rpre_emph_c_val, rpre_emph_d_val, rpre_emph_e_val, rvod_sel_a_val, rvod_sel_b_val, rvod_sel_c_val, rvod_sel_d_val, rvod_sel_e_val, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ) g_xcvr.genblk1.sv_xcvr_pipe_native( .pll_powerdown (1'b0),  .tx_digitalreset (serdes_tx_digitalreset[(LANES - 1):0]),  .rx_analogreset (serdes_rx_analogreset[(LANES - 1):0]),  .tx_analogreset ((serdes_tx_analogreset | serdes_txpma_rst_g3)),  .rx_digitalreset ((serdes_rx_digitalreset[(LANES - 1):0] | ser ... "
  The following 770-bit expression is connected to 1050-bit port 
  "reconfig_to_xcvr" of module "sv_xcvr_pipe_native", instance 
  "g_xcvr.genblk1.sv_xcvr_pipe_native".
  Expression: reconfig_to_xcvr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 40125
" sv_xcvr_pipe_native #(LANES, starting_channel_number, protocol_version, , , pll_refclk_freq, deser_factor, pipe_low_latency_syncronous_mode, , , , , hip_enable, hip_hard_reset, , , rpre_emph_a_val, rpre_emph_b_val, rpre_emph_c_val, rpre_emph_d_val, rpre_emph_e_val, rvod_sel_a_val, rvod_sel_b_val, rvod_sel_c_val, rvod_sel_d_val, rvod_sel_e_val, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ) g_xcvr.genblk1.sv_xcvr_pipe_native( .pll_powerdown (1'b0),  .tx_digitalreset (serdes_tx_digitalreset[(LANES - 1):0]),  .rx_analogreset (serdes_rx_analogreset[(LANES - 1):0]),  .tx_analogreset ((serdes_tx_analogreset | serdes_txpma_rst_g3)),  .rx_digitalreset ((serdes_rx_digitalreset[(LANES - 1):0] | ser ... "
  The following 506-bit expression is connected to 690-bit port 
  "reconfig_from_xcvr" of module "sv_xcvr_pipe_native", instance 
  "g_xcvr.genblk1.sv_xcvr_pipe_native".
  Expression: reconfig_from_xcvr
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_pcie_hip_atoms.v, 25



Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcied_a10_hwtcl.sv, 888
" altpcietb_bfm_vc_intf_ast #(0, ((ast_width_hwtcl == "Avalon-ST 256-bit") ? 1 : 0), ((ast_width_hwtcl == "Avalon-ST 128-bit") ? 1 : 0), 0, 0, , , ) g_root_port.genblk1.app_vc0( .cfg_io_bas (cfg_io_bas),  .cfg_np_bas (cfg_np_bas),  .cfg_pr_bas (cfg_pr_bas),  .clk_in (coreclkout_hip),  .rstn (g_root_port.genblk1.srstn_rr),  .rx_mask (rx_st_mask),  .rx_st_be (((ast_width_hwtcl == "Avalon-ST 128-bit") ? rx_st_be : {8'b0, rx_st_be})),  .rx_st_data (rx_st_data),  .rx_st_empty (rx_st_empty),  .rx_st_eop (rx_st_eop),  .rx_st_ready (rx_st_ready),  .rx_st_sop (rx_st_sop),  .rx_st_valid (rx_st_valid[0]),  .tx_cred (36'hfffffffff),  .tx_fifo_empty (tx_fifo_empty),  .tx_st_data (tx_st_data),  .tx_st_empty (tx_st_empty),  .tx_st_eop (tx_st_eop),  .tx_st_ready (tx_st_ ... "
  The following 40-bit expression is connected to 16-bit port "rx_st_be" of 
  module "altpcietb_bfm_vc_intf_ast", instance "g_root_port.genblk1.app_vc0".
  Expression: ((ast_width_hwtcl == "Avalon-ST 128-bit") ? rx_st_be : {8'b0, 
  rx_st_be})
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_rd.sv, 559
"lpm_add_sub LPM_DEST_ADD_SUB_component( .clken (1'b1),  .clock (Clk_i),  .dataa (cur_dest_addr_reg),  .datab ({rd_dw_size, 2'b0}),  .result (cur_dest_addr_adder_out));"
  The following 12-bit expression is connected to 64-bit port "datab" of 
  module "lpm_add_sub", instance "LPM_DEST_ADD_SUB_component".
  Expression: {rd_dw_size, 2'b0}
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_rd.sv, 1654
"altpcie_fifo #(4, NUM_TAG_WIDTH, ) tag_queu( .clk (Clk_i),  .rstn (Rstn_i),  .srst (1'b0),  .wrreq (tag_release_queuing),  .rdreq (tag_queu_rdreq),  .data (cpl_tag_reg[(NUM_TAG_WIDTH - 1):0]),  .q (released_tag),  .fifo_count (tag_queu_count));"
  The following 4-bit expression is connected to 3-bit port "fifo_count" of 
  module "altpcie_fifo", instance "tag_queu".
  Expression: tag_queu_count
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_rd.sv, 2785
"altpcie_fifo #(16, 4, ) desc_outstanding_reads_queue( .clk (Clk_i),  .rstn (Rstn_i),  .srst (1'b0),  .wrreq (desc_outstanding_reads_queue_wrreq),  .rdreq (desc_outstanding_reads_queue_rdreq),  .data (desc_outstanding_reads_queue_wrdat),  .q (desc_outstanding_reads_queue_num),  .fifo_count (desc_outstanding_fifo_count));"
  The following 6-bit expression is connected to 5-bit port "fifo_count" of 
  module "altpcie_fifo", instance "desc_outstanding_reads_queue".
  Expression: desc_outstanding_fifo_count
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_rd.sv, 3033
"altpcie_fifo #(16, ((1 + 6) + 64), ) rxm_cmd_fifo( .clk (Clk_i),  .rstn (Rstn_i),  .srst (1'b0),  .wrreq (latch_header_reg2),  .rdreq (avmmwr_cmd_fifo_rdreq),  .data (avmmwr_cmd),  .q (avmmwr_cmd_q),  .fifo_count (avmmwr_cmd_count));"
  The following 72-bit expression is connected to 71-bit port "data" of module
  "altpcie_fifo", instance "rxm_cmd_fifo".
  Expression: avmmwr_cmd
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_pcie_a10_hip_171/sim/altpcieav_dma_rd.sv, 3033
"altpcie_fifo #(16, ((1 + 6) + 64), ) rxm_cmd_fifo( .clk (Clk_i),  .rstn (Rstn_i),  .srst (1'b0),  .wrreq (latch_header_reg2),  .rdreq (avmmwr_cmd_fifo_rdreq),  .data (avmmwr_cmd),  .q (avmmwr_cmd_q),  .fifo_count (avmmwr_cmd_count));"
  The following 72-bit expression is connected to 71-bit port "q" of module 
  "altpcie_fifo", instance "rxm_cmd_fifo".
  Expression: avmmwr_cmd_q
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/altera_xcvr_fpll_a10.sv, 843
"twentynm_cmu_fpll_refclk_select #(, cmu_fpll_refclk_select_mux_mux0_inclk0_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_mux0_inclk1_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_mux0_inclk2_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_mux0_inclk3_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_mux0_inclk4_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_mux1_inclk0_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_mux1_inclk1_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_mux1_inclk2_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_mux1_inclk3_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_mux1_inclk4_logical_to_physical_mapping, cmu_fpll_refclk_select_mux_pll_auto_clk_sw_en,  ... "
  The following 1-bit expression is connected to 2-bit port "clk_src" of 
  module "twentynm_cmu_fpll_refclk_select", instance 
  "fpll_refclk_select_inst".
  Expression: clk_src
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../../ip/ep_g3x8_avmm256/ep_g3x8_avmm256_DUT/altera_xcvr_fpll_a10_171/sim/altera_xcvr_fpll_a10.sv, 1091
"twentynm_cmu_fpll #(, , , , , cmu_fpll_bw_sel, cmu_fpll_cgb_div, cmu_fpll_compensation_mode, cmu_fpll_datarate, cmu_fpll_duty_cycle_0, cmu_fpll_duty_cycle_1, cmu_fpll_duty_cycle_2, cmu_fpll_duty_cycle_3, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , cmu_fpll_f_out_c0, cmu_fpll_f_out_c0_hz, cmu_fpll_f_out_c1, cmu_fpll_f_out_c1_hz, cmu_fpll_f_out_c2, cmu_fpll_f_out_c2_hz, cmu_fpll_f_out_c3, cmu_fpll_f_out_c3_hz, cmu_fpll_feedback, , cmu_fpll_fpll_cas_out_enable, cmu_fpll_fpll_hclk_out_enable, cmu_fpll_fpll_iqtxrxclk_out_enable, cmu_fpll_hssi_output_clock_frequency, cmu_fpll_initial_settings, , cmu_fpll_is_cascaded_pll, cmu_fpll_is_otn, cmu_fpll_is_pa_core, cmu_fpll_is_sdi, cmu_fpll_l_counter, cmu_fpll_m_counter, cmu_fpll_m_counter_c0, cmu_fp ... "
  The following 1-bit expression is connected to 6-bit port "iqtxrxclk" of 
  module "twentynm_cmu_fpll", instance "fpll_inst".
  Expression: iqtxrxclk
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 73584
"sv_xcvr_native #(1, 1, BONDING_MASTER_CH, PMA_BONDING_MASTER, PMA_BONDING_MASTER_ONLY, , "old_xN", NUM_TX_PLLS, 0, PROT_MODE, PMA_MODE, PMA_DATA_RATE, pll_refclk_freq, , , , , PMA_AUTO_NEGOTIATION, INT_TX_CLK_DIV, , "pcs_sync_rst", ((protocol_version == "Gen 3") ? "pcie_g3_x8" : "non_pcie_g3_x8"), "non_pll_feedback", RESET_SCHEME, CGB_CNTR_RESET, in_cvp_mode, hip_hard_reset, , , "false", "false", "true", "true", "false", "true", (((protocol_version == "Gen 3") || (hip_enable == "true")) ? "true" : "false"), ((protocol_version == "Gen 3") ? "true" : "false"), ((protocol_version == "Gen 3") ? "true" : "false"), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,  ... "
  The following 8-bit expression is connected to 9-bit port "tx_cal_busy" of 
  module "sv_xcvr_native", instance "inst_sv_xcvr_native".
  Expression: tx_cal_busy
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 73584
"sv_xcvr_native #(1, 1, BONDING_MASTER_CH, PMA_BONDING_MASTER, PMA_BONDING_MASTER_ONLY, , "old_xN", NUM_TX_PLLS, 0, PROT_MODE, PMA_MODE, PMA_DATA_RATE, pll_refclk_freq, , , , , PMA_AUTO_NEGOTIATION, INT_TX_CLK_DIV, , "pcs_sync_rst", ((protocol_version == "Gen 3") ? "pcie_g3_x8" : "non_pcie_g3_x8"), "non_pll_feedback", RESET_SCHEME, CGB_CNTR_RESET, in_cvp_mode, hip_hard_reset, , , "false", "false", "true", "true", "false", "true", (((protocol_version == "Gen 3") || (hip_enable == "true")) ? "true" : "false"), ((protocol_version == "Gen 3") ? "true" : "false"), ((protocol_version == "Gen 3") ? "true" : "false"), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,  ... "
  The following 8-bit expression is connected to 9-bit port "rx_cal_busy" of 
  module "sv_xcvr_native", instance "inst_sv_xcvr_native".
  Expression: rx_cal_busy
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 72779
" sv_xcvr_emsip_adapter #(lanes, TOTAL_LANES, deser_factor, WORD_SIZE, hip_hard_reset) genblk1.sv_xcvr_emsip_adapter_inst( .pipe_txdata (pipe_txdata),  .pipe_txdatak (pipe_txdatak),  .pipe_txcompliance (pipe_txcompliance),  .pipe_txelecidle (pipe_txelecidle),  .pipe_rxpolarity (pipe_rxpolarity),  .pipe_txdetectrx_loopback (pipe_txdetectrx_loopback),  .pipe_txswing (pipe_txswing),  .pipe_txmargin (pipe_txmargin),  .pipe_txdeemph (pipe_txdeemph),  .pipe_rate (pipe_rate),  .rate_ctrl (rate_ctrl),  .pipe_powerdown (pipe_powerdown),  .rx_eidleinfersel (rx_eidleinfersel),  .pipe_tx_data_valid (pipe_tx_data_valid),  .pipe_tx_blk_start (pipe_tx_blk_start),  .pipe_tx_sync_hdr (pipe_tx_sync_hdr),  .pipe_phystatus (pipe_phystatus),  .pipe_rxdata (pipe_rxdata),  .pi ... "
  The following 9-bit expression is connected to 8-bit port "rx_signaldetect" 
  of module "sv_xcvr_emsip_adapter", instance 
  "genblk1.sv_xcvr_emsip_adapter_inst".
  Expression: genblk1.w_rx_signaldetect_hip
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 72047
"sv_xcvr_avmm #(bonded_lanes, bonding_master_ch, bonding_master_only, pma_reserved_ch, rx_enable, tx_enable, 0, enable_10g_tx, enable_10g_rx, enable_8g_tx, enable_8g_rx, request_adce_cont, request_adce_single, request_adce_cancel, request_dcd, request_dfe, request_vrc, request_offset, , , , ) inst_sv_xcvr_avmm( .reconfig_to_xcvr (reconfig_to_xcvr),  .reconfig_from_xcvr (reconfig_from_xcvr),  .in_pld_10g_rx_prbs_err_clr (in_pld_10g_rx_prbs_err_clr),  .seriallpbken (seriallpbken),  .in_pld_8g_pld_rx_clk (in_pld_8g_pld_rx_clk),  .in_pld_10g_rx_pld_clk (in_pld_10g_rx_pld_clk),  .in_pld_8g_txurstpcs_n (in_pld_8g_txurstpcs_n),  .in_pld_8g_rxurstpcs_n (in_pld_8g_rxurstpcs_n),  .in_pld_10g_tx_rst_n (in_pld_10g_tx_rst_n),  .in_pld_10g_rx_rst_n (in_pld_10g_rx_rst_ ... "
  The following 1-bit expression is connected to 9-bit port "pma_adaptdone" of
  module "sv_xcvr_avmm", instance "inst_sv_xcvr_avmm".
  Expression: 1'b0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/altpcietb_bfm_rp_gen3_x8.sv, 72047
"sv_xcvr_avmm #(bonded_lanes, bonding_master_ch, bonding_master_only, pma_reserved_ch, rx_enable, tx_enable, 0, enable_10g_tx, enable_10g_rx, enable_8g_tx, enable_8g_rx, request_adce_cont, request_adce_single, request_adce_cancel, request_dcd, request_dfe, request_vrc, request_offset, , , , ) inst_sv_xcvr_avmm( .reconfig_to_xcvr (reconfig_to_xcvr),  .reconfig_from_xcvr (reconfig_from_xcvr),  .in_pld_10g_rx_prbs_err_clr (in_pld_10g_rx_prbs_err_clr),  .seriallpbken (seriallpbken),  .in_pld_8g_pld_rx_clk (in_pld_8g_pld_rx_clk),  .in_pld_10g_rx_pld_clk (in_pld_10g_rx_pld_clk),  .in_pld_8g_txurstpcs_n (in_pld_8g_txurstpcs_n),  .in_pld_8g_rxurstpcs_n (in_pld_8g_rxurstpcs_n),  .in_pld_10g_tx_rst_n (in_pld_10g_tx_rst_n),  .in_pld_10g_rx_rst_n (in_pld_10g_rx_rst_ ... "
  The following 1-bit expression is connected to 9-bit port 
  "pma_hardoccaldone" of module "sv_xcvr_avmm", instance "inst_sv_xcvr_avmm".
  Expression: 1'b0
  	use +lint=PCWM for more details


Warning-[IWNF] Implicit wire has no fanin
../../../../ip/ep_g3x8_avmm256_tb/DUT_pcie_tb_ip/altera_pcie_a10_tbed_171/sim/synopsys/pcie_stratixv_hssi_atoms.v, 25


Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
664 unique modules to generate
166 modules and 0 UDP read. 
	However, due to incremental compilation, only 42 modules need to be compiled. 
recompiling module lcpll_g3xn
recompiling module altpcie_a10_hip_pipen1b
recompiling module altpcie_a10_hip_pllnphy
recompiling module altera_merlin_slave_agent
recompiling module ep_g3x8_avmm256_altera_mm_interconnect_171_m6w4bsa
recompiling module <protected>
recompiling module alt_em10g32_avalon_dc_fifo
recompiling module twentynm_pma_rev_20nm5
recompiling module RdmaStack
recompiling module MacPhy
recompiling module ep_g3x8_avmm256
recompiling module altpcied_a10_hwtcl
recompiling module altpcie_rs_serdes
recompiling module sv_hssi_8g_rx_pcs_rbc
recompiling module sv_hssi_8g_tx_pcs_rbc
recompiling module sv_hssi_common_pcs_pma_interface_rbc
recompiling module sv_hssi_rx_pld_pcs_interface_rbc
recompiling module sv_hssi_tx_pld_pcs_interface_rbc
recompiling module sv_pcs_ch
recompiling module sv_pma
recompiling module sv_xcvr_emsip_adapter
recompiling module sv_xcvr_pipe_native
recompiling module ep_g3x8_avmm256_tb
recompiling module twentynm_atx_pll
recompiling module twentynm_hssi_10g_rx_pcs
recompiling module twentynm_hssi_10g_tx_pcs
recompiling module twentynm_hssi_8g_tx_pcs
recompiling module twentynm_hssi_common_pcs_pma_interface
recompiling module twentynm_hssi_fifo_rx_pcs
recompiling module twentynm_hssi_fifo_tx_pcs
recompiling module twentynm_hssi_gen3_rx_pcs
recompiling module twentynm_hssi_krfec_tx_pcs
recompiling module twentynm_hssi_pipe_gen3
recompiling module twentynm_hssi_pma_channel_pll
recompiling module twentynm_hssi_pma_rx_deser
recompiling module twentynm_hssi_pma_rx_odi
recompiling module twentynm_hssi_pma_tx_buf
recompiling module twentynm_hssi_pma_tx_ser
recompiling module twentynm_hssi_rx_pcs_pma_interface
recompiling module twentynm_hssi_rx_pld_pcs_interface
recompiling module twentynm_hssi_tx_pcs_pma_interface
recompiling module twentynm_hssi_tx_pld_pcs_interface
All of 42 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/a/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic   amcQwB.o \
_27752_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /home/dalys/Synopsys/vcs/linux64/lib/libzerosoft_rt_stubs.so \
/home/dalys/Synopsys/vcs/linux64/lib/libvirsim.so /home/dalys/Synopsys/vcs/linux64/lib/liberrorinf.so \
/home/dalys/Synopsys/vcs/linux64/lib/libsnpsmalloc.so /home/dalys/Synopsys/verdi/share/PLI/VCS/LINUX64/pli.a \
/home/dalys/Synopsys/vcs/linux64/lib/libvcsnew.so /home/dalys/Synopsys/vcs/linux64/lib/libsimprofile.so \
/home/dalys/Synopsys/vcs/linux64/lib/libuclinative.so   -Wl,-whole-archive /home/dalys/Synopsys/vcs/linux64/lib/libvcsucli.so \
-Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/dalys/Synopsys/vcs/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: 99.307 seconds to compile + 5.931 seconds to elab + 2.173 seconds to link
