diff --git a/board/at91sam9n12ek/at91sam9n12ek.c b/board/at91sam9n12ek/at91sam9n12ek.c
index 11ddf052..54af219c 100644
--- a/board/at91sam9n12ek/at91sam9n12ek.c
+++ b/board/at91sam9n12ek/at91sam9n12ek.c
@@ -74,7 +74,7 @@ static void ddramc_reg_config(struct ddramc_register *ddramc_config)
 	ddramc_config->cr = (AT91C_DDRC2_NC_DDR10_SDR9	// 10 column bits (1K)
 				| AT91C_DDRC2_NR_13	// 13 row bits    (8K)
 				| AT91C_DDRC2_CAS_3	// CAS Latency 3
-				| AT91C_DDRC2_NB_BANKS_8	// 8 banks
+				| AT91C_DDRC2_NB_BANKS_4	// 4 banks
 				| AT91C_DDRC2_DISABLE_RESET_DLL
 				| AT91C_DDRC2_DECOD_INTERLEAVED);	// Interleaved decoding
 
@@ -248,13 +248,21 @@ void nandflash_hw_init(void)
 		{"NANDALE",	AT91C_PIN_PD(2), 0,		PIO_PULLUP, PIO_PERIPH_A},
 		{"NANDCLE",	AT91C_PIN_PD(3), 0,		PIO_PULLUP, PIO_PERIPH_A},
 		{"NANDCS",	CONFIG_SYS_NAND_ENABLE_PIN,	1, PIO_PULLUP, PIO_OUTPUT},
+		{"D16",	AT91C_PIN_PD(6), 0,		PIO_PULLUP, PIO_PERIPH_A},
+		{"D17",	AT91C_PIN_PD(7), 0,		PIO_PULLUP, PIO_PERIPH_A},
+		{"D18",	AT91C_PIN_PD(8), 0,		PIO_PULLUP, PIO_PERIPH_A},
+		{"D19",	AT91C_PIN_PD(9), 0,		PIO_PULLUP, PIO_PERIPH_A},
+		{"D20",	AT91C_PIN_PD(10), 0,		PIO_PULLUP, PIO_PERIPH_A},
+		{"D21",	AT91C_PIN_PD(11), 0,		PIO_PULLUP, PIO_PERIPH_A},
+		{"D22",	AT91C_PIN_PD(12), 0,		PIO_PULLUP, PIO_PERIPH_A},
+		{"D23",	AT91C_PIN_PD(13), 0,		PIO_PULLUP, PIO_PERIPH_A},
 		{(char *)0,	0, 0, PIO_DEFAULT, PIO_PERIPH_A},
 	};
 
 	reg = readl(AT91C_BASE_CCFG + CCFG_EBICSA);
 	reg |= AT91C_EBI_CS3A_SM;
 
-	reg &= ~AT91C_EBI_NFD0_ON_D16;	/* nandflash connect to D0~D15 */
+	reg |= AT91C_EBI_NFD0_ON_D16;	/* nandflash connect to D16~D23 */
 
 	reg |= AT91C_EBI_DRV;	/* according to IAR verification package */
 	writel(reg, AT91C_BASE_CCFG + CCFG_EBICSA);
diff --git a/board/at91sam9n12ek/at91sam9n12ek.h b/board/at91sam9n12ek/at91sam9n12ek.h
index 1184239d..6ada9f96 100644
--- a/board/at91sam9n12ek/at91sam9n12ek.h
+++ b/board/at91sam9n12ek/at91sam9n12ek.h
@@ -35,16 +35,15 @@
  * and MCK is switched on the main oscillator.                                  
  * PLL initialization is done later in the hw_init() function
  */
-#define MASTER_CLOCK		(132096000)
+#define MASTER_CLOCK		(133000000)
 
-#define BOARD_MAINOSC		16000000
+#define BOARD_MAINOSC		12000000
 #define BOARD_MCK		133000000
 #define BOARD_OSCOUNT		(AT91C_CKGR_OSCOUNT & (64 << 8))
 #define BOARD_CKGR_PLLA		(AT91C_CKGR_SRCA | AT91C_CKGR_OUTA_0)
 #define BOARD_PLLACOUNT		(0x3F << 8)
-//#define BOARD_MULA		(AT91C_CKGR_MULA & (199 << 16))
-#define BOARD_MULA		(AT91C_CKGR_MULA & (149 << 16))
-#define BOARD_DIVA		(AT91C_CKGR_DIVA & 3)
+#define BOARD_MULA		(AT91C_CKGR_MULA & (132 << 16))
+#define BOARD_DIVA		(AT91C_CKGR_DIVA & 2)
 
 #define BOARD_PRESCALER_MAIN_CLOCK	(AT91C_PMC_PLLADIV2_2 \
 					| AT91C_PMC_MDIV_3 \
