module module_0 (
    output [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    input id_4,
    input id_5,
    output id_6,
    output id_7,
    output [id_2 : !  id_6  &  id_4] id_8,
    input id_9,
    output [id_8 : id_6] id_10,
    input id_11,
    input logic id_12,
    output logic [id_3[id_11] : id_10] id_13,
    id_14
);
  id_15 id_16 (
      .id_8 (id_10),
      .id_11(id_7),
      .id_14(id_9),
      .id_8 (id_14 & id_4),
      .id_7 (id_3),
      .id_6 (id_13)
  );
  id_17 id_18 (
      .id_6 (id_2),
      .id_13(id_13)
  );
  id_19 id_20 (
      .id_6 (id_2),
      .id_7 (1'h0),
      .id_11(id_1),
      .id_14(id_7)
  );
endmodule
