// Seed: 716006118
module module_0 (
    input wor id_0,
    input supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wor id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    output wor id_6,
    output wor id_7
    , id_11,
    input supply0 id_8,
    input supply1 id_9
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
  struct packed {
    logic [1 : -1] id_13;
    logic [1 : -1] id_14;
  } id_15 = 1;
endmodule
