16:20:17 DEBUG : Logs will be stored at 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/IDE.log'.
16:20:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\0_Pj_0_Timer3\temp_xsdb_launch_script.tcl
16:20:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\0_Pj_0_Timer3\temp_xsdb_launch_script.tcl
16:20:23 INFO  : Platform repository initialization has completed.
16:20:24 INFO  : Registering command handlers for Vitis TCF services
16:20:29 INFO  : XSCT server has started successfully.
16:20:29 INFO  : XSCT server has started successfully.
16:20:29 INFO  : Successfully done setting XSCT server connection channel  
16:20:29 INFO  : plnx-install-location is set to ''
16:20:29 INFO  : Successfully done setting XSCT server connection channel  
16:20:29 INFO  : Successfully done setting workspace for the tool. 
16:20:29 INFO  : Successfully done setting workspace for the tool. 
16:20:30 INFO  : Successfully done query RDI_DATADIR 
16:21:33 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:21:33 INFO  : Result from executing command 'getPlatforms': 
16:21:33 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:21:34 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:21:52 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:23:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:23:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:23:35 INFO  : Checking for BSP changes to sync application flags for project '0_Pj_0_Timer3_app'...
16:24:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:14 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
16:24:14 INFO  : 'jtag frequency' command is executed.
16:24:14 INFO  : Context for 'APU' is selected.
16:24:14 INFO  : System reset is completed.
16:24:17 INFO  : 'after 3000' command is executed.
16:24:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
16:24:19 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
16:24:19 INFO  : Context for 'APU' is selected.
16:24:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:24:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:19 INFO  : Context for 'APU' is selected.
16:24:19 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
16:24:20 INFO  : 'ps7_init' command is executed.
16:24:20 INFO  : 'ps7_post_config' command is executed.
16:24:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:20 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:20 INFO  : 'con' command is executed.
16:24:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:20 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\0_Pj_0_Timer3\0_Pj_0_Timer3_app_system\_ide\scripts\debugger_0_pj_0_timer3_app-default.tcl'
16:24:34 INFO  : Disconnected from the channel tcfchan#2.
16:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:35 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
16:24:35 INFO  : 'jtag frequency' command is executed.
16:24:35 INFO  : Context for 'APU' is selected.
16:24:35 INFO  : System reset is completed.
16:24:38 INFO  : 'after 3000' command is executed.
16:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
16:24:40 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
16:24:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:40 INFO  : Context for 'APU' is selected.
16:24:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:24:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:40 INFO  : Context for 'APU' is selected.
16:24:40 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
16:24:41 INFO  : 'ps7_init' command is executed.
16:24:41 INFO  : 'ps7_post_config' command is executed.
16:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:41 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:41 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
16:24:41 INFO  : 'jtag frequency' command is executed.
16:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:41 INFO  : Context for 'APU' is selected.
16:24:41 INFO  : 'con' command is executed.
16:24:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:41 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\0_Pj_0_Timer3\0_Pj_0_Timer3_app_system\_ide\scripts\debugger_0_pj_0_timer3_app-default.tcl'
16:24:41 INFO  : System reset is completed.
16:24:44 INFO  : 'after 3000' command is executed.
16:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
16:24:46 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
16:24:46 INFO  : Context for 'APU' is selected.
16:24:46 ERROR : can't read "map": no such variable
16:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
----------------End of Script----------------

16:24:46 ERROR : can't read "map": no such variable
16:24:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:55 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
16:24:55 INFO  : 'jtag frequency' command is executed.
16:24:55 INFO  : Context for 'APU' is selected.
16:24:55 INFO  : System reset is completed.
16:24:58 INFO  : 'after 3000' command is executed.
16:24:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
16:24:59 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
16:24:59 INFO  : Context for 'APU' is selected.
16:24:59 ERROR : can't read "map": no such variable
16:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
----------------End of Script----------------

16:24:59 ERROR : can't read "map": no such variable
16:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:06 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
16:25:06 INFO  : 'jtag frequency' command is executed.
16:25:06 INFO  : Context for 'APU' is selected.
16:25:06 INFO  : System reset is completed.
16:25:09 INFO  : 'after 3000' command is executed.
16:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
16:25:11 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
16:25:11 INFO  : Context for 'APU' is selected.
16:25:11 ERROR : can't read "map": no such variable
16:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
----------------End of Script----------------

16:25:11 ERROR : can't read "map": no such variable
16:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:18 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
16:25:18 INFO  : 'jtag frequency' command is executed.
16:25:18 INFO  : Context for 'APU' is selected.
16:25:18 INFO  : System reset is completed.
16:25:21 INFO  : 'after 3000' command is executed.
16:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
16:25:22 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
16:25:22 INFO  : Context for 'APU' is selected.
16:25:22 ERROR : can't read "map": no such variable
16:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
----------------End of Script----------------

16:25:22 ERROR : can't read "map": no such variable
00:16:31 DEBUG : Logs will be stored at 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/IDE.log'.
00:16:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\0_Pj_0_Timer3\temp_xsdb_launch_script.tcl
00:16:39 INFO  : XSCT server has started successfully.
00:16:39 INFO  : plnx-install-location is set to ''
00:16:39 INFO  : Successfully done setting XSCT server connection channel  
00:16:39 INFO  : Successfully done setting workspace for the tool. 
00:16:58 INFO  : Platform repository initialization has completed.
00:17:00 INFO  : Registering command handlers for Vitis TCF services
00:17:13 INFO  : Successfully done query RDI_DATADIR 
00:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:51 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
00:19:51 INFO  : 'jtag frequency' command is executed.
00:19:51 INFO  : Context for 'APU' is selected.
00:19:51 INFO  : System reset is completed.
00:19:54 INFO  : 'after 3000' command is executed.
00:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
00:19:55 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
00:19:55 INFO  : Context for 'APU' is selected.
00:19:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:55 INFO  : Context for 'APU' is selected.
00:19:55 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
00:19:56 INFO  : 'ps7_init' command is executed.
00:19:56 INFO  : 'ps7_post_config' command is executed.
00:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:57 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:57 INFO  : 'con' command is executed.
00:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:19:57 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\0_Pj_0_Timer3\0_Pj_0_Timer3_app_system\_ide\scripts\debugger_0_pj_0_timer3_app-default.tcl'
00:22:20 INFO  : Disconnected from the channel tcfchan#1.
00:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:22:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:40 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
00:22:40 INFO  : 'jtag frequency' command is executed.
00:22:40 INFO  : Context for 'APU' is selected.
00:22:40 INFO  : System reset is completed.
00:22:43 INFO  : 'after 3000' command is executed.
00:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
00:22:44 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
00:22:44 INFO  : Context for 'APU' is selected.
00:22:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:47 INFO  : Context for 'APU' is selected.
00:22:47 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
00:22:48 INFO  : 'ps7_init' command is executed.
00:22:48 INFO  : 'ps7_post_config' command is executed.
00:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:48 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:48 INFO  : 'con' command is executed.
00:22:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:22:48 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\0_Pj_0_Timer3\0_Pj_0_Timer3_app_system\_ide\scripts\debugger_0_pj_0_timer3_app-default.tcl'
00:23:48 INFO  : Disconnected from the channel tcfchan#2.
00:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:23:58 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:03 INFO  : Jtag cable 'Digilent Arty Z7 003017B7ED7BA' is selected.
00:24:03 INFO  : 'jtag frequency' command is executed.
00:24:03 INFO  : Context for 'APU' is selected.
00:24:03 INFO  : System reset is completed.
00:24:06 INFO  : 'after 3000' command is executed.
00:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}' command is executed.
00:24:08 INFO  : Device configured successfully with "C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit"
00:24:08 INFO  : Context for 'APU' is selected.
00:24:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:24:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:11 INFO  : Context for 'APU' is selected.
00:24:11 INFO  : Sourcing of 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl' is done.
00:24:12 INFO  : 'ps7_init' command is executed.
00:24:12 INFO  : 'ps7_post_config' command is executed.
00:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:12 INFO  : The application 'C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017B7ED7BA" && level==0 && jtag_device_ctx=="jsn-Arty Z7-003017B7ED7BA-13722093-0"}
fpga -file C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Chajunwon/FPGA_Ex/Project_0_Watch/Pj_0_Timer3/0_Pj_0_Timer3/0_Pj_0_Timer3_app/Debug/0_Pj_0_Timer3_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:12 INFO  : 'con' command is executed.
00:24:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:24:12 INFO  : Launch script is exported to file 'C:\Users\Chajunwon\FPGA_Ex\Project_0_Watch\Pj_0_Timer3\0_Pj_0_Timer3\0_Pj_0_Timer3_app_system\_ide\scripts\debugger_0_pj_0_timer3_app-default.tcl'
