	component system is
		port (
			clk_clk       : in  std_logic                    := 'X';             -- clk
			h_1_export    : out std_logic_vector(3 downto 0);                    -- export
			h_2_export    : out std_logic_vector(3 downto 0);                    -- export
			m_1_export    : out std_logic_vector(3 downto 0);                    -- export
			m_2_export    : out std_logic_vector(3 downto 0);                    -- export
			reset_reset_n : in  std_logic                    := 'X';             -- reset_n
			s_1_export    : out std_logic_vector(3 downto 0);                    -- export
			s_2_export    : out std_logic_vector(3 downto 0);                    -- export
			set_export    : in  std_logic_vector(4 downto 0) := (others => 'X')  -- export
		);
	end component system;

