

================================================================
== Vivado HLS Report for 'StreamingDataflowPartition_0_IODMA_0'
================================================================
* Date:           Mon Mar  1 14:00:13 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataflowPartition_0_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |Mem2Stream_Batch_U0      |Mem2Stream_Batch      |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |StreamingDataWidthCo_U0  |StreamingDataWidthCo  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        0|      -|      10|    120|    -|
|Instance         |        4|      -|    1348|   2238|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|    1358|   2360|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+----------------------------------------------------+---------+-------+-----+-----+-----+
    |                       Instance                       |                       Module                       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------------+----------------------------------------------------+---------+-------+-----+-----+-----+
    |Mem2Stream_Batch_U0                                   |Mem2Stream_Batch                                    |        0|      0|  430|  893|    0|
    |StreamingDataWidthCo_U0                               |StreamingDataWidthCo                                |        0|      0|  208|  347|    0|
    |StreamingDataflowPartition_0_IODMA_0_control_s_axi_U  |StreamingDataflowPartition_0_IODMA_0_control_s_axi  |        0|      0|  144|  232|    0|
    |StreamingDataflowPartition_0_IODMA_0_gmem_m_axi_U     |StreamingDataflowPartition_0_IODMA_0_gmem_m_axi     |        4|      0|  566|  766|    0|
    +------------------------------------------------------+----------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                 |                                                    |        4|      0| 1348| 2238|    0|
    +------------------------------------------------------+----------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |dwc_lcm_m_buffer_V_V_U  |        0|  5|   0|    -|     2|   64|      128|
    |numReps_c_U             |        0|  5|   0|    -|     2|   32|       64|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |Total                   |        0| 10|   0|    0|     4|   96|      192|
    +------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |                control               |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |                control               |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |                control               |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |                control               |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |                control               |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |                control               |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |                control               |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |                control               |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | StreamingDataflowPartition_0_IODMA_0 | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | StreamingDataflowPartition_0_IODMA_0 | return value |
|interrupt              | out |    1| ap_ctrl_hs | StreamingDataflowPartition_0_IODMA_0 | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_WDATA       | out |   64|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_WSTRB       | out |    8|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_RDATA       |  in |   64|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |                 gmem                 |    pointer   |
|out_V_V_TDATA          | out |    8|    axis    |                out_V_V               |    pointer   |
|out_V_V_TVALID         | out |    1|    axis    |                out_V_V               |    pointer   |
|out_V_V_TREADY         |  in |    1|    axis    |                out_V_V               |    pointer   |
+-----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.63>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %numReps)" [/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 6 'read' 'numReps_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%in0_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in0_V)" [/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 7 'read' 'in0_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%numReps_c = alloca i32, align 4" [/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 8 'alloca' 'numReps_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dwc_lcm_m_buffer_V_V = alloca i64, align 8" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 9 'alloca' 'dwc_lcm_m_buffer_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [2/2] (3.63ns)   --->   "call fastcc void @Mem2Stream_Batch(i64* %gmem, i64 %in0_V_read, i64* %dwc_lcm_m_buffer_V_V, i32 %numReps_read, i32* %numReps_c)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:25]   --->   Operation 10 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "call fastcc void @Mem2Stream_Batch(i64* %gmem, i64 %in0_V_read, i64* %dwc_lcm_m_buffer_V_V, i32 %numReps_read, i32* %numReps_c)" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:25]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i64* %dwc_lcm_m_buffer_V_V, i8* %out_V_V, i32* nocapture %numReps_c)" [/workspace/finn-hlslib/streamtools.h:962->/workspace/finn-hlslib/streamtools.h:961->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:26]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @StreamingDataWidthCo(i64* %dwc_lcm_m_buffer_V_V, i8* %out_V_V, i32* nocapture %numReps_c)" [/workspace/finn-hlslib/streamtools.h:962->/workspace/finn-hlslib/streamtools.h:961->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:26]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !71"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:22]   --->   Operation 15 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_V), !map !75"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %numReps), !map !79"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([37 x i8]* @StreamingDataflowPar) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @dwc_lcm_OC_m_buffer_s, i32 1, [1 x i8]* @p_str34, [1 x i8]* @p_str34, i32 2, i32 2, i64* %dwc_lcm_m_buffer_V_V, i64* %dwc_lcm_m_buffer_V_V)"   --->   Operation 19 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %dwc_lcm_m_buffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %numReps, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:17]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:18]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:19]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:20]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:21]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @numReps_c_str, i32 1, [1 x i8]* @p_str47, [1 x i8]* @p_str47, i32 2, i32 0, i32* %numReps_c, i32* %numReps_c)" [/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 26 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)" [/workspace/finn-hlslib/streamtools.h:960->/workspace/finn-hlslib/streamtools.h:960->/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:23]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_kr1fkudf/top_StreamingDataflowPartition_0_IODMA_0.cpp:26]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read              (read                ) [ 001000]
in0_V_read                (read                ) [ 001000]
numReps_c                 (alloca              ) [ 011111]
dwc_lcm_m_buffer_V_V      (alloca              ) [ 011111]
call_ln25                 (call                ) [ 000000]
call_ln962                (call                ) [ 000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000]
specdataflowpipeline_ln22 (specdataflowpipeline) [ 000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000]
spectopmodule_ln0         (spectopmodule       ) [ 000000]
empty                     (specchannel         ) [ 000000]
specinterface_ln0         (specinterface       ) [ 000000]
specinterface_ln17        (specinterface       ) [ 000000]
specinterface_ln18        (specinterface       ) [ 000000]
specinterface_ln19        (specinterface       ) [ 000000]
specinterface_ln20        (specinterface       ) [ 000000]
specinterface_ln21        (specinterface       ) [ 000000]
empty_9                   (specchannel         ) [ 000000]
specinterface_ln960       (specinterface       ) [ 000000]
ret_ln26                  (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream_Batch"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataWidthCo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingDataflowPar"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dwc_lcm_OC_m_buffer_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="numReps_c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numReps_c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="dwc_lcm_m_buffer_V_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dwc_lcm_m_buffer_V_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="numReps_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="in0_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_Mem2Stream_Batch_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="0" index="3" bw="64" slack="0"/>
<pin id="115" dir="0" index="4" bw="32" slack="0"/>
<pin id="116" dir="0" index="5" bw="32" slack="0"/>
<pin id="117" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_StreamingDataWidthCo_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="2"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="0" index="3" bw="32" slack="2"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln962/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="numReps_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="135" class="1005" name="in0_V_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in0_V_read "/>
</bind>
</comp>

<comp id="140" class="1005" name="numReps_c_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="numReps_c "/>
</bind>
</comp>

<comp id="146" class="1005" name="dwc_lcm_m_buffer_V_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="dwc_lcm_m_buffer_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="104" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="98" pin="2"/><net_sink comp="110" pin=4"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="98" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="110" pin=4"/></net>

<net id="138"><net_src comp="104" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="143"><net_src comp="90" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="110" pin=5"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="149"><net_src comp="94" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {3 4 }
 - Input state : 
	Port: StreamingDataflowPartition_0_IODMA_0 : gmem | {1 2 }
	Port: StreamingDataflowPartition_0_IODMA_0 : in0_V | {1 }
	Port: StreamingDataflowPartition_0_IODMA_0 : numReps | {1 }
  - Chain level:
	State 1
		call_ln25 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   |   grp_Mem2Stream_Batch_fu_110   |  7.076  |   584   |   413   |
|          | grp_StreamingDataWidthCo_fu_122 |  3.538  |   346   |   221   |
|----------|---------------------------------|---------|---------|---------|
|   read   |     numReps_read_read_fu_98     |    0    |    0    |    0    |
|          |      in0_V_read_read_fu_104     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  10.614 |   930   |   634   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|dwc_lcm_m_buffer_V_V_reg_146|   64   |
|     in0_V_read_reg_135     |   64   |
|      numReps_c_reg_140     |   32   |
|    numReps_read_reg_130    |   32   |
+----------------------------+--------+
|            Total           |   192  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
| grp_Mem2Stream_Batch_fu_110 |  p2  |   2  |  64  |   128  ||    9    |
| grp_Mem2Stream_Batch_fu_110 |  p4  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   192  ||  3.538  ||    18   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   10   |   930  |   634  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |  1122  |   652  |
+-----------+--------+--------+--------+
