<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adab5c84300b81f6251e6d6591ade513c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a12e97c8edc2a637fdc35bb0e0a867b6a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a709234304a5929b6fd3d19b368e9a654"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a709234304a5929b6fd3d19b368e9a654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e97c8edc2a637fdc35bb0e0a867b6a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a12e97c8edc2a637fdc35bb0e0a867b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab5c84300b81f6251e6d6591ade513c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">EAX</a></td></tr>
<tr class="separator:adab5c84300b81f6251e6d6591ade513c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88106b3d5f0dc17dfea3bcbbed361cda"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a468269a6e0c9ef7e2f5a4e6bd4bd9208"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9df9b3fb156146aca529cf6bf017a56b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a9df9b3fb156146aca529cf6bf017a56b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a9df9b3fb156146aca529cf6bf017a56b">More...</a><br /></td></tr>
<tr class="separator:a9df9b3fb156146aca529cf6bf017a56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568e54a59ecf179433d187ae73e9cf7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a568e54a59ecf179433d187ae73e9cf7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a568e54a59ecf179433d187ae73e9cf7b">More...</a><br /></td></tr>
<tr class="separator:a568e54a59ecf179433d187ae73e9cf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6ad1148fa6adcc8dd7827cc1eb443f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a1b6ad1148fa6adcc8dd7827cc1eb443f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a1b6ad1148fa6adcc8dd7827cc1eb443f">More...</a><br /></td></tr>
<tr class="separator:a1b6ad1148fa6adcc8dd7827cc1eb443f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87dd4d4fb6bc2f86e06c08be8635a24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:ad87dd4d4fb6bc2f86e06c08be8635a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#ad87dd4d4fb6bc2f86e06c08be8635a24">More...</a><br /></td></tr>
<tr class="separator:ad87dd4d4fb6bc2f86e06c08be8635a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd7375b72605c57180518a45d9aad47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a2bd7375b72605c57180518a45d9aad47"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a2bd7375b72605c57180518a45d9aad47">More...</a><br /></td></tr>
<tr class="separator:a2bd7375b72605c57180518a45d9aad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313e28fbf017177ae6259f4c50740a01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a313e28fbf017177ae6259f4c50740a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a313e28fbf017177ae6259f4c50740a01">More...</a><br /></td></tr>
<tr class="separator:a313e28fbf017177ae6259f4c50740a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8cea4c0a62eba0bea4054a48bfe4f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a9c8cea4c0a62eba0bea4054a48bfe4f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a9c8cea4c0a62eba0bea4054a48bfe4f7">More...</a><br /></td></tr>
<tr class="separator:a9c8cea4c0a62eba0bea4054a48bfe4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b8ec2481de52940707938701171a19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a18b8ec2481de52940707938701171a19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a18b8ec2481de52940707938701171a19">More...</a><br /></td></tr>
<tr class="separator:a18b8ec2481de52940707938701171a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c9aa8c3aa4a874d7b042a43168ae3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:ae9c9aa8c3aa4a874d7b042a43168ae3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#ae9c9aa8c3aa4a874d7b042a43168ae3e">More...</a><br /></td></tr>
<tr class="separator:ae9c9aa8c3aa4a874d7b042a43168ae3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3e39c8d0e56e90b060e7cf21f55cea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a0f3e39c8d0e56e90b060e7cf21f55cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a0f3e39c8d0e56e90b060e7cf21f55cea">More...</a><br /></td></tr>
<tr class="separator:a0f3e39c8d0e56e90b060e7cf21f55cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d36ba88a3d48996fc641ae830c87c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a45d36ba88a3d48996fc641ae830c87c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a45d36ba88a3d48996fc641ae830c87c2">More...</a><br /></td></tr>
<tr class="separator:a45d36ba88a3d48996fc641ae830c87c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e90bd193f1872cf89f3f93f71152211"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a7e90bd193f1872cf89f3f93f71152211"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a7e90bd193f1872cf89f3f93f71152211">More...</a><br /></td></tr>
<tr class="separator:a7e90bd193f1872cf89f3f93f71152211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371ec6ce87f1894a358121358825d06d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a371ec6ce87f1894a358121358825d06d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a371ec6ce87f1894a358121358825d06d">More...</a><br /></td></tr>
<tr class="separator:a371ec6ce87f1894a358121358825d06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7790328baf28118a45853c27b5a0c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a4a7790328baf28118a45853c27b5a0c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a4a7790328baf28118a45853c27b5a0c1">More...</a><br /></td></tr>
<tr class="separator:a4a7790328baf28118a45853c27b5a0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ac3ba5c58e5bafe0a0f5ec4af71670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a82ac3ba5c58e5bafe0a0f5ec4af71670"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a82ac3ba5c58e5bafe0a0f5ec4af71670">More...</a><br /></td></tr>
<tr class="separator:a82ac3ba5c58e5bafe0a0f5ec4af71670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa300b92a48637d26f21b46fd004ee21e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:aa300b92a48637d26f21b46fd004ee21e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#aa300b92a48637d26f21b46fd004ee21e">More...</a><br /></td></tr>
<tr class="separator:aa300b92a48637d26f21b46fd004ee21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72034659d86ccff541fa3a292a4fb66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:af72034659d86ccff541fa3a292a4fb66"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#af72034659d86ccff541fa3a292a4fb66">More...</a><br /></td></tr>
<tr class="separator:af72034659d86ccff541fa3a292a4fb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae85c77986342c3ea933c8226bfc385e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:ae85c77986342c3ea933c8226bfc385e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#ae85c77986342c3ea933c8226bfc385e5">More...</a><br /></td></tr>
<tr class="separator:ae85c77986342c3ea933c8226bfc385e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726c3c2bdaf0d2ea3ca80b6d50198e6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a726c3c2bdaf0d2ea3ca80b6d50198e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a726c3c2bdaf0d2ea3ca80b6d50198e6e">More...</a><br /></td></tr>
<tr class="separator:a726c3c2bdaf0d2ea3ca80b6d50198e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9711b3e52d510dfe66dc5cb5ae7b95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a8a9711b3e52d510dfe66dc5cb5ae7b95"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a8a9711b3e52d510dfe66dc5cb5ae7b95">More...</a><br /></td></tr>
<tr class="separator:a8a9711b3e52d510dfe66dc5cb5ae7b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85900e1b61cd8dd2a85b6f4064c4934e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a85900e1b61cd8dd2a85b6f4064c4934e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a85900e1b61cd8dd2a85b6f4064c4934e">More...</a><br /></td></tr>
<tr class="separator:a85900e1b61cd8dd2a85b6f4064c4934e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00022bfd1fe328d59428df661274c9f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a00022bfd1fe328d59428df661274c9f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a00022bfd1fe328d59428df661274c9f8">More...</a><br /></td></tr>
<tr class="separator:a00022bfd1fe328d59428df661274c9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a70aed816f60be52839dac8f41aecb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a1a70aed816f60be52839dac8f41aecb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a1a70aed816f60be52839dac8f41aecb5">More...</a><br /></td></tr>
<tr class="separator:a1a70aed816f60be52839dac8f41aecb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427414bed5b8c84d80a7f5ef1d7b0f59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a427414bed5b8c84d80a7f5ef1d7b0f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a427414bed5b8c84d80a7f5ef1d7b0f59">More...</a><br /></td></tr>
<tr class="separator:a427414bed5b8c84d80a7f5ef1d7b0f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb197465e8b17e739572300e0cb750b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:adb197465e8b17e739572300e0cb750b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#adb197465e8b17e739572300e0cb750b1">More...</a><br /></td></tr>
<tr class="separator:adb197465e8b17e739572300e0cb750b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45fc2013368f3838cf14197c6e70b11a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a45fc2013368f3838cf14197c6e70b11a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a45fc2013368f3838cf14197c6e70b11a">More...</a><br /></td></tr>
<tr class="separator:a45fc2013368f3838cf14197c6e70b11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b053630e1a3837969e967d41d99bd08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a4b053630e1a3837969e967d41d99bd08"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a4b053630e1a3837969e967d41d99bd08">More...</a><br /></td></tr>
<tr class="separator:a4b053630e1a3837969e967d41d99bd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0bc2e8a38054d3297d7e3ce813e10a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:ae0bc2e8a38054d3297d7e3ce813e10a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#ae0bc2e8a38054d3297d7e3ce813e10a5">More...</a><br /></td></tr>
<tr class="separator:ae0bc2e8a38054d3297d7e3ce813e10a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99a4c33d6c811b46d9828afb9c67a2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:ad99a4c33d6c811b46d9828afb9c67a2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#ad99a4c33d6c811b46d9828afb9c67a2c">More...</a><br /></td></tr>
<tr class="separator:ad99a4c33d6c811b46d9828afb9c67a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe916954aa6469e49beeab1b861977ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:abe916954aa6469e49beeab1b861977ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#abe916954aa6469e49beeab1b861977ab">More...</a><br /></td></tr>
<tr class="separator:abe916954aa6469e49beeab1b861977ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71382f61b92fcaabc3c9e1ef096716e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:ab71382f61b92fcaabc3c9e1ef096716e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#ab71382f61b92fcaabc3c9e1ef096716e">More...</a><br /></td></tr>
<tr class="separator:ab71382f61b92fcaabc3c9e1ef096716e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f60c5b9c0b90c7ef1ae35aea63c841b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a0f60c5b9c0b90c7ef1ae35aea63c841b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d9/d5f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d201_1_1_0d206.html#a0f60c5b9c0b90c7ef1ae35aea63c841b">More...</a><br /></td></tr>
<tr class="separator:a0f60c5b9c0b90c7ef1ae35aea63c841b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468269a6e0c9ef7e2f5a4e6bd4bd9208"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a468269a6e0c9ef7e2f5a4e6bd4bd9208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99754f19eaf2764147fdcd9e657523d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a99754f19eaf2764147fdcd9e657523d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88106b3d5f0dc17dfea3bcbbed361cda"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">EBX</a></td></tr>
<tr class="separator:a88106b3d5f0dc17dfea3bcbbed361cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e18ed5be53adec0dc5302f430a73461"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac259ea7554e0faaf36c9d2df8f47f006"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a36100b907aca8702ebb0755346f77e18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a36100b907aca8702ebb0755346f77e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a36100b907aca8702ebb0755346f77e18">More...</a><br /></td></tr>
<tr class="separator:a36100b907aca8702ebb0755346f77e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2674cca4443ef19e94ac22dc5870bc82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a2674cca4443ef19e94ac22dc5870bc82"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a2674cca4443ef19e94ac22dc5870bc82">More...</a><br /></td></tr>
<tr class="separator:a2674cca4443ef19e94ac22dc5870bc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad516177d7497d17a9175887a8cb35d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:aad516177d7497d17a9175887a8cb35d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#aad516177d7497d17a9175887a8cb35d0">More...</a><br /></td></tr>
<tr class="separator:aad516177d7497d17a9175887a8cb35d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8783d555bc677d6df74e13daba7df22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ac8783d555bc677d6df74e13daba7df22"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#ac8783d555bc677d6df74e13daba7df22">More...</a><br /></td></tr>
<tr class="separator:ac8783d555bc677d6df74e13daba7df22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87947c8c73129afcab05cc5e113a1763"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a87947c8c73129afcab05cc5e113a1763"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a87947c8c73129afcab05cc5e113a1763">More...</a><br /></td></tr>
<tr class="separator:a87947c8c73129afcab05cc5e113a1763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9846a8f88b3ecbf0f62457fc9bfb5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a8e9846a8f88b3ecbf0f62457fc9bfb5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a8e9846a8f88b3ecbf0f62457fc9bfb5e">More...</a><br /></td></tr>
<tr class="separator:a8e9846a8f88b3ecbf0f62457fc9bfb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d8d78386acafbdcc28df9b2216955f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a15d8d78386acafbdcc28df9b2216955f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a15d8d78386acafbdcc28df9b2216955f">More...</a><br /></td></tr>
<tr class="separator:a15d8d78386acafbdcc28df9b2216955f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e3da6d5fa524457fe2b4fbe905de13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a87e3da6d5fa524457fe2b4fbe905de13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a87e3da6d5fa524457fe2b4fbe905de13">More...</a><br /></td></tr>
<tr class="separator:a87e3da6d5fa524457fe2b4fbe905de13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ab37758a7281773d0b44ba3d2c9bb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a40ab37758a7281773d0b44ba3d2c9bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a40ab37758a7281773d0b44ba3d2c9bb3">More...</a><br /></td></tr>
<tr class="separator:a40ab37758a7281773d0b44ba3d2c9bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5390cc5b8a91ef7914b828b3c90928b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a5390cc5b8a91ef7914b828b3c90928b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a5390cc5b8a91ef7914b828b3c90928b5">More...</a><br /></td></tr>
<tr class="separator:a5390cc5b8a91ef7914b828b3c90928b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c50100bd1caf5889faf4c08b10ad55a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a4c50100bd1caf5889faf4c08b10ad55a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a4c50100bd1caf5889faf4c08b10ad55a">More...</a><br /></td></tr>
<tr class="separator:a4c50100bd1caf5889faf4c08b10ad55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad233c4c818423d13b563097ccfeb273c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:ad233c4c818423d13b563097ccfeb273c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#ad233c4c818423d13b563097ccfeb273c">More...</a><br /></td></tr>
<tr class="separator:ad233c4c818423d13b563097ccfeb273c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b4ff74996787fd3da91c1e9f3f0547"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a20b4ff74996787fd3da91c1e9f3f0547"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a20b4ff74996787fd3da91c1e9f3f0547">More...</a><br /></td></tr>
<tr class="separator:a20b4ff74996787fd3da91c1e9f3f0547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c757442f876f099fae1104409dd12d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:af9c757442f876f099fae1104409dd12d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#af9c757442f876f099fae1104409dd12d">More...</a><br /></td></tr>
<tr class="separator:af9c757442f876f099fae1104409dd12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a788cac391f7ff6bc090a352d95a376"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a9a788cac391f7ff6bc090a352d95a376"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a9a788cac391f7ff6bc090a352d95a376">More...</a><br /></td></tr>
<tr class="separator:a9a788cac391f7ff6bc090a352d95a376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4237bd640f3d380249d30d9a23611d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a4237bd640f3d380249d30d9a23611d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a4237bd640f3d380249d30d9a23611d47">More...</a><br /></td></tr>
<tr class="separator:a4237bd640f3d380249d30d9a23611d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5cd0878762ae143f3842597a3a1f01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a5c5cd0878762ae143f3842597a3a1f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a5c5cd0878762ae143f3842597a3a1f01">More...</a><br /></td></tr>
<tr class="separator:a5c5cd0878762ae143f3842597a3a1f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab548292c488abd12347d1d6abacfac63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:ab548292c488abd12347d1d6abacfac63"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#ab548292c488abd12347d1d6abacfac63">More...</a><br /></td></tr>
<tr class="separator:ab548292c488abd12347d1d6abacfac63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5952864ad81824a06d7e6c2e749710ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a5952864ad81824a06d7e6c2e749710ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a5952864ad81824a06d7e6c2e749710ba">More...</a><br /></td></tr>
<tr class="separator:a5952864ad81824a06d7e6c2e749710ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18169efc923220af827d19aaf9d4e02c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a18169efc923220af827d19aaf9d4e02c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a18169efc923220af827d19aaf9d4e02c">More...</a><br /></td></tr>
<tr class="separator:a18169efc923220af827d19aaf9d4e02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a81878f7355863f57ce9122fc491f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a02a81878f7355863f57ce9122fc491f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a02a81878f7355863f57ce9122fc491f5">More...</a><br /></td></tr>
<tr class="separator:a02a81878f7355863f57ce9122fc491f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30e4c7cea446c59679e9e76323ceb70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:ac30e4c7cea446c59679e9e76323ceb70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#ac30e4c7cea446c59679e9e76323ceb70">More...</a><br /></td></tr>
<tr class="separator:ac30e4c7cea446c59679e9e76323ceb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf3032453b75f338e537c635fd82401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a8bf3032453b75f338e537c635fd82401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a8bf3032453b75f338e537c635fd82401">More...</a><br /></td></tr>
<tr class="separator:a8bf3032453b75f338e537c635fd82401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41395e371e2a194824f350a23006314"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:ad41395e371e2a194824f350a23006314"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#ad41395e371e2a194824f350a23006314">More...</a><br /></td></tr>
<tr class="separator:ad41395e371e2a194824f350a23006314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972ad221f44c70fd8d57e517cfd1b88c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a972ad221f44c70fd8d57e517cfd1b88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a972ad221f44c70fd8d57e517cfd1b88c">More...</a><br /></td></tr>
<tr class="separator:a972ad221f44c70fd8d57e517cfd1b88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167c5d4a811a3ab613e895bcd4e50f4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a167c5d4a811a3ab613e895bcd4e50f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a167c5d4a811a3ab613e895bcd4e50f4f">More...</a><br /></td></tr>
<tr class="separator:a167c5d4a811a3ab613e895bcd4e50f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ce35ca15c232dcd6a5d0067bcc7469"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a44ce35ca15c232dcd6a5d0067bcc7469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d3/d0a/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d202_1_1_0d208.html#a44ce35ca15c232dcd6a5d0067bcc7469">More...</a><br /></td></tr>
<tr class="separator:a44ce35ca15c232dcd6a5d0067bcc7469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac259ea7554e0faaf36c9d2df8f47f006"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac259ea7554e0faaf36c9d2df8f47f006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9c33071417f28b6da56b4339ac39a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5d9c33071417f28b6da56b4339ac39a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e18ed5be53adec0dc5302f430a73461"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">ECX</a></td></tr>
<tr class="separator:a6e18ed5be53adec0dc5302f430a73461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0fb8cd98434387608a9a1e18c38312"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a546ee58a7ce250c731359a49a325cfa4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5ab2fb3a933881ffc63f8b97d9b44164"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a5ab2fb3a933881ffc63f8b97d9b44164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a5ab2fb3a933881ffc63f8b97d9b44164">More...</a><br /></td></tr>
<tr class="separator:a5ab2fb3a933881ffc63f8b97d9b44164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e8541078c39e9e1a99debe617c5572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a82e8541078c39e9e1a99debe617c5572"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a82e8541078c39e9e1a99debe617c5572">More...</a><br /></td></tr>
<tr class="separator:a82e8541078c39e9e1a99debe617c5572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8edef4c6e14deccf069d8df4999562"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a8e8edef4c6e14deccf069d8df4999562"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a8e8edef4c6e14deccf069d8df4999562">More...</a><br /></td></tr>
<tr class="separator:a8e8edef4c6e14deccf069d8df4999562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f0cb8f7326d761ba78dc3247f8e077"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a66f0cb8f7326d761ba78dc3247f8e077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a66f0cb8f7326d761ba78dc3247f8e077">More...</a><br /></td></tr>
<tr class="separator:a66f0cb8f7326d761ba78dc3247f8e077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bac95f4fb3e4d6c0019aa0325659e48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a8bac95f4fb3e4d6c0019aa0325659e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a8bac95f4fb3e4d6c0019aa0325659e48">More...</a><br /></td></tr>
<tr class="separator:a8bac95f4fb3e4d6c0019aa0325659e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28396d4e65490d508ba604912dcc4b43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a28396d4e65490d508ba604912dcc4b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a28396d4e65490d508ba604912dcc4b43">More...</a><br /></td></tr>
<tr class="separator:a28396d4e65490d508ba604912dcc4b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada661d22a8ea7d52026652b4005d7c25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:ada661d22a8ea7d52026652b4005d7c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#ada661d22a8ea7d52026652b4005d7c25">More...</a><br /></td></tr>
<tr class="separator:ada661d22a8ea7d52026652b4005d7c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97eff50eb9a7dddbbedad4c6faba1236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a97eff50eb9a7dddbbedad4c6faba1236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a97eff50eb9a7dddbbedad4c6faba1236">More...</a><br /></td></tr>
<tr class="separator:a97eff50eb9a7dddbbedad4c6faba1236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e68af5d17ce927966a078d129fd17b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a7e68af5d17ce927966a078d129fd17b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a7e68af5d17ce927966a078d129fd17b4">More...</a><br /></td></tr>
<tr class="separator:a7e68af5d17ce927966a078d129fd17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37d5a928ecc7884765333218c11611a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:ad37d5a928ecc7884765333218c11611a"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#ad37d5a928ecc7884765333218c11611a">More...</a><br /></td></tr>
<tr class="separator:ad37d5a928ecc7884765333218c11611a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b46bfe66643a5892793f654a53dae20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a5b46bfe66643a5892793f654a53dae20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a5b46bfe66643a5892793f654a53dae20">More...</a><br /></td></tr>
<tr class="separator:a5b46bfe66643a5892793f654a53dae20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6274cd821039e215095648afa1dc52bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a6274cd821039e215095648afa1dc52bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a6274cd821039e215095648afa1dc52bb">More...</a><br /></td></tr>
<tr class="separator:a6274cd821039e215095648afa1dc52bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe02604cc91ae331310aebde2a54624"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:affe02604cc91ae331310aebde2a54624"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#affe02604cc91ae331310aebde2a54624">More...</a><br /></td></tr>
<tr class="separator:affe02604cc91ae331310aebde2a54624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7361e307e88303b9a5dee3dced90d6b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a7361e307e88303b9a5dee3dced90d6b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a7361e307e88303b9a5dee3dced90d6b5">More...</a><br /></td></tr>
<tr class="separator:a7361e307e88303b9a5dee3dced90d6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a085cf135aee3f5a25ad9d2b20020b8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a085cf135aee3f5a25ad9d2b20020b8ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a085cf135aee3f5a25ad9d2b20020b8ad">More...</a><br /></td></tr>
<tr class="separator:a085cf135aee3f5a25ad9d2b20020b8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7902c8daa69cc0c7ac476d7586f115"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a6e7902c8daa69cc0c7ac476d7586f115"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a6e7902c8daa69cc0c7ac476d7586f115">More...</a><br /></td></tr>
<tr class="separator:a6e7902c8daa69cc0c7ac476d7586f115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac568a952d9126d81fee4609c8771bb3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:ac568a952d9126d81fee4609c8771bb3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#ac568a952d9126d81fee4609c8771bb3a">More...</a><br /></td></tr>
<tr class="separator:ac568a952d9126d81fee4609c8771bb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3ea92ef07f917e1249758b5e678f29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a2d3ea92ef07f917e1249758b5e678f29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a2d3ea92ef07f917e1249758b5e678f29">More...</a><br /></td></tr>
<tr class="separator:a2d3ea92ef07f917e1249758b5e678f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58502d5f44527f765c03752b0ab8237"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:ac58502d5f44527f765c03752b0ab8237"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#ac58502d5f44527f765c03752b0ab8237">More...</a><br /></td></tr>
<tr class="separator:ac58502d5f44527f765c03752b0ab8237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b3e5802775e3a8b14161942acf3425"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a32b3e5802775e3a8b14161942acf3425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a32b3e5802775e3a8b14161942acf3425">More...</a><br /></td></tr>
<tr class="separator:a32b3e5802775e3a8b14161942acf3425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad8c34ae6c3f142f1e4bb3d97599035"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a9ad8c34ae6c3f142f1e4bb3d97599035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a9ad8c34ae6c3f142f1e4bb3d97599035">More...</a><br /></td></tr>
<tr class="separator:a9ad8c34ae6c3f142f1e4bb3d97599035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3edbb35fc5adeb86b925da7f6aaadf17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a3edbb35fc5adeb86b925da7f6aaadf17"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a3edbb35fc5adeb86b925da7f6aaadf17">More...</a><br /></td></tr>
<tr class="separator:a3edbb35fc5adeb86b925da7f6aaadf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95eee71bafa05965c3f6e4077f45f248"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a95eee71bafa05965c3f6e4077f45f248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a95eee71bafa05965c3f6e4077f45f248">More...</a><br /></td></tr>
<tr class="separator:a95eee71bafa05965c3f6e4077f45f248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f14873072aafbe9117010490a62515"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a59f14873072aafbe9117010490a62515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a59f14873072aafbe9117010490a62515">More...</a><br /></td></tr>
<tr class="separator:a59f14873072aafbe9117010490a62515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0f51e8e1d92b7ee4b8439e3fdae0f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a2f0f51e8e1d92b7ee4b8439e3fdae0f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a2f0f51e8e1d92b7ee4b8439e3fdae0f2">More...</a><br /></td></tr>
<tr class="separator:a2f0f51e8e1d92b7ee4b8439e3fdae0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07745eb298d5e3dd3a5afec01cf189c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a07745eb298d5e3dd3a5afec01cf189c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a07745eb298d5e3dd3a5afec01cf189c6">More...</a><br /></td></tr>
<tr class="separator:a07745eb298d5e3dd3a5afec01cf189c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8076360200c8629766c599908e1cc181"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a8076360200c8629766c599908e1cc181"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a8076360200c8629766c599908e1cc181">More...</a><br /></td></tr>
<tr class="separator:a8076360200c8629766c599908e1cc181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f3f0311852a37cf771dcf5a6c5fc7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ab8f3f0311852a37cf771dcf5a6c5fc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#ab8f3f0311852a37cf771dcf5a6c5fc7a">More...</a><br /></td></tr>
<tr class="separator:ab8f3f0311852a37cf771dcf5a6c5fc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad369d1b696441186cfe24ba6064e4d45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:ad369d1b696441186cfe24ba6064e4d45"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#ad369d1b696441186cfe24ba6064e4d45">More...</a><br /></td></tr>
<tr class="separator:ad369d1b696441186cfe24ba6064e4d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66cd7d318971fad658afd6489117b349"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a66cd7d318971fad658afd6489117b349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d3/dbb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d203_1_1_0d210.html#a66cd7d318971fad658afd6489117b349">More...</a><br /></td></tr>
<tr class="separator:a66cd7d318971fad658afd6489117b349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546ee58a7ce250c731359a49a325cfa4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a546ee58a7ce250c731359a49a325cfa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a6b9133bc29e9d72d78691b86e7f73ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0fb8cd98434387608a9a1e18c38312"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">EDX</a></td></tr>
<tr class="separator:a9d0fb8cd98434387608a9a1e18c38312"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6e18ed5be53adec0dc5302f430a73461"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@202 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a88106b3d5f0dc17dfea3bcbbed361cda"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@201 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a9d0fb8cd98434387608a9a1e18c38312"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@203 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_adab5c84300b81f6251e6d6591ade513c"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@200 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adab5c84300b81f6251e6d6591ade513c">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a88106b3d5f0dc17dfea3bcbbed361cda">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6e18ed5be53adec0dc5302f430a73461">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a9d0fb8cd98434387608a9a1e18c38312">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="adab5c84300b81f6251e6d6591ade513c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab5c84300b81f6251e6d6591ade513c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a88106b3d5f0dc17dfea3bcbbed361cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88106b3d5f0dc17dfea3bcbbed361cda">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a6e18ed5be53adec0dc5302f430a73461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e18ed5be53adec0dc5302f430a73461">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a9d0fb8cd98434387608a9a1e18c38312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0fb8cd98434387608a9a1e18c38312">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
