#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23b9030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23b8cb0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x23e9e60 .functor NOT 1, L_0x2424140, C4<0>, C4<0>, C4<0>;
L_0x2423f20 .functor XOR 2, L_0x2423cc0, L_0x2423e80, C4<00>, C4<00>;
L_0x2424030 .functor XOR 2, L_0x2423f20, L_0x2423f90, C4<00>, C4<00>;
v0x2411760_0 .net *"_ivl_10", 1 0, L_0x2423f90;  1 drivers
v0x2411860_0 .net *"_ivl_12", 1 0, L_0x2424030;  1 drivers
v0x2411940_0 .net *"_ivl_2", 1 0, L_0x2423c20;  1 drivers
v0x2411a00_0 .net *"_ivl_4", 1 0, L_0x2423cc0;  1 drivers
v0x2411ae0_0 .net *"_ivl_6", 1 0, L_0x2423e80;  1 drivers
v0x2411c10_0 .net *"_ivl_8", 1 0, L_0x2423f20;  1 drivers
v0x2411cf0_0 .var "clk", 0 0;
v0x2411d90_0 .net "f_dut", 0 0, L_0x2423350;  1 drivers
v0x2411e30_0 .net "f_ref", 0 0, L_0x2422760;  1 drivers
v0x2411ed0_0 .net "g_dut", 0 0, L_0x2423a00;  1 drivers
v0x2411f70_0 .net "g_ref", 0 0, L_0x23bcb80;  1 drivers
v0x2412010_0 .net "resetn", 0 0, v0x240f3d0_0;  1 drivers
v0x24120b0_0 .var/2u "stats1", 223 0;
v0x2412150_0 .var/2u "strobe", 0 0;
v0x24121f0_0 .net "tb_match", 0 0, L_0x2424140;  1 drivers
v0x2412290_0 .net "tb_mismatch", 0 0, L_0x23e9e60;  1 drivers
v0x2412350_0 .net "x", 0 0, v0x240f4a0_0;  1 drivers
v0x2412500_0 .net "y", 0 0, v0x240f5a0_0;  1 drivers
L_0x2423c20 .concat [ 1 1 0 0], L_0x23bcb80, L_0x2422760;
L_0x2423cc0 .concat [ 1 1 0 0], L_0x23bcb80, L_0x2422760;
L_0x2423e80 .concat [ 1 1 0 0], L_0x2423a00, L_0x2423350;
L_0x2423f90 .concat [ 1 1 0 0], L_0x23bcb80, L_0x2422760;
L_0x2424140 .cmp/eeq 2, L_0x2423c20, L_0x2424030;
S_0x23d8650 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x23b8cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x23d8830 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x23d8870 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x23d88b0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x23d88f0 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x23d8930 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x23d8970 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x23d89b0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x23d89f0 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x23d8a30 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x23bc9a0 .functor OR 1, L_0x2422a30, L_0x2422ce0, C4<0>, C4<0>;
L_0x23bcb80 .functor OR 1, L_0x23bc9a0, L_0x2422fa0, C4<0>, C4<0>;
v0x23ea050_0 .net *"_ivl_0", 31 0, L_0x24125f0;  1 drivers
L_0x7f842ede80a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x23ea0f0_0 .net *"_ivl_11", 27 0, L_0x7f842ede80a8;  1 drivers
L_0x7f842ede80f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x23bca10_0 .net/2u *"_ivl_12", 31 0, L_0x7f842ede80f0;  1 drivers
v0x23bcbf0_0 .net *"_ivl_14", 0 0, L_0x2422a30;  1 drivers
v0x240dfa0_0 .net *"_ivl_16", 31 0, L_0x2422ba0;  1 drivers
L_0x7f842ede8138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x240e0d0_0 .net *"_ivl_19", 27 0, L_0x7f842ede8138;  1 drivers
L_0x7f842ede8180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x240e1b0_0 .net/2u *"_ivl_20", 31 0, L_0x7f842ede8180;  1 drivers
v0x240e290_0 .net *"_ivl_22", 0 0, L_0x2422ce0;  1 drivers
v0x240e350_0 .net *"_ivl_25", 0 0, L_0x23bc9a0;  1 drivers
v0x240e410_0 .net *"_ivl_26", 31 0, L_0x2422f00;  1 drivers
L_0x7f842ede81c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x240e4f0_0 .net *"_ivl_29", 27 0, L_0x7f842ede81c8;  1 drivers
L_0x7f842ede8018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x240e5d0_0 .net *"_ivl_3", 27 0, L_0x7f842ede8018;  1 drivers
L_0x7f842ede8210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x240e6b0_0 .net/2u *"_ivl_30", 31 0, L_0x7f842ede8210;  1 drivers
v0x240e790_0 .net *"_ivl_32", 0 0, L_0x2422fa0;  1 drivers
L_0x7f842ede8060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x240e850_0 .net/2u *"_ivl_4", 31 0, L_0x7f842ede8060;  1 drivers
v0x240e930_0 .net *"_ivl_8", 31 0, L_0x24228f0;  1 drivers
v0x240ea10_0 .net "clk", 0 0, v0x2411cf0_0;  1 drivers
v0x240ead0_0 .net "f", 0 0, L_0x2422760;  alias, 1 drivers
v0x240eb90_0 .net "g", 0 0, L_0x23bcb80;  alias, 1 drivers
v0x240ec50_0 .var "next", 3 0;
v0x240ed30_0 .net "resetn", 0 0, v0x240f3d0_0;  alias, 1 drivers
v0x240edf0_0 .var "state", 3 0;
v0x240eed0_0 .net "x", 0 0, v0x240f4a0_0;  alias, 1 drivers
v0x240ef90_0 .net "y", 0 0, v0x240f5a0_0;  alias, 1 drivers
E_0x23d07b0 .event anyedge, v0x240edf0_0, v0x240eed0_0, v0x240ef90_0;
E_0x23d0cb0 .event posedge, v0x240ea10_0;
L_0x24125f0 .concat [ 4 28 0 0], v0x240edf0_0, L_0x7f842ede8018;
L_0x2422760 .cmp/eq 32, L_0x24125f0, L_0x7f842ede8060;
L_0x24228f0 .concat [ 4 28 0 0], v0x240edf0_0, L_0x7f842ede80a8;
L_0x2422a30 .cmp/eq 32, L_0x24228f0, L_0x7f842ede80f0;
L_0x2422ba0 .concat [ 4 28 0 0], v0x240edf0_0, L_0x7f842ede8138;
L_0x2422ce0 .cmp/eq 32, L_0x2422ba0, L_0x7f842ede8180;
L_0x2422f00 .concat [ 4 28 0 0], v0x240edf0_0, L_0x7f842ede81c8;
L_0x2422fa0 .cmp/eq 32, L_0x2422f00, L_0x7f842ede8210;
S_0x240f110 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x23b8cb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x240f2e0_0 .net "clk", 0 0, v0x2411cf0_0;  alias, 1 drivers
v0x240f3d0_0 .var "resetn", 0 0;
v0x240f4a0_0 .var "x", 0 0;
v0x240f5a0_0 .var "y", 0 0;
E_0x23d0550/0 .event negedge, v0x240ea10_0;
E_0x23d0550/1 .event posedge, v0x240ea10_0;
E_0x23d0550 .event/or E_0x23d0550/0, E_0x23d0550/1;
S_0x240f6a0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x23b8cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x240f880 .param/l "A" 0 4 11, C4<0000>;
P_0x240f8c0 .param/l "B" 0 4 12, C4<0001>;
P_0x240f900 .param/l "G1" 0 4 16, C4<0101>;
P_0x240f940 .param/l "G2" 0 4 17, C4<0110>;
P_0x240f980 .param/l "P0" 0 4 18, C4<0111>;
P_0x240f9c0 .param/l "P1" 0 4 19, C4<1000>;
P_0x240fa00 .param/l "S0" 0 4 13, C4<0010>;
P_0x240fa40 .param/l "S1" 0 4 14, C4<0011>;
P_0x240fa80 .param/l "S10" 0 4 15, C4<0100>;
L_0x23d9320 .functor OR 1, L_0x2423530, L_0x2423670, C4<0>, C4<0>;
L_0x23e9ed0 .functor OR 1, L_0x23d9320, L_0x2423830, C4<0>, C4<0>;
L_0x7f842ede8258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x240fff0_0 .net/2u *"_ivl_0", 3 0, L_0x7f842ede8258;  1 drivers
L_0x7f842ede8330 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x24100f0_0 .net/2u *"_ivl_10", 3 0, L_0x7f842ede8330;  1 drivers
v0x24101d0_0 .net *"_ivl_12", 0 0, L_0x2423530;  1 drivers
L_0x7f842ede8378 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x24102a0_0 .net/2u *"_ivl_14", 3 0, L_0x7f842ede8378;  1 drivers
v0x2410380_0 .net *"_ivl_16", 0 0, L_0x2423670;  1 drivers
v0x2410490_0 .net *"_ivl_19", 0 0, L_0x23d9320;  1 drivers
v0x2410550_0 .net *"_ivl_2", 0 0, L_0x24232b0;  1 drivers
L_0x7f842ede83c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x2410610_0 .net/2u *"_ivl_20", 3 0, L_0x7f842ede83c0;  1 drivers
v0x24106f0_0 .net *"_ivl_22", 0 0, L_0x2423830;  1 drivers
v0x2410840_0 .net *"_ivl_25", 0 0, L_0x23e9ed0;  1 drivers
L_0x7f842ede8408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2410900_0 .net/2u *"_ivl_26", 0 0, L_0x7f842ede8408;  1 drivers
L_0x7f842ede8450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24109e0_0 .net/2u *"_ivl_28", 0 0, L_0x7f842ede8450;  1 drivers
L_0x7f842ede82a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2410ac0_0 .net/2u *"_ivl_4", 0 0, L_0x7f842ede82a0;  1 drivers
L_0x7f842ede82e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2410ba0_0 .net/2u *"_ivl_6", 0 0, L_0x7f842ede82e8;  1 drivers
v0x2410c80_0 .net "clk", 0 0, v0x2411cf0_0;  alias, 1 drivers
v0x2410d20_0 .net "f", 0 0, L_0x2423350;  alias, 1 drivers
v0x2410de0_0 .net "g", 0 0, L_0x2423a00;  alias, 1 drivers
v0x2410fb0_0 .var "next_state", 3 0;
v0x2411090_0 .net "resetn", 0 0, v0x240f3d0_0;  alias, 1 drivers
v0x2411180_0 .var "state", 3 0;
v0x2411260_0 .net "x", 0 0, v0x240f4a0_0;  alias, 1 drivers
v0x2411350_0 .net "y", 0 0, v0x240f5a0_0;  alias, 1 drivers
E_0x23f0530 .event anyedge, v0x240ef90_0, v0x240eed0_0, v0x2411180_0;
E_0x240ff90/0 .event negedge, v0x240ed30_0;
E_0x240ff90/1 .event posedge, v0x240ea10_0;
E_0x240ff90 .event/or E_0x240ff90/0, E_0x240ff90/1;
L_0x24232b0 .cmp/eq 4, v0x2411180_0, L_0x7f842ede8258;
L_0x2423350 .functor MUXZ 1, L_0x7f842ede82e8, L_0x7f842ede82a0, L_0x24232b0, C4<>;
L_0x2423530 .cmp/eq 4, v0x2411180_0, L_0x7f842ede8330;
L_0x2423670 .cmp/eq 4, v0x2411180_0, L_0x7f842ede8378;
L_0x2423830 .cmp/eq 4, v0x2411180_0, L_0x7f842ede83c0;
L_0x2423a00 .functor MUXZ 1, L_0x7f842ede8450, L_0x7f842ede8408, L_0x23e9ed0, C4<>;
S_0x2411540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x23b8cb0;
 .timescale -12 -12;
E_0x23f0210 .event anyedge, v0x2412150_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2412150_0;
    %nor/r;
    %assign/vec4 v0x2412150_0, 0;
    %wait E_0x23f0210;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x240f110;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240f5a0_0, 0, 1;
    %wait E_0x23d0cb0;
    %wait E_0x23d0cb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x240f3d0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d0550;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x240f3d0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x240f5a0_0, 0;
    %assign/vec4 v0x240f4a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x23d8650;
T_2 ;
    %wait E_0x23d0cb0;
    %load/vec4 v0x240ed30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x240edf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x240ec50_0;
    %assign/vec4 v0x240edf0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x23d8650;
T_3 ;
Ewait_0 .event/or E_0x23d07b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x240edf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x240eed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x240eed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x240eed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x240ef90_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x240ef90_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x240ec50_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x240f6a0;
T_4 ;
    %wait E_0x240ff90;
    %load/vec4 v0x2411090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2411180_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x2410fb0_0;
    %assign/vec4 v0x2411180_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x240f6a0;
T_5 ;
    %wait E_0x23f0530;
    %load/vec4 v0x2411180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x2411260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
T_5.11 ;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x2411260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
T_5.13 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x2411260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
T_5.15 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x2411260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
T_5.17 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x2411350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
T_5.19 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x2411350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
T_5.21 ;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x2410fb0_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x23b8cb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2411cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2412150_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23b8cb0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2411cf0_0;
    %inv;
    %store/vec4 v0x2411cf0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23b8cb0;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x240f2e0_0, v0x2412290_0, v0x2411cf0_0, v0x2412010_0, v0x2412350_0, v0x2412500_0, v0x2411e30_0, v0x2411d90_0, v0x2411f70_0, v0x2411ed0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23b8cb0;
T_9 ;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23b8cb0;
T_10 ;
    %wait E_0x23d0550;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24120b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24120b0_0, 4, 32;
    %load/vec4 v0x24121f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24120b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24120b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24120b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2411e30_0;
    %load/vec4 v0x2411e30_0;
    %load/vec4 v0x2411d90_0;
    %xor;
    %load/vec4 v0x2411e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24120b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24120b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2411f70_0;
    %load/vec4 v0x2411f70_0;
    %load/vec4 v0x2411ed0_0;
    %xor;
    %load/vec4 v0x2411f70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24120b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24120b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24120b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/2013_q2bfsm/iter0/response7/top_module.sv";
