// Seed: 3872813295
module module_0 (
    output wire id_0,
    output supply1 id_1,
    input supply1 id_2
    , id_21,
    input wor id_3,
    output tri0 id_4,
    input wor id_5,
    input wor id_6,
    input tri1 id_7,
    output uwire id_8,
    output supply1 id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12,
    input uwire id_13,
    output wor id_14
    , id_22,
    output uwire id_15,
    input tri id_16,
    output supply1 id_17,
    output uwire id_18,
    input wor id_19
);
  wire id_23;
  assign id_4 = 1'h0;
  id_24(
      .id_0(), .id_1(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    inout tri id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_9,
      id_3,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_6,
      id_2,
      id_0,
      id_1,
      id_5,
      id_7,
      id_3,
      id_3,
      id_5,
      id_6,
      id_2,
      id_0
  );
  assign id_3 = 1;
endmodule
