<profile>

<section name = "Vitis HLS Report for 'mvm_sa'" level="0">
<item name = "Date">Wed Jul  6 17:05:41 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">mvm_sa</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.923 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 4, 4, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 113, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 71, -</column>
<column name="Register">-, -, 69, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln34_fu_110_p2">+, 0, 0, 32, 32, 32</column>
<column name="last_fu_116_p2">+, 0, 0, 32, 32, 32</column>
<column name="sub_ln34_fu_104_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage3_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="x_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="y_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="y_stream_TDATA_int_regslice">14, 3, 32, 96</column>
<column name="y_stream_TLAST_int_regslice">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="tmp_1_reg_127">32, 0, 32, 0</column>
<column name="tmp_reg_122">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_none, mvm_sa, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_none, mvm_sa, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_none, mvm_sa, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, mvm_sa, return value</column>
<column name="x_stream_TDATA">in, 32, axis, x_stream_V_data_V, pointer</column>
<column name="x_stream_TVALID">in, 1, axis, x_stream_V_last_V, pointer</column>
<column name="x_stream_TREADY">out, 1, axis, x_stream_V_last_V, pointer</column>
<column name="x_stream_TLAST">in, 1, axis, x_stream_V_last_V, pointer</column>
<column name="x_stream_TKEEP">in, 4, axis, x_stream_V_keep_V, pointer</column>
<column name="x_stream_TSTRB">in, 4, axis, x_stream_V_strb_V, pointer</column>
<column name="y_stream_TDATA">out, 32, axis, y_stream_V_data_V, pointer</column>
<column name="y_stream_TVALID">out, 1, axis, y_stream_V_last_V, pointer</column>
<column name="y_stream_TREADY">in, 1, axis, y_stream_V_last_V, pointer</column>
<column name="y_stream_TLAST">out, 1, axis, y_stream_V_last_V, pointer</column>
<column name="y_stream_TKEEP">out, 4, axis, y_stream_V_keep_V, pointer</column>
<column name="y_stream_TSTRB">out, 4, axis, y_stream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
