                   SYNTHESIS REPORT
====================Information====================
commit date: Sun_Jan_9_10:30:53_2022_+0800
top_name: ysyx_210326
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
1. Warning:  /home/CICD/asic_data/ysyx3_test/cpu/ysyx_210326.v:1348: Recommend parentheses when a reduction-or follows bitwise-or. (VER-225)
****** Message Summary: 0 Error(s), 1 Warning(s) ******
#========================================================================
# Area
#========================================================================
total      std        mem  ipio  sub_harden
3251405.0  3251405.0  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total   std     mem  ipio  sub_harden
286777  286777  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210326
Date   : Sun Jan  9 13:04:40 2022
****************************************
    
Number of ports:                         7762
Number of nets:                        294166
Number of cells:                       286982
Number of combinational cells:         215094
Number of sequential cells:             71683
Number of macros/black boxes:               0
Number of buf/inv:                       9592
Number of references:                      40
Combinational area:            1419740.320055
Buf/Inv area:                    56398.222290
Noncombinational area:         1831664.730068
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:               3251405.050123
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area                Local cell area
                                  ---------------------  ---------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-        Noncombi-     Black-
                                  Total         Total    national      national      boxes   Design
--------------------------------  ------------  -------  ------------  ------------  ------  --------------------------------
ysyx_210326                       3251405.0501    100.0     2564.5336     2848.2865  0.0000  ysyx_210326
POWERGATING_clock_N6_0                 21.5168      0.0        0.0000       21.5168  0.0000  POWERMODULE_HIGH_ysyx_210326_0_6
POWERGATING_clock_N6_1                 21.5168      0.0        0.0000       21.5168  0.0000  POWERMODULE_HIGH_ysyx_210326_0_7
POWERGATING_clock_N6_2                 21.5168      0.0        0.0000       21.5168  0.0000  POWERMODULE_HIGH_ysyx_210326_0_5
POWERGATING_clock_N6_3                 21.5168      0.0        0.0000       21.5168  0.0000  POWERMODULE_HIGH_ysyx_210326_0_4
axi_rw0                             10521.7153      0.3     7711.0832     2810.6321  0.0000  ysyx_210326_axi_rw_0
clint0                              11641.9337      0.4     6705.1728     4936.7610  0.0000  ysyx_210326_clint_0
rvcpu0                            3223742.5138     99.1       22.8616        0.0000  0.0000  ysyx_210326_rvcpu_0
rvcpu0/btb0                       2982754.3512     91.7  1255901.9918  1726852.3594  0.0000  ysyx_210326_btb_0
rvcpu0/csrfile0                     31360.7365      1.0    15007.9680    16352.7686  0.0000  ysyx_210326_csrfile_0
rvcpu0/exe_stage0                   28309.3847      0.9    28309.3847        0.0000  0.0000  ysyx_210326_exe_stage_0
rvcpu0/exemem_reg0                   8043.2490      0.2     2626.3944     5416.8546  0.0000  ysyx_210326_exemem_reg_0
rvcpu0/id_stage0                    27168.9943      0.8    27168.9943        0.0000  0.0000  ysyx_210326_id_stage_0
rvcpu0/idexe_reg0                   13882.3707      0.4     5135.7912     8746.5795  0.0000  ysyx_210326_idexe_reg_0
rvcpu0/if_stage0                     7813.2880      0.2     6034.1176     1779.1704  0.0000  ysyx_210326_if_stage_0
rvcpu0/ifid_reg0                     9301.9817      0.3     3500.5144     5801.4674  0.0000  ysyx_210326_ifid_reg_0
rvcpu0/mem_stage0                    3087.6608      0.1     3087.6608        0.0000  0.0000  ysyx_210326_mem_stage_0
rvcpu0/memwb_reg0                    8526.0322      0.3     3185.8312     5340.2010  0.0000  ysyx_210326_memwb_reg_0
rvcpu0/regfile0                    102015.1848      3.1    51321.6022    50693.5825  0.0000  ysyx_210326_regfile_0
rvcpu0/wb_stage0                     1456.4184      0.0     1456.4184        0.0000  0.0000  ysyx_210326_wb_stage_0
--------------------------------  ------------  -------  ------------  ------------  ------  --------------------------------
Total                                                    1419740.3201  1831664.7301  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210326
Date   : Sun Jan  9 13:04:22 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: rvcpu0/idexe_reg0/exe_src2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcpu0/if_stage0/pc_reg_0_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcpu0/idexe_reg0/exe_src2_reg_0_/CK (LVT_DQHDV4)     0.0000    0.0000 #   0.0000 r
  rvcpu0/idexe_reg0/exe_src2_reg_0_/Q (LVT_DQHDV4)      0.1202    0.2911     0.2911 f
  rvcpu0/idexe_reg0/exe_src2[0] (net)           4                 0.0000     0.2911 f
  rvcpu0/idexe_reg0/exe_src2[0] (ysyx_210326_idexe_reg_0)         0.0000     0.2911 f
  rvcpu0/exe_src2_i[0] (net)                                      0.0000     0.2911 f
  rvcpu0/exe_stage0/exe_src2_i[0] (ysyx_210326_exe_stage_0)       0.0000     0.2911 f
  rvcpu0/exe_stage0/exe_src2_i[0] (net)                           0.0000     0.2911 f
  rvcpu0/exe_stage0/U1955/A2 (LVT_NOR2HDV4)             0.1202    0.0000     0.2911 f
  rvcpu0/exe_stage0/U1955/ZN (LVT_NOR2HDV4)             0.1522    0.1136     0.4047 r
  rvcpu0/exe_stage0/n481 (net)                  2                 0.0000     0.4047 r
  rvcpu0/exe_stage0/U1976/I (LVT_BUFHDV4)               0.1522    0.0000     0.4047 r
  rvcpu0/exe_stage0/U1976/Z (LVT_BUFHDV4)               0.2138    0.1936     0.5984 r
  rvcpu0/exe_stage0/n2142 (net)                20                 0.0000     0.5984 r
  rvcpu0/exe_stage0/U1693/A1 (LVT_NAND2HDV8)            0.2138    0.0000     0.5984 r
  rvcpu0/exe_stage0/U1693/ZN (LVT_NAND2HDV8)            0.1058    0.0901     0.6885 f
  rvcpu0/exe_stage0/n546 (net)                  5                 0.0000     0.6885 f
  rvcpu0/exe_stage0/U41/A1 (LVT_NAND2HDV4)              0.1058    0.0000     0.6885 f
  rvcpu0/exe_stage0/U41/ZN (LVT_NAND2HDV4)              0.1192    0.0826     0.7710 r
  rvcpu0/exe_stage0/n704 (net)                  5                 0.0000     0.7710 r
  rvcpu0/exe_stage0/U1980/A2 (LVT_NAND2HDV4)            0.1192    0.0000     0.7710 r
  rvcpu0/exe_stage0/U1980/ZN (LVT_NAND2HDV4)            0.0973    0.0824     0.8534 f
  rvcpu0/exe_stage0/n3516 (net)                 6                 0.0000     0.8534 f
  rvcpu0/exe_stage0/U2213/A1 (LVT_NAND2HDV3)            0.0973    0.0000     0.8534 f
  rvcpu0/exe_stage0/U2213/ZN (LVT_NAND2HDV3)            0.1465    0.0895     0.9429 r
  rvcpu0/exe_stage0/n1697 (net)                 5                 0.0000     0.9429 r
  rvcpu0/exe_stage0/U2552/I (LVT_INHDV2)                0.1465    0.0000     0.9429 r
  rvcpu0/exe_stage0/U2552/ZN (LVT_INHDV2)               0.0811    0.0707     1.0136 f
  rvcpu0/exe_stage0/n2212 (net)                 4                 0.0000     1.0136 f
  rvcpu0/exe_stage0/U2653/A1 (LVT_NAND2HDV2)            0.0811    0.0000     1.0136 f
  rvcpu0/exe_stage0/U2653/ZN (LVT_NAND2HDV2)            0.1052    0.0748     1.0884 r
  rvcpu0/exe_stage0/n1745 (net)                 4                 0.0000     1.0884 r
  rvcpu0/exe_stage0/U3026/B2 (LVT_OAI22HDV1)            0.1052    0.0000     1.0884 r
  rvcpu0/exe_stage0/U3026/ZN (LVT_OAI22HDV1)            0.1149    0.1082     1.1966 f
  rvcpu0/exe_stage0/n2044 (net)                 2                 0.0000     1.1966 f
  rvcpu0/exe_stage0/U1183/B (LVT_AOI21HDV1)             0.1149    0.0000     1.1966 f
  rvcpu0/exe_stage0/U1183/ZN (LVT_AOI21HDV1)            0.1330    0.0997     1.2963 r
  rvcpu0/exe_stage0/n2046 (net)                 1                 0.0000     1.2963 r
  rvcpu0/exe_stage0/U3189/C (LVT_OAI211HDV1)            0.1330    0.0000     1.2963 r
  rvcpu0/exe_stage0/U3189/ZN (LVT_OAI211HDV1)           0.1199    0.1045     1.4008 f
  rvcpu0/exe_stage0/n2064 (net)                 1                 0.0000     1.4008 f
  rvcpu0/exe_stage0/U3200/A1 (LVT_AOI211HDV1)           0.1199    0.0000     1.4008 f
  rvcpu0/exe_stage0/U3200/ZN (LVT_AOI211HDV1)           0.2370    0.1692     1.5700 r
  rvcpu0/exe_stage0/n2065 (net)                 1                 0.0000     1.5700 r
  rvcpu0/exe_stage0/U3201/B (LVT_IOA21HDV1)             0.2370    0.0000     1.5700 r
  rvcpu0/exe_stage0/U3201/ZN (LVT_IOA21HDV1)            0.0749    0.0633     1.6333 f
  rvcpu0/exe_stage0/n2081 (net)                 1                 0.0000     1.6333 f
  rvcpu0/exe_stage0/U3207/A1 (LVT_INAND3HDV2)           0.0749    0.0000     1.6333 f
  rvcpu0/exe_stage0/U3207/ZN (LVT_INAND3HDV2)           0.1549    0.1762     1.8095 f
  rvcpu0/exe_stage0/exe_wd_o[11] (net)          4                 0.0000     1.8095 f
  rvcpu0/exe_stage0/exe_wd_o[11] (ysyx_210326_exe_stage_0)        0.0000     1.8095 f
  rvcpu0/exe_wd_o[11] (net)                                       0.0000     1.8095 f
  rvcpu0/id_stage0/exe2id_wd[11] (ysyx_210326_id_stage_0)         0.0000     1.8095 f
  rvcpu0/id_stage0/exe2id_wd[11] (net)                            0.0000     1.8095 f
  rvcpu0/id_stage0/U2296/A1 (LVT_NAND2HDV1)             0.1549    0.0000     1.8095 f
  rvcpu0/id_stage0/U2296/ZN (LVT_NAND2HDV1)             0.0848    0.0646     1.8741 r
  rvcpu0/id_stage0/n2202 (net)                  1                 0.0000     1.8741 r
  rvcpu0/id_stage0/U726/A2 (LVT_NAND3HDV1)              0.0848    0.0000     1.8741 r
  rvcpu0/id_stage0/U726/ZN (LVT_NAND3HDV1)              0.1094    0.0884     1.9625 f
  rvcpu0/id_stage0/n1415 (net)                  1                 0.0000     1.9625 f
  rvcpu0/id_stage0/U1722/B (LVT_AOI21HDV2)              0.1094    0.0000     1.9625 f
  rvcpu0/id_stage0/U1722/ZN (LVT_AOI21HDV2)             0.1212    0.0922     2.0547 r
  rvcpu0/id_stage0/n1413 (net)                  1                 0.0000     2.0547 r
  rvcpu0/id_stage0/U1721/A2 (LVT_NAND2HDV2)             0.1212    0.0000     2.0547 r
  rvcpu0/id_stage0/U1721/ZN (LVT_NAND2HDV2)             0.1010    0.0849     2.1396 f
  rvcpu0/id_stage0/id_src2_o[11] (net)          3                 0.0000     2.1396 f
  rvcpu0/id_stage0/U1720/I (LVT_INHDV3)                 0.1010    0.0000     2.1396 f
  rvcpu0/id_stage0/U1720/ZN (LVT_INHDV3)                0.0819    0.0676     2.2071 r
  rvcpu0/id_stage0/n2849 (net)                  3                 0.0000     2.2071 r
  rvcpu0/id_stage0/U2543/A1 (LVT_NAND2HDV4)             0.0819    0.0000     2.2071 r
  rvcpu0/id_stage0/U2543/ZN (LVT_NAND2HDV4)             0.0841    0.0678     2.2749 f
  rvcpu0/id_stage0/n2852 (net)                  3                 0.0000     2.2749 f
  rvcpu0/id_stage0/U883/A1 (LVT_NOR2HDV4)               0.0841    0.0000     2.2749 f
  rvcpu0/id_stage0/U883/ZN (LVT_NOR2HDV4)               0.1012    0.0715     2.3464 r
  rvcpu0/id_stage0/n1406 (net)                  1                 0.0000     2.3464 r
  rvcpu0/id_stage0/U1718/B (LVT_AOI21HDV4)              0.1012    0.0000     2.3464 r
  rvcpu0/id_stage0/U1718/ZN (LVT_AOI21HDV4)             0.0651    0.0326     2.3791 f
  rvcpu0/id_stage0/n1405 (net)                  1                 0.0000     2.3791 f
  rvcpu0/id_stage0/U1632/A1 (LVT_OAI22HDV2)             0.0651    0.0000     2.3791 f
  rvcpu0/id_stage0/U1632/ZN (LVT_OAI22HDV2)             0.2285    0.0988     2.4779 r
  rvcpu0/id_stage0/n2924 (net)                  2                 0.0000     2.4779 r
  rvcpu0/id_stage0/U1631/I (LVT_INHDV1)                 0.2285    0.0000     2.4779 r
  rvcpu0/id_stage0/U1631/ZN (LVT_INHDV1)                0.0663    0.0487     2.5266 f
  rvcpu0/id_stage0/n1294 (net)                  1                 0.0000     2.5266 f
  rvcpu0/id_stage0/U233/A1 (LVT_NAND2HDV1)              0.0663    0.0000     2.5266 f
  rvcpu0/id_stage0/U233/ZN (LVT_NAND2HDV1)              0.0704    0.0539     2.5805 r
  rvcpu0/id_stage0/n1292 (net)                  1                 0.0000     2.5805 r
  rvcpu0/id_stage0/U1627/A2 (LVT_OAI21HDV2)             0.0704    0.0000     2.5805 r
  rvcpu0/id_stage0/U1627/ZN (LVT_OAI21HDV2)             0.0640    0.0669     2.6474 f
  rvcpu0/id_stage0/n1381 (net)                  1                 0.0000     2.6474 f
  rvcpu0/id_stage0/U200/A1 (LVT_NAND2HDV2)              0.0640    0.0000     2.6474 f
  rvcpu0/id_stage0/U200/ZN (LVT_NAND2HDV2)              0.0526    0.0442     2.6916 r
  rvcpu0/id_stage0/n1383 (net)                  1                 0.0000     2.6916 r
  rvcpu0/id_stage0/U1705/A1 (LVT_NAND3HDV2)             0.0526    0.0000     2.6916 r
  rvcpu0/id_stage0/U1705/ZN (LVT_NAND3HDV2)             0.1151    0.0809     2.7725 f
  rvcpu0/id_stage0/n1579 (net)                  1                 0.0000     2.7725 f
  rvcpu0/id_stage0/U1746/A1 (LVT_AOI21HDV4)             0.1151    0.0000     2.7725 f
  rvcpu0/id_stage0/U1746/ZN (LVT_AOI21HDV4)             0.1139    0.0924     2.8649 r
  rvcpu0/id_stage0/n1440 (net)                  1                 0.0000     2.8649 r
  rvcpu0/id_stage0/U1744/A1 (LVT_OAI21HDV4)             0.1139    0.0000     2.8649 r
  rvcpu0/id_stage0/U1744/ZN (LVT_OAI21HDV4)             0.0757    0.0616     2.9265 f
  rvcpu0/id_stage0/n1438 (net)                  1                 0.0000     2.9265 f
  rvcpu0/id_stage0/U1743/A1 (LVT_NAND3HDV4)             0.0757    0.0000     2.9265 f
  rvcpu0/id_stage0/U1743/ZN (LVT_NAND3HDV4)             0.0722    0.0521     2.9786 r
  rvcpu0/id_stage0/n1436 (net)                  1                 0.0000     2.9786 r
  rvcpu0/id_stage0/U1742/A1 (LVT_NAND2HDV4)             0.0722    0.0000     2.9786 r
  rvcpu0/id_stage0/U1742/ZN (LVT_NAND2HDV4)             0.0903    0.0731     3.0517 f
  rvcpu0/id_stage0/n3167 (net)                  2                 0.0000     3.0517 f
  rvcpu0/id_stage0/U1768/A3 (LVT_NAND4HDV8)             0.0903    0.0000     3.0517 f
  rvcpu0/id_stage0/U1768/ZN (LVT_NAND4HDV8)             0.1087    0.0837     3.1354 r
  rvcpu0/id_stage0/n1652 (net)                  3                 0.0000     3.1354 r
  rvcpu0/id_stage0/U3198/I (LVT_BUFHDV16)               0.1087    0.0000     3.1354 r
  rvcpu0/id_stage0/U3198/Z (LVT_BUFHDV16)               0.1552    0.1517     3.2872 r
  rvcpu0/id_stage0/n4264 (net)                 36                 0.0000     3.2872 r
  rvcpu0/id_stage0/U163/B1 (LVT_AOI22HDV4)              0.1552    0.0000     3.2872 r
  rvcpu0/id_stage0/U163/ZN (LVT_AOI22HDV4)              0.1487    0.0697     3.3568 f
  rvcpu0/id_stage0/n4320 (net)                  2                 0.0000     3.3568 f
  rvcpu0/id_stage0/U1780/A1 (LVT_XOR2HDV4)              0.1487    0.0000     3.3568 f
  rvcpu0/id_stage0/U1780/Z (LVT_XOR2HDV4)               0.0439    0.1665     3.5233 r
  rvcpu0/id_stage0/n1488 (net)                  1                 0.0000     3.5233 r
  rvcpu0/id_stage0/U1779/A2 (LVT_NAND2HDV2)             0.0439    0.0000     3.5233 r
  rvcpu0/id_stage0/U1779/ZN (LVT_NAND2HDV2)             0.0486    0.0464     3.5697 f
  rvcpu0/id_stage0/n1487 (net)                  1                 0.0000     3.5697 f
  rvcpu0/id_stage0/U1778/A2 (LVT_NOR2HDV2)              0.0486    0.0000     3.5697 f
  rvcpu0/id_stage0/U1778/ZN (LVT_NOR2HDV2)              0.0927    0.0730     3.6427 r
  rvcpu0/id_stage0/n3760 (net)                  1                 0.0000     3.6427 r
  rvcpu0/id_stage0/U3425/A1 (LVT_NAND3HDV2)             0.0927    0.0000     3.6427 r
  rvcpu0/id_stage0/U3425/ZN (LVT_NAND3HDV2)             0.0869    0.0721     3.7148 f
  rvcpu0/id_stage0/n3854 (net)                  1                 0.0000     3.7148 f
  rvcpu0/id_stage0/U1642/I (LVT_INHDV2)                 0.0869    0.0000     3.7148 f
  rvcpu0/id_stage0/U1642/ZN (LVT_INHDV2)                0.0685    0.0583     3.7731 r
  rvcpu0/id_stage0/n1304 (net)                  1                 0.0000     3.7731 r
  rvcpu0/id_stage0/U9/A1 (LVT_NAND2HDV4)                0.0685    0.0000     3.7731 r
  rvcpu0/id_stage0/U9/ZN (LVT_NAND2HDV4)                0.0560    0.0516     3.8247 f
  rvcpu0/id_stage0/n1146 (net)                  2                 0.0000     3.8247 f
  rvcpu0/id_stage0/U391/A1 (LVT_NOR2HDV4)               0.0560    0.0000     3.8247 f
  rvcpu0/id_stage0/U391/ZN (LVT_NOR2HDV4)               0.0911    0.0649     3.8897 r
  rvcpu0/id_stage0/n1298 (net)                  1                 0.0000     3.8897 r
  rvcpu0/id_stage0/U2931/A3 (LVT_NAND4HDV4)             0.0911    0.0000     3.8897 r
  rvcpu0/id_stage0/U2931/ZN (LVT_NAND4HDV4)             0.1209    0.1098     3.9995 f
  rvcpu0/id_stage0/n4933 (net)                  1                 0.0000     3.9995 f
  rvcpu0/id_stage0/U2905/A1 (LVT_NAND2HDV4)             0.1209    0.0000     3.9995 f
  rvcpu0/id_stage0/U2905/ZN (LVT_NAND2HDV4)             0.0929    0.0764     4.0759 r
  rvcpu0/id_stage0/flush_BAR (net)              3                 0.0000     4.0759 r
  rvcpu0/id_stage0/flush_BAR (ysyx_210326_id_stage_0)             0.0000     4.0759 r
  rvcpu0/flush (net)                                              0.0000     4.0759 r
  rvcpu0/if_stage0/flush_BAR (ysyx_210326_if_stage_0)             0.0000     4.0759 r
  rvcpu0/if_stage0/flush_BAR (net)                                0.0000     4.0759 r
  rvcpu0/if_stage0/U179/A1 (LVT_NOR2HDV8)               0.0929    0.0000     4.0759 r
  rvcpu0/if_stage0/U179/ZN (LVT_NOR2HDV8)               0.1262    0.0679     4.1438 f
  rvcpu0/if_stage0/n25 (net)                    8                 0.0000     4.1438 f
  rvcpu0/if_stage0/U171/A1 (LVT_NOR2HDV4)               0.1262    0.0000     4.1438 f
  rvcpu0/if_stage0/U171/ZN (LVT_NOR2HDV4)               0.2166    0.1492     4.2930 r
  rvcpu0/if_stage0/if_pc_o[3] (net)             5                 0.0000     4.2930 r
  rvcpu0/if_stage0/if_pc_o[3] (ysyx_210326_if_stage_0)            0.0000     4.2930 r
  rvcpu0/pc[3] (net)                                              0.0000     4.2930 r
  rvcpu0/btb0/pc_tag[1] (ysyx_210326_btb_0)                       0.0000     4.2930 r
  rvcpu0/btb0/pc_tag[1] (net)                                     0.0000     4.2930 r
  rvcpu0/btb0/U4689/A1 (LVT_NAND2HDV4)                  0.2166    0.0000     4.2930 r
  rvcpu0/btb0/U4689/ZN (LVT_NAND2HDV4)                  0.1356    0.1151     4.4081 f
  rvcpu0/btb0/n1961 (net)                       2                 0.0000     4.4081 f
  rvcpu0/btb0/U4690/A1 (LVT_NOR2HDV8)                   0.1356    0.0000     4.4081 f
  rvcpu0/btb0/U4690/ZN (LVT_NOR2HDV8)                   0.1780    0.1294     4.5375 r
  rvcpu0/btb0/n2076 (net)                       7                 0.0000     4.5375 r
  rvcpu0/btb0/U4697/I (LVT_BUFHDV4)                     0.1780    0.0000     4.5375 r
  rvcpu0/btb0/U4697/Z (LVT_BUFHDV4)                     0.0652    0.1162     4.6537 r
  rvcpu0/btb0/n2053 (net)                       4                 0.0000     4.6537 r
  rvcpu0/btb0/U2702/A2 (LVT_NAND2HDV2)                  0.0652    0.0000     4.6537 r
  rvcpu0/btb0/U2702/ZN (LVT_NAND2HDV2)                  0.1296    0.0849     4.7386 f
  rvcpu0/btb0/n70379 (net)                      2                 0.0000     4.7386 f
  rvcpu0/btb0/U4698/I (LVT_INHDV6)                      0.1296    0.0000     4.7386 f
  rvcpu0/btb0/U4698/ZN (LVT_INHDV6)                     0.1295    0.1023     4.8409 r
  rvcpu0/btb0/n182232 (net)                    11                 0.0000     4.8409 r
  rvcpu0/btb0/U243/I (LVT_BUFHDV16)                     0.1295    0.0000     4.8409 r
  rvcpu0/btb0/U243/Z (LVT_BUFHDV16)                     0.2689    0.2151     5.0560 r
  rvcpu0/btb0/n104185 (net)                   120                 0.0000     5.0560 r
  rvcpu0/btb0/U29902/I (LVT_INHDV1)                     0.2689    0.0000     5.0560 r
  rvcpu0/btb0/U29902/ZN (LVT_INHDV1)                    0.0643    0.0415     5.0975 f
  rvcpu0/btb0/n93779 (net)                      1                 0.0000     5.0975 f
  rvcpu0/btb0/U29904/A1 (LVT_IAO22HDV1)                 0.0643    0.0000     5.0975 f
  rvcpu0/btb0/U29904/ZN (LVT_IAO22HDV1)                 0.1280    0.1715     5.2690 f
  rvcpu0/btb0/n93783 (net)                      1                 0.0000     5.2690 f
  rvcpu0/btb0/U29908/A4 (LVT_NAND4HDV1)                 0.1280    0.0000     5.2690 f
  rvcpu0/btb0/U29908/ZN (LVT_NAND4HDV1)                 0.1048    0.0897     5.3587 r
  rvcpu0/btb0/n93784 (net)                      1                 0.0000     5.3587 r
  rvcpu0/btb0/U29909/A2 (LVT_NOR2HDV1)                  0.1048    0.0000     5.3587 r
  rvcpu0/btb0/U29909/ZN (LVT_NOR2HDV1)                  0.0564    0.0525     5.4112 f
  rvcpu0/btb0/n93797 (net)                      1                 0.0000     5.4112 f
  rvcpu0/btb0/U29921/B1 (LVT_I2NAND4HDV2)               0.0564    0.0000     5.4112 f
  rvcpu0/btb0/U29921/ZN (LVT_I2NAND4HDV2)               0.0889    0.0635     5.4747 r
  rvcpu0/btb0/n93850 (net)                      1                 0.0000     5.4747 r
  rvcpu0/btb0/U29963/A1 (LVT_OAI21HDV2)                 0.0889    0.0000     5.4747 r
  rvcpu0/btb0/U29963/ZN (LVT_OAI21HDV2)                 0.0983    0.0611     5.5358 f
  rvcpu0/btb0/n93851 (net)                      1                 0.0000     5.5358 f
  rvcpu0/btb0/U29964/B2 (LVT_INAND3HDV2)                0.0983    0.0000     5.5358 f
  rvcpu0/btb0/U29964/ZN (LVT_INAND3HDV2)                0.0820    0.0703     5.6061 r
  rvcpu0/btb0/n93854 (net)                      1                 0.0000     5.6061 r
  rvcpu0/btb0/U29965/A2 (LVT_NOR2HDV2)                  0.0820    0.0000     5.6061 r
  rvcpu0/btb0/U29965/ZN (LVT_NOR2HDV2)                  0.0452    0.0442     5.6503 f
  rvcpu0/btb0/n94128 (net)                      1                 0.0000     5.6503 f
  rvcpu0/btb0/U30174/A1 (LVT_AOI31HDV2)                 0.0452    0.0000     5.6503 f
  rvcpu0/btb0/U30174/ZN (LVT_AOI31HDV2)                 0.2026    0.1090     5.7593 r
  rvcpu0/btb0/btb_jump_ena (net)                1                 0.0000     5.7593 r
  rvcpu0/btb0/btb_jump_ena (ysyx_210326_btb_0)                    0.0000     5.7593 r
  rvcpu0/btb_jump_ena (net)                                       0.0000     5.7593 r
  rvcpu0/if_stage0/if_pre_jumpena (ysyx_210326_if_stage_0)        0.0000     5.7593 r
  rvcpu0/if_stage0/if_pre_jumpena (net)                           0.0000     5.7593 r
  rvcpu0/if_stage0/U146/A1 (LVT_NAND2HDV4)              0.2026    0.0000     5.7593 r
  rvcpu0/if_stage0/U146/ZN (LVT_NAND2HDV4)              0.1324    0.1129     5.8722 f
  rvcpu0/if_stage0/n26 (net)                    2                 0.0000     5.8722 f
  rvcpu0/if_stage0/U144/A1 (LVT_NAND2HDV4)              0.1324    0.0000     5.8722 f
  rvcpu0/if_stage0/U144/ZN (LVT_NAND2HDV4)              0.1249    0.0998     5.9719 r
  rvcpu0/if_stage0/n39 (net)                    5                 0.0000     5.9719 r
  rvcpu0/if_stage0/U3/I (LVT_INHDV12)                   0.1249    0.0000     5.9719 r
  rvcpu0/if_stage0/U3/ZN (LVT_INHDV12)                  0.0910    0.0806     6.0525 f
  rvcpu0/if_stage0/n715 (net)                  39                 0.0000     6.0525 f
  rvcpu0/if_stage0/U784/A1 (LVT_AOI21HDV1)              0.0910    0.0000     6.0525 f
  rvcpu0/if_stage0/U784/ZN (LVT_AOI21HDV1)              0.1465    0.1083     6.1609 r
  rvcpu0/if_stage0/n626 (net)                   1                 0.0000     6.1609 r
  rvcpu0/if_stage0/U95/B (LVT_IOA21HDV2)                0.1465    0.0000     6.1609 r
  rvcpu0/if_stage0/U95/ZN (LVT_IOA21HDV2)               0.0581    0.0521     6.2130 f
  rvcpu0/if_stage0/n279 (net)                   1                 0.0000     6.2130 f
  rvcpu0/if_stage0/pc_reg_0_/D (LVT_DQHDV2)             0.0581    0.0000     6.2130 f
  data arrival time                                                          6.2130
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcpu0/if_stage0/pc_reg_0_/CK (LVT_DQHDV2)                      0.0000     6.3500 r
  library setup time                                             -0.1369     6.2131
  data required time                                                         6.2131
  ------------------------------------------------------------------------------------
  data required time                                                         6.2131
  data arrival time                                                         -6.2130
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001
  Startpoint: rvcpu0/idexe_reg0/exe_src2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcpu0/if_stage0/pc_reg_50_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcpu0/idexe_reg0/exe_src2_reg_0_/CK (LVT_DQHDV4)     0.0000    0.0000 #   0.0000 r
  rvcpu0/idexe_reg0/exe_src2_reg_0_/Q (LVT_DQHDV4)      0.1202    0.2911     0.2911 f
  rvcpu0/idexe_reg0/exe_src2[0] (net)           4                 0.0000     0.2911 f
  rvcpu0/idexe_reg0/exe_src2[0] (ysyx_210326_idexe_reg_0)         0.0000     0.2911 f
  rvcpu0/exe_src2_i[0] (net)                                      0.0000     0.2911 f
  rvcpu0/exe_stage0/exe_src2_i[0] (ysyx_210326_exe_stage_0)       0.0000     0.2911 f
  rvcpu0/exe_stage0/exe_src2_i[0] (net)                           0.0000     0.2911 f
  rvcpu0/exe_stage0/U1955/A2 (LVT_NOR2HDV4)             0.1202    0.0000     0.2911 f
  rvcpu0/exe_stage0/U1955/ZN (LVT_NOR2HDV4)             0.1522    0.1136     0.4047 r
  rvcpu0/exe_stage0/n481 (net)                  2                 0.0000     0.4047 r
  rvcpu0/exe_stage0/U1976/I (LVT_BUFHDV4)               0.1522    0.0000     0.4047 r
  rvcpu0/exe_stage0/U1976/Z (LVT_BUFHDV4)               0.2138    0.1936     0.5984 r
  rvcpu0/exe_stage0/n2142 (net)                20                 0.0000     0.5984 r
  rvcpu0/exe_stage0/U1693/A1 (LVT_NAND2HDV8)            0.2138    0.0000     0.5984 r
  rvcpu0/exe_stage0/U1693/ZN (LVT_NAND2HDV8)            0.1058    0.0901     0.6885 f
  rvcpu0/exe_stage0/n546 (net)                  5                 0.0000     0.6885 f
  rvcpu0/exe_stage0/U41/A1 (LVT_NAND2HDV4)              0.1058    0.0000     0.6885 f
  rvcpu0/exe_stage0/U41/ZN (LVT_NAND2HDV4)              0.1192    0.0826     0.7710 r
  rvcpu0/exe_stage0/n704 (net)                  5                 0.0000     0.7710 r
  rvcpu0/exe_stage0/U1980/A2 (LVT_NAND2HDV4)            0.1192    0.0000     0.7710 r
  rvcpu0/exe_stage0/U1980/ZN (LVT_NAND2HDV4)            0.0973    0.0824     0.8534 f
  rvcpu0/exe_stage0/n3516 (net)                 6                 0.0000     0.8534 f
  rvcpu0/exe_stage0/U2213/A1 (LVT_NAND2HDV3)            0.0973    0.0000     0.8534 f
  rvcpu0/exe_stage0/U2213/ZN (LVT_NAND2HDV3)            0.1465    0.0895     0.9429 r
  rvcpu0/exe_stage0/n1697 (net)                 5                 0.0000     0.9429 r
  rvcpu0/exe_stage0/U2552/I (LVT_INHDV2)                0.1465    0.0000     0.9429 r
  rvcpu0/exe_stage0/U2552/ZN (LVT_INHDV2)               0.0811    0.0707     1.0136 f
  rvcpu0/exe_stage0/n2212 (net)                 4                 0.0000     1.0136 f
  rvcpu0/exe_stage0/U2653/A1 (LVT_NAND2HDV2)            0.0811    0.0000     1.0136 f
  rvcpu0/exe_stage0/U2653/ZN (LVT_NAND2HDV2)            0.1052    0.0748     1.0884 r
  rvcpu0/exe_stage0/n1745 (net)                 4                 0.0000     1.0884 r
  rvcpu0/exe_stage0/U3026/B2 (LVT_OAI22HDV1)            0.1052    0.0000     1.0884 r
  rvcpu0/exe_stage0/U3026/ZN (LVT_OAI22HDV1)            0.1149    0.1082     1.1966 f
  rvcpu0/exe_stage0/n2044 (net)                 2                 0.0000     1.1966 f
  rvcpu0/exe_stage0/U1183/B (LVT_AOI21HDV1)             0.1149    0.0000     1.1966 f
  rvcpu0/exe_stage0/U1183/ZN (LVT_AOI21HDV1)            0.1330    0.0997     1.2963 r
  rvcpu0/exe_stage0/n2046 (net)                 1                 0.0000     1.2963 r
  rvcpu0/exe_stage0/U3189/C (LVT_OAI211HDV1)            0.1330    0.0000     1.2963 r
  rvcpu0/exe_stage0/U3189/ZN (LVT_OAI211HDV1)           0.1199    0.1045     1.4008 f
  rvcpu0/exe_stage0/n2064 (net)                 1                 0.0000     1.4008 f
  rvcpu0/exe_stage0/U3200/A1 (LVT_AOI211HDV1)           0.1199    0.0000     1.4008 f
  rvcpu0/exe_stage0/U3200/ZN (LVT_AOI211HDV1)           0.2370    0.1692     1.5700 r
  rvcpu0/exe_stage0/n2065 (net)                 1                 0.0000     1.5700 r
  rvcpu0/exe_stage0/U3201/B (LVT_IOA21HDV1)             0.2370    0.0000     1.5700 r
  rvcpu0/exe_stage0/U3201/ZN (LVT_IOA21HDV1)            0.0749    0.0633     1.6333 f
  rvcpu0/exe_stage0/n2081 (net)                 1                 0.0000     1.6333 f
  rvcpu0/exe_stage0/U3207/A1 (LVT_INAND3HDV2)           0.0749    0.0000     1.6333 f
  rvcpu0/exe_stage0/U3207/ZN (LVT_INAND3HDV2)           0.1549    0.1762     1.8095 f
  rvcpu0/exe_stage0/exe_wd_o[11] (net)          4                 0.0000     1.8095 f
  rvcpu0/exe_stage0/exe_wd_o[11] (ysyx_210326_exe_stage_0)        0.0000     1.8095 f
  rvcpu0/exe_wd_o[11] (net)                                       0.0000     1.8095 f
  rvcpu0/id_stage0/exe2id_wd[11] (ysyx_210326_id_stage_0)         0.0000     1.8095 f
  rvcpu0/id_stage0/exe2id_wd[11] (net)                            0.0000     1.8095 f
  rvcpu0/id_stage0/U2296/A1 (LVT_NAND2HDV1)             0.1549    0.0000     1.8095 f
  rvcpu0/id_stage0/U2296/ZN (LVT_NAND2HDV1)             0.0848    0.0646     1.8741 r
  rvcpu0/id_stage0/n2202 (net)                  1                 0.0000     1.8741 r
  rvcpu0/id_stage0/U726/A2 (LVT_NAND3HDV1)              0.0848    0.0000     1.8741 r
  rvcpu0/id_stage0/U726/ZN (LVT_NAND3HDV1)              0.1094    0.0884     1.9625 f
  rvcpu0/id_stage0/n1415 (net)                  1                 0.0000     1.9625 f
  rvcpu0/id_stage0/U1722/B (LVT_AOI21HDV2)              0.1094    0.0000     1.9625 f
  rvcpu0/id_stage0/U1722/ZN (LVT_AOI21HDV2)             0.1212    0.0922     2.0547 r
  rvcpu0/id_stage0/n1413 (net)                  1                 0.0000     2.0547 r
  rvcpu0/id_stage0/U1721/A2 (LVT_NAND2HDV2)             0.1212    0.0000     2.0547 r
  rvcpu0/id_stage0/U1721/ZN (LVT_NAND2HDV2)             0.1010    0.0849     2.1396 f
  rvcpu0/id_stage0/id_src2_o[11] (net)          3                 0.0000     2.1396 f
  rvcpu0/id_stage0/U1720/I (LVT_INHDV3)                 0.1010    0.0000     2.1396 f
  rvcpu0/id_stage0/U1720/ZN (LVT_INHDV3)                0.0819    0.0676     2.2071 r
  rvcpu0/id_stage0/n2849 (net)                  3                 0.0000     2.2071 r
  rvcpu0/id_stage0/U2543/A1 (LVT_NAND2HDV4)             0.0819    0.0000     2.2071 r
  rvcpu0/id_stage0/U2543/ZN (LVT_NAND2HDV4)             0.0841    0.0678     2.2749 f
  rvcpu0/id_stage0/n2852 (net)                  3                 0.0000     2.2749 f
  rvcpu0/id_stage0/U883/A1 (LVT_NOR2HDV4)               0.0841    0.0000     2.2749 f
  rvcpu0/id_stage0/U883/ZN (LVT_NOR2HDV4)               0.1012    0.0715     2.3464 r
  rvcpu0/id_stage0/n1406 (net)                  1                 0.0000     2.3464 r
  rvcpu0/id_stage0/U1718/B (LVT_AOI21HDV4)              0.1012    0.0000     2.3464 r
  rvcpu0/id_stage0/U1718/ZN (LVT_AOI21HDV4)             0.0651    0.0326     2.3791 f
  rvcpu0/id_stage0/n1405 (net)                  1                 0.0000     2.3791 f
  rvcpu0/id_stage0/U1632/A1 (LVT_OAI22HDV2)             0.0651    0.0000     2.3791 f
  rvcpu0/id_stage0/U1632/ZN (LVT_OAI22HDV2)             0.2285    0.0988     2.4779 r
  rvcpu0/id_stage0/n2924 (net)                  2                 0.0000     2.4779 r
  rvcpu0/id_stage0/U1631/I (LVT_INHDV1)                 0.2285    0.0000     2.4779 r
  rvcpu0/id_stage0/U1631/ZN (LVT_INHDV1)                0.0663    0.0487     2.5266 f
  rvcpu0/id_stage0/n1294 (net)                  1                 0.0000     2.5266 f
  rvcpu0/id_stage0/U233/A1 (LVT_NAND2HDV1)              0.0663    0.0000     2.5266 f
  rvcpu0/id_stage0/U233/ZN (LVT_NAND2HDV1)              0.0704    0.0539     2.5805 r
  rvcpu0/id_stage0/n1292 (net)                  1                 0.0000     2.5805 r
  rvcpu0/id_stage0/U1627/A2 (LVT_OAI21HDV2)             0.0704    0.0000     2.5805 r
  rvcpu0/id_stage0/U1627/ZN (LVT_OAI21HDV2)             0.0640    0.0669     2.6474 f
  rvcpu0/id_stage0/n1381 (net)                  1                 0.0000     2.6474 f
  rvcpu0/id_stage0/U200/A1 (LVT_NAND2HDV2)              0.0640    0.0000     2.6474 f
  rvcpu0/id_stage0/U200/ZN (LVT_NAND2HDV2)              0.0526    0.0442     2.6916 r
  rvcpu0/id_stage0/n1383 (net)                  1                 0.0000     2.6916 r
  rvcpu0/id_stage0/U1705/A1 (LVT_NAND3HDV2)             0.0526    0.0000     2.6916 r
  rvcpu0/id_stage0/U1705/ZN (LVT_NAND3HDV2)             0.1151    0.0809     2.7725 f
  rvcpu0/id_stage0/n1579 (net)                  1                 0.0000     2.7725 f
  rvcpu0/id_stage0/U1746/A1 (LVT_AOI21HDV4)             0.1151    0.0000     2.7725 f
  rvcpu0/id_stage0/U1746/ZN (LVT_AOI21HDV4)             0.1139    0.0924     2.8649 r
  rvcpu0/id_stage0/n1440 (net)                  1                 0.0000     2.8649 r
  rvcpu0/id_stage0/U1744/A1 (LVT_OAI21HDV4)             0.1139    0.0000     2.8649 r
  rvcpu0/id_stage0/U1744/ZN (LVT_OAI21HDV4)             0.0757    0.0616     2.9265 f
  rvcpu0/id_stage0/n1438 (net)                  1                 0.0000     2.9265 f
  rvcpu0/id_stage0/U1743/A1 (LVT_NAND3HDV4)             0.0757    0.0000     2.9265 f
  rvcpu0/id_stage0/U1743/ZN (LVT_NAND3HDV4)             0.0722    0.0521     2.9786 r
  rvcpu0/id_stage0/n1436 (net)                  1                 0.0000     2.9786 r
  rvcpu0/id_stage0/U1742/A1 (LVT_NAND2HDV4)             0.0722    0.0000     2.9786 r
  rvcpu0/id_stage0/U1742/ZN (LVT_NAND2HDV4)             0.0903    0.0731     3.0517 f
  rvcpu0/id_stage0/n3167 (net)                  2                 0.0000     3.0517 f
  rvcpu0/id_stage0/U1768/A3 (LVT_NAND4HDV8)             0.0903    0.0000     3.0517 f
  rvcpu0/id_stage0/U1768/ZN (LVT_NAND4HDV8)             0.1087    0.0837     3.1354 r
  rvcpu0/id_stage0/n1652 (net)                  3                 0.0000     3.1354 r
  rvcpu0/id_stage0/U3198/I (LVT_BUFHDV16)               0.1087    0.0000     3.1354 r
  rvcpu0/id_stage0/U3198/Z (LVT_BUFHDV16)               0.1552    0.1517     3.2872 r
  rvcpu0/id_stage0/n4264 (net)                 36                 0.0000     3.2872 r
  rvcpu0/id_stage0/U163/B1 (LVT_AOI22HDV4)              0.1552    0.0000     3.2872 r
  rvcpu0/id_stage0/U163/ZN (LVT_AOI22HDV4)              0.1487    0.0697     3.3568 f
  rvcpu0/id_stage0/n4320 (net)                  2                 0.0000     3.3568 f
  rvcpu0/id_stage0/U1780/A1 (LVT_XOR2HDV4)              0.1487    0.0000     3.3568 f
  rvcpu0/id_stage0/U1780/Z (LVT_XOR2HDV4)               0.0439    0.1665     3.5233 r
  rvcpu0/id_stage0/n1488 (net)                  1                 0.0000     3.5233 r
  rvcpu0/id_stage0/U1779/A2 (LVT_NAND2HDV2)             0.0439    0.0000     3.5233 r
  rvcpu0/id_stage0/U1779/ZN (LVT_NAND2HDV2)             0.0486    0.0464     3.5697 f
  rvcpu0/id_stage0/n1487 (net)                  1                 0.0000     3.5697 f
  rvcpu0/id_stage0/U1778/A2 (LVT_NOR2HDV2)              0.0486    0.0000     3.5697 f
  rvcpu0/id_stage0/U1778/ZN (LVT_NOR2HDV2)              0.0927    0.0730     3.6427 r
  rvcpu0/id_stage0/n3760 (net)                  1                 0.0000     3.6427 r
  rvcpu0/id_stage0/U3425/A1 (LVT_NAND3HDV2)             0.0927    0.0000     3.6427 r
  rvcpu0/id_stage0/U3425/ZN (LVT_NAND3HDV2)             0.0869    0.0721     3.7148 f
  rvcpu0/id_stage0/n3854 (net)                  1                 0.0000     3.7148 f
  rvcpu0/id_stage0/U1642/I (LVT_INHDV2)                 0.0869    0.0000     3.7148 f
  rvcpu0/id_stage0/U1642/ZN (LVT_INHDV2)                0.0685    0.0583     3.7731 r
  rvcpu0/id_stage0/n1304 (net)                  1                 0.0000     3.7731 r
  rvcpu0/id_stage0/U9/A1 (LVT_NAND2HDV4)                0.0685    0.0000     3.7731 r
  rvcpu0/id_stage0/U9/ZN (LVT_NAND2HDV4)                0.0560    0.0516     3.8247 f
  rvcpu0/id_stage0/n1146 (net)                  2                 0.0000     3.8247 f
  rvcpu0/id_stage0/U391/A1 (LVT_NOR2HDV4)               0.0560    0.0000     3.8247 f
  rvcpu0/id_stage0/U391/ZN (LVT_NOR2HDV4)               0.0911    0.0649     3.8897 r
  rvcpu0/id_stage0/n1298 (net)                  1                 0.0000     3.8897 r
  rvcpu0/id_stage0/U2931/A3 (LVT_NAND4HDV4)             0.0911    0.0000     3.8897 r
  rvcpu0/id_stage0/U2931/ZN (LVT_NAND4HDV4)             0.1209    0.1098     3.9995 f
  rvcpu0/id_stage0/n4933 (net)                  1                 0.0000     3.9995 f
  rvcpu0/id_stage0/U2905/A1 (LVT_NAND2HDV4)             0.1209    0.0000     3.9995 f
  rvcpu0/id_stage0/U2905/ZN (LVT_NAND2HDV4)             0.0929    0.0764     4.0759 r
  rvcpu0/id_stage0/flush_BAR (net)              3                 0.0000     4.0759 r
  rvcpu0/id_stage0/flush_BAR (ysyx_210326_id_stage_0)             0.0000     4.0759 r
  rvcpu0/flush (net)                                              0.0000     4.0759 r
  rvcpu0/if_stage0/flush_BAR (ysyx_210326_if_stage_0)             0.0000     4.0759 r
  rvcpu0/if_stage0/flush_BAR (net)                                0.0000     4.0759 r
  rvcpu0/if_stage0/U179/A1 (LVT_NOR2HDV8)               0.0929    0.0000     4.0759 r
  rvcpu0/if_stage0/U179/ZN (LVT_NOR2HDV8)               0.1262    0.0679     4.1438 f
  rvcpu0/if_stage0/n25 (net)                    8                 0.0000     4.1438 f
  rvcpu0/if_stage0/U171/A1 (LVT_NOR2HDV4)               0.1262    0.0000     4.1438 f
  rvcpu0/if_stage0/U171/ZN (LVT_NOR2HDV4)               0.2166    0.1492     4.2930 r
  rvcpu0/if_stage0/if_pc_o[3] (net)             5                 0.0000     4.2930 r
  rvcpu0/if_stage0/if_pc_o[3] (ysyx_210326_if_stage_0)            0.0000     4.2930 r
  rvcpu0/pc[3] (net)                                              0.0000     4.2930 r
  rvcpu0/btb0/pc_tag[1] (ysyx_210326_btb_0)                       0.0000     4.2930 r
  rvcpu0/btb0/pc_tag[1] (net)                                     0.0000     4.2930 r
  rvcpu0/btb0/U2614/I (LVT_INHDV2)                      0.2166    0.0000     4.2930 r
  rvcpu0/btb0/U2614/ZN (LVT_INHDV2)                     0.0985    0.0837     4.3767 f
  rvcpu0/btb0/n1968 (net)                       2                 0.0000     4.3767 f
  rvcpu0/btb0/U3648/A1 (LVT_NAND3HDV4)                  0.0985    0.0000     4.3767 f
  rvcpu0/btb0/U3648/ZN (LVT_NAND3HDV4)                  0.0979    0.0694     4.4461 r
  rvcpu0/btb0/n1931 (net)                       2                 0.0000     4.4461 r
  rvcpu0/btb0/U3723/I (LVT_INHDV6)                      0.0979    0.0000     4.4461 r
  rvcpu0/btb0/U3723/ZN (LVT_INHDV6)                     0.0721    0.0633     4.5093 f
  rvcpu0/btb0/n1944 (net)                       4                 0.0000     4.5093 f
  rvcpu0/btb0/U3709/A2 (LVT_NAND2HDV4)                  0.0721    0.0000     4.5093 f
  rvcpu0/btb0/U3709/ZN (LVT_NAND2HDV4)                  0.1238    0.0904     4.5997 r
  rvcpu0/btb0/n70397 (net)                      5                 0.0000     4.5997 r
  rvcpu0/btb0/U2357/I (LVT_INHDV4)                      0.1238    0.0000     4.5997 r
  rvcpu0/btb0/U2357/ZN (LVT_INHDV4)                     0.0569    0.0500     4.6497 f
  rvcpu0/btb0/n73649 (net)                      5                 0.0000     4.6497 f
  rvcpu0/btb0/U9240/I (LVT_BUFHDV3)                     0.0569    0.0000     4.6497 f
  rvcpu0/btb0/U9240/Z (LVT_BUFHDV3)                     0.1016    0.1435     4.7932 f
  rvcpu0/btb0/n97415 (net)                     10                 0.0000     4.7932 f
  rvcpu0/btb0/U23465/I (LVT_BUFHDV2)                    0.1016    0.0000     4.7932 f
  rvcpu0/btb0/U23465/Z (LVT_BUFHDV2)                    0.1911    0.2148     5.0080 f
  rvcpu0/btb0/n109040 (net)                    17                 0.0000     5.0080 f
  rvcpu0/btb0/U29365/B1 (LVT_AOI22HDV1)                 0.1911    0.0000     5.0080 f
  rvcpu0/btb0/U29365/ZN (LVT_AOI22HDV1)                 0.1662    0.1233     5.1313 r
  rvcpu0/btb0/n93151 (net)                      1                 0.0000     5.1313 r
  rvcpu0/btb0/U29368/A2 (LVT_NAND4HDV1)                 0.1662    0.0000     5.1313 r
  rvcpu0/btb0/U29368/ZN (LVT_NAND4HDV1)                 0.1426    0.1192     5.2505 f
  rvcpu0/btb0/n93153 (net)                      1                 0.0000     5.2505 f
  rvcpu0/btb0/U3624/A2 (LVT_NOR2HDV1)                   0.1426    0.0000     5.2505 f
  rvcpu0/btb0/U3624/ZN (LVT_NOR2HDV1)                   0.1166    0.0940     5.3445 r
  rvcpu0/btb0/n1815 (net)                       1                 0.0000     5.3445 r
  rvcpu0/btb0/U3623/B1 (LVT_INAND3HDV1)                 0.1166    0.0000     5.3445 r
  rvcpu0/btb0/U3623/ZN (LVT_INAND3HDV1)                 0.1018    0.0895     5.4341 f
  rvcpu0/btb0/n1814 (net)                       1                 0.0000     5.4341 f
  rvcpu0/btb0/U3622/A2 (LVT_NOR2HDV1)                   0.1018    0.0000     5.4341 f
  rvcpu0/btb0/U3622/ZN (LVT_NOR2HDV1)                   0.1099    0.0887     5.5227 r
  rvcpu0/btb0/n1813 (net)                       1                 0.0000     5.5227 r
  rvcpu0/btb0/U3621/A4 (LVT_NAND4HDV1)                  0.1099    0.0000     5.5227 r
  rvcpu0/btb0/U3621/ZN (LVT_NAND4HDV1)                  0.1565    0.1280     5.6507 f
  rvcpu0/btb0/n1812 (net)                       1                 0.0000     5.6507 f
  rvcpu0/btb0/U3619/A1 (LVT_AOI22HDV2)                  0.1565    0.0000     5.6507 f
  rvcpu0/btb0/U3619/ZN (LVT_AOI22HDV2)                  0.1617    0.1308     5.7815 r
  rvcpu0/btb0/n93194 (net)                      1                 0.0000     5.7815 r
  rvcpu0/btb0/U29409/A4 (LVT_AND4HDV4)                  0.1617    0.0000     5.7815 r
  rvcpu0/btb0/U29409/Z (LVT_AND4HDV4)                   0.0508    0.1704     5.9519 r
  rvcpu0/btb0/n93244 (net)                      1                 0.0000     5.9519 r
  rvcpu0/btb0/U29455/A1 (LVT_AOI21HDV1)                 0.0508    0.0000     5.9519 r
  rvcpu0/btb0/U29455/ZN (LVT_AOI21HDV1)                 0.1411    0.0655     6.0174 f
  rvcpu0/btb0/btb_prepc_o[50] (net)             1                 0.0000     6.0174 f
  rvcpu0/btb0/btb_prepc_o[50] (ysyx_210326_btb_0)                 0.0000     6.0174 f
  rvcpu0/btb_prepc_o[50] (net)                                    0.0000     6.0174 f
  rvcpu0/if_stage0/if_pre_pc[50] (ysyx_210326_if_stage_0)         0.0000     6.0174 f
  rvcpu0/if_stage0/if_pre_pc[50] (net)                            0.0000     6.0174 f
  rvcpu0/if_stage0/U139/I (LVT_INHDV2)                  0.1411    0.0000     6.0174 f
  rvcpu0/if_stage0/U139/ZN (LVT_INHDV2)                 0.0640    0.0550     6.0723 r
  rvcpu0/if_stage0/n114 (net)                   1                 0.0000     6.0723 r
  rvcpu0/if_stage0/U295/A1 (LVT_NOR2HDV2)               0.0640    0.0000     6.0723 r
  rvcpu0/if_stage0/U295/ZN (LVT_NOR2HDV2)               0.0489    0.0411     6.1134 f
  rvcpu0/if_stage0/jump_pc_o[50] (net)          2                 0.0000     6.1134 f
  rvcpu0/if_stage0/U299/A1 (LVT_NAND2HDV1)              0.0489    0.0000     6.1134 f
  rvcpu0/if_stage0/U299/ZN (LVT_NAND2HDV1)              0.0993    0.0448     6.1582 r
  rvcpu0/if_stage0/n118 (net)                   1                 0.0000     6.1582 r
  rvcpu0/if_stage0/U300/A2 (LVT_NAND2HDV1)              0.0993    0.0000     6.1582 r
  rvcpu0/if_stage0/U300/ZN (LVT_NAND2HDV1)              0.0651    0.0535     6.2118 f
  rvcpu0/if_stage0/n229 (net)                   1                 0.0000     6.2118 f
  rvcpu0/if_stage0/pc_reg_50_/D (LVT_DQHDV2)            0.0651    0.0000     6.2118 f
  data arrival time                                                          6.2118
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcpu0/if_stage0/pc_reg_50_/CK (LVT_DQHDV2)                     0.0000     6.3500 r
  library setup time                                             -0.1381     6.2119
  data required time                                                         6.2119
  ------------------------------------------------------------------------------------
  data required time                                                         6.2119
  data arrival time                                                         -6.2118
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0001
  Startpoint: rvcpu0/idexe_reg0/exe_src2_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcpu0/ifid_reg0/id_jump_pc_reg_9_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcpu0/idexe_reg0/exe_src2_reg_0_/CK (LVT_DQHDV4)     0.0000    0.0000 #   0.0000 r
  rvcpu0/idexe_reg0/exe_src2_reg_0_/Q (LVT_DQHDV4)      0.1202    0.2911     0.2911 f
  rvcpu0/idexe_reg0/exe_src2[0] (net)           4                 0.0000     0.2911 f
  rvcpu0/idexe_reg0/exe_src2[0] (ysyx_210326_idexe_reg_0)         0.0000     0.2911 f
  rvcpu0/exe_src2_i[0] (net)                                      0.0000     0.2911 f
  rvcpu0/exe_stage0/exe_src2_i[0] (ysyx_210326_exe_stage_0)       0.0000     0.2911 f
  rvcpu0/exe_stage0/exe_src2_i[0] (net)                           0.0000     0.2911 f
  rvcpu0/exe_stage0/U1955/A2 (LVT_NOR2HDV4)             0.1202    0.0000     0.2911 f
  rvcpu0/exe_stage0/U1955/ZN (LVT_NOR2HDV4)             0.1522    0.1136     0.4047 r
  rvcpu0/exe_stage0/n481 (net)                  2                 0.0000     0.4047 r
  rvcpu0/exe_stage0/U1976/I (LVT_BUFHDV4)               0.1522    0.0000     0.4047 r
  rvcpu0/exe_stage0/U1976/Z (LVT_BUFHDV4)               0.2138    0.1936     0.5984 r
  rvcpu0/exe_stage0/n2142 (net)                20                 0.0000     0.5984 r
  rvcpu0/exe_stage0/U1693/A1 (LVT_NAND2HDV8)            0.2138    0.0000     0.5984 r
  rvcpu0/exe_stage0/U1693/ZN (LVT_NAND2HDV8)            0.1058    0.0901     0.6885 f
  rvcpu0/exe_stage0/n546 (net)                  5                 0.0000     0.6885 f
  rvcpu0/exe_stage0/U41/A1 (LVT_NAND2HDV4)              0.1058    0.0000     0.6885 f
  rvcpu0/exe_stage0/U41/ZN (LVT_NAND2HDV4)              0.1192    0.0826     0.7710 r
  rvcpu0/exe_stage0/n704 (net)                  5                 0.0000     0.7710 r
  rvcpu0/exe_stage0/U1980/A2 (LVT_NAND2HDV4)            0.1192    0.0000     0.7710 r
  rvcpu0/exe_stage0/U1980/ZN (LVT_NAND2HDV4)            0.0973    0.0824     0.8534 f
  rvcpu0/exe_stage0/n3516 (net)                 6                 0.0000     0.8534 f
  rvcpu0/exe_stage0/U2213/A1 (LVT_NAND2HDV3)            0.0973    0.0000     0.8534 f
  rvcpu0/exe_stage0/U2213/ZN (LVT_NAND2HDV3)            0.1465    0.0895     0.9429 r
  rvcpu0/exe_stage0/n1697 (net)                 5                 0.0000     0.9429 r
  rvcpu0/exe_stage0/U2552/I (LVT_INHDV2)                0.1465    0.0000     0.9429 r
  rvcpu0/exe_stage0/U2552/ZN (LVT_INHDV2)               0.0811    0.0707     1.0136 f
  rvcpu0/exe_stage0/n2212 (net)                 4                 0.0000     1.0136 f
  rvcpu0/exe_stage0/U2653/A1 (LVT_NAND2HDV2)            0.0811    0.0000     1.0136 f
  rvcpu0/exe_stage0/U2653/ZN (LVT_NAND2HDV2)            0.1052    0.0748     1.0884 r
  rvcpu0/exe_stage0/n1745 (net)                 4                 0.0000     1.0884 r
  rvcpu0/exe_stage0/U3026/B2 (LVT_OAI22HDV1)            0.1052    0.0000     1.0884 r
  rvcpu0/exe_stage0/U3026/ZN (LVT_OAI22HDV1)            0.1149    0.1082     1.1966 f
  rvcpu0/exe_stage0/n2044 (net)                 2                 0.0000     1.1966 f
  rvcpu0/exe_stage0/U1183/B (LVT_AOI21HDV1)             0.1149    0.0000     1.1966 f
  rvcpu0/exe_stage0/U1183/ZN (LVT_AOI21HDV1)            0.1330    0.0997     1.2963 r
  rvcpu0/exe_stage0/n2046 (net)                 1                 0.0000     1.2963 r
  rvcpu0/exe_stage0/U3189/C (LVT_OAI211HDV1)            0.1330    0.0000     1.2963 r
  rvcpu0/exe_stage0/U3189/ZN (LVT_OAI211HDV1)           0.1199    0.1045     1.4008 f
  rvcpu0/exe_stage0/n2064 (net)                 1                 0.0000     1.4008 f
  rvcpu0/exe_stage0/U3200/A1 (LVT_AOI211HDV1)           0.1199    0.0000     1.4008 f
  rvcpu0/exe_stage0/U3200/ZN (LVT_AOI211HDV1)           0.2370    0.1692     1.5700 r
  rvcpu0/exe_stage0/n2065 (net)                 1                 0.0000     1.5700 r
  rvcpu0/exe_stage0/U3201/B (LVT_IOA21HDV1)             0.2370    0.0000     1.5700 r
  rvcpu0/exe_stage0/U3201/ZN (LVT_IOA21HDV1)            0.0749    0.0633     1.6333 f
  rvcpu0/exe_stage0/n2081 (net)                 1                 0.0000     1.6333 f
  rvcpu0/exe_stage0/U3207/A1 (LVT_INAND3HDV2)           0.0749    0.0000     1.6333 f
  rvcpu0/exe_stage0/U3207/ZN (LVT_INAND3HDV2)           0.1549    0.1762     1.8095 f
  rvcpu0/exe_stage0/exe_wd_o[11] (net)          4                 0.0000     1.8095 f
  rvcpu0/exe_stage0/exe_wd_o[11] (ysyx_210326_exe_stage_0)        0.0000     1.8095 f
  rvcpu0/exe_wd_o[11] (net)                                       0.0000     1.8095 f
  rvcpu0/id_stage0/exe2id_wd[11] (ysyx_210326_id_stage_0)         0.0000     1.8095 f
  rvcpu0/id_stage0/exe2id_wd[11] (net)                            0.0000     1.8095 f
  rvcpu0/id_stage0/U2296/A1 (LVT_NAND2HDV1)             0.1549    0.0000     1.8095 f
  rvcpu0/id_stage0/U2296/ZN (LVT_NAND2HDV1)             0.0848    0.0646     1.8741 r
  rvcpu0/id_stage0/n2202 (net)                  1                 0.0000     1.8741 r
  rvcpu0/id_stage0/U726/A2 (LVT_NAND3HDV1)              0.0848    0.0000     1.8741 r
  rvcpu0/id_stage0/U726/ZN (LVT_NAND3HDV1)              0.1094    0.0884     1.9625 f
  rvcpu0/id_stage0/n1415 (net)                  1                 0.0000     1.9625 f
  rvcpu0/id_stage0/U1722/B (LVT_AOI21HDV2)              0.1094    0.0000     1.9625 f
  rvcpu0/id_stage0/U1722/ZN (LVT_AOI21HDV2)             0.1212    0.0922     2.0547 r
  rvcpu0/id_stage0/n1413 (net)                  1                 0.0000     2.0547 r
  rvcpu0/id_stage0/U1721/A2 (LVT_NAND2HDV2)             0.1212    0.0000     2.0547 r
  rvcpu0/id_stage0/U1721/ZN (LVT_NAND2HDV2)             0.1010    0.0849     2.1396 f
  rvcpu0/id_stage0/id_src2_o[11] (net)          3                 0.0000     2.1396 f
  rvcpu0/id_stage0/U1720/I (LVT_INHDV3)                 0.1010    0.0000     2.1396 f
  rvcpu0/id_stage0/U1720/ZN (LVT_INHDV3)                0.0819    0.0676     2.2071 r
  rvcpu0/id_stage0/n2849 (net)                  3                 0.0000     2.2071 r
  rvcpu0/id_stage0/U2543/A1 (LVT_NAND2HDV4)             0.0819    0.0000     2.2071 r
  rvcpu0/id_stage0/U2543/ZN (LVT_NAND2HDV4)             0.0841    0.0678     2.2749 f
  rvcpu0/id_stage0/n2852 (net)                  3                 0.0000     2.2749 f
  rvcpu0/id_stage0/U883/A1 (LVT_NOR2HDV4)               0.0841    0.0000     2.2749 f
  rvcpu0/id_stage0/U883/ZN (LVT_NOR2HDV4)               0.1012    0.0715     2.3464 r
  rvcpu0/id_stage0/n1406 (net)                  1                 0.0000     2.3464 r
  rvcpu0/id_stage0/U1718/B (LVT_AOI21HDV4)              0.1012    0.0000     2.3464 r
  rvcpu0/id_stage0/U1718/ZN (LVT_AOI21HDV4)             0.0651    0.0326     2.3791 f
  rvcpu0/id_stage0/n1405 (net)                  1                 0.0000     2.3791 f
  rvcpu0/id_stage0/U1632/A1 (LVT_OAI22HDV2)             0.0651    0.0000     2.3791 f
  rvcpu0/id_stage0/U1632/ZN (LVT_OAI22HDV2)             0.2285    0.0988     2.4779 r
  rvcpu0/id_stage0/n2924 (net)                  2                 0.0000     2.4779 r
  rvcpu0/id_stage0/U1631/I (LVT_INHDV1)                 0.2285    0.0000     2.4779 r
  rvcpu0/id_stage0/U1631/ZN (LVT_INHDV1)                0.0663    0.0487     2.5266 f
  rvcpu0/id_stage0/n1294 (net)                  1                 0.0000     2.5266 f
  rvcpu0/id_stage0/U233/A1 (LVT_NAND2HDV1)              0.0663    0.0000     2.5266 f
  rvcpu0/id_stage0/U233/ZN (LVT_NAND2HDV1)              0.0704    0.0539     2.5805 r
  rvcpu0/id_stage0/n1292 (net)                  1                 0.0000     2.5805 r
  rvcpu0/id_stage0/U1627/A2 (LVT_OAI21HDV2)             0.0704    0.0000     2.5805 r
  rvcpu0/id_stage0/U1627/ZN (LVT_OAI21HDV2)             0.0640    0.0669     2.6474 f
  rvcpu0/id_stage0/n1381 (net)                  1                 0.0000     2.6474 f
  rvcpu0/id_stage0/U200/A1 (LVT_NAND2HDV2)              0.0640    0.0000     2.6474 f
  rvcpu0/id_stage0/U200/ZN (LVT_NAND2HDV2)              0.0526    0.0442     2.6916 r
  rvcpu0/id_stage0/n1383 (net)                  1                 0.0000     2.6916 r
  rvcpu0/id_stage0/U1705/A1 (LVT_NAND3HDV2)             0.0526    0.0000     2.6916 r
  rvcpu0/id_stage0/U1705/ZN (LVT_NAND3HDV2)             0.1151    0.0809     2.7725 f
  rvcpu0/id_stage0/n1579 (net)                  1                 0.0000     2.7725 f
  rvcpu0/id_stage0/U1746/A1 (LVT_AOI21HDV4)             0.1151    0.0000     2.7725 f
  rvcpu0/id_stage0/U1746/ZN (LVT_AOI21HDV4)             0.1139    0.0924     2.8649 r
  rvcpu0/id_stage0/n1440 (net)                  1                 0.0000     2.8649 r
  rvcpu0/id_stage0/U1744/A1 (LVT_OAI21HDV4)             0.1139    0.0000     2.8649 r
  rvcpu0/id_stage0/U1744/ZN (LVT_OAI21HDV4)             0.0757    0.0616     2.9265 f
  rvcpu0/id_stage0/n1438 (net)                  1                 0.0000     2.9265 f
  rvcpu0/id_stage0/U1743/A1 (LVT_NAND3HDV4)             0.0757    0.0000     2.9265 f
  rvcpu0/id_stage0/U1743/ZN (LVT_NAND3HDV4)             0.0722    0.0521     2.9786 r
  rvcpu0/id_stage0/n1436 (net)                  1                 0.0000     2.9786 r
  rvcpu0/id_stage0/U1742/A1 (LVT_NAND2HDV4)             0.0722    0.0000     2.9786 r
  rvcpu0/id_stage0/U1742/ZN (LVT_NAND2HDV4)             0.0903    0.0731     3.0517 f
  rvcpu0/id_stage0/n3167 (net)                  2                 0.0000     3.0517 f
  rvcpu0/id_stage0/U1768/A3 (LVT_NAND4HDV8)             0.0903    0.0000     3.0517 f
  rvcpu0/id_stage0/U1768/ZN (LVT_NAND4HDV8)             0.1087    0.0837     3.1354 r
  rvcpu0/id_stage0/n1652 (net)                  3                 0.0000     3.1354 r
  rvcpu0/id_stage0/U3198/I (LVT_BUFHDV16)               0.1087    0.0000     3.1354 r
  rvcpu0/id_stage0/U3198/Z (LVT_BUFHDV16)               0.1552    0.1517     3.2872 r
  rvcpu0/id_stage0/n4264 (net)                 36                 0.0000     3.2872 r
  rvcpu0/id_stage0/U163/B1 (LVT_AOI22HDV4)              0.1552    0.0000     3.2872 r
  rvcpu0/id_stage0/U163/ZN (LVT_AOI22HDV4)              0.1487    0.0697     3.3568 f
  rvcpu0/id_stage0/n4320 (net)                  2                 0.0000     3.3568 f
  rvcpu0/id_stage0/U1780/A1 (LVT_XOR2HDV4)              0.1487    0.0000     3.3568 f
  rvcpu0/id_stage0/U1780/Z (LVT_XOR2HDV4)               0.0439    0.1665     3.5233 r
  rvcpu0/id_stage0/n1488 (net)                  1                 0.0000     3.5233 r
  rvcpu0/id_stage0/U1779/A2 (LVT_NAND2HDV2)             0.0439    0.0000     3.5233 r
  rvcpu0/id_stage0/U1779/ZN (LVT_NAND2HDV2)             0.0486    0.0464     3.5697 f
  rvcpu0/id_stage0/n1487 (net)                  1                 0.0000     3.5697 f
  rvcpu0/id_stage0/U1778/A2 (LVT_NOR2HDV2)              0.0486    0.0000     3.5697 f
  rvcpu0/id_stage0/U1778/ZN (LVT_NOR2HDV2)              0.0927    0.0730     3.6427 r
  rvcpu0/id_stage0/n3760 (net)                  1                 0.0000     3.6427 r
  rvcpu0/id_stage0/U3425/A1 (LVT_NAND3HDV2)             0.0927    0.0000     3.6427 r
  rvcpu0/id_stage0/U3425/ZN (LVT_NAND3HDV2)             0.0869    0.0721     3.7148 f
  rvcpu0/id_stage0/n3854 (net)                  1                 0.0000     3.7148 f
  rvcpu0/id_stage0/U1642/I (LVT_INHDV2)                 0.0869    0.0000     3.7148 f
  rvcpu0/id_stage0/U1642/ZN (LVT_INHDV2)                0.0685    0.0583     3.7731 r
  rvcpu0/id_stage0/n1304 (net)                  1                 0.0000     3.7731 r
  rvcpu0/id_stage0/U9/A1 (LVT_NAND2HDV4)                0.0685    0.0000     3.7731 r
  rvcpu0/id_stage0/U9/ZN (LVT_NAND2HDV4)                0.0560    0.0516     3.8247 f
  rvcpu0/id_stage0/n1146 (net)                  2                 0.0000     3.8247 f
  rvcpu0/id_stage0/U391/A1 (LVT_NOR2HDV4)               0.0560    0.0000     3.8247 f
  rvcpu0/id_stage0/U391/ZN (LVT_NOR2HDV4)               0.0911    0.0649     3.8897 r
  rvcpu0/id_stage0/n1298 (net)                  1                 0.0000     3.8897 r
  rvcpu0/id_stage0/U2931/A3 (LVT_NAND4HDV4)             0.0911    0.0000     3.8897 r
  rvcpu0/id_stage0/U2931/ZN (LVT_NAND4HDV4)             0.1209    0.1098     3.9995 f
  rvcpu0/id_stage0/n4933 (net)                  1                 0.0000     3.9995 f
  rvcpu0/id_stage0/U2905/A1 (LVT_NAND2HDV4)             0.1209    0.0000     3.9995 f
  rvcpu0/id_stage0/U2905/ZN (LVT_NAND2HDV4)             0.0929    0.0764     4.0759 r
  rvcpu0/id_stage0/flush_BAR (net)              3                 0.0000     4.0759 r
  rvcpu0/id_stage0/flush_BAR (ysyx_210326_id_stage_0)             0.0000     4.0759 r
  rvcpu0/flush (net)                                              0.0000     4.0759 r
  rvcpu0/if_stage0/flush_BAR (ysyx_210326_if_stage_0)             0.0000     4.0759 r
  rvcpu0/if_stage0/flush_BAR (net)                                0.0000     4.0759 r
  rvcpu0/if_stage0/U179/A1 (LVT_NOR2HDV8)               0.0929    0.0000     4.0759 r
  rvcpu0/if_stage0/U179/ZN (LVT_NOR2HDV8)               0.1262    0.0679     4.1438 f
  rvcpu0/if_stage0/n25 (net)                    8                 0.0000     4.1438 f
  rvcpu0/if_stage0/U175/A1 (LVT_NOR2HDV4)               0.1262    0.0000     4.1438 f
  rvcpu0/if_stage0/U175/ZN (LVT_NOR2HDV4)               0.2048    0.1429     4.2866 r
  rvcpu0/if_stage0/if_pc_o[6] (net)             4                 0.0000     4.2866 r
  rvcpu0/if_stage0/if_pc_o[6] (ysyx_210326_if_stage_0)            0.0000     4.2866 r
  rvcpu0/pc[6] (net)                                              0.0000     4.2866 r
  rvcpu0/btb0/pc_tag[4] (ysyx_210326_btb_0)                       0.0000     4.2866 r
  rvcpu0/btb0/pc_tag[4] (net)                                     0.0000     4.2866 r
  rvcpu0/btb0/U3671/I (LVT_INHDV4)                      0.2048    0.0000     4.2866 r
  rvcpu0/btb0/U3671/ZN (LVT_INHDV4)                     0.0713    0.0577     4.3443 f
  rvcpu0/btb0/n1866 (net)                       2                 0.0000     4.3443 f
  rvcpu0/btb0/U3670/A2 (LVT_NAND2HDV4)                  0.0713    0.0000     4.3443 f
  rvcpu0/btb0/U3670/ZN (LVT_NAND2HDV4)                  0.1099    0.0826     4.4270 r
  rvcpu0/btb0/n1981 (net)                       3                 0.0000     4.4270 r
  rvcpu0/btb0/U3744/A1 (LVT_NOR2HDV4)                   0.1099    0.0000     4.4270 r
  rvcpu0/btb0/U3744/ZN (LVT_NOR2HDV4)                   0.0828    0.0661     4.4930 f
  rvcpu0/btb0/n2104 (net)                       4                 0.0000     4.4930 f
  rvcpu0/btb0/U4732/I (LVT_INHDV6)                      0.0828    0.0000     4.4930 f
  rvcpu0/btb0/U4732/ZN (LVT_INHDV6)                     0.0622    0.0538     4.5468 r
  rvcpu0/btb0/n2024 (net)                       3                 0.0000     4.5468 r
  rvcpu0/btb0/U4812/A1 (LVT_NOR2HDV4)                   0.0622    0.0000     4.5468 r
  rvcpu0/btb0/U4812/ZN (LVT_NOR2HDV4)                   0.0654    0.0514     4.5982 f
  rvcpu0/btb0/n72019 (net)                      7                 0.0000     4.5982 f
  rvcpu0/btb0/U5218/I (LVT_BUFHDV2)                     0.0654    0.0000     4.5982 f
  rvcpu0/btb0/U5218/Z (LVT_BUFHDV2)                     0.0870    0.1368     4.7350 f
  rvcpu0/btb0/n92532 (net)                      5                 0.0000     4.7350 f
  rvcpu0/btb0/U16457/I (LVT_BUFHDV1)                    0.0870    0.0000     4.7350 f
  rvcpu0/btb0/U16457/Z (LVT_BUFHDV1)                    0.2933    0.2672     5.0021 f
  rvcpu0/btb0/n98511 (net)                     19                 0.0000     5.0021 f
  rvcpu0/btb0/U16458/B1 (LVT_AOI22HDV1)                 0.2933    0.0000     5.0021 f
  rvcpu0/btb0/U16458/ZN (LVT_AOI22HDV1)                 0.1694    0.1423     5.1445 r
  rvcpu0/btb0/n80050 (net)                      1                 0.0000     5.1445 r
  rvcpu0/btb0/U16462/A2 (LVT_NAND4HDV1)                 0.1694    0.0000     5.1445 r
  rvcpu0/btb0/U16462/ZN (LVT_NAND4HDV1)                 0.1286    0.1100     5.2545 f
  rvcpu0/btb0/n80052 (net)                      1                 0.0000     5.2545 f
  rvcpu0/btb0/U16463/A2 (LVT_OR2HDV1)                   0.1286    0.0000     5.2545 f
  rvcpu0/btb0/U16463/Z (LVT_OR2HDV1)                    0.0617    0.1790     5.4335 f
  rvcpu0/btb0/n80064 (net)                      1                 0.0000     5.4335 f
  rvcpu0/btb0/U16476/A1 (LVT_NOR3HDV1)                  0.0617    0.0000     5.4335 f
  rvcpu0/btb0/U16476/ZN (LVT_NOR3HDV1)                  0.1926    0.1088     5.5423 r
  rvcpu0/btb0/n80101 (net)                      1                 0.0000     5.5423 r
  rvcpu0/btb0/U140/A2 (LVT_NAND4HDV1)                   0.1926    0.0000     5.5423 r
  rvcpu0/btb0/U140/ZN (LVT_NAND4HDV1)                   0.1457    0.1229     5.6652 f
  rvcpu0/btb0/n80183 (net)                      1                 0.0000     5.6652 f
  rvcpu0/btb0/U945/A1 (LVT_AOI22HDV1)                   0.1457    0.0000     5.6652 f
  rvcpu0/btb0/U945/ZN (LVT_AOI22HDV1)                   0.1882    0.1431     5.8083 r
  rvcpu0/btb0/n80704 (net)                      1                 0.0000     5.8083 r
  rvcpu0/btb0/U3179/A1 (LVT_AND4HDV4)                   0.1882    0.0000     5.8083 r
  rvcpu0/btb0/U3179/Z (LVT_AND4HDV4)                    0.0650    0.1750     5.9833 r
  rvcpu0/btb0/n1787 (net)                       1                 0.0000     5.9833 r
  rvcpu0/btb0/U3840/A1 (LVT_AOI21HDV4)                  0.0650    0.0000     5.9833 r
  rvcpu0/btb0/U3840/ZN (LVT_AOI21HDV4)                  0.1276    0.0580     6.0414 f
  rvcpu0/btb0/btb_prepc_o[9] (net)              1                 0.0000     6.0414 f
  rvcpu0/btb0/btb_prepc_o[9] (ysyx_210326_btb_0)                  0.0000     6.0414 f
  rvcpu0/btb_prepc_o[9] (net)                                     0.0000     6.0414 f
  rvcpu0/if_stage0/if_pre_pc[9] (ysyx_210326_if_stage_0)          0.0000     6.0414 f
  rvcpu0/if_stage0/if_pre_pc[9] (net)                             0.0000     6.0414 f
  rvcpu0/if_stage0/U39/I (LVT_INHDV4)                   0.1276    0.0000     6.0414 f
  rvcpu0/if_stage0/U39/ZN (LVT_INHDV4)                  0.0518    0.0449     6.0863 r
  rvcpu0/if_stage0/n18 (net)                    2                 0.0000     6.0863 r
  rvcpu0/if_stage0/U71/A1 (LVT_NOR2HDV1)                0.0518    0.0000     6.0863 r
  rvcpu0/if_stage0/U71/ZN (LVT_NOR2HDV1)                0.0495    0.0384     6.1247 f
  rvcpu0/if_stage0/jump_pc_o[9] (net)           1                 0.0000     6.1247 f
  rvcpu0/if_stage0/jump_pc_o[9] (ysyx_210326_if_stage_0)          0.0000     6.1247 f
  rvcpu0/if_jump_pc[9] (net)                                      0.0000     6.1247 f
  rvcpu0/ifid_reg0/if_jump_pc[9] (ysyx_210326_ifid_reg_0)         0.0000     6.1247 f
  rvcpu0/ifid_reg0/if_jump_pc[9] (net)                            0.0000     6.1247 f
  rvcpu0/ifid_reg0/U3/I (LVT_INHDV2)                    0.0495    0.0000     6.1247 f
  rvcpu0/ifid_reg0/U3/ZN (LVT_INHDV2)                   0.0441    0.0384     6.1632 r
  rvcpu0/ifid_reg0/n268 (net)                   1                 0.0000     6.1632 r
  rvcpu0/ifid_reg0/U55/A1 (LVT_MOAI22HDV2)              0.0441    0.0000     6.1632 r
  rvcpu0/ifid_reg0/U55/ZN (LVT_MOAI22HDV2)              0.1149    0.0514     6.2146 f
  rvcpu0/ifid_reg0/n176 (net)                   1                 0.0000     6.2146 f
  rvcpu0/ifid_reg0/id_jump_pc_reg_9_/D (LVT_DQHDV4)     0.1149    0.0000     6.2146 f
  data arrival time                                                          6.2146
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcpu0/ifid_reg0/id_jump_pc_reg_9_/CK (LVT_DQHDV4)              0.0000     6.3500 r
  library setup time                                             -0.1352     6.2148
  data required time                                                         6.2148
  ------------------------------------------------------------------------------------
  data required time                                                         6.2148
  data arrival time                                                         -6.2146
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1176
    Unconnected ports (LINT-28)                                   219
    Feedthrough (LINT-29)                                         607
    Shorted outputs (LINT-31)                                     237
    Constant outputs (LINT-52)                                    113
Cells                                                              43
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                          3
    Nets connected to multiple pins on same cell (LINT-33)          3
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210326', cell 'C727' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_axi_rw', cell 'C1624' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_clint', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_if_stage', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'B_39' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2542' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2548' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2551' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2555' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2559' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'B_42' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2582' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'B_44' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_40' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_41' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_42' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_43' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_44' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_45' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_46' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_47' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_48' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_49' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_50' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_51' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_52' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_53' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_54' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_55' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_56' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_57' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_58' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_btb', cell 'C143041' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_btb', cell 'C143052' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_csrfile', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_csrfile', cell 'C10903' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_csrfile', cell 'C10907' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_r_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_r_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_r_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_r_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_mem_stage', port 'resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_mem_stage', port 'resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[63]' is connected directly to output port 'id_pc_o[63]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[62]' is connected directly to output port 'id_pc_o[62]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[61]' is connected directly to output port 'id_pc_o[61]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[60]' is connected directly to output port 'id_pc_o[60]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[59]' is connected directly to output port 'id_pc_o[59]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[58]' is connected directly to output port 'id_pc_o[58]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[57]' is connected directly to output port 'id_pc_o[57]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[56]' is connected directly to output port 'id_pc_o[56]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[55]' is connected directly to output port 'id_pc_o[55]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[54]' is connected directly to output port 'id_pc_o[54]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[53]' is connected directly to output port 'id_pc_o[53]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[52]' is connected directly to output port 'id_pc_o[52]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[51]' is connected directly to output port 'id_pc_o[51]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[50]' is connected directly to output port 'id_pc_o[50]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[49]' is connected directly to output port 'id_pc_o[49]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[48]' is connected directly to output port 'id_pc_o[48]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[47]' is connected directly to output port 'id_pc_o[47]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[46]' is connected directly to output port 'id_pc_o[46]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[45]' is connected directly to output port 'id_pc_o[45]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[44]' is connected directly to output port 'id_pc_o[44]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[43]' is connected directly to output port 'id_pc_o[43]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[42]' is connected directly to output port 'id_pc_o[42]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[41]' is connected directly to output port 'id_pc_o[41]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[40]' is connected directly to output port 'id_pc_o[40]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[39]' is connected directly to output port 'id_pc_o[39]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[38]' is connected directly to output port 'id_pc_o[38]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[37]' is connected directly to output port 'id_pc_o[37]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[36]' is connected directly to output port 'id_pc_o[36]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[35]' is connected directly to output port 'id_pc_o[35]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[34]' is connected directly to output port 'id_pc_o[34]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[33]' is connected directly to output port 'id_pc_o[33]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[32]' is connected directly to output port 'id_pc_o[32]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[31]' is connected directly to output port 'id_pc_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[30]' is connected directly to output port 'id_pc_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[29]' is connected directly to output port 'id_pc_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[28]' is connected directly to output port 'id_pc_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[27]' is connected directly to output port 'id_pc_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[26]' is connected directly to output port 'id_pc_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[25]' is connected directly to output port 'id_pc_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[24]' is connected directly to output port 'id_pc_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[23]' is connected directly to output port 'id_pc_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[22]' is connected directly to output port 'id_pc_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[21]' is connected directly to output port 'id_pc_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[20]' is connected directly to output port 'id_pc_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[19]' is connected directly to output port 'id_pc_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[18]' is connected directly to output port 'id_pc_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[17]' is connected directly to output port 'id_pc_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[16]' is connected directly to output port 'id_pc_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[15]' is connected directly to output port 'id_pc_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[14]' is connected directly to output port 'id_pc_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[13]' is connected directly to output port 'id_pc_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[12]' is connected directly to output port 'id_pc_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[11]' is connected directly to output port 'id_pc_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[10]' is connected directly to output port 'id_pc_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[9]' is connected directly to output port 'id_pc_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[8]' is connected directly to output port 'id_pc_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[7]' is connected directly to output port 'id_pc_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[6]' is connected directly to output port 'id_pc_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[5]' is connected directly to output port 'id_pc_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[4]' is connected directly to output port 'id_pc_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[3]' is connected directly to output port 'id_pc_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[2]' is connected directly to output port 'id_pc_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[1]' is connected directly to output port 'id_pc_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[0]' is connected directly to output port 'id_pc_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[63]' is connected directly to output port 'ret_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[62]' is connected directly to output port 'ret_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[61]' is connected directly to output port 'ret_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[60]' is connected directly to output port 'ret_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[59]' is connected directly to output port 'ret_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[58]' is connected directly to output port 'ret_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[57]' is connected directly to output port 'ret_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[56]' is connected directly to output port 'ret_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[55]' is connected directly to output port 'ret_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[54]' is connected directly to output port 'ret_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[53]' is connected directly to output port 'ret_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[52]' is connected directly to output port 'ret_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[51]' is connected directly to output port 'ret_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[50]' is connected directly to output port 'ret_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[49]' is connected directly to output port 'ret_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[48]' is connected directly to output port 'ret_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[47]' is connected directly to output port 'ret_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[46]' is connected directly to output port 'ret_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[45]' is connected directly to output port 'ret_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[44]' is connected directly to output port 'ret_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[43]' is connected directly to output port 'ret_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[42]' is connected directly to output port 'ret_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[41]' is connected directly to output port 'ret_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[40]' is connected directly to output port 'ret_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[39]' is connected directly to output port 'ret_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[38]' is connected directly to output port 'ret_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[37]' is connected directly to output port 'ret_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[36]' is connected directly to output port 'ret_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[35]' is connected directly to output port 'ret_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[34]' is connected directly to output port 'ret_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[33]' is connected directly to output port 'ret_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[32]' is connected directly to output port 'ret_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[31]' is connected directly to output port 'ret_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[30]' is connected directly to output port 'ret_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[29]' is connected directly to output port 'ret_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[28]' is connected directly to output port 'ret_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[27]' is connected directly to output port 'ret_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[26]' is connected directly to output port 'ret_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[25]' is connected directly to output port 'ret_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[24]' is connected directly to output port 'ret_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[23]' is connected directly to output port 'ret_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[22]' is connected directly to output port 'ret_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[21]' is connected directly to output port 'ret_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[20]' is connected directly to output port 'ret_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[19]' is connected directly to output port 'ret_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[18]' is connected directly to output port 'ret_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[17]' is connected directly to output port 'ret_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[16]' is connected directly to output port 'ret_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[15]' is connected directly to output port 'ret_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[14]' is connected directly to output port 'ret_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[13]' is connected directly to output port 'ret_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[12]' is connected directly to output port 'ret_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[11]' is connected directly to output port 'ret_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[10]' is connected directly to output port 'ret_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[9]' is connected directly to output port 'ret_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[8]' is connected directly to output port 'ret_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[7]' is connected directly to output port 'ret_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[6]' is connected directly to output port 'ret_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[5]' is connected directly to output port 'ret_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[4]' is connected directly to output port 'ret_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[3]' is connected directly to output port 'ret_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[2]' is connected directly to output port 'ret_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[1]' is connected directly to output port 'ret_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[0]' is connected directly to output port 'ret_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[7]' is connected directly to output port 'exe_aluop_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[6]' is connected directly to output port 'exe_aluop_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[5]' is connected directly to output port 'exe_aluop_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[4]' is connected directly to output port 'exe_aluop_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[3]' is connected directly to output port 'exe_aluop_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[2]' is connected directly to output port 'exe_aluop_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[1]' is connected directly to output port 'exe_aluop_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[0]' is connected directly to output port 'exe_aluop_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[4]' is connected directly to output port 'exe_wa_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[3]' is connected directly to output port 'exe_wa_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[2]' is connected directly to output port 'exe_wa_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[1]' is connected directly to output port 'exe_wa_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[0]' is connected directly to output port 'exe_wa_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wreg_i' is connected directly to output port 'exe_wreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_mreg_i' is connected directly to output port 'exe_mreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[63]' is connected directly to output port 'exe_din_o[63]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[62]' is connected directly to output port 'exe_din_o[62]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[61]' is connected directly to output port 'exe_din_o[61]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[60]' is connected directly to output port 'exe_din_o[60]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[59]' is connected directly to output port 'exe_din_o[59]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[58]' is connected directly to output port 'exe_din_o[58]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[57]' is connected directly to output port 'exe_din_o[57]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[56]' is connected directly to output port 'exe_din_o[56]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[55]' is connected directly to output port 'exe_din_o[55]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[54]' is connected directly to output port 'exe_din_o[54]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[53]' is connected directly to output port 'exe_din_o[53]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[52]' is connected directly to output port 'exe_din_o[52]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[51]' is connected directly to output port 'exe_din_o[51]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[50]' is connected directly to output port 'exe_din_o[50]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[49]' is connected directly to output port 'exe_din_o[49]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[48]' is connected directly to output port 'exe_din_o[48]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[47]' is connected directly to output port 'exe_din_o[47]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[46]' is connected directly to output port 'exe_din_o[46]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[45]' is connected directly to output port 'exe_din_o[45]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[44]' is connected directly to output port 'exe_din_o[44]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[43]' is connected directly to output port 'exe_din_o[43]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[42]' is connected directly to output port 'exe_din_o[42]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[41]' is connected directly to output port 'exe_din_o[41]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[40]' is connected directly to output port 'exe_din_o[40]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[39]' is connected directly to output port 'exe_din_o[39]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[38]' is connected directly to output port 'exe_din_o[38]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[37]' is connected directly to output port 'exe_din_o[37]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[36]' is connected directly to output port 'exe_din_o[36]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[35]' is connected directly to output port 'exe_din_o[35]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[34]' is connected directly to output port 'exe_din_o[34]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[33]' is connected directly to output port 'exe_din_o[33]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[32]' is connected directly to output port 'exe_din_o[32]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[31]' is connected directly to output port 'exe_din_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[30]' is connected directly to output port 'exe_din_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[29]' is connected directly to output port 'exe_din_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[28]' is connected directly to output port 'exe_din_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[27]' is connected directly to output port 'exe_din_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[26]' is connected directly to output port 'exe_din_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[25]' is connected directly to output port 'exe_din_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[24]' is connected directly to output port 'exe_din_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[23]' is connected directly to output port 'exe_din_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[22]' is connected directly to output port 'exe_din_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[21]' is connected directly to output port 'exe_din_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[20]' is connected directly to output port 'exe_din_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[19]' is connected directly to output port 'exe_din_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[18]' is connected directly to output port 'exe_din_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[17]' is connected directly to output port 'exe_din_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[16]' is connected directly to output port 'exe_din_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[15]' is connected directly to output port 'exe_din_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[14]' is connected directly to output port 'exe_din_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[13]' is connected directly to output port 'exe_din_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[12]' is connected directly to output port 'exe_din_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[11]' is connected directly to output port 'exe_din_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[10]' is connected directly to output port 'exe_din_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[9]' is connected directly to output port 'exe_din_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[8]' is connected directly to output port 'exe_din_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[7]' is connected directly to output port 'exe_din_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[6]' is connected directly to output port 'exe_din_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[5]' is connected directly to output port 'exe_din_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[4]' is connected directly to output port 'exe_din_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[3]' is connected directly to output port 'exe_din_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[2]' is connected directly to output port 'exe_din_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[1]' is connected directly to output port 'exe_din_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[0]' is connected directly to output port 'exe_din_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[4]' is connected directly to output port 'mem_wa_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[3]' is connected directly to output port 'mem_wa_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[2]' is connected directly to output port 'mem_wa_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[1]' is connected directly to output port 'mem_wa_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[0]' is connected directly to output port 'mem_wa_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wreg_i' is connected directly to output port 'mem_wreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[63]' is connected directly to output port 'waddr[63]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[63]' is connected directly to output port 'raddr[63]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[63]' is connected directly to output port 'mem_dreg_o[63]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[62]' is connected directly to output port 'waddr[62]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[62]' is connected directly to output port 'raddr[62]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[62]' is connected directly to output port 'mem_dreg_o[62]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[61]' is connected directly to output port 'waddr[61]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[61]' is connected directly to output port 'raddr[61]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[61]' is connected directly to output port 'mem_dreg_o[61]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[60]' is connected directly to output port 'waddr[60]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[60]' is connected directly to output port 'raddr[60]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[60]' is connected directly to output port 'mem_dreg_o[60]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[59]' is connected directly to output port 'waddr[59]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[59]' is connected directly to output port 'raddr[59]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[59]' is connected directly to output port 'mem_dreg_o[59]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[58]' is connected directly to output port 'waddr[58]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[58]' is connected directly to output port 'raddr[58]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[58]' is connected directly to output port 'mem_dreg_o[58]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[57]' is connected directly to output port 'waddr[57]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[57]' is connected directly to output port 'raddr[57]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[57]' is connected directly to output port 'mem_dreg_o[57]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[56]' is connected directly to output port 'waddr[56]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[56]' is connected directly to output port 'raddr[56]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[56]' is connected directly to output port 'mem_dreg_o[56]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[55]' is connected directly to output port 'waddr[55]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[55]' is connected directly to output port 'raddr[55]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[55]' is connected directly to output port 'mem_dreg_o[55]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[54]' is connected directly to output port 'waddr[54]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[54]' is connected directly to output port 'raddr[54]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[54]' is connected directly to output port 'mem_dreg_o[54]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[53]' is connected directly to output port 'waddr[53]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[53]' is connected directly to output port 'raddr[53]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[53]' is connected directly to output port 'mem_dreg_o[53]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[52]' is connected directly to output port 'waddr[52]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[52]' is connected directly to output port 'raddr[52]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[52]' is connected directly to output port 'mem_dreg_o[52]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[51]' is connected directly to output port 'waddr[51]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[51]' is connected directly to output port 'raddr[51]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[51]' is connected directly to output port 'mem_dreg_o[51]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[50]' is connected directly to output port 'waddr[50]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[50]' is connected directly to output port 'raddr[50]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[50]' is connected directly to output port 'mem_dreg_o[50]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[49]' is connected directly to output port 'waddr[49]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[49]' is connected directly to output port 'raddr[49]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[49]' is connected directly to output port 'mem_dreg_o[49]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[48]' is connected directly to output port 'waddr[48]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[48]' is connected directly to output port 'raddr[48]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[48]' is connected directly to output port 'mem_dreg_o[48]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[47]' is connected directly to output port 'waddr[47]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[47]' is connected directly to output port 'raddr[47]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[47]' is connected directly to output port 'mem_dreg_o[47]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[46]' is connected directly to output port 'waddr[46]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[46]' is connected directly to output port 'raddr[46]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[46]' is connected directly to output port 'mem_dreg_o[46]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[45]' is connected directly to output port 'waddr[45]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[45]' is connected directly to output port 'raddr[45]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[45]' is connected directly to output port 'mem_dreg_o[45]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[44]' is connected directly to output port 'waddr[44]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[44]' is connected directly to output port 'raddr[44]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[44]' is connected directly to output port 'mem_dreg_o[44]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[43]' is connected directly to output port 'waddr[43]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[43]' is connected directly to output port 'raddr[43]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[43]' is connected directly to output port 'mem_dreg_o[43]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[42]' is connected directly to output port 'waddr[42]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[42]' is connected directly to output port 'raddr[42]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[42]' is connected directly to output port 'mem_dreg_o[42]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[41]' is connected directly to output port 'waddr[41]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[41]' is connected directly to output port 'raddr[41]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[41]' is connected directly to output port 'mem_dreg_o[41]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[40]' is connected directly to output port 'waddr[40]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[40]' is connected directly to output port 'raddr[40]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[40]' is connected directly to output port 'mem_dreg_o[40]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[39]' is connected directly to output port 'waddr[39]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[39]' is connected directly to output port 'raddr[39]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[39]' is connected directly to output port 'mem_dreg_o[39]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[38]' is connected directly to output port 'waddr[38]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[38]' is connected directly to output port 'raddr[38]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[38]' is connected directly to output port 'mem_dreg_o[38]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[37]' is connected directly to output port 'waddr[37]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[37]' is connected directly to output port 'raddr[37]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[37]' is connected directly to output port 'mem_dreg_o[37]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[36]' is connected directly to output port 'waddr[36]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[36]' is connected directly to output port 'raddr[36]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[36]' is connected directly to output port 'mem_dreg_o[36]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[35]' is connected directly to output port 'waddr[35]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[35]' is connected directly to output port 'raddr[35]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[35]' is connected directly to output port 'mem_dreg_o[35]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[34]' is connected directly to output port 'waddr[34]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[34]' is connected directly to output port 'raddr[34]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[34]' is connected directly to output port 'mem_dreg_o[34]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[33]' is connected directly to output port 'waddr[33]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[33]' is connected directly to output port 'raddr[33]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[33]' is connected directly to output port 'mem_dreg_o[33]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[32]' is connected directly to output port 'waddr[32]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[32]' is connected directly to output port 'raddr[32]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[32]' is connected directly to output port 'mem_dreg_o[32]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[31]' is connected directly to output port 'waddr[31]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[31]' is connected directly to output port 'raddr[31]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[31]' is connected directly to output port 'mem_dreg_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[30]' is connected directly to output port 'waddr[30]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[30]' is connected directly to output port 'raddr[30]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[30]' is connected directly to output port 'mem_dreg_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[29]' is connected directly to output port 'waddr[29]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[29]' is connected directly to output port 'raddr[29]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[29]' is connected directly to output port 'mem_dreg_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[28]' is connected directly to output port 'waddr[28]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[28]' is connected directly to output port 'raddr[28]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[28]' is connected directly to output port 'mem_dreg_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[27]' is connected directly to output port 'waddr[27]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[27]' is connected directly to output port 'raddr[27]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[27]' is connected directly to output port 'mem_dreg_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[26]' is connected directly to output port 'waddr[26]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[26]' is connected directly to output port 'raddr[26]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[26]' is connected directly to output port 'mem_dreg_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[25]' is connected directly to output port 'waddr[25]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[25]' is connected directly to output port 'raddr[25]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[25]' is connected directly to output port 'mem_dreg_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[24]' is connected directly to output port 'waddr[24]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[24]' is connected directly to output port 'raddr[24]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[24]' is connected directly to output port 'mem_dreg_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[23]' is connected directly to output port 'waddr[23]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[23]' is connected directly to output port 'raddr[23]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[23]' is connected directly to output port 'mem_dreg_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[22]' is connected directly to output port 'waddr[22]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[22]' is connected directly to output port 'raddr[22]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[22]' is connected directly to output port 'mem_dreg_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[21]' is connected directly to output port 'waddr[21]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[21]' is connected directly to output port 'raddr[21]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[21]' is connected directly to output port 'mem_dreg_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[20]' is connected directly to output port 'waddr[20]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[20]' is connected directly to output port 'raddr[20]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[20]' is connected directly to output port 'mem_dreg_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[19]' is connected directly to output port 'waddr[19]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[19]' is connected directly to output port 'raddr[19]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[19]' is connected directly to output port 'mem_dreg_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[18]' is connected directly to output port 'waddr[18]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[18]' is connected directly to output port 'raddr[18]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[18]' is connected directly to output port 'mem_dreg_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[17]' is connected directly to output port 'waddr[17]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[17]' is connected directly to output port 'raddr[17]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[17]' is connected directly to output port 'mem_dreg_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[16]' is connected directly to output port 'waddr[16]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[16]' is connected directly to output port 'raddr[16]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[16]' is connected directly to output port 'mem_dreg_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[15]' is connected directly to output port 'waddr[15]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[15]' is connected directly to output port 'raddr[15]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[15]' is connected directly to output port 'mem_dreg_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[14]' is connected directly to output port 'waddr[14]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[14]' is connected directly to output port 'raddr[14]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[14]' is connected directly to output port 'mem_dreg_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[13]' is connected directly to output port 'waddr[13]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[13]' is connected directly to output port 'raddr[13]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[13]' is connected directly to output port 'mem_dreg_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[12]' is connected directly to output port 'waddr[12]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[12]' is connected directly to output port 'raddr[12]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[12]' is connected directly to output port 'mem_dreg_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[11]' is connected directly to output port 'waddr[11]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[11]' is connected directly to output port 'raddr[11]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[11]' is connected directly to output port 'mem_dreg_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[10]' is connected directly to output port 'waddr[10]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[10]' is connected directly to output port 'raddr[10]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[10]' is connected directly to output port 'mem_dreg_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[9]' is connected directly to output port 'waddr[9]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[9]' is connected directly to output port 'raddr[9]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[9]' is connected directly to output port 'mem_dreg_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[8]' is connected directly to output port 'waddr[8]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[8]' is connected directly to output port 'raddr[8]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[8]' is connected directly to output port 'mem_dreg_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[7]' is connected directly to output port 'waddr[7]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[7]' is connected directly to output port 'raddr[7]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[7]' is connected directly to output port 'mem_dreg_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[6]' is connected directly to output port 'waddr[6]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[6]' is connected directly to output port 'raddr[6]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[6]' is connected directly to output port 'mem_dreg_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[5]' is connected directly to output port 'waddr[5]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[5]' is connected directly to output port 'raddr[5]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[5]' is connected directly to output port 'mem_dreg_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[4]' is connected directly to output port 'waddr[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[4]' is connected directly to output port 'raddr[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[4]' is connected directly to output port 'mem_dreg_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[3]' is connected directly to output port 'waddr[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[3]' is connected directly to output port 'raddr[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[3]' is connected directly to output port 'mem_dreg_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[2]' is connected directly to output port 'waddr[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[2]' is connected directly to output port 'raddr[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[2]' is connected directly to output port 'mem_dreg_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[1]' is connected directly to output port 'waddr[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[1]' is connected directly to output port 'raddr[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[1]' is connected directly to output port 'mem_dreg_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[0]' is connected directly to output port 'waddr[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[0]' is connected directly to output port 'raddr[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[0]' is connected directly to output port 'mem_dreg_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_mreg_i' is connected directly to output port 'mem_mreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_we_i' is connected directly to output port 'mem_csr_we_o'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_waddr_i[3]' is connected directly to output port 'mem_csr_waddr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_waddr_i[2]' is connected directly to output port 'mem_csr_waddr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_waddr_i[1]' is connected directly to output port 'mem_csr_waddr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_waddr_i[0]' is connected directly to output port 'mem_csr_waddr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[63]' is connected directly to output port 'mem_csr_wdata_o[63]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[62]' is connected directly to output port 'mem_csr_wdata_o[62]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[61]' is connected directly to output port 'mem_csr_wdata_o[61]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[60]' is connected directly to output port 'mem_csr_wdata_o[60]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[59]' is connected directly to output port 'mem_csr_wdata_o[59]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[58]' is connected directly to output port 'mem_csr_wdata_o[58]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[57]' is connected directly to output port 'mem_csr_wdata_o[57]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[56]' is connected directly to output port 'mem_csr_wdata_o[56]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[55]' is connected directly to output port 'mem_csr_wdata_o[55]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[54]' is connected directly to output port 'mem_csr_wdata_o[54]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[53]' is connected directly to output port 'mem_csr_wdata_o[53]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[52]' is connected directly to output port 'mem_csr_wdata_o[52]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[51]' is connected directly to output port 'mem_csr_wdata_o[51]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[50]' is connected directly to output port 'mem_csr_wdata_o[50]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[49]' is connected directly to output port 'mem_csr_wdata_o[49]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[48]' is connected directly to output port 'mem_csr_wdata_o[48]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[47]' is connected directly to output port 'mem_csr_wdata_o[47]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[46]' is connected directly to output port 'mem_csr_wdata_o[46]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[45]' is connected directly to output port 'mem_csr_wdata_o[45]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[44]' is connected directly to output port 'mem_csr_wdata_o[44]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[43]' is connected directly to output port 'mem_csr_wdata_o[43]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[42]' is connected directly to output port 'mem_csr_wdata_o[42]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[41]' is connected directly to output port 'mem_csr_wdata_o[41]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[40]' is connected directly to output port 'mem_csr_wdata_o[40]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[39]' is connected directly to output port 'mem_csr_wdata_o[39]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[38]' is connected directly to output port 'mem_csr_wdata_o[38]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[37]' is connected directly to output port 'mem_csr_wdata_o[37]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[36]' is connected directly to output port 'mem_csr_wdata_o[36]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[35]' is connected directly to output port 'mem_csr_wdata_o[35]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[34]' is connected directly to output port 'mem_csr_wdata_o[34]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[33]' is connected directly to output port 'mem_csr_wdata_o[33]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[32]' is connected directly to output port 'mem_csr_wdata_o[32]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[31]' is connected directly to output port 'mem_csr_wdata_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[30]' is connected directly to output port 'mem_csr_wdata_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[29]' is connected directly to output port 'mem_csr_wdata_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[28]' is connected directly to output port 'mem_csr_wdata_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[27]' is connected directly to output port 'mem_csr_wdata_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[26]' is connected directly to output port 'mem_csr_wdata_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[25]' is connected directly to output port 'mem_csr_wdata_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[24]' is connected directly to output port 'mem_csr_wdata_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[23]' is connected directly to output port 'mem_csr_wdata_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[22]' is connected directly to output port 'mem_csr_wdata_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[21]' is connected directly to output port 'mem_csr_wdata_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[20]' is connected directly to output port 'mem_csr_wdata_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[19]' is connected directly to output port 'mem_csr_wdata_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[18]' is connected directly to output port 'mem_csr_wdata_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[17]' is connected directly to output port 'mem_csr_wdata_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[16]' is connected directly to output port 'mem_csr_wdata_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[15]' is connected directly to output port 'mem_csr_wdata_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[14]' is connected directly to output port 'mem_csr_wdata_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[13]' is connected directly to output port 'mem_csr_wdata_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[12]' is connected directly to output port 'mem_csr_wdata_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[11]' is connected directly to output port 'mem_csr_wdata_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[10]' is connected directly to output port 'mem_csr_wdata_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[9]' is connected directly to output port 'mem_csr_wdata_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[8]' is connected directly to output port 'mem_csr_wdata_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[7]' is connected directly to output port 'mem_csr_wdata_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[6]' is connected directly to output port 'mem_csr_wdata_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[5]' is connected directly to output port 'mem_csr_wdata_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[4]' is connected directly to output port 'mem_csr_wdata_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[3]' is connected directly to output port 'mem_csr_wdata_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[2]' is connected directly to output port 'mem_csr_wdata_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[1]' is connected directly to output port 'mem_csr_wdata_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[0]' is connected directly to output port 'mem_csr_wdata_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[4]' is connected directly to output port 'wb_wa_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[3]' is connected directly to output port 'wb_wa_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[2]' is connected directly to output port 'wb_wa_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[1]' is connected directly to output port 'wb_wa_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[0]' is connected directly to output port 'wb_wa_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wreg_i' is connected directly to output port 'wb_wreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_we_i' is connected directly to output port 'csr_we'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_waddr_i[3]' is connected directly to output port 'csr_waddr[3]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_waddr_i[2]' is connected directly to output port 'csr_waddr[2]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_waddr_i[1]' is connected directly to output port 'csr_waddr[1]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_waddr_i[0]' is connected directly to output port 'csr_waddr[0]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[62]' is connected directly to output port 'csr_wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[61]' is connected directly to output port 'csr_wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[60]' is connected directly to output port 'csr_wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[59]' is connected directly to output port 'csr_wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[58]' is connected directly to output port 'csr_wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[57]' is connected directly to output port 'csr_wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[56]' is connected directly to output port 'csr_wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[55]' is connected directly to output port 'csr_wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[54]' is connected directly to output port 'csr_wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[53]' is connected directly to output port 'csr_wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[52]' is connected directly to output port 'csr_wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[51]' is connected directly to output port 'csr_wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[50]' is connected directly to output port 'csr_wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[49]' is connected directly to output port 'csr_wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[48]' is connected directly to output port 'csr_wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[47]' is connected directly to output port 'csr_wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[46]' is connected directly to output port 'csr_wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[45]' is connected directly to output port 'csr_wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[44]' is connected directly to output port 'csr_wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[43]' is connected directly to output port 'csr_wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[42]' is connected directly to output port 'csr_wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[41]' is connected directly to output port 'csr_wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[40]' is connected directly to output port 'csr_wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[39]' is connected directly to output port 'csr_wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[38]' is connected directly to output port 'csr_wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[37]' is connected directly to output port 'csr_wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[36]' is connected directly to output port 'csr_wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[35]' is connected directly to output port 'csr_wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[34]' is connected directly to output port 'csr_wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[33]' is connected directly to output port 'csr_wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[32]' is connected directly to output port 'csr_wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[31]' is connected directly to output port 'csr_wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[30]' is connected directly to output port 'csr_wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[29]' is connected directly to output port 'csr_wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[28]' is connected directly to output port 'csr_wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[27]' is connected directly to output port 'csr_wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[26]' is connected directly to output port 'csr_wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[25]' is connected directly to output port 'csr_wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[24]' is connected directly to output port 'csr_wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[23]' is connected directly to output port 'csr_wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[22]' is connected directly to output port 'csr_wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[21]' is connected directly to output port 'csr_wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[20]' is connected directly to output port 'csr_wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[19]' is connected directly to output port 'csr_wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[18]' is connected directly to output port 'csr_wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[17]' is connected directly to output port 'csr_wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[16]' is connected directly to output port 'csr_wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[15]' is connected directly to output port 'csr_wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[14]' is connected directly to output port 'csr_wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[13]' is connected directly to output port 'csr_wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[12]' is connected directly to output port 'csr_wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[11]' is connected directly to output port 'csr_wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[10]' is connected directly to output port 'csr_wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[9]' is connected directly to output port 'csr_wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[8]' is connected directly to output port 'csr_wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[7]' is connected directly to output port 'csr_wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[6]' is connected directly to output port 'csr_wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[5]' is connected directly to output port 'csr_wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[4]' is connected directly to output port 'csr_wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[3]' is connected directly to output port 'csr_wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[2]' is connected directly to output port 'csr_wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[1]' is connected directly to output port 'csr_wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[0]' is connected directly to output port 'csr_wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_w_last_o'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[63]' is connected directly to output port 'waddr[63]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[63]' is connected directly to output port 'raddr[63]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[62]' is connected directly to output port 'waddr[62]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[62]' is connected directly to output port 'raddr[62]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[61]' is connected directly to output port 'waddr[61]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[61]' is connected directly to output port 'raddr[61]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[60]' is connected directly to output port 'waddr[60]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[60]' is connected directly to output port 'raddr[60]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[59]' is connected directly to output port 'waddr[59]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[59]' is connected directly to output port 'raddr[59]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[58]' is connected directly to output port 'waddr[58]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[58]' is connected directly to output port 'raddr[58]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[57]' is connected directly to output port 'waddr[57]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[57]' is connected directly to output port 'raddr[57]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[56]' is connected directly to output port 'waddr[56]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[56]' is connected directly to output port 'raddr[56]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[55]' is connected directly to output port 'waddr[55]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[55]' is connected directly to output port 'raddr[55]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[54]' is connected directly to output port 'waddr[54]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[54]' is connected directly to output port 'raddr[54]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[53]' is connected directly to output port 'waddr[53]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[53]' is connected directly to output port 'raddr[53]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[52]' is connected directly to output port 'waddr[52]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[52]' is connected directly to output port 'raddr[52]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[51]' is connected directly to output port 'waddr[51]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[51]' is connected directly to output port 'raddr[51]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[50]' is connected directly to output port 'waddr[50]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[50]' is connected directly to output port 'raddr[50]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[49]' is connected directly to output port 'waddr[49]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[49]' is connected directly to output port 'raddr[49]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[48]' is connected directly to output port 'waddr[48]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[48]' is connected directly to output port 'raddr[48]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[47]' is connected directly to output port 'waddr[47]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[47]' is connected directly to output port 'raddr[47]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[46]' is connected directly to output port 'waddr[46]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[46]' is connected directly to output port 'raddr[46]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[45]' is connected directly to output port 'waddr[45]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[45]' is connected directly to output port 'raddr[45]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[44]' is connected directly to output port 'waddr[44]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[44]' is connected directly to output port 'raddr[44]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[43]' is connected directly to output port 'waddr[43]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[43]' is connected directly to output port 'raddr[43]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[42]' is connected directly to output port 'waddr[42]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[42]' is connected directly to output port 'raddr[42]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[41]' is connected directly to output port 'waddr[41]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[41]' is connected directly to output port 'raddr[41]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[40]' is connected directly to output port 'waddr[40]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[40]' is connected directly to output port 'raddr[40]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[39]' is connected directly to output port 'waddr[39]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[39]' is connected directly to output port 'raddr[39]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[38]' is connected directly to output port 'waddr[38]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[38]' is connected directly to output port 'raddr[38]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[37]' is connected directly to output port 'waddr[37]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[37]' is connected directly to output port 'raddr[37]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[36]' is connected directly to output port 'waddr[36]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[36]' is connected directly to output port 'raddr[36]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[35]' is connected directly to output port 'waddr[35]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[35]' is connected directly to output port 'raddr[35]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[34]' is connected directly to output port 'waddr[34]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[34]' is connected directly to output port 'raddr[34]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[33]' is connected directly to output port 'waddr[33]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[33]' is connected directly to output port 'raddr[33]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[32]' is connected directly to output port 'waddr[32]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[32]' is connected directly to output port 'raddr[32]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[31]' is connected directly to output port 'waddr[31]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[31]' is connected directly to output port 'raddr[31]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[30]' is connected directly to output port 'waddr[30]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[30]' is connected directly to output port 'raddr[30]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[29]' is connected directly to output port 'waddr[29]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[29]' is connected directly to output port 'raddr[29]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[28]' is connected directly to output port 'waddr[28]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[28]' is connected directly to output port 'raddr[28]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[27]' is connected directly to output port 'waddr[27]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[27]' is connected directly to output port 'raddr[27]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[26]' is connected directly to output port 'waddr[26]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[26]' is connected directly to output port 'raddr[26]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[25]' is connected directly to output port 'waddr[25]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[25]' is connected directly to output port 'raddr[25]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[24]' is connected directly to output port 'waddr[24]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[24]' is connected directly to output port 'raddr[24]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[23]' is connected directly to output port 'waddr[23]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[23]' is connected directly to output port 'raddr[23]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[22]' is connected directly to output port 'waddr[22]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[22]' is connected directly to output port 'raddr[22]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[21]' is connected directly to output port 'waddr[21]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[21]' is connected directly to output port 'raddr[21]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[20]' is connected directly to output port 'waddr[20]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[20]' is connected directly to output port 'raddr[20]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[19]' is connected directly to output port 'waddr[19]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[19]' is connected directly to output port 'raddr[19]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[18]' is connected directly to output port 'waddr[18]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[18]' is connected directly to output port 'raddr[18]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[17]' is connected directly to output port 'waddr[17]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[17]' is connected directly to output port 'raddr[17]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[16]' is connected directly to output port 'waddr[16]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[16]' is connected directly to output port 'raddr[16]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[15]' is connected directly to output port 'waddr[15]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[15]' is connected directly to output port 'raddr[15]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[14]' is connected directly to output port 'waddr[14]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[14]' is connected directly to output port 'raddr[14]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[13]' is connected directly to output port 'waddr[13]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[13]' is connected directly to output port 'raddr[13]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[12]' is connected directly to output port 'waddr[12]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[12]' is connected directly to output port 'raddr[12]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[11]' is connected directly to output port 'waddr[11]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[11]' is connected directly to output port 'raddr[11]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[10]' is connected directly to output port 'waddr[10]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[10]' is connected directly to output port 'raddr[10]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[9]' is connected directly to output port 'waddr[9]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[9]' is connected directly to output port 'raddr[9]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[8]' is connected directly to output port 'waddr[8]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[8]' is connected directly to output port 'raddr[8]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[7]' is connected directly to output port 'waddr[7]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[7]' is connected directly to output port 'raddr[7]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[6]' is connected directly to output port 'waddr[6]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[6]' is connected directly to output port 'raddr[6]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[5]' is connected directly to output port 'waddr[5]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[5]' is connected directly to output port 'raddr[5]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[4]' is connected directly to output port 'waddr[4]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[4]' is connected directly to output port 'raddr[4]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[3]' is connected directly to output port 'waddr[3]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[3]' is connected directly to output port 'raddr[3]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[2]' is connected directly to output port 'waddr[2]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[2]' is connected directly to output port 'raddr[2]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[1]' is connected directly to output port 'waddr[1]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[1]' is connected directly to output port 'raddr[1]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[0]' is connected directly to output port 'waddr[0]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[0]' is connected directly to output port 'raddr[0]'. (LINT-31)
Warning: In design 'ysyx_210326', a pin on submodule 'axi_rw0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r_req_i' is connected to logic 0. 
Warning: In design 'ysyx_210326', a pin on submodule 'axi_rw0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_valid_i' is connected to logic 1. 
Warning: In design 'ysyx_210326', a pin on submodule 'axi_rw0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_req_i' is connected to logic 1. 
Warning: In design 'ysyx_210326', the same net is connected to more than one pin on submodule 'axi_rw0'. (LINT-33)
   Net '*Logic1*' is connected to pins 'w_valid_i', 'w_req_i''.
Warning: In design 'ysyx_210326', the same net is connected to more than one pin on submodule 'rvcpu0'. (LINT-33)
   Net 'r_resp_i[1]' is connected to pins 'if_resp[1]', 'd_resp[1]''.
Warning: In design 'ysyx_210326', the same net is connected to more than one pin on submodule 'rvcpu0'. (LINT-33)
   Net 'r_resp_i[0]' is connected to pins 'if_resp[0]', 'd_resp[0]''.
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_w_last_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210326_if_stage', output port 'if_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210326_if_stage', output port 'if_size[0]' is connected directly to 'logic 0'. (LINT-52)
1
