/*
* Copyright (C) Hisilicon Technologies Co., Ltd. 2012-2019. All rights reserved.
* Description:
* Author: Hisilicon multimedia software group
* Create: 2011/06/28
*/

#include <math.h>
#include "isp_alg.h"
#include "isp_sensor.h"
#include "isp_config.h"
#include "isp_proc.h"
#include "isp_ext_config.h"
#include "hi_math.h"
#include "isp_math_utils.h"

#ifdef __cplusplus
#if __cplusplus
extern "C" {
#endif
#endif /* End of #ifdef __cplusplus */

static const HI_U32 au32PreGAMMA[PREGAMMA_NODE_NUM] = {
    0, 4096, 8192, 12288, 16384, 20480, 24576, 28672, 32768, 36864, 40960, 45056, 49152, 53248, 57344, 61440, 65536, 69632, 73728, 77824, 81920, 86016, 90112, 94208, 98304, 102400,
    106496, 110592, 114688, 118784, 122880, 126976, 131072, 135168, 139264, 143360, 147456, 151552, 155648, 159744, 163840, 167936, 172032, 176128, 180224, 184320, 188416, 192512, 196608, 200704, 204800, 208896,
    212992, 217088, 221184, 225280, 229376, 233472, 237568, 241664, 245760, 249856, 253952, 258048, 262144, 266240, 270336, 274432, 278528, 282624, 286720, 290816, 294912, 299008, 303104, 307200, 311296, 315392,
    319488, 323584, 327680, 331776, 335872, 339968, 344064, 348160, 352256, 356352, 360448, 364544, 368640, 372736, 376832, 380928, 385024, 389120, 393216, 397312, 401408, 405504, 409600, 413696, 417792, 421888,
    425984, 430080, 434176, 438272, 442368, 446464, 450560, 454656, 458752, 462848, 466944, 471040, 475136, 479232, 483328, 487424, 491520, 495616, 499712, 503808, 507904, 512000, 516096, 520192, 524288, 528384,
    532480, 536576, 540672, 544768, 548864, 552960, 557056, 561152, 565248, 569344, 573440, 577536, 581632, 585728, 589824, 593920, 598016, 602112, 606208, 610304, 614400, 618496, 622592, 626688, 630784, 634880,
    638976, 643072, 647168, 651264, 655360, 659456, 663552, 667648, 671744, 675840, 679936, 684032, 688128, 692224, 696320, 700416, 704512, 708608, 712704, 716800, 720896, 724992, 729088, 733184, 737280, 741376,
    745472, 749568, 753664, 757760, 761856, 765952, 770048, 774144, 778240, 782336, 786432, 790528, 794624, 798720, 802816, 806912, 811008, 815104, 819200, 823296, 827392, 831488, 835584, 839680, 843776, 847872,
    851968, 856064, 860160, 864256, 868352, 872448, 876544, 880640, 884736, 888832, 892928, 897024, 901120, 905216, 909312, 913408, 917504, 921600, 925696, 929792, 933888, 937984, 942080, 946176, 950272, 954368,
    958464, 962560, 966656, 970752, 974848, 978944, 983040, 987136, 991232, 995328, 999424, 1003520, 1007616, 1011712, 1015808, 1019904, 1024000, 1028096, 1032192, 1036288, 1040384, 1044480, 1048576
};

typedef struct hiISP_PREGAMMA_S {
    HI_BOOL bEnable;
    HI_BOOL bLutUpdate;
} ISP_PREGAMMA_S;

ISP_PREGAMMA_S g_astPreGammaCtx[ISP_MAX_PIPE_NUM] = { { 0 } };
#define PREGAMMA_GET_CTX(dev, pstCtx) pstCtx = &g_astPreGammaCtx[dev]

static HI_S32 PreGammaCheckCmosParam(VI_PIPE ViPipe, const hi_isp_cmos_pregamma *pre_gamma)
{
    hi_u16 i;

    ISP_CHECK_BOOL(pre_gamma->enable);

    for (i = 0; i < PREGAMMA_NODE_NUM; i++) {
        if (pre_gamma->pregamma_lut[i] > HI_ISP_PREGAMMA_LUT_MAX) {
            ISP_ERR_TRACE("Invalid au32PreGamma[%d]!\n", i);
            return HI_ERR_ISP_ILLEGAL_PARAM;
        }
    }

    return HI_SUCCESS;
}

static HI_S32 PreGammaRegsInitialize(VI_PIPE ViPipe, isp_reg_cfg *pstRegCfg)
{
    HI_U8 u8BlockNum;
    HI_U16 i;
    HI_S32 s32Ret;
    const HI_U32 *pau32PreGAMMA = HI_NULL;
    ISP_PREGAMMA_REG_CFG_S *pstPreGammaCfg = HI_NULL;
    ISP_PREGAMMA_S *pstPreGammaCtx = HI_NULL;
    isp_usr_ctx *pstIspCtx = HI_NULL;
    hi_isp_cmos_default     *sns_dft      = HI_NULL;

    isp_sensor_get_default(ViPipe, &sns_dft);
    ISP_GET_CTX(ViPipe, pstIspCtx);
    PREGAMMA_GET_CTX(ViPipe, pstPreGammaCtx);

    pstPreGammaCtx->bLutUpdate = HI_FALSE;

    u8BlockNum = pstIspCtx->block_attr.block_num;

    /* Read from CMOS */
    if (sns_dft->key.bit1_pregamma) {
        ISP_CHECK_POINTER(sns_dft->pregamma);

        s32Ret = PreGammaCheckCmosParam(ViPipe, sns_dft->pregamma);
        if (s32Ret != HI_SUCCESS) {
            return s32Ret;
        }

        pau32PreGAMMA              = sns_dft->pregamma->pregamma_lut;
        pstPreGammaCtx->bEnable    = sns_dft->pregamma->enable;
    } else {
        pau32PreGAMMA           = au32PreGAMMA;
        pstPreGammaCtx->bEnable =  HI_FALSE;
    }

    for (i = 0; i < PREGAMMA_NODE_NUM; i++) {
        hi_ext_system_pregamma_lut_write(ViPipe, i, pau32PreGAMMA[i]);
    }

    for (i = 0; i < u8BlockNum; i++) {
        pstPreGammaCfg = &pstRegCfg->alg_reg_cfg[i].stPreGammaCfg;

        /* Static */
        pstPreGammaCfg->stStaticRegCfg.u8BitDepthIn = 20;
        pstPreGammaCfg->stStaticRegCfg.u8BitDepthOut = 20;
        pstPreGammaCfg->stStaticRegCfg.bStaticResh = HI_TRUE;

        /* Dynamic */
        // Enable Gamma
        pstPreGammaCfg->bPreGammaEn = HI_FALSE;
        pstPreGammaCfg->stDynaRegCfg.bPreGammaLutUpdateEn = HI_TRUE;
        pstPreGammaCfg->stDynaRegCfg.u32UpdateIndex = 1;
        memcpy(pstPreGammaCfg->stDynaRegCfg.u32PreGammaLUT, pau32PreGAMMA, PREGAMMA_NODE_NUM * sizeof(HI_U32));
    }

    pstRegCfg->cfg_key.bit1PreGammaCfg = 1;

    return HI_SUCCESS;
}

static HI_VOID PreGammaExtRegsInitialize(VI_PIPE ViPipe)
{
    ISP_PREGAMMA_S *pstPreGammaCtx = HI_NULL;

    PREGAMMA_GET_CTX(ViPipe, pstPreGammaCtx);

    hi_ext_system_pregamma_en_write(ViPipe, pstPreGammaCtx->bEnable);
    hi_ext_system_pregamma_lut_update_write(ViPipe, HI_FALSE);
}

HI_S32 ISP_PreGammaInit(VI_PIPE ViPipe, HI_VOID *pRegCfg)
{
    HI_S32 s32Ret;
    isp_reg_cfg *pstRegCfg = (isp_reg_cfg *)pRegCfg;

    s32Ret = PreGammaRegsInitialize(ViPipe, pstRegCfg);
    if (s32Ret != HI_SUCCESS) {
        return s32Ret;
    }

    PreGammaExtRegsInitialize(ViPipe);

    return HI_SUCCESS;
}

static HI_VOID ISP_PreGammaWdrModeSet(VI_PIPE ViPipe, HI_VOID *pRegCfg)
{
    HI_U8 i;
    HI_U32 au32UpdateIdx[ISP_STRIPING_MAX_NUM] = { 0 };
    isp_reg_cfg *pstRegCfg = (isp_reg_cfg *)pRegCfg;

    for (i = 0; i < pstRegCfg->cfg_num; i++) {
        au32UpdateIdx[i] = pstRegCfg->alg_reg_cfg[i].stPreGammaCfg.stDynaRegCfg.u32UpdateIndex;
    }

    ISP_PreGammaInit(ViPipe, pRegCfg);

    for (i = 0; i < pstRegCfg->cfg_num; i++) {
        pstRegCfg->alg_reg_cfg[i].stPreGammaCfg.stDynaRegCfg.u32UpdateIndex = au32UpdateIdx[i] + 1;
    }
}

static HI_S32 PreGammaReadExtRegs(VI_PIPE ViPipe)
{
    ISP_PREGAMMA_S *pstPreGammaCtx = HI_NULL;

    PREGAMMA_GET_CTX(ViPipe, pstPreGammaCtx);

    pstPreGammaCtx->bLutUpdate = hi_ext_system_pregamma_lut_update_read(ViPipe);
    hi_ext_system_pregamma_lut_update_write(ViPipe, HI_FALSE);

    return HI_SUCCESS;
}

HI_S32 PreGammaProcWrite(VI_PIPE ViPipe, hi_isp_ctrl_proc_write *pstProc)
{
    hi_isp_ctrl_proc_write stProcTmp;
    ISP_PREGAMMA_S *pstPreGamma = HI_NULL;

    PREGAMMA_GET_CTX(ViPipe, pstPreGamma);

    if ((pstProc->proc_buff == HI_NULL)
        || (pstProc->buff_len == 0)) {
        return HI_FAILURE;
    }

    stProcTmp.proc_buff = pstProc->proc_buff;
    stProcTmp.buff_len = pstProc->buff_len;

    ISP_PROC_PRINTF(&stProcTmp, pstProc->write_len,
                    "-----PreGamma INFO--------------------------------------------------------------\n");

    ISP_PROC_PRINTF(&stProcTmp, pstProc->write_len, "%16s\n", "Enable");

    ISP_PROC_PRINTF(&stProcTmp, pstProc->write_len, "%16u\n", pstPreGamma->bEnable);

    pstProc->write_len += 1;

    return HI_SUCCESS;
}

static HI_BOOL __inline CheckPreGammaOpen(ISP_PREGAMMA_S *pstPreGamma)
{
    return (pstPreGamma->bEnable == HI_TRUE);
}

HI_S32 ISP_PreGammaRun(VI_PIPE ViPipe, const HI_VOID *pStatInfo,
                       HI_VOID *pRegCfg, HI_S32 s32Rsv)
{
    HI_U16 i, j;
    ISP_PREGAMMA_S *pstPreGammaCtx = HI_NULL;
    isp_reg_cfg *pstReg = (isp_reg_cfg *)pRegCfg;
    ISP_PREGAMMA_DYNA_CFG_S *pstDynaRegCfg = HI_NULL;

    PREGAMMA_GET_CTX(ViPipe, pstPreGammaCtx);

    pstPreGammaCtx->bEnable = hi_ext_system_pregamma_en_read(ViPipe);

    for (i = 0; i < pstReg->cfg_num; i++) {
        pstReg->alg_reg_cfg[i].stPreGammaCfg.bPreGammaEn = pstPreGammaCtx->bEnable;
    }

    pstReg->cfg_key.bit1PreGammaCfg = 1;

    /* check hardware setting */
    if (!CheckPreGammaOpen(pstPreGammaCtx)) {
        return HI_SUCCESS;
    }

    PreGammaReadExtRegs(ViPipe);

    if (pstPreGammaCtx->bLutUpdate) {
        for (i = 0; i < pstReg->cfg_num; i++) {
            pstDynaRegCfg = &pstReg->alg_reg_cfg[i].stPreGammaCfg.stDynaRegCfg;
            for (j = 0; j < PREGAMMA_NODE_NUM; j++) {
                pstDynaRegCfg->u32PreGammaLUT[j] = hi_ext_system_pregamma_lut_read(ViPipe, j);
            }

            pstDynaRegCfg->bPreGammaLutUpdateEn = HI_TRUE;
            pstDynaRegCfg->u32UpdateIndex += 1;
        }
    }

    return HI_SUCCESS;
}

HI_S32 ISP_PreGammaCtrl(VI_PIPE ViPipe, HI_U32 u32Cmd, HI_VOID *pValue)
{
    isp_reg_cfg_attr *pRegCfg = HI_NULL;

    switch (u32Cmd) {
        case ISP_WDR_MODE_SET:
            ISP_REGCFG_GET_CTX(ViPipe, pRegCfg);
            ISP_CHECK_POINTER(pRegCfg);
            ISP_PreGammaWdrModeSet(ViPipe, (HI_VOID *)&pRegCfg->reg_cfg);
            break;
        case ISP_PROC_WRITE:
            PreGammaProcWrite(ViPipe, (hi_isp_ctrl_proc_write *)pValue);
            break;
        default:
            break;
    }

    return HI_SUCCESS;
}

HI_S32 ISP_PreGammaExit(VI_PIPE ViPipe)
{
    HI_U8 i;
    isp_reg_cfg_attr *pRegCfg = HI_NULL;

    ISP_REGCFG_GET_CTX(ViPipe, pRegCfg);

    for (i = 0; i < pRegCfg->reg_cfg.cfg_num; i++) {
        pRegCfg->reg_cfg.alg_reg_cfg[i].stPreGammaCfg.bPreGammaEn = HI_FALSE;
    }

    pRegCfg->reg_cfg.cfg_key.bit1PreGammaCfg = 1;
    return HI_SUCCESS;
}

HI_S32 isp_alg_register_pre_gamma(VI_PIPE ViPipe)
{
    isp_usr_ctx *pstIspCtx = HI_NULL;
    isp_alg_node *pstAlgs = HI_NULL;

    ISP_GET_CTX(ViPipe, pstIspCtx);

    pstAlgs = ISP_SearchAlg(pstIspCtx->algs);
    ISP_CHECK_POINTER(pstAlgs);

    pstAlgs->alg_type = ISP_ALG_PREGAMMA;
    pstAlgs->alg_func.pfn_alg_init = ISP_PreGammaInit;
    pstAlgs->alg_func.pfn_alg_run = ISP_PreGammaRun;
    pstAlgs->alg_func.pfn_alg_ctrl = ISP_PreGammaCtrl;
    pstAlgs->alg_func.pfn_alg_exit = ISP_PreGammaExit;
    pstAlgs->used = HI_TRUE;

    return HI_SUCCESS;
}

#ifdef __cplusplus
#if __cplusplus
}
#endif
#endif /* End of #ifdef __cplusplus */
