
ProjetIOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ead8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001714  0800ec68  0800ec68  0000fc68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801037c  0801037c  0001207c  2**0
                  CONTENTS
  4 .ARM          00000008  0801037c  0801037c  0001137c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010384  08010384  0001207c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010384  08010384  00011384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010388  08010388  00011388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0801038c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006e8  2000007c  08010408  0001207c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000764  08010408  00012764  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001207c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f642  00000000  00000000  000120ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048e7  00000000  00000000  000316ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dd8  00000000  00000000  00035fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000172d  00000000  00000000  00037db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002672d  00000000  00000000  000394dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002459f  00000000  00000000  0005fc0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e310b  00000000  00000000  000841a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001672b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000887c  00000000  00000000  001672f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0016fb74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ec50 	.word	0x0800ec50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800ec50 	.word	0x0800ec50

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_ldivmod>:
 8000aac:	b97b      	cbnz	r3, 8000ace <__aeabi_ldivmod+0x22>
 8000aae:	b972      	cbnz	r2, 8000ace <__aeabi_ldivmod+0x22>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bfbe      	ittt	lt
 8000ab4:	2000      	movlt	r0, #0
 8000ab6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000aba:	e006      	blt.n	8000aca <__aeabi_ldivmod+0x1e>
 8000abc:	bf08      	it	eq
 8000abe:	2800      	cmpeq	r0, #0
 8000ac0:	bf1c      	itt	ne
 8000ac2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ac6:	f04f 30ff 	movne.w	r0, #4294967295
 8000aca:	f000 b9b5 	b.w	8000e38 <__aeabi_idiv0>
 8000ace:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ad6:	2900      	cmp	r1, #0
 8000ad8:	db09      	blt.n	8000aee <__aeabi_ldivmod+0x42>
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	db1a      	blt.n	8000b14 <__aeabi_ldivmod+0x68>
 8000ade:	f000 f84d 	bl	8000b7c <__udivmoddi4>
 8000ae2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aea:	b004      	add	sp, #16
 8000aec:	4770      	bx	lr
 8000aee:	4240      	negs	r0, r0
 8000af0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	db1b      	blt.n	8000b30 <__aeabi_ldivmod+0x84>
 8000af8:	f000 f840 	bl	8000b7c <__udivmoddi4>
 8000afc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b04:	b004      	add	sp, #16
 8000b06:	4240      	negs	r0, r0
 8000b08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	4770      	bx	lr
 8000b14:	4252      	negs	r2, r2
 8000b16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b1a:	f000 f82f 	bl	8000b7c <__udivmoddi4>
 8000b1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b26:	b004      	add	sp, #16
 8000b28:	4240      	negs	r0, r0
 8000b2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b2e:	4770      	bx	lr
 8000b30:	4252      	negs	r2, r2
 8000b32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b36:	f000 f821 	bl	8000b7c <__udivmoddi4>
 8000b3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b42:	b004      	add	sp, #16
 8000b44:	4252      	negs	r2, r2
 8000b46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_uldivmod>:
 8000b4c:	b953      	cbnz	r3, 8000b64 <__aeabi_uldivmod+0x18>
 8000b4e:	b94a      	cbnz	r2, 8000b64 <__aeabi_uldivmod+0x18>
 8000b50:	2900      	cmp	r1, #0
 8000b52:	bf08      	it	eq
 8000b54:	2800      	cmpeq	r0, #0
 8000b56:	bf1c      	itt	ne
 8000b58:	f04f 31ff 	movne.w	r1, #4294967295
 8000b5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b60:	f000 b96a 	b.w	8000e38 <__aeabi_idiv0>
 8000b64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b6c:	f000 f806 	bl	8000b7c <__udivmoddi4>
 8000b70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b78:	b004      	add	sp, #16
 8000b7a:	4770      	bx	lr

08000b7c <__udivmoddi4>:
 8000b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b80:	9d08      	ldr	r5, [sp, #32]
 8000b82:	460c      	mov	r4, r1
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d14e      	bne.n	8000c26 <__udivmoddi4+0xaa>
 8000b88:	4694      	mov	ip, r2
 8000b8a:	458c      	cmp	ip, r1
 8000b8c:	4686      	mov	lr, r0
 8000b8e:	fab2 f282 	clz	r2, r2
 8000b92:	d962      	bls.n	8000c5a <__udivmoddi4+0xde>
 8000b94:	b14a      	cbz	r2, 8000baa <__udivmoddi4+0x2e>
 8000b96:	f1c2 0320 	rsb	r3, r2, #32
 8000b9a:	4091      	lsls	r1, r2
 8000b9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ba0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ba4:	4319      	orrs	r1, r3
 8000ba6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000baa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bae:	fa1f f68c 	uxth.w	r6, ip
 8000bb2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bb6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bba:	fb07 1114 	mls	r1, r7, r4, r1
 8000bbe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bc2:	fb04 f106 	mul.w	r1, r4, r6
 8000bc6:	4299      	cmp	r1, r3
 8000bc8:	d90a      	bls.n	8000be0 <__udivmoddi4+0x64>
 8000bca:	eb1c 0303 	adds.w	r3, ip, r3
 8000bce:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bd2:	f080 8112 	bcs.w	8000dfa <__udivmoddi4+0x27e>
 8000bd6:	4299      	cmp	r1, r3
 8000bd8:	f240 810f 	bls.w	8000dfa <__udivmoddi4+0x27e>
 8000bdc:	3c02      	subs	r4, #2
 8000bde:	4463      	add	r3, ip
 8000be0:	1a59      	subs	r1, r3, r1
 8000be2:	fa1f f38e 	uxth.w	r3, lr
 8000be6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bea:	fb07 1110 	mls	r1, r7, r0, r1
 8000bee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf2:	fb00 f606 	mul.w	r6, r0, r6
 8000bf6:	429e      	cmp	r6, r3
 8000bf8:	d90a      	bls.n	8000c10 <__udivmoddi4+0x94>
 8000bfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bfe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c02:	f080 80fc 	bcs.w	8000dfe <__udivmoddi4+0x282>
 8000c06:	429e      	cmp	r6, r3
 8000c08:	f240 80f9 	bls.w	8000dfe <__udivmoddi4+0x282>
 8000c0c:	4463      	add	r3, ip
 8000c0e:	3802      	subs	r0, #2
 8000c10:	1b9b      	subs	r3, r3, r6
 8000c12:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c16:	2100      	movs	r1, #0
 8000c18:	b11d      	cbz	r5, 8000c22 <__udivmoddi4+0xa6>
 8000c1a:	40d3      	lsrs	r3, r2
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d905      	bls.n	8000c36 <__udivmoddi4+0xba>
 8000c2a:	b10d      	cbz	r5, 8000c30 <__udivmoddi4+0xb4>
 8000c2c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c30:	2100      	movs	r1, #0
 8000c32:	4608      	mov	r0, r1
 8000c34:	e7f5      	b.n	8000c22 <__udivmoddi4+0xa6>
 8000c36:	fab3 f183 	clz	r1, r3
 8000c3a:	2900      	cmp	r1, #0
 8000c3c:	d146      	bne.n	8000ccc <__udivmoddi4+0x150>
 8000c3e:	42a3      	cmp	r3, r4
 8000c40:	d302      	bcc.n	8000c48 <__udivmoddi4+0xcc>
 8000c42:	4290      	cmp	r0, r2
 8000c44:	f0c0 80f0 	bcc.w	8000e28 <__udivmoddi4+0x2ac>
 8000c48:	1a86      	subs	r6, r0, r2
 8000c4a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c4e:	2001      	movs	r0, #1
 8000c50:	2d00      	cmp	r5, #0
 8000c52:	d0e6      	beq.n	8000c22 <__udivmoddi4+0xa6>
 8000c54:	e9c5 6300 	strd	r6, r3, [r5]
 8000c58:	e7e3      	b.n	8000c22 <__udivmoddi4+0xa6>
 8000c5a:	2a00      	cmp	r2, #0
 8000c5c:	f040 8090 	bne.w	8000d80 <__udivmoddi4+0x204>
 8000c60:	eba1 040c 	sub.w	r4, r1, ip
 8000c64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c68:	fa1f f78c 	uxth.w	r7, ip
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c72:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c76:	fb08 4416 	mls	r4, r8, r6, r4
 8000c7a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c7e:	fb07 f006 	mul.w	r0, r7, r6
 8000c82:	4298      	cmp	r0, r3
 8000c84:	d908      	bls.n	8000c98 <__udivmoddi4+0x11c>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x11a>
 8000c90:	4298      	cmp	r0, r3
 8000c92:	f200 80cd 	bhi.w	8000e30 <__udivmoddi4+0x2b4>
 8000c96:	4626      	mov	r6, r4
 8000c98:	1a1c      	subs	r4, r3, r0
 8000c9a:	fa1f f38e 	uxth.w	r3, lr
 8000c9e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ca2:	fb08 4410 	mls	r4, r8, r0, r4
 8000ca6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000caa:	fb00 f707 	mul.w	r7, r0, r7
 8000cae:	429f      	cmp	r7, r3
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0x148>
 8000cb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cb6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x146>
 8000cbc:	429f      	cmp	r7, r3
 8000cbe:	f200 80b0 	bhi.w	8000e22 <__udivmoddi4+0x2a6>
 8000cc2:	4620      	mov	r0, r4
 8000cc4:	1bdb      	subs	r3, r3, r7
 8000cc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cca:	e7a5      	b.n	8000c18 <__udivmoddi4+0x9c>
 8000ccc:	f1c1 0620 	rsb	r6, r1, #32
 8000cd0:	408b      	lsls	r3, r1
 8000cd2:	fa22 f706 	lsr.w	r7, r2, r6
 8000cd6:	431f      	orrs	r7, r3
 8000cd8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cdc:	fa04 f301 	lsl.w	r3, r4, r1
 8000ce0:	ea43 030c 	orr.w	r3, r3, ip
 8000ce4:	40f4      	lsrs	r4, r6
 8000ce6:	fa00 f801 	lsl.w	r8, r0, r1
 8000cea:	0c38      	lsrs	r0, r7, #16
 8000cec:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cf0:	fbb4 fef0 	udiv	lr, r4, r0
 8000cf4:	fa1f fc87 	uxth.w	ip, r7
 8000cf8:	fb00 441e 	mls	r4, r0, lr, r4
 8000cfc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d00:	fb0e f90c 	mul.w	r9, lr, ip
 8000d04:	45a1      	cmp	r9, r4
 8000d06:	fa02 f201 	lsl.w	r2, r2, r1
 8000d0a:	d90a      	bls.n	8000d22 <__udivmoddi4+0x1a6>
 8000d0c:	193c      	adds	r4, r7, r4
 8000d0e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d12:	f080 8084 	bcs.w	8000e1e <__udivmoddi4+0x2a2>
 8000d16:	45a1      	cmp	r9, r4
 8000d18:	f240 8081 	bls.w	8000e1e <__udivmoddi4+0x2a2>
 8000d1c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d20:	443c      	add	r4, r7
 8000d22:	eba4 0409 	sub.w	r4, r4, r9
 8000d26:	fa1f f983 	uxth.w	r9, r3
 8000d2a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d2e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d32:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d36:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	d907      	bls.n	8000d4e <__udivmoddi4+0x1d2>
 8000d3e:	193c      	adds	r4, r7, r4
 8000d40:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d44:	d267      	bcs.n	8000e16 <__udivmoddi4+0x29a>
 8000d46:	45a4      	cmp	ip, r4
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0x29a>
 8000d4a:	3b02      	subs	r3, #2
 8000d4c:	443c      	add	r4, r7
 8000d4e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d52:	fba0 9302 	umull	r9, r3, r0, r2
 8000d56:	eba4 040c 	sub.w	r4, r4, ip
 8000d5a:	429c      	cmp	r4, r3
 8000d5c:	46ce      	mov	lr, r9
 8000d5e:	469c      	mov	ip, r3
 8000d60:	d351      	bcc.n	8000e06 <__udivmoddi4+0x28a>
 8000d62:	d04e      	beq.n	8000e02 <__udivmoddi4+0x286>
 8000d64:	b155      	cbz	r5, 8000d7c <__udivmoddi4+0x200>
 8000d66:	ebb8 030e 	subs.w	r3, r8, lr
 8000d6a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d6e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d72:	40cb      	lsrs	r3, r1
 8000d74:	431e      	orrs	r6, r3
 8000d76:	40cc      	lsrs	r4, r1
 8000d78:	e9c5 6400 	strd	r6, r4, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	e750      	b.n	8000c22 <__udivmoddi4+0xa6>
 8000d80:	f1c2 0320 	rsb	r3, r2, #32
 8000d84:	fa20 f103 	lsr.w	r1, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d90:	4094      	lsls	r4, r2
 8000d92:	430c      	orrs	r4, r1
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d9c:	fa1f f78c 	uxth.w	r7, ip
 8000da0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da4:	fb08 3110 	mls	r1, r8, r0, r3
 8000da8:	0c23      	lsrs	r3, r4, #16
 8000daa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dae:	fb00 f107 	mul.w	r1, r0, r7
 8000db2:	4299      	cmp	r1, r3
 8000db4:	d908      	bls.n	8000dc8 <__udivmoddi4+0x24c>
 8000db6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dba:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dbe:	d22c      	bcs.n	8000e1a <__udivmoddi4+0x29e>
 8000dc0:	4299      	cmp	r1, r3
 8000dc2:	d92a      	bls.n	8000e1a <__udivmoddi4+0x29e>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dd0:	fb08 3311 	mls	r3, r8, r1, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb01 f307 	mul.w	r3, r1, r7
 8000ddc:	42a3      	cmp	r3, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x276>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000de8:	d213      	bcs.n	8000e12 <__udivmoddi4+0x296>
 8000dea:	42a3      	cmp	r3, r4
 8000dec:	d911      	bls.n	8000e12 <__udivmoddi4+0x296>
 8000dee:	3902      	subs	r1, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	1ae4      	subs	r4, r4, r3
 8000df4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000df8:	e739      	b.n	8000c6e <__udivmoddi4+0xf2>
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	e6f0      	b.n	8000be0 <__udivmoddi4+0x64>
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e706      	b.n	8000c10 <__udivmoddi4+0x94>
 8000e02:	45c8      	cmp	r8, r9
 8000e04:	d2ae      	bcs.n	8000d64 <__udivmoddi4+0x1e8>
 8000e06:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e0a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e0e:	3801      	subs	r0, #1
 8000e10:	e7a8      	b.n	8000d64 <__udivmoddi4+0x1e8>
 8000e12:	4631      	mov	r1, r6
 8000e14:	e7ed      	b.n	8000df2 <__udivmoddi4+0x276>
 8000e16:	4603      	mov	r3, r0
 8000e18:	e799      	b.n	8000d4e <__udivmoddi4+0x1d2>
 8000e1a:	4630      	mov	r0, r6
 8000e1c:	e7d4      	b.n	8000dc8 <__udivmoddi4+0x24c>
 8000e1e:	46d6      	mov	lr, sl
 8000e20:	e77f      	b.n	8000d22 <__udivmoddi4+0x1a6>
 8000e22:	4463      	add	r3, ip
 8000e24:	3802      	subs	r0, #2
 8000e26:	e74d      	b.n	8000cc4 <__udivmoddi4+0x148>
 8000e28:	4606      	mov	r6, r0
 8000e2a:	4623      	mov	r3, r4
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	e70f      	b.n	8000c50 <__udivmoddi4+0xd4>
 8000e30:	3e02      	subs	r6, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	e730      	b.n	8000c98 <__udivmoddi4+0x11c>
 8000e36:	bf00      	nop

08000e38 <__aeabi_idiv0>:
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e42:	463b      	mov	r3, r7
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
 8000e50:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e52:	4b29      	ldr	r3, [pc, #164]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e54:	4a29      	ldr	r2, [pc, #164]	@ (8000efc <MX_ADC1_Init+0xc0>)
 8000e56:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e58:	4b27      	ldr	r3, [pc, #156]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e5e:	4b26      	ldr	r3, [pc, #152]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e64:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e70:	4b21      	ldr	r3, [pc, #132]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e72:	2204      	movs	r2, #4
 8000e74:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e76:	4b20      	ldr	r3, [pc, #128]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000e82:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e90:	4b19      	ldr	r3, [pc, #100]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e96:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ea4:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000eaa:	4b13      	ldr	r3, [pc, #76]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000eb2:	4811      	ldr	r0, [pc, #68]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000eb4:	f008 fa82 	bl	80093bc <HAL_ADC_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000ebe:	f004 fb13 	bl	80054e8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f00 <MX_ADC1_Init+0xc4>)
 8000ec4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ec6:	2306      	movs	r3, #6
 8000ec8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000eca:	2307      	movs	r3, #7
 8000ecc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ece:	237f      	movs	r3, #127	@ 0x7f
 8000ed0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ed2:	2304      	movs	r3, #4
 8000ed4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eda:	463b      	mov	r3, r7
 8000edc:	4619      	mov	r1, r3
 8000ede:	4806      	ldr	r0, [pc, #24]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000ee0:	f008 fe38 	bl	8009b54 <HAL_ADC_ConfigChannel>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000eea:	f004 fafd 	bl	80054e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000eee:	bf00      	nop
 8000ef0:	3718      	adds	r7, #24
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000098 	.word	0x20000098
 8000efc:	50040000 	.word	0x50040000
 8000f00:	3ef08000 	.word	0x3ef08000

08000f04 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b09e      	sub	sp, #120	@ 0x78
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
 8000f1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f1c:	f107 0310 	add.w	r3, r7, #16
 8000f20:	2254      	movs	r2, #84	@ 0x54
 8000f22:	2100      	movs	r1, #0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f00d f822 	bl	800df6e <memset>
  if(adcHandle->Instance==ADC1)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a29      	ldr	r2, [pc, #164]	@ (8000fd4 <HAL_ADC_MspInit+0xd0>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d14a      	bne.n	8000fca <HAL_ADC_MspInit+0xc6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f34:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f38:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000f3a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f3e:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000f40:	2302      	movs	r3, #2
 8000f42:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000f44:	2301      	movs	r3, #1
 8000f46:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000f48:	2308      	movs	r3, #8
 8000f4a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000f4c:	2307      	movs	r3, #7
 8000f4e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000f50:	2302      	movs	r3, #2
 8000f52:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000f54:	2302      	movs	r3, #2
 8000f56:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000f58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f5e:	f107 0310 	add.w	r3, r7, #16
 8000f62:	4618      	mov	r0, r3
 8000f64:	f00b fbdc 	bl	800c720 <HAL_RCCEx_PeriphCLKConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000f6e:	f004 fabb 	bl	80054e8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f72:	4b19      	ldr	r3, [pc, #100]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f76:	4a18      	ldr	r2, [pc, #96]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f78:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f7e:	4b16      	ldr	r3, [pc, #88]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8a:	4b13      	ldr	r3, [pc, #76]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	4a12      	ldr	r2, [pc, #72]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f90:	f043 0302 	orr.w	r3, r3, #2
 8000f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f96:	4b10      	ldr	r3, [pc, #64]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000fa6:	230b      	movs	r3, #11
 8000fa8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fae:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4809      	ldr	r0, [pc, #36]	@ (8000fdc <HAL_ADC_MspInit+0xd8>)
 8000fb6:	f009 fca5 	bl	800a904 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	2012      	movs	r0, #18
 8000fc0:	f009 fc29 	bl	800a816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000fc4:	2012      	movs	r0, #18
 8000fc6:	f009 fc42 	bl	800a84e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fca:	bf00      	nop
 8000fcc:	3778      	adds	r7, #120	@ 0x78
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	50040000 	.word	0x50040000
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	48000400 	.word	0x48000400

08000fe0 <aesroundkeys>:
u4_t AESAUX[16/sizeof(u4_t)];
u4_t AESKEY[11*16/sizeof(u4_t)];

// generate 1+10 roundkeys for encryption with 128-bit key
// read 128-bit key from AESKEY in MSBF, generate roundkey words in place
static void aesroundkeys () {
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
    int i;
    u4_t b;

    for( i=0; i<4; i++) {
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	e021      	b.n	8001030 <aesroundkeys+0x50>
        AESKEY[i] = swapmsbf(AESKEY[i]);
 8000fec:	4a37      	ldr	r2, [pc, #220]	@ (80010cc <aesroundkeys+0xec>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff4:	061a      	lsls	r2, r3, #24
 8000ff6:	4935      	ldr	r1, [pc, #212]	@ (80010cc <aesroundkeys+0xec>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ffe:	021b      	lsls	r3, r3, #8
 8001000:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001004:	431a      	orrs	r2, r3
 8001006:	4931      	ldr	r1, [pc, #196]	@ (80010cc <aesroundkeys+0xec>)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800100e:	0a1b      	lsrs	r3, r3, #8
 8001010:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8001014:	431a      	orrs	r2, r3
 8001016:	492d      	ldr	r1, [pc, #180]	@ (80010cc <aesroundkeys+0xec>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800101e:	0e1b      	lsrs	r3, r3, #24
 8001020:	431a      	orrs	r2, r3
 8001022:	492a      	ldr	r1, [pc, #168]	@ (80010cc <aesroundkeys+0xec>)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( i=0; i<4; i++) {
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3301      	adds	r3, #1
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b03      	cmp	r3, #3
 8001034:	ddda      	ble.n	8000fec <aesroundkeys+0xc>
    }
    
    b = AESKEY[3];
 8001036:	4b25      	ldr	r3, [pc, #148]	@ (80010cc <aesroundkeys+0xec>)
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	603b      	str	r3, [r7, #0]
    for( ; i<44; i++ ) {
 800103c:	e03c      	b.n	80010b8 <aesroundkeys+0xd8>
        if( i%4==0 ) {
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f003 0303 	and.w	r3, r3, #3
 8001044:	2b00      	cmp	r3, #0
 8001046:	d127      	bne.n	8001098 <aesroundkeys+0xb8>
            // b = SubWord(RotWord(b)) xor Rcon[i/4]
            b = (AES_S[u1(b >> 16)] << 24) ^
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	0c1b      	lsrs	r3, r3, #16
 800104c:	b2db      	uxtb	r3, r3
 800104e:	461a      	mov	r2, r3
 8001050:	4b1f      	ldr	r3, [pc, #124]	@ (80010d0 <aesroundkeys+0xf0>)
 8001052:	5c9b      	ldrb	r3, [r3, r2]
 8001054:	061a      	lsls	r2, r3, #24
                (AES_S[u1(b >>  8)] << 16) ^
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	0a1b      	lsrs	r3, r3, #8
 800105a:	b2db      	uxtb	r3, r3
 800105c:	4619      	mov	r1, r3
 800105e:	4b1c      	ldr	r3, [pc, #112]	@ (80010d0 <aesroundkeys+0xf0>)
 8001060:	5c5b      	ldrb	r3, [r3, r1]
 8001062:	041b      	lsls	r3, r3, #16
            b = (AES_S[u1(b >> 16)] << 24) ^
 8001064:	405a      	eors	r2, r3
                (AES_S[u1(b)      ] <<  8) ^
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	b2db      	uxtb	r3, r3
 800106a:	4619      	mov	r1, r3
 800106c:	4b18      	ldr	r3, [pc, #96]	@ (80010d0 <aesroundkeys+0xf0>)
 800106e:	5c5b      	ldrb	r3, [r3, r1]
 8001070:	021b      	lsls	r3, r3, #8
                (AES_S[u1(b >>  8)] << 16) ^
 8001072:	4053      	eors	r3, r2
                (AES_S[   b >> 24 ]      ) ^
 8001074:	683a      	ldr	r2, [r7, #0]
 8001076:	0e12      	lsrs	r2, r2, #24
 8001078:	4915      	ldr	r1, [pc, #84]	@ (80010d0 <aesroundkeys+0xf0>)
 800107a:	5c8a      	ldrb	r2, [r1, r2]
                (AES_S[u1(b)      ] <<  8) ^
 800107c:	4053      	eors	r3, r2
 800107e:	461a      	mov	r2, r3
                 AES_RCON[(i-4)/4];
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3b04      	subs	r3, #4
 8001084:	2b00      	cmp	r3, #0
 8001086:	da00      	bge.n	800108a <aesroundkeys+0xaa>
 8001088:	3303      	adds	r3, #3
 800108a:	109b      	asrs	r3, r3, #2
 800108c:	4619      	mov	r1, r3
 800108e:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <aesroundkeys+0xf4>)
 8001090:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            b = (AES_S[u1(b >> 16)] << 24) ^
 8001094:	4053      	eors	r3, r2
 8001096:	603b      	str	r3, [r7, #0]
        }
        AESKEY[i] = b ^= AESKEY[i-4];
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3b04      	subs	r3, #4
 800109c:	4a0b      	ldr	r2, [pc, #44]	@ (80010cc <aesroundkeys+0xec>)
 800109e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	4053      	eors	r3, r2
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	4908      	ldr	r1, [pc, #32]	@ (80010cc <aesroundkeys+0xec>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( ; i<44; i++ ) {
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3301      	adds	r3, #1
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b2b      	cmp	r3, #43	@ 0x2b
 80010bc:	ddbf      	ble.n	800103e <aesroundkeys+0x5e>
    }
}
 80010be:	bf00      	nop
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	2000010c 	.word	0x2000010c
 80010d0:	0800f0ec 	.word	0x0800f0ec
 80010d4:	0800f0c4 	.word	0x0800f0c4

080010d8 <os_aes>:

u4_t os_aes (u1_t mode, xref2u1_t buf, u2_t len) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08c      	sub	sp, #48	@ 0x30
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	6039      	str	r1, [r7, #0]
 80010e2:	71fb      	strb	r3, [r7, #7]
 80010e4:	4613      	mov	r3, r2
 80010e6:	80bb      	strh	r3, [r7, #4]
        
        aesroundkeys();
 80010e8:	f7ff ff7a 	bl	8000fe0 <aesroundkeys>

        if( mode & AES_MICNOAUX ) {
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	f003 0308 	and.w	r3, r3, #8
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d010      	beq.n	8001118 <os_aes+0x40>
            AESAUX[0] = AESAUX[1] = AESAUX[2] = AESAUX[3] = 0;
 80010f6:	4b5a      	ldr	r3, [pc, #360]	@ (8001260 <os_aes+0x188>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	4b58      	ldr	r3, [pc, #352]	@ (8001260 <os_aes+0x188>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	4a57      	ldr	r2, [pc, #348]	@ (8001260 <os_aes+0x188>)
 8001102:	6093      	str	r3, [r2, #8]
 8001104:	4b56      	ldr	r3, [pc, #344]	@ (8001260 <os_aes+0x188>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	4a55      	ldr	r2, [pc, #340]	@ (8001260 <os_aes+0x188>)
 800110a:	6053      	str	r3, [r2, #4]
 800110c:	4b54      	ldr	r3, [pc, #336]	@ (8001260 <os_aes+0x188>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	4a53      	ldr	r2, [pc, #332]	@ (8001260 <os_aes+0x188>)
 8001112:	6013      	str	r3, [r2, #0]
 8001114:	f000 bc97 	b.w	8001a46 <os_aes+0x96e>
        } else {
            AESAUX[0] = swapmsbf(AESAUX[0]);
 8001118:	4b51      	ldr	r3, [pc, #324]	@ (8001260 <os_aes+0x188>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	061a      	lsls	r2, r3, #24
 800111e:	4b50      	ldr	r3, [pc, #320]	@ (8001260 <os_aes+0x188>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	021b      	lsls	r3, r3, #8
 8001124:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001128:	431a      	orrs	r2, r3
 800112a:	4b4d      	ldr	r3, [pc, #308]	@ (8001260 <os_aes+0x188>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	0a1b      	lsrs	r3, r3, #8
 8001130:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8001134:	431a      	orrs	r2, r3
 8001136:	4b4a      	ldr	r3, [pc, #296]	@ (8001260 <os_aes+0x188>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	0e1b      	lsrs	r3, r3, #24
 800113c:	4313      	orrs	r3, r2
 800113e:	4a48      	ldr	r2, [pc, #288]	@ (8001260 <os_aes+0x188>)
 8001140:	6013      	str	r3, [r2, #0]
            AESAUX[1] = swapmsbf(AESAUX[1]);
 8001142:	4b47      	ldr	r3, [pc, #284]	@ (8001260 <os_aes+0x188>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	061a      	lsls	r2, r3, #24
 8001148:	4b45      	ldr	r3, [pc, #276]	@ (8001260 <os_aes+0x188>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001152:	431a      	orrs	r2, r3
 8001154:	4b42      	ldr	r3, [pc, #264]	@ (8001260 <os_aes+0x188>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	0a1b      	lsrs	r3, r3, #8
 800115a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800115e:	431a      	orrs	r2, r3
 8001160:	4b3f      	ldr	r3, [pc, #252]	@ (8001260 <os_aes+0x188>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	0e1b      	lsrs	r3, r3, #24
 8001166:	4313      	orrs	r3, r2
 8001168:	4a3d      	ldr	r2, [pc, #244]	@ (8001260 <os_aes+0x188>)
 800116a:	6053      	str	r3, [r2, #4]
            AESAUX[2] = swapmsbf(AESAUX[2]);
 800116c:	4b3c      	ldr	r3, [pc, #240]	@ (8001260 <os_aes+0x188>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	061a      	lsls	r2, r3, #24
 8001172:	4b3b      	ldr	r3, [pc, #236]	@ (8001260 <os_aes+0x188>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	021b      	lsls	r3, r3, #8
 8001178:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800117c:	431a      	orrs	r2, r3
 800117e:	4b38      	ldr	r3, [pc, #224]	@ (8001260 <os_aes+0x188>)
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	0a1b      	lsrs	r3, r3, #8
 8001184:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8001188:	431a      	orrs	r2, r3
 800118a:	4b35      	ldr	r3, [pc, #212]	@ (8001260 <os_aes+0x188>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	0e1b      	lsrs	r3, r3, #24
 8001190:	4313      	orrs	r3, r2
 8001192:	4a33      	ldr	r2, [pc, #204]	@ (8001260 <os_aes+0x188>)
 8001194:	6093      	str	r3, [r2, #8]
            AESAUX[3] = swapmsbf(AESAUX[3]);
 8001196:	4b32      	ldr	r3, [pc, #200]	@ (8001260 <os_aes+0x188>)
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	061a      	lsls	r2, r3, #24
 800119c:	4b30      	ldr	r3, [pc, #192]	@ (8001260 <os_aes+0x188>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80011a6:	431a      	orrs	r2, r3
 80011a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001260 <os_aes+0x188>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	0a1b      	lsrs	r3, r3, #8
 80011ae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80011b2:	431a      	orrs	r2, r3
 80011b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001260 <os_aes+0x188>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	0e1b      	lsrs	r3, r3, #24
 80011ba:	4313      	orrs	r3, r2
 80011bc:	4a28      	ldr	r2, [pc, #160]	@ (8001260 <os_aes+0x188>)
 80011be:	60d3      	str	r3, [r2, #12]
        }

        while( (signed char)len > 0 ) {
 80011c0:	f000 bc41 	b.w	8001a46 <os_aes+0x96e>
            u4_t a0, a1, a2, a3;
            u4_t t0, t1, t2, t3;
            u4_t *ki, *ke;

            // load input block
            if( (mode & AES_CTR) || ((mode & AES_MIC) && (mode & AES_MICNOAUX)==0) ) { // load CTR block or first MIC block
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	f003 0304 	and.w	r3, r3, #4
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d109      	bne.n	80011e2 <os_aes+0x10a>
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	f003 0302 	and.w	r3, r3, #2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d011      	beq.n	80011fc <os_aes+0x124>
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	f003 0308 	and.w	r3, r3, #8
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d10c      	bne.n	80011fc <os_aes+0x124>
                a0 = AESAUX[0];
 80011e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001260 <os_aes+0x188>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                a1 = AESAUX[1];
 80011e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001260 <os_aes+0x188>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	62bb      	str	r3, [r7, #40]	@ 0x28
                a2 = AESAUX[2];
 80011ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001260 <os_aes+0x188>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	627b      	str	r3, [r7, #36]	@ 0x24
                a3 = AESAUX[3];
 80011f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001260 <os_aes+0x188>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	623b      	str	r3, [r7, #32]
 80011fa:	e062      	b.n	80012c2 <os_aes+0x1ea>
            }
            else if( (mode & AES_MIC) && len <= 16 ) { // last MIC block
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	2b00      	cmp	r3, #0
 8001204:	d016      	beq.n	8001234 <os_aes+0x15c>
 8001206:	88bb      	ldrh	r3, [r7, #4]
 8001208:	2b10      	cmp	r3, #16
 800120a:	d813      	bhi.n	8001234 <os_aes+0x15c>
                a0 = a1 = a2 = a3 = 0; // load null block
 800120c:	2300      	movs	r3, #0
 800120e:	623b      	str	r3, [r7, #32]
 8001210:	6a3b      	ldr	r3, [r7, #32]
 8001212:	627b      	str	r3, [r7, #36]	@ 0x24
 8001214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001216:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800121a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
 800121c:	88bb      	ldrh	r3, [r7, #4]
 800121e:	2b10      	cmp	r3, #16
 8001220:	d101      	bne.n	8001226 <os_aes+0x14e>
 8001222:	2210      	movs	r2, #16
 8001224:	e000      	b.n	8001228 <os_aes+0x150>
 8001226:	2220      	movs	r2, #32
 8001228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122c:	4313      	orrs	r3, r2
 800122e:	b25b      	sxtb	r3, r3
 8001230:	71fb      	strb	r3, [r7, #7]
 8001232:	e046      	b.n	80012c2 <os_aes+0x1ea>
            } else
        LOADDATA: { // load data block (partially)
 8001234:	bf00      	nop
                for(t0=0; t0<16; t0++) {
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
 800123a:	e026      	b.n	800128a <os_aes+0x1b2>
                    t1 = (t1<<8) | ((t0<len) ? buf[t0] : (t0==len) ? 0x80 : 0x00);
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	021a      	lsls	r2, r3, #8
 8001240:	88bb      	ldrh	r3, [r7, #4]
 8001242:	69f9      	ldr	r1, [r7, #28]
 8001244:	4299      	cmp	r1, r3
 8001246:	d204      	bcs.n	8001252 <os_aes+0x17a>
 8001248:	6839      	ldr	r1, [r7, #0]
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	440b      	add	r3, r1
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	e009      	b.n	8001266 <os_aes+0x18e>
 8001252:	88bb      	ldrh	r3, [r7, #4]
 8001254:	69f9      	ldr	r1, [r7, #28]
 8001256:	4299      	cmp	r1, r3
 8001258:	d104      	bne.n	8001264 <os_aes+0x18c>
 800125a:	2380      	movs	r3, #128	@ 0x80
 800125c:	e003      	b.n	8001266 <os_aes+0x18e>
 800125e:	bf00      	nop
 8001260:	200000fc 	.word	0x200000fc
 8001264:	2300      	movs	r3, #0
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
                    if((t0&3)==3) {
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	f003 0303 	and.w	r3, r3, #3
 8001270:	2b03      	cmp	r3, #3
 8001272:	d107      	bne.n	8001284 <os_aes+0x1ac>
                        a0 = a1;
 8001274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        a1 = a2;
 8001278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127a:	62bb      	str	r3, [r7, #40]	@ 0x28
                        a2 = a3;
 800127c:	6a3b      	ldr	r3, [r7, #32]
 800127e:	627b      	str	r3, [r7, #36]	@ 0x24
                        a3 = t1;
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	623b      	str	r3, [r7, #32]
                for(t0=0; t0<16; t0++) {
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	3301      	adds	r3, #1
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	2b0f      	cmp	r3, #15
 800128e:	d9d5      	bls.n	800123c <os_aes+0x164>
                    }
                } 
                if( mode & AES_MIC ) {
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	2b00      	cmp	r3, #0
 8001298:	d013      	beq.n	80012c2 <os_aes+0x1ea>
                    a0 ^= AESAUX[0];
 800129a:	4ba0      	ldr	r3, [pc, #640]	@ (800151c <os_aes+0x444>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012a0:	4053      	eors	r3, r2
 80012a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    a1 ^= AESAUX[1];
 80012a4:	4b9d      	ldr	r3, [pc, #628]	@ (800151c <os_aes+0x444>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012aa:	4053      	eors	r3, r2
 80012ac:	62bb      	str	r3, [r7, #40]	@ 0x28
                    a2 ^= AESAUX[2];
 80012ae:	4b9b      	ldr	r3, [pc, #620]	@ (800151c <os_aes+0x444>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012b4:	4053      	eors	r3, r2
 80012b6:	627b      	str	r3, [r7, #36]	@ 0x24
                    a3 ^= AESAUX[3];
 80012b8:	4b98      	ldr	r3, [pc, #608]	@ (800151c <os_aes+0x444>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	6a3a      	ldr	r2, [r7, #32]
 80012be:	4053      	eors	r3, r2
 80012c0:	623b      	str	r3, [r7, #32]
                }
            }

            // perform AES encryption on block in a0-a3
            ki = AESKEY;
 80012c2:	4b97      	ldr	r3, [pc, #604]	@ (8001520 <os_aes+0x448>)
 80012c4:	617b      	str	r3, [r7, #20]
            ke = ki + 8*4;
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	3380      	adds	r3, #128	@ 0x80
 80012ca:	613b      	str	r3, [r7, #16]
            a0 ^= ki[0];
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012d2:	4053      	eors	r3, r2
 80012d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            a1 ^= ki[1];
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	3304      	adds	r3, #4
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012de:	4053      	eors	r3, r2
 80012e0:	62bb      	str	r3, [r7, #40]	@ 0x28
            a2 ^= ki[2];
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	3308      	adds	r3, #8
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012ea:	4053      	eors	r3, r2
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
            a3 ^= ki[3];
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	330c      	adds	r3, #12
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	6a3a      	ldr	r2, [r7, #32]
 80012f6:	4053      	eors	r3, r2
 80012f8:	623b      	str	r3, [r7, #32]
            do {
                AES_key4 (t1,t2,t3,t0,4);
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	61bb      	str	r3, [r7, #24]
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	61fb      	str	r3, [r7, #28]
                AES_expr4(t1,t2,t3,t0,a0);
 8001312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001314:	b2db      	uxtb	r3, r3
 8001316:	461a      	mov	r2, r3
 8001318:	4b82      	ldr	r3, [pc, #520]	@ (8001524 <os_aes+0x44c>)
 800131a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4053      	eors	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
 8001324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001326:	0a1b      	lsrs	r3, r3, #8
 8001328:	b2db      	uxtb	r3, r3
 800132a:	461a      	mov	r2, r3
 800132c:	4b7e      	ldr	r3, [pc, #504]	@ (8001528 <os_aes+0x450>)
 800132e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	4053      	eors	r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800133a:	0c1b      	lsrs	r3, r3, #16
 800133c:	b2db      	uxtb	r3, r3
 800133e:	461a      	mov	r2, r3
 8001340:	4b7a      	ldr	r3, [pc, #488]	@ (800152c <os_aes+0x454>)
 8001342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001346:	68ba      	ldr	r2, [r7, #8]
 8001348:	4053      	eors	r3, r2
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800134e:	0e1b      	lsrs	r3, r3, #24
 8001350:	4a77      	ldr	r2, [pc, #476]	@ (8001530 <os_aes+0x458>)
 8001352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001356:	69fa      	ldr	r2, [r7, #28]
 8001358:	4053      	eors	r3, r2
 800135a:	61fb      	str	r3, [r7, #28]
                AES_expr4(t2,t3,t0,t1,a1);
 800135c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800135e:	b2db      	uxtb	r3, r3
 8001360:	461a      	mov	r2, r3
 8001362:	4b70      	ldr	r3, [pc, #448]	@ (8001524 <os_aes+0x44c>)
 8001364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	4053      	eors	r3, r2
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001370:	0a1b      	lsrs	r3, r3, #8
 8001372:	b2db      	uxtb	r3, r3
 8001374:	461a      	mov	r2, r3
 8001376:	4b6c      	ldr	r3, [pc, #432]	@ (8001528 <os_aes+0x450>)
 8001378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800137c:	68ba      	ldr	r2, [r7, #8]
 800137e:	4053      	eors	r3, r2
 8001380:	60bb      	str	r3, [r7, #8]
 8001382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001384:	0c1b      	lsrs	r3, r3, #16
 8001386:	b2db      	uxtb	r3, r3
 8001388:	461a      	mov	r2, r3
 800138a:	4b68      	ldr	r3, [pc, #416]	@ (800152c <os_aes+0x454>)
 800138c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001390:	69fa      	ldr	r2, [r7, #28]
 8001392:	4053      	eors	r3, r2
 8001394:	61fb      	str	r3, [r7, #28]
 8001396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001398:	0e1b      	lsrs	r3, r3, #24
 800139a:	4a65      	ldr	r2, [pc, #404]	@ (8001530 <os_aes+0x458>)
 800139c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4053      	eors	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
                AES_expr4(t3,t0,t1,t2,a2);
 80013a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	4b5d      	ldr	r3, [pc, #372]	@ (8001524 <os_aes+0x44c>)
 80013ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	4053      	eors	r3, r2
 80013b6:	60bb      	str	r3, [r7, #8]
 80013b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ba:	0a1b      	lsrs	r3, r3, #8
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	461a      	mov	r2, r3
 80013c0:	4b59      	ldr	r3, [pc, #356]	@ (8001528 <os_aes+0x450>)
 80013c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c6:	69fa      	ldr	r2, [r7, #28]
 80013c8:	4053      	eors	r3, r2
 80013ca:	61fb      	str	r3, [r7, #28]
 80013cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ce:	0c1b      	lsrs	r3, r3, #16
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b55      	ldr	r3, [pc, #340]	@ (800152c <os_aes+0x454>)
 80013d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	4053      	eors	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
 80013e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e2:	0e1b      	lsrs	r3, r3, #24
 80013e4:	4a52      	ldr	r2, [pc, #328]	@ (8001530 <os_aes+0x458>)
 80013e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	4053      	eors	r3, r2
 80013ee:	60fb      	str	r3, [r7, #12]
                AES_expr4(t0,t1,t2,t3,a3);
 80013f0:	6a3b      	ldr	r3, [r7, #32]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	461a      	mov	r2, r3
 80013f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001524 <os_aes+0x44c>)
 80013f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013fc:	69fa      	ldr	r2, [r7, #28]
 80013fe:	4053      	eors	r3, r2
 8001400:	61fb      	str	r3, [r7, #28]
 8001402:	6a3b      	ldr	r3, [r7, #32]
 8001404:	0a1b      	lsrs	r3, r3, #8
 8001406:	b2db      	uxtb	r3, r3
 8001408:	461a      	mov	r2, r3
 800140a:	4b47      	ldr	r3, [pc, #284]	@ (8001528 <os_aes+0x450>)
 800140c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4053      	eors	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
 8001416:	6a3b      	ldr	r3, [r7, #32]
 8001418:	0c1b      	lsrs	r3, r3, #16
 800141a:	b2db      	uxtb	r3, r3
 800141c:	461a      	mov	r2, r3
 800141e:	4b43      	ldr	r3, [pc, #268]	@ (800152c <os_aes+0x454>)
 8001420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	4053      	eors	r3, r2
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	6a3b      	ldr	r3, [r7, #32]
 800142c:	0e1b      	lsrs	r3, r3, #24
 800142e:	4a40      	ldr	r2, [pc, #256]	@ (8001530 <os_aes+0x458>)
 8001430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001434:	68ba      	ldr	r2, [r7, #8]
 8001436:	4053      	eors	r3, r2
 8001438:	60bb      	str	r3, [r7, #8]

                AES_key4 (a1,a2,a3,a0,8);
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800143e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800144a:	623b      	str	r3, [r7, #32]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	6a1b      	ldr	r3, [r3, #32]
 8001450:	62fb      	str	r3, [r7, #44]	@ 0x2c
                AES_expr4(a1,a2,a3,a0,t0);
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	461a      	mov	r2, r3
 8001458:	4b32      	ldr	r3, [pc, #200]	@ (8001524 <os_aes+0x44c>)
 800145a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800145e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001460:	4053      	eors	r3, r2
 8001462:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	0a1b      	lsrs	r3, r3, #8
 8001468:	b2db      	uxtb	r3, r3
 800146a:	461a      	mov	r2, r3
 800146c:	4b2e      	ldr	r3, [pc, #184]	@ (8001528 <os_aes+0x450>)
 800146e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001474:	4053      	eors	r3, r2
 8001476:	627b      	str	r3, [r7, #36]	@ 0x24
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	0c1b      	lsrs	r3, r3, #16
 800147c:	b2db      	uxtb	r3, r3
 800147e:	461a      	mov	r2, r3
 8001480:	4b2a      	ldr	r3, [pc, #168]	@ (800152c <os_aes+0x454>)
 8001482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001486:	6a3a      	ldr	r2, [r7, #32]
 8001488:	4053      	eors	r3, r2
 800148a:	623b      	str	r3, [r7, #32]
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	0e1b      	lsrs	r3, r3, #24
 8001490:	4a27      	ldr	r2, [pc, #156]	@ (8001530 <os_aes+0x458>)
 8001492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001496:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001498:	4053      	eors	r3, r2
 800149a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                AES_expr4(a2,a3,a0,a1,t1);
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	461a      	mov	r2, r3
 80014a2:	4b20      	ldr	r3, [pc, #128]	@ (8001524 <os_aes+0x44c>)
 80014a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014aa:	4053      	eors	r3, r2
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	0a1b      	lsrs	r3, r3, #8
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <os_aes+0x450>)
 80014b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014bc:	6a3a      	ldr	r2, [r7, #32]
 80014be:	4053      	eors	r3, r2
 80014c0:	623b      	str	r3, [r7, #32]
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	0c1b      	lsrs	r3, r3, #16
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b18      	ldr	r3, [pc, #96]	@ (800152c <os_aes+0x454>)
 80014cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014d2:	4053      	eors	r3, r2
 80014d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	0e1b      	lsrs	r3, r3, #24
 80014da:	4a15      	ldr	r2, [pc, #84]	@ (8001530 <os_aes+0x458>)
 80014dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014e2:	4053      	eors	r3, r2
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
                AES_expr4(a3,a0,a1,a2,t2);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	461a      	mov	r2, r3
 80014ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001524 <os_aes+0x44c>)
 80014ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014f2:	6a3a      	ldr	r2, [r7, #32]
 80014f4:	4053      	eors	r3, r2
 80014f6:	623b      	str	r3, [r7, #32]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	0a1b      	lsrs	r3, r3, #8
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	461a      	mov	r2, r3
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <os_aes+0x450>)
 8001502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001506:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001508:	4053      	eors	r3, r2
 800150a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	0c1b      	lsrs	r3, r3, #16
 8001510:	b2db      	uxtb	r3, r3
 8001512:	461a      	mov	r2, r3
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <os_aes+0x454>)
 8001516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800151a:	e00b      	b.n	8001534 <os_aes+0x45c>
 800151c:	200000fc 	.word	0x200000fc
 8001520:	2000010c 	.word	0x2000010c
 8001524:	0800fdec 	.word	0x0800fdec
 8001528:	0800f9ec 	.word	0x0800f9ec
 800152c:	0800f5ec 	.word	0x0800f5ec
 8001530:	0800f1ec 	.word	0x0800f1ec
 8001534:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001536:	4053      	eors	r3, r2
 8001538:	62bb      	str	r3, [r7, #40]	@ 0x28
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	0e1b      	lsrs	r3, r3, #24
 800153e:	4aa1      	ldr	r2, [pc, #644]	@ (80017c4 <os_aes+0x6ec>)
 8001540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001546:	4053      	eors	r3, r2
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
                AES_expr4(a0,a1,a2,a3,t3);
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	461a      	mov	r2, r3
 8001550:	4b9d      	ldr	r3, [pc, #628]	@ (80017c8 <os_aes+0x6f0>)
 8001552:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001558:	4053      	eors	r3, r2
 800155a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	0a1b      	lsrs	r3, r3, #8
 8001560:	b2db      	uxtb	r3, r3
 8001562:	461a      	mov	r2, r3
 8001564:	4b99      	ldr	r3, [pc, #612]	@ (80017cc <os_aes+0x6f4>)
 8001566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800156a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800156c:	4053      	eors	r3, r2
 800156e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	0c1b      	lsrs	r3, r3, #16
 8001574:	b2db      	uxtb	r3, r3
 8001576:	461a      	mov	r2, r3
 8001578:	4b95      	ldr	r3, [pc, #596]	@ (80017d0 <os_aes+0x6f8>)
 800157a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800157e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001580:	4053      	eors	r3, r2
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	0e1b      	lsrs	r3, r3, #24
 8001588:	4a8e      	ldr	r2, [pc, #568]	@ (80017c4 <os_aes+0x6ec>)
 800158a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800158e:	6a3a      	ldr	r2, [r7, #32]
 8001590:	4053      	eors	r3, r2
 8001592:	623b      	str	r3, [r7, #32]
            } while( (ki+=8) < ke );
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	3320      	adds	r3, #32
 8001598:	617b      	str	r3, [r7, #20]
 800159a:	697a      	ldr	r2, [r7, #20]
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	429a      	cmp	r2, r3
 80015a0:	f4ff aeab 	bcc.w	80012fa <os_aes+0x222>

            AES_key4 (t1,t2,t3,t0,4);
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	695b      	ldr	r3, [r3, #20]
 80015a8:	61bb      	str	r3, [r7, #24]
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	69db      	ldr	r3, [r3, #28]
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	61fb      	str	r3, [r7, #28]
            AES_expr4(t1,t2,t3,t0,a0);
 80015bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b81      	ldr	r3, [pc, #516]	@ (80017c8 <os_aes+0x6f0>)
 80015c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4053      	eors	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
 80015ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015d0:	0a1b      	lsrs	r3, r3, #8
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b7d      	ldr	r3, [pc, #500]	@ (80017cc <os_aes+0x6f4>)
 80015d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	4053      	eors	r3, r2
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015e4:	0c1b      	lsrs	r3, r3, #16
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	4b79      	ldr	r3, [pc, #484]	@ (80017d0 <os_aes+0x6f8>)
 80015ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f0:	68ba      	ldr	r2, [r7, #8]
 80015f2:	4053      	eors	r3, r2
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015f8:	0e1b      	lsrs	r3, r3, #24
 80015fa:	4a72      	ldr	r2, [pc, #456]	@ (80017c4 <os_aes+0x6ec>)
 80015fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001600:	69fa      	ldr	r2, [r7, #28]
 8001602:	4053      	eors	r3, r2
 8001604:	61fb      	str	r3, [r7, #28]
            AES_expr4(t2,t3,t0,t1,a1);
 8001606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001608:	b2db      	uxtb	r3, r3
 800160a:	461a      	mov	r2, r3
 800160c:	4b6e      	ldr	r3, [pc, #440]	@ (80017c8 <os_aes+0x6f0>)
 800160e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	4053      	eors	r3, r2
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800161a:	0a1b      	lsrs	r3, r3, #8
 800161c:	b2db      	uxtb	r3, r3
 800161e:	461a      	mov	r2, r3
 8001620:	4b6a      	ldr	r3, [pc, #424]	@ (80017cc <os_aes+0x6f4>)
 8001622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001626:	68ba      	ldr	r2, [r7, #8]
 8001628:	4053      	eors	r3, r2
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800162e:	0c1b      	lsrs	r3, r3, #16
 8001630:	b2db      	uxtb	r3, r3
 8001632:	461a      	mov	r2, r3
 8001634:	4b66      	ldr	r3, [pc, #408]	@ (80017d0 <os_aes+0x6f8>)
 8001636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800163a:	69fa      	ldr	r2, [r7, #28]
 800163c:	4053      	eors	r3, r2
 800163e:	61fb      	str	r3, [r7, #28]
 8001640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001642:	0e1b      	lsrs	r3, r3, #24
 8001644:	4a5f      	ldr	r2, [pc, #380]	@ (80017c4 <os_aes+0x6ec>)
 8001646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4053      	eors	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
            AES_expr4(t3,t0,t1,t2,a2);
 8001650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001652:	b2db      	uxtb	r3, r3
 8001654:	461a      	mov	r2, r3
 8001656:	4b5c      	ldr	r3, [pc, #368]	@ (80017c8 <os_aes+0x6f0>)
 8001658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800165c:	68ba      	ldr	r2, [r7, #8]
 800165e:	4053      	eors	r3, r2
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	0a1b      	lsrs	r3, r3, #8
 8001666:	b2db      	uxtb	r3, r3
 8001668:	461a      	mov	r2, r3
 800166a:	4b58      	ldr	r3, [pc, #352]	@ (80017cc <os_aes+0x6f4>)
 800166c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001670:	69fa      	ldr	r2, [r7, #28]
 8001672:	4053      	eors	r3, r2
 8001674:	61fb      	str	r3, [r7, #28]
 8001676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001678:	0c1b      	lsrs	r3, r3, #16
 800167a:	b2db      	uxtb	r3, r3
 800167c:	461a      	mov	r2, r3
 800167e:	4b54      	ldr	r3, [pc, #336]	@ (80017d0 <os_aes+0x6f8>)
 8001680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001684:	69ba      	ldr	r2, [r7, #24]
 8001686:	4053      	eors	r3, r2
 8001688:	61bb      	str	r3, [r7, #24]
 800168a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168c:	0e1b      	lsrs	r3, r3, #24
 800168e:	4a4d      	ldr	r2, [pc, #308]	@ (80017c4 <os_aes+0x6ec>)
 8001690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	4053      	eors	r3, r2
 8001698:	60fb      	str	r3, [r7, #12]
            AES_expr4(t0,t1,t2,t3,a3);
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	461a      	mov	r2, r3
 80016a0:	4b49      	ldr	r3, [pc, #292]	@ (80017c8 <os_aes+0x6f0>)
 80016a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016a6:	69fa      	ldr	r2, [r7, #28]
 80016a8:	4053      	eors	r3, r2
 80016aa:	61fb      	str	r3, [r7, #28]
 80016ac:	6a3b      	ldr	r3, [r7, #32]
 80016ae:	0a1b      	lsrs	r3, r3, #8
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	461a      	mov	r2, r3
 80016b4:	4b45      	ldr	r3, [pc, #276]	@ (80017cc <os_aes+0x6f4>)
 80016b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4053      	eors	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
 80016c0:	6a3b      	ldr	r3, [r7, #32]
 80016c2:	0c1b      	lsrs	r3, r3, #16
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	461a      	mov	r2, r3
 80016c8:	4b41      	ldr	r3, [pc, #260]	@ (80017d0 <os_aes+0x6f8>)
 80016ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	4053      	eors	r3, r2
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	6a3b      	ldr	r3, [r7, #32]
 80016d6:	0e1b      	lsrs	r3, r3, #24
 80016d8:	4a3a      	ldr	r2, [pc, #232]	@ (80017c4 <os_aes+0x6ec>)
 80016da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	4053      	eors	r3, r2
 80016e2:	60bb      	str	r3, [r7, #8]

            AES_expr(a0,t0,t1,t2,t3,8);
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	0e1b      	lsrs	r3, r3, #24
 80016ee:	4a39      	ldr	r2, [pc, #228]	@ (80017d4 <os_aes+0x6fc>)
 80016f0:	5cd3      	ldrb	r3, [r2, r3]
 80016f2:	061b      	lsls	r3, r3, #24
 80016f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016f6:	4053      	eors	r3, r2
 80016f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	0c1b      	lsrs	r3, r3, #16
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	461a      	mov	r2, r3
 8001702:	4b34      	ldr	r3, [pc, #208]	@ (80017d4 <os_aes+0x6fc>)
 8001704:	5c9b      	ldrb	r3, [r3, r2]
 8001706:	041b      	lsls	r3, r3, #16
 8001708:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800170a:	4053      	eors	r3, r2
 800170c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	0a1b      	lsrs	r3, r3, #8
 8001712:	b2db      	uxtb	r3, r3
 8001714:	461a      	mov	r2, r3
 8001716:	4b2f      	ldr	r3, [pc, #188]	@ (80017d4 <os_aes+0x6fc>)
 8001718:	5c9b      	ldrb	r3, [r3, r2]
 800171a:	021b      	lsls	r3, r3, #8
 800171c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800171e:	4053      	eors	r3, r2
 8001720:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	461a      	mov	r2, r3
 8001728:	4b2a      	ldr	r3, [pc, #168]	@ (80017d4 <os_aes+0x6fc>)
 800172a:	5c9b      	ldrb	r3, [r3, r2]
 800172c:	461a      	mov	r2, r3
 800172e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001730:	4053      	eors	r3, r2
 8001732:	62fb      	str	r3, [r7, #44]	@ 0x2c
            AES_expr(a1,t1,t2,t3,t0,9);
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	0e1b      	lsrs	r3, r3, #24
 800173e:	4a25      	ldr	r2, [pc, #148]	@ (80017d4 <os_aes+0x6fc>)
 8001740:	5cd3      	ldrb	r3, [r2, r3]
 8001742:	061b      	lsls	r3, r3, #24
 8001744:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001746:	4053      	eors	r3, r2
 8001748:	62bb      	str	r3, [r7, #40]	@ 0x28
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	0c1b      	lsrs	r3, r3, #16
 800174e:	b2db      	uxtb	r3, r3
 8001750:	461a      	mov	r2, r3
 8001752:	4b20      	ldr	r3, [pc, #128]	@ (80017d4 <os_aes+0x6fc>)
 8001754:	5c9b      	ldrb	r3, [r3, r2]
 8001756:	041b      	lsls	r3, r3, #16
 8001758:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800175a:	4053      	eors	r3, r2
 800175c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	b2db      	uxtb	r3, r3
 8001764:	461a      	mov	r2, r3
 8001766:	4b1b      	ldr	r3, [pc, #108]	@ (80017d4 <os_aes+0x6fc>)
 8001768:	5c9b      	ldrb	r3, [r3, r2]
 800176a:	021b      	lsls	r3, r3, #8
 800176c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800176e:	4053      	eors	r3, r2
 8001770:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	b2db      	uxtb	r3, r3
 8001776:	461a      	mov	r2, r3
 8001778:	4b16      	ldr	r3, [pc, #88]	@ (80017d4 <os_aes+0x6fc>)
 800177a:	5c9b      	ldrb	r3, [r3, r2]
 800177c:	461a      	mov	r2, r3
 800177e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001780:	4053      	eors	r3, r2
 8001782:	62bb      	str	r3, [r7, #40]	@ 0x28
            AES_expr(a2,t2,t3,t0,t1,10);
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	0e1b      	lsrs	r3, r3, #24
 800178e:	4a11      	ldr	r2, [pc, #68]	@ (80017d4 <os_aes+0x6fc>)
 8001790:	5cd3      	ldrb	r3, [r2, r3]
 8001792:	061b      	lsls	r3, r3, #24
 8001794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001796:	4053      	eors	r3, r2
 8001798:	627b      	str	r3, [r7, #36]	@ 0x24
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	0c1b      	lsrs	r3, r3, #16
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <os_aes+0x6fc>)
 80017a4:	5c9b      	ldrb	r3, [r3, r2]
 80017a6:	041b      	lsls	r3, r3, #16
 80017a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017aa:	4053      	eors	r3, r2
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	0a1b      	lsrs	r3, r3, #8
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	461a      	mov	r2, r3
 80017b6:	4b07      	ldr	r3, [pc, #28]	@ (80017d4 <os_aes+0x6fc>)
 80017b8:	5c9b      	ldrb	r3, [r3, r2]
 80017ba:	021b      	lsls	r3, r3, #8
 80017bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017be:	4053      	eors	r3, r2
 80017c0:	e00a      	b.n	80017d8 <os_aes+0x700>
 80017c2:	bf00      	nop
 80017c4:	0800f1ec 	.word	0x0800f1ec
 80017c8:	0800fdec 	.word	0x0800fdec
 80017cc:	0800f9ec 	.word	0x0800f9ec
 80017d0:	0800f5ec 	.word	0x0800f5ec
 80017d4:	0800f0ec 	.word	0x0800f0ec
 80017d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	461a      	mov	r2, r3
 80017e0:	4b5f      	ldr	r3, [pc, #380]	@ (8001960 <os_aes+0x888>)
 80017e2:	5c9b      	ldrb	r3, [r3, r2]
 80017e4:	461a      	mov	r2, r3
 80017e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e8:	4053      	eors	r3, r2
 80017ea:	627b      	str	r3, [r7, #36]	@ 0x24
            AES_expr(a3,t3,t0,t1,t2,11);
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017f0:	623b      	str	r3, [r7, #32]
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	0e1b      	lsrs	r3, r3, #24
 80017f6:	4a5a      	ldr	r2, [pc, #360]	@ (8001960 <os_aes+0x888>)
 80017f8:	5cd3      	ldrb	r3, [r2, r3]
 80017fa:	061b      	lsls	r3, r3, #24
 80017fc:	6a3a      	ldr	r2, [r7, #32]
 80017fe:	4053      	eors	r3, r2
 8001800:	623b      	str	r3, [r7, #32]
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	0c1b      	lsrs	r3, r3, #16
 8001806:	b2db      	uxtb	r3, r3
 8001808:	461a      	mov	r2, r3
 800180a:	4b55      	ldr	r3, [pc, #340]	@ (8001960 <os_aes+0x888>)
 800180c:	5c9b      	ldrb	r3, [r3, r2]
 800180e:	041b      	lsls	r3, r3, #16
 8001810:	6a3a      	ldr	r2, [r7, #32]
 8001812:	4053      	eors	r3, r2
 8001814:	623b      	str	r3, [r7, #32]
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	b2db      	uxtb	r3, r3
 800181c:	461a      	mov	r2, r3
 800181e:	4b50      	ldr	r3, [pc, #320]	@ (8001960 <os_aes+0x888>)
 8001820:	5c9b      	ldrb	r3, [r3, r2]
 8001822:	021b      	lsls	r3, r3, #8
 8001824:	6a3a      	ldr	r2, [r7, #32]
 8001826:	4053      	eors	r3, r2
 8001828:	623b      	str	r3, [r7, #32]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	461a      	mov	r2, r3
 8001830:	4b4b      	ldr	r3, [pc, #300]	@ (8001960 <os_aes+0x888>)
 8001832:	5c9b      	ldrb	r3, [r3, r2]
 8001834:	461a      	mov	r2, r3
 8001836:	6a3b      	ldr	r3, [r7, #32]
 8001838:	4053      	eors	r3, r2
 800183a:	623b      	str	r3, [r7, #32]
            // result of AES encryption in a0-a3

            if( mode & AES_MIC ) {
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d056      	beq.n	80018f4 <os_aes+0x81c>
                if( (t1 = (mode & AES_MICSUB) >> 4) != 0 ) { // last block
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	111b      	asrs	r3, r3, #4
 800184a:	f003 0303 	and.w	r3, r3, #3
 800184e:	61bb      	str	r3, [r7, #24]
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d041      	beq.n	80018da <os_aes+0x802>
                    do {
                        // compute CMAC subkey K1 and K2
                        t0 = a0 >> 31; // save MSB
 8001856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001858:	0fdb      	lsrs	r3, r3, #31
 800185a:	61fb      	str	r3, [r7, #28]
                        a0 = (a0 << 1) | (a1 >> 31);
 800185c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800185e:	005a      	lsls	r2, r3, #1
 8001860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001862:	0fdb      	lsrs	r3, r3, #31
 8001864:	4313      	orrs	r3, r2
 8001866:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        a1 = (a1 << 1) | (a2 >> 31);
 8001868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800186a:	005a      	lsls	r2, r3, #1
 800186c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800186e:	0fdb      	lsrs	r3, r3, #31
 8001870:	4313      	orrs	r3, r2
 8001872:	62bb      	str	r3, [r7, #40]	@ 0x28
                        a2 = (a2 << 1) | (a3 >> 31);
 8001874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001876:	005a      	lsls	r2, r3, #1
 8001878:	6a3b      	ldr	r3, [r7, #32]
 800187a:	0fdb      	lsrs	r3, r3, #31
 800187c:	4313      	orrs	r3, r2
 800187e:	627b      	str	r3, [r7, #36]	@ 0x24
                        a3 = (a3 << 1);
 8001880:	6a3b      	ldr	r3, [r7, #32]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	623b      	str	r3, [r7, #32]
                        if( t0 ) a3 ^= 0x87;
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d003      	beq.n	8001894 <os_aes+0x7bc>
 800188c:	6a3b      	ldr	r3, [r7, #32]
 800188e:	f083 0387 	eor.w	r3, r3, #135	@ 0x87
 8001892:	623b      	str	r3, [r7, #32]
                    } while( --t1 );
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	3b01      	subs	r3, #1
 8001898:	61bb      	str	r3, [r7, #24]
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1da      	bne.n	8001856 <os_aes+0x77e>

                    AESAUX[0] ^= a0;
 80018a0:	4b30      	ldr	r3, [pc, #192]	@ (8001964 <os_aes+0x88c>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018a6:	4053      	eors	r3, r2
 80018a8:	4a2e      	ldr	r2, [pc, #184]	@ (8001964 <os_aes+0x88c>)
 80018aa:	6013      	str	r3, [r2, #0]
                    AESAUX[1] ^= a1;
 80018ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001964 <os_aes+0x88c>)
 80018ae:	685a      	ldr	r2, [r3, #4]
 80018b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018b2:	4053      	eors	r3, r2
 80018b4:	4a2b      	ldr	r2, [pc, #172]	@ (8001964 <os_aes+0x88c>)
 80018b6:	6053      	str	r3, [r2, #4]
                    AESAUX[2] ^= a2;
 80018b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001964 <os_aes+0x88c>)
 80018ba:	689a      	ldr	r2, [r3, #8]
 80018bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018be:	4053      	eors	r3, r2
 80018c0:	4a28      	ldr	r2, [pc, #160]	@ (8001964 <os_aes+0x88c>)
 80018c2:	6093      	str	r3, [r2, #8]
                    AESAUX[3] ^= a3;
 80018c4:	4b27      	ldr	r3, [pc, #156]	@ (8001964 <os_aes+0x88c>)
 80018c6:	68da      	ldr	r2, [r3, #12]
 80018c8:	6a3b      	ldr	r3, [r7, #32]
 80018ca:	4053      	eors	r3, r2
 80018cc:	4a25      	ldr	r2, [pc, #148]	@ (8001964 <os_aes+0x88c>)
 80018ce:	60d3      	str	r3, [r2, #12]
                    mode &= ~AES_MICSUB;
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80018d6:	71fb      	strb	r3, [r7, #7]
                    goto LOADDATA;
 80018d8:	e4ad      	b.n	8001236 <os_aes+0x15e>
                } else {
                    // save cipher block as new iv
                    AESAUX[0] = a0;
 80018da:	4a22      	ldr	r2, [pc, #136]	@ (8001964 <os_aes+0x88c>)
 80018dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018de:	6013      	str	r3, [r2, #0]
                    AESAUX[1] = a1;
 80018e0:	4a20      	ldr	r2, [pc, #128]	@ (8001964 <os_aes+0x88c>)
 80018e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018e4:	6053      	str	r3, [r2, #4]
                    AESAUX[2] = a2;
 80018e6:	4a1f      	ldr	r2, [pc, #124]	@ (8001964 <os_aes+0x88c>)
 80018e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ea:	6093      	str	r3, [r2, #8]
                    AESAUX[3] = a3;
 80018ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001964 <os_aes+0x88c>)
 80018ee:	6a3b      	ldr	r3, [r7, #32]
 80018f0:	60d3      	str	r3, [r2, #12]
 80018f2:	e094      	b.n	8001a1e <os_aes+0x946>
                }
            } else { // CIPHER
                if( mode & AES_CTR ) { // xor block (partially)
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	f003 0304 	and.w	r3, r3, #4
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d034      	beq.n	8001968 <os_aes+0x890>
                    t0 = (len > 16) ? 16: len;
 80018fe:	88bb      	ldrh	r3, [r7, #4]
 8001900:	2b10      	cmp	r3, #16
 8001902:	bf28      	it	cs
 8001904:	2310      	movcs	r3, #16
 8001906:	b29b      	uxth	r3, r3
 8001908:	61fb      	str	r3, [r7, #28]
                    for(t1=0; t1<t0; t1++) {
 800190a:	2300      	movs	r3, #0
 800190c:	61bb      	str	r3, [r7, #24]
 800190e:	e01d      	b.n	800194c <os_aes+0x874>
                        buf[t1] ^= (a0>>24);
 8001910:	683a      	ldr	r2, [r7, #0]
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	4413      	add	r3, r2
 8001916:	7819      	ldrb	r1, [r3, #0]
 8001918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800191a:	0e1b      	lsrs	r3, r3, #24
 800191c:	b2da      	uxtb	r2, r3
 800191e:	6838      	ldr	r0, [r7, #0]
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	4403      	add	r3, r0
 8001924:	404a      	eors	r2, r1
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	701a      	strb	r2, [r3, #0]
                        a0 <<= 8;
 800192a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800192c:	021b      	lsls	r3, r3, #8
 800192e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        if((t1&3)==3) {
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	f003 0303 	and.w	r3, r3, #3
 8001936:	2b03      	cmp	r3, #3
 8001938:	d105      	bne.n	8001946 <os_aes+0x86e>
                            a0 = a1;
 800193a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            a1 = a2;
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	62bb      	str	r3, [r7, #40]	@ 0x28
                            a2 = a3;
 8001942:	6a3b      	ldr	r3, [r7, #32]
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
                    for(t1=0; t1<t0; t1++) {
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	3301      	adds	r3, #1
 800194a:	61bb      	str	r3, [r7, #24]
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	429a      	cmp	r2, r3
 8001952:	d3dd      	bcc.n	8001910 <os_aes+0x838>
                        }
                    }
                    // update counter
                    AESAUX[3]++;
 8001954:	4b03      	ldr	r3, [pc, #12]	@ (8001964 <os_aes+0x88c>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	3301      	adds	r3, #1
 800195a:	4a02      	ldr	r2, [pc, #8]	@ (8001964 <os_aes+0x88c>)
 800195c:	60d3      	str	r3, [r2, #12]
 800195e:	e05e      	b.n	8001a1e <os_aes+0x946>
 8001960:	0800f0ec 	.word	0x0800f0ec
 8001964:	200000fc 	.word	0x200000fc
                } else { // ECB
                    // store block
                    msbf4_write(buf+0,  a0);
 8001968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800196a:	0e1b      	lsrs	r3, r3, #24
 800196c:	b2da      	uxtb	r2, r3
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	701a      	strb	r2, [r3, #0]
 8001972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001974:	0c1a      	lsrs	r2, r3, #16
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	3301      	adds	r3, #1
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	701a      	strb	r2, [r3, #0]
 800197e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001980:	0a1a      	lsrs	r2, r3, #8
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	3302      	adds	r3, #2
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	701a      	strb	r2, [r3, #0]
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	3303      	adds	r3, #3
 800198e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+4,  a1);
 8001994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001996:	0e1a      	lsrs	r2, r3, #24
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	3304      	adds	r3, #4
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	701a      	strb	r2, [r3, #0]
 80019a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a2:	0c1a      	lsrs	r2, r3, #16
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	3305      	adds	r3, #5
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	701a      	strb	r2, [r3, #0]
 80019ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ae:	0a1a      	lsrs	r2, r3, #8
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	3306      	adds	r3, #6
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	701a      	strb	r2, [r3, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	3307      	adds	r3, #7
 80019bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+8,  a2);
 80019c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c4:	0e1a      	lsrs	r2, r3, #24
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	3308      	adds	r3, #8
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	701a      	strb	r2, [r3, #0]
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d0:	0c1a      	lsrs	r2, r3, #16
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	3309      	adds	r3, #9
 80019d6:	b2d2      	uxtb	r2, r2
 80019d8:	701a      	strb	r2, [r3, #0]
 80019da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019dc:	0a1a      	lsrs	r2, r3, #8
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	330a      	adds	r3, #10
 80019e2:	b2d2      	uxtb	r2, r2
 80019e4:	701a      	strb	r2, [r3, #0]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	330b      	adds	r3, #11
 80019ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+12, a3);
 80019f0:	6a3b      	ldr	r3, [r7, #32]
 80019f2:	0e1a      	lsrs	r2, r3, #24
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	330c      	adds	r3, #12
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	701a      	strb	r2, [r3, #0]
 80019fc:	6a3b      	ldr	r3, [r7, #32]
 80019fe:	0c1a      	lsrs	r2, r3, #16
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	330d      	adds	r3, #13
 8001a04:	b2d2      	uxtb	r2, r2
 8001a06:	701a      	strb	r2, [r3, #0]
 8001a08:	6a3b      	ldr	r3, [r7, #32]
 8001a0a:	0a1a      	lsrs	r2, r3, #8
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	330e      	adds	r3, #14
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	701a      	strb	r2, [r3, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	330f      	adds	r3, #15
 8001a18:	6a3a      	ldr	r2, [r7, #32]
 8001a1a:	b2d2      	uxtb	r2, r2
 8001a1c:	701a      	strb	r2, [r3, #0]
                }
            }

            // update block state
            if( (mode & AES_MIC)==0 || (mode & AES_MICNOAUX) ) {
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d004      	beq.n	8001a32 <os_aes+0x95a>
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d005      	beq.n	8001a3e <os_aes+0x966>
                buf += 16;
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	3310      	adds	r3, #16
 8001a36:	603b      	str	r3, [r7, #0]
                len -= 16;
 8001a38:	88bb      	ldrh	r3, [r7, #4]
 8001a3a:	3b10      	subs	r3, #16
 8001a3c:	80bb      	strh	r3, [r7, #4]
            }
            mode |= AES_MICNOAUX;
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	f043 0308 	orr.w	r3, r3, #8
 8001a44:	71fb      	strb	r3, [r7, #7]
        while( (signed char)len > 0 ) {
 8001a46:	88bb      	ldrh	r3, [r7, #4]
 8001a48:	b25b      	sxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f73f abba 	bgt.w	80011c4 <os_aes+0xec>
        }
        return AESAUX[0];
 8001a50:	4b02      	ldr	r3, [pc, #8]	@ (8001a5c <os_aes+0x984>)
 8001a52:	681b      	ldr	r3, [r3, #0]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3730      	adds	r7, #48	@ 0x30
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	200000fc 	.word	0x200000fc

08001a60 <cayenne_lpp_reset>:
#include <string.h>

#include "cayenne_lpp.h"

void cayenne_lpp_reset(cayenne_lpp_t *lpp)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
    memset(lpp->buffer, 0, CAYENNE_LPP_MAX_BUFFER_SIZE);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	222a      	movs	r2, #42	@ 0x2a
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f00c fa7d 	bl	800df6e <memset>
    lpp->cursor = 0;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <cayenne_lpp_add_temperature>:
    lpp->buffer[lpp->cursor++] = value;
}

void cayenne_lpp_add_temperature(cayenne_lpp_t *lpp, uint8_t channel,
                                 float celsius)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a92:	72fb      	strb	r3, [r7, #11]
    assert((lpp->cursor + CAYENNE_LPP_TEMPERATURE_SIZE) < CAYENNE_LPP_MAX_BUFFER_SIZE);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001a9a:	3304      	adds	r3, #4
 8001a9c:	2b29      	cmp	r3, #41	@ 0x29
 8001a9e:	d905      	bls.n	8001aac <cayenne_lpp_add_temperature+0x28>
 8001aa0:	4b24      	ldr	r3, [pc, #144]	@ (8001b34 <cayenne_lpp_add_temperature+0xb0>)
 8001aa2:	4a25      	ldr	r2, [pc, #148]	@ (8001b38 <cayenne_lpp_add_temperature+0xb4>)
 8001aa4:	215f      	movs	r1, #95	@ 0x5f
 8001aa6:	4825      	ldr	r0, [pc, #148]	@ (8001b3c <cayenne_lpp_add_temperature+0xb8>)
 8001aa8:	f00c f92c 	bl	800dd04 <__assert_func>

    int16_t val = celsius * 10;
 8001aac:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ab0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001ab4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ab8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001abc:	ee17 3a90 	vmov	r3, s15
 8001ac0:	82fb      	strh	r3, [r7, #22]
    lpp->buffer[lpp->cursor++] = channel;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001ac8:	1c5a      	adds	r2, r3, #1
 8001aca:	b2d1      	uxtb	r1, r2
 8001acc:	68fa      	ldr	r2, [r7, #12]
 8001ace:	f882 102a 	strb.w	r1, [r2, #42]	@ 0x2a
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	7afa      	ldrb	r2, [r7, #11]
 8001ad8:	545a      	strb	r2, [r3, r1]
    lpp->buffer[lpp->cursor++] = CAYENNE_LPP_TEMPERATURE;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001ae0:	1c5a      	adds	r2, r3, #1
 8001ae2:	b2d1      	uxtb	r1, r2
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	f882 102a 	strb.w	r1, [r2, #42]	@ 0x2a
 8001aea:	461a      	mov	r2, r3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2167      	movs	r1, #103	@ 0x67
 8001af0:	5499      	strb	r1, [r3, r2]
    lpp->buffer[lpp->cursor++] = val >> 8;
 8001af2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001af6:	121b      	asrs	r3, r3, #8
 8001af8:	b219      	sxth	r1, r3
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001b00:	1c5a      	adds	r2, r3, #1
 8001b02:	b2d0      	uxtb	r0, r2
 8001b04:	68fa      	ldr	r2, [r7, #12]
 8001b06:	f882 002a 	strb.w	r0, [r2, #42]	@ 0x2a
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	b2c9      	uxtb	r1, r1
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	5499      	strb	r1, [r3, r2]
    lpp->buffer[lpp->cursor++] = val;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001b18:	1c5a      	adds	r2, r3, #1
 8001b1a:	b2d1      	uxtb	r1, r2
 8001b1c:	68fa      	ldr	r2, [r7, #12]
 8001b1e:	f882 102a 	strb.w	r1, [r2, #42]	@ 0x2a
 8001b22:	461a      	mov	r2, r3
 8001b24:	8afb      	ldrh	r3, [r7, #22]
 8001b26:	b2d9      	uxtb	r1, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	5499      	strb	r1, [r3, r2]
}
 8001b2c:	bf00      	nop
 8001b2e:	3718      	adds	r7, #24
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	0800ee54 	.word	0x0800ee54
 8001b38:	080101ec 	.word	0x080101ec
 8001b3c:	0800ecb8 	.word	0x0800ecb8

08001b40 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b46:	f107 030c 	add.w	r3, r7, #12
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
 8001b54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b56:	4b33      	ldr	r3, [pc, #204]	@ (8001c24 <MX_GPIO_Init+0xe4>)
 8001b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5a:	4a32      	ldr	r2, [pc, #200]	@ (8001c24 <MX_GPIO_Init+0xe4>)
 8001b5c:	f043 0304 	orr.w	r3, r3, #4
 8001b60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b62:	4b30      	ldr	r3, [pc, #192]	@ (8001c24 <MX_GPIO_Init+0xe4>)
 8001b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b66:	f003 0304 	and.w	r3, r3, #4
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6e:	4b2d      	ldr	r3, [pc, #180]	@ (8001c24 <MX_GPIO_Init+0xe4>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b72:	4a2c      	ldr	r2, [pc, #176]	@ (8001c24 <MX_GPIO_Init+0xe4>)
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001c24 <MX_GPIO_Init+0xe4>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b86:	4b27      	ldr	r3, [pc, #156]	@ (8001c24 <MX_GPIO_Init+0xe4>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8a:	4a26      	ldr	r2, [pc, #152]	@ (8001c24 <MX_GPIO_Init+0xe4>)
 8001b8c:	f043 0302 	orr.w	r3, r3, #2
 8001b90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b92:	4b24      	ldr	r3, [pc, #144]	@ (8001c24 <MX_GPIO_Init+0xe4>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	603b      	str	r3, [r7, #0]
 8001b9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Alim_temp_Pin|RST_Pin|NSS_Pin, GPIO_PIN_RESET);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f648 0180 	movw	r1, #34944	@ 0x8880
 8001ba4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ba8:	f009 f816 	bl	800abd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001bac:	2200      	movs	r2, #0
 8001bae:	2102      	movs	r1, #2
 8001bb0:	481d      	ldr	r0, [pc, #116]	@ (8001c28 <MX_GPIO_Init+0xe8>)
 8001bb2:	f009 f811 	bl	800abd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Alim_temp_Pin|RST_Pin|NSS_Pin;
 8001bb6:	f648 0380 	movw	r3, #34944	@ 0x8880
 8001bba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc8:	f107 030c 	add.w	r3, r7, #12
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bd2:	f008 fe97 	bl	800a904 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001be6:	f107 030c 	add.w	r3, r7, #12
 8001bea:	4619      	mov	r1, r3
 8001bec:	480e      	ldr	r0, [pc, #56]	@ (8001c28 <MX_GPIO_Init+0xe8>)
 8001bee:	f008 fe89 	bl	800a904 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DIO0_Pin|DIO1_Pin;
 8001bf2:	23c0      	movs	r3, #192	@ 0xc0
 8001bf4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bf6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001bfa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c00:	f107 030c 	add.w	r3, r7, #12
 8001c04:	4619      	mov	r1, r3
 8001c06:	4808      	ldr	r0, [pc, #32]	@ (8001c28 <MX_GPIO_Init+0xe8>)
 8001c08:	f008 fe7c 	bl	800a904 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2100      	movs	r1, #0
 8001c10:	2017      	movs	r0, #23
 8001c12:	f008 fe00 	bl	800a816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c16:	2017      	movs	r0, #23
 8001c18:	f008 fe19 	bl	800a84e <HAL_NVIC_EnableIRQ>

}
 8001c1c:	bf00      	nop
 8001c1e:	3720      	adds	r7, #32
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40021000 	.word	0x40021000
 8001c28:	48000400 	.word	0x48000400

08001c2c <hal_io_init>:


// -----------------------------------------------------------------------------
// I/O

static void hal_io_init () {
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
	//already done by cubemx
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <hal_pin_rxtx>:

// val ==1  => tx 1, rx 0 ; val == 0 => tx 0, rx 1
void hal_pin_rxtx (u1_t val) {
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	4603      	mov	r3, r0
 8001c42:	71fb      	strb	r3, [r7, #7]
  #ifdef TX_GPIO_Port
    HAL_GPIO_WritePin(RX_GPIO_Port,RX_Pin,~val);
    HAL_GPIO_WritePin(TX_GPIO_Port,TX_Pin,val);
  #endif
#endif
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <hal_pin_nss>:

// set radio NSS pin to given value
void hal_pin_nss (u1_t val) {
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(NSS_GPIO_Port,NSS_Pin,val);
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c66:	f008 ffb7 	bl	800abd8 <HAL_GPIO_WritePin>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <hal_pin_rst>:

// set radio RST pin to given value (or keep floating!)
void hal_pin_rst (u1_t val) {
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b08c      	sub	sp, #48	@ 0x30
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	4603      	mov	r3, r0
 8001c7a:	71fb      	strb	r3, [r7, #7]
    if(val == 0 || val == 1) { // drive pin
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d002      	beq.n	8001c88 <hal_pin_rst+0x16>
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d116      	bne.n	8001cb6 <hal_pin_rst+0x44>
    	GPIO_InitTypeDef GPIO_InitStruct;
    	GPIO_InitStruct.Pin = RST_Pin;
 8001c88:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c8c:	61fb      	str	r3, [r7, #28]
    	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	623b      	str	r3, [r7, #32]
    	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	62bb      	str	r3, [r7, #40]	@ 0x28
    	HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8001c96:	f107 031c 	add.w	r3, r7, #28
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ca0:	f008 fe30 	bl	800a904 <HAL_GPIO_Init>

    	HAL_GPIO_WritePin(RST_GPIO_Port,RST_Pin,val);
 8001ca4:	79fb      	ldrb	r3, [r7, #7]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cb0:	f008 ff92 	bl	800abd8 <HAL_GPIO_WritePin>
    if(val == 0 || val == 1) { // drive pin
 8001cb4:	e00e      	b.n	8001cd4 <hal_pin_rst+0x62>

    } else { // keep pin floating
        GPIO_InitTypeDef GPIO_InitStruct;
    	GPIO_InitStruct.Pin = RST_Pin;
 8001cb6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cba:	60bb      	str	r3, [r7, #8]
    	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	613b      	str	r3, [r7, #16]
    	HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8001cc4:	f107 0308 	add.w	r3, r7, #8
 8001cc8:	4619      	mov	r1, r3
 8001cca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cce:	f008 fe19 	bl	800a904 <HAL_GPIO_Init>
    }
}
 8001cd2:	bf00      	nop
 8001cd4:	bf00      	nop
 8001cd6:	3730      	adds	r7, #48	@ 0x30
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <HAL_GPIO_EXTI_Callback>:

extern void radio_irq_handler(u1_t dio);

// generic EXTI IRQ handler for all channels
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin_int){
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	80fb      	strh	r3, [r7, #6]
	// DIO 0
	if(GPIO_Pin_int == DIO0_Pin) {
 8001ce6:	88fb      	ldrh	r3, [r7, #6]
 8001ce8:	2b40      	cmp	r3, #64	@ 0x40
 8001cea:	d102      	bne.n	8001cf2 <HAL_GPIO_EXTI_Callback+0x16>
		// invoke radio handler (on IRQ!)
		radio_irq_handler(0);
 8001cec:	2000      	movs	r0, #0
 8001cee:	f004 f963 	bl	8005fb8 <radio_irq_handler>
	}
	// DIO 1
	if(GPIO_Pin_int == DIO1_Pin) {
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
 8001cf4:	2b80      	cmp	r3, #128	@ 0x80
 8001cf6:	d102      	bne.n	8001cfe <HAL_GPIO_EXTI_Callback+0x22>
	    // invoke radio handler (on IRQ!)
		radio_irq_handler(1);
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	f004 f95d 	bl	8005fb8 <radio_irq_handler>
	// DIO 2
//	if(GPIO_Pin_int == DIO2_Pin) {
	//    // invoke radio handler (on IRQ!)
//	    radio_irq_handler(2);
//	}
}
 8001cfe:	bf00      	nop
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <hal_spi_init>:

// -----------------------------------------------------------------------------
// SPI
void hal_spi_init () {
 8001d06:	b480      	push	{r7}
 8001d08:	af00      	add	r7, sp, #0
	// already done by cube mx
}
 8001d0a:	bf00      	nop
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <hal_spi>:

// perform SPI transaction with radio
u1_t hal_spi (u1_t out) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af02      	add	r7, sp, #8
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	71fb      	strb	r3, [r7, #7]
	char outbuffer[] ="";
 8001d1e:	2300      	movs	r3, #0
 8001d20:	733b      	strb	r3, [r7, #12]
	char inbuffer[] ="";
 8001d22:	2300      	movs	r3, #0
 8001d24:	723b      	strb	r3, [r7, #8]
	outbuffer[0] = out;
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&mySPI,outbuffer,inbuffer,sizeof(outbuffer),HAL_MAX_DELAY);
 8001d2a:	f107 0208 	add.w	r2, r7, #8
 8001d2e:	f107 010c 	add.w	r1, r7, #12
 8001d32:	f04f 33ff 	mov.w	r3, #4294967295
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	2301      	movs	r3, #1
 8001d3a:	4804      	ldr	r0, [pc, #16]	@ (8001d4c <hal_spi+0x38>)
 8001d3c:	f00b f87b 	bl	800ce36 <HAL_SPI_TransmitReceive>
	return inbuffer[0];
 8001d40:	7a3b      	ldrb	r3, [r7, #8]
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000438 	.word	0x20000438

08001d50 <hal_time_init>:


// -----------------------------------------------------------------------------
// TIME
static void hal_time_init () {
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
	// already done by cubemx
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
	...

08001d60 <hal_ticks>:

u4_t hal_ticks () {
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
    hal_disableIRQs();
 8001d66:	f000 f8b9 	bl	8001edc <hal_disableIRQs>
    u4_t t = HAL.ticks;
 8001d6a:	4b13      	ldr	r3, [pc, #76]	@ (8001db8 <hal_ticks+0x58>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	607b      	str	r3, [r7, #4]
    u2_t cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 8001d70:	4b12      	ldr	r3, [pc, #72]	@ (8001dbc <hal_ticks+0x5c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d76:	807b      	strh	r3, [r7, #2]
    if(__HAL_TIM_GET_FLAG(&myTIMER, TIM_FLAG_CC1) != RESET){
 8001d78:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <hal_ticks+0x5c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d10d      	bne.n	8001da2 <hal_ticks+0x42>
    	if(__HAL_TIM_GET_IT_SOURCE(&myTIMER, TIM_IT_CC1) !=RESET){
 8001d86:	4b0d      	ldr	r3, [pc, #52]	@ (8001dbc <hal_ticks+0x5c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d106      	bne.n	8001da2 <hal_ticks+0x42>
    		cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 8001d94:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <hal_ticks+0x5c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9a:	807b      	strh	r3, [r7, #2]
    		t++;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	607b      	str	r3, [r7, #4]
        }
     }
    hal_enableIRQs();
 8001da2:	f000 f8ab 	bl	8001efc <hal_enableIRQs>
    return (t<<16)|cnt;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	041a      	lsls	r2, r3, #16
 8001daa:	887b      	ldrh	r3, [r7, #2]
 8001dac:	4313      	orrs	r3, r2
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	200001bc 	.word	0x200001bc
 8001dbc:	200004ec 	.word	0x200004ec

08001dc0 <deltaticks>:

// return modified delta ticks from now to specified ticktime (0 for past, FFFF for far future)
static u2_t deltaticks (u4_t time) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b084      	sub	sp, #16
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
    u4_t t = hal_ticks();
 8001dc8:	f7ff ffca 	bl	8001d60 <hal_ticks>
 8001dcc:	60f8      	str	r0, [r7, #12]
    s4_t d = time - t;
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	60bb      	str	r3, [r7, #8]
    if( d<=0 ) return 0;    // in the past
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	dc01      	bgt.n	8001de0 <deltaticks+0x20>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	e008      	b.n	8001df2 <deltaticks+0x32>
    if( (d>>16)!=0 ) return 0xFFFF; // far ahead
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	141b      	asrs	r3, r3, #16
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d002      	beq.n	8001dee <deltaticks+0x2e>
 8001de8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001dec:	e001      	b.n	8001df2 <deltaticks+0x32>
    return (u2_t)d;
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	b29b      	uxth	r3, r3
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <hal_waitUntil>:

void hal_waitUntil (u4_t time) {
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
    while( deltaticks(time) != 0 ); // busy wait until timestamp is reached
 8001e02:	bf00      	nop
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f7ff ffdb 	bl	8001dc0 <deltaticks>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1f9      	bne.n	8001e04 <hal_waitUntil+0xa>
}
 8001e10:	bf00      	nop
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <hal_checkTimer>:

// check and rewind for target time
u1_t hal_checkTimer (u4_t time) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
    u2_t dt;
    myTIMER.Instance->SR &= ~TIM_SR_CC1IF; // clear any pending interrupts
 8001e24:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	691a      	ldr	r2, [r3, #16]
 8001e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0202 	bic.w	r2, r2, #2
 8001e32:	611a      	str	r2, [r3, #16]
    if((dt = deltaticks(time)) < 5) { // event is now (a few ticks ahead)
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff ffc3 	bl	8001dc0 <deltaticks>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	81fb      	strh	r3, [r7, #14]
 8001e3e:	89fb      	ldrh	r3, [r7, #14]
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d809      	bhi.n	8001e58 <hal_checkTimer+0x3c>
    	myTIMER.Instance->DIER &= ~TIM_DIER_CC1IE; // disable IE
 8001e44:	4b13      	ldr	r3, [pc, #76]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	68da      	ldr	r2, [r3, #12]
 8001e4a:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 0202 	bic.w	r2, r2, #2
 8001e52:	60da      	str	r2, [r3, #12]
        return 1;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e018      	b.n	8001e8a <hal_checkTimer+0x6e>
    } else { // rewind timer (fully or to exact time))
    	myTIMER.Instance->CCR1 = myTIMER.Instance->CNT + dt;   // set comparator
 8001e58:	4b0e      	ldr	r3, [pc, #56]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001e5e:	89fa      	ldrh	r2, [r7, #14]
 8001e60:	4b0c      	ldr	r3, [pc, #48]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	440a      	add	r2, r1
 8001e66:	635a      	str	r2, [r3, #52]	@ 0x34
    	myTIMER.Instance->DIER |= TIM_DIER_CC1IE;  // enable IE
 8001e68:	4b0a      	ldr	r3, [pc, #40]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	68da      	ldr	r2, [r3, #12]
 8001e6e:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f042 0202 	orr.w	r2, r2, #2
 8001e76:	60da      	str	r2, [r3, #12]
    	myTIMER.Instance->CCER |= TIM_CCER_CC1E;   // enable capture/compare uint 2
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6a1a      	ldr	r2, [r3, #32]
 8001e7e:	4b05      	ldr	r3, [pc, #20]	@ (8001e94 <hal_checkTimer+0x78>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f042 0201 	orr.w	r2, r2, #1
 8001e86:	621a      	str	r2, [r3, #32]
        return 0;
 8001e88:	2300      	movs	r3, #0
    }
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200004ec 	.word	0x200004ec

08001e98 <HAL_TIM_PeriodElapsedCallback>:

//Callback deja renseigne dans le main.c
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == myTIMER.Instance){
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d104      	bne.n	8001eb6 <HAL_TIM_PeriodElapsedCallback+0x1e>
		HAL.ticks++;
 8001eac:	4b08      	ldr	r3, [pc, #32]	@ (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	4a07      	ldr	r2, [pc, #28]	@ (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001eb4:	6053      	str	r3, [r2, #4]
    }

	if(htim == &htim6) HAL_ADC_Start_IT(&hadc1);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a06      	ldr	r2, [pc, #24]	@ (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d102      	bne.n	8001ec4 <HAL_TIM_PeriodElapsedCallback+0x2c>
 8001ebe:	4806      	ldr	r0, [pc, #24]	@ (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001ec0:	f007 fbbe 	bl	8009640 <HAL_ADC_Start_IT>

}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	200004ec 	.word	0x200004ec
 8001ed0:	200001bc 	.word	0x200001bc
 8001ed4:	200004a0 	.word	0x200004a0
 8001ed8:	20000098 	.word	0x20000098

08001edc <hal_disableIRQs>:

// -----------------------------------------------------------------------------
// IRQ
void hal_disableIRQs () {
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee0:	b672      	cpsid	i
}
 8001ee2:	bf00      	nop
	__disable_irq();
	//__set_BASEPRI(1 << 4);
    HAL.irqlevel++;
 8001ee4:	4b04      	ldr	r3, [pc, #16]	@ (8001ef8 <hal_disableIRQs+0x1c>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	3301      	adds	r3, #1
 8001eea:	4a03      	ldr	r2, [pc, #12]	@ (8001ef8 <hal_disableIRQs+0x1c>)
 8001eec:	6013      	str	r3, [r2, #0]
}
 8001eee:	bf00      	nop
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	200001bc 	.word	0x200001bc

08001efc <hal_enableIRQs>:

void hal_enableIRQs () {
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
    if(--HAL.irqlevel == 0) {
 8001f00:	4b07      	ldr	r3, [pc, #28]	@ (8001f20 <hal_enableIRQs+0x24>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	3b01      	subs	r3, #1
 8001f06:	4a06      	ldr	r2, [pc, #24]	@ (8001f20 <hal_enableIRQs+0x24>)
 8001f08:	6013      	str	r3, [r2, #0]
 8001f0a:	4b05      	ldr	r3, [pc, #20]	@ (8001f20 <hal_enableIRQs+0x24>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <hal_enableIRQs+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 8001f12:	b662      	cpsie	i
}
 8001f14:	bf00      	nop
		__enable_irq();
    	//__set_BASEPRI(0);
    }
}
 8001f16:	bf00      	nop
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	200001bc 	.word	0x200001bc

08001f24 <hal_sleep>:

void hal_sleep () {
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
	// low power sleep mode
#ifndef CFG_no_low_power_sleep_mode
	// PWR->CR |= PWR_CR_LPSDSR;
#endif
    // suspend execution until IRQ, regardless of the CPSR I-bit
    __WFI();
 8001f28:	bf30      	wfi
}
 8001f2a:	bf00      	nop
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <hal_init>:

// -----------------------------------------------------------------------------

void hal_init () {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
    memset(&HAL, 0x00, sizeof(HAL));
 8001f38:	2208      	movs	r2, #8
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	4807      	ldr	r0, [pc, #28]	@ (8001f5c <hal_init+0x28>)
 8001f3e:	f00c f816 	bl	800df6e <memset>
    hal_disableIRQs();
 8001f42:	f7ff ffcb 	bl	8001edc <hal_disableIRQs>
    // configure radio I/O and interrupt handler
    hal_io_init();
 8001f46:	f7ff fe71 	bl	8001c2c <hal_io_init>
    // configure radio SPI
    hal_spi_init();
 8001f4a:	f7ff fedc 	bl	8001d06 <hal_spi_init>
    // configure timer and interrupt handler
    hal_time_init();
 8001f4e:	f7ff feff 	bl	8001d50 <hal_time_init>
    hal_enableIRQs();
 8001f52:	f7ff ffd3 	bl	8001efc <hal_enableIRQs>
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200001bc 	.word	0x200001bc

08001f60 <hal_failed>:

void hal_failed () {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
    // HALT...
    hal_disableIRQs();
 8001f64:	f7ff ffba 	bl	8001edc <hal_disableIRQs>
    hal_sleep();
 8001f68:	f7ff ffdc 	bl	8001f24 <hal_sleep>
    while(1);
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <hal_failed+0xc>

08001f70 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f74:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001f76:	4a1c      	ldr	r2, [pc, #112]	@ (8001fe8 <MX_I2C1_Init+0x78>)
 8001f78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fec <MX_I2C1_Init+0x7c>)
 8001f7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f80:	4b18      	ldr	r3, [pc, #96]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f86:	4b17      	ldr	r3, [pc, #92]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f8c:	4b15      	ldr	r3, [pc, #84]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f92:	4b14      	ldr	r3, [pc, #80]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f98:	4b12      	ldr	r3, [pc, #72]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f9e:	4b11      	ldr	r3, [pc, #68]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001faa:	480e      	ldr	r0, [pc, #56]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001fac:	f008 fe44 	bl	800ac38 <HAL_I2C_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001fb6:	f003 fa97 	bl	80054e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fba:	2100      	movs	r1, #0
 8001fbc:	4809      	ldr	r0, [pc, #36]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001fbe:	f009 fcb3 	bl	800b928 <HAL_I2CEx_ConfigAnalogFilter>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001fc8:	f003 fa8e 	bl	80054e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001fcc:	2100      	movs	r1, #0
 8001fce:	4805      	ldr	r0, [pc, #20]	@ (8001fe4 <MX_I2C1_Init+0x74>)
 8001fd0:	f009 fcf5 	bl	800b9be <HAL_I2CEx_ConfigDigitalFilter>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001fda:	f003 fa85 	bl	80054e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	200001c4 	.word	0x200001c4
 8001fe8:	40005400 	.word	0x40005400
 8001fec:	10d19ce4 	.word	0x10d19ce4

08001ff0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b09e      	sub	sp, #120	@ 0x78
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002008:	f107 0310 	add.w	r3, r7, #16
 800200c:	2254      	movs	r2, #84	@ 0x54
 800200e:	2100      	movs	r1, #0
 8002010:	4618      	mov	r0, r3
 8002012:	f00b ffac 	bl	800df6e <memset>
  if(i2cHandle->Instance==I2C1)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a1f      	ldr	r2, [pc, #124]	@ (8002098 <HAL_I2C_MspInit+0xa8>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d137      	bne.n	8002090 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002020:	2340      	movs	r3, #64	@ 0x40
 8002022:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002024:	2300      	movs	r3, #0
 8002026:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002028:	f107 0310 	add.w	r3, r7, #16
 800202c:	4618      	mov	r0, r3
 800202e:	f00a fb77 	bl	800c720 <HAL_RCCEx_PeriphCLKConfig>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002038:	f003 fa56 	bl	80054e8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800203c:	4b17      	ldr	r3, [pc, #92]	@ (800209c <HAL_I2C_MspInit+0xac>)
 800203e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002040:	4a16      	ldr	r2, [pc, #88]	@ (800209c <HAL_I2C_MspInit+0xac>)
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002048:	4b14      	ldr	r3, [pc, #80]	@ (800209c <HAL_I2C_MspInit+0xac>)
 800204a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204c:	f003 0301 	and.w	r3, r3, #1
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002054:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002058:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800205a:	2312      	movs	r3, #18
 800205c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800205e:	2301      	movs	r3, #1
 8002060:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002062:	2303      	movs	r3, #3
 8002064:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002066:	2304      	movs	r3, #4
 8002068:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800206e:	4619      	mov	r1, r3
 8002070:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002074:	f008 fc46 	bl	800a904 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002078:	4b08      	ldr	r3, [pc, #32]	@ (800209c <HAL_I2C_MspInit+0xac>)
 800207a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207c:	4a07      	ldr	r2, [pc, #28]	@ (800209c <HAL_I2C_MspInit+0xac>)
 800207e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002082:	6593      	str	r3, [r2, #88]	@ 0x58
 8002084:	4b05      	ldr	r3, [pc, #20]	@ (800209c <HAL_I2C_MspInit+0xac>)
 8002086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002090:	bf00      	nop
 8002092:	3778      	adds	r7, #120	@ 0x78
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40005400 	.word	0x40005400
 800209c:	40021000 	.word	0x40021000

080020a0 <getSf>:
typedef u4_t devaddr_t;

// RX quality (device)
enum { RSSI_OFF=64, SNR_SCALEUP=4 };

inline sf_t  getSf   (rps_t params)            { return   (sf_t)(params &  0x7); }
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	80fb      	strh	r3, [r7, #6]
 80020aa:	88fb      	ldrh	r3, [r7, #6]
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	4618      	mov	r0, r3
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <getBw>:
inline rps_t setSf   (rps_t params, sf_t sf)   { return (rps_t)((params & ~0x7) | sf); }
inline bw_t  getBw   (rps_t params)            { return  (bw_t)((params >> 3) & 0x3); }
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	80fb      	strh	r3, [r7, #6]
 80020ca:	88fb      	ldrh	r3, [r7, #6]
 80020cc:	08db      	lsrs	r3, r3, #3
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	4618      	mov	r0, r3
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <getCr>:
inline rps_t setBw   (rps_t params, bw_t cr)   { return (rps_t)((params & ~0x18) | (cr<<3)); }
inline cr_t  getCr   (rps_t params)            { return  (cr_t)((params >> 5) & 0x3); }
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	80fb      	strh	r3, [r7, #6]
 80020ee:	88fb      	ldrh	r3, [r7, #6]
 80020f0:	095b      	lsrs	r3, r3, #5
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	f003 0303 	and.w	r3, r3, #3
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <setCr>:
inline rps_t setCr   (rps_t params, cr_t cr)   { return (rps_t)((params & ~0x60) | (cr<<5)); }
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	460a      	mov	r2, r1
 8002112:	80fb      	strh	r3, [r7, #6]
 8002114:	4613      	mov	r3, r2
 8002116:	717b      	strb	r3, [r7, #5]
 8002118:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800211c:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8002120:	b21a      	sxth	r2, r3
 8002122:	797b      	ldrb	r3, [r7, #5]
 8002124:	015b      	lsls	r3, r3, #5
 8002126:	b21b      	sxth	r3, r3
 8002128:	4313      	orrs	r3, r2
 800212a:	b21b      	sxth	r3, r3
 800212c:	b29b      	uxth	r3, r3
 800212e:	4618      	mov	r0, r3
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <getNocrc>:
inline int   getNocrc(rps_t params)            { return        ((params >> 7) & 0x1); }
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	4603      	mov	r3, r0
 8002142:	80fb      	strh	r3, [r7, #6]
 8002144:	88fb      	ldrh	r3, [r7, #6]
 8002146:	09db      	lsrs	r3, r3, #7
 8002148:	b29b      	uxth	r3, r3
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	4618      	mov	r0, r3
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr

0800215a <setNocrc>:
inline rps_t setNocrc(rps_t params, int nocrc) { return (rps_t)((params & ~0x80) | (nocrc<<7)); }
 800215a:	b480      	push	{r7}
 800215c:	b083      	sub	sp, #12
 800215e:	af00      	add	r7, sp, #0
 8002160:	4603      	mov	r3, r0
 8002162:	6039      	str	r1, [r7, #0]
 8002164:	80fb      	strh	r3, [r7, #6]
 8002166:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800216a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800216e:	b21a      	sxth	r2, r3
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	01db      	lsls	r3, r3, #7
 8002174:	b21b      	sxth	r3, r3
 8002176:	4313      	orrs	r3, r2
 8002178:	b21b      	sxth	r3, r3
 800217a:	b29b      	uxth	r3, r3
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <getIh>:
inline int   getIh   (rps_t params)            { return        ((params >> 8) & 0xFF); }
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	80fb      	strh	r3, [r7, #6]
 8002192:	88fb      	ldrh	r3, [r7, #6]
 8002194:	0a1b      	lsrs	r3, r3, #8
 8002196:	b29b      	uxth	r3, r3
 8002198:	b2db      	uxtb	r3, r3
 800219a:	4618      	mov	r0, r3
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr

080021a6 <setIh>:
inline rps_t setIh   (rps_t params, int ih)    { return (rps_t)((params & ~0xFF00) | (ih<<8)); }
 80021a6:	b480      	push	{r7}
 80021a8:	b083      	sub	sp, #12
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	4603      	mov	r3, r0
 80021ae:	6039      	str	r1, [r7, #0]
 80021b0:	80fb      	strh	r3, [r7, #6]
 80021b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	b21a      	sxth	r2, r3
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	021b      	lsls	r3, r3, #8
 80021be:	b21b      	sxth	r3, r3
 80021c0:	4313      	orrs	r3, r2
 80021c2:	b21b      	sxth	r3, r3
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	4618      	mov	r0, r3
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
	...

080021d4 <updr2rps>:
#define MAKERPS(sf,bw,cr,ih,nocrc) ((rps_t)((sf) | ((bw)<<3) | ((cr)<<5) | ((nocrc)?(1<<7):0) | ((ih&0xFF)<<8)))
// Two frames with params r1/r2 would interfere on air: same SFx + BWx 
inline int sameSfBw(rps_t r1, rps_t r2) { return ((r1^r2)&0x1F) == 0; }

extern const u1_t _DR2RPS_CRC[];
inline rps_t updr2rps (dr_t dr) { return (rps_t)_DR2RPS_CRC[dr+1]; }
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	71fb      	strb	r3, [r7, #7]
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	3301      	adds	r3, #1
 80021e2:	4a04      	ldr	r2, [pc, #16]	@ (80021f4 <updr2rps+0x20>)
 80021e4:	5cd3      	ldrb	r3, [r2, r3]
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	08010208 	.word	0x08010208

080021f8 <dndr2rps>:
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	71fb      	strb	r3, [r7, #7]
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff ffe5 	bl	80021d4 <updr2rps>
 800220a:	4603      	mov	r3, r0
 800220c:	2101      	movs	r1, #1
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff ffa3 	bl	800215a <setNocrc>
 8002214:	4603      	mov	r3, r0
 8002216:	4618      	mov	r0, r3
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <decDR>:
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return _DR2RPS_CRC[dr+2]==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return _DR2RPS_CRC[dr  ]==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	71fb      	strb	r3, [r7, #7]
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	4a07      	ldr	r2, [pc, #28]	@ (800224c <decDR+0x2c>)
 800222e:	5cd3      	ldrb	r3, [r2, r3]
 8002230:	2bff      	cmp	r3, #255	@ 0xff
 8002232:	d003      	beq.n	800223c <decDR+0x1c>
 8002234:	79fb      	ldrb	r3, [r7, #7]
 8002236:	3b01      	subs	r3, #1
 8002238:	b2db      	uxtb	r3, r3
 800223a:	e000      	b.n	800223e <decDR+0x1e>
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	4618      	mov	r0, r3
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	08010208 	.word	0x08010208

08002250 <validDR>:
inline dr_t  assertDR (dr_t dr) { return _DR2RPS_CRC[dr+1]==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
inline bit_t validDR  (dr_t dr) { return _DR2RPS_CRC[dr+1]!=ILLEGAL_RPS; } // in range
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	4603      	mov	r3, r0
 8002258:	71fb      	strb	r3, [r7, #7]
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	3301      	adds	r3, #1
 800225e:	4a06      	ldr	r2, [pc, #24]	@ (8002278 <validDR+0x28>)
 8002260:	5cd3      	ldrb	r3, [r2, r3]
 8002262:	2bff      	cmp	r3, #255	@ 0xff
 8002264:	bf14      	ite	ne
 8002266:	2301      	movne	r3, #1
 8002268:	2300      	moveq	r3, #0
 800226a:	b2db      	uxtb	r3, r3
 800226c:	4618      	mov	r0, r3
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	08010208 	.word	0x08010208

0800227c <lowerDR>:
inline dr_t  lowerDR  (dr_t dr, u1_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	460a      	mov	r2, r1
 8002286:	71fb      	strb	r3, [r7, #7]
 8002288:	4613      	mov	r3, r2
 800228a:	71bb      	strb	r3, [r7, #6]
 800228c:	e005      	b.n	800229a <lowerDR+0x1e>
 800228e:	79fb      	ldrb	r3, [r7, #7]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ffc5 	bl	8002220 <decDR>
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]
 800229a:	79bb      	ldrb	r3, [r7, #6]
 800229c:	1e5a      	subs	r2, r3, #1
 800229e:	71ba      	strb	r2, [r7, #6]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1f4      	bne.n	800228e <lowerDR+0x12>
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	4618      	mov	r0, r3
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <os_rlsbf2>:
// BEG OS - default implementations for certain OS suport functions

#if !defined(HAS_os_calls)

#if !defined(os_rlsbf2)
u2_t os_rlsbf2 (xref2cu1_t buf) {
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
    return (u2_t)(buf[0] | (buf[1]<<8));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	b21a      	sxth	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3301      	adds	r3, #1
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	b21b      	sxth	r3, r3
 80022c6:	4313      	orrs	r3, r2
 80022c8:	b21b      	sxth	r3, r3
 80022ca:	b29b      	uxth	r3, r3
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <os_rlsbf4>:
#endif

#if !defined(os_rlsbf4)
u4_t os_rlsbf4 (xref2cu1_t buf) {
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
    return (u4_t)(buf[0] | (buf[1]<<8) | ((u4_t)buf[2]<<16) | ((u4_t)buf[3]<<24));
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	461a      	mov	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	3301      	adds	r3, #1
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	021b      	lsls	r3, r3, #8
 80022ee:	4313      	orrs	r3, r2
 80022f0:	461a      	mov	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	3302      	adds	r3, #2
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	041b      	lsls	r3, r3, #16
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3303      	adds	r3, #3
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	061b      	lsls	r3, r3, #24
 8002304:	4313      	orrs	r3, r2
}
 8002306:	4618      	mov	r0, r3
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <os_rmsbf4>:
#endif


#if !defined(os_rmsbf4)
u4_t os_rmsbf4 (xref2cu1_t buf) {
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
    return (u4_t)(buf[3] | (buf[2]<<8) | ((u4_t)buf[1]<<16) | ((u4_t)buf[0]<<24));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	3303      	adds	r3, #3
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	3302      	adds	r3, #2
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	021b      	lsls	r3, r3, #8
 800232a:	4313      	orrs	r3, r2
 800232c:	461a      	mov	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	3301      	adds	r3, #1
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	041b      	lsls	r3, r3, #16
 8002336:	431a      	orrs	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	061b      	lsls	r3, r3, #24
 800233e:	4313      	orrs	r3, r2
}
 8002340:	4618      	mov	r0, r3
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <os_wlsbf2>:
#endif


#if !defined(os_wlsbf2)
void os_wlsbf2 (xref2u1_t buf, u2_t v) {
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	460b      	mov	r3, r1
 8002356:	807b      	strh	r3, [r7, #2]
    buf[0] = v;
 8002358:	887b      	ldrh	r3, [r7, #2]
 800235a:	b2da      	uxtb	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 8002360:	887b      	ldrh	r3, [r7, #2]
 8002362:	0a1b      	lsrs	r3, r3, #8
 8002364:	b29a      	uxth	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	3301      	adds	r3, #1
 800236a:	b2d2      	uxtb	r2, r2
 800236c:	701a      	strb	r2, [r3, #0]
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <os_wlsbf4>:
#endif

#if !defined(os_wlsbf4)
void os_wlsbf4 (xref2u1_t buf, u4_t v) {
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	6039      	str	r1, [r7, #0]
    buf[0] = v;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	b2da      	uxtb	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	0a1a      	lsrs	r2, r3, #8
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	3301      	adds	r3, #1
 8002394:	b2d2      	uxtb	r2, r2
 8002396:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>16;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	0c1a      	lsrs	r2, r3, #16
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3302      	adds	r3, #2
 80023a0:	b2d2      	uxtb	r2, r2
 80023a2:	701a      	strb	r2, [r3, #0]
    buf[3] = v>>24;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	0e1a      	lsrs	r2, r3, #24
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3303      	adds	r3, #3
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	701a      	strb	r2, [r3, #0]
}
 80023b0:	bf00      	nop
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <os_wmsbf4>:
#endif

#if !defined(os_wmsbf4)
void os_wmsbf4 (xref2u1_t buf, u4_t v) {
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
    buf[3] = v;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	3303      	adds	r3, #3
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	b2d2      	uxtb	r2, r2
 80023ce:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>8;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	0a1a      	lsrs	r2, r3, #8
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	3302      	adds	r3, #2
 80023d8:	b2d2      	uxtb	r2, r2
 80023da:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>16;
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	0c1a      	lsrs	r2, r3, #16
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3301      	adds	r3, #1
 80023e4:	b2d2      	uxtb	r2, r2
 80023e6:	701a      	strb	r2, [r3, #0]
    buf[0] = v>>24;
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	0e1b      	lsrs	r3, r3, #24
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	701a      	strb	r2, [r3, #0]
}
 80023f2:	bf00      	nop
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <os_getBattLevel>:
#endif

#if !defined(os_getBattLevel)
u1_t os_getBattLevel (void) {
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0
    return MCMD_DEVS_BATT_NOINFO;
 8002402:	23ff      	movs	r3, #255	@ 0xff
}
 8002404:	4618      	mov	r0, r3
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <os_crc16>:
#endif

#if !defined(os_crc16)
// New CRC-16 CCITT(XMODEM) checksum for beacons:
u2_t os_crc16 (xref2u1_t data, uint len) {
 800240e:	b480      	push	{r7}
 8002410:	b087      	sub	sp, #28
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
 8002416:	6039      	str	r1, [r7, #0]
    u2_t remainder = 0;
 8002418:	2300      	movs	r3, #0
 800241a:	82fb      	strh	r3, [r7, #22]
    u2_t polynomial = 0x1021;
 800241c:	f241 0321 	movw	r3, #4129	@ 0x1021
 8002420:	81bb      	strh	r3, [r7, #12]
    for( uint i = 0; i < len; i++ ) {
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
 8002426:	e026      	b.n	8002476 <os_crc16+0x68>
        remainder ^= data[i] << 8;
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	4413      	add	r3, r2
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	021b      	lsls	r3, r3, #8
 8002432:	b21a      	sxth	r2, r3
 8002434:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002438:	4053      	eors	r3, r2
 800243a:	b21b      	sxth	r3, r3
 800243c:	82fb      	strh	r3, [r7, #22]
        for( u1_t bit = 8; bit > 0; bit--) {
 800243e:	2308      	movs	r3, #8
 8002440:	73fb      	strb	r3, [r7, #15]
 8002442:	e012      	b.n	800246a <os_crc16+0x5c>
            if( (remainder & 0x8000) )
 8002444:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002448:	2b00      	cmp	r3, #0
 800244a:	da08      	bge.n	800245e <os_crc16+0x50>
                remainder = (remainder << 1) ^ polynomial;
 800244c:	8afb      	ldrh	r3, [r7, #22]
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	b21a      	sxth	r2, r3
 8002452:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002456:	4053      	eors	r3, r2
 8002458:	b21b      	sxth	r3, r3
 800245a:	82fb      	strh	r3, [r7, #22]
 800245c:	e002      	b.n	8002464 <os_crc16+0x56>
            else 
                remainder <<= 1;
 800245e:	8afb      	ldrh	r3, [r7, #22]
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	82fb      	strh	r3, [r7, #22]
        for( u1_t bit = 8; bit > 0; bit--) {
 8002464:	7bfb      	ldrb	r3, [r7, #15]
 8002466:	3b01      	subs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
 800246a:	7bfb      	ldrb	r3, [r7, #15]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1e9      	bne.n	8002444 <os_crc16+0x36>
    for( uint i = 0; i < len; i++ ) {
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	3301      	adds	r3, #1
 8002474:	613b      	str	r3, [r7, #16]
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	429a      	cmp	r2, r3
 800247c:	d3d4      	bcc.n	8002428 <os_crc16+0x1a>
        }
    }
    return remainder;
 800247e:	8afb      	ldrh	r3, [r7, #22]
}
 8002480:	4618      	mov	r0, r3
 8002482:	371c      	adds	r7, #28
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <micB0>:
// ================================================================================

// ================================================================================
// BEG AES

static void micB0 (u4_t devaddr, u4_t seqno, int dndir, int len) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
 8002498:	603b      	str	r3, [r7, #0]
    os_clearMem(AESaux,16);
 800249a:	2210      	movs	r2, #16
 800249c:	2100      	movs	r1, #0
 800249e:	4810      	ldr	r0, [pc, #64]	@ (80024e0 <micB0+0x54>)
 80024a0:	f00b fd65 	bl	800df6e <memset>
    AESaux[0]  = 0x49;
 80024a4:	4b0e      	ldr	r3, [pc, #56]	@ (80024e0 <micB0+0x54>)
 80024a6:	2249      	movs	r2, #73	@ 0x49
 80024a8:	701a      	strb	r2, [r3, #0]
    AESaux[5]  = dndir?1:0;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	bf14      	ite	ne
 80024b0:	2301      	movne	r3, #1
 80024b2:	2300      	moveq	r3, #0
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	4b0b      	ldr	r3, [pc, #44]	@ (80024e4 <micB0+0x58>)
 80024b8:	701a      	strb	r2, [r3, #0]
    AESaux[15] = len;
 80024ba:	4b0b      	ldr	r3, [pc, #44]	@ (80024e8 <micB0+0x5c>)
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 80024c2:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <micB0+0x60>)
 80024c4:	68f9      	ldr	r1, [r7, #12]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff ff57 	bl	800237a <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 80024cc:	4b08      	ldr	r3, [pc, #32]	@ (80024f0 <micB0+0x64>)
 80024ce:	68b9      	ldr	r1, [r7, #8]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff ff52 	bl	800237a <os_wlsbf4>
}
 80024d6:	bf00      	nop
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	200000fc 	.word	0x200000fc
 80024e4:	20000101 	.word	0x20000101
 80024e8:	2000010b 	.word	0x2000010b
 80024ec:	20000102 	.word	0x20000102
 80024f0:	20000106 	.word	0x20000106

080024f4 <aes_verifyMic>:


static int aes_verifyMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
 80024f4:	b590      	push	{r4, r7, lr}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
 8002500:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 8002502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002504:	683a      	ldr	r2, [r7, #0]
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	68b8      	ldr	r0, [r7, #8]
 800250a:	f7ff ffbf 	bl	800248c <micB0>
    os_copyMem(AESkey,key,16);
 800250e:	2210      	movs	r2, #16
 8002510:	68f9      	ldr	r1, [r7, #12]
 8002512:	480d      	ldr	r0, [pc, #52]	@ (8002548 <aes_verifyMic+0x54>)
 8002514:	f00b fda7 	bl	800e066 <memcpy>
    return os_aes(AES_MIC, pdu, len) == os_rmsbf4(pdu+len);
 8002518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251a:	b29b      	uxth	r3, r3
 800251c:	461a      	mov	r2, r3
 800251e:	6a39      	ldr	r1, [r7, #32]
 8002520:	2002      	movs	r0, #2
 8002522:	f7fe fdd9 	bl	80010d8 <os_aes>
 8002526:	4604      	mov	r4, r0
 8002528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252a:	6a3a      	ldr	r2, [r7, #32]
 800252c:	4413      	add	r3, r2
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff feef 	bl	8002312 <os_rmsbf4>
 8002534:	4603      	mov	r3, r0
 8002536:	429c      	cmp	r4, r3
 8002538:	bf0c      	ite	eq
 800253a:	2301      	moveq	r3, #1
 800253c:	2300      	movne	r3, #0
 800253e:	b2db      	uxtb	r3, r3
}
 8002540:	4618      	mov	r0, r3
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	bd90      	pop	{r4, r7, pc}
 8002548:	2000010c 	.word	0x2000010c

0800254c <aes_appendMic>:


static void aes_appendMic (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t pdu, int len) {
 800254c:	b590      	push	{r4, r7, lr}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
 8002558:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 800255a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	68b8      	ldr	r0, [r7, #8]
 8002562:	f7ff ff93 	bl	800248c <micB0>
    os_copyMem(AESkey,key,16);
 8002566:	2210      	movs	r2, #16
 8002568:	68f9      	ldr	r1, [r7, #12]
 800256a:	480b      	ldr	r0, [pc, #44]	@ (8002598 <aes_appendMic+0x4c>)
 800256c:	f00b fd7b 	bl	800e066 <memcpy>
    // MSB because of internal structure of AES
    os_wmsbf4(pdu+len, os_aes(AES_MIC, pdu, len));
 8002570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002572:	6a3a      	ldr	r2, [r7, #32]
 8002574:	18d4      	adds	r4, r2, r3
 8002576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002578:	b29b      	uxth	r3, r3
 800257a:	461a      	mov	r2, r3
 800257c:	6a39      	ldr	r1, [r7, #32]
 800257e:	2002      	movs	r0, #2
 8002580:	f7fe fdaa 	bl	80010d8 <os_aes>
 8002584:	4603      	mov	r3, r0
 8002586:	4619      	mov	r1, r3
 8002588:	4620      	mov	r0, r4
 800258a:	f7ff ff17 	bl	80023bc <os_wmsbf4>
}
 800258e:	bf00      	nop
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	bd90      	pop	{r4, r7, pc}
 8002596:	bf00      	nop
 8002598:	2000010c 	.word	0x2000010c

0800259c <aes_appendMic0>:


static void aes_appendMic0 (xref2u1_t pdu, int len) {
 800259c:	b590      	push	{r4, r7, lr}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 80025a6:	480b      	ldr	r0, [pc, #44]	@ (80025d4 <aes_appendMic0+0x38>)
 80025a8:	f002 fe38 	bl	800521c <os_getDevKey>
    os_wmsbf4(pdu+len, os_aes(AES_MIC|AES_MICNOAUX, pdu, len));  // MSB because of internal structure of AES
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	18d4      	adds	r4, r2, r3
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	461a      	mov	r2, r3
 80025b8:	6879      	ldr	r1, [r7, #4]
 80025ba:	200a      	movs	r0, #10
 80025bc:	f7fe fd8c 	bl	80010d8 <os_aes>
 80025c0:	4603      	mov	r3, r0
 80025c2:	4619      	mov	r1, r3
 80025c4:	4620      	mov	r0, r4
 80025c6:	f7ff fef9 	bl	80023bc <os_wmsbf4>
}
 80025ca:	bf00      	nop
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd90      	pop	{r4, r7, pc}
 80025d2:	bf00      	nop
 80025d4:	2000010c 	.word	0x2000010c

080025d8 <aes_verifyMic0>:


static int aes_verifyMic0 (xref2u1_t pdu, int len) {
 80025d8:	b590      	push	{r4, r7, lr}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 80025e2:	480d      	ldr	r0, [pc, #52]	@ (8002618 <aes_verifyMic0+0x40>)
 80025e4:	f002 fe1a 	bl	800521c <os_getDevKey>
    return os_aes(AES_MIC|AES_MICNOAUX, pdu, len) == os_rmsbf4(pdu+len);
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	461a      	mov	r2, r3
 80025ee:	6879      	ldr	r1, [r7, #4]
 80025f0:	200a      	movs	r0, #10
 80025f2:	f7fe fd71 	bl	80010d8 <os_aes>
 80025f6:	4604      	mov	r4, r0
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	4413      	add	r3, r2
 80025fe:	4618      	mov	r0, r3
 8002600:	f7ff fe87 	bl	8002312 <os_rmsbf4>
 8002604:	4603      	mov	r3, r0
 8002606:	429c      	cmp	r4, r3
 8002608:	bf0c      	ite	eq
 800260a:	2301      	moveq	r3, #1
 800260c:	2300      	movne	r3, #0
 800260e:	b2db      	uxtb	r3, r3
}
 8002610:	4618      	mov	r0, r3
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	bd90      	pop	{r4, r7, pc}
 8002618:	2000010c 	.word	0x2000010c

0800261c <aes_encrypt>:


static void aes_encrypt (xref2u1_t pdu, int len) {
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8002626:	4807      	ldr	r0, [pc, #28]	@ (8002644 <aes_encrypt+0x28>)
 8002628:	f002 fdf8 	bl	800521c <os_getDevKey>
    os_aes(AES_ENC, pdu, len);
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	b29b      	uxth	r3, r3
 8002630:	461a      	mov	r2, r3
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	2000      	movs	r0, #0
 8002636:	f7fe fd4f 	bl	80010d8 <os_aes>
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	2000010c 	.word	0x2000010c

08002648 <aes_cipher>:


static void aes_cipher (xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir, xref2u1_t payload, int len) {
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
 8002654:	603b      	str	r3, [r7, #0]
    if( len <= 0 )
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	2b00      	cmp	r3, #0
 800265a:	dd29      	ble.n	80026b0 <aes_cipher+0x68>
        return;
    os_clearMem(AESaux, 16);
 800265c:	2210      	movs	r2, #16
 800265e:	2100      	movs	r1, #0
 8002660:	4815      	ldr	r0, [pc, #84]	@ (80026b8 <aes_cipher+0x70>)
 8002662:	f00b fc84 	bl	800df6e <memset>
    AESaux[0] = AESaux[15] = 1; // mode=cipher / dir=down / block counter=1
 8002666:	4b15      	ldr	r3, [pc, #84]	@ (80026bc <aes_cipher+0x74>)
 8002668:	2201      	movs	r2, #1
 800266a:	701a      	strb	r2, [r3, #0]
 800266c:	4a12      	ldr	r2, [pc, #72]	@ (80026b8 <aes_cipher+0x70>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	7013      	strb	r3, [r2, #0]
    AESaux[5] = dndir?1:0;
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	bf14      	ite	ne
 8002678:	2301      	movne	r3, #1
 800267a:	2300      	moveq	r3, #0
 800267c:	b2da      	uxtb	r2, r3
 800267e:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <aes_cipher+0x78>)
 8002680:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 8002682:	4b10      	ldr	r3, [pc, #64]	@ (80026c4 <aes_cipher+0x7c>)
 8002684:	68b9      	ldr	r1, [r7, #8]
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff fe77 	bl	800237a <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 800268c:	4b0e      	ldr	r3, [pc, #56]	@ (80026c8 <aes_cipher+0x80>)
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff fe72 	bl	800237a <os_wlsbf4>
    os_copyMem(AESkey,key,16);
 8002696:	2210      	movs	r2, #16
 8002698:	68f9      	ldr	r1, [r7, #12]
 800269a:	480c      	ldr	r0, [pc, #48]	@ (80026cc <aes_cipher+0x84>)
 800269c:	f00b fce3 	bl	800e066 <memcpy>
    os_aes(AES_CTR, payload, len);
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	69b9      	ldr	r1, [r7, #24]
 80026a8:	2004      	movs	r0, #4
 80026aa:	f7fe fd15 	bl	80010d8 <os_aes>
 80026ae:	e000      	b.n	80026b2 <aes_cipher+0x6a>
        return;
 80026b0:	bf00      	nop
}
 80026b2:	3710      	adds	r7, #16
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	200000fc 	.word	0x200000fc
 80026bc:	2000010b 	.word	0x2000010b
 80026c0:	20000101 	.word	0x20000101
 80026c4:	20000102 	.word	0x20000102
 80026c8:	20000106 	.word	0x20000106
 80026cc:	2000010c 	.word	0x2000010c

080026d0 <aes_sessKeys>:


static void aes_sessKeys (u2_t devnonce, xref2cu1_t artnonce, xref2u1_t nwkkey, xref2u1_t artkey) {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	607a      	str	r2, [r7, #4]
 80026da:	603b      	str	r3, [r7, #0]
 80026dc:	4603      	mov	r3, r0
 80026de:	81fb      	strh	r3, [r7, #14]
    os_clearMem(nwkkey, 16);
 80026e0:	2210      	movs	r2, #16
 80026e2:	2100      	movs	r1, #0
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f00b fc42 	bl	800df6e <memset>
    nwkkey[0] = 0x01;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	701a      	strb	r2, [r3, #0]
    os_copyMem(nwkkey+1, artnonce, LEN_ARTNONCE+LEN_NETID);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	3301      	adds	r3, #1
 80026f4:	2206      	movs	r2, #6
 80026f6:	68b9      	ldr	r1, [r7, #8]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f00b fcb4 	bl	800e066 <memcpy>
    os_wlsbf2(nwkkey+1+LEN_ARTNONCE+LEN_NETID, devnonce);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	3307      	adds	r3, #7
 8002702:	89fa      	ldrh	r2, [r7, #14]
 8002704:	4611      	mov	r1, r2
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff fe20 	bl	800234c <os_wlsbf2>
    os_copyMem(artkey, nwkkey, 16);
 800270c:	2210      	movs	r2, #16
 800270e:	6879      	ldr	r1, [r7, #4]
 8002710:	6838      	ldr	r0, [r7, #0]
 8002712:	f00b fca8 	bl	800e066 <memcpy>
    artkey[0] = 0x02;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	2202      	movs	r2, #2
 800271a:	701a      	strb	r2, [r3, #0]

    os_getDevKey(AESkey);
 800271c:	4809      	ldr	r0, [pc, #36]	@ (8002744 <aes_sessKeys+0x74>)
 800271e:	f002 fd7d 	bl	800521c <os_getDevKey>
    os_aes(AES_ENC, nwkkey, 16);
 8002722:	2210      	movs	r2, #16
 8002724:	6879      	ldr	r1, [r7, #4]
 8002726:	2000      	movs	r0, #0
 8002728:	f7fe fcd6 	bl	80010d8 <os_aes>
    os_getDevKey(AESkey);
 800272c:	4805      	ldr	r0, [pc, #20]	@ (8002744 <aes_sessKeys+0x74>)
 800272e:	f002 fd75 	bl	800521c <os_getDevKey>
    os_aes(AES_ENC, artkey, 16);
 8002732:	2210      	movs	r2, #16
 8002734:	6839      	ldr	r1, [r7, #0]
 8002736:	2000      	movs	r0, #0
 8002738:	f7fe fcce 	bl	80010d8 <os_aes>
}
 800273c:	bf00      	nop
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	2000010c 	.word	0x2000010c

08002748 <getSensitivity>:
    { 141-135,  141-132, 141-129 },  // SF10
    { 141-138,  141-135, 141-132 },  // SF11
    { 141-141,  141-138, 141-135 }   // SF12
};

int getSensitivity (rps_t rps) {
 8002748:	b590      	push	{r4, r7, lr}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	80fb      	strh	r3, [r7, #6]
    return -141 + SENSITIVITY[getSf(rps)][getBw(rps)];
 8002752:	88fb      	ldrh	r3, [r7, #6]
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff fca3 	bl	80020a0 <getSf>
 800275a:	4603      	mov	r3, r0
 800275c:	461c      	mov	r4, r3
 800275e:	88fb      	ldrh	r3, [r7, #6]
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff fcad 	bl	80020c0 <getBw>
 8002766:	4603      	mov	r3, r0
 8002768:	4619      	mov	r1, r3
 800276a:	4a06      	ldr	r2, [pc, #24]	@ (8002784 <getSensitivity+0x3c>)
 800276c:	4623      	mov	r3, r4
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4423      	add	r3, r4
 8002772:	4413      	add	r3, r2
 8002774:	440b      	add	r3, r1
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	3b8d      	subs	r3, #141	@ 0x8d
}
 800277a:	4618      	mov	r0, r3
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	bd90      	pop	{r4, r7, pc}
 8002782:	bf00      	nop
 8002784:	08010224 	.word	0x08010224

08002788 <calcAirTime>:

ostime_t calcAirTime (rps_t rps, u1_t plen) {
 8002788:	b590      	push	{r4, r7, lr}
 800278a:	b087      	sub	sp, #28
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	460a      	mov	r2, r1
 8002792:	80fb      	strh	r3, [r7, #6]
 8002794:	4613      	mov	r3, r2
 8002796:	717b      	strb	r3, [r7, #5]
    u1_t bw = getBw(rps);  // 0,1,2 = 125,250,500kHz
 8002798:	88fb      	ldrh	r3, [r7, #6]
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff fc90 	bl	80020c0 <getBw>
 80027a0:	4603      	mov	r3, r0
 80027a2:	72fb      	strb	r3, [r7, #11]
    u1_t sf = getSf(rps);  // 0=FSK, 1..6 = SF7..12
 80027a4:	88fb      	ldrh	r3, [r7, #6]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff fc7a 	bl	80020a0 <getSf>
 80027ac:	4603      	mov	r3, r0
 80027ae:	72bb      	strb	r3, [r7, #10]
    if( sf == FSK ) {
 80027b0:	7abb      	ldrb	r3, [r7, #10]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10c      	bne.n	80027d0 <calcAirTime+0x48>
        return (plen+/*preamble*/5+/*syncword*/3+/*len*/1+/*crc*/2) * /*bits/byte*/8
 80027b6:	797b      	ldrb	r3, [r7, #5]
 80027b8:	330b      	adds	r3, #11
            * (s4_t)OSTICKS_PER_SEC / /*kbit/s*/50000;
 80027ba:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 80027be:	fb02 f303 	mul.w	r3, r2, r3
 80027c2:	4a3c      	ldr	r2, [pc, #240]	@ (80028b4 <calcAirTime+0x12c>)
 80027c4:	fb82 1203 	smull	r1, r2, r2, r3
 80027c8:	1312      	asrs	r2, r2, #12
 80027ca:	17db      	asrs	r3, r3, #31
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	e06d      	b.n	80028ac <calcAirTime+0x124>
    }
    u1_t sfx = 4*(sf+(7-SF7));
 80027d0:	7abb      	ldrb	r3, [r7, #10]
 80027d2:	3306      	adds	r3, #6
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	75fb      	strb	r3, [r7, #23]
    u1_t q = sfx - (sf >= SF11 ? 8 : 0);
 80027da:	7abb      	ldrb	r3, [r7, #10]
 80027dc:	2b04      	cmp	r3, #4
 80027de:	d901      	bls.n	80027e4 <calcAirTime+0x5c>
 80027e0:	2308      	movs	r3, #8
 80027e2:	e000      	b.n	80027e6 <calcAirTime+0x5e>
 80027e4:	2300      	movs	r3, #0
 80027e6:	7dfa      	ldrb	r2, [r7, #23]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	727b      	strb	r3, [r7, #9]
    int tmp = 8*plen - sfx + 28 + (getNocrc(rps)?0:16) - (getIh(rps)?20:0);
 80027ec:	797b      	ldrb	r3, [r7, #5]
 80027ee:	00da      	lsls	r2, r3, #3
 80027f0:	7dfb      	ldrb	r3, [r7, #23]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	f103 041c 	add.w	r4, r3, #28
 80027f8:	88fb      	ldrh	r3, [r7, #6]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff fc9d 	bl	800213a <getNocrc>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <calcAirTime+0x82>
 8002806:	2300      	movs	r3, #0
 8002808:	e000      	b.n	800280c <calcAirTime+0x84>
 800280a:	2310      	movs	r3, #16
 800280c:	441c      	add	r4, r3
 800280e:	88fb      	ldrh	r3, [r7, #6]
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff fcb9 	bl	8002188 <getIh>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <calcAirTime+0x98>
 800281c:	2314      	movs	r3, #20
 800281e:	e000      	b.n	8002822 <calcAirTime+0x9a>
 8002820:	2300      	movs	r3, #0
 8002822:	1ae3      	subs	r3, r4, r3
 8002824:	613b      	str	r3, [r7, #16]
    if( tmp > 0 ) {
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	2b00      	cmp	r3, #0
 800282a:	dd15      	ble.n	8002858 <calcAirTime+0xd0>
        tmp = (tmp + q - 1) / q;
 800282c:	7a7a      	ldrb	r2, [r7, #9]
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	4413      	add	r3, r2
 8002832:	1e5a      	subs	r2, r3, #1
 8002834:	7a7b      	ldrb	r3, [r7, #9]
 8002836:	fb92 f3f3 	sdiv	r3, r2, r3
 800283a:	613b      	str	r3, [r7, #16]
        tmp *= getCr(rps)+5;
 800283c:	88fb      	ldrh	r3, [r7, #6]
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff fc50 	bl	80020e4 <getCr>
 8002844:	4603      	mov	r3, r0
 8002846:	1d5a      	adds	r2, r3, #5
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	fb02 f303 	mul.w	r3, r2, r3
 800284e:	613b      	str	r3, [r7, #16]
        tmp += 8;
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	3308      	adds	r3, #8
 8002854:	613b      	str	r3, [r7, #16]
 8002856:	e001      	b.n	800285c <calcAirTime+0xd4>
    } else {
        tmp = 8;
 8002858:	2308      	movs	r3, #8
 800285a:	613b      	str	r3, [r7, #16]
    }
    tmp = (tmp<<2) + /*preamble*/49 /* 4 * (8 + 4.25) */;
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	3331      	adds	r3, #49	@ 0x31
 8002862:	613b      	str	r3, [r7, #16]
    //
    // osticks =  tmp * OSTICKS_PER_SEC * 1<<sf / bw
    //
    // 3 => counter reduced divisor 125000/8 => 15625
    // 2 => counter 2 shift on tmp
    sfx = sf+(7-SF7) - (3+2) - bw;
 8002864:	7aba      	ldrb	r2, [r7, #10]
 8002866:	7afb      	ldrb	r3, [r7, #11]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	b2db      	uxtb	r3, r3
 800286c:	3301      	adds	r3, #1
 800286e:	75fb      	strb	r3, [r7, #23]
    int div = 15625;
 8002870:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8002874:	60fb      	str	r3, [r7, #12]
    if( sfx > 4 ) {
 8002876:	7dfb      	ldrb	r3, [r7, #23]
 8002878:	2b04      	cmp	r3, #4
 800287a:	d907      	bls.n	800288c <calcAirTime+0x104>
        // prevent 32bit signed int overflow in last step
        div >>= sfx-4;
 800287c:	7dfb      	ldrb	r3, [r7, #23]
 800287e:	3b04      	subs	r3, #4
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	fa42 f303 	asr.w	r3, r2, r3
 8002886:	60fb      	str	r3, [r7, #12]
        sfx = 4;
 8002888:	2304      	movs	r3, #4
 800288a:	75fb      	strb	r3, [r7, #23]
    }
    // Need 32bit arithmetic for this last step
    return (((ostime_t)tmp << sfx) * OSTICKS_PER_SEC + div/2) / div;
 800288c:	7dfb      	ldrb	r3, [r7, #23]
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002898:	fb03 f202 	mul.w	r2, r3, r2
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	0fd9      	lsrs	r1, r3, #31
 80028a0:	440b      	add	r3, r1
 80028a2:	105b      	asrs	r3, r3, #1
 80028a4:	441a      	add	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	fb92 f3f3 	sdiv	r3, r2, r3
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	371c      	adds	r7, #28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd90      	pop	{r4, r7, pc}
 80028b4:	14f8b589 	.word	0x14f8b589

080028b8 <calcRxWindow>:
    us2osticksRound(128<<0)   // ------    DR_SF7CR
#endif
};


static ostime_t calcRxWindow (u1_t secs, dr_t dr) {
 80028b8:	b480      	push	{r7}
 80028ba:	b087      	sub	sp, #28
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	460a      	mov	r2, r1
 80028c2:	71fb      	strb	r3, [r7, #7]
 80028c4:	4613      	mov	r3, r2
 80028c6:	71bb      	strb	r3, [r7, #6]
    ostime_t rxoff, err;
    if( secs==0 ) {
 80028c8:	79fb      	ldrb	r3, [r7, #7]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d108      	bne.n	80028e0 <calcRxWindow+0x28>
        // aka 128 secs (next becaon)
        rxoff = LMIC.drift;
 80028ce:	4b22      	ldr	r3, [pc, #136]	@ (8002958 <calcRxWindow+0xa0>)
 80028d0:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80028d4:	617b      	str	r3, [r7, #20]
        err = LMIC.lastDriftDiff;
 80028d6:	4b20      	ldr	r3, [pc, #128]	@ (8002958 <calcRxWindow+0xa0>)
 80028d8:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 80028dc:	613b      	str	r3, [r7, #16]
 80028de:	e011      	b.n	8002904 <calcRxWindow+0x4c>
    } else {
        // scheduled RX window within secs into current beacon period
        rxoff = (LMIC.drift * (ostime_t)secs) >> BCN_INTV_exp;
 80028e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002958 <calcRxWindow+0xa0>)
 80028e2:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80028e6:	461a      	mov	r2, r3
 80028e8:	79fb      	ldrb	r3, [r7, #7]
 80028ea:	fb02 f303 	mul.w	r3, r2, r3
 80028ee:	11db      	asrs	r3, r3, #7
 80028f0:	617b      	str	r3, [r7, #20]
        err = (LMIC.lastDriftDiff * (ostime_t)secs) >> BCN_INTV_exp;
 80028f2:	4b19      	ldr	r3, [pc, #100]	@ (8002958 <calcRxWindow+0xa0>)
 80028f4:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 80028f8:	461a      	mov	r2, r3
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	fb02 f303 	mul.w	r3, r2, r3
 8002900:	11db      	asrs	r3, r3, #7
 8002902:	613b      	str	r3, [r7, #16]
    }
    u1_t rxsyms = MINRX_SYMS;
 8002904:	2305      	movs	r3, #5
 8002906:	73fb      	strb	r3, [r7, #15]
    err += (ostime_t)LMIC.maxDriftDiff * LMIC.missedBcns;
 8002908:	4b13      	ldr	r3, [pc, #76]	@ (8002958 <calcRxWindow+0xa0>)
 800290a:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 800290e:	461a      	mov	r2, r3
 8002910:	4b11      	ldr	r3, [pc, #68]	@ (8002958 <calcRxWindow+0xa0>)
 8002912:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8002916:	fb02 f303 	mul.w	r3, r2, r3
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	4413      	add	r3, r2
 800291e:	613b      	str	r3, [r7, #16]
    LMIC.rxsyms = MINRX_SYMS + (err / dr2hsym(dr));
 8002920:	79bb      	ldrb	r3, [r7, #6]
 8002922:	4a0e      	ldr	r2, [pc, #56]	@ (800295c <calcRxWindow+0xa4>)
 8002924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	fb92 f3f3 	sdiv	r3, r2, r3
 800292e:	b2db      	uxtb	r3, r3
 8002930:	3305      	adds	r3, #5
 8002932:	b2da      	uxtb	r2, r3
 8002934:	4b08      	ldr	r3, [pc, #32]	@ (8002958 <calcRxWindow+0xa0>)
 8002936:	741a      	strb	r2, [r3, #16]

    return (rxsyms-PAMBL_SYMS) * dr2hsym(dr) + rxoff;
 8002938:	7bfb      	ldrb	r3, [r7, #15]
 800293a:	3b08      	subs	r3, #8
 800293c:	79ba      	ldrb	r2, [r7, #6]
 800293e:	4907      	ldr	r1, [pc, #28]	@ (800295c <calcRxWindow+0xa4>)
 8002940:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002944:	fb03 f202 	mul.w	r2, r3, r2
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	4413      	add	r3, r2
}
 800294c:	4618      	mov	r0, r3
 800294e:	371c      	adds	r7, #28
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr
 8002958:	20000218 	.word	0x20000218
 800295c:	08010248 	.word	0x08010248

08002960 <calcBcnRxWindowFromMillis>:


// Setup beacon RX parameters assuming we have an error of ms (aka +/-(ms/2))
static void calcBcnRxWindowFromMillis (u1_t ms, bit_t ini) {
 8002960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002964:	b087      	sub	sp, #28
 8002966:	af00      	add	r7, sp, #0
 8002968:	4606      	mov	r6, r0
 800296a:	4608      	mov	r0, r1
 800296c:	4631      	mov	r1, r6
 800296e:	73f9      	strb	r1, [r7, #15]
 8002970:	4601      	mov	r1, r0
 8002972:	73b9      	strb	r1, [r7, #14]
    if( ini ) {
 8002974:	7bb9      	ldrb	r1, [r7, #14]
 8002976:	2900      	cmp	r1, #0
 8002978:	d014      	beq.n	80029a4 <calcBcnRxWindowFromMillis+0x44>
        LMIC.drift = 0;
 800297a:	493b      	ldr	r1, [pc, #236]	@ (8002a68 <calcBcnRxWindowFromMillis+0x108>)
 800297c:	2000      	movs	r0, #0
 800297e:	f8a1 00b4 	strh.w	r0, [r1, #180]	@ 0xb4
        LMIC.maxDriftDiff = 0;
 8002982:	4939      	ldr	r1, [pc, #228]	@ (8002a68 <calcBcnRxWindowFromMillis+0x108>)
 8002984:	2000      	movs	r0, #0
 8002986:	f8a1 00b8 	strh.w	r0, [r1, #184]	@ 0xb8
        LMIC.missedBcns = 0;
 800298a:	4937      	ldr	r1, [pc, #220]	@ (8002a68 <calcBcnRxWindowFromMillis+0x108>)
 800298c:	2000      	movs	r0, #0
 800298e:	f881 0131 	strb.w	r0, [r1, #305]	@ 0x131
        LMIC.bcninfo.flags |= BCN_NODRIFT|BCN_NODDIFF;
 8002992:	4935      	ldr	r1, [pc, #212]	@ (8002a68 <calcBcnRxWindowFromMillis+0x108>)
 8002994:	f891 1196 	ldrb.w	r1, [r1, #406]	@ 0x196
 8002998:	f041 010c 	orr.w	r1, r1, #12
 800299c:	b2c8      	uxtb	r0, r1
 800299e:	4932      	ldr	r1, [pc, #200]	@ (8002a68 <calcBcnRxWindowFromMillis+0x108>)
 80029a0:	f881 0196 	strb.w	r0, [r1, #406]	@ 0x196
    }
    ostime_t hsym = dr2hsym(DR_BCN);
 80029a4:	2142      	movs	r1, #66	@ 0x42
 80029a6:	6179      	str	r1, [r7, #20]
    LMIC.bcnRxsyms = MINRX_SYMS + ms2osticksCeil(ms) / hsym;
 80029a8:	7bf9      	ldrb	r1, [r7, #15]
 80029aa:	2000      	movs	r0, #0
 80029ac:	460c      	mov	r4, r1
 80029ae:	4605      	mov	r5, r0
 80029b0:	4620      	mov	r0, r4
 80029b2:	4629      	mov	r1, r5
 80029b4:	f04f 0a00 	mov.w	sl, #0
 80029b8:	f04f 0b00 	mov.w	fp, #0
 80029bc:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80029c0:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80029c4:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80029c8:	4650      	mov	r0, sl
 80029ca:	4659      	mov	r1, fp
 80029cc:	1b02      	subs	r2, r0, r4
 80029ce:	eb61 0305 	sbc.w	r3, r1, r5
 80029d2:	f04f 0000 	mov.w	r0, #0
 80029d6:	f04f 0100 	mov.w	r1, #0
 80029da:	0099      	lsls	r1, r3, #2
 80029dc:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80029e0:	0090      	lsls	r0, r2, #2
 80029e2:	4602      	mov	r2, r0
 80029e4:	460b      	mov	r3, r1
 80029e6:	eb12 0804 	adds.w	r8, r2, r4
 80029ea:	eb43 0905 	adc.w	r9, r3, r5
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	f04f 0300 	mov.w	r3, #0
 80029f6:	ea4f 2309 	mov.w	r3, r9, lsl #8
 80029fa:	ea43 6318 	orr.w	r3, r3, r8, lsr #24
 80029fe:	ea4f 2208 	mov.w	r2, r8, lsl #8
 8002a02:	4690      	mov	r8, r2
 8002a04:	4699      	mov	r9, r3
 8002a06:	4642      	mov	r2, r8
 8002a08:	464b      	mov	r3, r9
 8002a0a:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8002a0e:	1851      	adds	r1, r2, r1
 8002a10:	6039      	str	r1, [r7, #0]
 8002a12:	f143 0300 	adc.w	r3, r3, #0
 8002a16:	607b      	str	r3, [r7, #4]
 8002a18:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a1c:	f04f 0300 	mov.w	r3, #0
 8002a20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002a24:	f7fe f842 	bl	8000aac <__aeabi_ldivmod>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	3305      	adds	r3, #5
 8002a36:	b2da      	uxtb	r2, r3
 8002a38:	4b0b      	ldr	r3, [pc, #44]	@ (8002a68 <calcBcnRxWindowFromMillis+0x108>)
 8002a3a:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - (LMIC.bcnRxsyms-PAMBL_SYMS) * hsym;
 8002a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a68 <calcBcnRxWindowFromMillis+0x108>)
 8002a40:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8002a44:	f503 127a 	add.w	r2, r3, #4096000	@ 0x3e8000
 8002a48:	4b07      	ldr	r3, [pc, #28]	@ (8002a68 <calcBcnRxWindowFromMillis+0x108>)
 8002a4a:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 8002a4e:	3b08      	subs	r3, #8
 8002a50:	6979      	ldr	r1, [r7, #20]
 8002a52:	fb01 f303 	mul.w	r3, r1, r3
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	4a03      	ldr	r2, [pc, #12]	@ (8002a68 <calcBcnRxWindowFromMillis+0x108>)
 8002a5a:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
}
 8002a5e:	bf00      	nop
 8002a60:	371c      	adds	r7, #28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a68:	20000218 	.word	0x20000218

08002a6c <rxschedInit>:


// Setup scheduled RX window (ping/multicast slot)
static void rxschedInit (xref2rxsched_t rxsched) {
 8002a6c:	b590      	push	{r4, r7, lr}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
    os_clearMem(AESkey,16);
 8002a74:	2210      	movs	r2, #16
 8002a76:	2100      	movs	r1, #0
 8002a78:	482e      	ldr	r0, [pc, #184]	@ (8002b34 <rxschedInit+0xc8>)
 8002a7a:	f00b fa78 	bl	800df6e <memset>
    os_clearMem(LMIC.frame+8,8);
 8002a7e:	4b2e      	ldr	r3, [pc, #184]	@ (8002b38 <rxschedInit+0xcc>)
 8002a80:	2208      	movs	r2, #8
 8002a82:	2100      	movs	r1, #0
 8002a84:	4618      	mov	r0, r3
 8002a86:	f00b fa72 	bl	800df6e <memset>
    os_wlsbf4(LMIC.frame, LMIC.bcninfo.time);
 8002a8a:	4b2c      	ldr	r3, [pc, #176]	@ (8002b3c <rxschedInit+0xd0>)
 8002a8c:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8002a90:	4619      	mov	r1, r3
 8002a92:	482b      	ldr	r0, [pc, #172]	@ (8002b40 <rxschedInit+0xd4>)
 8002a94:	f7ff fc71 	bl	800237a <os_wlsbf4>
    os_wlsbf4(LMIC.frame+4, LMIC.devaddr);
 8002a98:	4a2a      	ldr	r2, [pc, #168]	@ (8002b44 <rxschedInit+0xd8>)
 8002a9a:	4b28      	ldr	r3, [pc, #160]	@ (8002b3c <rxschedInit+0xd0>)
 8002a9c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	f7ff fc69 	bl	800237a <os_wlsbf4>
    os_aes(AES_ENC,LMIC.frame,16);
 8002aa8:	2210      	movs	r2, #16
 8002aaa:	4925      	ldr	r1, [pc, #148]	@ (8002b40 <rxschedInit+0xd4>)
 8002aac:	2000      	movs	r0, #0
 8002aae:	f7fe fb13 	bl	80010d8 <os_aes>
    u1_t intvExp = rxsched->intvExp;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	785b      	ldrb	r3, [r3, #1]
 8002ab6:	73fb      	strb	r3, [r7, #15]
    ostime_t off = os_rlsbf2(LMIC.frame) & (0x0FFF >> (7 - intvExp)); // random offset (slot units)
 8002ab8:	4821      	ldr	r0, [pc, #132]	@ (8002b40 <rxschedInit+0xd4>)
 8002aba:	f7ff fbf8 	bl	80022ae <os_rlsbf2>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	7bfb      	ldrb	r3, [r7, #15]
 8002ac4:	f1c3 0307 	rsb	r3, r3, #7
 8002ac8:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8002acc:	fa42 f303 	asr.w	r3, r2, r3
 8002ad0:	400b      	ands	r3, r1
 8002ad2:	60bb      	str	r3, [r7, #8]
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 8002ad4:	4b19      	ldr	r3, [pc, #100]	@ (8002b3c <rxschedInit+0xd0>)
 8002ad6:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
                       BCN_RESERVE_osticks +
 8002ada:	4619      	mov	r1, r3
                       ms2osticks(BCN_SLOT_SPAN_ms * off)); // random offset osticks
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	1a9b      	subs	r3, r3, r2
 8002ae4:	019b      	lsls	r3, r3, #6
                       BCN_RESERVE_osticks +
 8002ae6:	440b      	add	r3, r1
 8002ae8:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 8002aec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002af0:	461a      	mov	r2, r3
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	605a      	str	r2, [r3, #4]
    rxsched->slot   = 0;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	709a      	strb	r2, [r3, #2]
    rxsched->rxtime = rxsched->rxbase - calcRxWindow(/*secs BCN_RESERVE*/2+(1<<intvExp),rxsched->dr);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685c      	ldr	r4, [r3, #4]
 8002b00:	7bfb      	ldrb	r3, [r7, #15]
 8002b02:	2201      	movs	r2, #1
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	3302      	adds	r3, #2
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	4619      	mov	r1, r3
 8002b14:	4610      	mov	r0, r2
 8002b16:	f7ff fecf 	bl	80028b8 <calcRxWindow>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	1ae2      	subs	r2, r4, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 8002b22:	4b06      	ldr	r3, [pc, #24]	@ (8002b3c <rxschedInit+0xd0>)
 8002b24:	7c1a      	ldrb	r2, [r3, #16]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	70da      	strb	r2, [r3, #3]
}
 8002b2a:	bf00      	nop
 8002b2c:	3714      	adds	r7, #20
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd90      	pop	{r4, r7, pc}
 8002b32:	bf00      	nop
 8002b34:	2000010c 	.word	0x2000010c
 8002b38:	20000368 	.word	0x20000368
 8002b3c:	20000218 	.word	0x20000218
 8002b40:	20000360 	.word	0x20000360
 8002b44:	20000364 	.word	0x20000364

08002b48 <rxschedNext>:


static bit_t rxschedNext (xref2rxsched_t rxsched, ostime_t cando) {
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  again:
    if( rxsched->rxtime - cando >= 0 )
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689a      	ldr	r2, [r3, #8]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	db01      	blt.n	8002b62 <rxschedNext+0x1a>
        return 1;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e03a      	b.n	8002bd8 <rxschedNext+0x90>
    u1_t slot;
    if( (slot=rxsched->slot) >= 128 )
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	789b      	ldrb	r3, [r3, #2]
 8002b66:	73fb      	strb	r3, [r7, #15]
 8002b68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	da01      	bge.n	8002b74 <rxschedNext+0x2c>
        return 0;
 8002b70:	2300      	movs	r3, #0
 8002b72:	e031      	b.n	8002bd8 <rxschedNext+0x90>
    u1_t intv = 1<<rxsched->intvExp;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	785b      	ldrb	r3, [r3, #1]
 8002b78:	461a      	mov	r2, r3
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	4093      	lsls	r3, r2
 8002b7e:	73bb      	strb	r3, [r7, #14]
    if( (rxsched->slot = (slot += (intv))) >= 128 )
 8002b80:	7bfa      	ldrb	r2, [r7, #15]
 8002b82:	7bbb      	ldrb	r3, [r7, #14]
 8002b84:	4413      	add	r3, r2
 8002b86:	73fb      	strb	r3, [r7, #15]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	7bfa      	ldrb	r2, [r7, #15]
 8002b8c:	709a      	strb	r2, [r3, #2]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	789b      	ldrb	r3, [r3, #2]
 8002b92:	b25b      	sxtb	r3, r3
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	da01      	bge.n	8002b9c <rxschedNext+0x54>
        return 0;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	e01d      	b.n	8002bd8 <rxschedNext+0x90>
    rxsched->rxtime = rxsched->rxbase
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6859      	ldr	r1, [r3, #4]
        + ((BCN_WINDOW_osticks * (ostime_t)slot) >> BCN_INTV_exp)
 8002ba0:	7bfa      	ldrb	r2, [r7, #15]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	011b      	lsls	r3, r3, #4
 8002ba6:	1a9b      	subs	r3, r3, r2
 8002ba8:	049b      	lsls	r3, r3, #18
 8002baa:	11db      	asrs	r3, r3, #7
 8002bac:	18cc      	adds	r4, r1, r3
        - calcRxWindow(/*secs BCN_RESERVE*/2+slot+intv,rxsched->dr);
 8002bae:	7bfa      	ldrb	r2, [r7, #15]
 8002bb0:	7bbb      	ldrb	r3, [r7, #14]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	3302      	adds	r3, #2
 8002bb8:	b2da      	uxtb	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	f7ff fe79 	bl	80028b8 <calcRxWindow>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	1ae2      	subs	r2, r4, r3
    rxsched->rxtime = rxsched->rxbase
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 8002bce:	4b04      	ldr	r3, [pc, #16]	@ (8002be0 <rxschedNext+0x98>)
 8002bd0:	7c1a      	ldrb	r2, [r3, #16]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	70da      	strb	r2, [r3, #3]
    goto again;
 8002bd6:	e7bc      	b.n	8002b52 <rxschedNext+0xa>
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3714      	adds	r7, #20
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd90      	pop	{r4, r7, pc}
 8002be0:	20000218 	.word	0x20000218

08002be4 <rndDelay>:


static ostime_t rndDelay (u1_t secSpan) {
 8002be4:	b590      	push	{r4, r7, lr}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	4603      	mov	r3, r0
 8002bec:	71fb      	strb	r3, [r7, #7]
    u2_t r = os_getRndU2();
 8002bee:	f003 f9bd 	bl	8005f6c <radio_rand1>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	021b      	lsls	r3, r3, #8
 8002bf6:	b21c      	sxth	r4, r3
 8002bf8:	f003 f9b8 	bl	8005f6c <radio_rand1>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	b21b      	sxth	r3, r3
 8002c00:	4323      	orrs	r3, r4
 8002c02:	b21b      	sxth	r3, r3
 8002c04:	817b      	strh	r3, [r7, #10]
    ostime_t delay = r;
 8002c06:	897b      	ldrh	r3, [r7, #10]
 8002c08:	60fb      	str	r3, [r7, #12]
    if( delay > OSTICKS_PER_SEC )
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8002c10:	dd0b      	ble.n	8002c2a <rndDelay+0x46>
        delay = r % (u2_t)OSTICKS_PER_SEC;
 8002c12:	897b      	ldrh	r3, [r7, #10]
 8002c14:	4a11      	ldr	r2, [pc, #68]	@ (8002c5c <rndDelay+0x78>)
 8002c16:	fba2 1203 	umull	r1, r2, r2, r3
 8002c1a:	0ad2      	lsrs	r2, r2, #11
 8002c1c:	f44f 41fa 	mov.w	r1, #32000	@ 0x7d00
 8002c20:	fb01 f202 	mul.w	r2, r1, r2
 8002c24:	1a9b      	subs	r3, r3, r2
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	60fb      	str	r3, [r7, #12]
    if( secSpan > 0 )
 8002c2a:	79fb      	ldrb	r3, [r7, #7]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d010      	beq.n	8002c52 <rndDelay+0x6e>
        delay += ((u1_t)r % secSpan) * OSTICKS_PER_SEC;
 8002c30:	897b      	ldrh	r3, [r7, #10]
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	79fa      	ldrb	r2, [r7, #7]
 8002c36:	fbb3 f1f2 	udiv	r1, r3, r2
 8002c3a:	fb01 f202 	mul.w	r2, r1, r2
 8002c3e:	1a9b      	subs	r3, r3, r2
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	461a      	mov	r2, r3
 8002c44:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8002c48:	fb02 f303 	mul.w	r3, r2, r3
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	4413      	add	r3, r2
 8002c50:	60fb      	str	r3, [r7, #12]
    return delay;
 8002c52:	68fb      	ldr	r3, [r7, #12]
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd90      	pop	{r4, r7, pc}
 8002c5c:	10624dd3 	.word	0x10624dd3

08002c60 <txDelay>:


static void txDelay (ostime_t reftime, u1_t secSpan) {
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	460b      	mov	r3, r1
 8002c6a:	70fb      	strb	r3, [r7, #3]
    reftime += rndDelay(secSpan);
 8002c6c:	78fb      	ldrb	r3, [r7, #3]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff ffb8 	bl	8002be4 <rndDelay>
 8002c74:	4602      	mov	r2, r0
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	607b      	str	r3, [r7, #4]
    if( LMIC.globalDutyRate == 0  ||  (reftime - LMIC.globalDutyAvail) > 0 ) {
 8002c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb8 <txDelay+0x58>)
 8002c7e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d006      	beq.n	8002c94 <txDelay+0x34>
 8002c86:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb8 <txDelay+0x58>)
 8002c88:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	dd0c      	ble.n	8002cae <txDelay+0x4e>
        LMIC.globalDutyAvail = reftime;
 8002c94:	4a08      	ldr	r2, [pc, #32]	@ (8002cb8 <txDelay+0x58>)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
        LMIC.opmode |= OP_RNDTX;
 8002c9c:	4b06      	ldr	r3, [pc, #24]	@ (8002cb8 <txDelay+0x58>)
 8002c9e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002ca2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	4b03      	ldr	r3, [pc, #12]	@ (8002cb8 <txDelay+0x58>)
 8002caa:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    }
}
 8002cae:	bf00      	nop
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20000218 	.word	0x20000218

08002cbc <setDrJoin>:


static void setDrJoin (u1_t reason, u1_t dr) {
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	460a      	mov	r2, r1
 8002cc6:	71fb      	strb	r3, [r7, #7]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	71bb      	strb	r3, [r7, #6]
                        e_.deveui    = MAIN::CDEV->getEui(),
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = LMIC.adrTxPow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    LMIC.datarate = dr;
 8002ccc:	4a04      	ldr	r2, [pc, #16]	@ (8002ce0 <setDrJoin+0x24>)
 8002cce:	79bb      	ldrb	r3, [r7, #6]
 8002cd0:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
    DO_DEVDB(LMIC.datarate,datarate);
}
 8002cd4:	bf00      	nop
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	20000218 	.word	0x20000218

08002ce4 <setDrTxpow>:


static void setDrTxpow (u1_t reason, u1_t dr, s1_t pow) {
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	71fb      	strb	r3, [r7, #7]
 8002cee:	460b      	mov	r3, r1
 8002cf0:	71bb      	strb	r3, [r7, #6]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	717b      	strb	r3, [r7, #5]
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = pow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    
    if( pow != KEEP_TXPOW )
 8002cf6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002cfa:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8002cfe:	d003      	beq.n	8002d08 <setDrTxpow+0x24>
        LMIC.adrTxPow = pow;
 8002d00:	4a0e      	ldr	r2, [pc, #56]	@ (8002d3c <setDrTxpow+0x58>)
 8002d02:	797b      	ldrb	r3, [r7, #5]
 8002d04:	f882 30af 	strb.w	r3, [r2, #175]	@ 0xaf
    if( LMIC.datarate != dr ) {
 8002d08:	4b0c      	ldr	r3, [pc, #48]	@ (8002d3c <setDrTxpow+0x58>)
 8002d0a:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8002d0e:	79ba      	ldrb	r2, [r7, #6]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d00c      	beq.n	8002d2e <setDrTxpow+0x4a>
        LMIC.datarate = dr;
 8002d14:	4a09      	ldr	r2, [pc, #36]	@ (8002d3c <setDrTxpow+0x58>)
 8002d16:	79bb      	ldrb	r3, [r7, #6]
 8002d18:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
        DO_DEVDB(LMIC.datarate,datarate);
        LMIC.opmode |= OP_NEXTCHNL;
 8002d1c:	4b07      	ldr	r3, [pc, #28]	@ (8002d3c <setDrTxpow+0x58>)
 8002d1e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8002d22:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	4b04      	ldr	r3, [pc, #16]	@ (8002d3c <setDrTxpow+0x58>)
 8002d2a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    }
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	20000218 	.word	0x20000218

08002d40 <initDefaultChannels>:
    // Default operational frequencies
    EU868_F1|BAND_CENTI, EU868_F2|BAND_CENTI, EU868_F3|BAND_CENTI,
    EU868_F4|BAND_MILLI, EU868_F5|BAND_MILLI, EU868_F6|BAND_DECI
};

static void initDefaultChannels (bit_t join) {
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	71fb      	strb	r3, [r7, #7]
    os_clearMem(&LMIC.channelFreq, sizeof(LMIC.channelFreq));
 8002d4a:	2240      	movs	r2, #64	@ 0x40
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	483a      	ldr	r0, [pc, #232]	@ (8002e38 <initDefaultChannels+0xf8>)
 8002d50:	f00b f90d 	bl	800df6e <memset>
    os_clearMem(&LMIC.channelDrMap, sizeof(LMIC.channelDrMap));
 8002d54:	2220      	movs	r2, #32
 8002d56:	2100      	movs	r1, #0
 8002d58:	4838      	ldr	r0, [pc, #224]	@ (8002e3c <initDefaultChannels+0xfc>)
 8002d5a:	f00b f908 	bl	800df6e <memset>
    os_clearMem(&LMIC.bands, sizeof(LMIC.bands));
 8002d5e:	2220      	movs	r2, #32
 8002d60:	2100      	movs	r1, #0
 8002d62:	4837      	ldr	r0, [pc, #220]	@ (8002e40 <initDefaultChannels+0x100>)
 8002d64:	f00b f903 	bl	800df6e <memset>

    LMIC.channelMap = (1 << NUM_DEFAULT_CHANNELS) - 1;
 8002d68:	4b36      	ldr	r3, [pc, #216]	@ (8002e44 <initDefaultChannels+0x104>)
 8002d6a:	223f      	movs	r2, #63	@ 0x3f
 8002d6c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    u1_t su = join ? 0 : NUM_DEFAULT_CHANNELS;
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <initDefaultChannels+0x3a>
 8002d76:	2300      	movs	r3, #0
 8002d78:	e000      	b.n	8002d7c <initDefaultChannels+0x3c>
 8002d7a:	2306      	movs	r3, #6
 8002d7c:	73fb      	strb	r3, [r7, #15]
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
 8002d7e:	2300      	movs	r3, #0
 8002d80:	73bb      	strb	r3, [r7, #14]
 8002d82:	e014      	b.n	8002dae <initDefaultChannels+0x6e>
        LMIC.channelFreq[fu]  = iniChannelFreq[su];
 8002d84:	7bfa      	ldrb	r2, [r7, #15]
 8002d86:	7bbb      	ldrb	r3, [r7, #14]
 8002d88:	492f      	ldr	r1, [pc, #188]	@ (8002e48 <initDefaultChannels+0x108>)
 8002d8a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002d8e:	492d      	ldr	r1, [pc, #180]	@ (8002e44 <initDefaultChannels+0x104>)
 8002d90:	3310      	adds	r3, #16
 8002d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LMIC.channelDrMap[fu] = DR_RANGE_MAP(DR_SF12,DR_SF7);
 8002d96:	7bbb      	ldrb	r3, [r7, #14]
 8002d98:	4a2a      	ldr	r2, [pc, #168]	@ (8002e44 <initDefaultChannels+0x104>)
 8002d9a:	3340      	adds	r3, #64	@ 0x40
 8002d9c:	213f      	movs	r1, #63	@ 0x3f
 8002d9e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( u1_t fu=0; fu<NUM_DEFAULT_CHANNELS; fu++,su++ ) {
 8002da2:	7bbb      	ldrb	r3, [r7, #14]
 8002da4:	3301      	adds	r3, #1
 8002da6:	73bb      	strb	r3, [r7, #14]
 8002da8:	7bfb      	ldrb	r3, [r7, #15]
 8002daa:	3301      	adds	r3, #1
 8002dac:	73fb      	strb	r3, [r7, #15]
 8002dae:	7bbb      	ldrb	r3, [r7, #14]
 8002db0:	2b05      	cmp	r3, #5
 8002db2:	d9e7      	bls.n	8002d84 <initDefaultChannels+0x44>
//    if( !join ) {
//        LMIC.channelDrMap[5] = DR_RANGE_MAP(DR_SF12,DR_SF7);
//        LMIC.channelDrMap[1] = DR_RANGE_MAP(DR_SF12,DR_FSK);
//    }

    LMIC.bands[BAND_MILLI].txcap    = 1000;  // 0.1%
 8002db4:	4b23      	ldr	r3, [pc, #140]	@ (8002e44 <initDefaultChannels+0x104>)
 8002db6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002dba:	841a      	strh	r2, [r3, #32]
    LMIC.bands[BAND_MILLI].txpow    = 14;
 8002dbc:	4b21      	ldr	r3, [pc, #132]	@ (8002e44 <initDefaultChannels+0x104>)
 8002dbe:	220e      	movs	r2, #14
 8002dc0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    LMIC.bands[BAND_MILLI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 8002dc4:	f003 f8d2 	bl	8005f6c <radio_rand1>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8002e44 <initDefaultChannels+0x104>)
 8002dd2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    LMIC.bands[BAND_CENTI].txcap    = 100;   // 1%
 8002dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8002e44 <initDefaultChannels+0x104>)
 8002dd8:	2264      	movs	r2, #100	@ 0x64
 8002dda:	851a      	strh	r2, [r3, #40]	@ 0x28
    LMIC.bands[BAND_CENTI].txpow    = 14;
 8002ddc:	4b19      	ldr	r3, [pc, #100]	@ (8002e44 <initDefaultChannels+0x104>)
 8002dde:	220e      	movs	r2, #14
 8002de0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    LMIC.bands[BAND_CENTI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 8002de4:	f003 f8c2 	bl	8005f6c <radio_rand1>
 8002de8:	4603      	mov	r3, r0
 8002dea:	f003 030f 	and.w	r3, r3, #15
 8002dee:	b2da      	uxtb	r2, r3
 8002df0:	4b14      	ldr	r3, [pc, #80]	@ (8002e44 <initDefaultChannels+0x104>)
 8002df2:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
    LMIC.bands[BAND_DECI ].txcap    = 10;    // 10%
 8002df6:	4b13      	ldr	r3, [pc, #76]	@ (8002e44 <initDefaultChannels+0x104>)
 8002df8:	220a      	movs	r2, #10
 8002dfa:	861a      	strh	r2, [r3, #48]	@ 0x30
    LMIC.bands[BAND_DECI ].txpow    = 27;
 8002dfc:	4b11      	ldr	r3, [pc, #68]	@ (8002e44 <initDefaultChannels+0x104>)
 8002dfe:	221b      	movs	r2, #27
 8002e00:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    LMIC.bands[BAND_DECI ].lastchnl = os_getRndU1() % MAX_CHANNELS;
 8002e04:	f003 f8b2 	bl	8005f6c <radio_rand1>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	f003 030f 	and.w	r3, r3, #15
 8002e0e:	b2da      	uxtb	r2, r3
 8002e10:	4b0c      	ldr	r3, [pc, #48]	@ (8002e44 <initDefaultChannels+0x104>)
 8002e12:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    LMIC.bands[BAND_MILLI].avail = 
    LMIC.bands[BAND_CENTI].avail =
    LMIC.bands[BAND_DECI ].avail = os_getTime();
 8002e16:	f002 fb7f 	bl	8005518 <os_getTime>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	4a09      	ldr	r2, [pc, #36]	@ (8002e44 <initDefaultChannels+0x104>)
 8002e1e:	6353      	str	r3, [r2, #52]	@ 0x34
 8002e20:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <initDefaultChannels+0x104>)
 8002e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    LMIC.bands[BAND_CENTI].avail =
 8002e24:	4a07      	ldr	r2, [pc, #28]	@ (8002e44 <initDefaultChannels+0x104>)
 8002e26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002e28:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <initDefaultChannels+0x104>)
 8002e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    LMIC.bands[BAND_MILLI].avail = 
 8002e2c:	4a05      	ldr	r2, [pc, #20]	@ (8002e44 <initDefaultChannels+0x104>)
 8002e2e:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8002e30:	bf00      	nop
 8002e32:	3710      	adds	r7, #16
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	20000258 	.word	0x20000258
 8002e3c:	20000298 	.word	0x20000298
 8002e40:	20000238 	.word	0x20000238
 8002e44:	20000218 	.word	0x20000218
 8002e48:	08010268 	.word	0x08010268

08002e4c <LMIC_setupChannel>:
    b->avail = os_getTime();
    b->lastchnl = os_getRndU1() % MAX_CHANNELS;
    return 1;
}

bit_t LMIC_setupChannel (u1_t chidx, u4_t freq, u2_t drmap, s1_t band) {
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6039      	str	r1, [r7, #0]
 8002e54:	4611      	mov	r1, r2
 8002e56:	461a      	mov	r2, r3
 8002e58:	4603      	mov	r3, r0
 8002e5a:	71fb      	strb	r3, [r7, #7]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	80bb      	strh	r3, [r7, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	71bb      	strb	r3, [r7, #6]
    if( chidx >= MAX_CHANNELS )
 8002e64:	79fb      	ldrb	r3, [r7, #7]
 8002e66:	2b0f      	cmp	r3, #15
 8002e68:	d901      	bls.n	8002e6e <LMIC_setupChannel+0x22>
        return 0;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	e054      	b.n	8002f18 <LMIC_setupChannel+0xcc>
    if( band == -1 ) {
 8002e6e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e76:	d121      	bne.n	8002ebc <LMIC_setupChannel+0x70>
        if( freq >= 869400000 && freq <= 869650000 )
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	4a2a      	ldr	r2, [pc, #168]	@ (8002f24 <LMIC_setupChannel+0xd8>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d908      	bls.n	8002e92 <LMIC_setupChannel+0x46>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	4a29      	ldr	r2, [pc, #164]	@ (8002f28 <LMIC_setupChannel+0xdc>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d804      	bhi.n	8002e92 <LMIC_setupChannel+0x46>
            freq |= BAND_DECI;   // 10% 27dBm
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	f043 0302 	orr.w	r3, r3, #2
 8002e8e:	603b      	str	r3, [r7, #0]
 8002e90:	e021      	b.n	8002ed6 <LMIC_setupChannel+0x8a>
        else if( (freq >= 868000000 && freq <= 868600000) ||
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	4a25      	ldr	r2, [pc, #148]	@ (8002f2c <LMIC_setupChannel+0xe0>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d903      	bls.n	8002ea2 <LMIC_setupChannel+0x56>
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	4a24      	ldr	r2, [pc, #144]	@ (8002f30 <LMIC_setupChannel+0xe4>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d907      	bls.n	8002eb2 <LMIC_setupChannel+0x66>
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	4a23      	ldr	r2, [pc, #140]	@ (8002f34 <LMIC_setupChannel+0xe8>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d315      	bcc.n	8002ed6 <LMIC_setupChannel+0x8a>
                 (freq >= 869700000 && freq <= 870000000)  )
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	4a22      	ldr	r2, [pc, #136]	@ (8002f38 <LMIC_setupChannel+0xec>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d811      	bhi.n	8002ed6 <LMIC_setupChannel+0x8a>
            freq |= BAND_CENTI;  // 1% 14dBm 
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	f043 0301 	orr.w	r3, r3, #1
 8002eb8:	603b      	str	r3, [r7, #0]
 8002eba:	e00c      	b.n	8002ed6 <LMIC_setupChannel+0x8a>
        else 
            freq |= BAND_MILLI;  // 0.1% 14dBm
    } else {
        if( band > BAND_AUX ) return 0;
 8002ebc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	dd01      	ble.n	8002ec8 <LMIC_setupChannel+0x7c>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	e027      	b.n	8002f18 <LMIC_setupChannel+0xcc>
        freq = (freq&~3) | band;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	f023 0203 	bic.w	r2, r3, #3
 8002ece:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	603b      	str	r3, [r7, #0]
    }
    LMIC.channelFreq [chidx] = freq;
 8002ed6:	79fb      	ldrb	r3, [r7, #7]
 8002ed8:	4918      	ldr	r1, [pc, #96]	@ (8002f3c <LMIC_setupChannel+0xf0>)
 8002eda:	3310      	adds	r3, #16
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LMIC.channelDrMap[chidx] = drmap==0 ? DR_RANGE_MAP(DR_SF12,DR_SF7) : drmap;
 8002ee2:	88bb      	ldrh	r3, [r7, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <LMIC_setupChannel+0xa0>
 8002ee8:	88ba      	ldrh	r2, [r7, #4]
 8002eea:	e000      	b.n	8002eee <LMIC_setupChannel+0xa2>
 8002eec:	223f      	movs	r2, #63	@ 0x3f
 8002eee:	79fb      	ldrb	r3, [r7, #7]
 8002ef0:	4912      	ldr	r1, [pc, #72]	@ (8002f3c <LMIC_setupChannel+0xf0>)
 8002ef2:	3340      	adds	r3, #64	@ 0x40
 8002ef4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    LMIC.channelMap |= 1<<chidx;  // enabled right away
 8002ef8:	4b10      	ldr	r3, [pc, #64]	@ (8002f3c <LMIC_setupChannel+0xf0>)
 8002efa:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8002efe:	b21a      	sxth	r2, r3
 8002f00:	79fb      	ldrb	r3, [r7, #7]
 8002f02:	2101      	movs	r1, #1
 8002f04:	fa01 f303 	lsl.w	r3, r1, r3
 8002f08:	b21b      	sxth	r3, r3
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	b21b      	sxth	r3, r3
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	4b0a      	ldr	r3, [pc, #40]	@ (8002f3c <LMIC_setupChannel+0xf0>)
 8002f12:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    return 1;
 8002f16:	2301      	movs	r3, #1
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	33d1fdbf 	.word	0x33d1fdbf
 8002f28:	33d5ce50 	.word	0x33d5ce50
 8002f2c:	33bca0ff 	.word	0x33bca0ff
 8002f30:	33c5c8c0 	.word	0x33c5c8c0
 8002f34:	33d691a0 	.word	0x33d691a0
 8002f38:	33db2580 	.word	0x33db2580
 8002f3c:	20000218 	.word	0x20000218

08002f40 <convFreq>:
    LMIC.channelFreq[channel] = 0;
    LMIC.channelDrMap[channel] = 0;
    LMIC.channelMap &= ~(1<<channel);
}

static u4_t convFreq (xref2u1_t ptr) {
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
    u4_t freq = (os_rlsbf4(ptr-1) >> 8) * 100;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff f9c3 	bl	80022d8 <os_rlsbf4>
 8002f52:	4603      	mov	r3, r0
 8002f54:	0a1b      	lsrs	r3, r3, #8
 8002f56:	2264      	movs	r2, #100	@ 0x64
 8002f58:	fb02 f303 	mul.w	r3, r2, r3
 8002f5c:	60fb      	str	r3, [r7, #12]
    if( freq < EU868_FREQ_MIN || freq > EU868_FREQ_MAX )
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	4a06      	ldr	r2, [pc, #24]	@ (8002f7c <convFreq+0x3c>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d303      	bcc.n	8002f6e <convFreq+0x2e>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	4a05      	ldr	r2, [pc, #20]	@ (8002f80 <convFreq+0x40>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d901      	bls.n	8002f72 <convFreq+0x32>
        freq = 0;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60fb      	str	r3, [r7, #12]
    return freq;
 8002f72:	68fb      	ldr	r3, [r7, #12]
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3710      	adds	r7, #16
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	337055c0 	.word	0x337055c0
 8002f80:	33db2580 	.word	0x33db2580

08002f84 <mapChannels>:

static u1_t mapChannels (u1_t chpage, u2_t chmap) {
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	460a      	mov	r2, r1
 8002f8e:	71fb      	strb	r3, [r7, #7]
 8002f90:	4613      	mov	r3, r2
 8002f92:	80bb      	strh	r3, [r7, #4]
    // Bad page, disable all channel, enable non-existent
    if( chpage != 0 || chmap==0 || (chmap & ~LMIC.channelMap) != 0 )
 8002f94:	79fb      	ldrb	r3, [r7, #7]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10a      	bne.n	8002fb0 <mapChannels+0x2c>
 8002f9a:	88bb      	ldrh	r3, [r7, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d007      	beq.n	8002fb0 <mapChannels+0x2c>
 8002fa0:	88ba      	ldrh	r2, [r7, #4]
 8002fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8003014 <mapChannels+0x90>)
 8002fa4:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <mapChannels+0x30>
        return 0;  // illegal input
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	e028      	b.n	8003006 <mapChannels+0x82>
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	73fb      	strb	r3, [r7, #15]
 8002fb8:	e01d      	b.n	8002ff6 <mapChannels+0x72>
        if( (chmap & (1<<chnl)) != 0 && LMIC.channelFreq[chnl] == 0 )
 8002fba:	88ba      	ldrh	r2, [r7, #4]
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
 8002fbe:	fa42 f303 	asr.w	r3, r2, r3
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d012      	beq.n	8002ff0 <mapChannels+0x6c>
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
 8002fcc:	4a11      	ldr	r2, [pc, #68]	@ (8003014 <mapChannels+0x90>)
 8002fce:	3310      	adds	r3, #16
 8002fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10b      	bne.n	8002ff0 <mapChannels+0x6c>
            chmap &= ~(1<<chnl); // ignore - channel is not defined
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe0:	b21b      	sxth	r3, r3
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	b21a      	sxth	r2, r3
 8002fe6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002fea:	4013      	ands	r3, r2
 8002fec:	b21b      	sxth	r3, r3
 8002fee:	80bb      	strh	r3, [r7, #4]
    for( u1_t chnl=0; chnl<MAX_CHANNELS; chnl++ ) {
 8002ff0:	7bfb      	ldrb	r3, [r7, #15]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	73fb      	strb	r3, [r7, #15]
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
 8002ff8:	2b0f      	cmp	r3, #15
 8002ffa:	d9de      	bls.n	8002fba <mapChannels+0x36>
    }
    LMIC.channelMap = chmap;
 8002ffc:	4a05      	ldr	r2, [pc, #20]	@ (8003014 <mapChannels+0x90>)
 8002ffe:	88bb      	ldrh	r3, [r7, #4]
 8003000:	f8a2 30a0 	strh.w	r3, [r2, #160]	@ 0xa0
    return 1;
 8003004:	2301      	movs	r3, #1
}
 8003006:	4618      	mov	r0, r3
 8003008:	3714      	adds	r7, #20
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	20000218 	.word	0x20000218

08003018 <updateTx>:


static void updateTx (ostime_t txbeg) {
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
    u4_t freq = LMIC.channelFreq[LMIC.txChnl];
 8003020:	4b21      	ldr	r3, [pc, #132]	@ (80030a8 <updateTx+0x90>)
 8003022:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8003026:	4a20      	ldr	r2, [pc, #128]	@ (80030a8 <updateTx+0x90>)
 8003028:	3310      	adds	r3, #16
 800302a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800302e:	617b      	str	r3, [r7, #20]
    // Update global/band specific duty cycle stats
    ostime_t airtime = calcAirTime(LMIC.rps, LMIC.dataLen);
 8003030:	4b1d      	ldr	r3, [pc, #116]	@ (80030a8 <updateTx+0x90>)
 8003032:	89db      	ldrh	r3, [r3, #14]
 8003034:	4a1c      	ldr	r2, [pc, #112]	@ (80030a8 <updateTx+0x90>)
 8003036:	f892 2147 	ldrb.w	r2, [r2, #327]	@ 0x147
 800303a:	4611      	mov	r1, r2
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff fba3 	bl	8002788 <calcAirTime>
 8003042:	6138      	str	r0, [r7, #16]
    // Update channel/global duty cycle stats
    xref2band_t band = &LMIC.bands[freq & 0x3];
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	f003 0303 	and.w	r3, r3, #3
 800304a:	3304      	adds	r3, #4
 800304c:	00db      	lsls	r3, r3, #3
 800304e:	4a16      	ldr	r2, [pc, #88]	@ (80030a8 <updateTx+0x90>)
 8003050:	4413      	add	r3, r2
 8003052:	60fb      	str	r3, [r7, #12]
    LMIC.freq  = freq & ~(u4_t)3;
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f023 0303 	bic.w	r3, r3, #3
 800305a:	4a13      	ldr	r2, [pc, #76]	@ (80030a8 <updateTx+0x90>)
 800305c:	6093      	str	r3, [r2, #8]
    LMIC.txpow = band->txpow;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8003064:	4b10      	ldr	r3, [pc, #64]	@ (80030a8 <updateTx+0x90>)
 8003066:	749a      	strb	r2, [r3, #18]
    band->avail = txbeg + airtime * band->txcap;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	881b      	ldrh	r3, [r3, #0]
 800306c:	461a      	mov	r2, r3
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	fb03 f202 	mul.w	r2, r3, r2
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	441a      	add	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	605a      	str	r2, [r3, #4]
    if( LMIC.globalDutyRate != 0 )
 800307c:	4b0a      	ldr	r3, [pc, #40]	@ (80030a8 <updateTx+0x90>)
 800307e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00b      	beq.n	800309e <updateTx+0x86>
        LMIC.globalDutyAvail = txbeg + (airtime<<LMIC.globalDutyRate);
 8003086:	4b08      	ldr	r3, [pc, #32]	@ (80030a8 <updateTx+0x90>)
 8003088:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800308c:	461a      	mov	r2, r3
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	fa03 f202 	lsl.w	r2, r3, r2
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4413      	add	r3, r2
 8003098:	4a03      	ldr	r2, [pc, #12]	@ (80030a8 <updateTx+0x90>)
 800309a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
}
 800309e:	bf00      	nop
 80030a0:	3718      	adds	r7, #24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	20000218 	.word	0x20000218

080030ac <nextTx>:

static ostime_t nextTx (ostime_t now) {
 80030ac:	b480      	push	{r7}
 80030ae:	b087      	sub	sp, #28
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
    u1_t bmap=0xF;
 80030b4:	230f      	movs	r3, #15
 80030b6:	75fb      	strb	r3, [r7, #23]
    do {
        ostime_t mintime = now + /*10h*/36000*OSTICKS_PER_SEC;
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	4b48      	ldr	r3, [pc, #288]	@ (80031dc <nextTx+0x130>)
 80030bc:	4413      	add	r3, r2
 80030be:	613b      	str	r3, [r7, #16]
        u1_t band=0;
 80030c0:	2300      	movs	r3, #0
 80030c2:	73fb      	strb	r3, [r7, #15]
        for( u1_t bi=0; bi<4; bi++ ) {
 80030c4:	2300      	movs	r3, #0
 80030c6:	73bb      	strb	r3, [r7, #14]
 80030c8:	e01d      	b.n	8003106 <nextTx+0x5a>
            if( (bmap & (1<<bi)) && mintime - LMIC.bands[bi].avail > 0 )
 80030ca:	7dfa      	ldrb	r2, [r7, #23]
 80030cc:	7bbb      	ldrb	r3, [r7, #14]
 80030ce:	fa42 f303 	asr.w	r3, r2, r3
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d012      	beq.n	8003100 <nextTx+0x54>
 80030da:	7bbb      	ldrb	r3, [r7, #14]
 80030dc:	4a40      	ldr	r2, [pc, #256]	@ (80031e0 <nextTx+0x134>)
 80030de:	3304      	adds	r3, #4
 80030e0:	00db      	lsls	r3, r3, #3
 80030e2:	4413      	add	r3, r2
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	dd08      	ble.n	8003100 <nextTx+0x54>
                mintime = LMIC.bands[band = bi].avail;
 80030ee:	7bbb      	ldrb	r3, [r7, #14]
 80030f0:	73fb      	strb	r3, [r7, #15]
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
 80030f4:	4a3a      	ldr	r2, [pc, #232]	@ (80031e0 <nextTx+0x134>)
 80030f6:	3304      	adds	r3, #4
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	4413      	add	r3, r2
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	613b      	str	r3, [r7, #16]
        for( u1_t bi=0; bi<4; bi++ ) {
 8003100:	7bbb      	ldrb	r3, [r7, #14]
 8003102:	3301      	adds	r3, #1
 8003104:	73bb      	strb	r3, [r7, #14]
 8003106:	7bbb      	ldrb	r3, [r7, #14]
 8003108:	2b03      	cmp	r3, #3
 800310a:	d9de      	bls.n	80030ca <nextTx+0x1e>
        }
        // Find next channel in given band
        u1_t chnl = LMIC.bands[band].lastchnl;
 800310c:	7bfb      	ldrb	r3, [r7, #15]
 800310e:	4a34      	ldr	r2, [pc, #208]	@ (80031e0 <nextTx+0x134>)
 8003110:	3304      	adds	r3, #4
 8003112:	00db      	lsls	r3, r3, #3
 8003114:	4413      	add	r3, r2
 8003116:	78db      	ldrb	r3, [r3, #3]
 8003118:	737b      	strb	r3, [r7, #13]
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
 800311a:	2300      	movs	r3, #0
 800311c:	733b      	strb	r3, [r7, #12]
 800311e:	e042      	b.n	80031a6 <nextTx+0xfa>
            if( (chnl = (chnl+1)) >= MAX_CHANNELS )
 8003120:	7b7b      	ldrb	r3, [r7, #13]
 8003122:	3301      	adds	r3, #1
 8003124:	737b      	strb	r3, [r7, #13]
 8003126:	7b7b      	ldrb	r3, [r7, #13]
 8003128:	2b0f      	cmp	r3, #15
 800312a:	d902      	bls.n	8003132 <nextTx+0x86>
                chnl -=  MAX_CHANNELS;
 800312c:	7b7b      	ldrb	r3, [r7, #13]
 800312e:	3b10      	subs	r3, #16
 8003130:	737b      	strb	r3, [r7, #13]
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
 8003132:	4b2b      	ldr	r3, [pc, #172]	@ (80031e0 <nextTx+0x134>)
 8003134:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8003138:	461a      	mov	r2, r3
 800313a:	7b7b      	ldrb	r3, [r7, #13]
 800313c:	fa42 f303 	asr.w	r3, r2, r3
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d02b      	beq.n	80031a0 <nextTx+0xf4>
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
 8003148:	7b7b      	ldrb	r3, [r7, #13]
 800314a:	4a25      	ldr	r2, [pc, #148]	@ (80031e0 <nextTx+0x134>)
 800314c:	3340      	adds	r3, #64	@ 0x40
 800314e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003152:	461a      	mov	r2, r3
 8003154:	4b22      	ldr	r3, [pc, #136]	@ (80031e0 <nextTx+0x134>)
 8003156:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800315a:	f003 030f 	and.w	r3, r3, #15
 800315e:	fa42 f303 	asr.w	r3, r2, r3
 8003162:	f003 0301 	and.w	r3, r3, #1
            if( (LMIC.channelMap & (1<<chnl)) != 0  &&  // channel enabled
 8003166:	2b00      	cmp	r3, #0
 8003168:	d01a      	beq.n	80031a0 <nextTx+0xf4>
                band == (LMIC.channelFreq[chnl] & 0x3) ) { // in selected band
 800316a:	7bfa      	ldrb	r2, [r7, #15]
 800316c:	7b7b      	ldrb	r3, [r7, #13]
 800316e:	491c      	ldr	r1, [pc, #112]	@ (80031e0 <nextTx+0x134>)
 8003170:	3310      	adds	r3, #16
 8003172:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003176:	f003 0303 	and.w	r3, r3, #3
                (LMIC.channelDrMap[chnl] & (1<<(LMIC.datarate&0xF))) != 0  &&
 800317a:	429a      	cmp	r2, r3
 800317c:	d110      	bne.n	80031a0 <nextTx+0xf4>
                LMIC.txChnl = LMIC.bands[band].lastchnl = chnl;
 800317e:	7bfa      	ldrb	r2, [r7, #15]
 8003180:	4917      	ldr	r1, [pc, #92]	@ (80031e0 <nextTx+0x134>)
 8003182:	1d13      	adds	r3, r2, #4
 8003184:	00db      	lsls	r3, r3, #3
 8003186:	440b      	add	r3, r1
 8003188:	7b79      	ldrb	r1, [r7, #13]
 800318a:	70d9      	strb	r1, [r3, #3]
 800318c:	4914      	ldr	r1, [pc, #80]	@ (80031e0 <nextTx+0x134>)
 800318e:	1d13      	adds	r3, r2, #4
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	440b      	add	r3, r1
 8003194:	78da      	ldrb	r2, [r3, #3]
 8003196:	4b12      	ldr	r3, [pc, #72]	@ (80031e0 <nextTx+0x134>)
 8003198:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
                return mintime;
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	e016      	b.n	80031ce <nextTx+0x122>
        for( u1_t ci=0; ci<MAX_CHANNELS; ci++ ) {
 80031a0:	7b3b      	ldrb	r3, [r7, #12]
 80031a2:	3301      	adds	r3, #1
 80031a4:	733b      	strb	r3, [r7, #12]
 80031a6:	7b3b      	ldrb	r3, [r7, #12]
 80031a8:	2b0f      	cmp	r3, #15
 80031aa:	d9b9      	bls.n	8003120 <nextTx+0x74>
            }
        }
        if( (bmap &= ~(1<<band)) == 0 ) {
 80031ac:	7bfb      	ldrb	r3, [r7, #15]
 80031ae:	2201      	movs	r2, #1
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	b25b      	sxtb	r3, r3
 80031b6:	43db      	mvns	r3, r3
 80031b8:	b25a      	sxtb	r2, r3
 80031ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80031be:	4013      	ands	r3, r2
 80031c0:	b25b      	sxtb	r3, r3
 80031c2:	75fb      	strb	r3, [r7, #23]
 80031c4:	7dfb      	ldrb	r3, [r7, #23]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	f47f af76 	bne.w	80030b8 <nextTx+0xc>
            // No feasible channel  found!
            return mintime;
 80031cc:	693b      	ldr	r3, [r7, #16]
        }
    } while(1);
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	371c      	adds	r7, #28
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	44aa2000 	.word	0x44aa2000
 80031e0:	20000218 	.word	0x20000218

080031e4 <setBcnRxParams>:


static void setBcnRxParams (void) {
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
    LMIC.dataLen = 0;
 80031e8:	4b10      	ldr	r3, [pc, #64]	@ (800322c <setBcnRxParams+0x48>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.freq = LMIC.channelFreq[LMIC.bcnChnl] & ~(u4_t)3;
 80031f0:	4b0e      	ldr	r3, [pc, #56]	@ (800322c <setBcnRxParams+0x48>)
 80031f2:	f893 3188 	ldrb.w	r3, [r3, #392]	@ 0x188
 80031f6:	4a0d      	ldr	r2, [pc, #52]	@ (800322c <setBcnRxParams+0x48>)
 80031f8:	3310      	adds	r3, #16
 80031fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031fe:	f023 0303 	bic.w	r3, r3, #3
 8003202:	4a0a      	ldr	r2, [pc, #40]	@ (800322c <setBcnRxParams+0x48>)
 8003204:	6093      	str	r3, [r2, #8]
    LMIC.rps  = setIh(setNocrc(dndr2rps((dr_t)DR_BCN),1),LEN_BCN);
 8003206:	2003      	movs	r0, #3
 8003208:	f7fe fff6 	bl	80021f8 <dndr2rps>
 800320c:	4603      	mov	r3, r0
 800320e:	2101      	movs	r1, #1
 8003210:	4618      	mov	r0, r3
 8003212:	f7fe ffa2 	bl	800215a <setNocrc>
 8003216:	4603      	mov	r3, r0
 8003218:	2111      	movs	r1, #17
 800321a:	4618      	mov	r0, r3
 800321c:	f7fe ffc3 	bl	80021a6 <setIh>
 8003220:	4603      	mov	r3, r0
 8003222:	461a      	mov	r2, r3
 8003224:	4b01      	ldr	r3, [pc, #4]	@ (800322c <setBcnRxParams+0x48>)
 8003226:	81da      	strh	r2, [r3, #14]
}
 8003228:	bf00      	nop
 800322a:	bd80      	pop	{r7, pc}
 800322c:	20000218 	.word	0x20000218

08003230 <initJoinLoop>:

#define setRx1Params() /*LMIC.freq/rps remain unchanged*/

static void initJoinLoop (void) {
 8003230:	b598      	push	{r3, r4, r7, lr}
 8003232:	af00      	add	r7, sp, #0
#if CFG_TxContinuousMode
  LMIC.txChnl = 0;
#else
    LMIC.txChnl = os_getRndU1() % NUM_DEFAULT_CHANNELS;
 8003234:	f002 fe9a 	bl	8005f6c <radio_rand1>
 8003238:	4603      	mov	r3, r0
 800323a:	461a      	mov	r2, r3
 800323c:	4b15      	ldr	r3, [pc, #84]	@ (8003294 <initJoinLoop+0x64>)
 800323e:	fba3 1302 	umull	r1, r3, r3, r2
 8003242:	0899      	lsrs	r1, r3, #2
 8003244:	460b      	mov	r3, r1
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	440b      	add	r3, r1
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	b2da      	uxtb	r2, r3
 8003250:	4b11      	ldr	r3, [pc, #68]	@ (8003298 <initJoinLoop+0x68>)
 8003252:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
#endif
    LMIC.adrTxPow = 14;
 8003256:	4b10      	ldr	r3, [pc, #64]	@ (8003298 <initJoinLoop+0x68>)
 8003258:	220e      	movs	r2, #14
 800325a:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf
    setDrJoin(DRCHG_SET, DR_SF7);
 800325e:	2105      	movs	r1, #5
 8003260:	2000      	movs	r0, #0
 8003262:	f7ff fd2b 	bl	8002cbc <setDrJoin>
    initDefaultChannels(1);
 8003266:	2001      	movs	r0, #1
 8003268:	f7ff fd6a 	bl	8002d40 <initDefaultChannels>
    ASSERT((LMIC.opmode & OP_NEXTCHNL)==0);
 800326c:	4b0a      	ldr	r3, [pc, #40]	@ (8003298 <initJoinLoop+0x68>)
 800326e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003272:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <initJoinLoop+0x4e>
 800327a:	f7fe fe71 	bl	8001f60 <hal_failed>
    LMIC.txend = LMIC.bands[BAND_MILLI].avail + rndDelay(8);
 800327e:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <initJoinLoop+0x68>)
 8003280:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8003282:	2008      	movs	r0, #8
 8003284:	f7ff fcae 	bl	8002be4 <rndDelay>
 8003288:	4603      	mov	r3, r0
 800328a:	4423      	add	r3, r4
 800328c:	4a02      	ldr	r2, [pc, #8]	@ (8003298 <initJoinLoop+0x68>)
 800328e:	6013      	str	r3, [r2, #0]
}
 8003290:	bf00      	nop
 8003292:	bd98      	pop	{r3, r4, r7, pc}
 8003294:	aaaaaaab 	.word	0xaaaaaaab
 8003298:	20000218 	.word	0x20000218

0800329c <nextJoinState>:


static ostime_t nextJoinState (void) {
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
    u1_t failed = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	71fb      	strb	r3, [r7, #7]

    // Try 869.x and then 864.x with same DR
    // If both fail try next lower datarate
    if( ++LMIC.txChnl == NUM_DEFAULT_CHANNELS )
 80032a6:	4b30      	ldr	r3, [pc, #192]	@ (8003368 <nextJoinState+0xcc>)
 80032a8:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 80032ac:	3301      	adds	r3, #1
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003368 <nextJoinState+0xcc>)
 80032b2:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
 80032b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003368 <nextJoinState+0xcc>)
 80032b8:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 80032bc:	2b06      	cmp	r3, #6
 80032be:	d103      	bne.n	80032c8 <nextJoinState+0x2c>
        LMIC.txChnl = 0;
 80032c0:	4b29      	ldr	r3, [pc, #164]	@ (8003368 <nextJoinState+0xcc>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
    if( (++LMIC.txCnt & 1) == 0 ) {
 80032c8:	4b27      	ldr	r3, [pc, #156]	@ (8003368 <nextJoinState+0xcc>)
 80032ca:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80032ce:	3301      	adds	r3, #1
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	4b25      	ldr	r3, [pc, #148]	@ (8003368 <nextJoinState+0xcc>)
 80032d4:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 80032d8:	4b23      	ldr	r3, [pc, #140]	@ (8003368 <nextJoinState+0xcc>)
 80032da:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d112      	bne.n	800330c <nextJoinState+0x70>
        // Lower DR every 2nd try (having tried 868.x and 864.x with the same DR)
        if( LMIC.datarate == DR_SF12 )
 80032e6:	4b20      	ldr	r3, [pc, #128]	@ (8003368 <nextJoinState+0xcc>)
 80032e8:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d102      	bne.n	80032f6 <nextJoinState+0x5a>
            failed = 1; // we have tried all DR - signal EV_JOIN_FAILED
 80032f0:	2301      	movs	r3, #1
 80032f2:	71fb      	strb	r3, [r7, #7]
 80032f4:	e00a      	b.n	800330c <nextJoinState+0x70>
        else
            setDrJoin(DRCHG_NOJACC, decDR((dr_t)LMIC.datarate));
 80032f6:	4b1c      	ldr	r3, [pc, #112]	@ (8003368 <nextJoinState+0xcc>)
 80032f8:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7fe ff8f 	bl	8002220 <decDR>
 8003302:	4603      	mov	r3, r0
 8003304:	4619      	mov	r1, r3
 8003306:	2001      	movs	r0, #1
 8003308:	f7ff fcd8 	bl	8002cbc <setDrJoin>
    }
    // Clear NEXTCHNL because join state engine controls channel hopping
    LMIC.opmode &= ~OP_NEXTCHNL;
 800330c:	4b16      	ldr	r3, [pc, #88]	@ (8003368 <nextJoinState+0xcc>)
 800330e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003312:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003316:	b29a      	uxth	r2, r3
 8003318:	4b13      	ldr	r3, [pc, #76]	@ (8003368 <nextJoinState+0xcc>)
 800331a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    // Move txend to randomize synchronized concurrent joins.
    // Duty cycle is based on txend.
    ostime_t time = os_getTime();
 800331e:	f002 f8fb 	bl	8005518 <os_getTime>
 8003322:	6038      	str	r0, [r7, #0]
    if( time - LMIC.bands[BAND_MILLI].avail < 0 )
 8003324:	4b10      	ldr	r3, [pc, #64]	@ (8003368 <nextJoinState+0xcc>)
 8003326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b00      	cmp	r3, #0
 800332e:	da02      	bge.n	8003336 <nextJoinState+0x9a>
        time = LMIC.bands[BAND_MILLI].avail;
 8003330:	4b0d      	ldr	r3, [pc, #52]	@ (8003368 <nextJoinState+0xcc>)
 8003332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003334:	603b      	str	r3, [r7, #0]
        (isTESTMODE()
         // Avoid collision with JOIN ACCEPT @ SF12 being sent by GW (but we missed it)
         ? DNW2_SAFETY_ZONE
         // Otherwise: randomize join (street lamp case):
         // SF12:255, SF11:127, .., SF7:8secs
         : DNW2_SAFETY_ZONE+rndDelay(255>>LMIC.datarate));
 8003336:	4b0c      	ldr	r3, [pc, #48]	@ (8003368 <nextJoinState+0xcc>)
 8003338:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800333c:	461a      	mov	r2, r3
 800333e:	23ff      	movs	r3, #255	@ 0xff
 8003340:	4113      	asrs	r3, r2
 8003342:	b2db      	uxtb	r3, r3
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff fc4d 	bl	8002be4 <rndDelay>
 800334a:	4603      	mov	r3, r0
 800334c:	f503 33bb 	add.w	r3, r3, #95744	@ 0x17600
 8003350:	f503 7380 	add.w	r3, r3, #256	@ 0x100
    LMIC.txend = time +
 8003354:	683a      	ldr	r2, [r7, #0]
 8003356:	4413      	add	r3, r2
 8003358:	4a03      	ldr	r2, [pc, #12]	@ (8003368 <nextJoinState+0xcc>)
 800335a:	6013      	str	r3, [r2, #0]
    // 1 - triggers EV_JOIN_FAILED event
    return failed;
 800335c:	79fb      	ldrb	r3, [r7, #7]
}
 800335e:	4618      	mov	r0, r3
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	20000218 	.word	0x20000218

0800336c <runEngineUpdate>:
#else
#error Unsupported frequency band!
#endif


static void runEngineUpdate (xref2osjob_t osjob) {
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
    engineUpdate();
 8003374:	f001 fcb6 	bl	8004ce4 <engineUpdate>
}
 8003378:	bf00      	nop
 800337a:	3708      	adds	r7, #8
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}

08003380 <reportEvent>:


static void reportEvent (ev_t ev) {
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	71fb      	strb	r3, [r7, #7]
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = ev));
    ON_LMIC_EVENT(ev);
 800338a:	79fb      	ldrb	r3, [r7, #7]
 800338c:	4618      	mov	r0, r3
 800338e:	f001 ffb5 	bl	80052fc <onEvent>
    engineUpdate();
 8003392:	f001 fca7 	bl	8004ce4 <engineUpdate>
}
 8003396:	bf00      	nop
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <runReset>:


static void runReset (xref2osjob_t osjob) {
 800339e:	b580      	push	{r7, lr}
 80033a0:	b082      	sub	sp, #8
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
    // Disable session
    LMIC_reset();
 80033a6:	f001 fe67 	bl	8005078 <LMIC_reset>
    LMIC_startJoining();
 80033aa:	f001 fa0f 	bl	80047cc <LMIC_startJoining>
    reportEvent(EV_RESET);
 80033ae:	200c      	movs	r0, #12
 80033b0:	f7ff ffe6 	bl	8003380 <reportEvent>
}
 80033b4:	bf00      	nop
 80033b6:	3708      	adds	r7, #8
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <stateJustJoined>:

static void stateJustJoined (void) {
 80033bc:	b480      	push	{r7}
 80033be:	af00      	add	r7, sp, #0
    LMIC.seqnoDn     = LMIC.seqnoUp = 0;
 80033c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003480 <stateJustJoined+0xc4>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
 80033c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003480 <stateJustJoined+0xc4>)
 80033ca:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80033ce:	4a2c      	ldr	r2, [pc, #176]	@ (8003480 <stateJustJoined+0xc4>)
 80033d0:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
    LMIC.rejoinCnt   = 0;
 80033d4:	4b2a      	ldr	r3, [pc, #168]	@ (8003480 <stateJustJoined+0xc4>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
    LMIC.dnConf      = LMIC.adrChanged = LMIC.ladrAns = LMIC.devsAns = 0;
 80033dc:	4b28      	ldr	r3, [pc, #160]	@ (8003480 <stateJustJoined+0xc4>)
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
 80033e4:	4b26      	ldr	r3, [pc, #152]	@ (8003480 <stateJustJoined+0xc4>)
 80033e6:	f893 2126 	ldrb.w	r2, [r3, #294]	@ 0x126
 80033ea:	4b25      	ldr	r3, [pc, #148]	@ (8003480 <stateJustJoined+0xc4>)
 80033ec:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
 80033f0:	4b23      	ldr	r3, [pc, #140]	@ (8003480 <stateJustJoined+0xc4>)
 80033f2:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 80033f6:	4b22      	ldr	r3, [pc, #136]	@ (8003480 <stateJustJoined+0xc4>)
 80033f8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
 80033fc:	4b20      	ldr	r3, [pc, #128]	@ (8003480 <stateJustJoined+0xc4>)
 80033fe:	f893 2122 	ldrb.w	r2, [r3, #290]	@ 0x122
 8003402:	4b1f      	ldr	r3, [pc, #124]	@ (8003480 <stateJustJoined+0xc4>)
 8003404:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    LMIC.moreData    = LMIC.dn2Ans = LMIC.snchAns = LMIC.dutyCapAns = 0;
 8003408:	4b1d      	ldr	r3, [pc, #116]	@ (8003480 <stateJustJoined+0xc4>)
 800340a:	2200      	movs	r2, #0
 800340c:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
 8003410:	4b1b      	ldr	r3, [pc, #108]	@ (8003480 <stateJustJoined+0xc4>)
 8003412:	f893 2129 	ldrb.w	r2, [r3, #297]	@ 0x129
 8003416:	4b1a      	ldr	r3, [pc, #104]	@ (8003480 <stateJustJoined+0xc4>)
 8003418:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
 800341c:	4b18      	ldr	r3, [pc, #96]	@ (8003480 <stateJustJoined+0xc4>)
 800341e:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 8003422:	4b17      	ldr	r3, [pc, #92]	@ (8003480 <stateJustJoined+0xc4>)
 8003424:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
 8003428:	4b15      	ldr	r3, [pc, #84]	@ (8003480 <stateJustJoined+0xc4>)
 800342a:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 800342e:	4b14      	ldr	r3, [pc, #80]	@ (8003480 <stateJustJoined+0xc4>)
 8003430:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    LMIC.pingSetAns  = 0;
 8003434:	4b12      	ldr	r3, [pc, #72]	@ (8003480 <stateJustJoined+0xc4>)
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    LMIC.upRepeat    = 0;
 800343c:	4b10      	ldr	r3, [pc, #64]	@ (8003480 <stateJustJoined+0xc4>)
 800343e:	2200      	movs	r2, #0
 8003440:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
    LMIC.adrAckReq   = LINK_CHECK_INIT;
 8003444:	4b0e      	ldr	r3, [pc, #56]	@ (8003480 <stateJustJoined+0xc4>)
 8003446:	22f4      	movs	r2, #244	@ 0xf4
 8003448:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    LMIC.dn2Dr       = DR_DNW2;
 800344c:	4b0c      	ldr	r3, [pc, #48]	@ (8003480 <stateJustJoined+0xc4>)
 800344e:	2200      	movs	r2, #0
 8003450:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.dn2Freq     = FREQ_DNW2;
 8003454:	4b0a      	ldr	r3, [pc, #40]	@ (8003480 <stateJustJoined+0xc4>)
 8003456:	4a0b      	ldr	r2, [pc, #44]	@ (8003484 <stateJustJoined+0xc8>)
 8003458:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    LMIC.bcnChnl     = CHNL_BCN;
 800345c:	4b08      	ldr	r3, [pc, #32]	@ (8003480 <stateJustJoined+0xc4>)
 800345e:	2205      	movs	r2, #5
 8003460:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    LMIC.ping.freq   = FREQ_PING;
 8003464:	4b06      	ldr	r3, [pc, #24]	@ (8003480 <stateJustJoined+0xc4>)
 8003466:	4a07      	ldr	r2, [pc, #28]	@ (8003484 <stateJustJoined+0xc8>)
 8003468:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    LMIC.ping.dr     = DR_PING;
 800346c:	4b04      	ldr	r3, [pc, #16]	@ (8003480 <stateJustJoined+0xc4>)
 800346e:	2203      	movs	r2, #3
 8003470:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
}
 8003474:	bf00      	nop
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	20000218 	.word	0x20000218
 8003484:	33d3e608 	.word	0x33d3e608

08003488 <decodeBeacon>:
// ================================================================================
// Decoding frames


// Decode beacon  - do not overwrite bcninfo unless we have a match!
static int decodeBeacon (void) {
 8003488:	b590      	push	{r4, r7, lr}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
    ASSERT(LMIC.dataLen == LEN_BCN); // implicit header RX guarantees this
 800348e:	4b46      	ldr	r3, [pc, #280]	@ (80035a8 <decodeBeacon+0x120>)
 8003490:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003494:	2b11      	cmp	r3, #17
 8003496:	d001      	beq.n	800349c <decodeBeacon+0x14>
 8003498:	f7fe fd62 	bl	8001f60 <hal_failed>
    xref2u1_t d = LMIC.frame;
 800349c:	4b43      	ldr	r3, [pc, #268]	@ (80035ac <decodeBeacon+0x124>)
 800349e:	607b      	str	r3, [r7, #4]
    if(
#if defined CFG_eu868
        d[OFF_BCN_CRC1] != (u1_t)os_crc16(d,OFF_BCN_CRC1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	3307      	adds	r3, #7
 80034a4:	781c      	ldrb	r4, [r3, #0]
 80034a6:	2107      	movs	r1, #7
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f7fe ffb0 	bl	800240e <os_crc16>
 80034ae:	4603      	mov	r3, r0
 80034b0:	b2db      	uxtb	r3, r3
    if(
 80034b2:	429c      	cmp	r4, r3
 80034b4:	d001      	beq.n	80034ba <decodeBeacon+0x32>
#elif CFG_us915
        os_rlsbf2(&d[OFF_BCN_CRC1]) != os_crc16(d,OFF_BCN_CRC1)
#endif
        )
        return 0;   // first (common) part fails CRC check
 80034b6:	2300      	movs	r3, #0
 80034b8:	e071      	b.n	800359e <decodeBeacon+0x116>
    // First set of fields is ok
    u4_t bcnnetid = os_rlsbf4(&d[OFF_BCN_NETID]) & 0xFFFFFF;
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f7fe ff0c 	bl	80022d8 <os_rlsbf4>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80034c6:	603b      	str	r3, [r7, #0]
    if( bcnnetid != LMIC.netid )
 80034c8:	4b37      	ldr	r3, [pc, #220]	@ (80035a8 <decodeBeacon+0x120>)
 80034ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80034ce:	683a      	ldr	r2, [r7, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d002      	beq.n	80034da <decodeBeacon+0x52>
        return -1;  // not the beacon we're looking for
 80034d4:	f04f 33ff 	mov.w	r3, #4294967295
 80034d8:	e061      	b.n	800359e <decodeBeacon+0x116>

    LMIC.bcninfo.flags &= ~(BCN_PARTIAL|BCN_FULL);
 80034da:	4b33      	ldr	r3, [pc, #204]	@ (80035a8 <decodeBeacon+0x120>)
 80034dc:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80034e0:	f023 0303 	bic.w	r3, r3, #3
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	4b30      	ldr	r3, [pc, #192]	@ (80035a8 <decodeBeacon+0x120>)
 80034e8:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
    // Match - update bcninfo structure
    LMIC.bcninfo.snr    = LMIC.snr;
 80034ec:	4b2e      	ldr	r3, [pc, #184]	@ (80035a8 <decodeBeacon+0x120>)
 80034ee:	f993 200d 	ldrsb.w	r2, [r3, #13]
 80034f2:	4b2d      	ldr	r3, [pc, #180]	@ (80035a8 <decodeBeacon+0x120>)
 80034f4:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    LMIC.bcninfo.rssi   = LMIC.rssi;
 80034f8:	4b2b      	ldr	r3, [pc, #172]	@ (80035a8 <decodeBeacon+0x120>)
 80034fa:	f993 200c 	ldrsb.w	r2, [r3, #12]
 80034fe:	4b2a      	ldr	r3, [pc, #168]	@ (80035a8 <decodeBeacon+0x120>)
 8003500:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
    LMIC.bcninfo.txtime = LMIC.rxtime - AIRTIME_BCN_osticks;
 8003504:	4b28      	ldr	r3, [pc, #160]	@ (80035a8 <decodeBeacon+0x120>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f5a3 5390 	sub.w	r3, r3, #4608	@ 0x1200
 800350c:	3b0c      	subs	r3, #12
 800350e:	4a26      	ldr	r2, [pc, #152]	@ (80035a8 <decodeBeacon+0x120>)
 8003510:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
    LMIC.bcninfo.time   = os_rlsbf4(&d[OFF_BCN_TIME]);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3303      	adds	r3, #3
 8003518:	4618      	mov	r0, r3
 800351a:	f7fe fedd 	bl	80022d8 <os_rlsbf4>
 800351e:	4603      	mov	r3, r0
 8003520:	4a21      	ldr	r2, [pc, #132]	@ (80035a8 <decodeBeacon+0x120>)
 8003522:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
    LMIC.bcninfo.flags |= BCN_PARTIAL;
 8003526:	4b20      	ldr	r3, [pc, #128]	@ (80035a8 <decodeBeacon+0x120>)
 8003528:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 800352c:	f043 0301 	orr.w	r3, r3, #1
 8003530:	b2da      	uxtb	r2, r3
 8003532:	4b1d      	ldr	r3, [pc, #116]	@ (80035a8 <decodeBeacon+0x120>)
 8003534:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196

    // Check 2nd set
    if( os_rlsbf2(&d[OFF_BCN_CRC2]) != os_crc16(d,OFF_BCN_CRC2) )
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	330f      	adds	r3, #15
 800353c:	4618      	mov	r0, r3
 800353e:	f7fe feb6 	bl	80022ae <os_rlsbf2>
 8003542:	4603      	mov	r3, r0
 8003544:	461c      	mov	r4, r3
 8003546:	210f      	movs	r1, #15
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f7fe ff60 	bl	800240e <os_crc16>
 800354e:	4603      	mov	r3, r0
 8003550:	429c      	cmp	r4, r3
 8003552:	d001      	beq.n	8003558 <decodeBeacon+0xd0>
        return 1;
 8003554:	2301      	movs	r3, #1
 8003556:	e022      	b.n	800359e <decodeBeacon+0x116>
    // Second set of fields is ok
    LMIC.bcninfo.lat    = (s4_t)os_rlsbf4(&d[OFF_BCN_LAT-1]) >> 8; // read as signed 24-bit
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	3308      	adds	r3, #8
 800355c:	4618      	mov	r0, r3
 800355e:	f7fe febb 	bl	80022d8 <os_rlsbf4>
 8003562:	4603      	mov	r3, r0
 8003564:	121b      	asrs	r3, r3, #8
 8003566:	4a10      	ldr	r2, [pc, #64]	@ (80035a8 <decodeBeacon+0x120>)
 8003568:	f8c2 31a0 	str.w	r3, [r2, #416]	@ 0x1a0
    LMIC.bcninfo.lon    = (s4_t)os_rlsbf4(&d[OFF_BCN_LON-1]) >> 8; // ditto
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	330b      	adds	r3, #11
 8003570:	4618      	mov	r0, r3
 8003572:	f7fe feb1 	bl	80022d8 <os_rlsbf4>
 8003576:	4603      	mov	r3, r0
 8003578:	121b      	asrs	r3, r3, #8
 800357a:	4a0b      	ldr	r2, [pc, #44]	@ (80035a8 <decodeBeacon+0x120>)
 800357c:	f8c2 31a4 	str.w	r3, [r2, #420]	@ 0x1a4
    LMIC.bcninfo.info   = d[OFF_BCN_INFO];
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	7a1a      	ldrb	r2, [r3, #8]
 8003584:	4b08      	ldr	r3, [pc, #32]	@ (80035a8 <decodeBeacon+0x120>)
 8003586:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c
    LMIC.bcninfo.flags |= BCN_FULL;
 800358a:	4b07      	ldr	r3, [pc, #28]	@ (80035a8 <decodeBeacon+0x120>)
 800358c:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8003590:	f043 0302 	orr.w	r3, r3, #2
 8003594:	b2da      	uxtb	r2, r3
 8003596:	4b04      	ldr	r3, [pc, #16]	@ (80035a8 <decodeBeacon+0x120>)
 8003598:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
    return 2;
 800359c:	2302      	movs	r3, #2
}
 800359e:	4618      	mov	r0, r3
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd90      	pop	{r4, r7, pc}
 80035a6:	bf00      	nop
 80035a8:	20000218 	.word	0x20000218
 80035ac:	20000360 	.word	0x20000360

080035b0 <decodeFrame>:


static bit_t decodeFrame (void) {
 80035b0:	b590      	push	{r4, r7, lr}
 80035b2:	b09b      	sub	sp, #108	@ 0x6c
 80035b4:	af02      	add	r7, sp, #8
    xref2u1_t d = LMIC.frame;
 80035b6:	4b98      	ldr	r3, [pc, #608]	@ (8003818 <decodeFrame+0x268>)
 80035b8:	64bb      	str	r3, [r7, #72]	@ 0x48
    u1_t hdr    = d[0];
 80035ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    u1_t ftype  = hdr & HDR_FTYPE;
 80035c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80035c6:	f023 031f 	bic.w	r3, r3, #31
 80035ca:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    int  dlen   = LMIC.dataLen;
 80035ce:	4b93      	ldr	r3, [pc, #588]	@ (800381c <decodeFrame+0x26c>)
 80035d0:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80035d4:	643b      	str	r3, [r7, #64]	@ 0x40
    if( dlen < OFF_DAT_OPTS+4 ||
 80035d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035d8:	2b0b      	cmp	r3, #11
 80035da:	dd0d      	ble.n	80035f8 <decodeFrame+0x48>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 80035dc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80035e0:	f003 0303 	and.w	r3, r3, #3
    if( dlen < OFF_DAT_OPTS+4 ||
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d107      	bne.n	80035f8 <decodeFrame+0x48>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 80035e8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80035ec:	2b60      	cmp	r3, #96	@ 0x60
 80035ee:	d014      	beq.n	800361a <decodeFrame+0x6a>
        (ftype != HDR_FTYPE_DADN  &&  ftype != HDR_FTYPE_DCDN) ) {
 80035f0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80035f4:	2ba0      	cmp	r3, #160	@ 0xa0
 80035f6:	d010      	beq.n	800361a <decodeFrame+0x6a>
        // Basic sanity checks failed
        EV(specCond, WARN, (e_.reason = EV::specCond_t::UNEXPECTED_FRAME,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = dlen < 4 ? 0 : os_rlsbf4(&d[dlen-4]),
                            e_.info2  = hdr + (dlen<<8)));
      norx:
 80035f8:	bf00      	nop
 80035fa:	e008      	b.n	800360e <decodeFrame+0x5e>
    if( addr != LMIC.devaddr ) {
        EV(specCond, WARN, (e_.reason = EV::specCond_t::ALIEN_ADDRESS,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = addr,
                            e_.info2  = LMIC.devaddr));
        goto norx;
 80035fc:	bf00      	nop
 80035fe:	e006      	b.n	800360e <decodeFrame+0x5e>
    }
    if( poff > pend ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (poff-pend) + (fct<<8) + (dlen<<16)));
        goto norx;
 8003600:	bf00      	nop
 8003602:	e004      	b.n	800360e <decodeFrame+0x5e>
        EV(spe3Cond, ERR, (e_.reason = EV::spe3Cond_t::CORRUPTED_MIC,
                           e_.eui1   = MAIN::CDEV->getEui(),
                           e_.info1  = Base::lsbf4(&d[pend]),
                           e_.info2  = seqno,
                           e_.info3  = LMIC.devaddr));
        goto norx;
 8003604:	bf00      	nop
 8003606:	e002      	b.n	800360e <decodeFrame+0x5e>
        if( (s4_t)seqno > (s4_t)LMIC.seqnoDn ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_ROLL_OVER,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
            goto norx;
 8003608:	bf00      	nop
 800360a:	e000      	b.n	800360e <decodeFrame+0x5e>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_OBSOLETE,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
            goto norx;
 800360c:	bf00      	nop
        LMIC.dataLen = 0;
 800360e:	4b83      	ldr	r3, [pc, #524]	@ (800381c <decodeFrame+0x26c>)
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        return 0;
 8003616:	2300      	movs	r3, #0
 8003618:	e2f6      	b.n	8003c08 <decodeFrame+0x658>
    int  fct   = d[OFF_DAT_FCT];
 800361a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800361c:	3305      	adds	r3, #5
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	63fb      	str	r3, [r7, #60]	@ 0x3c
    u4_t addr  = os_rlsbf4(&d[OFF_DAT_ADDR]);
 8003622:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003624:	3301      	adds	r3, #1
 8003626:	4618      	mov	r0, r3
 8003628:	f7fe fe56 	bl	80022d8 <os_rlsbf4>
 800362c:	63b8      	str	r0, [r7, #56]	@ 0x38
    u4_t seqno = os_rlsbf2(&d[OFF_DAT_SEQNO]);
 800362e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003630:	3306      	adds	r3, #6
 8003632:	4618      	mov	r0, r3
 8003634:	f7fe fe3b 	bl	80022ae <os_rlsbf2>
 8003638:	4603      	mov	r3, r0
 800363a:	637b      	str	r3, [r7, #52]	@ 0x34
    int  olen  = fct & FCT_OPTLEN;
 800363c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800363e:	f003 030f 	and.w	r3, r3, #15
 8003642:	633b      	str	r3, [r7, #48]	@ 0x30
    int  ackup = (fct & FCT_ACK) != 0 ? 1 : 0;   // ACK last up frame
 8003644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003646:	115b      	asrs	r3, r3, #5
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int  poff  = OFF_DAT_OPTS+olen;
 800364e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003650:	3308      	adds	r3, #8
 8003652:	65fb      	str	r3, [r7, #92]	@ 0x5c
    int  pend  = dlen-4;  // MIC
 8003654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003656:	3b04      	subs	r3, #4
 8003658:	62bb      	str	r3, [r7, #40]	@ 0x28
    if( addr != LMIC.devaddr ) {
 800365a:	4b70      	ldr	r3, [pc, #448]	@ (800381c <decodeFrame+0x26c>)
 800365c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8003660:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003662:	429a      	cmp	r2, r3
 8003664:	d1ca      	bne.n	80035fc <decodeFrame+0x4c>
    if( poff > pend ) {
 8003666:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800366a:	429a      	cmp	r2, r3
 800366c:	dcc8      	bgt.n	8003600 <decodeFrame+0x50>
    int port = -1;
 800366e:	f04f 33ff 	mov.w	r3, #4294967295
 8003672:	65bb      	str	r3, [r7, #88]	@ 0x58
    int replayConf = 0;
 8003674:	2300      	movs	r3, #0
 8003676:	657b      	str	r3, [r7, #84]	@ 0x54
    if( pend > poff )
 8003678:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800367a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800367c:	429a      	cmp	r2, r3
 800367e:	dd07      	ble.n	8003690 <decodeFrame+0xe0>
        port = d[poff++];
 8003680:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003682:	1c5a      	adds	r2, r3, #1
 8003684:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003686:	461a      	mov	r2, r3
 8003688:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800368a:	4413      	add	r3, r2
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	65bb      	str	r3, [r7, #88]	@ 0x58
    seqno = LMIC.seqnoDn + (u2_t)(seqno - LMIC.seqnoDn);
 8003690:	4b62      	ldr	r3, [pc, #392]	@ (800381c <decodeFrame+0x26c>)
 8003692:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8003696:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003698:	b291      	uxth	r1, r2
 800369a:	4a60      	ldr	r2, [pc, #384]	@ (800381c <decodeFrame+0x26c>)
 800369c:	f8d2 2118 	ldr.w	r2, [r2, #280]	@ 0x118
 80036a0:	b292      	uxth	r2, r2
 80036a2:	1a8a      	subs	r2, r1, r2
 80036a4:	b292      	uxth	r2, r2
 80036a6:	4413      	add	r3, r2
 80036a8:	637b      	str	r3, [r7, #52]	@ 0x34
    if( !aes_verifyMic(LMIC.nwkKey, LMIC.devaddr, seqno, /*dn*/1, d, pend) ) {
 80036aa:	4b5c      	ldr	r3, [pc, #368]	@ (800381c <decodeFrame+0x26c>)
 80036ac:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 80036b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b2:	9301      	str	r3, [sp, #4]
 80036b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	2301      	movs	r3, #1
 80036ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036bc:	4858      	ldr	r0, [pc, #352]	@ (8003820 <decodeFrame+0x270>)
 80036be:	f7fe ff19 	bl	80024f4 <aes_verifyMic>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d09d      	beq.n	8003604 <decodeFrame+0x54>
    if( seqno < LMIC.seqnoDn ) {
 80036c8:	4b54      	ldr	r3, [pc, #336]	@ (800381c <decodeFrame+0x26c>)
 80036ca:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 80036ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d219      	bcs.n	8003708 <decodeFrame+0x158>
        if( (s4_t)seqno > (s4_t)LMIC.seqnoDn ) {
 80036d4:	4b51      	ldr	r3, [pc, #324]	@ (800381c <decodeFrame+0x26c>)
 80036d6:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 80036da:	461a      	mov	r2, r3
 80036dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036de:	429a      	cmp	r2, r3
 80036e0:	db92      	blt.n	8003608 <decodeFrame+0x58>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
 80036e2:	4b4e      	ldr	r3, [pc, #312]	@ (800381c <decodeFrame+0x26c>)
 80036e4:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 80036e8:	3b01      	subs	r3, #1
 80036ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d18d      	bne.n	800360c <decodeFrame+0x5c>
 80036f0:	4b4a      	ldr	r3, [pc, #296]	@ (800381c <decodeFrame+0x26c>)
 80036f2:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d088      	beq.n	800360c <decodeFrame+0x5c>
 80036fa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80036fe:	2ba0      	cmp	r3, #160	@ 0xa0
 8003700:	d184      	bne.n	800360c <decodeFrame+0x5c>
        }
        // Replay of previous sequence number allowed only if
        // previous frame and repeated both requested confirmation
        replayConf = 1;
 8003702:	2301      	movs	r3, #1
 8003704:	657b      	str	r3, [r7, #84]	@ 0x54
 8003706:	e00e      	b.n	8003726 <decodeFrame+0x176>
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_SKIP,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn, 
                                e_.info2  = seqno));
        }
        LMIC.seqnoDn = seqno+1;  // next number to be expected
 8003708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800370a:	3301      	adds	r3, #1
 800370c:	4a43      	ldr	r2, [pc, #268]	@ (800381c <decodeFrame+0x26c>)
 800370e:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
        DO_DEVDB(LMIC.seqnoDn,seqnoDn);
        // DN frame requested confirmation - provide ACK once with next UP frame
        LMIC.dnConf = (ftype == HDR_FTYPE_DCDN ? FCT_ACK : 0);
 8003712:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003716:	2ba0      	cmp	r3, #160	@ 0xa0
 8003718:	d101      	bne.n	800371e <decodeFrame+0x16e>
 800371a:	2220      	movs	r2, #32
 800371c:	e000      	b.n	8003720 <decodeFrame+0x170>
 800371e:	2200      	movs	r2, #0
 8003720:	4b3e      	ldr	r3, [pc, #248]	@ (800381c <decodeFrame+0x26c>)
 8003722:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    }

    if( LMIC.dnConf || (fct & FCT_MORE) )
 8003726:	4b3d      	ldr	r3, [pc, #244]	@ (800381c <decodeFrame+0x26c>)
 8003728:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 800372c:	2b00      	cmp	r3, #0
 800372e:	d104      	bne.n	800373a <decodeFrame+0x18a>
 8003730:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003732:	f003 0310 	and.w	r3, r3, #16
 8003736:	2b00      	cmp	r3, #0
 8003738:	d008      	beq.n	800374c <decodeFrame+0x19c>
        LMIC.opmode |= OP_POLL;
 800373a:	4b38      	ldr	r3, [pc, #224]	@ (800381c <decodeFrame+0x26c>)
 800373c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003740:	f043 0310 	orr.w	r3, r3, #16
 8003744:	b29a      	uxth	r2, r3
 8003746:	4b35      	ldr	r3, [pc, #212]	@ (800381c <decodeFrame+0x26c>)
 8003748:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac

    // We heard from network
    LMIC.adrChanged = LMIC.rejoinCnt = 0;
 800374c:	4b33      	ldr	r3, [pc, #204]	@ (800381c <decodeFrame+0x26c>)
 800374e:	2200      	movs	r2, #0
 8003750:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 8003754:	4b31      	ldr	r3, [pc, #196]	@ (800381c <decodeFrame+0x26c>)
 8003756:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 800375a:	4b30      	ldr	r3, [pc, #192]	@ (800381c <decodeFrame+0x26c>)
 800375c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8003760:	4b2e      	ldr	r3, [pc, #184]	@ (800381c <decodeFrame+0x26c>)
 8003762:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8003766:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800376a:	d003      	beq.n	8003774 <decodeFrame+0x1c4>
        LMIC.adrAckReq = LINK_CHECK_INIT;
 800376c:	4b2b      	ldr	r3, [pc, #172]	@ (800381c <decodeFrame+0x26c>)
 800376e:	22f4      	movs	r2, #244	@ 0xf4
 8003770:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121

    // Process OPTS
    int m = LMIC.rssi - RSSI_OFF - getSensitivity(LMIC.rps);
 8003774:	4b29      	ldr	r3, [pc, #164]	@ (800381c <decodeFrame+0x26c>)
 8003776:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800377a:	f1a3 0440 	sub.w	r4, r3, #64	@ 0x40
 800377e:	4b27      	ldr	r3, [pc, #156]	@ (800381c <decodeFrame+0x26c>)
 8003780:	89db      	ldrh	r3, [r3, #14]
 8003782:	4618      	mov	r0, r3
 8003784:	f7fe ffe0 	bl	8002748 <getSensitivity>
 8003788:	4603      	mov	r3, r0
 800378a:	1ae3      	subs	r3, r4, r3
 800378c:	627b      	str	r3, [r7, #36]	@ 0x24
    LMIC.margin = m < 0 ? 0 : m > 254 ? 254 : m;
 800378e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003790:	2b00      	cmp	r3, #0
 8003792:	db05      	blt.n	80037a0 <decodeFrame+0x1f0>
 8003794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003796:	2bfe      	cmp	r3, #254	@ 0xfe
 8003798:	bfa8      	it	ge
 800379a:	23fe      	movge	r3, #254	@ 0xfe
 800379c:	b2db      	uxtb	r3, r3
 800379e:	e000      	b.n	80037a2 <decodeFrame+0x1f2>
 80037a0:	2300      	movs	r3, #0
 80037a2:	4a1e      	ldr	r2, [pc, #120]	@ (800381c <decodeFrame+0x26c>)
 80037a4:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124

    xref2u1_t opts = &d[OFF_DAT_OPTS];
 80037a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037aa:	3308      	adds	r3, #8
 80037ac:	623b      	str	r3, [r7, #32]
    int oidx = 0;
 80037ae:	2300      	movs	r3, #0
 80037b0:	653b      	str	r3, [r7, #80]	@ 0x50
    while( oidx < olen ) {
 80037b2:	e1b5      	b.n	8003b20 <decodeFrame+0x570>
        switch( opts[oidx] ) {
 80037b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037b6:	6a3a      	ldr	r2, [r7, #32]
 80037b8:	4413      	add	r3, r2
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	3b02      	subs	r3, #2
 80037be:	2b10      	cmp	r3, #16
 80037c0:	f200 81ba 	bhi.w	8003b38 <decodeFrame+0x588>
 80037c4:	a201      	add	r2, pc, #4	@ (adr r2, 80037cc <decodeFrame+0x21c>)
 80037c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ca:	bf00      	nop
 80037cc:	08003811 	.word	0x08003811
 80037d0:	08003825 	.word	0x08003825
 80037d4:	08003983 	.word	0x08003983
 80037d8:	080038ff 	.word	0x080038ff
 80037dc:	080038ef 	.word	0x080038ef
 80037e0:	080039d1 	.word	0x080039d1
 80037e4:	08003b39 	.word	0x08003b39
 80037e8:	08003b39 	.word	0x08003b39
 80037ec:	08003b39 	.word	0x08003b39
 80037f0:	08003b39 	.word	0x08003b39
 80037f4:	08003b39 	.word	0x08003b39
 80037f8:	08003b39 	.word	0x08003b39
 80037fc:	08003b39 	.word	0x08003b39
 8003800:	08003b39 	.word	0x08003b39
 8003804:	08003b39 	.word	0x08003b39
 8003808:	08003a5d 	.word	0x08003a5d
 800380c:	08003a9f 	.word	0x08003a9f
        case MCMD_LCHK_ANS: {
            //int gwmargin = opts[oidx+1];
            //int ngws = opts[oidx+2];
            oidx += 3;
 8003810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003812:	3303      	adds	r3, #3
 8003814:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 8003816:	e183      	b.n	8003b20 <decodeFrame+0x570>
 8003818:	20000360 	.word	0x20000360
 800381c:	20000218 	.word	0x20000218
 8003820:	2000030c 	.word	0x2000030c
        }
        case MCMD_LADR_REQ: {
            u1_t p1     = opts[oidx+1];            // txpow + DR
 8003824:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003826:	3301      	adds	r3, #1
 8003828:	6a3a      	ldr	r2, [r7, #32]
 800382a:	4413      	add	r3, r2
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	72bb      	strb	r3, [r7, #10]
            u2_t chmap  = os_rlsbf2(&opts[oidx+2]);// list of enabled channels
 8003830:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003832:	3302      	adds	r3, #2
 8003834:	6a3a      	ldr	r2, [r7, #32]
 8003836:	4413      	add	r3, r2
 8003838:	4618      	mov	r0, r3
 800383a:	f7fe fd38 	bl	80022ae <os_rlsbf2>
 800383e:	4603      	mov	r3, r0
 8003840:	813b      	strh	r3, [r7, #8]
            u1_t chpage = opts[oidx+4] & MCMD_LADR_CHPAGE_MASK;     // channel page
 8003842:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003844:	3304      	adds	r3, #4
 8003846:	6a3a      	ldr	r2, [r7, #32]
 8003848:	4413      	add	r3, r2
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	f023 030f 	bic.w	r3, r3, #15
 8003850:	71fb      	strb	r3, [r7, #7]
            u1_t uprpt  = opts[oidx+4] & MCMD_LADR_REPEAT_MASK;     // up repeat count
 8003852:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003854:	3304      	adds	r3, #4
 8003856:	6a3a      	ldr	r2, [r7, #32]
 8003858:	4413      	add	r3, r2
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	f003 030f 	and.w	r3, r3, #15
 8003860:	71bb      	strb	r3, [r7, #6]
            oidx += 5;
 8003862:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003864:	3305      	adds	r3, #5
 8003866:	653b      	str	r3, [r7, #80]	@ 0x50

            LMIC.ladrAns = 0x80 |     // Include an answer into next frame up
 8003868:	4bb0      	ldr	r3, [pc, #704]	@ (8003b2c <decodeFrame+0x57c>)
 800386a:	2287      	movs	r2, #135	@ 0x87
 800386c:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK;
            if( !mapChannels(chpage, chmap) )
 8003870:	893a      	ldrh	r2, [r7, #8]
 8003872:	79fb      	ldrb	r3, [r7, #7]
 8003874:	4611      	mov	r1, r2
 8003876:	4618      	mov	r0, r3
 8003878:	f7ff fb84 	bl	8002f84 <mapChannels>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d108      	bne.n	8003894 <decodeFrame+0x2e4>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_CHACK;
 8003882:	4baa      	ldr	r3, [pc, #680]	@ (8003b2c <decodeFrame+0x57c>)
 8003884:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8003888:	f023 0301 	bic.w	r3, r3, #1
 800388c:	b2da      	uxtb	r2, r3
 800388e:	4ba7      	ldr	r3, [pc, #668]	@ (8003b2c <decodeFrame+0x57c>)
 8003890:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
            dr_t dr = (dr_t)(p1>>MCMD_LADR_DR_SHIFT);
 8003894:	7abb      	ldrb	r3, [r7, #10]
 8003896:	091b      	lsrs	r3, r3, #4
 8003898:	717b      	strb	r3, [r7, #5]
            if( !validDR(dr) ) {
 800389a:	797b      	ldrb	r3, [r7, #5]
 800389c:	4618      	mov	r0, r3
 800389e:	f7fe fcd7 	bl	8002250 <validDR>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d108      	bne.n	80038ba <decodeFrame+0x30a>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_DRACK;
 80038a8:	4ba0      	ldr	r3, [pc, #640]	@ (8003b2c <decodeFrame+0x57c>)
 80038aa:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80038ae:	f023 0302 	bic.w	r3, r3, #2
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	4b9d      	ldr	r3, [pc, #628]	@ (8003b2c <decodeFrame+0x57c>)
 80038b6:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
                EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                                   e_.eui    = MAIN::CDEV->getEui(),
                                   e_.info   = Base::lsbf4(&d[pend]),
                                   e_.info2  = Base::msbf4(&opts[oidx-4])));
            }
            if( (LMIC.ladrAns & 0x7F) == (MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK) ) {
 80038ba:	4b9c      	ldr	r3, [pc, #624]	@ (8003b2c <decodeFrame+0x57c>)
 80038bc:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80038c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038c4:	2b07      	cmp	r3, #7
 80038c6:	d10d      	bne.n	80038e4 <decodeFrame+0x334>
                // Nothing went wrong - use settings
                LMIC.upRepeat = uprpt;
 80038c8:	4a98      	ldr	r2, [pc, #608]	@ (8003b2c <decodeFrame+0x57c>)
 80038ca:	79bb      	ldrb	r3, [r7, #6]
 80038cc:	f882 30ae 	strb.w	r3, [r2, #174]	@ 0xae
                setDrTxpow(DRCHG_NWKCMD, dr, pow2dBm(p1));
 80038d0:	7abb      	ldrb	r3, [r7, #10]
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	4a96      	ldr	r2, [pc, #600]	@ (8003b30 <decodeFrame+0x580>)
 80038d8:	56d2      	ldrsb	r2, [r2, r3]
 80038da:	797b      	ldrb	r3, [r7, #5]
 80038dc:	4619      	mov	r1, r3
 80038de:	2004      	movs	r0, #4
 80038e0:	f7ff fa00 	bl	8002ce4 <setDrTxpow>
            }
            LMIC.adrChanged = 1;  // Trigger an ACK to NWK
 80038e4:	4b91      	ldr	r3, [pc, #580]	@ (8003b2c <decodeFrame+0x57c>)
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
            continue;
 80038ec:	e118      	b.n	8003b20 <decodeFrame+0x570>
        }
        case MCMD_DEVS_REQ: {
            LMIC.devsAns = 1;
 80038ee:	4b8f      	ldr	r3, [pc, #572]	@ (8003b2c <decodeFrame+0x57c>)
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
            oidx += 1;
 80038f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038f8:	3301      	adds	r3, #1
 80038fa:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 80038fc:	e110      	b.n	8003b20 <decodeFrame+0x570>
        }
        case MCMD_DN2P_SET: {
            dr_t dr = (dr_t)(opts[oidx+1] & 0x0F);
 80038fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003900:	3301      	adds	r3, #1
 8003902:	6a3a      	ldr	r2, [r7, #32]
 8003904:	4413      	add	r3, r2
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	f003 030f 	and.w	r3, r3, #15
 800390c:	74bb      	strb	r3, [r7, #18]
            u4_t freq = convFreq(&opts[oidx+2]);
 800390e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003910:	3302      	adds	r3, #2
 8003912:	6a3a      	ldr	r2, [r7, #32]
 8003914:	4413      	add	r3, r2
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff fb12 	bl	8002f40 <convFreq>
 800391c:	60f8      	str	r0, [r7, #12]
            oidx += 5;
 800391e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003920:	3305      	adds	r3, #5
 8003922:	653b      	str	r3, [r7, #80]	@ 0x50
            LMIC.dn2Ans = 0x80;   // answer pending
 8003924:	4b81      	ldr	r3, [pc, #516]	@ (8003b2c <decodeFrame+0x57c>)
 8003926:	2280      	movs	r2, #128	@ 0x80
 8003928:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( validDR(dr) )
 800392c:	7cbb      	ldrb	r3, [r7, #18]
 800392e:	4618      	mov	r0, r3
 8003930:	f7fe fc8e 	bl	8002250 <validDR>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d008      	beq.n	800394c <decodeFrame+0x39c>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_DRACK;
 800393a:	4b7c      	ldr	r3, [pc, #496]	@ (8003b2c <decodeFrame+0x57c>)
 800393c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003940:	f043 0302 	orr.w	r3, r3, #2
 8003944:	b2da      	uxtb	r2, r3
 8003946:	4b79      	ldr	r3, [pc, #484]	@ (8003b2c <decodeFrame+0x57c>)
 8003948:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( freq != 0 )
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d008      	beq.n	8003964 <decodeFrame+0x3b4>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_CHACK;
 8003952:	4b76      	ldr	r3, [pc, #472]	@ (8003b2c <decodeFrame+0x57c>)
 8003954:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003958:	f043 0301 	orr.w	r3, r3, #1
 800395c:	b2da      	uxtb	r2, r3
 800395e:	4b73      	ldr	r3, [pc, #460]	@ (8003b2c <decodeFrame+0x57c>)
 8003960:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            if( LMIC.dn2Ans == (0x80|MCMD_DN2P_ANS_DRACK|MCMD_DN2P_ANS_CHACK) ) {
 8003964:	4b71      	ldr	r3, [pc, #452]	@ (8003b2c <decodeFrame+0x57c>)
 8003966:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800396a:	2b83      	cmp	r3, #131	@ 0x83
 800396c:	f040 80d7 	bne.w	8003b1e <decodeFrame+0x56e>
                LMIC.dn2Dr = dr;
 8003970:	4a6e      	ldr	r2, [pc, #440]	@ (8003b2c <decodeFrame+0x57c>)
 8003972:	7cbb      	ldrb	r3, [r7, #18]
 8003974:	f882 312b 	strb.w	r3, [r2, #299]	@ 0x12b
                LMIC.dn2Freq = freq;
 8003978:	4a6c      	ldr	r2, [pc, #432]	@ (8003b2c <decodeFrame+0x57c>)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c
                DO_DEVDB(LMIC.dn2Dr,dn2Dr);
                DO_DEVDB(LMIC.dn2Freq,dn2Freq);
            }
            continue;
 8003980:	e0cd      	b.n	8003b1e <decodeFrame+0x56e>
        }
        case MCMD_DCAP_REQ: {
            u1_t cap = opts[oidx+1];
 8003982:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003984:	3301      	adds	r3, #1
 8003986:	6a3a      	ldr	r2, [r7, #32]
 8003988:	4413      	add	r3, r2
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	72fb      	strb	r3, [r7, #11]
            oidx += 2;
 800398e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003990:	3302      	adds	r3, #2
 8003992:	653b      	str	r3, [r7, #80]	@ 0x50
            // A value cap=0xFF means device is OFF unless enabled again manually.
            if( cap==0xFF )
 8003994:	7afb      	ldrb	r3, [r7, #11]
 8003996:	2bff      	cmp	r3, #255	@ 0xff
 8003998:	d108      	bne.n	80039ac <decodeFrame+0x3fc>
                LMIC.opmode |= OP_SHUTDOWN;  // stop any sending
 800399a:	4b64      	ldr	r3, [pc, #400]	@ (8003b2c <decodeFrame+0x57c>)
 800399c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80039a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	4b61      	ldr	r3, [pc, #388]	@ (8003b2c <decodeFrame+0x57c>)
 80039a8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            LMIC.globalDutyRate  = cap & 0xF;
 80039ac:	7afb      	ldrb	r3, [r7, #11]
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	b2da      	uxtb	r2, r3
 80039b4:	4b5d      	ldr	r3, [pc, #372]	@ (8003b2c <decodeFrame+0x57c>)
 80039b6:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
            LMIC.globalDutyAvail = os_getTime();
 80039ba:	f001 fdad 	bl	8005518 <os_getTime>
 80039be:	4603      	mov	r3, r0
 80039c0:	4a5a      	ldr	r2, [pc, #360]	@ (8003b2c <decodeFrame+0x57c>)
 80039c2:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
            DO_DEVDB(cap,dutyCap);
            LMIC.dutyCapAns = 1;
 80039c6:	4b59      	ldr	r3, [pc, #356]	@ (8003b2c <decodeFrame+0x57c>)
 80039c8:	2201      	movs	r2, #1
 80039ca:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
            continue;
 80039ce:	e0a7      	b.n	8003b20 <decodeFrame+0x570>
        }
        case MCMD_SNCH_REQ: {
            u1_t chidx = opts[oidx+1];  // channel
 80039d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039d2:	3301      	adds	r3, #1
 80039d4:	6a3a      	ldr	r2, [r7, #32]
 80039d6:	4413      	add	r3, r2
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	76fb      	strb	r3, [r7, #27]
            u4_t freq  = convFreq(&opts[oidx+2]); // freq
 80039dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039de:	3302      	adds	r3, #2
 80039e0:	6a3a      	ldr	r2, [r7, #32]
 80039e2:	4413      	add	r3, r2
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff faab 	bl	8002f40 <convFreq>
 80039ea:	6178      	str	r0, [r7, #20]
            u1_t drs   = opts[oidx+5];  // datarate span
 80039ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039ee:	3305      	adds	r3, #5
 80039f0:	6a3a      	ldr	r2, [r7, #32]
 80039f2:	4413      	add	r3, r2
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	74fb      	strb	r3, [r7, #19]
            LMIC.snchAns = 0x80;
 80039f8:	4b4c      	ldr	r3, [pc, #304]	@ (8003b2c <decodeFrame+0x57c>)
 80039fa:	2280      	movs	r2, #128	@ 0x80
 80039fc:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            if( freq != 0 && LMIC_setupChannel(chidx, freq, DR_RANGE_MAP(drs&0xF,drs>>4), -1) )
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d026      	beq.n	8003a54 <decodeFrame+0x4a4>
 8003a06:	7cfb      	ldrb	r3, [r7, #19]
 8003a08:	f003 030f 	and.w	r3, r3, #15
 8003a0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	b21a      	sxth	r2, r3
 8003a16:	7cfb      	ldrb	r3, [r7, #19]
 8003a18:	091b      	lsrs	r3, r3, #4
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f1c3 030f 	rsb	r3, r3, #15
 8003a20:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003a24:	fa41 f303 	asr.w	r3, r1, r3
 8003a28:	b21b      	sxth	r3, r3
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	b21b      	sxth	r3, r3
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	7ef8      	ldrb	r0, [r7, #27]
 8003a32:	f04f 33ff 	mov.w	r3, #4294967295
 8003a36:	6979      	ldr	r1, [r7, #20]
 8003a38:	f7ff fa08 	bl	8002e4c <LMIC_setupChannel>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d008      	beq.n	8003a54 <decodeFrame+0x4a4>
                LMIC.snchAns |= MCMD_SNCH_ANS_DRACK|MCMD_SNCH_ANS_FQACK;
 8003a42:	4b3a      	ldr	r3, [pc, #232]	@ (8003b2c <decodeFrame+0x57c>)
 8003a44:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8003a48:	f043 0303 	orr.w	r3, r3, #3
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	4b37      	ldr	r3, [pc, #220]	@ (8003b2c <decodeFrame+0x57c>)
 8003a50:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
            oidx += 6;
 8003a54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a56:	3306      	adds	r3, #6
 8003a58:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 8003a5a:	e061      	b.n	8003b20 <decodeFrame+0x570>
        }
        case MCMD_PING_SET: {
            u4_t freq = convFreq(&opts[oidx+1]);
 8003a5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a5e:	3301      	adds	r3, #1
 8003a60:	6a3a      	ldr	r2, [r7, #32]
 8003a62:	4413      	add	r3, r2
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7ff fa6b 	bl	8002f40 <convFreq>
 8003a6a:	61f8      	str	r0, [r7, #28]
            oidx += 4;
 8003a6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a6e:	3304      	adds	r3, #4
 8003a70:	653b      	str	r3, [r7, #80]	@ 0x50
            u1_t flags = 0x80;
 8003a72:	2380      	movs	r3, #128	@ 0x80
 8003a74:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
            if( freq != 0 ) {
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d009      	beq.n	8003a92 <decodeFrame+0x4e2>
                flags |= MCMD_PING_ANS_FQACK;
 8003a7e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                LMIC.ping.freq = freq;
 8003a8a:	4a28      	ldr	r2, [pc, #160]	@ (8003b2c <decodeFrame+0x57c>)
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
                DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
                DO_DEVDB(LMIC.ping.freq, pingFreq);
                DO_DEVDB(LMIC.ping.dr, pingDr);
            }
            LMIC.pingSetAns = flags;
 8003a92:	4a26      	ldr	r2, [pc, #152]	@ (8003b2c <decodeFrame+0x57c>)
 8003a94:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003a98:	f882 3133 	strb.w	r3, [r2, #307]	@ 0x133
            continue;
 8003a9c:	e040      	b.n	8003b20 <decodeFrame+0x570>
        }
        case MCMD_BCNI_ANS: {
            // Ignore if tracking already enabled
            if( (LMIC.opmode & OP_TRACK) == 0 ) {
 8003a9e:	4b23      	ldr	r3, [pc, #140]	@ (8003b2c <decodeFrame+0x57c>)
 8003aa0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d134      	bne.n	8003b16 <decodeFrame+0x566>
                LMIC.bcnChnl = opts[oidx+3];
 8003aac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003aae:	3303      	adds	r3, #3
 8003ab0:	6a3a      	ldr	r2, [r7, #32]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	781a      	ldrb	r2, [r3, #0]
 8003ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b2c <decodeFrame+0x57c>)
 8003ab8:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
                // Enable tracking - bcninfoTries
                LMIC.opmode |= OP_TRACK;
 8003abc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b2c <decodeFrame+0x57c>)
 8003abe:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003ac2:	f043 0302 	orr.w	r3, r3, #2
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	4b18      	ldr	r3, [pc, #96]	@ (8003b2c <decodeFrame+0x57c>)
 8003aca:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
                // Cleared later in txComplete handling - triggers EV_BEACON_FOUND
                ASSERT(LMIC.bcninfoTries!=0);
 8003ace:	4b17      	ldr	r3, [pc, #92]	@ (8003b2c <decodeFrame+0x57c>)
 8003ad0:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d101      	bne.n	8003adc <decodeFrame+0x52c>
 8003ad8:	f7fe fa42 	bl	8001f60 <hal_failed>
                // Setup RX parameters
                LMIC.bcninfo.txtime = (LMIC.rxtime
 8003adc:	4b13      	ldr	r3, [pc, #76]	@ (8003b2c <decodeFrame+0x57c>)
 8003ade:	685c      	ldr	r4, [r3, #4]
                                       + ms2osticks(os_rlsbf2(&opts[oidx+1]) * MCMD_BCNI_TUNIT)
 8003ae0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	6a3a      	ldr	r2, [r7, #32]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7fe fbe0 	bl	80022ae <os_rlsbf2>
 8003aee:	4603      	mov	r3, r0
 8003af0:	461a      	mov	r2, r3
 8003af2:	4613      	mov	r3, r2
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	1a9b      	subs	r3, r3, r2
 8003af8:	019b      	lsls	r3, r3, #6
 8003afa:	18e2      	adds	r2, r4, r3
                                       + ms2osticksCeil(MCMD_BCNI_TUNIT/2)
                                       - BCN_INTV_osticks);
 8003afc:	4b0d      	ldr	r3, [pc, #52]	@ (8003b34 <decodeFrame+0x584>)
 8003afe:	4413      	add	r3, r2
                LMIC.bcninfo.txtime = (LMIC.rxtime
 8003b00:	4a0a      	ldr	r2, [pc, #40]	@ (8003b2c <decodeFrame+0x57c>)
 8003b02:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
                LMIC.bcninfo.flags = 0;  // txtime above cannot be used as reference (BCN_PARTIAL|BCN_FULL cleared)
 8003b06:	4b09      	ldr	r3, [pc, #36]	@ (8003b2c <decodeFrame+0x57c>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
                calcBcnRxWindowFromMillis(MCMD_BCNI_TUNIT,1);  // error of +/-N ms 
 8003b0e:	2101      	movs	r1, #1
 8003b10:	201e      	movs	r0, #30
 8003b12:	f7fe ff25 	bl	8002960 <calcBcnRxWindowFromMillis>
                                     e_.info    = (LMIC.missedBcns |
                                                   (osticks2us(LMIC.bcninfo.txtime + BCN_INTV_osticks
                                                               - LMIC.bcnRxtime) << 8)),
                                     e_.time    = MAIN::CDEV->ostime2ustime(LMIC.bcninfo.txtime + BCN_INTV_osticks)));
            }
            oidx += 4;
 8003b16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b18:	3304      	adds	r3, #4
 8003b1a:	653b      	str	r3, [r7, #80]	@ 0x50
            continue;
 8003b1c:	e000      	b.n	8003b20 <decodeFrame+0x570>
            continue;
 8003b1e:	bf00      	nop
    while( oidx < olen ) {
 8003b20:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b24:	429a      	cmp	r2, r3
 8003b26:	f6ff ae45 	blt.w	80037b4 <decodeFrame+0x204>
 8003b2a:	e006      	b.n	8003b3a <decodeFrame+0x58a>
 8003b2c:	20000218 	.word	0x20000218
 8003b30:	08010214 	.word	0x08010214
 8003b34:	ffc181e0 	.word	0xffc181e0
        }
        EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = Base::lsbf4(&d[pend]),
                           e_.info2  = Base::msbf4(&opts[oidx])));
        break;
 8003b38:	bf00      	nop
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (oidx) + (olen<<8)));
    }

    if( !replayConf ) {
 8003b3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d11d      	bne.n	8003b7c <decodeFrame+0x5cc>
        // Handle payload only if not a replay
        // Decrypt payload - if any
        if( port >= 0  &&  pend-poff > 0 )
 8003b40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	db1a      	blt.n	8003b7c <decodeFrame+0x5cc>
 8003b46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	dd15      	ble.n	8003b7c <decodeFrame+0x5cc>
            aes_cipher(port <= 0 ? LMIC.nwkKey : LMIC.artKey, LMIC.devaddr, seqno, /*dn*/1, d+poff, pend-poff);
 8003b50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	dc01      	bgt.n	8003b5a <decodeFrame+0x5aa>
 8003b56:	482e      	ldr	r0, [pc, #184]	@ (8003c10 <decodeFrame+0x660>)
 8003b58:	e000      	b.n	8003b5c <decodeFrame+0x5ac>
 8003b5a:	482e      	ldr	r0, [pc, #184]	@ (8003c14 <decodeFrame+0x664>)
 8003b5c:	4b2e      	ldr	r3, [pc, #184]	@ (8003c18 <decodeFrame+0x668>)
 8003b5e:	f8d3 4114 	ldr.w	r4, [r3, #276]	@ 0x114
 8003b62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b66:	4413      	add	r3, r2
 8003b68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003b6c:	1a8a      	subs	r2, r1, r2
 8003b6e:	9201      	str	r2, [sp, #4]
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	2301      	movs	r3, #1
 8003b74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b76:	4621      	mov	r1, r4
 8003b78:	f7fe fd66 	bl	8002648 <aes_cipher>
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = Base::lsbf4(&d[pend]),
                            e_.info2  = seqno));
    }

    if( // NWK acks but we don't have a frame pending
 8003b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b7e:	2b00      	cmp	r3, #0
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = seqno,
                           e_.info2  = ackup));
    }

    if( LMIC.txCnt != 0 ) // we requested an ACK
 8003b80:	4b25      	ldr	r3, [pc, #148]	@ (8003c18 <decodeFrame+0x668>)
 8003b82:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d010      	beq.n	8003bac <decodeFrame+0x5fc>
        LMIC.txrxFlags |= ackup ? TXRX_ACK : TXRX_NACK;
 8003b8a:	4b23      	ldr	r3, [pc, #140]	@ (8003c18 <decodeFrame+0x668>)
 8003b8c:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003b90:	b25b      	sxtb	r3, r3
 8003b92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b94:	2a00      	cmp	r2, #0
 8003b96:	d002      	beq.n	8003b9e <decodeFrame+0x5ee>
 8003b98:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8003b9c:	e000      	b.n	8003ba0 <decodeFrame+0x5f0>
 8003b9e:	2240      	movs	r2, #64	@ 0x40
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	b25b      	sxtb	r3, r3
 8003ba4:	b2da      	uxtb	r2, r3
 8003ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8003c18 <decodeFrame+0x668>)
 8003ba8:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145

    if( port < 0 ) {
 8003bac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	da12      	bge.n	8003bd8 <decodeFrame+0x628>
        LMIC.txrxFlags |= TXRX_NOPORT;
 8003bb2:	4b19      	ldr	r3, [pc, #100]	@ (8003c18 <decodeFrame+0x668>)
 8003bb4:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003bb8:	f043 0320 	orr.w	r3, r3, #32
 8003bbc:	b2da      	uxtb	r2, r3
 8003bbe:	4b16      	ldr	r3, [pc, #88]	@ (8003c18 <decodeFrame+0x668>)
 8003bc0:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        LMIC.dataBeg = poff;
 8003bc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bc6:	b2da      	uxtb	r2, r3
 8003bc8:	4b13      	ldr	r3, [pc, #76]	@ (8003c18 <decodeFrame+0x668>)
 8003bca:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
        LMIC.dataLen = 0;
 8003bce:	4b12      	ldr	r3, [pc, #72]	@ (8003c18 <decodeFrame+0x668>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8003bd6:	e016      	b.n	8003c06 <decodeFrame+0x656>
    } else {
        LMIC.txrxFlags |= TXRX_PORT;
 8003bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8003c18 <decodeFrame+0x668>)
 8003bda:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003bde:	f043 0310 	orr.w	r3, r3, #16
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	4b0c      	ldr	r3, [pc, #48]	@ (8003c18 <decodeFrame+0x668>)
 8003be6:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        LMIC.dataBeg = poff;
 8003bea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bec:	b2da      	uxtb	r2, r3
 8003bee:	4b0a      	ldr	r3, [pc, #40]	@ (8003c18 <decodeFrame+0x668>)
 8003bf0:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
        LMIC.dataLen = pend-poff;
 8003bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	b2da      	uxtb	r2, r3
 8003c00:	4b05      	ldr	r3, [pc, #20]	@ (8003c18 <decodeFrame+0x668>)
 8003c02:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    }
    return 1;
 8003c06:	2301      	movs	r3, #1
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3764      	adds	r7, #100	@ 0x64
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd90      	pop	{r4, r7, pc}
 8003c10:	2000030c 	.word	0x2000030c
 8003c14:	2000031c 	.word	0x2000031c
 8003c18:	20000218 	.word	0x20000218

08003c1c <setupRx2>:

// ================================================================================
// TX/RX transaction support


static void setupRx2 (void) {
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
    LMIC.txrxFlags = TXRX_DNW2;
 8003c20:	4b0d      	ldr	r3, [pc, #52]	@ (8003c58 <setupRx2+0x3c>)
 8003c22:	2202      	movs	r2, #2
 8003c24:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    LMIC.rps = dndr2rps(LMIC.dn2Dr);
 8003c28:	4b0b      	ldr	r3, [pc, #44]	@ (8003c58 <setupRx2+0x3c>)
 8003c2a:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7fe fae2 	bl	80021f8 <dndr2rps>
 8003c34:	4603      	mov	r3, r0
 8003c36:	461a      	mov	r2, r3
 8003c38:	4b07      	ldr	r3, [pc, #28]	@ (8003c58 <setupRx2+0x3c>)
 8003c3a:	81da      	strh	r2, [r3, #14]
    LMIC.freq = LMIC.dn2Freq;
 8003c3c:	4b06      	ldr	r3, [pc, #24]	@ (8003c58 <setupRx2+0x3c>)
 8003c3e:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8003c42:	4a05      	ldr	r2, [pc, #20]	@ (8003c58 <setupRx2+0x3c>)
 8003c44:	6093      	str	r3, [r2, #8]
    LMIC.dataLen = 0;
 8003c46:	4b04      	ldr	r3, [pc, #16]	@ (8003c58 <setupRx2+0x3c>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    os_radio(RADIO_RX);
 8003c4e:	2002      	movs	r0, #2
 8003c50:	f002 fa88 	bl	8006164 <os_radio>
}
 8003c54:	bf00      	nop
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	20000218 	.word	0x20000218

08003c5c <schedRx2>:


static void schedRx2 (ostime_t delay, osjobcb_t func) {
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
    // Add 1.5 symbols we need 5 out of 8. Try to sync 1.5 symbols into the preamble.
    LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dn2Dr);
 8003c66:	4b0e      	ldr	r3, [pc, #56]	@ (8003ca0 <schedRx2+0x44>)
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	18d1      	adds	r1, r2, r3
 8003c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca0 <schedRx2+0x44>)
 8003c70:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8003c74:	461a      	mov	r2, r3
 8003c76:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca4 <schedRx2+0x48>)
 8003c78:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	4413      	add	r3, r2
 8003c82:	440b      	add	r3, r1
 8003c84:	4a06      	ldr	r2, [pc, #24]	@ (8003ca0 <schedRx2+0x44>)
 8003c86:	6053      	str	r3, [r2, #4]
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 8003c88:	4b05      	ldr	r3, [pc, #20]	@ (8003ca0 <schedRx2+0x44>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	3b40      	subs	r3, #64	@ 0x40
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	4619      	mov	r1, r3
 8003c92:	4805      	ldr	r0, [pc, #20]	@ (8003ca8 <schedRx2+0x4c>)
 8003c94:	f001 fcaa 	bl	80055ec <os_setTimedCallback>
}
 8003c98:	bf00      	nop
 8003c9a:	3708      	adds	r7, #8
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	20000218 	.word	0x20000218
 8003ca4:	08010248 	.word	0x08010248
 8003ca8:	2000022c 	.word	0x2000022c

08003cac <setupRx1>:

static void setupRx1 (osjobcb_t func) {
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
    LMIC.txrxFlags = TXRX_DNW1;
 8003cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8003cec <setupRx1+0x40>)
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    // Turn LMIC.rps from TX over to RX
    LMIC.rps = setNocrc(LMIC.rps,1);
 8003cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cec <setupRx1+0x40>)
 8003cbe:	89db      	ldrh	r3, [r3, #14]
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fe fa49 	bl	800215a <setNocrc>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	461a      	mov	r2, r3
 8003ccc:	4b07      	ldr	r3, [pc, #28]	@ (8003cec <setupRx1+0x40>)
 8003cce:	81da      	strh	r2, [r3, #14]
    LMIC.dataLen = 0;
 8003cd0:	4b06      	ldr	r3, [pc, #24]	@ (8003cec <setupRx1+0x40>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.osjob.func = func;
 8003cd8:	4a04      	ldr	r2, [pc, #16]	@ (8003cec <setupRx1+0x40>)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	61d3      	str	r3, [r2, #28]
    os_radio(RADIO_RX);
 8003cde:	2002      	movs	r0, #2
 8003ce0:	f002 fa40 	bl	8006164 <os_radio>
}
 8003ce4:	bf00      	nop
 8003ce6:	3708      	adds	r7, #8
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	20000218 	.word	0x20000218

08003cf0 <txDone>:


// Called by HAL once TX complete and delivers exact end of TX time stamp in LMIC.rxtime
static void txDone (ostime_t delay, osjobcb_t func) {
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE|OP_PINGINI)) == (OP_TRACK|OP_PINGABLE) ) {
 8003cfa:	4b22      	ldr	r3, [pc, #136]	@ (8003d84 <txDone+0x94>)
 8003cfc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003d00:	461a      	mov	r2, r3
 8003d02:	f240 6302 	movw	r3, #1538	@ 0x602
 8003d06:	4013      	ands	r3, r2
 8003d08:	f240 4202 	movw	r2, #1026	@ 0x402
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d10b      	bne.n	8003d28 <txDone+0x38>
        rxschedInit(&LMIC.ping);    // note: reuses LMIC.frame buffer!
 8003d10:	481d      	ldr	r0, [pc, #116]	@ (8003d88 <txDone+0x98>)
 8003d12:	f7fe feab 	bl	8002a6c <rxschedInit>
        LMIC.opmode |= OP_PINGINI;
 8003d16:	4b1b      	ldr	r3, [pc, #108]	@ (8003d84 <txDone+0x94>)
 8003d18:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003d1c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	4b18      	ldr	r3, [pc, #96]	@ (8003d84 <txDone+0x94>)
 8003d24:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    setRx1Params();
    // LMIC.rxsyms carries the TX datarate (can be != LMIC.datarate [confirm retries etc.])
    // Setup receive - LMIC.rxtime is preloaded with 1.5 symbols offset to tune
    // into the middle of the 8 symbols preamble.
#if defined(CFG_eu868)
    if( /* TX datarate */LMIC.rxsyms == DR_FSK ) {
 8003d28:	4b16      	ldr	r3, [pc, #88]	@ (8003d84 <txDone+0x94>)
 8003d2a:	7c1b      	ldrb	r3, [r3, #16]
 8003d2c:	2b07      	cmp	r3, #7
 8003d2e:	d10a      	bne.n	8003d46 <txDone+0x56>
        LMIC.rxtime = LMIC.txend + delay - PRERX_FSK*us2osticksRound(160);
 8003d30:	4b14      	ldr	r3, [pc, #80]	@ (8003d84 <txDone+0x94>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4413      	add	r3, r2
 8003d38:	3b05      	subs	r3, #5
 8003d3a:	4a12      	ldr	r2, [pc, #72]	@ (8003d84 <txDone+0x94>)
 8003d3c:	6053      	str	r3, [r2, #4]
        LMIC.rxsyms = RXLEN_FSK;
 8003d3e:	4b11      	ldr	r3, [pc, #68]	@ (8003d84 <txDone+0x94>)
 8003d40:	2208      	movs	r2, #8
 8003d42:	741a      	strb	r2, [r3, #16]
 8003d44:	e012      	b.n	8003d6c <txDone+0x7c>
    }
    else
#endif
    {
        LMIC.rxtime = LMIC.txend + delay + (PAMBL_SYMS-MINRX_SYMS)*dr2hsym(LMIC.dndr);
 8003d46:	4b0f      	ldr	r3, [pc, #60]	@ (8003d84 <txDone+0x94>)
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	18d1      	adds	r1, r2, r3
 8003d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d84 <txDone+0x94>)
 8003d50:	7c5b      	ldrb	r3, [r3, #17]
 8003d52:	461a      	mov	r2, r3
 8003d54:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <txDone+0x9c>)
 8003d56:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	4413      	add	r3, r2
 8003d60:	440b      	add	r3, r1
 8003d62:	4a08      	ldr	r2, [pc, #32]	@ (8003d84 <txDone+0x94>)
 8003d64:	6053      	str	r3, [r2, #4]
        LMIC.rxsyms = MINRX_SYMS;
 8003d66:	4b07      	ldr	r3, [pc, #28]	@ (8003d84 <txDone+0x94>)
 8003d68:	2205      	movs	r2, #5
 8003d6a:	741a      	strb	r2, [r3, #16]
    }
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 8003d6c:	4b05      	ldr	r3, [pc, #20]	@ (8003d84 <txDone+0x94>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	3b40      	subs	r3, #64	@ 0x40
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	4619      	mov	r1, r3
 8003d76:	4806      	ldr	r0, [pc, #24]	@ (8003d90 <txDone+0xa0>)
 8003d78:	f001 fc38 	bl	80055ec <os_setTimedCallback>
}
 8003d7c:	bf00      	nop
 8003d7e:	3708      	adds	r7, #8
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	20000218 	.word	0x20000218
 8003d88:	2000034c 	.word	0x2000034c
 8003d8c:	08010248 	.word	0x08010248
 8003d90:	2000022c 	.word	0x2000022c

08003d94 <onJoinFailed>:


// ======================================== Join frames


static void onJoinFailed (xref2osjob_t osjob) {
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
    // Notify app - must call LMIC_reset() to stop joining
    // otherwise join procedure continues.
    reportEvent(EV_JOIN_FAILED);
 8003d9c:	2008      	movs	r0, #8
 8003d9e:	f7ff faef 	bl	8003380 <reportEvent>
}
 8003da2:	bf00      	nop
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <processJoinAccept>:


static bit_t processJoinAccept (void) {
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
    ASSERT(LMIC.txrxFlags != TXRX_DNW1 || LMIC.dataLen != 0);
 8003db2:	4b99      	ldr	r3, [pc, #612]	@ (8004018 <processJoinAccept+0x26c>)
 8003db4:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d106      	bne.n	8003dca <processJoinAccept+0x1e>
 8003dbc:	4b96      	ldr	r3, [pc, #600]	@ (8004018 <processJoinAccept+0x26c>)
 8003dbe:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <processJoinAccept+0x1e>
 8003dc6:	f7fe f8cb 	bl	8001f60 <hal_failed>
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 8003dca:	4b93      	ldr	r3, [pc, #588]	@ (8004018 <processJoinAccept+0x26c>)
 8003dcc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <processJoinAccept+0x30>
 8003dd8:	f7fe f8c2 	bl	8001f60 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 8003ddc:	4b8e      	ldr	r3, [pc, #568]	@ (8004018 <processJoinAccept+0x26c>)
 8003dde:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d14c      	bne.n	8003e80 <processJoinAccept+0xd4>
      nojoinframe:
 8003de6:	bf00      	nop
 8003de8:	e000      	b.n	8003dec <processJoinAccept+0x40>
                           e_.info   = dlen < 4 ? 0 : mic,
                           e_.info2  = hdr + (dlen<<8)));
      badframe:
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto nojoinframe;
 8003dea:	bf00      	nop
        if( (LMIC.opmode & OP_JOINING) == 0 ) {
 8003dec:	4b8a      	ldr	r3, [pc, #552]	@ (8004018 <processJoinAccept+0x26c>)
 8003dee:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003df2:	f003 0304 	and.w	r3, r3, #4
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d123      	bne.n	8003e42 <processJoinAccept+0x96>
            ASSERT((LMIC.opmode & OP_REJOIN) != 0);
 8003dfa:	4b87      	ldr	r3, [pc, #540]	@ (8004018 <processJoinAccept+0x26c>)
 8003dfc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003e00:	f003 0320 	and.w	r3, r3, #32
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <processJoinAccept+0x60>
 8003e08:	f7fe f8aa 	bl	8001f60 <hal_failed>
            LMIC.opmode &= ~(OP_REJOIN|OP_TXRXPEND);
 8003e0c:	4b82      	ldr	r3, [pc, #520]	@ (8004018 <processJoinAccept+0x26c>)
 8003e0e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003e12:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	4b7f      	ldr	r3, [pc, #508]	@ (8004018 <processJoinAccept+0x26c>)
 8003e1a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            if( LMIC.rejoinCnt < 10 )
 8003e1e:	4b7e      	ldr	r3, [pc, #504]	@ (8004018 <processJoinAccept+0x26c>)
 8003e20:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 8003e24:	2b09      	cmp	r3, #9
 8003e26:	d807      	bhi.n	8003e38 <processJoinAccept+0x8c>
                LMIC.rejoinCnt++;
 8003e28:	4b7b      	ldr	r3, [pc, #492]	@ (8004018 <processJoinAccept+0x26c>)
 8003e2a:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 8003e2e:	3301      	adds	r3, #1
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	4b79      	ldr	r3, [pc, #484]	@ (8004018 <processJoinAccept+0x26c>)
 8003e34:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
            reportEvent(EV_REJOIN_FAILED);
 8003e38:	2009      	movs	r0, #9
 8003e3a:	f7ff faa1 	bl	8003380 <reportEvent>
            return 1;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e0e6      	b.n	8004010 <processJoinAccept+0x264>
        LMIC.opmode &= ~OP_TXRXPEND;
 8003e42:	4b75      	ldr	r3, [pc, #468]	@ (8004018 <processJoinAccept+0x26c>)
 8003e44:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003e48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	4b72      	ldr	r3, [pc, #456]	@ (8004018 <processJoinAccept+0x26c>)
 8003e50:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        ostime_t delay = nextJoinState();
 8003e54:	f7ff fa22 	bl	800329c <nextJoinState>
 8003e58:	6078      	str	r0, [r7, #4]
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 8003e5a:	f001 fb5d 	bl	8005518 <os_getTime>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	18d1      	adds	r1, r2, r3
                            (delay&1) != 0
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f003 0301 	and.w	r3, r3, #1
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <processJoinAccept+0xc6>
 8003e6e:	4b6b      	ldr	r3, [pc, #428]	@ (800401c <processJoinAccept+0x270>)
 8003e70:	e000      	b.n	8003e74 <processJoinAccept+0xc8>
 8003e72:	4b6b      	ldr	r3, [pc, #428]	@ (8004020 <processJoinAccept+0x274>)
 8003e74:	461a      	mov	r2, r3
 8003e76:	486b      	ldr	r0, [pc, #428]	@ (8004024 <processJoinAccept+0x278>)
 8003e78:	f001 fbb8 	bl	80055ec <os_setTimedCallback>
        return 1;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e0c7      	b.n	8004010 <processJoinAccept+0x264>
    u1_t hdr  = LMIC.frame[0];
 8003e80:	4b65      	ldr	r3, [pc, #404]	@ (8004018 <processJoinAccept+0x26c>)
 8003e82:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8003e86:	757b      	strb	r3, [r7, #21]
    u1_t dlen = LMIC.dataLen;
 8003e88:	4b63      	ldr	r3, [pc, #396]	@ (8004018 <processJoinAccept+0x26c>)
 8003e8a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8003e8e:	75fb      	strb	r3, [r7, #23]
    u4_t mic  = os_rlsbf4(&LMIC.frame[dlen-4]); // safe before modified by encrypt!
 8003e90:	7dfb      	ldrb	r3, [r7, #23]
 8003e92:	3b04      	subs	r3, #4
 8003e94:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003e98:	4a5f      	ldr	r2, [pc, #380]	@ (8004018 <processJoinAccept+0x26c>)
 8003e9a:	4413      	add	r3, r2
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fe fa1b 	bl	80022d8 <os_rlsbf4>
 8003ea2:	6138      	str	r0, [r7, #16]
    if( (dlen != LEN_JA && dlen != LEN_JAEXT)
 8003ea4:	7dfb      	ldrb	r3, [r7, #23]
 8003ea6:	2b11      	cmp	r3, #17
 8003ea8:	d002      	beq.n	8003eb0 <processJoinAccept+0x104>
 8003eaa:	7dfb      	ldrb	r3, [r7, #23]
 8003eac:	2b21      	cmp	r3, #33	@ 0x21
 8003eae:	d104      	bne.n	8003eba <processJoinAccept+0x10e>
        || (hdr & (HDR_FTYPE|HDR_MAJOR)) != (HDR_FTYPE_JACC|HDR_MAJOR_V1) ) {
 8003eb0:	7d7b      	ldrb	r3, [r7, #21]
 8003eb2:	f003 03e3 	and.w	r3, r3, #227	@ 0xe3
 8003eb6:	2b20      	cmp	r3, #32
 8003eb8:	d00b      	beq.n	8003ed2 <processJoinAccept+0x126>
      badframe:
 8003eba:	bf00      	nop
 8003ebc:	e000      	b.n	8003ec0 <processJoinAccept+0x114>
    }
    aes_encrypt(LMIC.frame+1, dlen-1);
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::JOIN_BAD_MIC,
                           e_.info   = mic));
        goto badframe;
 8003ebe:	bf00      	nop
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 8003ec0:	4b55      	ldr	r3, [pc, #340]	@ (8004018 <processJoinAccept+0x26c>)
 8003ec2:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d08d      	beq.n	8003dea <processJoinAccept+0x3e>
            return 0;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	e09e      	b.n	8004010 <processJoinAccept+0x264>
    aes_encrypt(LMIC.frame+1, dlen-1);
 8003ed2:	4a55      	ldr	r2, [pc, #340]	@ (8004028 <processJoinAccept+0x27c>)
 8003ed4:	7dfb      	ldrb	r3, [r7, #23]
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4610      	mov	r0, r2
 8003edc:	f7fe fb9e 	bl	800261c <aes_encrypt>
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
 8003ee0:	7dfb      	ldrb	r3, [r7, #23]
 8003ee2:	3b04      	subs	r3, #4
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4851      	ldr	r0, [pc, #324]	@ (800402c <processJoinAccept+0x280>)
 8003ee8:	f7fe fb76 	bl	80025d8 <aes_verifyMic0>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d0e5      	beq.n	8003ebe <processJoinAccept+0x112>
    }

    u4_t addr = os_rlsbf4(LMIC.frame+OFF_JA_DEVADDR);
 8003ef2:	4b4f      	ldr	r3, [pc, #316]	@ (8004030 <processJoinAccept+0x284>)
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7fe f9ef 	bl	80022d8 <os_rlsbf4>
 8003efa:	60f8      	str	r0, [r7, #12]
    LMIC.devaddr = addr;
 8003efc:	4a46      	ldr	r2, [pc, #280]	@ (8004018 <processJoinAccept+0x26c>)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
    LMIC.netid = os_rlsbf4(&LMIC.frame[OFF_JA_NETID]) & 0xFFFFFF;
 8003f04:	484b      	ldr	r0, [pc, #300]	@ (8004034 <processJoinAccept+0x288>)
 8003f06:	f7fe f9e7 	bl	80022d8 <os_rlsbf4>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003f10:	4a41      	ldr	r2, [pc, #260]	@ (8004018 <processJoinAccept+0x26c>)
 8003f12:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

#if defined(CFG_eu868)
    initDefaultChannels(0);
 8003f16:	2000      	movs	r0, #0
 8003f18:	f7fe ff12 	bl	8002d40 <initDefaultChannels>
#endif
    if( dlen > LEN_JA ) {
 8003f1c:	7dfb      	ldrb	r3, [r7, #23]
 8003f1e:	2b11      	cmp	r3, #17
 8003f20:	d920      	bls.n	8003f64 <processJoinAccept+0x1b8>
#if defined(CFG_us915)
        goto badframe;
#endif
        dlen = OFF_CFLIST;
 8003f22:	230d      	movs	r3, #13
 8003f24:	75fb      	strb	r3, [r7, #23]
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
 8003f26:	2303      	movs	r3, #3
 8003f28:	75bb      	strb	r3, [r7, #22]
 8003f2a:	e018      	b.n	8003f5e <processJoinAccept+0x1b2>
            u4_t freq = convFreq(&LMIC.frame[dlen]);
 8003f2c:	7dfb      	ldrb	r3, [r7, #23]
 8003f2e:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8003f32:	4a39      	ldr	r2, [pc, #228]	@ (8004018 <processJoinAccept+0x26c>)
 8003f34:	4413      	add	r3, r2
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7ff f802 	bl	8002f40 <convFreq>
 8003f3c:	60b8      	str	r0, [r7, #8]
            if( freq )
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d006      	beq.n	8003f52 <processJoinAccept+0x1a6>
                LMIC_setupChannel(chidx, freq, 0, -1);
 8003f44:	7db8      	ldrb	r0, [r7, #22]
 8003f46:	f04f 33ff 	mov.w	r3, #4294967295
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	68b9      	ldr	r1, [r7, #8]
 8003f4e:	f7fe ff7d 	bl	8002e4c <LMIC_setupChannel>
        for( u1_t chidx=3; chidx<8; chidx++, dlen+=3 ) {
 8003f52:	7dbb      	ldrb	r3, [r7, #22]
 8003f54:	3301      	adds	r3, #1
 8003f56:	75bb      	strb	r3, [r7, #22]
 8003f58:	7dfb      	ldrb	r3, [r7, #23]
 8003f5a:	3303      	adds	r3, #3
 8003f5c:	75fb      	strb	r3, [r7, #23]
 8003f5e:	7dbb      	ldrb	r3, [r7, #22]
 8003f60:	2b07      	cmp	r3, #7
 8003f62:	d9e3      	bls.n	8003f2c <processJoinAccept+0x180>
        }
    }

    // already incremented when JOIN REQ got sent off
    aes_sessKeys(LMIC.devNonce-1, &LMIC.frame[OFF_JA_ARTNONCE], LMIC.nwkKey, LMIC.artKey);
 8003f64:	4b2c      	ldr	r3, [pc, #176]	@ (8004018 <processJoinAccept+0x26c>)
 8003f66:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	b298      	uxth	r0, r3
 8003f6e:	4b32      	ldr	r3, [pc, #200]	@ (8004038 <processJoinAccept+0x28c>)
 8003f70:	4a32      	ldr	r2, [pc, #200]	@ (800403c <processJoinAccept+0x290>)
 8003f72:	492d      	ldr	r1, [pc, #180]	@ (8004028 <processJoinAccept+0x27c>)
 8003f74:	f7fe fbac 	bl	80026d0 <aes_sessKeys>
                        e_.mic     = mic,
                        e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                      ? EV::joininfo_t::REJOIN_ACCEPT
                                      : EV::joininfo_t::ACCEPT)));
    
    ASSERT((LMIC.opmode & (OP_JOINING|OP_REJOIN))!=0);
 8003f78:	4b27      	ldr	r3, [pc, #156]	@ (8004018 <processJoinAccept+0x26c>)
 8003f7a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003f7e:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d101      	bne.n	8003f8a <processJoinAccept+0x1de>
 8003f86:	f7fd ffeb 	bl	8001f60 <hal_failed>
    if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 8003f8a:	4b23      	ldr	r3, [pc, #140]	@ (8004018 <processJoinAccept+0x26c>)
 8003f8c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003f90:	f003 0320 	and.w	r3, r3, #32
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00e      	beq.n	8003fb6 <processJoinAccept+0x20a>
        // Lower DR every try below current UP DR
        LMIC.datarate = lowerDR(LMIC.datarate, LMIC.rejoinCnt);
 8003f98:	4b1f      	ldr	r3, [pc, #124]	@ (8004018 <processJoinAccept+0x26c>)
 8003f9a:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8003f9e:	4a1e      	ldr	r2, [pc, #120]	@ (8004018 <processJoinAccept+0x26c>)
 8003fa0:	f892 20b2 	ldrb.w	r2, [r2, #178]	@ 0xb2
 8003fa4:	4611      	mov	r1, r2
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fe f968 	bl	800227c <lowerDR>
 8003fac:	4603      	mov	r3, r0
 8003fae:	461a      	mov	r2, r3
 8003fb0:	4b19      	ldr	r3, [pc, #100]	@ (8004018 <processJoinAccept+0x26c>)
 8003fb2:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    }
    LMIC.opmode &= ~(OP_JOINING|OP_TRACK|OP_REJOIN|OP_TXRXPEND|OP_PINGINI) | OP_NEXTCHNL;
 8003fb6:	4b18      	ldr	r3, [pc, #96]	@ (8004018 <processJoinAccept+0x26c>)
 8003fb8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003fbc:	f423 7329 	bic.w	r3, r3, #676	@ 0x2a4
 8003fc0:	f023 0302 	bic.w	r3, r3, #2
 8003fc4:	b29a      	uxth	r2, r3
 8003fc6:	4b14      	ldr	r3, [pc, #80]	@ (8004018 <processJoinAccept+0x26c>)
 8003fc8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.txCnt = 0;
 8003fcc:	4b12      	ldr	r3, [pc, #72]	@ (8004018 <processJoinAccept+0x26c>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    stateJustJoined();
 8003fd4:	f7ff f9f2 	bl	80033bc <stateJustJoined>
    LMIC.dn2Dr = LMIC.frame[OFF_JA_DLSET] & 0x0F;
 8003fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8004018 <processJoinAccept+0x26c>)
 8003fda:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8003fde:	f003 030f 	and.w	r3, r3, #15
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8004018 <processJoinAccept+0x26c>)
 8003fe6:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.rxDelay = LMIC.frame[OFF_JA_RXDLY];
 8003fea:	4b0b      	ldr	r3, [pc, #44]	@ (8004018 <processJoinAccept+0x26c>)
 8003fec:	f893 2154 	ldrb.w	r2, [r3, #340]	@ 0x154
 8003ff0:	4b09      	ldr	r3, [pc, #36]	@ (8004018 <processJoinAccept+0x26c>)
 8003ff2:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    if (LMIC.rxDelay == 0) LMIC.rxDelay = 1;   
 8003ff6:	4b08      	ldr	r3, [pc, #32]	@ (8004018 <processJoinAccept+0x26c>)
 8003ff8:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d103      	bne.n	8004008 <processJoinAccept+0x25c>
 8004000:	4b05      	ldr	r3, [pc, #20]	@ (8004018 <processJoinAccept+0x26c>)
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    reportEvent(EV_JOINED);
 8004008:	2006      	movs	r0, #6
 800400a:	f7ff f9b9 	bl	8003380 <reportEvent>
    return 1;
 800400e:	2301      	movs	r3, #1
}
 8004010:	4618      	mov	r0, r3
 8004012:	3718      	adds	r7, #24
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	20000218 	.word	0x20000218
 800401c:	08003d95 	.word	0x08003d95
 8004020:	0800336d 	.word	0x0800336d
 8004024:	2000022c 	.word	0x2000022c
 8004028:	20000361 	.word	0x20000361
 800402c:	20000360 	.word	0x20000360
 8004030:	20000367 	.word	0x20000367
 8004034:	20000364 	.word	0x20000364
 8004038:	2000031c 	.word	0x2000031c
 800403c:	2000030c 	.word	0x2000030c

08004040 <processRx2Jacc>:


static void processRx2Jacc (xref2osjob_t osjob) {
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 )
 8004048:	4b07      	ldr	r3, [pc, #28]	@ (8004068 <processRx2Jacc+0x28>)
 800404a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800404e:	2b00      	cmp	r3, #0
 8004050:	d103      	bne.n	800405a <processRx2Jacc+0x1a>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 8004052:	4b05      	ldr	r3, [pc, #20]	@ (8004068 <processRx2Jacc+0x28>)
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    processJoinAccept();
 800405a:	f7ff fea7 	bl	8003dac <processJoinAccept>
}
 800405e:	bf00      	nop
 8004060:	3708      	adds	r7, #8
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	20000218 	.word	0x20000218

0800406c <setupRx2Jacc>:


static void setupRx2Jacc (xref2osjob_t osjob) {
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2Jacc);
 8004074:	4b04      	ldr	r3, [pc, #16]	@ (8004088 <setupRx2Jacc+0x1c>)
 8004076:	4a05      	ldr	r2, [pc, #20]	@ (800408c <setupRx2Jacc+0x20>)
 8004078:	61da      	str	r2, [r3, #28]
    setupRx2();
 800407a:	f7ff fdcf 	bl	8003c1c <setupRx2>
}
 800407e:	bf00      	nop
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	20000218 	.word	0x20000218
 800408c:	08004041 	.word	0x08004041

08004090 <processRx1Jacc>:


static void processRx1Jacc (xref2osjob_t osjob) {
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processJoinAccept() )
 8004098:	4b08      	ldr	r3, [pc, #32]	@ (80040bc <processRx1Jacc+0x2c>)
 800409a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d004      	beq.n	80040ac <processRx1Jacc+0x1c>
 80040a2:	f7ff fe83 	bl	8003dac <processJoinAccept>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d103      	bne.n	80040b4 <processRx1Jacc+0x24>
        schedRx2(DELAY_JACC2_osticks, FUNC_ADDR(setupRx2Jacc));
 80040ac:	4904      	ldr	r1, [pc, #16]	@ (80040c0 <processRx1Jacc+0x30>)
 80040ae:	4805      	ldr	r0, [pc, #20]	@ (80040c4 <processRx1Jacc+0x34>)
 80040b0:	f7ff fdd4 	bl	8003c5c <schedRx2>
}
 80040b4:	bf00      	nop
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	20000218 	.word	0x20000218
 80040c0:	0800406d 	.word	0x0800406d
 80040c4:	0002ee00 	.word	0x0002ee00

080040c8 <setupRx1Jacc>:


static void setupRx1Jacc (xref2osjob_t osjob) {
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1Jacc));
 80040d0:	4803      	ldr	r0, [pc, #12]	@ (80040e0 <setupRx1Jacc+0x18>)
 80040d2:	f7ff fdeb 	bl	8003cac <setupRx1>
}
 80040d6:	bf00      	nop
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	08004091 	.word	0x08004091

080040e4 <jreqDone>:


static void jreqDone (xref2osjob_t osjob) {
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
    txDone(DELAY_JACC1_osticks, FUNC_ADDR(setupRx1Jacc));
 80040ec:	4903      	ldr	r1, [pc, #12]	@ (80040fc <jreqDone+0x18>)
 80040ee:	4804      	ldr	r0, [pc, #16]	@ (8004100 <jreqDone+0x1c>)
 80040f0:	f7ff fdfe 	bl	8003cf0 <txDone>
}
 80040f4:	bf00      	nop
 80040f6:	3708      	adds	r7, #8
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	080040c9 	.word	0x080040c9
 8004100:	00027100 	.word	0x00027100

08004104 <processRx2DnDataDelay>:
// ======================================== Data frames

// Fwd decl.
static bit_t processDnData(void);

static void processRx2DnDataDelay (xref2osjob_t osjob) {
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
    processDnData();
 800410c:	f000 fbc6 	bl	800489c <processDnData>
}
 8004110:	bf00      	nop
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <processRx2DnData>:

static void processRx2DnData (xref2osjob_t osjob) {
 8004118:	b590      	push	{r4, r7, lr}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 ) {
 8004120:	4b0f      	ldr	r3, [pc, #60]	@ (8004160 <processRx2DnData+0x48>)
 8004122:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8004126:	2b00      	cmp	r3, #0
 8004128:	d115      	bne.n	8004156 <processRx2DnData+0x3e>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 800412a:	4b0d      	ldr	r3, [pc, #52]	@ (8004160 <processRx2DnData+0x48>)
 800412c:	2200      	movs	r2, #0
 800412e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        // Delay callback processing to avoid up TX while gateway is txing our missed frame! 
        // Since DNW2 uses SF12 by default we wait 3 secs.
        os_setTimedCallback(&LMIC.osjob,
                            (os_getTime() + DNW2_SAFETY_ZONE + rndDelay(2)),
 8004132:	f001 f9f1 	bl	8005518 <os_getTime>
 8004136:	4603      	mov	r3, r0
 8004138:	f503 34bb 	add.w	r4, r3, #95744	@ 0x17600
 800413c:	f504 7480 	add.w	r4, r4, #256	@ 0x100
 8004140:	2002      	movs	r0, #2
 8004142:	f7fe fd4f 	bl	8002be4 <rndDelay>
 8004146:	4603      	mov	r3, r0
        os_setTimedCallback(&LMIC.osjob,
 8004148:	4423      	add	r3, r4
 800414a:	4a06      	ldr	r2, [pc, #24]	@ (8004164 <processRx2DnData+0x4c>)
 800414c:	4619      	mov	r1, r3
 800414e:	4806      	ldr	r0, [pc, #24]	@ (8004168 <processRx2DnData+0x50>)
 8004150:	f001 fa4c 	bl	80055ec <os_setTimedCallback>
                            FUNC_ADDR(processRx2DnDataDelay));
        return;
 8004154:	e001      	b.n	800415a <processRx2DnData+0x42>
    }
    processDnData();
 8004156:	f000 fba1 	bl	800489c <processDnData>
}
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	bd90      	pop	{r4, r7, pc}
 8004160:	20000218 	.word	0x20000218
 8004164:	08004105 	.word	0x08004105
 8004168:	2000022c 	.word	0x2000022c

0800416c <setupRx2DnData>:


static void setupRx2DnData (xref2osjob_t osjob) {
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2DnData);
 8004174:	4b04      	ldr	r3, [pc, #16]	@ (8004188 <setupRx2DnData+0x1c>)
 8004176:	4a05      	ldr	r2, [pc, #20]	@ (800418c <setupRx2DnData+0x20>)
 8004178:	61da      	str	r2, [r3, #28]
    setupRx2();
 800417a:	f7ff fd4f 	bl	8003c1c <setupRx2>
}
 800417e:	bf00      	nop
 8004180:	3708      	adds	r7, #8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	20000218 	.word	0x20000218
 800418c:	08004119 	.word	0x08004119

08004190 <processRx1DnData>:


static void processRx1DnData (xref2osjob_t osjob) {
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processDnData() )
 8004198:	4b0d      	ldr	r3, [pc, #52]	@ (80041d0 <processRx1DnData+0x40>)
 800419a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d004      	beq.n	80041ac <processRx1DnData+0x1c>
 80041a2:	f000 fb7b 	bl	800489c <processDnData>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10c      	bne.n	80041c6 <processRx1DnData+0x36>
        schedRx2(sec2osticks(LMIC.rxDelay + (int)DELAY_EXTDNW2), FUNC_ADDR(setupRx2DnData));
 80041ac:	4b08      	ldr	r3, [pc, #32]	@ (80041d0 <processRx1DnData+0x40>)
 80041ae:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 80041b2:	3301      	adds	r3, #1
 80041b4:	461a      	mov	r2, r3
 80041b6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80041ba:	fb02 f303 	mul.w	r3, r2, r3
 80041be:	4905      	ldr	r1, [pc, #20]	@ (80041d4 <processRx1DnData+0x44>)
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7ff fd4b 	bl	8003c5c <schedRx2>
}
 80041c6:	bf00      	nop
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	20000218 	.word	0x20000218
 80041d4:	0800416d 	.word	0x0800416d

080041d8 <setupRx1DnData>:


static void setupRx1DnData (xref2osjob_t osjob) {
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1DnData));
 80041e0:	4803      	ldr	r0, [pc, #12]	@ (80041f0 <setupRx1DnData+0x18>)
 80041e2:	f7ff fd63 	bl	8003cac <setupRx1>
}
 80041e6:	bf00      	nop
 80041e8:	3708      	adds	r7, #8
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	08004191 	.word	0x08004191

080041f4 <updataDone>:


static void updataDone (xref2osjob_t osjob) {
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
    txDone(sec2osticks(LMIC.rxDelay), FUNC_ADDR(setupRx1DnData));
 80041fc:	4b07      	ldr	r3, [pc, #28]	@ (800421c <updataDone+0x28>)
 80041fe:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8004202:	461a      	mov	r2, r3
 8004204:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004208:	fb02 f303 	mul.w	r3, r2, r3
 800420c:	4904      	ldr	r1, [pc, #16]	@ (8004220 <updataDone+0x2c>)
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff fd6e 	bl	8003cf0 <txDone>
}
 8004214:	bf00      	nop
 8004216:	3708      	adds	r7, #8
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	20000218 	.word	0x20000218
 8004220:	080041d9 	.word	0x080041d9

08004224 <buildDataFrame>:

// ======================================== 


static void buildDataFrame (void) {
 8004224:	b590      	push	{r4, r7, lr}
 8004226:	b087      	sub	sp, #28
 8004228:	af02      	add	r7, sp, #8
    bit_t txdata = ((LMIC.opmode & (OP_TXDATA|OP_POLL)) != OP_POLL);
 800422a:	4ba3      	ldr	r3, [pc, #652]	@ (80044b8 <buildDataFrame+0x294>)
 800422c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004230:	f003 0318 	and.w	r3, r3, #24
 8004234:	2b10      	cmp	r3, #16
 8004236:	bf14      	ite	ne
 8004238:	2301      	movne	r3, #1
 800423a:	2300      	moveq	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	73fb      	strb	r3, [r7, #15]
    u1_t dlen = txdata ? LMIC.pendTxLen : 0;
 8004240:	7bfb      	ldrb	r3, [r7, #15]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d003      	beq.n	800424e <buildDataFrame+0x2a>
 8004246:	4b9c      	ldr	r3, [pc, #624]	@ (80044b8 <buildDataFrame+0x294>)
 8004248:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800424c:	e000      	b.n	8004250 <buildDataFrame+0x2c>
 800424e:	2300      	movs	r3, #0
 8004250:	71bb      	strb	r3, [r7, #6]

    // Piggyback MAC options
    // Prioritize by importance
    int  end = OFF_DAT_OPTS;
 8004252:	2308      	movs	r3, #8
 8004254:	60bb      	str	r3, [r7, #8]
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE)) == (OP_TRACK|OP_PINGABLE) ) {
 8004256:	4b98      	ldr	r3, [pc, #608]	@ (80044b8 <buildDataFrame+0x294>)
 8004258:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800425c:	461a      	mov	r2, r3
 800425e:	f240 4302 	movw	r3, #1026	@ 0x402
 8004262:	4013      	ands	r3, r2
 8004264:	f240 4202 	movw	r2, #1026	@ 0x402
 8004268:	4293      	cmp	r3, r2
 800426a:	d11c      	bne.n	80042a6 <buildDataFrame+0x82>
        // Indicate pingability in every UP frame
        LMIC.frame[end] = MCMD_PING_IND;
 800426c:	4a92      	ldr	r2, [pc, #584]	@ (80044b8 <buildDataFrame+0x294>)
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	4413      	add	r3, r2
 8004272:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8004276:	2210      	movs	r2, #16
 8004278:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ping.dr | (LMIC.ping.intvExp<<4);
 800427a:	4b8f      	ldr	r3, [pc, #572]	@ (80044b8 <buildDataFrame+0x294>)
 800427c:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8004280:	b25a      	sxtb	r2, r3
 8004282:	4b8d      	ldr	r3, [pc, #564]	@ (80044b8 <buildDataFrame+0x294>)
 8004284:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8004288:	011b      	lsls	r3, r3, #4
 800428a:	b25b      	sxtb	r3, r3
 800428c:	4313      	orrs	r3, r2
 800428e:	b25a      	sxtb	r2, r3
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	3301      	adds	r3, #1
 8004294:	b2d1      	uxtb	r1, r2
 8004296:	4a88      	ldr	r2, [pc, #544]	@ (80044b8 <buildDataFrame+0x294>)
 8004298:	4413      	add	r3, r2
 800429a:	460a      	mov	r2, r1
 800429c:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	3302      	adds	r3, #2
 80042a4:	60bb      	str	r3, [r7, #8]
    }
    if( LMIC.dutyCapAns ) {
 80042a6:	4b84      	ldr	r3, [pc, #528]	@ (80044b8 <buildDataFrame+0x294>)
 80042a8:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d00d      	beq.n	80042cc <buildDataFrame+0xa8>
        LMIC.frame[end] = MCMD_DCAP_ANS;
 80042b0:	4a81      	ldr	r2, [pc, #516]	@ (80044b8 <buildDataFrame+0x294>)
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80042ba:	2204      	movs	r2, #4
 80042bc:	701a      	strb	r2, [r3, #0]
        end += 1;
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	3301      	adds	r3, #1
 80042c2:	60bb      	str	r3, [r7, #8]
        LMIC.dutyCapAns = 0;
 80042c4:	4b7c      	ldr	r3, [pc, #496]	@ (80044b8 <buildDataFrame+0x294>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    }
    if( LMIC.dn2Ans ) {
 80042cc:	4b7a      	ldr	r3, [pc, #488]	@ (80044b8 <buildDataFrame+0x294>)
 80042ce:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d01a      	beq.n	800430c <buildDataFrame+0xe8>
        LMIC.frame[end+0] = MCMD_DN2P_ANS;
 80042d6:	4a78      	ldr	r2, [pc, #480]	@ (80044b8 <buildDataFrame+0x294>)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	4413      	add	r3, r2
 80042dc:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80042e0:	2205      	movs	r2, #5
 80042e2:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.dn2Ans & ~MCMD_DN2P_ANS_RFU;
 80042e4:	4b74      	ldr	r3, [pc, #464]	@ (80044b8 <buildDataFrame+0x294>)
 80042e6:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	3301      	adds	r3, #1
 80042ee:	f002 0203 	and.w	r2, r2, #3
 80042f2:	b2d1      	uxtb	r1, r2
 80042f4:	4a70      	ldr	r2, [pc, #448]	@ (80044b8 <buildDataFrame+0x294>)
 80042f6:	4413      	add	r3, r2
 80042f8:	460a      	mov	r2, r1
 80042fa:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	3302      	adds	r3, #2
 8004302:	60bb      	str	r3, [r7, #8]
        LMIC.dn2Ans = 0;
 8004304:	4b6c      	ldr	r3, [pc, #432]	@ (80044b8 <buildDataFrame+0x294>)
 8004306:	2200      	movs	r2, #0
 8004308:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }
    if( LMIC.devsAns ) {  // answer to device status
 800430c:	4b6a      	ldr	r3, [pc, #424]	@ (80044b8 <buildDataFrame+0x294>)
 800430e:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8004312:	2b00      	cmp	r3, #0
 8004314:	d021      	beq.n	800435a <buildDataFrame+0x136>
        LMIC.frame[end+0] = MCMD_DEVS_ANS;
 8004316:	4a68      	ldr	r2, [pc, #416]	@ (80044b8 <buildDataFrame+0x294>)
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4413      	add	r3, r2
 800431c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8004320:	2206      	movs	r2, #6
 8004322:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = os_getBattLevel();
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	1c5c      	adds	r4, r3, #1
 8004328:	f7fe f869 	bl	80023fe <os_getBattLevel>
 800432c:	4603      	mov	r3, r0
 800432e:	461a      	mov	r2, r3
 8004330:	4b61      	ldr	r3, [pc, #388]	@ (80044b8 <buildDataFrame+0x294>)
 8004332:	4423      	add	r3, r4
 8004334:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        LMIC.frame[end+2] = LMIC.margin;
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	3302      	adds	r3, #2
 800433c:	4a5e      	ldr	r2, [pc, #376]	@ (80044b8 <buildDataFrame+0x294>)
 800433e:	f892 1124 	ldrb.w	r1, [r2, #292]	@ 0x124
 8004342:	4a5d      	ldr	r2, [pc, #372]	@ (80044b8 <buildDataFrame+0x294>)
 8004344:	4413      	add	r3, r2
 8004346:	460a      	mov	r2, r1
 8004348:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 3;
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	3303      	adds	r3, #3
 8004350:	60bb      	str	r3, [r7, #8]
        LMIC.devsAns = 0;
 8004352:	4b59      	ldr	r3, [pc, #356]	@ (80044b8 <buildDataFrame+0x294>)
 8004354:	2200      	movs	r2, #0
 8004356:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
    }
    if( LMIC.ladrAns ) {  // answer to ADR change
 800435a:	4b57      	ldr	r3, [pc, #348]	@ (80044b8 <buildDataFrame+0x294>)
 800435c:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8004360:	2b00      	cmp	r3, #0
 8004362:	d01a      	beq.n	800439a <buildDataFrame+0x176>
        LMIC.frame[end+0] = MCMD_LADR_ANS;
 8004364:	4a54      	ldr	r2, [pc, #336]	@ (80044b8 <buildDataFrame+0x294>)
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	4413      	add	r3, r2
 800436a:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 800436e:	2203      	movs	r2, #3
 8004370:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ladrAns & ~MCMD_LADR_ANS_RFU;
 8004372:	4b51      	ldr	r3, [pc, #324]	@ (80044b8 <buildDataFrame+0x294>)
 8004374:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	3301      	adds	r3, #1
 800437c:	f002 0207 	and.w	r2, r2, #7
 8004380:	b2d1      	uxtb	r1, r2
 8004382:	4a4d      	ldr	r2, [pc, #308]	@ (80044b8 <buildDataFrame+0x294>)
 8004384:	4413      	add	r3, r2
 8004386:	460a      	mov	r2, r1
 8004388:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	3302      	adds	r3, #2
 8004390:	60bb      	str	r3, [r7, #8]
        LMIC.ladrAns = 0;
 8004392:	4b49      	ldr	r3, [pc, #292]	@ (80044b8 <buildDataFrame+0x294>)
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    }
    if( LMIC.bcninfoTries > 0 ) {
 800439a:	4b47      	ldr	r3, [pc, #284]	@ (80044b8 <buildDataFrame+0x294>)
 800439c:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d009      	beq.n	80043b8 <buildDataFrame+0x194>
        LMIC.frame[end] = MCMD_BCNI_REQ;
 80043a4:	4a44      	ldr	r2, [pc, #272]	@ (80044b8 <buildDataFrame+0x294>)
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	4413      	add	r3, r2
 80043aa:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80043ae:	2212      	movs	r2, #18
 80043b0:	701a      	strb	r2, [r3, #0]
        end += 1;
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	3301      	adds	r3, #1
 80043b6:	60bb      	str	r3, [r7, #8]
    }
    if( LMIC.adrChanged ) {
 80043b8:	4b3f      	ldr	r3, [pc, #252]	@ (80044b8 <buildDataFrame+0x294>)
 80043ba:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00c      	beq.n	80043dc <buildDataFrame+0x1b8>
        if( LMIC.adrAckReq < 0 )
 80043c2:	4b3d      	ldr	r3, [pc, #244]	@ (80044b8 <buildDataFrame+0x294>)
 80043c4:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	da03      	bge.n	80043d4 <buildDataFrame+0x1b0>
            LMIC.adrAckReq = 0;
 80043cc:	4b3a      	ldr	r3, [pc, #232]	@ (80044b8 <buildDataFrame+0x294>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        LMIC.adrChanged = 0;
 80043d4:	4b38      	ldr	r3, [pc, #224]	@ (80044b8 <buildDataFrame+0x294>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    }
    if( LMIC.pingSetAns != 0 ) {
 80043dc:	4b36      	ldr	r3, [pc, #216]	@ (80044b8 <buildDataFrame+0x294>)
 80043de:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d01a      	beq.n	800441c <buildDataFrame+0x1f8>
        LMIC.frame[end+0] = MCMD_PING_ANS;
 80043e6:	4a34      	ldr	r2, [pc, #208]	@ (80044b8 <buildDataFrame+0x294>)
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	4413      	add	r3, r2
 80043ec:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80043f0:	2211      	movs	r2, #17
 80043f2:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.pingSetAns & ~MCMD_PING_ANS_RFU;
 80043f4:	4b30      	ldr	r3, [pc, #192]	@ (80044b8 <buildDataFrame+0x294>)
 80043f6:	f893 2133 	ldrb.w	r2, [r3, #307]	@ 0x133
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	3301      	adds	r3, #1
 80043fe:	f002 0201 	and.w	r2, r2, #1
 8004402:	b2d1      	uxtb	r1, r2
 8004404:	4a2c      	ldr	r2, [pc, #176]	@ (80044b8 <buildDataFrame+0x294>)
 8004406:	4413      	add	r3, r2
 8004408:	460a      	mov	r2, r1
 800440a:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	3302      	adds	r3, #2
 8004412:	60bb      	str	r3, [r7, #8]
        LMIC.pingSetAns = 0;
 8004414:	4b28      	ldr	r3, [pc, #160]	@ (80044b8 <buildDataFrame+0x294>)
 8004416:	2200      	movs	r2, #0
 8004418:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
    }
    if( LMIC.snchAns ) {
 800441c:	4b26      	ldr	r3, [pc, #152]	@ (80044b8 <buildDataFrame+0x294>)
 800441e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8004422:	2b00      	cmp	r3, #0
 8004424:	d01a      	beq.n	800445c <buildDataFrame+0x238>
        LMIC.frame[end+0] = MCMD_SNCH_ANS;
 8004426:	4a24      	ldr	r2, [pc, #144]	@ (80044b8 <buildDataFrame+0x294>)
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	4413      	add	r3, r2
 800442c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8004430:	2207      	movs	r2, #7
 8004432:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.snchAns & ~MCMD_SNCH_ANS_RFU;
 8004434:	4b20      	ldr	r3, [pc, #128]	@ (80044b8 <buildDataFrame+0x294>)
 8004436:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	3301      	adds	r3, #1
 800443e:	f002 0203 	and.w	r2, r2, #3
 8004442:	b2d1      	uxtb	r1, r2
 8004444:	4a1c      	ldr	r2, [pc, #112]	@ (80044b8 <buildDataFrame+0x294>)
 8004446:	4413      	add	r3, r2
 8004448:	460a      	mov	r2, r1
 800444a:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
        end += 2;
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	3302      	adds	r3, #2
 8004452:	60bb      	str	r3, [r7, #8]
        LMIC.snchAns = 0;
 8004454:	4b18      	ldr	r3, [pc, #96]	@ (80044b8 <buildDataFrame+0x294>)
 8004456:	2200      	movs	r2, #0
 8004458:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    }
    ASSERT(end <= OFF_DAT_OPTS+16);
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	2b18      	cmp	r3, #24
 8004460:	dd01      	ble.n	8004466 <buildDataFrame+0x242>
 8004462:	f7fd fd7d 	bl	8001f60 <hal_failed>

    u1_t flen = end + (txdata ? 5+dlen : 4);
 8004466:	7bfb      	ldrb	r3, [r7, #15]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d003      	beq.n	8004474 <buildDataFrame+0x250>
 800446c:	79bb      	ldrb	r3, [r7, #6]
 800446e:	3305      	adds	r3, #5
 8004470:	b2db      	uxtb	r3, r3
 8004472:	e000      	b.n	8004476 <buildDataFrame+0x252>
 8004474:	2304      	movs	r3, #4
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	b2d2      	uxtb	r2, r2
 800447a:	4413      	add	r3, r2
 800447c:	71fb      	strb	r3, [r7, #7]
    if( flen > MAX_LEN_FRAME ) {
 800447e:	79fb      	ldrb	r3, [r7, #7]
 8004480:	2b40      	cmp	r3, #64	@ 0x40
 8004482:	d905      	bls.n	8004490 <buildDataFrame+0x26c>
        // Options and payload too big - delay payload
        txdata = 0;
 8004484:	2300      	movs	r3, #0
 8004486:	73fb      	strb	r3, [r7, #15]
        flen = end+4;
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	3304      	adds	r3, #4
 800448e:	71fb      	strb	r3, [r7, #7]
    }
    LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DAUP | HDR_MAJOR_V1;
 8004490:	4b09      	ldr	r3, [pc, #36]	@ (80044b8 <buildDataFrame+0x294>)
 8004492:	2240      	movs	r2, #64	@ 0x40
 8004494:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 8004498:	4b07      	ldr	r3, [pc, #28]	@ (80044b8 <buildDataFrame+0x294>)
 800449a:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 800449e:	4b06      	ldr	r3, [pc, #24]	@ (80044b8 <buildDataFrame+0x294>)
 80044a0:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
                              | (LMIC.adrAckReq >= 0 ? FCT_ADRARQ : 0)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	b25b      	sxtb	r3, r3
 80044aa:	4a03      	ldr	r2, [pc, #12]	@ (80044b8 <buildDataFrame+0x294>)
 80044ac:	f992 2121 	ldrsb.w	r2, [r2, #289]	@ 0x121
 80044b0:	2a00      	cmp	r2, #0
 80044b2:	db03      	blt.n	80044bc <buildDataFrame+0x298>
 80044b4:	2240      	movs	r2, #64	@ 0x40
 80044b6:	e002      	b.n	80044be <buildDataFrame+0x29a>
 80044b8:	20000218 	.word	0x20000218
 80044bc:	2200      	movs	r2, #0
 80044be:	4313      	orrs	r3, r2
 80044c0:	b25a      	sxtb	r2, r3
                              | (end-OFF_DAT_OPTS));
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	3b08      	subs	r3, #8
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	b25b      	sxtb	r3, r3
 80044cc:	4313      	orrs	r3, r2
 80044ce:	b25b      	sxtb	r3, r3
 80044d0:	b2da      	uxtb	r2, r3
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 80044d2:	4b40      	ldr	r3, [pc, #256]	@ (80045d4 <buildDataFrame+0x3b0>)
 80044d4:	f883 214d 	strb.w	r2, [r3, #333]	@ 0x14d
    os_wlsbf4(LMIC.frame+OFF_DAT_ADDR,  LMIC.devaddr);
 80044d8:	4a3f      	ldr	r2, [pc, #252]	@ (80045d8 <buildDataFrame+0x3b4>)
 80044da:	4b3e      	ldr	r3, [pc, #248]	@ (80045d4 <buildDataFrame+0x3b0>)
 80044dc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80044e0:	4619      	mov	r1, r3
 80044e2:	4610      	mov	r0, r2
 80044e4:	f7fd ff49 	bl	800237a <os_wlsbf4>

    if( LMIC.txCnt == 0 ) {
 80044e8:	4b3a      	ldr	r3, [pc, #232]	@ (80045d4 <buildDataFrame+0x3b0>)
 80044ea:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d106      	bne.n	8004500 <buildDataFrame+0x2dc>
        LMIC.seqnoUp += 1;
 80044f2:	4b38      	ldr	r3, [pc, #224]	@ (80045d4 <buildDataFrame+0x3b0>)
 80044f4:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80044f8:	3301      	adds	r3, #1
 80044fa:	4a36      	ldr	r2, [pc, #216]	@ (80045d4 <buildDataFrame+0x3b0>)
 80044fc:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
                           e_.info   = LMIC.seqnoUp-1,
                           e_.info2  = ((LMIC.txCnt+1) |
                                        (DRADJUST[LMIC.txCnt+1] << 8) |
                                        ((LMIC.datarate|DR_PAGE)<<16))));
    }
    os_wlsbf2(LMIC.frame+OFF_DAT_SEQNO, LMIC.seqnoUp-1);
 8004500:	4a36      	ldr	r2, [pc, #216]	@ (80045dc <buildDataFrame+0x3b8>)
 8004502:	4b34      	ldr	r3, [pc, #208]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004504:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29b      	uxth	r3, r3
 800450e:	4619      	mov	r1, r3
 8004510:	4610      	mov	r0, r2
 8004512:	f7fd ff1b 	bl	800234c <os_wlsbf2>

    // Clear pending DN confirmation
    LMIC.dnConf = 0;
 8004516:	4b2f      	ldr	r3, [pc, #188]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004518:	2200      	movs	r2, #0
 800451a:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120

    if( txdata ) {
 800451e:	7bfb      	ldrb	r3, [r7, #15]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d03e      	beq.n	80045a2 <buildDataFrame+0x37e>
        if( LMIC.pendTxConf ) {
 8004524:	4b2b      	ldr	r3, [pc, #172]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004526:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 800452a:	2b00      	cmp	r3, #0
 800452c:	d00c      	beq.n	8004548 <buildDataFrame+0x324>
            // Confirmed only makes sense if we have a payload (or at least a port)
            LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DCUP | HDR_MAJOR_V1;
 800452e:	4b29      	ldr	r3, [pc, #164]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004530:	2280      	movs	r2, #128	@ 0x80
 8004532:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
            if( LMIC.txCnt == 0 ) LMIC.txCnt = 1;
 8004536:	4b27      	ldr	r3, [pc, #156]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004538:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800453c:	2b00      	cmp	r3, #0
 800453e:	d103      	bne.n	8004548 <buildDataFrame+0x324>
 8004540:	4b24      	ldr	r3, [pc, #144]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
        }
        LMIC.frame[end] = LMIC.pendTxPort;
 8004548:	4b22      	ldr	r3, [pc, #136]	@ (80045d4 <buildDataFrame+0x3b0>)
 800454a:	f893 10ba 	ldrb.w	r1, [r3, #186]	@ 0xba
 800454e:	4a21      	ldr	r2, [pc, #132]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	4413      	add	r3, r2
 8004554:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8004558:	460a      	mov	r2, r1
 800455a:	701a      	strb	r2, [r3, #0]
        os_copyMem(LMIC.frame+end+1, LMIC.pendTxData, dlen);
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	3301      	adds	r3, #1
 8004560:	4a1f      	ldr	r2, [pc, #124]	@ (80045e0 <buildDataFrame+0x3bc>)
 8004562:	4413      	add	r3, r2
 8004564:	79ba      	ldrb	r2, [r7, #6]
 8004566:	491f      	ldr	r1, [pc, #124]	@ (80045e4 <buildDataFrame+0x3c0>)
 8004568:	4618      	mov	r0, r3
 800456a:	f009 fd7c 	bl	800e066 <memcpy>
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 800456e:	4b19      	ldr	r3, [pc, #100]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004570:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8004574:	2b00      	cmp	r3, #0
 8004576:	d101      	bne.n	800457c <buildDataFrame+0x358>
 8004578:	481b      	ldr	r0, [pc, #108]	@ (80045e8 <buildDataFrame+0x3c4>)
 800457a:	e000      	b.n	800457e <buildDataFrame+0x35a>
 800457c:	481b      	ldr	r0, [pc, #108]	@ (80045ec <buildDataFrame+0x3c8>)
 800457e:	4b15      	ldr	r3, [pc, #84]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004580:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
                   LMIC.devaddr, LMIC.seqnoUp-1,
 8004584:	4b13      	ldr	r3, [pc, #76]	@ (80045d4 <buildDataFrame+0x3b0>)
 8004586:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 800458a:	1e5c      	subs	r4, r3, #1
                   /*up*/0, LMIC.frame+end+1, dlen);
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	3301      	adds	r3, #1
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 8004590:	4a13      	ldr	r2, [pc, #76]	@ (80045e0 <buildDataFrame+0x3bc>)
 8004592:	4413      	add	r3, r2
 8004594:	79ba      	ldrb	r2, [r7, #6]
 8004596:	9201      	str	r2, [sp, #4]
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	2300      	movs	r3, #0
 800459c:	4622      	mov	r2, r4
 800459e:	f7fe f853 	bl	8002648 <aes_cipher>
    }
    aes_appendMic(LMIC.nwkKey, LMIC.devaddr, LMIC.seqnoUp-1, /*up*/0, LMIC.frame, flen-4);
 80045a2:	4b0c      	ldr	r3, [pc, #48]	@ (80045d4 <buildDataFrame+0x3b0>)
 80045a4:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 80045a8:	4b0a      	ldr	r3, [pc, #40]	@ (80045d4 <buildDataFrame+0x3b0>)
 80045aa:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80045ae:	1e5a      	subs	r2, r3, #1
 80045b0:	79fb      	ldrb	r3, [r7, #7]
 80045b2:	3b04      	subs	r3, #4
 80045b4:	9301      	str	r3, [sp, #4]
 80045b6:	4b0a      	ldr	r3, [pc, #40]	@ (80045e0 <buildDataFrame+0x3bc>)
 80045b8:	9300      	str	r3, [sp, #0]
 80045ba:	2300      	movs	r3, #0
 80045bc:	480a      	ldr	r0, [pc, #40]	@ (80045e8 <buildDataFrame+0x3c4>)
 80045be:	f7fd ffc5 	bl	800254c <aes_appendMic>
                       e_.fct     = LMIC.frame[LORA::OFF_DAT_FCT],
                       e_.port    = LMIC.pendTxPort,
                       e_.plen    = txdata ? dlen : 0,
                       e_.opts.length = end-LORA::OFF_DAT_OPTS,
                       memcpy(&e_.opts[0], LMIC.frame+LORA::OFF_DAT_OPTS, end-LORA::OFF_DAT_OPTS)));
    LMIC.dataLen = flen;
 80045c2:	4a04      	ldr	r2, [pc, #16]	@ (80045d4 <buildDataFrame+0x3b0>)
 80045c4:	79fb      	ldrb	r3, [r7, #7]
 80045c6:	f882 3147 	strb.w	r3, [r2, #327]	@ 0x147
}
 80045ca:	bf00      	nop
 80045cc:	3714      	adds	r7, #20
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd90      	pop	{r4, r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20000218 	.word	0x20000218
 80045d8:	20000361 	.word	0x20000361
 80045dc:	20000366 	.word	0x20000366
 80045e0:	20000360 	.word	0x20000360
 80045e4:	200002d5 	.word	0x200002d5
 80045e8:	2000030c 	.word	0x2000030c
 80045ec:	2000031c 	.word	0x2000031c

080045f0 <onBcnRx>:


// Callback from HAL during scan mode or when job timer expires.
static void onBcnRx (xref2osjob_t job) {
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
    // If we arrive via job timer make sure to put radio to rest.
    os_radio(RADIO_RST);
 80045f8:	2000      	movs	r0, #0
 80045fa:	f001 fdb3 	bl	8006164 <os_radio>
    os_clearCallback(&LMIC.osjob);
 80045fe:	4823      	ldr	r0, [pc, #140]	@ (800468c <onBcnRx+0x9c>)
 8004600:	f000 ffb0 	bl	8005564 <os_clearCallback>
    if( LMIC.dataLen == 0 ) {
 8004604:	4b22      	ldr	r3, [pc, #136]	@ (8004690 <onBcnRx+0xa0>)
 8004606:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10c      	bne.n	8004628 <onBcnRx+0x38>
        // Nothing received - timeout
        LMIC.opmode &= ~(OP_SCAN | OP_TRACK);
 800460e:	4b20      	ldr	r3, [pc, #128]	@ (8004690 <onBcnRx+0xa0>)
 8004610:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004614:	f023 0303 	bic.w	r3, r3, #3
 8004618:	b29a      	uxth	r2, r3
 800461a:	4b1d      	ldr	r3, [pc, #116]	@ (8004690 <onBcnRx+0xa0>)
 800461c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        reportEvent(EV_SCAN_TIMEOUT);
 8004620:	2001      	movs	r0, #1
 8004622:	f7fe fead 	bl	8003380 <reportEvent>
        return;
 8004626:	e02d      	b.n	8004684 <onBcnRx+0x94>
    }
    if( decodeBeacon() <= 0 ) {
 8004628:	f7fe ff2e 	bl	8003488 <decodeBeacon>
 800462c:	4603      	mov	r3, r0
 800462e:	2b00      	cmp	r3, #0
 8004630:	dc0f      	bgt.n	8004652 <onBcnRx+0x62>
        // Something is wrong with the beacon - continue scan
        LMIC.dataLen = 0;
 8004632:	4b17      	ldr	r3, [pc, #92]	@ (8004690 <onBcnRx+0xa0>)
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        os_radio(RADIO_RXON);
 800463a:	2003      	movs	r0, #3
 800463c:	f001 fd92 	bl	8006164 <os_radio>
        os_setTimedCallback(&LMIC.osjob, LMIC.bcninfo.txtime, FUNC_ADDR(onBcnRx));
 8004640:	4b13      	ldr	r3, [pc, #76]	@ (8004690 <onBcnRx+0xa0>)
 8004642:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8004646:	4a13      	ldr	r2, [pc, #76]	@ (8004694 <onBcnRx+0xa4>)
 8004648:	4619      	mov	r1, r3
 800464a:	4810      	ldr	r0, [pc, #64]	@ (800468c <onBcnRx+0x9c>)
 800464c:	f000 ffce 	bl	80055ec <os_setTimedCallback>
        return;
 8004650:	e018      	b.n	8004684 <onBcnRx+0x94>
    }
    // Found our 1st beacon
    // We don't have a previous beacon to calc some drift - assume
    // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
    calcBcnRxWindowFromMillis(13,1);
 8004652:	2101      	movs	r1, #1
 8004654:	200d      	movs	r0, #13
 8004656:	f7fe f983 	bl	8002960 <calcBcnRxWindowFromMillis>
    LMIC.opmode &= ~OP_SCAN;          // turn SCAN off
 800465a:	4b0d      	ldr	r3, [pc, #52]	@ (8004690 <onBcnRx+0xa0>)
 800465c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004660:	f023 0301 	bic.w	r3, r3, #1
 8004664:	b29a      	uxth	r2, r3
 8004666:	4b0a      	ldr	r3, [pc, #40]	@ (8004690 <onBcnRx+0xa0>)
 8004668:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.opmode |=  OP_TRACK;         // auto enable tracking
 800466c:	4b08      	ldr	r3, [pc, #32]	@ (8004690 <onBcnRx+0xa0>)
 800466e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004672:	f043 0302 	orr.w	r3, r3, #2
 8004676:	b29a      	uxth	r2, r3
 8004678:	4b05      	ldr	r3, [pc, #20]	@ (8004690 <onBcnRx+0xa0>)
 800467a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    reportEvent(EV_BEACON_FOUND);    // can be disabled in callback
 800467e:	2002      	movs	r0, #2
 8004680:	f7fe fe7e 	bl	8003380 <reportEvent>
}
 8004684:	3708      	adds	r7, #8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	2000022c 	.word	0x2000022c
 8004690:	20000218 	.word	0x20000218
 8004694:	080045f1 	.word	0x080045f1

08004698 <startScan>:
// Enable receiver to listen to incoming beacons
// netid defines when scan stops (any or specific beacon)
// This mode ends with events: EV_SCAN_TIMEOUT/EV_SCAN_BEACON
// Implicitely cancels any pending TX/RX transaction.
// Also cancels an onpoing joining procedure.
static void startScan (void) {
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0
    ASSERT(LMIC.devaddr!=0 && (LMIC.opmode & OP_JOINING)==0);
 800469c:	4b27      	ldr	r3, [pc, #156]	@ (800473c <startScan+0xa4>)
 800469e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d006      	beq.n	80046b4 <startScan+0x1c>
 80046a6:	4b25      	ldr	r3, [pc, #148]	@ (800473c <startScan+0xa4>)
 80046a8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80046ac:	f003 0304 	and.w	r3, r3, #4
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <startScan+0x20>
 80046b4:	f7fd fc54 	bl	8001f60 <hal_failed>
    if( (LMIC.opmode & OP_SHUTDOWN) != 0 )
 80046b8:	4b20      	ldr	r3, [pc, #128]	@ (800473c <startScan+0xa4>)
 80046ba:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80046be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d137      	bne.n	8004736 <startScan+0x9e>
        return;
    // Cancel onging TX/RX transaction
    LMIC.txCnt = LMIC.dnConf = LMIC.bcninfo.flags = 0;
 80046c6:	4b1d      	ldr	r3, [pc, #116]	@ (800473c <startScan+0xa4>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
 80046ce:	4b1b      	ldr	r3, [pc, #108]	@ (800473c <startScan+0xa4>)
 80046d0:	f893 2196 	ldrb.w	r2, [r3, #406]	@ 0x196
 80046d4:	4b19      	ldr	r3, [pc, #100]	@ (800473c <startScan+0xa4>)
 80046d6:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
 80046da:	4b18      	ldr	r3, [pc, #96]	@ (800473c <startScan+0xa4>)
 80046dc:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 80046e0:	4b16      	ldr	r3, [pc, #88]	@ (800473c <startScan+0xa4>)
 80046e2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    LMIC.opmode = (LMIC.opmode | OP_SCAN) & ~(OP_TXRXPEND);
 80046e6:	4b15      	ldr	r3, [pc, #84]	@ (800473c <startScan+0xa4>)
 80046e8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80046ec:	f043 0301 	orr.w	r3, r3, #1
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	4b10      	ldr	r3, [pc, #64]	@ (800473c <startScan+0xa4>)
 80046fa:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    setBcnRxParams();
 80046fe:	f7fe fd71 	bl	80031e4 <setBcnRxParams>
    LMIC.rxtime = LMIC.bcninfo.txtime = os_getTime() + sec2osticks(BCN_INTV_sec+1);
 8004702:	f000 ff09 	bl	8005518 <os_getTime>
 8004706:	4603      	mov	r3, r0
 8004708:	f503 137b 	add.w	r3, r3, #4112384	@ 0x3ec000
 800470c:	f503 5374 	add.w	r3, r3, #15616	@ 0x3d00
 8004710:	4a0a      	ldr	r2, [pc, #40]	@ (800473c <startScan+0xa4>)
 8004712:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8004716:	4b09      	ldr	r3, [pc, #36]	@ (800473c <startScan+0xa4>)
 8004718:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 800471c:	4a07      	ldr	r2, [pc, #28]	@ (800473c <startScan+0xa4>)
 800471e:	6053      	str	r3, [r2, #4]
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime, FUNC_ADDR(onBcnRx));
 8004720:	4b06      	ldr	r3, [pc, #24]	@ (800473c <startScan+0xa4>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	4a06      	ldr	r2, [pc, #24]	@ (8004740 <startScan+0xa8>)
 8004726:	4619      	mov	r1, r3
 8004728:	4806      	ldr	r0, [pc, #24]	@ (8004744 <startScan+0xac>)
 800472a:	f000 ff5f 	bl	80055ec <os_setTimedCallback>
    os_radio(RADIO_RXON);
 800472e:	2003      	movs	r0, #3
 8004730:	f001 fd18 	bl	8006164 <os_radio>
 8004734:	e000      	b.n	8004738 <startScan+0xa0>
        return;
 8004736:	bf00      	nop
}
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	20000218 	.word	0x20000218
 8004740:	080045f1 	.word	0x080045f1
 8004744:	2000022c 	.word	0x2000022c

08004748 <buildJoinRequest>:
//
// Join stuff
//
// ================================================================================

static void buildJoinRequest (u1_t ftype) {
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	4603      	mov	r3, r0
 8004750:	71fb      	strb	r3, [r7, #7]
    // Do not use pendTxData since we might have a pending
    // user level frame in there. Use RX holding area instead.
    xref2u1_t d = LMIC.frame;
 8004752:	4b16      	ldr	r3, [pc, #88]	@ (80047ac <buildJoinRequest+0x64>)
 8004754:	60fb      	str	r3, [r7, #12]
    d[OFF_JR_HDR] = ftype;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	79fa      	ldrb	r2, [r7, #7]
 800475a:	701a      	strb	r2, [r3, #0]
    os_getArtEui(d + OFF_JR_ARTEUI);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	3301      	adds	r3, #1
 8004760:	4618      	mov	r0, r3
 8004762:	f000 fd33 	bl	80051cc <os_getArtEui>
    os_getDevEui(d + OFF_JR_DEVEUI);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	3309      	adds	r3, #9
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fd42 	bl	80051f4 <os_getDevEui>
    os_wlsbf2(d + OFF_JR_DEVNONCE, LMIC.devNonce);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	3311      	adds	r3, #17
 8004774:	4a0e      	ldr	r2, [pc, #56]	@ (80047b0 <buildJoinRequest+0x68>)
 8004776:	f8b2 20f2 	ldrh.w	r2, [r2, #242]	@ 0xf2
 800477a:	4611      	mov	r1, r2
 800477c:	4618      	mov	r0, r3
 800477e:	f7fd fde5 	bl	800234c <os_wlsbf2>
    aes_appendMic0(d, OFF_JR_MIC);
 8004782:	2113      	movs	r1, #19
 8004784:	68f8      	ldr	r0, [r7, #12]
 8004786:	f7fd ff09 	bl	800259c <aes_appendMic0>
                      e_.oldaddr = LMIC.devaddr,
                      e_.mic     = Base::lsbf4(&d[LORA::OFF_JR_MIC]),
                      e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                    ? EV::joininfo_t::REJOIN_REQUEST
                                    : EV::joininfo_t::REQUEST)));
    LMIC.dataLen = LEN_JR;
 800478a:	4b09      	ldr	r3, [pc, #36]	@ (80047b0 <buildJoinRequest+0x68>)
 800478c:	2217      	movs	r2, #23
 800478e:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    LMIC.devNonce++;
 8004792:	4b07      	ldr	r3, [pc, #28]	@ (80047b0 <buildJoinRequest+0x68>)
 8004794:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 8004798:	3301      	adds	r3, #1
 800479a:	b29a      	uxth	r2, r3
 800479c:	4b04      	ldr	r3, [pc, #16]	@ (80047b0 <buildJoinRequest+0x68>)
 800479e:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
    DO_DEVDB(LMIC.devNonce,devNonce);
}
 80047a2:	bf00      	nop
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	20000360 	.word	0x20000360
 80047b0:	20000218 	.word	0x20000218

080047b4 <startJoining>:

static void startJoining (xref2osjob_t osjob) {
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
    reportEvent(EV_JOINING);
 80047bc:	2005      	movs	r0, #5
 80047be:	f7fe fddf 	bl	8003380 <reportEvent>
}
 80047c2:	bf00      	nop
 80047c4:	3708      	adds	r7, #8
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
	...

080047cc <LMIC_startJoining>:

// Start join procedure if not already joined.
bit_t LMIC_startJoining (void) {
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
    if( LMIC.devaddr == 0 ) {
 80047d0:	4b20      	ldr	r3, [pc, #128]	@ (8004854 <LMIC_startJoining+0x88>)
 80047d2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d138      	bne.n	800484c <LMIC_startJoining+0x80>
        // There should be no TX/RX going on
        ASSERT((LMIC.opmode & (OP_POLL|OP_TXRXPEND)) == 0);
 80047da:	4b1e      	ldr	r3, [pc, #120]	@ (8004854 <LMIC_startJoining+0x88>)
 80047dc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80047e0:	f003 0390 	and.w	r3, r3, #144	@ 0x90
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <LMIC_startJoining+0x20>
 80047e8:	f7fd fbba 	bl	8001f60 <hal_failed>
        // Lift any previous duty limitation
        LMIC.globalDutyRate = 0;
 80047ec:	4b19      	ldr	r3, [pc, #100]	@ (8004854 <LMIC_startJoining+0x88>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
        // Cancel scanning
        LMIC.opmode &= ~(OP_SCAN|OP_REJOIN|OP_LINKDEAD|OP_NEXTCHNL);
 80047f4:	4b17      	ldr	r3, [pc, #92]	@ (8004854 <LMIC_startJoining+0x88>)
 80047f6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80047fa:	f423 53c1 	bic.w	r3, r3, #6176	@ 0x1820
 80047fe:	f023 0301 	bic.w	r3, r3, #1
 8004802:	b29a      	uxth	r2, r3
 8004804:	4b13      	ldr	r3, [pc, #76]	@ (8004854 <LMIC_startJoining+0x88>)
 8004806:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        // Setup state
        LMIC.rejoinCnt = LMIC.txCnt = LMIC.pendTxConf = 0;
 800480a:	4b12      	ldr	r3, [pc, #72]	@ (8004854 <LMIC_startJoining+0x88>)
 800480c:	2200      	movs	r2, #0
 800480e:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
 8004812:	4b10      	ldr	r3, [pc, #64]	@ (8004854 <LMIC_startJoining+0x88>)
 8004814:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 8004818:	4b0e      	ldr	r3, [pc, #56]	@ (8004854 <LMIC_startJoining+0x88>)
 800481a:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 800481e:	4b0d      	ldr	r3, [pc, #52]	@ (8004854 <LMIC_startJoining+0x88>)
 8004820:	f893 2144 	ldrb.w	r2, [r3, #324]	@ 0x144
 8004824:	4b0b      	ldr	r3, [pc, #44]	@ (8004854 <LMIC_startJoining+0x88>)
 8004826:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
        initJoinLoop();
 800482a:	f7fe fd01 	bl	8003230 <initJoinLoop>
        LMIC.opmode |= OP_JOINING;
 800482e:	4b09      	ldr	r3, [pc, #36]	@ (8004854 <LMIC_startJoining+0x88>)
 8004830:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004834:	f043 0304 	orr.w	r3, r3, #4
 8004838:	b29a      	uxth	r2, r3
 800483a:	4b06      	ldr	r3, [pc, #24]	@ (8004854 <LMIC_startJoining+0x88>)
 800483c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        // reportEvent will call engineUpdate which then starts sending JOIN REQUESTS
        os_setCallback(&LMIC.osjob, FUNC_ADDR(startJoining));
 8004840:	4905      	ldr	r1, [pc, #20]	@ (8004858 <LMIC_startJoining+0x8c>)
 8004842:	4806      	ldr	r0, [pc, #24]	@ (800485c <LMIC_startJoining+0x90>)
 8004844:	f000 feac 	bl	80055a0 <os_setCallback>
        return 1;
 8004848:	2301      	movs	r3, #1
 800484a:	e000      	b.n	800484e <LMIC_startJoining+0x82>
    }
    return 0; // already joined
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	20000218 	.word	0x20000218
 8004858:	080047b5 	.word	0x080047b5
 800485c:	2000022c 	.word	0x2000022c

08004860 <processPingRx>:
//
//
//
// ================================================================================

static void processPingRx (xref2osjob_t osjob) {
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen != 0 ) {
 8004868:	4b0b      	ldr	r3, [pc, #44]	@ (8004898 <processPingRx+0x38>)
 800486a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00c      	beq.n	800488c <processPingRx+0x2c>
        LMIC.txrxFlags = TXRX_PING;
 8004872:	4b09      	ldr	r3, [pc, #36]	@ (8004898 <processPingRx+0x38>)
 8004874:	2204      	movs	r2, #4
 8004876:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        if( decodeFrame() ) {
 800487a:	f7fe fe99 	bl	80035b0 <decodeFrame>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <processPingRx+0x2c>
            reportEvent(EV_RXCOMPLETE);
 8004884:	200d      	movs	r0, #13
 8004886:	f7fe fd7b 	bl	8003380 <reportEvent>
            return;
 800488a:	e001      	b.n	8004890 <processPingRx+0x30>
        }
    }
    // Pick next ping slot
    engineUpdate();
 800488c:	f000 fa2a 	bl	8004ce4 <engineUpdate>
}
 8004890:	3708      	adds	r7, #8
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	20000218 	.word	0x20000218

0800489c <processDnData>:


static bit_t processDnData (void) {
 800489c:	b580      	push	{r7, lr}
 800489e:	af00      	add	r7, sp, #0
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 80048a0:	4b76      	ldr	r3, [pc, #472]	@ (8004a7c <processDnData+0x1e0>)
 80048a2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80048a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <processDnData+0x16>
 80048ae:	f7fd fb57 	bl	8001f60 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 80048b2:	4b72      	ldr	r3, [pc, #456]	@ (8004a7c <processDnData+0x1e0>)
 80048b4:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	f040 80ce 	bne.w	8004a5a <processDnData+0x1be>
      norx:
 80048be:	bf00      	nop
 80048c0:	e000      	b.n	80048c4 <processDnData+0x28>
        return 1;
    }
    if( !decodeFrame() ) {
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto norx;
 80048c2:	bf00      	nop
        if( LMIC.txCnt != 0 ) {
 80048c4:	4b6d      	ldr	r3, [pc, #436]	@ (8004a7c <processDnData+0x1e0>)
 80048c6:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d038      	beq.n	8004940 <processDnData+0xa4>
            if( LMIC.txCnt < TXCONF_ATTEMPTS ) {
 80048ce:	4b6b      	ldr	r3, [pc, #428]	@ (8004a7c <processDnData+0x1e0>)
 80048d0:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80048d4:	2b07      	cmp	r3, #7
 80048d6:	d82e      	bhi.n	8004936 <processDnData+0x9a>
                LMIC.txCnt += 1;
 80048d8:	4b68      	ldr	r3, [pc, #416]	@ (8004a7c <processDnData+0x1e0>)
 80048da:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80048de:	3301      	adds	r3, #1
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	4b66      	ldr	r3, [pc, #408]	@ (8004a7c <processDnData+0x1e0>)
 80048e4:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
                setDrTxpow(DRCHG_NOACK, lowerDR(LMIC.datarate, DRADJUST[LMIC.txCnt]), KEEP_TXPOW);
 80048e8:	4b64      	ldr	r3, [pc, #400]	@ (8004a7c <processDnData+0x1e0>)
 80048ea:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80048ee:	4a63      	ldr	r2, [pc, #396]	@ (8004a7c <processDnData+0x1e0>)
 80048f0:	f892 2144 	ldrb.w	r2, [r2, #324]	@ 0x144
 80048f4:	4611      	mov	r1, r2
 80048f6:	4a62      	ldr	r2, [pc, #392]	@ (8004a80 <processDnData+0x1e4>)
 80048f8:	5c52      	ldrb	r2, [r2, r1]
 80048fa:	4611      	mov	r1, r2
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7fd fcbd 	bl	800227c <lowerDR>
 8004902:	4603      	mov	r3, r0
 8004904:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8004908:	4619      	mov	r1, r3
 800490a:	2002      	movs	r0, #2
 800490c:	f7fe f9ea 	bl	8002ce4 <setDrTxpow>
                txDelay(LMIC.rxtime, RETRY_PERIOD_secs);
 8004910:	4b5a      	ldr	r3, [pc, #360]	@ (8004a7c <processDnData+0x1e0>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2103      	movs	r1, #3
 8004916:	4618      	mov	r0, r3
 8004918:	f7fe f9a2 	bl	8002c60 <txDelay>
                LMIC.opmode &= ~OP_TXRXPEND;
 800491c:	4b57      	ldr	r3, [pc, #348]	@ (8004a7c <processDnData+0x1e0>)
 800491e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004922:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004926:	b29a      	uxth	r2, r3
 8004928:	4b54      	ldr	r3, [pc, #336]	@ (8004a7c <processDnData+0x1e0>)
 800492a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
                engineUpdate();
 800492e:	f000 f9d9 	bl	8004ce4 <engineUpdate>
                return 1;
 8004932:	2301      	movs	r3, #1
 8004934:	e09f      	b.n	8004a76 <processDnData+0x1da>
            LMIC.txrxFlags = TXRX_NACK | TXRX_NOPORT;
 8004936:	4b51      	ldr	r3, [pc, #324]	@ (8004a7c <processDnData+0x1e0>)
 8004938:	2260      	movs	r2, #96	@ 0x60
 800493a:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
 800493e:	e003      	b.n	8004948 <processDnData+0xac>
            LMIC.txrxFlags = TXRX_NOPORT;
 8004940:	4b4e      	ldr	r3, [pc, #312]	@ (8004a7c <processDnData+0x1e0>)
 8004942:	2220      	movs	r2, #32
 8004944:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
        if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8004948:	4b4c      	ldr	r3, [pc, #304]	@ (8004a7c <processDnData+0x1e0>)
 800494a:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 800494e:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8004952:	d009      	beq.n	8004968 <processDnData+0xcc>
            LMIC.adrAckReq += 1;
 8004954:	4b49      	ldr	r3, [pc, #292]	@ (8004a7c <processDnData+0x1e0>)
 8004956:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 800495a:	b2db      	uxtb	r3, r3
 800495c:	3301      	adds	r3, #1
 800495e:	b2db      	uxtb	r3, r3
 8004960:	b25a      	sxtb	r2, r3
 8004962:	4b46      	ldr	r3, [pc, #280]	@ (8004a7c <processDnData+0x1e0>)
 8004964:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
        LMIC.dataBeg = LMIC.dataLen = 0;
 8004968:	4b44      	ldr	r3, [pc, #272]	@ (8004a7c <processDnData+0x1e0>)
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8004970:	4b42      	ldr	r3, [pc, #264]	@ (8004a7c <processDnData+0x1e0>)
 8004972:	f893 2147 	ldrb.w	r2, [r3, #327]	@ 0x147
 8004976:	4b41      	ldr	r3, [pc, #260]	@ (8004a7c <processDnData+0x1e0>)
 8004978:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
 800497c:	e000      	b.n	8004980 <processDnData+0xe4>
    }
    goto txcomplete;
 800497e:	bf00      	nop
        LMIC.opmode &= ~(OP_TXDATA|OP_TXRXPEND);
 8004980:	4b3e      	ldr	r3, [pc, #248]	@ (8004a7c <processDnData+0x1e0>)
 8004982:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004986:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800498a:	b29a      	uxth	r2, r3
 800498c:	4b3b      	ldr	r3, [pc, #236]	@ (8004a7c <processDnData+0x1e0>)
 800498e:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        if( (LMIC.txrxFlags & (TXRX_DNW1|TXRX_DNW2|TXRX_PING)) != 0  &&  (LMIC.opmode & OP_LINKDEAD) != 0 ) {
 8004992:	4b3a      	ldr	r3, [pc, #232]	@ (8004a7c <processDnData+0x1e0>)
 8004994:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	2b00      	cmp	r3, #0
 800499e:	d012      	beq.n	80049c6 <processDnData+0x12a>
 80049a0:	4b36      	ldr	r3, [pc, #216]	@ (8004a7c <processDnData+0x1e0>)
 80049a2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80049a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d00b      	beq.n	80049c6 <processDnData+0x12a>
            LMIC.opmode &= ~OP_LINKDEAD;
 80049ae:	4b33      	ldr	r3, [pc, #204]	@ (8004a7c <processDnData+0x1e0>)
 80049b0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80049b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	4b30      	ldr	r3, [pc, #192]	@ (8004a7c <processDnData+0x1e0>)
 80049bc:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LINK_ALIVE);
 80049c0:	200f      	movs	r0, #15
 80049c2:	f7fe fcdd 	bl	8003380 <reportEvent>
        reportEvent(EV_TXCOMPLETE);
 80049c6:	200a      	movs	r0, #10
 80049c8:	f7fe fcda 	bl	8003380 <reportEvent>
        if( LMIC.adrAckReq > LINK_CHECK_DEAD ) {
 80049cc:	4b2b      	ldr	r3, [pc, #172]	@ (8004a7c <processDnData+0x1e0>)
 80049ce:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 80049d2:	2b18      	cmp	r3, #24
 80049d4:	dd1c      	ble.n	8004a10 <processDnData+0x174>
            setDrTxpow(DRCHG_NOADRACK, decDR((dr_t)LMIC.datarate), KEEP_TXPOW);
 80049d6:	4b29      	ldr	r3, [pc, #164]	@ (8004a7c <processDnData+0x1e0>)
 80049d8:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80049dc:	4618      	mov	r0, r3
 80049de:	f7fd fc1f 	bl	8002220 <decDR>
 80049e2:	4603      	mov	r3, r0
 80049e4:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80049e8:	4619      	mov	r1, r3
 80049ea:	2003      	movs	r0, #3
 80049ec:	f7fe f97a 	bl	8002ce4 <setDrTxpow>
            LMIC.adrAckReq = LINK_CHECK_CONT;
 80049f0:	4b22      	ldr	r3, [pc, #136]	@ (8004a7c <processDnData+0x1e0>)
 80049f2:	220c      	movs	r2, #12
 80049f4:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
            LMIC.opmode |= OP_REJOIN|OP_LINKDEAD;
 80049f8:	4b20      	ldr	r3, [pc, #128]	@ (8004a7c <processDnData+0x1e0>)
 80049fa:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80049fe:	f443 5381 	orr.w	r3, r3, #4128	@ 0x1020
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	4b1d      	ldr	r3, [pc, #116]	@ (8004a7c <processDnData+0x1e0>)
 8004a06:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LINK_DEAD);
 8004a0a:	200e      	movs	r0, #14
 8004a0c:	f7fe fcb8 	bl	8003380 <reportEvent>
        if( LMIC.bcninfoTries > 0 ) {
 8004a10:	4b1a      	ldr	r3, [pc, #104]	@ (8004a7c <processDnData+0x1e0>)
 8004a12:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d01d      	beq.n	8004a56 <processDnData+0x1ba>
            if( (LMIC.opmode & OP_TRACK) != 0 ) {
 8004a1a:	4b18      	ldr	r3, [pc, #96]	@ (8004a7c <processDnData+0x1e0>)
 8004a1c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004a20:	f003 0302 	and.w	r3, r3, #2
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d007      	beq.n	8004a38 <processDnData+0x19c>
                reportEvent(EV_BEACON_FOUND);
 8004a28:	2002      	movs	r0, #2
 8004a2a:	f7fe fca9 	bl	8003380 <reportEvent>
                LMIC.bcninfoTries = 0;
 8004a2e:	4b13      	ldr	r3, [pc, #76]	@ (8004a7c <processDnData+0x1e0>)
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 8004a36:	e00e      	b.n	8004a56 <processDnData+0x1ba>
            else if( --LMIC.bcninfoTries == 0 ) {
 8004a38:	4b10      	ldr	r3, [pc, #64]	@ (8004a7c <processDnData+0x1e0>)
 8004a3a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b2da      	uxtb	r2, r3
 8004a42:	4b0e      	ldr	r3, [pc, #56]	@ (8004a7c <processDnData+0x1e0>)
 8004a44:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 8004a48:	4b0c      	ldr	r3, [pc, #48]	@ (8004a7c <processDnData+0x1e0>)
 8004a4a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <processDnData+0x1ba>
                startScan();   // NWK did not answer - try scan
 8004a52:	f7ff fe21 	bl	8004698 <startScan>
        return 1;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e00d      	b.n	8004a76 <processDnData+0x1da>
    if( !decodeFrame() ) {
 8004a5a:	f7fe fda9 	bl	80035b0 <decodeFrame>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d18c      	bne.n	800497e <processDnData+0xe2>
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 8004a64:	4b05      	ldr	r3, [pc, #20]	@ (8004a7c <processDnData+0x1e0>)
 8004a66:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f43f af27 	beq.w	80048c2 <processDnData+0x26>
            return 0;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	20000218 	.word	0x20000218
 8004a80:	0801023c 	.word	0x0801023c

08004a84 <processBeacon>:


static void processBeacon (xref2osjob_t osjob) {
 8004a84:	b590      	push	{r4, r7, lr}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
    ostime_t lasttx = LMIC.bcninfo.txtime;   // save here - decodeBeacon might overwrite
 8004a8c:	4b81      	ldr	r3, [pc, #516]	@ (8004c94 <processBeacon+0x210>)
 8004a8e:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8004a92:	60fb      	str	r3, [r7, #12]
    u1_t flags = LMIC.bcninfo.flags;
 8004a94:	4b7f      	ldr	r3, [pc, #508]	@ (8004c94 <processBeacon+0x210>)
 8004a96:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004a9a:	72fb      	strb	r3, [r7, #11]
    ev_t ev;

    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 8004a9c:	4b7d      	ldr	r3, [pc, #500]	@ (8004c94 <processBeacon+0x210>)
 8004a9e:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f000 8087 	beq.w	8004bb6 <processBeacon+0x132>
 8004aa8:	f7fe fcee 	bl	8003488 <decodeBeacon>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f340 8081 	ble.w	8004bb6 <processBeacon+0x132>
        ev = EV_BEACON_TRACKED;
 8004ab4:	2304      	movs	r3, #4
 8004ab6:	75fb      	strb	r3, [r7, #23]
        if( (flags & (BCN_PARTIAL|BCN_FULL)) == 0 ) {
 8004ab8:	7afb      	ldrb	r3, [r7, #11]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d104      	bne.n	8004acc <processBeacon+0x48>
            // We don't have a previous beacon to calc some drift - assume
            // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
            calcBcnRxWindowFromMillis(13,0);
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	200d      	movs	r0, #13
 8004ac6:	f7fd ff4b 	bl	8002960 <calcBcnRxWindowFromMillis>
            goto rev;
 8004aca:	e0d2      	b.n	8004c72 <processBeacon+0x1ee>
        }
        // We have a previous BEACON to calculate some drift
        s2_t drift = BCN_INTV_osticks - (LMIC.bcninfo.txtime - lasttx);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	4b70      	ldr	r3, [pc, #448]	@ (8004c94 <processBeacon+0x210>)
 8004ad2:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	82bb      	strh	r3, [r7, #20]
        if( LMIC.missedBcns > 0 ) {
 8004ae4:	4b6b      	ldr	r3, [pc, #428]	@ (8004c94 <processBeacon+0x210>)
 8004ae6:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d013      	beq.n	8004b16 <processBeacon+0x92>
            drift = LMIC.drift + (drift - LMIC.drift) / (LMIC.missedBcns+1);
 8004aee:	4b69      	ldr	r3, [pc, #420]	@ (8004c94 <processBeacon+0x210>)
 8004af0:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004afa:	4966      	ldr	r1, [pc, #408]	@ (8004c94 <processBeacon+0x210>)
 8004afc:	f9b1 10b4 	ldrsh.w	r1, [r1, #180]	@ 0xb4
 8004b00:	1a59      	subs	r1, r3, r1
 8004b02:	4b64      	ldr	r3, [pc, #400]	@ (8004c94 <processBeacon+0x210>)
 8004b04:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8004b08:	3301      	adds	r3, #1
 8004b0a:	fb91 f3f3 	sdiv	r3, r1, r3
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	4413      	add	r3, r2
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	82bb      	strh	r3, [r7, #20]
        }
        if( (LMIC.bcninfo.flags & BCN_NODRIFT) == 0 ) {
 8004b16:	4b5f      	ldr	r3, [pc, #380]	@ (8004c94 <processBeacon+0x210>)
 8004b18:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004b1c:	f003 0304 	and.w	r3, r3, #4
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d127      	bne.n	8004b74 <processBeacon+0xf0>
            s2_t diff = LMIC.drift - drift;
 8004b24:	4b5b      	ldr	r3, [pc, #364]	@ (8004c94 <processBeacon+0x210>)
 8004b26:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	8abb      	ldrh	r3, [r7, #20]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	827b      	strh	r3, [r7, #18]
            if( diff < 0 ) diff = -diff;
 8004b34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	da03      	bge.n	8004b44 <processBeacon+0xc0>
 8004b3c:	8a7b      	ldrh	r3, [r7, #18]
 8004b3e:	425b      	negs	r3, r3
 8004b40:	b29b      	uxth	r3, r3
 8004b42:	827b      	strh	r3, [r7, #18]
            LMIC.lastDriftDiff = diff;
 8004b44:	4a53      	ldr	r2, [pc, #332]	@ (8004c94 <processBeacon+0x210>)
 8004b46:	8a7b      	ldrh	r3, [r7, #18]
 8004b48:	f8a2 30b6 	strh.w	r3, [r2, #182]	@ 0xb6
            if( LMIC.maxDriftDiff < diff )
 8004b4c:	4b51      	ldr	r3, [pc, #324]	@ (8004c94 <processBeacon+0x210>)
 8004b4e:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 8004b52:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	dd03      	ble.n	8004b62 <processBeacon+0xde>
                LMIC.maxDriftDiff = diff;
 8004b5a:	4a4e      	ldr	r2, [pc, #312]	@ (8004c94 <processBeacon+0x210>)
 8004b5c:	8a7b      	ldrh	r3, [r7, #18]
 8004b5e:	f8a2 30b8 	strh.w	r3, [r2, #184]	@ 0xb8
            LMIC.bcninfo.flags &= ~BCN_NODDIFF;
 8004b62:	4b4c      	ldr	r3, [pc, #304]	@ (8004c94 <processBeacon+0x210>)
 8004b64:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004b68:	f023 0308 	bic.w	r3, r3, #8
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	4b49      	ldr	r3, [pc, #292]	@ (8004c94 <processBeacon+0x210>)
 8004b70:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        }
        LMIC.drift = drift;
 8004b74:	4a47      	ldr	r2, [pc, #284]	@ (8004c94 <processBeacon+0x210>)
 8004b76:	8abb      	ldrh	r3, [r7, #20]
 8004b78:	f8a2 30b4 	strh.w	r3, [r2, #180]	@ 0xb4
        LMIC.missedBcns = LMIC.rejoinCnt = 0;
 8004b7c:	4b45      	ldr	r3, [pc, #276]	@ (8004c94 <processBeacon+0x210>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 8004b84:	4b43      	ldr	r3, [pc, #268]	@ (8004c94 <processBeacon+0x210>)
 8004b86:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 8004b8a:	4b42      	ldr	r3, [pc, #264]	@ (8004c94 <processBeacon+0x210>)
 8004b8c:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        LMIC.bcninfo.flags &= ~BCN_NODRIFT;
 8004b90:	4b40      	ldr	r3, [pc, #256]	@ (8004c94 <processBeacon+0x210>)
 8004b92:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004b96:	f023 0304 	bic.w	r3, r3, #4
 8004b9a:	b2da      	uxtb	r2, r3
 8004b9c:	4b3d      	ldr	r3, [pc, #244]	@ (8004c94 <processBeacon+0x210>)
 8004b9e:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        EV(devCond,INFO,(e_.reason = EV::devCond_t::CLOCK_DRIFT,
                         e_.eui    = MAIN::CDEV->getEui(),
                         e_.info   = drift,
                         e_.info2  = /*occasion BEACON*/0));
        ASSERT((LMIC.bcninfo.flags & (BCN_PARTIAL|BCN_FULL)) != 0);
 8004ba2:	4b3c      	ldr	r3, [pc, #240]	@ (8004c94 <processBeacon+0x210>)
 8004ba4:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d14c      	bne.n	8004c4a <processBeacon+0x1c6>
 8004bb0:	f7fd f9d6 	bl	8001f60 <hal_failed>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 8004bb4:	e049      	b.n	8004c4a <processBeacon+0x1c6>
    } else {
        ev = EV_BEACON_MISSED;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	75fb      	strb	r3, [r7, #23]
        LMIC.bcninfo.txtime += BCN_INTV_osticks - LMIC.drift;
 8004bba:	4b36      	ldr	r3, [pc, #216]	@ (8004c94 <processBeacon+0x210>)
 8004bbc:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 8004bc0:	4b34      	ldr	r3, [pc, #208]	@ (8004c94 <processBeacon+0x210>)
 8004bc2:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 8004bc6:	f5c3 137a 	rsb	r3, r3, #4096000	@ 0x3e8000
 8004bca:	4413      	add	r3, r2
 8004bcc:	4a31      	ldr	r2, [pc, #196]	@ (8004c94 <processBeacon+0x210>)
 8004bce:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
        LMIC.bcninfo.time   += BCN_INTV_sec;
 8004bd2:	4b30      	ldr	r3, [pc, #192]	@ (8004c94 <processBeacon+0x210>)
 8004bd4:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8004bd8:	3380      	adds	r3, #128	@ 0x80
 8004bda:	4a2e      	ldr	r2, [pc, #184]	@ (8004c94 <processBeacon+0x210>)
 8004bdc:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
        LMIC.missedBcns++;
 8004be0:	4b2c      	ldr	r3, [pc, #176]	@ (8004c94 <processBeacon+0x210>)
 8004be2:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8004be6:	3301      	adds	r3, #1
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	4b2a      	ldr	r3, [pc, #168]	@ (8004c94 <processBeacon+0x210>)
 8004bec:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
        // Delay any possible TX after surmised beacon - it's there although we missed it
        txDelay(LMIC.bcninfo.txtime + BCN_RESERVE_osticks, 4);
 8004bf0:	4b28      	ldr	r3, [pc, #160]	@ (8004c94 <processBeacon+0x210>)
 8004bf2:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8004bf6:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 8004bfa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004bfe:	2104      	movs	r1, #4
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7fe f82d 	bl	8002c60 <txDelay>
        if( LMIC.missedBcns > MAX_MISSED_BCNS )
 8004c06:	4b23      	ldr	r3, [pc, #140]	@ (8004c94 <processBeacon+0x210>)
 8004c08:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8004c0c:	2b14      	cmp	r3, #20
 8004c0e:	d908      	bls.n	8004c22 <processBeacon+0x19e>
            LMIC.opmode |= OP_REJOIN;  // try if we can roam to another network
 8004c10:	4b20      	ldr	r3, [pc, #128]	@ (8004c94 <processBeacon+0x210>)
 8004c12:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004c16:	f043 0320 	orr.w	r3, r3, #32
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8004c94 <processBeacon+0x210>)
 8004c1e:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        if( LMIC.bcnRxsyms > MAX_RXSYMS ) {
 8004c22:	4b1c      	ldr	r3, [pc, #112]	@ (8004c94 <processBeacon+0x210>)
 8004c24:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 8004c28:	2b64      	cmp	r3, #100	@ 0x64
 8004c2a:	d90f      	bls.n	8004c4c <processBeacon+0x1c8>
            LMIC.opmode &= ~(OP_TRACK|OP_PINGABLE|OP_PINGINI|OP_REJOIN);
 8004c2c:	4b19      	ldr	r3, [pc, #100]	@ (8004c94 <processBeacon+0x210>)
 8004c2e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004c32:	f423 63c4 	bic.w	r3, r3, #1568	@ 0x620
 8004c36:	f023 0302 	bic.w	r3, r3, #2
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	4b15      	ldr	r3, [pc, #84]	@ (8004c94 <processBeacon+0x210>)
 8004c3e:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            reportEvent(EV_LOST_TSYNC);
 8004c42:	200b      	movs	r0, #11
 8004c44:	f7fe fb9c 	bl	8003380 <reportEvent>
            return;
 8004c48:	e021      	b.n	8004c8e <processBeacon+0x20a>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 8004c4a:	bf00      	nop
        }
    }
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - calcRxWindow(0,DR_BCN);
 8004c4c:	4b11      	ldr	r3, [pc, #68]	@ (8004c94 <processBeacon+0x210>)
 8004c4e:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8004c52:	f503 147a 	add.w	r4, r3, #4096000	@ 0x3e8000
 8004c56:	2103      	movs	r1, #3
 8004c58:	2000      	movs	r0, #0
 8004c5a:	f7fd fe2d 	bl	80028b8 <calcRxWindow>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	1ae3      	subs	r3, r4, r3
 8004c62:	4a0c      	ldr	r2, [pc, #48]	@ (8004c94 <processBeacon+0x210>)
 8004c64:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
    LMIC.bcnRxsyms = LMIC.rxsyms;    
 8004c68:	4b0a      	ldr	r3, [pc, #40]	@ (8004c94 <processBeacon+0x210>)
 8004c6a:	7c1a      	ldrb	r2, [r3, #16]
 8004c6c:	4b09      	ldr	r3, [pc, #36]	@ (8004c94 <processBeacon+0x210>)
 8004c6e:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
  rev:
#if CFG_us915
    LMIC.bcnChnl = (LMIC.bcnChnl+1) & 7;
#endif
    if( (LMIC.opmode & OP_PINGINI) != 0 )
 8004c72:	4b08      	ldr	r3, [pc, #32]	@ (8004c94 <processBeacon+0x210>)
 8004c74:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <processBeacon+0x202>
        rxschedInit(&LMIC.ping);  // note: reuses LMIC.frame buffer!
 8004c80:	4805      	ldr	r0, [pc, #20]	@ (8004c98 <processBeacon+0x214>)
 8004c82:	f7fd fef3 	bl	8002a6c <rxschedInit>
    reportEvent(ev);
 8004c86:	7dfb      	ldrb	r3, [r7, #23]
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f7fe fb79 	bl	8003380 <reportEvent>
}
 8004c8e:	371c      	adds	r7, #28
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd90      	pop	{r4, r7, pc}
 8004c94:	20000218 	.word	0x20000218
 8004c98:	2000034c 	.word	0x2000034c

08004c9c <startRxBcn>:


static void startRxBcn (xref2osjob_t osjob) {
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processBeacon);
 8004ca4:	4b04      	ldr	r3, [pc, #16]	@ (8004cb8 <startRxBcn+0x1c>)
 8004ca6:	4a05      	ldr	r2, [pc, #20]	@ (8004cbc <startRxBcn+0x20>)
 8004ca8:	61da      	str	r2, [r3, #28]
    os_radio(RADIO_RX);
 8004caa:	2002      	movs	r0, #2
 8004cac:	f001 fa5a 	bl	8006164 <os_radio>
}
 8004cb0:	bf00      	nop
 8004cb2:	3708      	adds	r7, #8
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	20000218 	.word	0x20000218
 8004cbc:	08004a85 	.word	0x08004a85

08004cc0 <startRxPing>:


static void startRxPing (xref2osjob_t osjob) {
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processPingRx);
 8004cc8:	4b04      	ldr	r3, [pc, #16]	@ (8004cdc <startRxPing+0x1c>)
 8004cca:	4a05      	ldr	r2, [pc, #20]	@ (8004ce0 <startRxPing+0x20>)
 8004ccc:	61da      	str	r2, [r3, #28]
    os_radio(RADIO_RX);
 8004cce:	2002      	movs	r0, #2
 8004cd0:	f001 fa48 	bl	8006164 <os_radio>
}
 8004cd4:	bf00      	nop
 8004cd6:	3708      	adds	r7, #8
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	20000218 	.word	0x20000218
 8004ce0:	08004861 	.word	0x08004861

08004ce4 <engineUpdate>:


// Decide what to do next for the MAC layer of a device
static void engineUpdate (void) {
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b086      	sub	sp, #24
 8004ce8:	af00      	add	r7, sp, #0
    // Check for ongoing state: scan or TX/RX transaction
    if( (LMIC.opmode & (OP_SCAN|OP_TXRXPEND|OP_SHUTDOWN)) != 0 ) 
 8004cea:	4b90      	ldr	r3, [pc, #576]	@ (8004f2c <engineUpdate+0x248>)
 8004cec:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004cf0:	f003 03c1 	and.w	r3, r3, #193	@ 0xc1
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f040 81ab 	bne.w	8005050 <engineUpdate+0x36c>
        return;

    if( LMIC.devaddr == 0 && (LMIC.opmode & OP_JOINING) == 0 ) {
 8004cfa:	4b8c      	ldr	r3, [pc, #560]	@ (8004f2c <engineUpdate+0x248>)
 8004cfc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d109      	bne.n	8004d18 <engineUpdate+0x34>
 8004d04:	4b89      	ldr	r3, [pc, #548]	@ (8004f2c <engineUpdate+0x248>)
 8004d06:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004d0a:	f003 0304 	and.w	r3, r3, #4
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d102      	bne.n	8004d18 <engineUpdate+0x34>
        LMIC_startJoining();
 8004d12:	f7ff fd5b 	bl	80047cc <LMIC_startJoining>
        return;
 8004d16:	e19e      	b.n	8005056 <engineUpdate+0x372>
    }

    ostime_t now    = os_getTime();
 8004d18:	f000 fbfe 	bl	8005518 <os_getTime>
 8004d1c:	60b8      	str	r0, [r7, #8]
    ostime_t rxtime = 0;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	617b      	str	r3, [r7, #20]
    ostime_t txbeg  = 0;
 8004d22:	2300      	movs	r3, #0
 8004d24:	613b      	str	r3, [r7, #16]

    if( (LMIC.opmode & OP_TRACK) != 0 ) {
 8004d26:	4b81      	ldr	r3, [pc, #516]	@ (8004f2c <engineUpdate+0x248>)
 8004d28:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00f      	beq.n	8004d54 <engineUpdate+0x70>
        // We are tracking a beacon
        ASSERT( now + RX_RAMPUP - LMIC.bcnRxtime <= 0 );
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8004d3a:	4b7c      	ldr	r3, [pc, #496]	@ (8004f2c <engineUpdate+0x248>)
 8004d3c:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	dd01      	ble.n	8004d4a <engineUpdate+0x66>
 8004d46:	f7fd f90b 	bl	8001f60 <hal_failed>
        rxtime = LMIC.bcnRxtime - RX_RAMPUP;
 8004d4a:	4b78      	ldr	r3, [pc, #480]	@ (8004f2c <engineUpdate+0x248>)
 8004d4c:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8004d50:	3b40      	subs	r3, #64	@ 0x40
 8004d52:	617b      	str	r3, [r7, #20]
    }

    if( (LMIC.opmode & (OP_JOINING|OP_REJOIN|OP_TXDATA|OP_POLL)) != 0 ) {
 8004d54:	4b75      	ldr	r3, [pc, #468]	@ (8004f2c <engineUpdate+0x248>)
 8004d56:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004d5a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 80f2 	beq.w	8004f48 <engineUpdate+0x264>
        // Need to TX some data...
        // Assuming txChnl points to channel which first becomes available again.
        bit_t jacc = ((LMIC.opmode & (OP_JOINING|OP_REJOIN)) != 0 ? 1 : 0);
 8004d64:	4b71      	ldr	r3, [pc, #452]	@ (8004f2c <engineUpdate+0x248>)
 8004d66:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004d6a:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	bf14      	ite	ne
 8004d72:	2301      	movne	r3, #1
 8004d74:	2300      	moveq	r3, #0
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	71fb      	strb	r3, [r7, #7]
        // Find next suitable channel and return availability time
        if( (LMIC.opmode & OP_NEXTCHNL) != 0 ) {
 8004d7a:	4b6c      	ldr	r3, [pc, #432]	@ (8004f2c <engineUpdate+0x248>)
 8004d7c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004d80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d012      	beq.n	8004dae <engineUpdate+0xca>
            txbeg = LMIC.txend = nextTx(now);
 8004d88:	68b8      	ldr	r0, [r7, #8]
 8004d8a:	f7fe f98f 	bl	80030ac <nextTx>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	4a66      	ldr	r2, [pc, #408]	@ (8004f2c <engineUpdate+0x248>)
 8004d92:	6013      	str	r3, [r2, #0]
 8004d94:	4b65      	ldr	r3, [pc, #404]	@ (8004f2c <engineUpdate+0x248>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	613b      	str	r3, [r7, #16]
            LMIC.opmode &= ~OP_NEXTCHNL;
 8004d9a:	4b64      	ldr	r3, [pc, #400]	@ (8004f2c <engineUpdate+0x248>)
 8004d9c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004da0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	4b61      	ldr	r3, [pc, #388]	@ (8004f2c <engineUpdate+0x248>)
 8004da8:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
 8004dac:	e002      	b.n	8004db4 <engineUpdate+0xd0>
        } else {
            txbeg = LMIC.txend;
 8004dae:	4b5f      	ldr	r3, [pc, #380]	@ (8004f2c <engineUpdate+0x248>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	613b      	str	r3, [r7, #16]
        }
        // Delayed TX or waiting for duty cycle?
        if( (LMIC.globalDutyRate != 0 || (LMIC.opmode & OP_RNDTX) != 0)  &&  (txbeg - LMIC.globalDutyAvail) < 0 )
 8004db4:	4b5d      	ldr	r3, [pc, #372]	@ (8004f2c <engineUpdate+0x248>)
 8004db6:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d106      	bne.n	8004dcc <engineUpdate+0xe8>
 8004dbe:	4b5b      	ldr	r3, [pc, #364]	@ (8004f2c <engineUpdate+0x248>)
 8004dc0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004dc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00a      	beq.n	8004de2 <engineUpdate+0xfe>
 8004dcc:	4b57      	ldr	r3, [pc, #348]	@ (8004f2c <engineUpdate+0x248>)
 8004dce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	da03      	bge.n	8004de2 <engineUpdate+0xfe>
            txbeg = LMIC.globalDutyAvail;
 8004dda:	4b54      	ldr	r3, [pc, #336]	@ (8004f2c <engineUpdate+0x248>)
 8004ddc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004de0:	613b      	str	r3, [r7, #16]
        // If we're tracking a beacon...
        // then make sure TX-RX transaction is complete before beacon
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 8004de2:	4b52      	ldr	r3, [pc, #328]	@ (8004f2c <engineUpdate+0x248>)
 8004de4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004de8:	f003 0302 	and.w	r3, r3, #2
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d017      	beq.n	8004e20 <engineUpdate+0x13c>
            txbeg + (jacc ? JOIN_GUARD_osticks : TXRX_GUARD_osticks) - rxtime > 0 ) {
 8004df0:	79fb      	ldrb	r3, [r7, #7]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d001      	beq.n	8004dfa <engineUpdate+0x116>
 8004df6:	4a4e      	ldr	r2, [pc, #312]	@ (8004f30 <engineUpdate+0x24c>)
 8004df8:	e000      	b.n	8004dfc <engineUpdate+0x118>
 8004dfa:	4a4e      	ldr	r2, [pc, #312]	@ (8004f34 <engineUpdate+0x250>)
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	441a      	add	r2, r3
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	1ad3      	subs	r3, r2, r3
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	dd0b      	ble.n	8004e20 <engineUpdate+0x13c>
            // Not enough time to complete TX-RX before beacon - postpone after beacon.
            // In order to avoid clustering of postponed TX right after beacon randomize start!
            txDelay(rxtime + BCN_RESERVE_osticks, 16);
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 8004e0e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004e12:	2110      	movs	r1, #16
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7fd ff23 	bl	8002c60 <txDelay>
            txbeg = 0;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	613b      	str	r3, [r7, #16]
            goto checkrx;
 8004e1e:	e09b      	b.n	8004f58 <engineUpdate+0x274>
        }
        // Earliest possible time vs overhead to setup radio
        if( txbeg - (now + TX_RAMPUP) < 0 ) {
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	3340      	adds	r3, #64	@ 0x40
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	da70      	bge.n	8004f0e <engineUpdate+0x22a>
            // We could send right now!
        txbeg = now;
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	613b      	str	r3, [r7, #16]
            dr_t txdr = (dr_t)LMIC.datarate;
 8004e30:	4b3e      	ldr	r3, [pc, #248]	@ (8004f2c <engineUpdate+0x248>)
 8004e32:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8004e36:	73fb      	strb	r3, [r7, #15]
            if( jacc ) {
 8004e38:	79fb      	ldrb	r3, [r7, #7]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d01d      	beq.n	8004e7a <engineUpdate+0x196>
                u1_t ftype;
                if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 8004e3e:	4b3b      	ldr	r3, [pc, #236]	@ (8004f2c <engineUpdate+0x248>)
 8004e40:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004e44:	f003 0320 	and.w	r3, r3, #32
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00c      	beq.n	8004e66 <engineUpdate+0x182>
                    txdr = lowerDR(txdr, LMIC.rejoinCnt);
 8004e4c:	4b37      	ldr	r3, [pc, #220]	@ (8004f2c <engineUpdate+0x248>)
 8004e4e:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	4611      	mov	r1, r2
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7fd fa10 	bl	800227c <lowerDR>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	73fb      	strb	r3, [r7, #15]
                    ftype = HDR_FTYPE_REJOIN;
 8004e60:	23c0      	movs	r3, #192	@ 0xc0
 8004e62:	73bb      	strb	r3, [r7, #14]
 8004e64:	e001      	b.n	8004e6a <engineUpdate+0x186>
                } else {
                    ftype = HDR_FTYPE_JREQ;
 8004e66:	2300      	movs	r3, #0
 8004e68:	73bb      	strb	r3, [r7, #14]
                }
                buildJoinRequest(ftype);
 8004e6a:	7bbb      	ldrb	r3, [r7, #14]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff fc6b 	bl	8004748 <buildJoinRequest>
                LMIC.osjob.func = FUNC_ADDR(jreqDone);
 8004e72:	4b2e      	ldr	r3, [pc, #184]	@ (8004f2c <engineUpdate+0x248>)
 8004e74:	4a30      	ldr	r2, [pc, #192]	@ (8004f38 <engineUpdate+0x254>)
 8004e76:	61da      	str	r2, [r3, #28]
 8004e78:	e01d      	b.n	8004eb6 <engineUpdate+0x1d2>
            } else {
                if( LMIC.seqnoDn >= 0xFFFFFF80 ) {
 8004e7a:	4b2c      	ldr	r3, [pc, #176]	@ (8004f2c <engineUpdate+0x248>)
 8004e7c:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8004e80:	f113 0f81 	cmn.w	r3, #129	@ 0x81
 8004e84:	d907      	bls.n	8004e96 <engineUpdate+0x1b2>
                                        e_.eui    = MAIN::CDEV->getEui(),
                                        e_.info   = LMIC.seqnoDn, 
                                        e_.info2  = 0));
                    // Device has to react! NWK will not roll over and just stop sending.
                    // Thus, we have N frames to detect a possible lock up.
                  reset:
 8004e86:	bf00      	nop
 8004e88:	e000      	b.n	8004e8c <engineUpdate+0x1a8>
                    EV(specCond, ERR, (e_.reason = EV::specCond_t::UPSEQNO_ROLL_OVER,
                                       e_.eui    = MAIN::CDEV->getEui(),
                                       e_.info2  = LMIC.seqnoUp));
                    // Do not run RESET event callback from here!
                    // App code might do some stuff after send unaware of RESET.
                    goto reset;
 8004e8a:	bf00      	nop
                    os_setCallback(&LMIC.osjob, FUNC_ADDR(runReset));
 8004e8c:	492b      	ldr	r1, [pc, #172]	@ (8004f3c <engineUpdate+0x258>)
 8004e8e:	482c      	ldr	r0, [pc, #176]	@ (8004f40 <engineUpdate+0x25c>)
 8004e90:	f000 fb86 	bl	80055a0 <os_setCallback>
                    return;
 8004e94:	e0df      	b.n	8005056 <engineUpdate+0x372>
                if( (LMIC.txCnt==0 && LMIC.seqnoUp == 0xFFFFFFFF) ) {
 8004e96:	4b25      	ldr	r3, [pc, #148]	@ (8004f2c <engineUpdate+0x248>)
 8004e98:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d105      	bne.n	8004eac <engineUpdate+0x1c8>
 8004ea0:	4b22      	ldr	r3, [pc, #136]	@ (8004f2c <engineUpdate+0x248>)
 8004ea2:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8004ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eaa:	d0ee      	beq.n	8004e8a <engineUpdate+0x1a6>
                }
                buildDataFrame();
 8004eac:	f7ff f9ba 	bl	8004224 <buildDataFrame>
                LMIC.osjob.func = FUNC_ADDR(updataDone);
 8004eb0:	4b1e      	ldr	r3, [pc, #120]	@ (8004f2c <engineUpdate+0x248>)
 8004eb2:	4a24      	ldr	r2, [pc, #144]	@ (8004f44 <engineUpdate+0x260>)
 8004eb4:	61da      	str	r2, [r3, #28]
            }
            LMIC.rps    = setCr(updr2rps(txdr), (cr_t)LMIC.errcr);
 8004eb6:	7bfb      	ldrb	r3, [r7, #15]
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f7fd f98b 	bl	80021d4 <updr2rps>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8004f2c <engineUpdate+0x248>)
 8004ec4:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 8004ec8:	4619      	mov	r1, r3
 8004eca:	4610      	mov	r0, r2
 8004ecc:	f7fd f91c 	bl	8002108 <setCr>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	4b15      	ldr	r3, [pc, #84]	@ (8004f2c <engineUpdate+0x248>)
 8004ed6:	81da      	strh	r2, [r3, #14]
            LMIC.dndr   = txdr;  // carry TX datarate (can be != LMIC.datarate) over to txDone/setupRx1
 8004ed8:	4a14      	ldr	r2, [pc, #80]	@ (8004f2c <engineUpdate+0x248>)
 8004eda:	7bfb      	ldrb	r3, [r7, #15]
 8004edc:	7453      	strb	r3, [r2, #17]
            LMIC.opmode = (LMIC.opmode & ~(OP_POLL|OP_RNDTX)) | OP_TXRXPEND | OP_NEXTCHNL;
 8004ede:	4b13      	ldr	r3, [pc, #76]	@ (8004f2c <engineUpdate+0x248>)
 8004ee0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004ee4:	b21b      	sxth	r3, r3
 8004ee6:	f423 6319 	bic.w	r3, r3, #2448	@ 0x990
 8004eea:	b21b      	sxth	r3, r3
 8004eec:	f443 6308 	orr.w	r3, r3, #2176	@ 0x880
 8004ef0:	b21b      	sxth	r3, r3
 8004ef2:	b29a      	uxth	r2, r3
 8004ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8004f2c <engineUpdate+0x248>)
 8004ef6:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
            updateTx(txbeg);
 8004efa:	6938      	ldr	r0, [r7, #16]
 8004efc:	f7fe f88c 	bl	8003018 <updateTx>
            reportEvent(EV_TXSTART);
 8004f00:	2011      	movs	r0, #17
 8004f02:	f7fe fa3d 	bl	8003380 <reportEvent>
            os_radio(RADIO_TX);
 8004f06:	2001      	movs	r0, #1
 8004f08:	f001 f92c 	bl	8006164 <os_radio>
            return;
 8004f0c:	e0a3      	b.n	8005056 <engineUpdate+0x372>
        }
        // Cannot yet TX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 8004f0e:	4b07      	ldr	r3, [pc, #28]	@ (8004f2c <engineUpdate+0x248>)
 8004f10:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004f14:	f003 0302 	and.w	r3, r3, #2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f000 808c 	beq.w	8005036 <engineUpdate+0x352>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
        // Consider RX tasks
        if( txbeg == 0 ) // zero indicates no TX pending
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d119      	bne.n	8004f58 <engineUpdate+0x274>
            txbeg += 1;  // TX delayed by one tick (insignificant amount of time)
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	3301      	adds	r3, #1
 8004f28:	613b      	str	r3, [r7, #16]
 8004f2a:	e015      	b.n	8004f58 <engineUpdate+0x274>
 8004f2c:	20000218 	.word	0x20000218
 8004f30:	00046500 	.word	0x00046500
 8004f34:	0002ee00 	.word	0x0002ee00
 8004f38:	080040e5 	.word	0x080040e5
 8004f3c:	0800339f 	.word	0x0800339f
 8004f40:	2000022c 	.word	0x2000022c
 8004f44:	080041f5 	.word	0x080041f5
    } else {
        // No TX pending - no scheduled RX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 8004f48:	4b44      	ldr	r3, [pc, #272]	@ (800505c <engineUpdate+0x378>)
 8004f4a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d07e      	beq.n	8005054 <engineUpdate+0x370>
            return;
    }

    // Are we pingable?
  checkrx:
 8004f56:	bf00      	nop
    if( (LMIC.opmode & OP_PINGINI) != 0 ) {
 8004f58:	4b40      	ldr	r3, [pc, #256]	@ (800505c <engineUpdate+0x378>)
 8004f5a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8004f5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d041      	beq.n	8004fea <engineUpdate+0x306>
        // One more RX slot in this beacon period?
        if( rxschedNext(&LMIC.ping, now+RX_RAMPUP) ) {
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	3340      	adds	r3, #64	@ 0x40
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	483c      	ldr	r0, [pc, #240]	@ (8005060 <engineUpdate+0x37c>)
 8004f6e:	f7fd fdeb 	bl	8002b48 <rxschedNext>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d038      	beq.n	8004fea <engineUpdate+0x306>
            if( txbeg != 0  &&  (txbeg - LMIC.ping.rxtime) < 0 )
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d006      	beq.n	8004f8c <engineUpdate+0x2a8>
 8004f7e:	4b37      	ldr	r3, [pc, #220]	@ (800505c <engineUpdate+0x378>)
 8004f80:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	db56      	blt.n	800503a <engineUpdate+0x356>
                goto txdelay;
            LMIC.rxsyms  = LMIC.ping.rxsyms;
 8004f8c:	4b33      	ldr	r3, [pc, #204]	@ (800505c <engineUpdate+0x378>)
 8004f8e:	f893 2137 	ldrb.w	r2, [r3, #311]	@ 0x137
 8004f92:	4b32      	ldr	r3, [pc, #200]	@ (800505c <engineUpdate+0x378>)
 8004f94:	741a      	strb	r2, [r3, #16]
            LMIC.rxtime  = LMIC.ping.rxtime;
 8004f96:	4b31      	ldr	r3, [pc, #196]	@ (800505c <engineUpdate+0x378>)
 8004f98:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8004f9c:	4a2f      	ldr	r2, [pc, #188]	@ (800505c <engineUpdate+0x378>)
 8004f9e:	6053      	str	r3, [r2, #4]
            LMIC.freq    = LMIC.ping.freq;
 8004fa0:	4b2e      	ldr	r3, [pc, #184]	@ (800505c <engineUpdate+0x378>)
 8004fa2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8004fa6:	4a2d      	ldr	r2, [pc, #180]	@ (800505c <engineUpdate+0x378>)
 8004fa8:	6093      	str	r3, [r2, #8]
            LMIC.rps     = dndr2rps(LMIC.ping.dr);
 8004faa:	4b2c      	ldr	r3, [pc, #176]	@ (800505c <engineUpdate+0x378>)
 8004fac:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7fd f921 	bl	80021f8 <dndr2rps>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	461a      	mov	r2, r3
 8004fba:	4b28      	ldr	r3, [pc, #160]	@ (800505c <engineUpdate+0x378>)
 8004fbc:	81da      	strh	r2, [r3, #14]
            LMIC.dataLen = 0;
 8004fbe:	4b27      	ldr	r3, [pc, #156]	@ (800505c <engineUpdate+0x378>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            ASSERT(LMIC.rxtime - now+RX_RAMPUP >= 0 );
 8004fc6:	4b25      	ldr	r3, [pc, #148]	@ (800505c <engineUpdate+0x378>)
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	f113 0f40 	cmn.w	r3, #64	@ 0x40
 8004fd2:	da01      	bge.n	8004fd8 <engineUpdate+0x2f4>
 8004fd4:	f7fc ffc4 	bl	8001f60 <hal_failed>
            os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, FUNC_ADDR(startRxPing));
 8004fd8:	4b20      	ldr	r3, [pc, #128]	@ (800505c <engineUpdate+0x378>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	3b40      	subs	r3, #64	@ 0x40
 8004fde:	4a21      	ldr	r2, [pc, #132]	@ (8005064 <engineUpdate+0x380>)
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	4821      	ldr	r0, [pc, #132]	@ (8005068 <engineUpdate+0x384>)
 8004fe4:	f000 fb02 	bl	80055ec <os_setTimedCallback>
            return;
 8004fe8:	e035      	b.n	8005056 <engineUpdate+0x372>
        }
        // no - just wait for the beacon
    }

    if( txbeg != 0  &&  (txbeg - rxtime) < 0 )
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d004      	beq.n	8004ffa <engineUpdate+0x316>
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	db21      	blt.n	800503e <engineUpdate+0x35a>
        goto txdelay;

    setBcnRxParams();
 8004ffa:	f7fe f8f3 	bl	80031e4 <setBcnRxParams>
    LMIC.rxsyms = LMIC.bcnRxsyms;
 8004ffe:	4b17      	ldr	r3, [pc, #92]	@ (800505c <engineUpdate+0x378>)
 8005000:	f893 2189 	ldrb.w	r2, [r3, #393]	@ 0x189
 8005004:	4b15      	ldr	r3, [pc, #84]	@ (800505c <engineUpdate+0x378>)
 8005006:	741a      	strb	r2, [r3, #16]
    LMIC.rxtime = LMIC.bcnRxtime;
 8005008:	4b14      	ldr	r3, [pc, #80]	@ (800505c <engineUpdate+0x378>)
 800500a:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 800500e:	4a13      	ldr	r2, [pc, #76]	@ (800505c <engineUpdate+0x378>)
 8005010:	6053      	str	r3, [r2, #4]
    if( now - rxtime >= 0 ) {
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b00      	cmp	r3, #0
 800501a:	db06      	blt.n	800502a <engineUpdate+0x346>
        LMIC.osjob.func = FUNC_ADDR(processBeacon);
 800501c:	4b0f      	ldr	r3, [pc, #60]	@ (800505c <engineUpdate+0x378>)
 800501e:	4a13      	ldr	r2, [pc, #76]	@ (800506c <engineUpdate+0x388>)
 8005020:	61da      	str	r2, [r3, #28]
        os_radio(RADIO_RX);
 8005022:	2002      	movs	r0, #2
 8005024:	f001 f89e 	bl	8006164 <os_radio>
        return;
 8005028:	e015      	b.n	8005056 <engineUpdate+0x372>
    }
    os_setTimedCallback(&LMIC.osjob, rxtime, FUNC_ADDR(startRxBcn));
 800502a:	4a11      	ldr	r2, [pc, #68]	@ (8005070 <engineUpdate+0x38c>)
 800502c:	6979      	ldr	r1, [r7, #20]
 800502e:	480e      	ldr	r0, [pc, #56]	@ (8005068 <engineUpdate+0x384>)
 8005030:	f000 fadc 	bl	80055ec <os_setTimedCallback>
    return;
 8005034:	e00f      	b.n	8005056 <engineUpdate+0x372>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
 8005036:	bf00      	nop
 8005038:	e002      	b.n	8005040 <engineUpdate+0x35c>
                goto txdelay;
 800503a:	bf00      	nop
 800503c:	e000      	b.n	8005040 <engineUpdate+0x35c>
        goto txdelay;
 800503e:	bf00      	nop
  txdelay:
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	3b40      	subs	r3, #64	@ 0x40
 8005044:	4a0b      	ldr	r2, [pc, #44]	@ (8005074 <engineUpdate+0x390>)
 8005046:	4619      	mov	r1, r3
 8005048:	4807      	ldr	r0, [pc, #28]	@ (8005068 <engineUpdate+0x384>)
 800504a:	f000 facf 	bl	80055ec <os_setTimedCallback>
 800504e:	e002      	b.n	8005056 <engineUpdate+0x372>
        return;
 8005050:	bf00      	nop
 8005052:	e000      	b.n	8005056 <engineUpdate+0x372>
            return;
 8005054:	bf00      	nop
}
 8005056:	3718      	adds	r7, #24
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	20000218 	.word	0x20000218
 8005060:	2000034c 	.word	0x2000034c
 8005064:	08004cc1 	.word	0x08004cc1
 8005068:	2000022c 	.word	0x2000022c
 800506c:	08004a85 	.word	0x08004a85
 8005070:	08004c9d 	.word	0x08004c9d
 8005074:	0800336d 	.word	0x0800336d

08005078 <LMIC_reset>:
    os_radio(RADIO_RST);
    LMIC.opmode |= OP_SHUTDOWN;
}


void LMIC_reset (void) {
 8005078:	b598      	push	{r3, r4, r7, lr}
 800507a:	af00      	add	r7, sp, #0
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = EV_RESET));
    os_radio(RADIO_RST);
 800507c:	2000      	movs	r0, #0
 800507e:	f001 f871 	bl	8006164 <os_radio>
    os_clearCallback(&LMIC.osjob);
 8005082:	4821      	ldr	r0, [pc, #132]	@ (8005108 <LMIC_reset+0x90>)
 8005084:	f000 fa6e 	bl	8005564 <os_clearCallback>

    os_clearMem((xref2u1_t)&LMIC,SIZEOFEXPR(LMIC));
 8005088:	f44f 72d6 	mov.w	r2, #428	@ 0x1ac
 800508c:	2100      	movs	r1, #0
 800508e:	481f      	ldr	r0, [pc, #124]	@ (800510c <LMIC_reset+0x94>)
 8005090:	f008 ff6d 	bl	800df6e <memset>
    LMIC.devaddr      =  0;
 8005094:	4b1d      	ldr	r3, [pc, #116]	@ (800510c <LMIC_reset+0x94>)
 8005096:	2200      	movs	r2, #0
 8005098:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    LMIC.devNonce     =  os_getRndU2();
 800509c:	f000 ff66 	bl	8005f6c <radio_rand1>
 80050a0:	4603      	mov	r3, r0
 80050a2:	021b      	lsls	r3, r3, #8
 80050a4:	b21c      	sxth	r4, r3
 80050a6:	f000 ff61 	bl	8005f6c <radio_rand1>
 80050aa:	4603      	mov	r3, r0
 80050ac:	b21b      	sxth	r3, r3
 80050ae:	4323      	orrs	r3, r4
 80050b0:	b21b      	sxth	r3, r3
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	4b15      	ldr	r3, [pc, #84]	@ (800510c <LMIC_reset+0x94>)
 80050b6:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
    LMIC.opmode       =  OP_NONE;
 80050ba:	4b14      	ldr	r3, [pc, #80]	@ (800510c <LMIC_reset+0x94>)
 80050bc:	2200      	movs	r2, #0
 80050be:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    LMIC.errcr        =  CR_4_5;
 80050c2:	4b12      	ldr	r3, [pc, #72]	@ (800510c <LMIC_reset+0x94>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
    LMIC.adrEnabled   =  FCT_ADREN;
 80050ca:	4b10      	ldr	r3, [pc, #64]	@ (800510c <LMIC_reset+0x94>)
 80050cc:	2280      	movs	r2, #128	@ 0x80
 80050ce:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    LMIC.dn2Dr        =  DR_DNW2;   // we need this for 2nd DN window of join accept
 80050d2:	4b0e      	ldr	r3, [pc, #56]	@ (800510c <LMIC_reset+0x94>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    LMIC.dn2Freq      =  FREQ_DNW2; // ditto
 80050da:	4b0c      	ldr	r3, [pc, #48]	@ (800510c <LMIC_reset+0x94>)
 80050dc:	4a0c      	ldr	r2, [pc, #48]	@ (8005110 <LMIC_reset+0x98>)
 80050de:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    LMIC.rxDelay      =  DELAY_DNW1;
 80050e2:	4b0a      	ldr	r3, [pc, #40]	@ (800510c <LMIC_reset+0x94>)
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    LMIC.ping.freq    =  FREQ_PING; // defaults for ping
 80050ea:	4b08      	ldr	r3, [pc, #32]	@ (800510c <LMIC_reset+0x94>)
 80050ec:	4a08      	ldr	r2, [pc, #32]	@ (8005110 <LMIC_reset+0x98>)
 80050ee:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    LMIC.ping.dr      =  DR_PING;   // ditto
 80050f2:	4b06      	ldr	r3, [pc, #24]	@ (800510c <LMIC_reset+0x94>)
 80050f4:	2203      	movs	r2, #3
 80050f6:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    LMIC.ping.intvExp =  0xFF;
 80050fa:	4b04      	ldr	r3, [pc, #16]	@ (800510c <LMIC_reset+0x94>)
 80050fc:	22ff      	movs	r2, #255	@ 0xff
 80050fe:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    DO_DEVDB(LMIC.dn2Dr,        dn2Dr);
    DO_DEVDB(LMIC.dn2Freq,      dn2Freq);
    DO_DEVDB(LMIC.ping.freq,    pingFreq);
    DO_DEVDB(LMIC.ping.dr,      pingDr);
    DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
}
 8005102:	bf00      	nop
 8005104:	bd98      	pop	{r3, r4, r7, pc}
 8005106:	bf00      	nop
 8005108:	2000022c 	.word	0x2000022c
 800510c:	20000218 	.word	0x20000218
 8005110:	33d3e608 	.word	0x33d3e608

08005114 <LMIC_init>:


void LMIC_init (void) {
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0
    LMIC.opmode = OP_SHUTDOWN;
 8005118:	4b04      	ldr	r3, [pc, #16]	@ (800512c <LMIC_init+0x18>)
 800511a:	2240      	movs	r2, #64	@ 0x40
 800511c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
}
 8005120:	bf00      	nop
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	20000218 	.word	0x20000218

08005130 <LMIC_setTxData>:
    os_radio(RADIO_RST);
    engineUpdate();
}


void LMIC_setTxData (void) {
 8005130:	b580      	push	{r7, lr}
 8005132:	af00      	add	r7, sp, #0
    LMIC.opmode |= OP_TXDATA;
 8005134:	4b0b      	ldr	r3, [pc, #44]	@ (8005164 <LMIC_setTxData+0x34>)
 8005136:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800513a:	f043 0308 	orr.w	r3, r3, #8
 800513e:	b29a      	uxth	r2, r3
 8005140:	4b08      	ldr	r3, [pc, #32]	@ (8005164 <LMIC_setTxData+0x34>)
 8005142:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
    if( (LMIC.opmode & OP_JOINING) == 0 )
 8005146:	4b07      	ldr	r3, [pc, #28]	@ (8005164 <LMIC_setTxData+0x34>)
 8005148:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b00      	cmp	r3, #0
 8005152:	d103      	bne.n	800515c <LMIC_setTxData+0x2c>
        LMIC.txCnt = 0;             // cancel any ongoing TX/RX retries
 8005154:	4b03      	ldr	r3, [pc, #12]	@ (8005164 <LMIC_setTxData+0x34>)
 8005156:	2200      	movs	r2, #0
 8005158:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
    engineUpdate();
 800515c:	f7ff fdc2 	bl	8004ce4 <engineUpdate>
}
 8005160:	bf00      	nop
 8005162:	bd80      	pop	{r7, pc}
 8005164:	20000218 	.word	0x20000218

08005168 <LMIC_setTxData2>:


//
int LMIC_setTxData2 (u1_t port, xref2u1_t data, u1_t dlen, u1_t confirmed) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6039      	str	r1, [r7, #0]
 8005170:	4611      	mov	r1, r2
 8005172:	461a      	mov	r2, r3
 8005174:	4603      	mov	r3, r0
 8005176:	71fb      	strb	r3, [r7, #7]
 8005178:	460b      	mov	r3, r1
 800517a:	71bb      	strb	r3, [r7, #6]
 800517c:	4613      	mov	r3, r2
 800517e:	717b      	strb	r3, [r7, #5]
    if( dlen > SIZEOFEXPR(LMIC.pendTxData) )
 8005180:	79bb      	ldrb	r3, [r7, #6]
 8005182:	2b34      	cmp	r3, #52	@ 0x34
 8005184:	d902      	bls.n	800518c <LMIC_setTxData2+0x24>
        return -2;
 8005186:	f06f 0301 	mvn.w	r3, #1
 800518a:	e017      	b.n	80051bc <LMIC_setTxData2+0x54>
    if( data != (xref2u1_t)0 )
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d005      	beq.n	800519e <LMIC_setTxData2+0x36>
        os_copyMem(LMIC.pendTxData, data, dlen);
 8005192:	79bb      	ldrb	r3, [r7, #6]
 8005194:	461a      	mov	r2, r3
 8005196:	6839      	ldr	r1, [r7, #0]
 8005198:	480a      	ldr	r0, [pc, #40]	@ (80051c4 <LMIC_setTxData2+0x5c>)
 800519a:	f008 ff64 	bl	800e066 <memcpy>
    LMIC.pendTxConf = confirmed;
 800519e:	4a0a      	ldr	r2, [pc, #40]	@ (80051c8 <LMIC_setTxData2+0x60>)
 80051a0:	797b      	ldrb	r3, [r7, #5]
 80051a2:	f882 30bb 	strb.w	r3, [r2, #187]	@ 0xbb
    LMIC.pendTxPort = port;
 80051a6:	4a08      	ldr	r2, [pc, #32]	@ (80051c8 <LMIC_setTxData2+0x60>)
 80051a8:	79fb      	ldrb	r3, [r7, #7]
 80051aa:	f882 30ba 	strb.w	r3, [r2, #186]	@ 0xba
    LMIC.pendTxLen  = dlen;
 80051ae:	4a06      	ldr	r2, [pc, #24]	@ (80051c8 <LMIC_setTxData2+0x60>)
 80051b0:	79bb      	ldrb	r3, [r7, #6]
 80051b2:	f882 30bc 	strb.w	r3, [r2, #188]	@ 0xbc
    LMIC_setTxData();
 80051b6:	f7ff ffbb 	bl	8005130 <LMIC_setTxData>
    return 0;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3708      	adds	r7, #8
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	200002d5 	.word	0x200002d5
 80051c8:	20000218 	.word	0x20000218

080051cc <os_getArtEui>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// provide application router ID (8 bytes, LSBF)
void os_getArtEui (u1_t* buf) {
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
	memcpy(buf, APPEUI, 8);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4906      	ldr	r1, [pc, #24]	@ (80051f0 <os_getArtEui+0x24>)
 80051d8:	461a      	mov	r2, r3
 80051da:	460b      	mov	r3, r1
 80051dc:	cb03      	ldmia	r3!, {r0, r1}
 80051de:	6010      	str	r0, [r2, #0]
 80051e0:	6051      	str	r1, [r2, #4]
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	08010298 	.word	0x08010298

080051f4 <os_getDevEui>:
// provide device ID (8 bytes, LSBF)
void os_getDevEui (u1_t* buf) {
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVEUI, 8);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4906      	ldr	r1, [pc, #24]	@ (8005218 <os_getDevEui+0x24>)
 8005200:	461a      	mov	r2, r3
 8005202:	460b      	mov	r3, r1
 8005204:	cb03      	ldmia	r3!, {r0, r1}
 8005206:	6010      	str	r0, [r2, #0]
 8005208:	6051      	str	r1, [r2, #4]
}
 800520a:	bf00      	nop
 800520c:	370c      	adds	r7, #12
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	080102a0 	.word	0x080102a0

0800521c <os_getDevKey>:
// provide device key (16 bytes)
void os_getDevKey (u1_t* buf) {
 800521c:	b4b0      	push	{r4, r5, r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVKEY, 16);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a06      	ldr	r2, [pc, #24]	@ (8005240 <os_getDevKey+0x24>)
 8005228:	461c      	mov	r4, r3
 800522a:	4615      	mov	r5, r2
 800522c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800522e:	6020      	str	r0, [r4, #0]
 8005230:	6061      	str	r1, [r4, #4]
 8005232:	60a2      	str	r2, [r4, #8]
 8005234:	60e3      	str	r3, [r4, #12]
}
 8005236:	bf00      	nop
 8005238:	370c      	adds	r7, #12
 800523a:	46bd      	mov	sp, r7
 800523c:	bcb0      	pop	{r4, r5, r7}
 800523e:	4770      	bx	lr
 8005240:	080102a8 	.word	0x080102a8

08005244 <initsensor>:
void initsensor(){
 8005244:	b580      	push	{r7, lr}
 8005246:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Alim_temp_GPIO_Port, Alim_temp_Pin, GPIO_PIN_SET); //alimente le capteur de temperature
 8005248:	2201      	movs	r2, #1
 800524a:	2180      	movs	r1, #128	@ 0x80
 800524c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005250:	f005 fcc2 	bl	800abd8 <HAL_GPIO_WritePin>
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8005254:	217f      	movs	r1, #127	@ 0x7f
 8005256:	4802      	ldr	r0, [pc, #8]	@ (8005260 <initsensor+0x1c>)
 8005258:	f005 f970 	bl	800a53c <HAL_ADCEx_Calibration_Start>
}
 800525c:	bf00      	nop
 800525e:	bd80      	pop	{r7, pc}
 8005260:	20000098 	.word	0x20000098

08005264 <initfunc>:

void initfunc (osjob_t* j) {
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
	// intialize sensor hardware
	initsensor();
 800526c:	f7ff ffea 	bl	8005244 <initsensor>
	// reset MAC state
	LMIC_reset();
 8005270:	f7ff ff02 	bl	8005078 <LMIC_reset>
	// start joining
	LMIC_startJoining();
 8005274:	f7ff faaa 	bl	80047cc <LMIC_startJoining>
	// init done - onEvent() callback will be invoked...
}
 8005278:	bf00      	nop
 800527a:	3708      	adds	r7, #8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <reportfunc>:
	return  (188686 - 147 * raw_adc1_in15);
}

static osjob_t reportjob;
// report sensor value every minute
static void reportfunc (osjob_t* j) {
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]



	// BME680

	if (bme68x_single_measure(&data) == 0) {
 8005288:	4819      	ldr	r0, [pc, #100]	@ (80052f0 <reportfunc+0x70>)
 800528a:	f003 fb11 	bl	80088b0 <bme68x_single_measure>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d10a      	bne.n	80052aa <reportfunc+0x2a>

		// Measurement is successful, so continue with IAQ
		data.iaq_score = bme68x_iaq(); // Calculate IAQ
 8005294:	f003 fd8a 	bl	8008dac <bme68x_iaq>
 8005298:	eef0 7a40 	vmov.f32	s15, s0
 800529c:	4b14      	ldr	r3, [pc, #80]	@ (80052f0 <reportfunc+0x70>)
 800529e:	edc3 7a02 	vstr	s15, [r3, #8]

		HAL_Delay(2000);
 80052a2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80052a6:	f003 fe65 	bl	8008f74 <HAL_Delay>

//	LMIC_setTxData2(1, LMIC.frame, 4, 0); // (port 1, 2 bytes, unconfirmed)


	// avec cayenne
	cayenne_lpp_reset(&cayenne_packet);
 80052aa:	4812      	ldr	r0, [pc, #72]	@ (80052f4 <reportfunc+0x74>)
 80052ac:	f7fc fbd8 	bl	8001a60 <cayenne_lpp_reset>

	cayenne_lpp_add_temperature(&cayenne_packet, 1, data.temperature);
 80052b0:	4b0f      	ldr	r3, [pc, #60]	@ (80052f0 <reportfunc+0x70>)
 80052b2:	edd3 7a03 	vldr	s15, [r3, #12]
 80052b6:	eeb0 0a67 	vmov.f32	s0, s15
 80052ba:	2101      	movs	r1, #1
 80052bc:	480d      	ldr	r0, [pc, #52]	@ (80052f4 <reportfunc+0x74>)
 80052be:	f7fc fbe1 	bl	8001a84 <cayenne_lpp_add_temperature>
	//cayenne_lpp_add_barometric_pressure(&cayenne_packet, 4, data.pressure);
	//cayenne_lpp_add_relative_humidity(&cayenne_packet, 7, data.humidity);
	//cayenne_lpp_add_analog_input(&cayenne_packet, 3, data.gas_index);

	LMIC_setTxData2(1, cayenne_packet.buffer, sizeof(cayenne_packet), 0);
 80052c2:	2300      	movs	r3, #0
 80052c4:	222b      	movs	r2, #43	@ 0x2b
 80052c6:	490b      	ldr	r1, [pc, #44]	@ (80052f4 <reportfunc+0x74>)
 80052c8:	2001      	movs	r0, #1
 80052ca:	f7ff ff4d 	bl	8005168 <LMIC_setTxData2>

	// reschedule job in 60 seconds
	os_setTimedCallback(j, os_getTime()+sec2osticks(15), reportfunc);
 80052ce:	f000 f923 	bl	8005518 <os_getTime>
 80052d2:	4603      	mov	r3, r0
 80052d4:	f503 23ea 	add.w	r3, r3, #479232	@ 0x75000
 80052d8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80052dc:	4a06      	ldr	r2, [pc, #24]	@ (80052f8 <reportfunc+0x78>)
 80052de:	4619      	mov	r1, r3
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f000 f983 	bl	80055ec <os_setTimedCallback>
}
 80052e6:	bf00      	nop
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	200003f4 	.word	0x200003f4
 80052f4:	200003c8 	.word	0x200003c8
 80052f8:	08005281 	.word	0x08005281

080052fc <onEvent>:


//////////////////////////////////////////////////
// LMIC EVENT CALLBACK
//////////////////////////////////////////////////
void onEvent (ev_t ev) {
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	4603      	mov	r3, r0
 8005304:	71fb      	strb	r3, [r7, #7]
	switch(ev) {
 8005306:	79fb      	ldrb	r3, [r7, #7]
 8005308:	3b01      	subs	r3, #1
 800530a:	2b0e      	cmp	r3, #14
 800530c:	d824      	bhi.n	8005358 <onEvent+0x5c>
 800530e:	a201      	add	r2, pc, #4	@ (adr r2, 8005314 <onEvent+0x18>)
 8005310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005314:	08005359 	.word	0x08005359
 8005318:	08005359 	.word	0x08005359
 800531c:	08005359 	.word	0x08005359
 8005320:	08005359 	.word	0x08005359
 8005324:	08005359 	.word	0x08005359
 8005328:	08005351 	.word	0x08005351
 800532c:	08005359 	.word	0x08005359
 8005330:	08005359 	.word	0x08005359
 8005334:	08005359 	.word	0x08005359
 8005338:	08005359 	.word	0x08005359
 800533c:	08005359 	.word	0x08005359
 8005340:	08005359 	.word	0x08005359
 8005344:	08005359 	.word	0x08005359
 8005348:	08005359 	.word	0x08005359
 800534c:	08005359 	.word	0x08005359
	// network joined, session established
		case EV_JOINING:
			break;

		case EV_JOINED:
			reportfunc(&reportjob);
 8005350:	4804      	ldr	r0, [pc, #16]	@ (8005364 <onEvent+0x68>)
 8005352:	f7ff ff95 	bl	8005280 <reportfunc>
			break;
 8005356:	e000      	b.n	800535a <onEvent+0x5e>
		case EV_LINK_DEAD:
			break;
		case EV_LINK_ALIVE:
			break;
		default:
			break;
 8005358:	bf00      	nop
	}
}
 800535a:	bf00      	nop
 800535c:	3708      	adds	r7, #8
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	20000414 	.word	0x20000414

08005368 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800536e:	f003 fd8c 	bl	8008e8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005372:	f000 f853 	bl	800541c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005376:	f7fc fbe3 	bl	8001b40 <MX_GPIO_Init>
  MX_SPI3_Init();
 800537a:	f000 ff1f 	bl	80061bc <MX_SPI3_Init>
  MX_TIM7_Init();
 800537e:	f001 f93d 	bl	80065fc <MX_TIM7_Init>
  MX_TIM6_Init();
 8005382:	f001 f903 	bl	800658c <MX_TIM6_Init>
  MX_ADC1_Init();
 8005386:	f7fb fd59 	bl	8000e3c <MX_ADC1_Init>
  MX_I2C1_Init();
 800538a:	f7fc fdf1 	bl	8001f70 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /* BME680 API forced mode test */
  bme68x_start(&data, &hi2c1);
 800538e:	491c      	ldr	r1, [pc, #112]	@ (8005400 <main+0x98>)
 8005390:	481c      	ldr	r0, [pc, #112]	@ (8005404 <main+0x9c>)
 8005392:	f003 fa37 	bl	8008804 <bme68x_start>



  HAL_TIM_Base_Start_IT(&htim6); //demarrage du timer 6 en interruption toutes les secondes pour la mesure temperature
 8005396:	481c      	ldr	r0, [pc, #112]	@ (8005408 <main+0xa0>)
 8005398:	f008 fa3c 	bl	800d814 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);   // <----------- change to your setup
 800539c:	481b      	ldr	r0, [pc, #108]	@ (800540c <main+0xa4>)
 800539e:	f008 fa39 	bl	800d814 <HAL_TIM_Base_Start_IT>
  __HAL_SPI_ENABLE(&hspi3);        // <----------- change to your setup
 80053a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005410 <main+0xa8>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	4b19      	ldr	r3, [pc, #100]	@ (8005410 <main+0xa8>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053b0:	601a      	str	r2, [r3, #0]

  osjob_t initjob;
  // initialize runtime env
  os_init();
 80053b2:	f000 f89f 	bl	80054f4 <os_init>
  // setup initial job
  os_setCallback(&initjob, initfunc);
 80053b6:	1d3b      	adds	r3, r7, #4
 80053b8:	4916      	ldr	r1, [pc, #88]	@ (8005414 <main+0xac>)
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 f8f0 	bl	80055a0 <os_setCallback>


  // test BME
  err_code = bme68x_single_measure(&data);
 80053c0:	4810      	ldr	r0, [pc, #64]	@ (8005404 <main+0x9c>)
 80053c2:	f003 fa75 	bl	80088b0 <bme68x_single_measure>
 80053c6:	4603      	mov	r3, r0
 80053c8:	461a      	mov	r2, r3
 80053ca:	4b13      	ldr	r3, [pc, #76]	@ (8005418 <main+0xb0>)
 80053cc:	601a      	str	r2, [r3, #0]
  if (bme68x_single_measure(&data) == 0) {
 80053ce:	480d      	ldr	r0, [pc, #52]	@ (8005404 <main+0x9c>)
 80053d0:	f003 fa6e 	bl	80088b0 <bme68x_single_measure>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10a      	bne.n	80053f0 <main+0x88>

	// Measurement is successful, so continue with IAQ
	data.iaq_score = bme68x_iaq(); // Calculate IAQ
 80053da:	f003 fce7 	bl	8008dac <bme68x_iaq>
 80053de:	eef0 7a40 	vmov.f32	s15, s0
 80053e2:	4b08      	ldr	r3, [pc, #32]	@ (8005404 <main+0x9c>)
 80053e4:	edc3 7a02 	vstr	s15, [r3, #8]

	HAL_Delay(2000);
 80053e8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80053ec:	f003 fdc2 	bl	8008f74 <HAL_Delay>
  }



  // execute scheduled jobs and events
  os_runloop();
 80053f0:	f000 f932 	bl	8005658 <os_runloop>
  // (not reached)
  return 0;
 80053f4:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3710      	adds	r7, #16
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	200001c4 	.word	0x200001c4
 8005404:	200003f4 	.word	0x200003f4
 8005408:	200004a0 	.word	0x200004a0
 800540c:	200004ec 	.word	0x200004ec
 8005410:	20000438 	.word	0x20000438
 8005414:	08005265 	.word	0x08005265
 8005418:	20000410 	.word	0x20000410

0800541c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b096      	sub	sp, #88	@ 0x58
 8005420:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005422:	f107 0314 	add.w	r3, r7, #20
 8005426:	2244      	movs	r2, #68	@ 0x44
 8005428:	2100      	movs	r1, #0
 800542a:	4618      	mov	r0, r3
 800542c:	f008 fd9f 	bl	800df6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005430:	463b      	mov	r3, r7
 8005432:	2200      	movs	r2, #0
 8005434:	601a      	str	r2, [r3, #0]
 8005436:	605a      	str	r2, [r3, #4]
 8005438:	609a      	str	r2, [r3, #8]
 800543a:	60da      	str	r2, [r3, #12]
 800543c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800543e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005442:	f006 fb17 	bl	800ba74 <HAL_PWREx_ControlVoltageScaling>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d001      	beq.n	8005450 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800544c:	f000 f84c 	bl	80054e8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005450:	2302      	movs	r3, #2
 8005452:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005454:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005458:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800545a:	2310      	movs	r3, #16
 800545c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800545e:	2302      	movs	r3, #2
 8005460:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005462:	2302      	movs	r3, #2
 8005464:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005466:	2301      	movs	r3, #1
 8005468:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800546a:	230a      	movs	r3, #10
 800546c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800546e:	2307      	movs	r3, #7
 8005470:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8005472:	2302      	movs	r3, #2
 8005474:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005476:	2302      	movs	r3, #2
 8005478:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800547a:	f107 0314 	add.w	r3, r7, #20
 800547e:	4618      	mov	r0, r3
 8005480:	f006 fb4e 	bl	800bb20 <HAL_RCC_OscConfig>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800548a:	f000 f82d 	bl	80054e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800548e:	230f      	movs	r3, #15
 8005490:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005492:	2303      	movs	r3, #3
 8005494:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005496:	2300      	movs	r3, #0
 8005498:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800549a:	2300      	movs	r3, #0
 800549c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800549e:	2300      	movs	r3, #0
 80054a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80054a2:	463b      	mov	r3, r7
 80054a4:	2104      	movs	r1, #4
 80054a6:	4618      	mov	r0, r3
 80054a8:	f006 ff4e 	bl	800c348 <HAL_RCC_ClockConfig>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80054b2:	f000 f819 	bl	80054e8 <Error_Handler>
  }
}
 80054b6:	bf00      	nop
 80054b8:	3758      	adds	r7, #88	@ 0x58
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
	...

080054c0 <HAL_ADC_ConvCpltCallback>:
//	}
//}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
	raw_adc1_in15 = HAL_ADC_GetValue(&hadc1);
 80054c8:	4805      	ldr	r0, [pc, #20]	@ (80054e0 <HAL_ADC_ConvCpltCallback+0x20>)
 80054ca:	f004 f96d 	bl	80097a8 <HAL_ADC_GetValue>
 80054ce:	4603      	mov	r3, r0
 80054d0:	461a      	mov	r2, r3
 80054d2:	4b04      	ldr	r3, [pc, #16]	@ (80054e4 <HAL_ADC_ConvCpltCallback+0x24>)
 80054d4:	601a      	str	r2, [r3, #0]
}
 80054d6:	bf00      	nop
 80054d8:	3708      	adds	r7, #8
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	20000098 	.word	0x20000098
 80054e4:	200003c4 	.word	0x200003c4

080054e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80054e8:	b480      	push	{r7}
 80054ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80054ec:	b672      	cpsid	i
}
 80054ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80054f0:	bf00      	nop
 80054f2:	e7fd      	b.n	80054f0 <Error_Handler+0x8>

080054f4 <os_init>:
static struct {
    osjob_t* scheduledjobs;
    osjob_t* runnablejobs;
} OS;

void os_init () {
 80054f4:	b580      	push	{r7, lr}
 80054f6:	af00      	add	r7, sp, #0
    memset(&OS, 0x00, sizeof(OS));
 80054f8:	2208      	movs	r2, #8
 80054fa:	2100      	movs	r1, #0
 80054fc:	4805      	ldr	r0, [pc, #20]	@ (8005514 <os_init+0x20>)
 80054fe:	f008 fd36 	bl	800df6e <memset>
    hal_init();
 8005502:	f7fc fd17 	bl	8001f34 <hal_init>
    radio_init();
 8005506:	f000 fcbd 	bl	8005e84 <radio_init>
    LMIC_init();
 800550a:	f7ff fe03 	bl	8005114 <LMIC_init>
}
 800550e:	bf00      	nop
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	20000420 	.word	0x20000420

08005518 <os_getTime>:

ostime_t os_getTime () {
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
    return hal_ticks();
 800551c:	f7fc fc20 	bl	8001d60 <hal_ticks>
 8005520:	4603      	mov	r3, r0
}
 8005522:	4618      	mov	r0, r3
 8005524:	bd80      	pop	{r7, pc}

08005526 <unlinkjob>:

// unlink job from queue, return if removed
static int unlinkjob (osjob_t** pnext, osjob_t* job) {
 8005526:	b480      	push	{r7}
 8005528:	b083      	sub	sp, #12
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
 800552e:	6039      	str	r1, [r7, #0]
    for( ; *pnext; pnext = &((*pnext)->next)) {
 8005530:	e00d      	b.n	800554e <unlinkjob+0x28>
        if(*pnext == job) { // unlink
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	429a      	cmp	r2, r3
 800553a:	d105      	bne.n	8005548 <unlinkjob+0x22>
            *pnext = job->next;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	601a      	str	r2, [r3, #0]
            return 1;
 8005544:	2301      	movs	r3, #1
 8005546:	e007      	b.n	8005558 <unlinkjob+0x32>
    for( ; *pnext; pnext = &((*pnext)->next)) {
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	607b      	str	r3, [r7, #4]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1ed      	bne.n	8005532 <unlinkjob+0xc>
        }
    }
    return 0;
 8005556:	2300      	movs	r3, #0
}
 8005558:	4618      	mov	r0, r3
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <os_clearCallback>:

// clear scheduled job
void os_clearCallback (osjob_t* job) {
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
    hal_disableIRQs();
 800556c:	f7fc fcb6 	bl	8001edc <hal_disableIRQs>
    unlinkjob(&OS.scheduledjobs, job) || unlinkjob(&OS.runnablejobs, job);
 8005570:	6879      	ldr	r1, [r7, #4]
 8005572:	4809      	ldr	r0, [pc, #36]	@ (8005598 <os_clearCallback+0x34>)
 8005574:	f7ff ffd7 	bl	8005526 <unlinkjob>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d105      	bne.n	800558a <os_clearCallback+0x26>
 800557e:	6879      	ldr	r1, [r7, #4]
 8005580:	4806      	ldr	r0, [pc, #24]	@ (800559c <os_clearCallback+0x38>)
 8005582:	f7ff ffd0 	bl	8005526 <unlinkjob>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
    hal_enableIRQs();
 800558a:	f7fc fcb7 	bl	8001efc <hal_enableIRQs>
}
 800558e:	bf00      	nop
 8005590:	3708      	adds	r7, #8
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop
 8005598:	20000420 	.word	0x20000420
 800559c:	20000424 	.word	0x20000424

080055a0 <os_setCallback>:

// schedule immediately runnable job
void os_setCallback (osjob_t* job, osjobcb_t cb) {
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
    osjob_t** pnext;
    hal_disableIRQs();
 80055aa:	f7fc fc97 	bl	8001edc <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.runnablejobs, job);
 80055ae:	6879      	ldr	r1, [r7, #4]
 80055b0:	480d      	ldr	r0, [pc, #52]	@ (80055e8 <os_setCallback+0x48>)
 80055b2:	f7ff ffb8 	bl	8005526 <unlinkjob>
    // fill-in job
    job->func = cb;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	683a      	ldr	r2, [r7, #0]
 80055ba:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]
    // add to end of run queue
    for(pnext=&OS.runnablejobs; *pnext; pnext=&((*pnext)->next));
 80055c2:	4b09      	ldr	r3, [pc, #36]	@ (80055e8 <os_setCallback+0x48>)
 80055c4:	60fb      	str	r3, [r7, #12]
 80055c6:	e002      	b.n	80055ce <os_setCallback+0x2e>
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	60fb      	str	r3, [r7, #12]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1f8      	bne.n	80055c8 <os_setCallback+0x28>
    *pnext = job;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 80055dc:	f7fc fc8e 	bl	8001efc <hal_enableIRQs>
}
 80055e0:	bf00      	nop
 80055e2:	3710      	adds	r7, #16
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	20000424 	.word	0x20000424

080055ec <os_setTimedCallback>:

// schedule timed job
void os_setTimedCallback (osjob_t* job, ostime_t time, osjobcb_t cb) {
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
    osjob_t** pnext;
    hal_disableIRQs();
 80055f8:	f7fc fc70 	bl	8001edc <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.scheduledjobs, job);
 80055fc:	68f9      	ldr	r1, [r7, #12]
 80055fe:	4815      	ldr	r0, [pc, #84]	@ (8005654 <os_setTimedCallback+0x68>)
 8005600:	f7ff ff91 	bl	8005526 <unlinkjob>
    // fill-in job
    job->deadline = time;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	605a      	str	r2, [r3, #4]
    job->func = cb;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	601a      	str	r2, [r3, #0]
    // insert into schedule
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 8005616:	4b0f      	ldr	r3, [pc, #60]	@ (8005654 <os_setTimedCallback+0x68>)
 8005618:	617b      	str	r3, [r7, #20]
 800561a:	e00e      	b.n	800563a <os_setTimedCallback+0x4e>
        if((*pnext)->deadline - time > 0) { // (cmp diff, not abs!)
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b00      	cmp	r3, #0
 8005628:	dd04      	ble.n	8005634 <os_setTimedCallback+0x48>
            // enqueue before next element and stop
            job->next = *pnext;
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	601a      	str	r2, [r3, #0]
            break;
 8005632:	e006      	b.n	8005642 <os_setTimedCallback+0x56>
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	617b      	str	r3, [r7, #20]
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1ec      	bne.n	800561c <os_setTimedCallback+0x30>
        }
    }
    *pnext = job;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 8005648:	f7fc fc58 	bl	8001efc <hal_enableIRQs>
}
 800564c:	bf00      	nop
 800564e:	3718      	adds	r7, #24
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	20000420 	.word	0x20000420

08005658 <os_runloop>:

// execute jobs from timer and from run queue
void os_runloop () {
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
    while(1) {
        osjob_t* j = NULL;
 800565e:	2300      	movs	r3, #0
 8005660:	607b      	str	r3, [r7, #4]
        hal_disableIRQs();
 8005662:	f7fc fc3b 	bl	8001edc <hal_disableIRQs>
        // check for runnable jobs
        if(OS.runnablejobs) {
 8005666:	4b16      	ldr	r3, [pc, #88]	@ (80056c0 <os_runloop+0x68>)
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d007      	beq.n	800567e <os_runloop+0x26>
            j = OS.runnablejobs;
 800566e:	4b14      	ldr	r3, [pc, #80]	@ (80056c0 <os_runloop+0x68>)
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	607b      	str	r3, [r7, #4]
            OS.runnablejobs = j->next;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a11      	ldr	r2, [pc, #68]	@ (80056c0 <os_runloop+0x68>)
 800567a:	6053      	str	r3, [r2, #4]
 800567c:	e016      	b.n	80056ac <os_runloop+0x54>
        } else if(OS.scheduledjobs && hal_checkTimer(OS.scheduledjobs->deadline)) { // check for expired timed jobs
 800567e:	4b10      	ldr	r3, [pc, #64]	@ (80056c0 <os_runloop+0x68>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d010      	beq.n	80056a8 <os_runloop+0x50>
 8005686:	4b0e      	ldr	r3, [pc, #56]	@ (80056c0 <os_runloop+0x68>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	4618      	mov	r0, r3
 800568e:	f7fc fbc5 	bl	8001e1c <hal_checkTimer>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d007      	beq.n	80056a8 <os_runloop+0x50>
            j = OS.scheduledjobs;
 8005698:	4b09      	ldr	r3, [pc, #36]	@ (80056c0 <os_runloop+0x68>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	607b      	str	r3, [r7, #4]
            OS.scheduledjobs = j->next;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a07      	ldr	r2, [pc, #28]	@ (80056c0 <os_runloop+0x68>)
 80056a4:	6013      	str	r3, [r2, #0]
 80056a6:	e001      	b.n	80056ac <os_runloop+0x54>
        } else { // nothing pending
            hal_sleep(); // wake by irq (timer already restarted)
 80056a8:	f7fc fc3c 	bl	8001f24 <hal_sleep>
        }
        hal_enableIRQs();
 80056ac:	f7fc fc26 	bl	8001efc <hal_enableIRQs>
        if(j) { // run job callback
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0d3      	beq.n	800565e <os_runloop+0x6>
            j->func(j);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	4798      	blx	r3
    while(1) {
 80056be:	e7ce      	b.n	800565e <os_runloop+0x6>
 80056c0:	20000420 	.word	0x20000420

080056c4 <writeReg>:
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif


static void writeReg (u1_t addr, u1_t data ) {
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	4603      	mov	r3, r0
 80056cc:	460a      	mov	r2, r1
 80056ce:	71fb      	strb	r3, [r7, #7]
 80056d0:	4613      	mov	r3, r2
 80056d2:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 80056d4:	2000      	movs	r0, #0
 80056d6:	f7fc fabb 	bl	8001c50 <hal_pin_nss>
    hal_spi(addr | 0x80);
 80056da:	79fb      	ldrb	r3, [r7, #7]
 80056dc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7fc fb16 	bl	8001d14 <hal_spi>
    hal_spi(data);
 80056e8:	79bb      	ldrb	r3, [r7, #6]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7fc fb12 	bl	8001d14 <hal_spi>
    hal_pin_nss(1);
 80056f0:	2001      	movs	r0, #1
 80056f2:	f7fc faad 	bl	8001c50 <hal_pin_nss>
}
 80056f6:	bf00      	nop
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}

080056fe <readReg>:

static u1_t readReg (u1_t addr) {
 80056fe:	b580      	push	{r7, lr}
 8005700:	b084      	sub	sp, #16
 8005702:	af00      	add	r7, sp, #0
 8005704:	4603      	mov	r3, r0
 8005706:	71fb      	strb	r3, [r7, #7]
    hal_pin_nss(0);
 8005708:	2000      	movs	r0, #0
 800570a:	f7fc faa1 	bl	8001c50 <hal_pin_nss>
    hal_spi(addr & 0x7F);
 800570e:	79fb      	ldrb	r3, [r7, #7]
 8005710:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005714:	b2db      	uxtb	r3, r3
 8005716:	4618      	mov	r0, r3
 8005718:	f7fc fafc 	bl	8001d14 <hal_spi>
    u1_t val = hal_spi(0x00);
 800571c:	2000      	movs	r0, #0
 800571e:	f7fc faf9 	bl	8001d14 <hal_spi>
 8005722:	4603      	mov	r3, r0
 8005724:	73fb      	strb	r3, [r7, #15]
    hal_pin_nss(1);
 8005726:	2001      	movs	r0, #1
 8005728:	f7fc fa92 	bl	8001c50 <hal_pin_nss>
    return val;
 800572c:	7bfb      	ldrb	r3, [r7, #15]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <writeBuf>:

static void writeBuf (u1_t addr, xref2u1_t buf, u1_t len) {
 8005736:	b580      	push	{r7, lr}
 8005738:	b084      	sub	sp, #16
 800573a:	af00      	add	r7, sp, #0
 800573c:	4603      	mov	r3, r0
 800573e:	6039      	str	r1, [r7, #0]
 8005740:	71fb      	strb	r3, [r7, #7]
 8005742:	4613      	mov	r3, r2
 8005744:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 8005746:	2000      	movs	r0, #0
 8005748:	f7fc fa82 	bl	8001c50 <hal_pin_nss>
    hal_spi(addr | 0x80);
 800574c:	79fb      	ldrb	r3, [r7, #7]
 800574e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005752:	b2db      	uxtb	r3, r3
 8005754:	4618      	mov	r0, r3
 8005756:	f7fc fadd 	bl	8001d14 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 800575a:	2300      	movs	r3, #0
 800575c:	73fb      	strb	r3, [r7, #15]
 800575e:	e009      	b.n	8005774 <writeBuf+0x3e>
        hal_spi(buf[i]);
 8005760:	7bfb      	ldrb	r3, [r7, #15]
 8005762:	683a      	ldr	r2, [r7, #0]
 8005764:	4413      	add	r3, r2
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	4618      	mov	r0, r3
 800576a:	f7fc fad3 	bl	8001d14 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 800576e:	7bfb      	ldrb	r3, [r7, #15]
 8005770:	3301      	adds	r3, #1
 8005772:	73fb      	strb	r3, [r7, #15]
 8005774:	7bfa      	ldrb	r2, [r7, #15]
 8005776:	79bb      	ldrb	r3, [r7, #6]
 8005778:	429a      	cmp	r2, r3
 800577a:	d3f1      	bcc.n	8005760 <writeBuf+0x2a>
    }
    hal_pin_nss(1);
 800577c:	2001      	movs	r0, #1
 800577e:	f7fc fa67 	bl	8001c50 <hal_pin_nss>
}
 8005782:	bf00      	nop
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <readBuf>:

static void readBuf (u1_t addr, xref2u1_t buf, u1_t len) {
 800578a:	b590      	push	{r4, r7, lr}
 800578c:	b085      	sub	sp, #20
 800578e:	af00      	add	r7, sp, #0
 8005790:	4603      	mov	r3, r0
 8005792:	6039      	str	r1, [r7, #0]
 8005794:	71fb      	strb	r3, [r7, #7]
 8005796:	4613      	mov	r3, r2
 8005798:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 800579a:	2000      	movs	r0, #0
 800579c:	f7fc fa58 	bl	8001c50 <hal_pin_nss>
    hal_spi(addr & 0x7F);
 80057a0:	79fb      	ldrb	r3, [r7, #7]
 80057a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7fc fab3 	bl	8001d14 <hal_spi>
    for (u1_t i=0; i<len; i++) {
 80057ae:	2300      	movs	r3, #0
 80057b0:	73fb      	strb	r3, [r7, #15]
 80057b2:	e00a      	b.n	80057ca <readBuf+0x40>
        buf[i] = hal_spi(0x00);
 80057b4:	7bfb      	ldrb	r3, [r7, #15]
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	18d4      	adds	r4, r2, r3
 80057ba:	2000      	movs	r0, #0
 80057bc:	f7fc faaa 	bl	8001d14 <hal_spi>
 80057c0:	4603      	mov	r3, r0
 80057c2:	7023      	strb	r3, [r4, #0]
    for (u1_t i=0; i<len; i++) {
 80057c4:	7bfb      	ldrb	r3, [r7, #15]
 80057c6:	3301      	adds	r3, #1
 80057c8:	73fb      	strb	r3, [r7, #15]
 80057ca:	7bfa      	ldrb	r2, [r7, #15]
 80057cc:	79bb      	ldrb	r3, [r7, #6]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d3f0      	bcc.n	80057b4 <readBuf+0x2a>
    }
    hal_pin_nss(1);
 80057d2:	2001      	movs	r0, #1
 80057d4:	f7fc fa3c 	bl	8001c50 <hal_pin_nss>
}
 80057d8:	bf00      	nop
 80057da:	3714      	adds	r7, #20
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd90      	pop	{r4, r7, pc}

080057e0 <opmode>:

static void opmode (u1_t mode) {
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	4603      	mov	r3, r0
 80057e8:	71fb      	strb	r3, [r7, #7]
    writeReg(RegOpMode, (readReg(RegOpMode) & ~OPMODE_MASK) | mode);
 80057ea:	2001      	movs	r0, #1
 80057ec:	f7ff ff87 	bl	80056fe <readReg>
 80057f0:	4603      	mov	r3, r0
 80057f2:	b25b      	sxtb	r3, r3
 80057f4:	f023 0307 	bic.w	r3, r3, #7
 80057f8:	b25a      	sxtb	r2, r3
 80057fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057fe:	4313      	orrs	r3, r2
 8005800:	b25b      	sxtb	r3, r3
 8005802:	b2db      	uxtb	r3, r3
 8005804:	4619      	mov	r1, r3
 8005806:	2001      	movs	r0, #1
 8005808:	f7ff ff5c 	bl	80056c4 <writeReg>
}
 800580c:	bf00      	nop
 800580e:	3708      	adds	r7, #8
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <opmodeLora>:

static void opmodeLora() {
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
    u1_t u = OPMODE_LORA;
 800581a:	2380      	movs	r3, #128	@ 0x80
 800581c:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
 800581e:	79fb      	ldrb	r3, [r7, #7]
 8005820:	f043 0308 	orr.w	r3, r3, #8
 8005824:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 8005826:	79fb      	ldrb	r3, [r7, #7]
 8005828:	4619      	mov	r1, r3
 800582a:	2001      	movs	r0, #1
 800582c:	f7ff ff4a 	bl	80056c4 <writeReg>
}
 8005830:	bf00      	nop
 8005832:	3708      	adds	r7, #8
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <opmodeFSK>:

static void opmodeFSK() {
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
    u1_t u = 0;
 800583e:	2300      	movs	r3, #0
 8005840:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    u |= 0x8;   // TBD: sx1276 high freq
 8005842:	79fb      	ldrb	r3, [r7, #7]
 8005844:	f043 0308 	orr.w	r3, r3, #8
 8005848:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 800584a:	79fb      	ldrb	r3, [r7, #7]
 800584c:	4619      	mov	r1, r3
 800584e:	2001      	movs	r0, #1
 8005850:	f7ff ff38 	bl	80056c4 <writeReg>
}
 8005854:	bf00      	nop
 8005856:	3708      	adds	r7, #8
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <configLoraModem>:

// configure LoRa modem (cfg1, cfg2)
static void configLoraModem () {
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
    sf_t sf = getSf(LMIC.rps);
 8005862:	4b54      	ldr	r3, [pc, #336]	@ (80059b4 <configLoraModem+0x158>)
 8005864:	89db      	ldrh	r3, [r3, #14]
 8005866:	4618      	mov	r0, r3
 8005868:	f7fc fc1a 	bl	80020a0 <getSf>
 800586c:	4603      	mov	r3, r0
 800586e:	713b      	strb	r3, [r7, #4]

#ifdef CFG_sx1276_radio
        u1_t mc1 = 0, mc2 = 0, mc3 = 0;
 8005870:	2300      	movs	r3, #0
 8005872:	71fb      	strb	r3, [r7, #7]
 8005874:	2300      	movs	r3, #0
 8005876:	71bb      	strb	r3, [r7, #6]
 8005878:	2300      	movs	r3, #0
 800587a:	717b      	strb	r3, [r7, #5]

        switch (getBw(LMIC.rps)) {
 800587c:	4b4d      	ldr	r3, [pc, #308]	@ (80059b4 <configLoraModem+0x158>)
 800587e:	89db      	ldrh	r3, [r3, #14]
 8005880:	4618      	mov	r0, r3
 8005882:	f7fc fc1d 	bl	80020c0 <getBw>
 8005886:	4603      	mov	r3, r0
 8005888:	2b02      	cmp	r3, #2
 800588a:	d010      	beq.n	80058ae <configLoraModem+0x52>
 800588c:	2b02      	cmp	r3, #2
 800588e:	dc13      	bgt.n	80058b8 <configLoraModem+0x5c>
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <configLoraModem+0x3e>
 8005894:	2b01      	cmp	r3, #1
 8005896:	d005      	beq.n	80058a4 <configLoraModem+0x48>
 8005898:	e00e      	b.n	80058b8 <configLoraModem+0x5c>
        case BW125: mc1 |= SX1276_MC1_BW_125; break;
 800589a:	79fb      	ldrb	r3, [r7, #7]
 800589c:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80058a0:	71fb      	strb	r3, [r7, #7]
 80058a2:	e00b      	b.n	80058bc <configLoraModem+0x60>
        case BW250: mc1 |= SX1276_MC1_BW_250; break;
 80058a4:	79fb      	ldrb	r3, [r7, #7]
 80058a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80058aa:	71fb      	strb	r3, [r7, #7]
 80058ac:	e006      	b.n	80058bc <configLoraModem+0x60>
        case BW500: mc1 |= SX1276_MC1_BW_500; break;
 80058ae:	79fb      	ldrb	r3, [r7, #7]
 80058b0:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 80058b4:	71fb      	strb	r3, [r7, #7]
 80058b6:	e001      	b.n	80058bc <configLoraModem+0x60>
        default:
            ASSERT(0);
 80058b8:	f7fc fb52 	bl	8001f60 <hal_failed>
        }
        switch( getCr(LMIC.rps) ) {
 80058bc:	4b3d      	ldr	r3, [pc, #244]	@ (80059b4 <configLoraModem+0x158>)
 80058be:	89db      	ldrh	r3, [r3, #14]
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7fc fc0f 	bl	80020e4 <getCr>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b03      	cmp	r3, #3
 80058ca:	d81f      	bhi.n	800590c <configLoraModem+0xb0>
 80058cc:	a201      	add	r2, pc, #4	@ (adr r2, 80058d4 <configLoraModem+0x78>)
 80058ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d2:	bf00      	nop
 80058d4:	080058e5 	.word	0x080058e5
 80058d8:	080058ef 	.word	0x080058ef
 80058dc:	080058f9 	.word	0x080058f9
 80058e0:	08005903 	.word	0x08005903
        case CR_4_5: mc1 |= SX1276_MC1_CR_4_5; break;
 80058e4:	79fb      	ldrb	r3, [r7, #7]
 80058e6:	f043 0302 	orr.w	r3, r3, #2
 80058ea:	71fb      	strb	r3, [r7, #7]
 80058ec:	e010      	b.n	8005910 <configLoraModem+0xb4>
        case CR_4_6: mc1 |= SX1276_MC1_CR_4_6; break;
 80058ee:	79fb      	ldrb	r3, [r7, #7]
 80058f0:	f043 0304 	orr.w	r3, r3, #4
 80058f4:	71fb      	strb	r3, [r7, #7]
 80058f6:	e00b      	b.n	8005910 <configLoraModem+0xb4>
        case CR_4_7: mc1 |= SX1276_MC1_CR_4_7; break;
 80058f8:	79fb      	ldrb	r3, [r7, #7]
 80058fa:	f043 0306 	orr.w	r3, r3, #6
 80058fe:	71fb      	strb	r3, [r7, #7]
 8005900:	e006      	b.n	8005910 <configLoraModem+0xb4>
        case CR_4_8: mc1 |= SX1276_MC1_CR_4_8; break;
 8005902:	79fb      	ldrb	r3, [r7, #7]
 8005904:	f043 0308 	orr.w	r3, r3, #8
 8005908:	71fb      	strb	r3, [r7, #7]
 800590a:	e001      	b.n	8005910 <configLoraModem+0xb4>
        default:
            ASSERT(0);
 800590c:	f7fc fb28 	bl	8001f60 <hal_failed>
        }

        if (getIh(LMIC.rps)) {
 8005910:	4b28      	ldr	r3, [pc, #160]	@ (80059b4 <configLoraModem+0x158>)
 8005912:	89db      	ldrh	r3, [r3, #14]
 8005914:	4618      	mov	r0, r3
 8005916:	f7fc fc37 	bl	8002188 <getIh>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d00e      	beq.n	800593e <configLoraModem+0xe2>
            mc1 |= SX1276_MC1_IMPLICIT_HEADER_MODE_ON;
 8005920:	79fb      	ldrb	r3, [r7, #7]
 8005922:	f043 0301 	orr.w	r3, r3, #1
 8005926:	71fb      	strb	r3, [r7, #7]
            writeReg(LORARegPayloadLength, getIh(LMIC.rps)); // required length
 8005928:	4b22      	ldr	r3, [pc, #136]	@ (80059b4 <configLoraModem+0x158>)
 800592a:	89db      	ldrh	r3, [r3, #14]
 800592c:	4618      	mov	r0, r3
 800592e:	f7fc fc2b 	bl	8002188 <getIh>
 8005932:	4603      	mov	r3, r0
 8005934:	b2db      	uxtb	r3, r3
 8005936:	4619      	mov	r1, r3
 8005938:	2022      	movs	r0, #34	@ 0x22
 800593a:	f7ff fec3 	bl	80056c4 <writeReg>
        }
        // set ModemConfig1
        writeReg(LORARegModemConfig1, mc1);
 800593e:	79fb      	ldrb	r3, [r7, #7]
 8005940:	4619      	mov	r1, r3
 8005942:	201d      	movs	r0, #29
 8005944:	f7ff febe 	bl	80056c4 <writeReg>

        mc2 = (SX1272_MC2_SF7 + ((sf-1)<<4));
 8005948:	793b      	ldrb	r3, [r7, #4]
 800594a:	3b01      	subs	r3, #1
 800594c:	b2db      	uxtb	r3, r3
 800594e:	011b      	lsls	r3, r3, #4
 8005950:	b2db      	uxtb	r3, r3
 8005952:	3370      	adds	r3, #112	@ 0x70
 8005954:	71bb      	strb	r3, [r7, #6]
        if (getNocrc(LMIC.rps) == 0) {
 8005956:	4b17      	ldr	r3, [pc, #92]	@ (80059b4 <configLoraModem+0x158>)
 8005958:	89db      	ldrh	r3, [r3, #14]
 800595a:	4618      	mov	r0, r3
 800595c:	f7fc fbed 	bl	800213a <getNocrc>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d103      	bne.n	800596e <configLoraModem+0x112>
            mc2 |= SX1276_MC2_RX_PAYLOAD_CRCON;
 8005966:	79bb      	ldrb	r3, [r7, #6]
 8005968:	f043 0304 	orr.w	r3, r3, #4
 800596c:	71bb      	strb	r3, [r7, #6]
        }
        writeReg(LORARegModemConfig2, mc2);
 800596e:	79bb      	ldrb	r3, [r7, #6]
 8005970:	4619      	mov	r1, r3
 8005972:	201e      	movs	r0, #30
 8005974:	f7ff fea6 	bl	80056c4 <writeReg>
        
        mc3 = SX1276_MC3_AGCAUTO;
 8005978:	2304      	movs	r3, #4
 800597a:	717b      	strb	r3, [r7, #5]
        if ((sf == SF11 || sf == SF12) && getBw(LMIC.rps) == BW125) {
 800597c:	793b      	ldrb	r3, [r7, #4]
 800597e:	2b05      	cmp	r3, #5
 8005980:	d002      	beq.n	8005988 <configLoraModem+0x12c>
 8005982:	793b      	ldrb	r3, [r7, #4]
 8005984:	2b06      	cmp	r3, #6
 8005986:	d10b      	bne.n	80059a0 <configLoraModem+0x144>
 8005988:	4b0a      	ldr	r3, [pc, #40]	@ (80059b4 <configLoraModem+0x158>)
 800598a:	89db      	ldrh	r3, [r3, #14]
 800598c:	4618      	mov	r0, r3
 800598e:	f7fc fb97 	bl	80020c0 <getBw>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d103      	bne.n	80059a0 <configLoraModem+0x144>
            mc3 |= SX1276_MC3_LOW_DATA_RATE_OPTIMIZE;
 8005998:	797b      	ldrb	r3, [r7, #5]
 800599a:	f043 0308 	orr.w	r3, r3, #8
 800599e:	717b      	strb	r3, [r7, #5]
        }
        writeReg(LORARegModemConfig3, mc3);
 80059a0:	797b      	ldrb	r3, [r7, #5]
 80059a2:	4619      	mov	r1, r3
 80059a4:	2026      	movs	r0, #38	@ 0x26
 80059a6:	f7ff fe8d 	bl	80056c4 <writeReg>
#endif

#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 80059aa:	bf00      	nop
 80059ac:	3708      	adds	r7, #8
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}
 80059b2:	bf00      	nop
 80059b4:	20000218 	.word	0x20000218

080059b8 <configChannel>:

static void configChannel () {
 80059b8:	b5b0      	push	{r4, r5, r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
    // set frequency: FQ = (FRF * 32 Mhz) / (2 ^ 19)
    u8_t frf = ((u8_t)LMIC.freq << 19) / 32000000;
 80059be:	4c1b      	ldr	r4, [pc, #108]	@ (8005a2c <configChannel+0x74>)
 80059c0:	68a4      	ldr	r4, [r4, #8]
 80059c2:	2500      	movs	r5, #0
 80059c4:	4622      	mov	r2, r4
 80059c6:	462b      	mov	r3, r5
 80059c8:	0b51      	lsrs	r1, r2, #13
 80059ca:	04d0      	lsls	r0, r2, #19
 80059cc:	4a18      	ldr	r2, [pc, #96]	@ (8005a30 <configChannel+0x78>)
 80059ce:	f04f 0300 	mov.w	r3, #0
 80059d2:	f7fb f8bb 	bl	8000b4c <__aeabi_uldivmod>
 80059d6:	4602      	mov	r2, r0
 80059d8:	460b      	mov	r3, r1
 80059da:	e9c7 2300 	strd	r2, r3, [r7]
    writeReg(RegFrfMsb, (u1_t)(frf>>16));
 80059de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80059e2:	f04f 0200 	mov.w	r2, #0
 80059e6:	f04f 0300 	mov.w	r3, #0
 80059ea:	0c02      	lsrs	r2, r0, #16
 80059ec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80059f0:	0c0b      	lsrs	r3, r1, #16
 80059f2:	b2d3      	uxtb	r3, r2
 80059f4:	4619      	mov	r1, r3
 80059f6:	2006      	movs	r0, #6
 80059f8:	f7ff fe64 	bl	80056c4 <writeReg>
    writeReg(RegFrfMid, (u1_t)(frf>> 8));
 80059fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a00:	f04f 0200 	mov.w	r2, #0
 8005a04:	f04f 0300 	mov.w	r3, #0
 8005a08:	0a02      	lsrs	r2, r0, #8
 8005a0a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8005a0e:	0a0b      	lsrs	r3, r1, #8
 8005a10:	b2d3      	uxtb	r3, r2
 8005a12:	4619      	mov	r1, r3
 8005a14:	2007      	movs	r0, #7
 8005a16:	f7ff fe55 	bl	80056c4 <writeReg>
    writeReg(RegFrfLsb, (u1_t)(frf>> 0));
 8005a1a:	783b      	ldrb	r3, [r7, #0]
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	2008      	movs	r0, #8
 8005a20:	f7ff fe50 	bl	80056c4 <writeReg>
}
 8005a24:	bf00      	nop
 8005a26:	3708      	adds	r7, #8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bdb0      	pop	{r4, r5, r7, pc}
 8005a2c:	20000218 	.word	0x20000218
 8005a30:	01e84800 	.word	0x01e84800

08005a34 <configPower>:



static void configPower () {
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
#ifdef CFG_sx1276_radio
    // no boost used for now
    s1_t pw = (s1_t)LMIC.txpow;
 8005a3a:	4b15      	ldr	r3, [pc, #84]	@ (8005a90 <configPower+0x5c>)
 8005a3c:	7c9b      	ldrb	r3, [r3, #18]
 8005a3e:	71fb      	strb	r3, [r7, #7]
    if(pw >= 17) {
 8005a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a44:	2b10      	cmp	r3, #16
 8005a46:	dd02      	ble.n	8005a4e <configPower+0x1a>
        pw = 15;
 8005a48:	230f      	movs	r3, #15
 8005a4a:	71fb      	strb	r3, [r7, #7]
 8005a4c:	e005      	b.n	8005a5a <configPower+0x26>
    } else if(pw < 2) {
 8005a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	dc01      	bgt.n	8005a5a <configPower+0x26>
        pw = 2;
 8005a56:	2302      	movs	r3, #2
 8005a58:	71fb      	strb	r3, [r7, #7]
    }
    // check board type for BOOST pin
    writeReg(RegPaConfig, (u1_t)(0x80|(pw&0xf)));
 8005a5a:	79fb      	ldrb	r3, [r7, #7]
 8005a5c:	f003 030f 	and.w	r3, r3, #15
 8005a60:	b25b      	sxtb	r3, r3
 8005a62:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005a66:	b25b      	sxtb	r3, r3
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	2009      	movs	r0, #9
 8005a6e:	f7ff fe29 	bl	80056c4 <writeReg>
    writeReg(RegPaDac, readReg(RegPaDac)|0x4);
 8005a72:	205a      	movs	r0, #90	@ 0x5a
 8005a74:	f7ff fe43 	bl	80056fe <readReg>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	f043 0304 	orr.w	r3, r3, #4
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	4619      	mov	r1, r3
 8005a82:	205a      	movs	r0, #90	@ 0x5a
 8005a84:	f7ff fe1e 	bl	80056c4 <writeReg>
    }
    writeReg(RegPaConfig, (u1_t)(0x80|(pw-2)));
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 8005a88:	bf00      	nop
 8005a8a:	3708      	adds	r7, #8
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	20000218 	.word	0x20000218

08005a94 <txfsk>:

static void txfsk () {
 8005a94:	b580      	push	{r7, lr}
 8005a96:	af00      	add	r7, sp, #0
    // select FSK modem (from sleep mode)
    writeReg(RegOpMode, 0x10); // FSK, BT=0.5
 8005a98:	2110      	movs	r1, #16
 8005a9a:	2001      	movs	r0, #1
 8005a9c:	f7ff fe12 	bl	80056c4 <writeReg>
    ASSERT(readReg(RegOpMode) == 0x10);
 8005aa0:	2001      	movs	r0, #1
 8005aa2:	f7ff fe2c 	bl	80056fe <readReg>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b10      	cmp	r3, #16
 8005aaa:	d001      	beq.n	8005ab0 <txfsk+0x1c>
 8005aac:	f7fc fa58 	bl	8001f60 <hal_failed>
    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 8005ab0:	2001      	movs	r0, #1
 8005ab2:	f7ff fe95 	bl	80057e0 <opmode>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 8005ab6:	2102      	movs	r1, #2
 8005ab8:	2002      	movs	r0, #2
 8005aba:	f7ff fe03 	bl	80056c4 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 8005abe:	2180      	movs	r1, #128	@ 0x80
 8005ac0:	2003      	movs	r0, #3
 8005ac2:	f7ff fdff 	bl	80056c4 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 8005ac6:	2101      	movs	r1, #1
 8005ac8:	2004      	movs	r0, #4
 8005aca:	f7ff fdfb 	bl	80056c4 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 8005ace:	2199      	movs	r1, #153	@ 0x99
 8005ad0:	2005      	movs	r0, #5
 8005ad2:	f7ff fdf7 	bl	80056c4 <writeReg>
    // frame and packet handler settings
    writeReg(FSKRegPreambleMsb, 0x00);
 8005ad6:	2100      	movs	r1, #0
 8005ad8:	2025      	movs	r0, #37	@ 0x25
 8005ada:	f7ff fdf3 	bl	80056c4 <writeReg>
    writeReg(FSKRegPreambleLsb, 0x05);
 8005ade:	2105      	movs	r1, #5
 8005ae0:	2026      	movs	r0, #38	@ 0x26
 8005ae2:	f7ff fdef 	bl	80056c4 <writeReg>
    writeReg(FSKRegSyncConfig, 0x12);
 8005ae6:	2112      	movs	r1, #18
 8005ae8:	2027      	movs	r0, #39	@ 0x27
 8005aea:	f7ff fdeb 	bl	80056c4 <writeReg>
    writeReg(FSKRegPacketConfig1, 0xD0);
 8005aee:	21d0      	movs	r1, #208	@ 0xd0
 8005af0:	2030      	movs	r0, #48	@ 0x30
 8005af2:	f7ff fde7 	bl	80056c4 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40);
 8005af6:	2140      	movs	r1, #64	@ 0x40
 8005af8:	2031      	movs	r0, #49	@ 0x31
 8005afa:	f7ff fde3 	bl	80056c4 <writeReg>
    writeReg(FSKRegSyncValue1, 0xC1);
 8005afe:	21c1      	movs	r1, #193	@ 0xc1
 8005b00:	2028      	movs	r0, #40	@ 0x28
 8005b02:	f7ff fddf 	bl	80056c4 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 8005b06:	2194      	movs	r1, #148	@ 0x94
 8005b08:	2029      	movs	r0, #41	@ 0x29
 8005b0a:	f7ff fddb 	bl	80056c4 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 8005b0e:	21c1      	movs	r1, #193	@ 0xc1
 8005b10:	202a      	movs	r0, #42	@ 0x2a
 8005b12:	f7ff fdd7 	bl	80056c4 <writeReg>
    // configure frequency
    configChannel();
 8005b16:	f7ff ff4f 	bl	80059b8 <configChannel>
    // configure output power
    configPower();
 8005b1a:	f7ff ff8b 	bl	8005a34 <configPower>

    // set the IRQ mapping DIO0=PacketSent DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TXNOP);
 8005b1e:	2134      	movs	r1, #52	@ 0x34
 8005b20:	2040      	movs	r0, #64	@ 0x40
 8005b22:	f7ff fdcf 	bl	80056c4 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(FSKRegPayloadLength, LMIC.dataLen+1); // (insert length byte into payload))
 8005b26:	4b10      	ldr	r3, [pc, #64]	@ (8005b68 <txfsk+0xd4>)
 8005b28:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	4619      	mov	r1, r3
 8005b32:	2032      	movs	r0, #50	@ 0x32
 8005b34:	f7ff fdc6 	bl	80056c4 <writeReg>

    // download length byte and buffer to the radio FIFO
    writeReg(RegFifo, LMIC.dataLen);
 8005b38:	4b0b      	ldr	r3, [pc, #44]	@ (8005b68 <txfsk+0xd4>)
 8005b3a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005b3e:	4619      	mov	r1, r3
 8005b40:	2000      	movs	r0, #0
 8005b42:	f7ff fdbf 	bl	80056c4 <writeReg>
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8005b46:	4b08      	ldr	r3, [pc, #32]	@ (8005b68 <txfsk+0xd4>)
 8005b48:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	4907      	ldr	r1, [pc, #28]	@ (8005b6c <txfsk+0xd8>)
 8005b50:	2000      	movs	r0, #0
 8005b52:	f7ff fdf0 	bl	8005736 <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 8005b56:	2001      	movs	r0, #1
 8005b58:	f7fc f86f 	bl	8001c3a <hal_pin_rxtx>
    
    // now we actually start the transmission
    opmode(OPMODE_TX);
 8005b5c:	2003      	movs	r0, #3
 8005b5e:	f7ff fe3f 	bl	80057e0 <opmode>
}
 8005b62:	bf00      	nop
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	20000218 	.word	0x20000218
 8005b6c:	20000360 	.word	0x20000360

08005b70 <txlora>:

static void txlora () {
 8005b70:	b580      	push	{r7, lr}
 8005b72:	af00      	add	r7, sp, #0
    // select LoRa modem (from sleep mode)
    //writeReg(RegOpMode, OPMODE_LORA);
    opmodeLora();
 8005b74:	f7ff fe4e 	bl	8005814 <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 8005b78:	2001      	movs	r0, #1
 8005b7a:	f7ff fdc0 	bl	80056fe <readReg>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	b25b      	sxtb	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	db01      	blt.n	8005b8a <txlora+0x1a>
 8005b86:	f7fc f9eb 	bl	8001f60 <hal_failed>

    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 8005b8a:	2001      	movs	r0, #1
 8005b8c:	f7ff fe28 	bl	80057e0 <opmode>
    // configure LoRa modem (cfg1, cfg2)
    configLoraModem();
 8005b90:	f7ff fe64 	bl	800585c <configLoraModem>
    // configure frequency
    configChannel();
 8005b94:	f7ff ff10 	bl	80059b8 <configChannel>
    // configure output power
    writeReg(RegPaRamp, (readReg(RegPaRamp) & 0xF0) | 0x08); // set PA ramp-up time 50 uSec
 8005b98:	200a      	movs	r0, #10
 8005b9a:	f7ff fdb0 	bl	80056fe <readReg>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	b25b      	sxtb	r3, r3
 8005ba2:	f023 030f 	bic.w	r3, r3, #15
 8005ba6:	b25b      	sxtb	r3, r3
 8005ba8:	f043 0308 	orr.w	r3, r3, #8
 8005bac:	b25b      	sxtb	r3, r3
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	200a      	movs	r0, #10
 8005bb4:	f7ff fd86 	bl	80056c4 <writeReg>
    configPower();
 8005bb8:	f7ff ff3c 	bl	8005a34 <configPower>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 8005bbc:	2134      	movs	r1, #52	@ 0x34
 8005bbe:	2039      	movs	r0, #57	@ 0x39
 8005bc0:	f7ff fd80 	bl	80056c4 <writeReg>
    
    // set the IRQ mapping DIO0=TxDone DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_TXDONE|MAP_DIO1_LORA_NOP|MAP_DIO2_LORA_NOP);
 8005bc4:	21f0      	movs	r1, #240	@ 0xf0
 8005bc6:	2040      	movs	r0, #64	@ 0x40
 8005bc8:	f7ff fd7c 	bl	80056c4 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 8005bcc:	21ff      	movs	r1, #255	@ 0xff
 8005bce:	2012      	movs	r0, #18
 8005bd0:	f7ff fd78 	bl	80056c4 <writeReg>
    // mask all IRQs but TxDone
    writeReg(LORARegIrqFlagsMask, ~IRQ_LORA_TXDONE_MASK);
 8005bd4:	21f7      	movs	r1, #247	@ 0xf7
 8005bd6:	2011      	movs	r0, #17
 8005bd8:	f7ff fd74 	bl	80056c4 <writeReg>

    // initialize the payload size and address pointers    
    writeReg(LORARegFifoTxBaseAddr, 0x00);
 8005bdc:	2100      	movs	r1, #0
 8005bde:	200e      	movs	r0, #14
 8005be0:	f7ff fd70 	bl	80056c4 <writeReg>
    writeReg(LORARegFifoAddrPtr, 0x00);
 8005be4:	2100      	movs	r1, #0
 8005be6:	200d      	movs	r0, #13
 8005be8:	f7ff fd6c 	bl	80056c4 <writeReg>
    writeReg(LORARegPayloadLength, LMIC.dataLen);
 8005bec:	4b0b      	ldr	r3, [pc, #44]	@ (8005c1c <txlora+0xac>)
 8005bee:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	2022      	movs	r0, #34	@ 0x22
 8005bf6:	f7ff fd65 	bl	80056c4 <writeReg>
       
    // download buffer to the radio FIFO
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8005bfa:	4b08      	ldr	r3, [pc, #32]	@ (8005c1c <txlora+0xac>)
 8005bfc:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005c00:	461a      	mov	r2, r3
 8005c02:	4907      	ldr	r1, [pc, #28]	@ (8005c20 <txlora+0xb0>)
 8005c04:	2000      	movs	r0, #0
 8005c06:	f7ff fd96 	bl	8005736 <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 8005c0a:	2001      	movs	r0, #1
 8005c0c:	f7fc f815 	bl	8001c3a <hal_pin_rxtx>
    
    // now we actually start the transmission
    opmode(OPMODE_TX);
 8005c10:	2003      	movs	r0, #3
 8005c12:	f7ff fde5 	bl	80057e0 <opmode>
}
 8005c16:	bf00      	nop
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	20000218 	.word	0x20000218
 8005c20:	20000360 	.word	0x20000360

08005c24 <starttx>:

// start transmitter (buf=LMIC.frame, len=LMIC.dataLen)
static void starttx () {
 8005c24:	b580      	push	{r7, lr}
 8005c26:	af00      	add	r7, sp, #0
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 8005c28:	2001      	movs	r0, #1
 8005c2a:	f7ff fd68 	bl	80056fe <readReg>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	f003 0307 	and.w	r3, r3, #7
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d001      	beq.n	8005c3c <starttx+0x18>
 8005c38:	f7fc f992 	bl	8001f60 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 8005c3c:	4b07      	ldr	r3, [pc, #28]	@ (8005c5c <starttx+0x38>)
 8005c3e:	89db      	ldrh	r3, [r3, #14]
 8005c40:	4618      	mov	r0, r3
 8005c42:	f7fc fa2d 	bl	80020a0 <getSf>
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d102      	bne.n	8005c52 <starttx+0x2e>
        txfsk();
 8005c4c:	f7ff ff22 	bl	8005a94 <txfsk>
    } else { // LoRa modem
        txlora();
    }
    // the radio will go back to STANDBY mode as soon as the TX is finished
    // the corresponding IRQ will inform us about completion.
}
 8005c50:	e001      	b.n	8005c56 <starttx+0x32>
        txlora();
 8005c52:	f7ff ff8d 	bl	8005b70 <txlora>
}
 8005c56:	bf00      	nop
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	20000218 	.word	0x20000218

08005c60 <rxlora>:
    [RXMODE_SCAN]   = IRQ_LORA_RXDONE_MASK,
    [RXMODE_RSSI]   = 0x00,
};

// start LoRa receiver (time=LMIC.rxtime, timeout=LMIC.rxsyms, result=LMIC.frame[LMIC.dataLen])
static void rxlora (u1_t rxmode) {
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	4603      	mov	r3, r0
 8005c68:	71fb      	strb	r3, [r7, #7]
    // select LoRa modem (from sleep mode)
    opmodeLora();
 8005c6a:	f7ff fdd3 	bl	8005814 <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 8005c6e:	2001      	movs	r0, #1
 8005c70:	f7ff fd45 	bl	80056fe <readReg>
 8005c74:	4603      	mov	r3, r0
 8005c76:	b25b      	sxtb	r3, r3
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	db01      	blt.n	8005c80 <rxlora+0x20>
 8005c7c:	f7fc f970 	bl	8001f60 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 8005c80:	2001      	movs	r0, #1
 8005c82:	f7ff fdad 	bl	80057e0 <opmode>
    // don't use MAC settings at startup
    if(rxmode == RXMODE_RSSI) { // use fixed settings for rssi scan
 8005c86:	79fb      	ldrb	r3, [r7, #7]
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d108      	bne.n	8005c9e <rxlora+0x3e>
        writeReg(LORARegModemConfig1, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG1);
 8005c8c:	210a      	movs	r1, #10
 8005c8e:	201d      	movs	r0, #29
 8005c90:	f7ff fd18 	bl	80056c4 <writeReg>
        writeReg(LORARegModemConfig2, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG2);
 8005c94:	2170      	movs	r1, #112	@ 0x70
 8005c96:	201e      	movs	r0, #30
 8005c98:	f7ff fd14 	bl	80056c4 <writeReg>
 8005c9c:	e003      	b.n	8005ca6 <rxlora+0x46>
    } else { // single or continuous rx mode
        // configure LoRa modem (cfg1, cfg2)
        configLoraModem();
 8005c9e:	f7ff fddd 	bl	800585c <configLoraModem>
        // configure frequency
        configChannel();
 8005ca2:	f7ff fe89 	bl	80059b8 <configChannel>
    }
    // set LNA gain
    writeReg(RegLna, LNA_RX_GAIN); 
 8005ca6:	2121      	movs	r1, #33	@ 0x21
 8005ca8:	200c      	movs	r0, #12
 8005caa:	f7ff fd0b 	bl	80056c4 <writeReg>
    // set max payload size
    writeReg(LORARegPayloadMaxLength, 64);
 8005cae:	2140      	movs	r1, #64	@ 0x40
 8005cb0:	2023      	movs	r0, #35	@ 0x23
 8005cb2:	f7ff fd07 	bl	80056c4 <writeReg>
    // use inverted I/Q signal (prevent mote-to-mote communication)

    // XXX: use flag to switch on/off inversion
    if (LMIC.noRXIQinversion) {
 8005cb6:	4b26      	ldr	r3, [pc, #152]	@ (8005d50 <rxlora+0xf0>)
 8005cb8:	f893 31a8 	ldrb.w	r3, [r3, #424]	@ 0x1a8
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00b      	beq.n	8005cd8 <rxlora+0x78>
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ) & ~(1<<6));
 8005cc0:	2033      	movs	r0, #51	@ 0x33
 8005cc2:	f7ff fd1c 	bl	80056fe <readReg>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	4619      	mov	r1, r3
 8005cd0:	2033      	movs	r0, #51	@ 0x33
 8005cd2:	f7ff fcf7 	bl	80056c4 <writeReg>
 8005cd6:	e00a      	b.n	8005cee <rxlora+0x8e>
    } else {
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ)|(1<<6));
 8005cd8:	2033      	movs	r0, #51	@ 0x33
 8005cda:	f7ff fd10 	bl	80056fe <readReg>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	2033      	movs	r0, #51	@ 0x33
 8005cea:	f7ff fceb 	bl	80056c4 <writeReg>
    }

    // set symbol timeout (for single rx)
    writeReg(LORARegSymbTimeoutLsb, LMIC.rxsyms);
 8005cee:	4b18      	ldr	r3, [pc, #96]	@ (8005d50 <rxlora+0xf0>)
 8005cf0:	7c1b      	ldrb	r3, [r3, #16]
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	201f      	movs	r0, #31
 8005cf6:	f7ff fce5 	bl	80056c4 <writeReg>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 8005cfa:	2134      	movs	r1, #52	@ 0x34
 8005cfc:	2039      	movs	r0, #57	@ 0x39
 8005cfe:	f7ff fce1 	bl	80056c4 <writeReg>
    
    // configure DIO mapping DIO0=RxDone DIO1=RxTout DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_RXDONE|MAP_DIO1_LORA_RXTOUT|MAP_DIO2_LORA_NOP);
 8005d02:	21c0      	movs	r1, #192	@ 0xc0
 8005d04:	2040      	movs	r0, #64	@ 0x40
 8005d06:	f7ff fcdd 	bl	80056c4 <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 8005d0a:	21ff      	movs	r1, #255	@ 0xff
 8005d0c:	2012      	movs	r0, #18
 8005d0e:	f7ff fcd9 	bl	80056c4 <writeReg>
    // enable required radio IRQs
    writeReg(LORARegIrqFlagsMask, ~rxlorairqmask[rxmode]);
 8005d12:	79fb      	ldrb	r3, [r7, #7]
 8005d14:	4a0f      	ldr	r2, [pc, #60]	@ (8005d54 <rxlora+0xf4>)
 8005d16:	5cd3      	ldrb	r3, [r2, r3]
 8005d18:	43db      	mvns	r3, r3
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	2011      	movs	r0, #17
 8005d20:	f7ff fcd0 	bl	80056c4 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 8005d24:	2000      	movs	r0, #0
 8005d26:	f7fb ff88 	bl	8001c3a <hal_pin_rxtx>

    // now instruct the radio to receive
    if (rxmode == RXMODE_SINGLE) { // single rx
 8005d2a:	79fb      	ldrb	r3, [r7, #7]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d108      	bne.n	8005d42 <rxlora+0xe2>
        hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 8005d30:	4b07      	ldr	r3, [pc, #28]	@ (8005d50 <rxlora+0xf0>)
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7fc f860 	bl	8001dfa <hal_waitUntil>
        opmode(OPMODE_RX_SINGLE);
 8005d3a:	2006      	movs	r0, #6
 8005d3c:	f7ff fd50 	bl	80057e0 <opmode>
    } else { // continous rx (scan or rssi)
        opmode(OPMODE_RX); 
    }
}
 8005d40:	e002      	b.n	8005d48 <rxlora+0xe8>
        opmode(OPMODE_RX); 
 8005d42:	2005      	movs	r0, #5
 8005d44:	f7ff fd4c 	bl	80057e0 <opmode>
}
 8005d48:	bf00      	nop
 8005d4a:	3708      	adds	r7, #8
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	20000218 	.word	0x20000218
 8005d54:	080102b8 	.word	0x080102b8

08005d58 <rxfsk>:

static void rxfsk (u1_t rxmode) {
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	4603      	mov	r3, r0
 8005d60:	71fb      	strb	r3, [r7, #7]
    // only single rx (no continuous scanning, no noise sampling)
    ASSERT( rxmode == RXMODE_SINGLE );
 8005d62:	79fb      	ldrb	r3, [r7, #7]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <rxfsk+0x14>
 8005d68:	f7fc f8fa 	bl	8001f60 <hal_failed>
    // select FSK modem (from sleep mode)
    //writeReg(RegOpMode, 0x00); // (not LoRa)
    opmodeFSK();
 8005d6c:	f7ff fd64 	bl	8005838 <opmodeFSK>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) == 0);
 8005d70:	2001      	movs	r0, #1
 8005d72:	f7ff fcc4 	bl	80056fe <readReg>
 8005d76:	4603      	mov	r3, r0
 8005d78:	b25b      	sxtb	r3, r3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	da01      	bge.n	8005d82 <rxfsk+0x2a>
 8005d7e:	f7fc f8ef 	bl	8001f60 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 8005d82:	2001      	movs	r0, #1
 8005d84:	f7ff fd2c 	bl	80057e0 <opmode>
    // configure frequency
    configChannel();
 8005d88:	f7ff fe16 	bl	80059b8 <configChannel>
    // set LNA gain
    //writeReg(RegLna, 0x20|0x03); // max gain, boost enable
    writeReg(RegLna, LNA_RX_GAIN);
 8005d8c:	2121      	movs	r1, #33	@ 0x21
 8005d8e:	200c      	movs	r0, #12
 8005d90:	f7ff fc98 	bl	80056c4 <writeReg>
    // configure receiver
    writeReg(FSKRegRxConfig, 0x1E); // AFC auto, AGC, trigger on preamble?!?
 8005d94:	211e      	movs	r1, #30
 8005d96:	200d      	movs	r0, #13
 8005d98:	f7ff fc94 	bl	80056c4 <writeReg>
    // set receiver bandwidth
    writeReg(FSKRegRxBw, 0x0B); // 50kHz SSb
 8005d9c:	210b      	movs	r1, #11
 8005d9e:	2012      	movs	r0, #18
 8005da0:	f7ff fc90 	bl	80056c4 <writeReg>
    // set AFC bandwidth
    writeReg(FSKRegAfcBw, 0x12); // 83.3kHz SSB
 8005da4:	2112      	movs	r1, #18
 8005da6:	2013      	movs	r0, #19
 8005da8:	f7ff fc8c 	bl	80056c4 <writeReg>
    // set preamble detection
    writeReg(FSKRegPreambleDetect, 0xAA); // enable, 2 bytes, 10 chip errors
 8005dac:	21aa      	movs	r1, #170	@ 0xaa
 8005dae:	201f      	movs	r0, #31
 8005db0:	f7ff fc88 	bl	80056c4 <writeReg>
    // set sync config
    writeReg(FSKRegSyncConfig, 0x12); // no auto restart, preamble 0xAA, enable, fill FIFO, 3 bytes sync
 8005db4:	2112      	movs	r1, #18
 8005db6:	2027      	movs	r0, #39	@ 0x27
 8005db8:	f7ff fc84 	bl	80056c4 <writeReg>
    // set packet config
    writeReg(FSKRegPacketConfig1, 0xD8); // var-length, whitening, crc, no auto-clear, no adr filter
 8005dbc:	21d8      	movs	r1, #216	@ 0xd8
 8005dbe:	2030      	movs	r0, #48	@ 0x30
 8005dc0:	f7ff fc80 	bl	80056c4 <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40); // packet mode
 8005dc4:	2140      	movs	r1, #64	@ 0x40
 8005dc6:	2031      	movs	r0, #49	@ 0x31
 8005dc8:	f7ff fc7c 	bl	80056c4 <writeReg>
    // set sync value
    writeReg(FSKRegSyncValue1, 0xC1);
 8005dcc:	21c1      	movs	r1, #193	@ 0xc1
 8005dce:	2028      	movs	r0, #40	@ 0x28
 8005dd0:	f7ff fc78 	bl	80056c4 <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 8005dd4:	2194      	movs	r1, #148	@ 0x94
 8005dd6:	2029      	movs	r0, #41	@ 0x29
 8005dd8:	f7ff fc74 	bl	80056c4 <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 8005ddc:	21c1      	movs	r1, #193	@ 0xc1
 8005dde:	202a      	movs	r0, #42	@ 0x2a
 8005de0:	f7ff fc70 	bl	80056c4 <writeReg>
    // set preamble timeout
    writeReg(FSKRegRxTimeout2, 0xFF);//(LMIC.rxsyms+1)/2);
 8005de4:	21ff      	movs	r1, #255	@ 0xff
 8005de6:	2021      	movs	r0, #33	@ 0x21
 8005de8:	f7ff fc6c 	bl	80056c4 <writeReg>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 8005dec:	2102      	movs	r1, #2
 8005dee:	2002      	movs	r0, #2
 8005df0:	f7ff fc68 	bl	80056c4 <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 8005df4:	2180      	movs	r1, #128	@ 0x80
 8005df6:	2003      	movs	r0, #3
 8005df8:	f7ff fc64 	bl	80056c4 <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 8005dfc:	2101      	movs	r1, #1
 8005dfe:	2004      	movs	r0, #4
 8005e00:	f7ff fc60 	bl	80056c4 <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 8005e04:	2199      	movs	r1, #153	@ 0x99
 8005e06:	2005      	movs	r0, #5
 8005e08:	f7ff fc5c 	bl	80056c4 <writeReg>
    
    // configure DIO mapping DIO0=PayloadReady DIO1=NOP DIO2=TimeOut
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TIMEOUT);
 8005e0c:	2138      	movs	r1, #56	@ 0x38
 8005e0e:	2040      	movs	r0, #64	@ 0x40
 8005e10:	f7ff fc58 	bl	80056c4 <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 8005e14:	2000      	movs	r0, #0
 8005e16:	f7fb ff10 	bl	8001c3a <hal_pin_rxtx>
    
    // now instruct the radio to receive
    hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 8005e1a:	4b06      	ldr	r3, [pc, #24]	@ (8005e34 <rxfsk+0xdc>)
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f7fb ffeb 	bl	8001dfa <hal_waitUntil>
    opmode(OPMODE_RX); // no single rx mode available in FSK
 8005e24:	2005      	movs	r0, #5
 8005e26:	f7ff fcdb 	bl	80057e0 <opmode>
}
 8005e2a:	bf00      	nop
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	20000218 	.word	0x20000218

08005e38 <startrx>:

static void startrx (u1_t rxmode) {
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b082      	sub	sp, #8
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	4603      	mov	r3, r0
 8005e40:	71fb      	strb	r3, [r7, #7]
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 8005e42:	2001      	movs	r0, #1
 8005e44:	f7ff fc5b 	bl	80056fe <readReg>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	f003 0307 	and.w	r3, r3, #7
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <startrx+0x1e>
 8005e52:	f7fc f885 	bl	8001f60 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 8005e56:	4b0a      	ldr	r3, [pc, #40]	@ (8005e80 <startrx+0x48>)
 8005e58:	89db      	ldrh	r3, [r3, #14]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7fc f920 	bl	80020a0 <getSf>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d104      	bne.n	8005e70 <startrx+0x38>
        rxfsk(rxmode);
 8005e66:	79fb      	ldrb	r3, [r7, #7]
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7ff ff75 	bl	8005d58 <rxfsk>
    } else { // LoRa modem
        rxlora(rxmode);
    }
    // the radio will go back to STANDBY mode as soon as the RX is finished
    // or timed out, and the corresponding IRQ will inform us about completion.
}
 8005e6e:	e003      	b.n	8005e78 <startrx+0x40>
        rxlora(rxmode);
 8005e70:	79fb      	ldrb	r3, [r7, #7]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7ff fef4 	bl	8005c60 <rxlora>
}
 8005e78:	bf00      	nop
 8005e7a:	3708      	adds	r7, #8
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	20000218 	.word	0x20000218

08005e84 <radio_init>:

// get random seed from wideband noise rssi
void radio_init () {
 8005e84:	b590      	push	{r4, r7, lr}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
    hal_disableIRQs();
 8005e8a:	f7fc f827 	bl	8001edc <hal_disableIRQs>

    // manually reset radio
#ifdef CFG_sx1276_radio
    hal_pin_rst(0); // drive RST pin low
 8005e8e:	2000      	movs	r0, #0
 8005e90:	f7fb feef 	bl	8001c72 <hal_pin_rst>
#else
    hal_pin_rst(1); // drive RST pin high
#endif
    hal_waitUntil(os_getTime()+ms2osticks(1)); // wait >100us
 8005e94:	f7ff fb40 	bl	8005518 <os_getTime>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	3320      	adds	r3, #32
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7fb ffac 	bl	8001dfa <hal_waitUntil>
    hal_pin_rst(2); // configure RST pin floating!
 8005ea2:	2002      	movs	r0, #2
 8005ea4:	f7fb fee5 	bl	8001c72 <hal_pin_rst>
    hal_waitUntil(os_getTime()+ms2osticks(5)); // wait 5ms
 8005ea8:	f7ff fb36 	bl	8005518 <os_getTime>
 8005eac:	4603      	mov	r3, r0
 8005eae:	33a0      	adds	r3, #160	@ 0xa0
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7fb ffa2 	bl	8001dfa <hal_waitUntil>

    opmode(OPMODE_SLEEP);
 8005eb6:	2000      	movs	r0, #0
 8005eb8:	f7ff fc92 	bl	80057e0 <opmode>

    // some sanity checks, e.g., read version number
    u1_t v = readReg(RegVersion);
 8005ebc:	2042      	movs	r0, #66	@ 0x42
 8005ebe:	f7ff fc1e 	bl	80056fe <readReg>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
    ASSERT(v == 0x12 ); 
 8005ec6:	79fb      	ldrb	r3, [r7, #7]
 8005ec8:	2b12      	cmp	r3, #18
 8005eca:	d001      	beq.n	8005ed0 <radio_init+0x4c>
 8005ecc:	f7fc f848 	bl	8001f60 <hal_failed>
    ASSERT(v == 0x22);
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif
    // seed 15-byte randomness via noise rssi
    rxlora(RXMODE_RSSI);
 8005ed0:	2002      	movs	r0, #2
 8005ed2:	f7ff fec5 	bl	8005c60 <rxlora>
    while( (readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX ); // continuous rx
 8005ed6:	bf00      	nop
 8005ed8:	2001      	movs	r0, #1
 8005eda:	f7ff fc10 	bl	80056fe <readReg>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	f003 0307 	and.w	r3, r3, #7
 8005ee4:	2b05      	cmp	r3, #5
 8005ee6:	d1f7      	bne.n	8005ed8 <radio_init+0x54>
    for(int i=1; i<16; i++) {
 8005ee8:	2301      	movs	r3, #1
 8005eea:	60fb      	str	r3, [r7, #12]
 8005eec:	e02c      	b.n	8005f48 <radio_init+0xc4>
        for(int j=0; j<8; j++) {
 8005eee:	2300      	movs	r3, #0
 8005ef0:	60bb      	str	r3, [r7, #8]
 8005ef2:	e023      	b.n	8005f3c <radio_init+0xb8>
            u1_t b; // wait for two non-identical subsequent least-significant bits
            while( (b = readReg(LORARegRssiWideband) & 0x01) == (readReg(LORARegRssiWideband) & 0x01) );
 8005ef4:	bf00      	nop
 8005ef6:	202c      	movs	r0, #44	@ 0x2c
 8005ef8:	f7ff fc01 	bl	80056fe <readReg>
 8005efc:	4603      	mov	r3, r0
 8005efe:	f003 0301 	and.w	r3, r3, #1
 8005f02:	71bb      	strb	r3, [r7, #6]
 8005f04:	79bc      	ldrb	r4, [r7, #6]
 8005f06:	202c      	movs	r0, #44	@ 0x2c
 8005f08:	f7ff fbf9 	bl	80056fe <readReg>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	429c      	cmp	r4, r3
 8005f14:	d0ef      	beq.n	8005ef6 <radio_init+0x72>
            randbuf[i] = (randbuf[i] << 1) | b;
 8005f16:	4a14      	ldr	r2, [pc, #80]	@ (8005f68 <radio_init+0xe4>)
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	781b      	ldrb	r3, [r3, #0]
 8005f1e:	005b      	lsls	r3, r3, #1
 8005f20:	b25a      	sxtb	r2, r3
 8005f22:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	b25b      	sxtb	r3, r3
 8005f2a:	b2d9      	uxtb	r1, r3
 8005f2c:	4a0e      	ldr	r2, [pc, #56]	@ (8005f68 <radio_init+0xe4>)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	4413      	add	r3, r2
 8005f32:	460a      	mov	r2, r1
 8005f34:	701a      	strb	r2, [r3, #0]
        for(int j=0; j<8; j++) {
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	60bb      	str	r3, [r7, #8]
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	2b07      	cmp	r3, #7
 8005f40:	ddd8      	ble.n	8005ef4 <radio_init+0x70>
    for(int i=1; i<16; i++) {
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	3301      	adds	r3, #1
 8005f46:	60fb      	str	r3, [r7, #12]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2b0f      	cmp	r3, #15
 8005f4c:	ddcf      	ble.n	8005eee <radio_init+0x6a>
        }
    }
    randbuf[0] = 16; // set initial index
 8005f4e:	4b06      	ldr	r3, [pc, #24]	@ (8005f68 <radio_init+0xe4>)
 8005f50:	2210      	movs	r2, #16
 8005f52:	701a      	strb	r2, [r3, #0]
    // Launch Rx chain calibration for HF band 
    writeReg(FSKRegImageCal, (readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_MASK)|RF_IMAGECAL_IMAGECAL_START);
    while((readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL_RUNNING) { ; }
#endif /* CFG_sx1276mb1_board */

    opmode(OPMODE_SLEEP);
 8005f54:	2000      	movs	r0, #0
 8005f56:	f7ff fc43 	bl	80057e0 <opmode>

    hal_enableIRQs();
 8005f5a:	f7fb ffcf 	bl	8001efc <hal_enableIRQs>
}
 8005f5e:	bf00      	nop
 8005f60:	3714      	adds	r7, #20
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd90      	pop	{r4, r7, pc}
 8005f66:	bf00      	nop
 8005f68:	20000428 	.word	0x20000428

08005f6c <radio_rand1>:

// return next random byte derived from seed buffer
// (buf[0] holds index of next byte to be returned)
u1_t radio_rand1 () {
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b082      	sub	sp, #8
 8005f70:	af00      	add	r7, sp, #0
    u1_t i = randbuf[0];
 8005f72:	4b10      	ldr	r3, [pc, #64]	@ (8005fb4 <radio_rand1+0x48>)
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	71fb      	strb	r3, [r7, #7]
    ASSERT( i != 0 );
 8005f78:	79fb      	ldrb	r3, [r7, #7]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d101      	bne.n	8005f82 <radio_rand1+0x16>
 8005f7e:	f7fb ffef 	bl	8001f60 <hal_failed>
    if( i==16 ) {
 8005f82:	79fb      	ldrb	r3, [r7, #7]
 8005f84:	2b10      	cmp	r3, #16
 8005f86:	d106      	bne.n	8005f96 <radio_rand1+0x2a>
        os_aes(AES_ENC, randbuf, 16); // encrypt seed with any key
 8005f88:	2210      	movs	r2, #16
 8005f8a:	490a      	ldr	r1, [pc, #40]	@ (8005fb4 <radio_rand1+0x48>)
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	f7fb f8a3 	bl	80010d8 <os_aes>
        i = 0;
 8005f92:	2300      	movs	r3, #0
 8005f94:	71fb      	strb	r3, [r7, #7]
    }
    u1_t v = randbuf[i++];
 8005f96:	79fb      	ldrb	r3, [r7, #7]
 8005f98:	1c5a      	adds	r2, r3, #1
 8005f9a:	71fa      	strb	r2, [r7, #7]
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	4b05      	ldr	r3, [pc, #20]	@ (8005fb4 <radio_rand1+0x48>)
 8005fa0:	5c9b      	ldrb	r3, [r3, r2]
 8005fa2:	71bb      	strb	r3, [r7, #6]
    randbuf[0] = i;
 8005fa4:	4a03      	ldr	r2, [pc, #12]	@ (8005fb4 <radio_rand1+0x48>)
 8005fa6:	79fb      	ldrb	r3, [r7, #7]
 8005fa8:	7013      	strb	r3, [r2, #0]
    return v;
 8005faa:	79bb      	ldrb	r3, [r7, #6]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3708      	adds	r7, #8
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	20000428 	.word	0x20000428

08005fb8 <radio_irq_handler>:
    [SF12] = us2osticks(31189), // (1022 ticks)
};

// called by hal ext IRQ handler
// (radio goes to stanby mode after tx/rx operations)
void radio_irq_handler (u1_t dio) {
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	71fb      	strb	r3, [r7, #7]
    u1_t s = readReg(RegOpMode);
    u1_t c = readReg(LORARegModemConfig2);
    opmode(OPMODE_TX);
    return;
#else /* ! CFG_TxContinuousMode */
    ostime_t now = os_getTime();
 8005fc2:	f7ff faa9 	bl	8005518 <os_getTime>
 8005fc6:	60f8      	str	r0, [r7, #12]
    if( (readReg(RegOpMode) & OPMODE_LORA) != 0) { // LORA modem
 8005fc8:	2001      	movs	r0, #1
 8005fca:	f7ff fb98 	bl	80056fe <readReg>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	b25b      	sxtb	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	da74      	bge.n	80060c0 <radio_irq_handler+0x108>
        u1_t flags = readReg(LORARegIrqFlags);
 8005fd6:	2012      	movs	r0, #18
 8005fd8:	f7ff fb91 	bl	80056fe <readReg>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	727b      	strb	r3, [r7, #9]
        if( flags & IRQ_LORA_TXDONE_MASK ) {
 8005fe0:	7a7b      	ldrb	r3, [r7, #9]
 8005fe2:	f003 0308 	and.w	r3, r3, #8
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d004      	beq.n	8005ff4 <radio_irq_handler+0x3c>
            // save exact tx time
            LMIC.txend = now - us2osticks(43); // TXDONE FIXUP
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	3b01      	subs	r3, #1
 8005fee:	4a59      	ldr	r2, [pc, #356]	@ (8006154 <radio_irq_handler+0x19c>)
 8005ff0:	6013      	str	r3, [r2, #0]
 8005ff2:	e05c      	b.n	80060ae <radio_irq_handler+0xf6>
        } else if( flags & IRQ_LORA_RXDONE_MASK ) {
 8005ff4:	7a7b      	ldrb	r3, [r7, #9]
 8005ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d04f      	beq.n	800609e <radio_irq_handler+0xe6>
            // save exact rx time
            if(getBw(LMIC.rps) == BW125) {
 8005ffe:	4b55      	ldr	r3, [pc, #340]	@ (8006154 <radio_irq_handler+0x19c>)
 8006000:	89db      	ldrh	r3, [r3, #14]
 8006002:	4618      	mov	r0, r3
 8006004:	f7fc f85c 	bl	80020c0 <getBw>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10d      	bne.n	800602a <radio_irq_handler+0x72>
                now -= LORA_RXDONE_FIXUP[getSf(LMIC.rps)];
 800600e:	4b51      	ldr	r3, [pc, #324]	@ (8006154 <radio_irq_handler+0x19c>)
 8006010:	89db      	ldrh	r3, [r3, #14]
 8006012:	4618      	mov	r0, r3
 8006014:	f7fc f844 	bl	80020a0 <getSf>
 8006018:	4603      	mov	r3, r0
 800601a:	461a      	mov	r2, r3
 800601c:	4b4e      	ldr	r3, [pc, #312]	@ (8006158 <radio_irq_handler+0x1a0>)
 800601e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006022:	461a      	mov	r2, r3
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	1a9b      	subs	r3, r3, r2
 8006028:	60fb      	str	r3, [r7, #12]
            }
            LMIC.rxtime = now;
 800602a:	4a4a      	ldr	r2, [pc, #296]	@ (8006154 <radio_irq_handler+0x19c>)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 8006030:	201d      	movs	r0, #29
 8006032:	f7ff fb64 	bl	80056fe <readReg>
 8006036:	4603      	mov	r3, r0
 8006038:	f003 0304 	and.w	r3, r3, #4
 800603c:	2b00      	cmp	r3, #0
 800603e:	d005      	beq.n	800604c <radio_irq_handler+0x94>
                readReg(LORARegPayloadLength) : readReg(LORARegRxNbBytes);
 8006040:	2022      	movs	r0, #34	@ 0x22
 8006042:	f7ff fb5c 	bl	80056fe <readReg>
 8006046:	4603      	mov	r3, r0
 8006048:	461a      	mov	r2, r3
 800604a:	e004      	b.n	8006056 <radio_irq_handler+0x9e>
 800604c:	2013      	movs	r0, #19
 800604e:	f7ff fb56 	bl	80056fe <readReg>
 8006052:	4603      	mov	r3, r0
 8006054:	461a      	mov	r2, r3
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 8006056:	4b3f      	ldr	r3, [pc, #252]	@ (8006154 <radio_irq_handler+0x19c>)
 8006058:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            // set FIFO read address pointer
            writeReg(LORARegFifoAddrPtr, readReg(LORARegFifoRxCurrentAddr)); 
 800605c:	2010      	movs	r0, #16
 800605e:	f7ff fb4e 	bl	80056fe <readReg>
 8006062:	4603      	mov	r3, r0
 8006064:	4619      	mov	r1, r3
 8006066:	200d      	movs	r0, #13
 8006068:	f7ff fb2c 	bl	80056c4 <writeReg>
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 800606c:	4b39      	ldr	r3, [pc, #228]	@ (8006154 <radio_irq_handler+0x19c>)
 800606e:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8006072:	461a      	mov	r2, r3
 8006074:	4939      	ldr	r1, [pc, #228]	@ (800615c <radio_irq_handler+0x1a4>)
 8006076:	2000      	movs	r0, #0
 8006078:	f7ff fb87 	bl	800578a <readBuf>
            // read rx quality parameters
            LMIC.snr  = readReg(LORARegPktSnrValue); // SNR [dB] * 4
 800607c:	2019      	movs	r0, #25
 800607e:	f7ff fb3e 	bl	80056fe <readReg>
 8006082:	4603      	mov	r3, r0
 8006084:	b25a      	sxtb	r2, r3
 8006086:	4b33      	ldr	r3, [pc, #204]	@ (8006154 <radio_irq_handler+0x19c>)
 8006088:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = readReg(LORARegPktRssiValue) - 125 + 64; // RSSI [dBm] (-196...+63)
 800608a:	201a      	movs	r0, #26
 800608c:	f7ff fb37 	bl	80056fe <readReg>
 8006090:	4603      	mov	r3, r0
 8006092:	3b3d      	subs	r3, #61	@ 0x3d
 8006094:	b2db      	uxtb	r3, r3
 8006096:	b25a      	sxtb	r2, r3
 8006098:	4b2e      	ldr	r3, [pc, #184]	@ (8006154 <radio_irq_handler+0x19c>)
 800609a:	731a      	strb	r2, [r3, #12]
 800609c:	e007      	b.n	80060ae <radio_irq_handler+0xf6>
        } else if( flags & IRQ_LORA_RXTOUT_MASK ) {
 800609e:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	da03      	bge.n	80060ae <radio_irq_handler+0xf6>
            // indicate timeout
            LMIC.dataLen = 0;
 80060a6:	4b2b      	ldr	r3, [pc, #172]	@ (8006154 <radio_irq_handler+0x19c>)
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
        }
        // mask all radio IRQs
        writeReg(LORARegIrqFlagsMask, 0xFF);
 80060ae:	21ff      	movs	r1, #255	@ 0xff
 80060b0:	2011      	movs	r0, #17
 80060b2:	f7ff fb07 	bl	80056c4 <writeReg>
        // clear radio IRQ flags
        writeReg(LORARegIrqFlags, 0xFF);
 80060b6:	21ff      	movs	r1, #255	@ 0xff
 80060b8:	2012      	movs	r0, #18
 80060ba:	f7ff fb03 	bl	80056c4 <writeReg>
 80060be:	e03c      	b.n	800613a <radio_irq_handler+0x182>
    } else { // FSK modem
        u1_t flags1 = readReg(FSKRegIrqFlags1);
 80060c0:	203e      	movs	r0, #62	@ 0x3e
 80060c2:	f7ff fb1c 	bl	80056fe <readReg>
 80060c6:	4603      	mov	r3, r0
 80060c8:	72fb      	strb	r3, [r7, #11]
        u1_t flags2 = readReg(FSKRegIrqFlags2);
 80060ca:	203f      	movs	r0, #63	@ 0x3f
 80060cc:	f7ff fb17 	bl	80056fe <readReg>
 80060d0:	4603      	mov	r3, r0
 80060d2:	72bb      	strb	r3, [r7, #10]
        if( flags2 & IRQ_FSK2_PACKETSENT_MASK ) {
 80060d4:	7abb      	ldrb	r3, [r7, #10]
 80060d6:	f003 0308 	and.w	r3, r3, #8
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d003      	beq.n	80060e6 <radio_irq_handler+0x12e>
            // save exact tx time
            LMIC.txend = now;
 80060de:	4a1d      	ldr	r2, [pc, #116]	@ (8006154 <radio_irq_handler+0x19c>)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6013      	str	r3, [r2, #0]
 80060e4:	e029      	b.n	800613a <radio_irq_handler+0x182>
        } else if( flags2 & IRQ_FSK2_PAYLOADREADY_MASK ) {
 80060e6:	7abb      	ldrb	r3, [r7, #10]
 80060e8:	f003 0304 	and.w	r3, r3, #4
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d019      	beq.n	8006124 <radio_irq_handler+0x16c>
            // save exact rx time
            LMIC.rxtime = now;
 80060f0:	4a18      	ldr	r2, [pc, #96]	@ (8006154 <radio_irq_handler+0x19c>)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = readReg(FSKRegPayloadLength);
 80060f6:	2032      	movs	r0, #50	@ 0x32
 80060f8:	f7ff fb01 	bl	80056fe <readReg>
 80060fc:	4603      	mov	r3, r0
 80060fe:	461a      	mov	r2, r3
 8006100:	4b14      	ldr	r3, [pc, #80]	@ (8006154 <radio_irq_handler+0x19c>)
 8006102:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8006106:	4b13      	ldr	r3, [pc, #76]	@ (8006154 <radio_irq_handler+0x19c>)
 8006108:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800610c:	461a      	mov	r2, r3
 800610e:	4913      	ldr	r1, [pc, #76]	@ (800615c <radio_irq_handler+0x1a4>)
 8006110:	2000      	movs	r0, #0
 8006112:	f7ff fb3a 	bl	800578a <readBuf>
            // read rx quality parameters
            LMIC.snr  = 0; // determine snr
 8006116:	4b0f      	ldr	r3, [pc, #60]	@ (8006154 <radio_irq_handler+0x19c>)
 8006118:	2200      	movs	r2, #0
 800611a:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = 0; // determine rssi
 800611c:	4b0d      	ldr	r3, [pc, #52]	@ (8006154 <radio_irq_handler+0x19c>)
 800611e:	2200      	movs	r2, #0
 8006120:	731a      	strb	r2, [r3, #12]
 8006122:	e00a      	b.n	800613a <radio_irq_handler+0x182>
        } else if( flags1 & IRQ_FSK1_TIMEOUT_MASK ) {
 8006124:	7afb      	ldrb	r3, [r7, #11]
 8006126:	f003 0304 	and.w	r3, r3, #4
 800612a:	2b00      	cmp	r3, #0
 800612c:	d004      	beq.n	8006138 <radio_irq_handler+0x180>
            // indicate timeout
            LMIC.dataLen = 0;
 800612e:	4b09      	ldr	r3, [pc, #36]	@ (8006154 <radio_irq_handler+0x19c>)
 8006130:	2200      	movs	r2, #0
 8006132:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8006136:	e000      	b.n	800613a <radio_irq_handler+0x182>
        } else {
            while(1);
 8006138:	e7fe      	b.n	8006138 <radio_irq_handler+0x180>
        }
    }
    // go from stanby to sleep
    opmode(OPMODE_SLEEP);
 800613a:	2000      	movs	r0, #0
 800613c:	f7ff fb50 	bl	80057e0 <opmode>
    // run os job (use preset func ptr)
    os_setCallback(&LMIC.osjob, LMIC.osjob.func);
 8006140:	4b04      	ldr	r3, [pc, #16]	@ (8006154 <radio_irq_handler+0x19c>)
 8006142:	69db      	ldr	r3, [r3, #28]
 8006144:	4619      	mov	r1, r3
 8006146:	4806      	ldr	r0, [pc, #24]	@ (8006160 <radio_irq_handler+0x1a8>)
 8006148:	f7ff fa2a 	bl	80055a0 <os_setCallback>
#endif /* ! CFG_TxContinuousMode */
}
 800614c:	bf00      	nop
 800614e:	3710      	adds	r7, #16
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	20000218 	.word	0x20000218
 8006158:	080102bc 	.word	0x080102bc
 800615c:	20000360 	.word	0x20000360
 8006160:	2000022c 	.word	0x2000022c

08006164 <os_radio>:

void os_radio (u1_t mode) {
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	4603      	mov	r3, r0
 800616c:	71fb      	strb	r3, [r7, #7]
    hal_disableIRQs();
 800616e:	f7fb feb5 	bl	8001edc <hal_disableIRQs>
    switch (mode) {
 8006172:	79fb      	ldrb	r3, [r7, #7]
 8006174:	2b03      	cmp	r3, #3
 8006176:	d81a      	bhi.n	80061ae <os_radio+0x4a>
 8006178:	a201      	add	r2, pc, #4	@ (adr r2, 8006180 <os_radio+0x1c>)
 800617a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617e:	bf00      	nop
 8006180:	08006191 	.word	0x08006191
 8006184:	08006199 	.word	0x08006199
 8006188:	0800619f 	.word	0x0800619f
 800618c:	080061a7 	.word	0x080061a7
      case RADIO_RST:
        // put radio to sleep
        opmode(OPMODE_SLEEP);
 8006190:	2000      	movs	r0, #0
 8006192:	f7ff fb25 	bl	80057e0 <opmode>
        break;
 8006196:	e00a      	b.n	80061ae <os_radio+0x4a>

      case RADIO_TX:
        // transmit frame now
        starttx(); // buf=LMIC.frame, len=LMIC.dataLen
 8006198:	f7ff fd44 	bl	8005c24 <starttx>
        break;
 800619c:	e007      	b.n	80061ae <os_radio+0x4a>
      
      case RADIO_RX:
        // receive frame now (exactly at rxtime)
        startrx(RXMODE_SINGLE); // buf=LMIC.frame, time=LMIC.rxtime, timeout=LMIC.rxsyms
 800619e:	2000      	movs	r0, #0
 80061a0:	f7ff fe4a 	bl	8005e38 <startrx>
        break;
 80061a4:	e003      	b.n	80061ae <os_radio+0x4a>

      case RADIO_RXON:
        // start scanning for beacon now
        startrx(RXMODE_SCAN); // buf=LMIC.frame
 80061a6:	2001      	movs	r0, #1
 80061a8:	f7ff fe46 	bl	8005e38 <startrx>
        break;
 80061ac:	bf00      	nop
    }
    hal_enableIRQs();
 80061ae:	f7fb fea5 	bl	8001efc <hal_enableIRQs>
}
 80061b2:	bf00      	nop
 80061b4:	3708      	adds	r7, #8
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop

080061bc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80061c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006234 <MX_SPI3_Init+0x78>)
 80061c4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80061c6:	4b1a      	ldr	r3, [pc, #104]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061c8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80061cc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80061ce:	4b18      	ldr	r3, [pc, #96]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80061d4:	4b16      	ldr	r3, [pc, #88]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061d6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80061da:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80061dc:	4b14      	ldr	r3, [pc, #80]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061de:	2200      	movs	r2, #0
 80061e0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80061e2:	4b13      	ldr	r3, [pc, #76]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061e4:	2200      	movs	r2, #0
 80061e6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80061e8:	4b11      	ldr	r3, [pc, #68]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061ee:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80061f0:	4b0f      	ldr	r3, [pc, #60]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061f2:	2228      	movs	r2, #40	@ 0x28
 80061f4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80061f6:	4b0e      	ldr	r3, [pc, #56]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80061fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006230 <MX_SPI3_Init+0x74>)
 80061fe:	2200      	movs	r2, #0
 8006200:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006202:	4b0b      	ldr	r3, [pc, #44]	@ (8006230 <MX_SPI3_Init+0x74>)
 8006204:	2200      	movs	r2, #0
 8006206:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8006208:	4b09      	ldr	r3, [pc, #36]	@ (8006230 <MX_SPI3_Init+0x74>)
 800620a:	2207      	movs	r2, #7
 800620c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800620e:	4b08      	ldr	r3, [pc, #32]	@ (8006230 <MX_SPI3_Init+0x74>)
 8006210:	2200      	movs	r2, #0
 8006212:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006214:	4b06      	ldr	r3, [pc, #24]	@ (8006230 <MX_SPI3_Init+0x74>)
 8006216:	2208      	movs	r2, #8
 8006218:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800621a:	4805      	ldr	r0, [pc, #20]	@ (8006230 <MX_SPI3_Init+0x74>)
 800621c:	f006 fd68 	bl	800ccf0 <HAL_SPI_Init>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d001      	beq.n	800622a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8006226:	f7ff f95f 	bl	80054e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800622a:	bf00      	nop
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	20000438 	.word	0x20000438
 8006234:	40003c00 	.word	0x40003c00

08006238 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b08a      	sub	sp, #40	@ 0x28
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006240:	f107 0314 	add.w	r3, r7, #20
 8006244:	2200      	movs	r2, #0
 8006246:	601a      	str	r2, [r3, #0]
 8006248:	605a      	str	r2, [r3, #4]
 800624a:	609a      	str	r2, [r3, #8]
 800624c:	60da      	str	r2, [r3, #12]
 800624e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a1b      	ldr	r2, [pc, #108]	@ (80062c4 <HAL_SPI_MspInit+0x8c>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d12f      	bne.n	80062ba <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800625a:	4b1b      	ldr	r3, [pc, #108]	@ (80062c8 <HAL_SPI_MspInit+0x90>)
 800625c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800625e:	4a1a      	ldr	r2, [pc, #104]	@ (80062c8 <HAL_SPI_MspInit+0x90>)
 8006260:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006264:	6593      	str	r3, [r2, #88]	@ 0x58
 8006266:	4b18      	ldr	r3, [pc, #96]	@ (80062c8 <HAL_SPI_MspInit+0x90>)
 8006268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800626a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800626e:	613b      	str	r3, [r7, #16]
 8006270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006272:	4b15      	ldr	r3, [pc, #84]	@ (80062c8 <HAL_SPI_MspInit+0x90>)
 8006274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006276:	4a14      	ldr	r2, [pc, #80]	@ (80062c8 <HAL_SPI_MspInit+0x90>)
 8006278:	f043 0302 	orr.w	r3, r3, #2
 800627c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800627e:	4b12      	ldr	r3, [pc, #72]	@ (80062c8 <HAL_SPI_MspInit+0x90>)
 8006280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	60fb      	str	r3, [r7, #12]
 8006288:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800628a:	2338      	movs	r3, #56	@ 0x38
 800628c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800628e:	2302      	movs	r3, #2
 8006290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006292:	2300      	movs	r3, #0
 8006294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006296:	2303      	movs	r3, #3
 8006298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800629a:	2306      	movs	r3, #6
 800629c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800629e:	f107 0314 	add.w	r3, r7, #20
 80062a2:	4619      	mov	r1, r3
 80062a4:	4809      	ldr	r0, [pc, #36]	@ (80062cc <HAL_SPI_MspInit+0x94>)
 80062a6:	f004 fb2d 	bl	800a904 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80062aa:	2200      	movs	r2, #0
 80062ac:	2100      	movs	r1, #0
 80062ae:	2033      	movs	r0, #51	@ 0x33
 80062b0:	f004 fab1 	bl	800a816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80062b4:	2033      	movs	r0, #51	@ 0x33
 80062b6:	f004 faca 	bl	800a84e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80062ba:	bf00      	nop
 80062bc:	3728      	adds	r7, #40	@ 0x28
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40003c00 	.word	0x40003c00
 80062c8:	40021000 	.word	0x40021000
 80062cc:	48000400 	.word	0x48000400

080062d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006314 <HAL_MspInit+0x44>)
 80062d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062da:	4a0e      	ldr	r2, [pc, #56]	@ (8006314 <HAL_MspInit+0x44>)
 80062dc:	f043 0301 	orr.w	r3, r3, #1
 80062e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80062e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006314 <HAL_MspInit+0x44>)
 80062e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	607b      	str	r3, [r7, #4]
 80062ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80062ee:	4b09      	ldr	r3, [pc, #36]	@ (8006314 <HAL_MspInit+0x44>)
 80062f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f2:	4a08      	ldr	r2, [pc, #32]	@ (8006314 <HAL_MspInit+0x44>)
 80062f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80062fa:	4b06      	ldr	r3, [pc, #24]	@ (8006314 <HAL_MspInit+0x44>)
 80062fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006302:	603b      	str	r3, [r7, #0]
 8006304:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006306:	bf00      	nop
 8006308:	370c      	adds	r7, #12
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	40021000 	.word	0x40021000

08006318 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006318:	b480      	push	{r7}
 800631a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800631c:	bf00      	nop
 800631e:	e7fd      	b.n	800631c <NMI_Handler+0x4>

08006320 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006320:	b480      	push	{r7}
 8006322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006324:	bf00      	nop
 8006326:	e7fd      	b.n	8006324 <HardFault_Handler+0x4>

08006328 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006328:	b480      	push	{r7}
 800632a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800632c:	bf00      	nop
 800632e:	e7fd      	b.n	800632c <MemManage_Handler+0x4>

08006330 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006330:	b480      	push	{r7}
 8006332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006334:	bf00      	nop
 8006336:	e7fd      	b.n	8006334 <BusFault_Handler+0x4>

08006338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006338:	b480      	push	{r7}
 800633a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800633c:	bf00      	nop
 800633e:	e7fd      	b.n	800633c <UsageFault_Handler+0x4>

08006340 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006340:	b480      	push	{r7}
 8006342:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006344:	bf00      	nop
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr

0800634e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800634e:	b480      	push	{r7}
 8006350:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006352:	bf00      	nop
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800635c:	b480      	push	{r7}
 800635e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006360:	bf00      	nop
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800636e:	f002 fde1 	bl	8008f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006372:	bf00      	nop
 8006374:	bd80      	pop	{r7, pc}
	...

08006378 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800637c:	4802      	ldr	r0, [pc, #8]	@ (8006388 <ADC1_IRQHandler+0x10>)
 800637e:	f003 fa20 	bl	80097c2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8006382:	bf00      	nop
 8006384:	bd80      	pop	{r7, pc}
 8006386:	bf00      	nop
 8006388:	20000098 	.word	0x20000098

0800638c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8006390:	2040      	movs	r0, #64	@ 0x40
 8006392:	f004 fc39 	bl	800ac08 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIO1_Pin);
 8006396:	2080      	movs	r0, #128	@ 0x80
 8006398:	f004 fc36 	bl	800ac08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800639c:	bf00      	nop
 800639e:	bd80      	pop	{r7, pc}

080063a0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80063a4:	4802      	ldr	r0, [pc, #8]	@ (80063b0 <SPI3_IRQHandler+0x10>)
 80063a6:	f006 ff65 	bl	800d274 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80063aa:	bf00      	nop
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	20000438 	.word	0x20000438

080063b4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80063b8:	4802      	ldr	r0, [pc, #8]	@ (80063c4 <TIM6_DAC_IRQHandler+0x10>)
 80063ba:	f007 fa7f 	bl	800d8bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80063be:	bf00      	nop
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	bf00      	nop
 80063c4:	200004a0 	.word	0x200004a0

080063c8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80063cc:	4802      	ldr	r0, [pc, #8]	@ (80063d8 <TIM7_IRQHandler+0x10>)
 80063ce:	f007 fa75 	bl	800d8bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80063d2:	bf00      	nop
 80063d4:	bd80      	pop	{r7, pc}
 80063d6:	bf00      	nop
 80063d8:	200004ec 	.word	0x200004ec

080063dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
  return 1;
 80063e0:	2301      	movs	r3, #1
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <_kill>:

int _kill(int pid, int sig)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80063f6:	f007 fe09 	bl	800e00c <__errno>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2216      	movs	r2, #22
 80063fe:	601a      	str	r2, [r3, #0]
  return -1;
 8006400:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006404:	4618      	mov	r0, r3
 8006406:	3708      	adds	r7, #8
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <_exit>:

void _exit (int status)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b082      	sub	sp, #8
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006414:	f04f 31ff 	mov.w	r1, #4294967295
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f7ff ffe7 	bl	80063ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800641e:	bf00      	nop
 8006420:	e7fd      	b.n	800641e <_exit+0x12>

08006422 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b086      	sub	sp, #24
 8006426:	af00      	add	r7, sp, #0
 8006428:	60f8      	str	r0, [r7, #12]
 800642a:	60b9      	str	r1, [r7, #8]
 800642c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800642e:	2300      	movs	r3, #0
 8006430:	617b      	str	r3, [r7, #20]
 8006432:	e00a      	b.n	800644a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006434:	f3af 8000 	nop.w
 8006438:	4601      	mov	r1, r0
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	1c5a      	adds	r2, r3, #1
 800643e:	60ba      	str	r2, [r7, #8]
 8006440:	b2ca      	uxtb	r2, r1
 8006442:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	3301      	adds	r3, #1
 8006448:	617b      	str	r3, [r7, #20]
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	429a      	cmp	r2, r3
 8006450:	dbf0      	blt.n	8006434 <_read+0x12>
  }

  return len;
 8006452:	687b      	ldr	r3, [r7, #4]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3718      	adds	r7, #24
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b086      	sub	sp, #24
 8006460:	af00      	add	r7, sp, #0
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006468:	2300      	movs	r3, #0
 800646a:	617b      	str	r3, [r7, #20]
 800646c:	e009      	b.n	8006482 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	1c5a      	adds	r2, r3, #1
 8006472:	60ba      	str	r2, [r7, #8]
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	4618      	mov	r0, r3
 8006478:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	3301      	adds	r3, #1
 8006480:	617b      	str	r3, [r7, #20]
 8006482:	697a      	ldr	r2, [r7, #20]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	429a      	cmp	r2, r3
 8006488:	dbf1      	blt.n	800646e <_write+0x12>
  }
  return len;
 800648a:	687b      	ldr	r3, [r7, #4]
}
 800648c:	4618      	mov	r0, r3
 800648e:	3718      	adds	r7, #24
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <_close>:

int _close(int file)
{
 8006494:	b480      	push	{r7}
 8006496:	b083      	sub	sp, #12
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800649c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80064bc:	605a      	str	r2, [r3, #4]
  return 0;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	370c      	adds	r7, #12
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <_isatty>:

int _isatty(int file)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80064d4:	2301      	movs	r3, #1
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	370c      	adds	r7, #12
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr

080064e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80064e2:	b480      	push	{r7}
 80064e4:	b085      	sub	sp, #20
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	60f8      	str	r0, [r7, #12]
 80064ea:	60b9      	str	r1, [r7, #8]
 80064ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3714      	adds	r7, #20
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b086      	sub	sp, #24
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006504:	4a14      	ldr	r2, [pc, #80]	@ (8006558 <_sbrk+0x5c>)
 8006506:	4b15      	ldr	r3, [pc, #84]	@ (800655c <_sbrk+0x60>)
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006510:	4b13      	ldr	r3, [pc, #76]	@ (8006560 <_sbrk+0x64>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d102      	bne.n	800651e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006518:	4b11      	ldr	r3, [pc, #68]	@ (8006560 <_sbrk+0x64>)
 800651a:	4a12      	ldr	r2, [pc, #72]	@ (8006564 <_sbrk+0x68>)
 800651c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800651e:	4b10      	ldr	r3, [pc, #64]	@ (8006560 <_sbrk+0x64>)
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4413      	add	r3, r2
 8006526:	693a      	ldr	r2, [r7, #16]
 8006528:	429a      	cmp	r2, r3
 800652a:	d207      	bcs.n	800653c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800652c:	f007 fd6e 	bl	800e00c <__errno>
 8006530:	4603      	mov	r3, r0
 8006532:	220c      	movs	r2, #12
 8006534:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006536:	f04f 33ff 	mov.w	r3, #4294967295
 800653a:	e009      	b.n	8006550 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800653c:	4b08      	ldr	r3, [pc, #32]	@ (8006560 <_sbrk+0x64>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006542:	4b07      	ldr	r3, [pc, #28]	@ (8006560 <_sbrk+0x64>)
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4413      	add	r3, r2
 800654a:	4a05      	ldr	r2, [pc, #20]	@ (8006560 <_sbrk+0x64>)
 800654c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800654e:	68fb      	ldr	r3, [r7, #12]
}
 8006550:	4618      	mov	r0, r3
 8006552:	3718      	adds	r7, #24
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	20010000 	.word	0x20010000
 800655c:	00000400 	.word	0x00000400
 8006560:	2000049c 	.word	0x2000049c
 8006564:	20000768 	.word	0x20000768

08006568 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8006568:	b480      	push	{r7}
 800656a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800656c:	4b06      	ldr	r3, [pc, #24]	@ (8006588 <SystemInit+0x20>)
 800656e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006572:	4a05      	ldr	r2, [pc, #20]	@ (8006588 <SystemInit+0x20>)
 8006574:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006578:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800657c:	bf00      	nop
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	e000ed00 	.word	0xe000ed00

0800658c <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b084      	sub	sp, #16
 8006590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006592:	1d3b      	adds	r3, r7, #4
 8006594:	2200      	movs	r2, #0
 8006596:	601a      	str	r2, [r3, #0]
 8006598:	605a      	str	r2, [r3, #4]
 800659a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800659c:	4b15      	ldr	r3, [pc, #84]	@ (80065f4 <MX_TIM6_Init+0x68>)
 800659e:	4a16      	ldr	r2, [pc, #88]	@ (80065f8 <MX_TIM6_Init+0x6c>)
 80065a0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1221-1;
 80065a2:	4b14      	ldr	r3, [pc, #80]	@ (80065f4 <MX_TIM6_Init+0x68>)
 80065a4:	f240 42c4 	movw	r2, #1220	@ 0x4c4
 80065a8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065aa:	4b12      	ldr	r3, [pc, #72]	@ (80065f4 <MX_TIM6_Init+0x68>)
 80065ac:	2200      	movs	r2, #0
 80065ae:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65536-1;
 80065b0:	4b10      	ldr	r3, [pc, #64]	@ (80065f4 <MX_TIM6_Init+0x68>)
 80065b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80065b6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80065b8:	4b0e      	ldr	r3, [pc, #56]	@ (80065f4 <MX_TIM6_Init+0x68>)
 80065ba:	2200      	movs	r2, #0
 80065bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80065be:	480d      	ldr	r0, [pc, #52]	@ (80065f4 <MX_TIM6_Init+0x68>)
 80065c0:	f007 f8d0 	bl	800d764 <HAL_TIM_Base_Init>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80065ca:	f7fe ff8d 	bl	80054e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80065ce:	2300      	movs	r3, #0
 80065d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80065d2:	2300      	movs	r3, #0
 80065d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80065d6:	1d3b      	adds	r3, r7, #4
 80065d8:	4619      	mov	r1, r3
 80065da:	4806      	ldr	r0, [pc, #24]	@ (80065f4 <MX_TIM6_Init+0x68>)
 80065dc:	f007 fb0e 	bl	800dbfc <HAL_TIMEx_MasterConfigSynchronization>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80065e6:	f7fe ff7f 	bl	80054e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80065ea:	bf00      	nop
 80065ec:	3710      	adds	r7, #16
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	200004a0 	.word	0x200004a0
 80065f8:	40001000 	.word	0x40001000

080065fc <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006602:	1d3b      	adds	r3, r7, #4
 8006604:	2200      	movs	r2, #0
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	605a      	str	r2, [r3, #4]
 800660a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800660c:	4b15      	ldr	r3, [pc, #84]	@ (8006664 <MX_TIM7_Init+0x68>)
 800660e:	4a16      	ldr	r2, [pc, #88]	@ (8006668 <MX_TIM7_Init+0x6c>)
 8006610:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2500-1;
 8006612:	4b14      	ldr	r3, [pc, #80]	@ (8006664 <MX_TIM7_Init+0x68>)
 8006614:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8006618:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800661a:	4b12      	ldr	r3, [pc, #72]	@ (8006664 <MX_TIM7_Init+0x68>)
 800661c:	2200      	movs	r2, #0
 800661e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8006620:	4b10      	ldr	r3, [pc, #64]	@ (8006664 <MX_TIM7_Init+0x68>)
 8006622:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006626:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006628:	4b0e      	ldr	r3, [pc, #56]	@ (8006664 <MX_TIM7_Init+0x68>)
 800662a:	2200      	movs	r2, #0
 800662c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800662e:	480d      	ldr	r0, [pc, #52]	@ (8006664 <MX_TIM7_Init+0x68>)
 8006630:	f007 f898 	bl	800d764 <HAL_TIM_Base_Init>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800663a:	f7fe ff55 	bl	80054e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800663e:	2300      	movs	r3, #0
 8006640:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006642:	2300      	movs	r3, #0
 8006644:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006646:	1d3b      	adds	r3, r7, #4
 8006648:	4619      	mov	r1, r3
 800664a:	4806      	ldr	r0, [pc, #24]	@ (8006664 <MX_TIM7_Init+0x68>)
 800664c:	f007 fad6 	bl	800dbfc <HAL_TIMEx_MasterConfigSynchronization>
 8006650:	4603      	mov	r3, r0
 8006652:	2b00      	cmp	r3, #0
 8006654:	d001      	beq.n	800665a <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8006656:	f7fe ff47 	bl	80054e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800665a:	bf00      	nop
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	200004ec 	.word	0x200004ec
 8006668:	40001400 	.word	0x40001400

0800666c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a1a      	ldr	r2, [pc, #104]	@ (80066e4 <HAL_TIM_Base_MspInit+0x78>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d114      	bne.n	80066a8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800667e:	4b1a      	ldr	r3, [pc, #104]	@ (80066e8 <HAL_TIM_Base_MspInit+0x7c>)
 8006680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006682:	4a19      	ldr	r2, [pc, #100]	@ (80066e8 <HAL_TIM_Base_MspInit+0x7c>)
 8006684:	f043 0310 	orr.w	r3, r3, #16
 8006688:	6593      	str	r3, [r2, #88]	@ 0x58
 800668a:	4b17      	ldr	r3, [pc, #92]	@ (80066e8 <HAL_TIM_Base_MspInit+0x7c>)
 800668c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800668e:	f003 0310 	and.w	r3, r3, #16
 8006692:	60fb      	str	r3, [r7, #12]
 8006694:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8006696:	2200      	movs	r2, #0
 8006698:	2100      	movs	r1, #0
 800669a:	2036      	movs	r0, #54	@ 0x36
 800669c:	f004 f8bb 	bl	800a816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80066a0:	2036      	movs	r0, #54	@ 0x36
 80066a2:	f004 f8d4 	bl	800a84e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80066a6:	e018      	b.n	80066da <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a0f      	ldr	r2, [pc, #60]	@ (80066ec <HAL_TIM_Base_MspInit+0x80>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d113      	bne.n	80066da <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80066b2:	4b0d      	ldr	r3, [pc, #52]	@ (80066e8 <HAL_TIM_Base_MspInit+0x7c>)
 80066b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066b6:	4a0c      	ldr	r2, [pc, #48]	@ (80066e8 <HAL_TIM_Base_MspInit+0x7c>)
 80066b8:	f043 0320 	orr.w	r3, r3, #32
 80066bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80066be:	4b0a      	ldr	r3, [pc, #40]	@ (80066e8 <HAL_TIM_Base_MspInit+0x7c>)
 80066c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066c2:	f003 0320 	and.w	r3, r3, #32
 80066c6:	60bb      	str	r3, [r7, #8]
 80066c8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80066ca:	2200      	movs	r2, #0
 80066cc:	2100      	movs	r1, #0
 80066ce:	2037      	movs	r0, #55	@ 0x37
 80066d0:	f004 f8a1 	bl	800a816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80066d4:	2037      	movs	r0, #55	@ 0x37
 80066d6:	f004 f8ba 	bl	800a84e <HAL_NVIC_EnableIRQ>
}
 80066da:	bf00      	nop
 80066dc:	3710      	adds	r7, #16
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	40001000 	.word	0x40001000
 80066e8:	40021000 	.word	0x40021000
 80066ec:	40001400 	.word	0x40001400

080066f0 <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
* verify the sensor and also calibrates the sensor
* As this API is the entry point, call this API before using other APIs.
*/
int8_t bme68x_init(struct bme68x_dev *dev)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = bme68x_soft_reset(dev);
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 f901 	bl	8006900 <bme68x_soft_reset>
 80066fe:	4603      	mov	r3, r0
 8006700:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 8006702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d120      	bne.n	800674c <bme68x_init+0x5c>
    {
        rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 800670a:	6879      	ldr	r1, [r7, #4]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	20d0      	movs	r0, #208	@ 0xd0
 8006712:	f000 f8b1 	bl	8006878 <bme68x_get_regs>
 8006716:	4603      	mov	r3, r0
 8006718:	73fb      	strb	r3, [r7, #15]
        if (rslt == BME68X_OK)
 800671a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d114      	bne.n	800674c <bme68x_init+0x5c>
        {
            if (dev->chip_id == BME68X_CHIP_ID)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	2b61      	cmp	r3, #97	@ 0x61
 8006728:	d10e      	bne.n	8006748 <bme68x_init+0x58>
            {
                /* Read Variant ID */
                rslt = read_variant_id(dev);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f002 f84c 	bl	80087c8 <read_variant_id>
 8006730:	4603      	mov	r3, r0
 8006732:	73fb      	strb	r3, [r7, #15]

                if (rslt == BME68X_OK)
 8006734:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d107      	bne.n	800674c <bme68x_init+0x5c>
                {
                    /* Get the Calibration data */
                    rslt = get_calib_data(dev);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f001 ff3f 	bl	80085c0 <get_calib_data>
 8006742:	4603      	mov	r3, r0
 8006744:	73fb      	strb	r3, [r7, #15]
 8006746:	e001      	b.n	800674c <bme68x_init+0x5c>
                }
            }
            else
            {
                rslt = BME68X_E_DEV_NOT_FOUND;
 8006748:	23fd      	movs	r3, #253	@ 0xfd
 800674a:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800674c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8006758:	b5b0      	push	{r4, r5, r7, lr}
 800675a:	b08a      	sub	sp, #40	@ 0x28
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
 8006764:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 8006766:	2300      	movs	r3, #0
 8006768:	613b      	str	r3, [r7, #16]
 800676a:	f107 0314 	add.w	r3, r7, #20
 800676e:	2200      	movs	r2, #0
 8006770:	601a      	str	r2, [r3, #0]
 8006772:	605a      	str	r2, [r3, #4]
 8006774:	609a      	str	r2, [r3, #8]
 8006776:	60da      	str	r2, [r3, #12]
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8006778:	6838      	ldr	r0, [r7, #0]
 800677a:	f001 fcfb 	bl	8008174 <null_ptr_check>
 800677e:	4603      	mov	r3, r0
 8006780:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 8006784:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006788:	2b00      	cmp	r3, #0
 800678a:	d16c      	bne.n	8006866 <bme68x_set_regs+0x10e>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d069      	beq.n	8006866 <bme68x_set_regs+0x10e>
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d066      	beq.n	8006866 <bme68x_set_regs+0x10e>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d05d      	beq.n	800685a <bme68x_set_regs+0x102>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2b0a      	cmp	r3, #10
 80067a2:	d85a      	bhi.n	800685a <bme68x_set_regs+0x102>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 80067a4:	2300      	movs	r3, #0
 80067a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80067a8:	e034      	b.n	8006814 <bme68x_set_regs+0xbc>
            {
                if (dev->intf == BME68X_SPI_INTF)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	7b1b      	ldrb	r3, [r3, #12]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d118      	bne.n	80067e4 <bme68x_set_regs+0x8c>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 80067b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	4413      	add	r3, r2
 80067b8:	781b      	ldrb	r3, [r3, #0]
 80067ba:	6839      	ldr	r1, [r7, #0]
 80067bc:	4618      	mov	r0, r3
 80067be:	f001 fc18 	bl	8007ff2 <set_mem_page>
 80067c2:	4603      	mov	r3, r0
 80067c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 80067c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	4413      	add	r3, r2
 80067ce:	781a      	ldrb	r2, [r3, #0]
 80067d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067d2:	005b      	lsls	r3, r3, #1
 80067d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80067d8:	b2d2      	uxtb	r2, r2
 80067da:	3328      	adds	r3, #40	@ 0x28
 80067dc:	443b      	add	r3, r7
 80067de:	f803 2c18 	strb.w	r2, [r3, #-24]
 80067e2:	e009      	b.n	80067f8 <bme68x_set_regs+0xa0>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 80067e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	441a      	add	r2, r3
 80067ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067ec:	005b      	lsls	r3, r3, #1
 80067ee:	7812      	ldrb	r2, [r2, #0]
 80067f0:	3328      	adds	r3, #40	@ 0x28
 80067f2:	443b      	add	r3, r7
 80067f4:	f803 2c18 	strb.w	r2, [r3, #-24]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 80067f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	441a      	add	r2, r3
 80067fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006800:	005b      	lsls	r3, r3, #1
 8006802:	3301      	adds	r3, #1
 8006804:	7812      	ldrb	r2, [r2, #0]
 8006806:	3328      	adds	r3, #40	@ 0x28
 8006808:	443b      	add	r3, r7
 800680a:	f803 2c18 	strb.w	r2, [r3, #-24]
            for (index = 0; index < len; index++)
 800680e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006810:	3301      	adds	r3, #1
 8006812:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006814:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	429a      	cmp	r2, r3
 800681a:	d8c6      	bhi.n	80067aa <bme68x_set_regs+0x52>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 800681c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006820:	2b00      	cmp	r3, #0
 8006822:	d11e      	bne.n	8006862 <bme68x_set_regs+0x10a>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8006828:	7c38      	ldrb	r0, [r7, #16]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	005b      	lsls	r3, r3, #1
 800682e:	1e5a      	subs	r2, r3, #1
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	685d      	ldr	r5, [r3, #4]
 8006834:	f107 0310 	add.w	r3, r7, #16
 8006838:	1c59      	adds	r1, r3, #1
 800683a:	462b      	mov	r3, r5
 800683c:	47a0      	blx	r4
 800683e:	4603      	mov	r3, r0
 8006840:	461a      	mov	r2, r3
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800684e:	2b00      	cmp	r3, #0
 8006850:	d007      	beq.n	8006862 <bme68x_set_regs+0x10a>
                {
                    rslt = BME68X_E_COM_FAIL;
 8006852:	23fe      	movs	r3, #254	@ 0xfe
 8006854:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if (rslt == BME68X_OK)
 8006858:	e003      	b.n	8006862 <bme68x_set_regs+0x10a>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 800685a:	23fc      	movs	r3, #252	@ 0xfc
 800685c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8006860:	e004      	b.n	800686c <bme68x_set_regs+0x114>
            if (rslt == BME68X_OK)
 8006862:	bf00      	nop
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8006864:	e002      	b.n	800686c <bme68x_set_regs+0x114>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8006866:	23ff      	movs	r3, #255	@ 0xff
 8006868:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 800686c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8006870:	4618      	mov	r0, r3
 8006872:	3728      	adds	r7, #40	@ 0x28
 8006874:	46bd      	mov	sp, r7
 8006876:	bdb0      	pop	{r4, r5, r7, pc}

08006878 <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8006878:	b590      	push	{r4, r7, lr}
 800687a:	b087      	sub	sp, #28
 800687c:	af00      	add	r7, sp, #0
 800687e:	60b9      	str	r1, [r7, #8]
 8006880:	607a      	str	r2, [r7, #4]
 8006882:	603b      	str	r3, [r7, #0]
 8006884:	4603      	mov	r3, r0
 8006886:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8006888:	6838      	ldr	r0, [r7, #0]
 800688a:	f001 fc73 	bl	8008174 <null_ptr_check>
 800688e:	4603      	mov	r3, r0
 8006890:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BME68X_OK) && reg_data)
 8006892:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d12a      	bne.n	80068f0 <bme68x_get_regs+0x78>
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d027      	beq.n	80068f0 <bme68x_get_regs+0x78>
    {
        if (dev->intf == BME68X_SPI_INTF)
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	7b1b      	ldrb	r3, [r3, #12]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d10e      	bne.n	80068c6 <bme68x_get_regs+0x4e>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
 80068aa:	6839      	ldr	r1, [r7, #0]
 80068ac:	4618      	mov	r0, r3
 80068ae:	f001 fba0 	bl	8007ff2 <set_mem_page>
 80068b2:	4603      	mov	r3, r0
 80068b4:	75fb      	strb	r3, [r7, #23]
            if (rslt == BME68X_OK)
 80068b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d103      	bne.n	80068c6 <bme68x_get_regs+0x4e>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 80068be:	7bfb      	ldrb	r3, [r7, #15]
 80068c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80068c4:	73fb      	strb	r3, [r7, #15]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	7bf8      	ldrb	r0, [r7, #15]
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	68b9      	ldr	r1, [r7, #8]
 80068d4:	47a0      	blx	r4
 80068d6:	4603      	mov	r3, r0
 80068d8:	461a      	mov	r2, r3
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d004      	beq.n	80068f4 <bme68x_get_regs+0x7c>
        {
            rslt = BME68X_E_COM_FAIL;
 80068ea:	23fe      	movs	r3, #254	@ 0xfe
 80068ec:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != 0)
 80068ee:	e001      	b.n	80068f4 <bme68x_get_regs+0x7c>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80068f0:	23ff      	movs	r3, #255	@ 0xff
 80068f2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80068f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	371c      	adds	r7, #28
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd90      	pop	{r4, r7, pc}

08006900 <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 8006908:	23e0      	movs	r3, #224	@ 0xe0
 800690a:	73bb      	strb	r3, [r7, #14]

    /* 0xb6 is the soft reset command */
    uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 800690c:	23b6      	movs	r3, #182	@ 0xb6
 800690e:	737b      	strb	r3, [r7, #13]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f001 fc2f 	bl	8008174 <null_ptr_check>
 8006916:	4603      	mov	r3, r0
 8006918:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 800691a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d12b      	bne.n	800697a <bme68x_soft_reset+0x7a>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	7b1b      	ldrb	r3, [r3, #12]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d104      	bne.n	8006934 <bme68x_soft_reset+0x34>
        {
            rslt = get_mem_page(dev);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f001 fbc6 	bl	80080bc <get_mem_page>
 8006930:	4603      	mov	r3, r0
 8006932:	73fb      	strb	r3, [r7, #15]
        }

        /* Reset the device */
        if (rslt == BME68X_OK)
 8006934:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d11e      	bne.n	800697a <bme68x_soft_reset+0x7a>
        {
            rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800693c:	f107 010d 	add.w	r1, r7, #13
 8006940:	f107 000e 	add.w	r0, r7, #14
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f7ff ff06 	bl	8006758 <bme68x_set_regs>
 800694c:	4603      	mov	r3, r0
 800694e:	73fb      	strb	r3, [r7, #15]

            /* Wait for 5ms */
            dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	6852      	ldr	r2, [r2, #4]
 8006958:	4611      	mov	r1, r2
 800695a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800695e:	4798      	blx	r3
            if (rslt == BME68X_OK)
 8006960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d108      	bne.n	800697a <bme68x_soft_reset+0x7a>
            {
                /* After reset get the memory page */
                if (dev->intf == BME68X_SPI_INTF)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	7b1b      	ldrb	r3, [r3, #12]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d104      	bne.n	800697a <bme68x_soft_reset+0x7a>
                {
                    rslt = get_mem_page(dev);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f001 fba3 	bl	80080bc <get_mem_page>
 8006976:	4603      	mov	r3, r0
 8006978:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 800697a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800697e:	4618      	mov	r0, r3
 8006980:	3710      	adds	r7, #16
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
	...

08006988 <bme68x_set_conf>:

/*
 * @brief This API is used to set the oversampling, filter and odr configuration
 */
int8_t bme68x_set_conf(struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b088      	sub	sp, #32
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t odr20 = 0, odr3 = 1;
 8006992:	2300      	movs	r3, #0
 8006994:	77bb      	strb	r3, [r7, #30]
 8006996:	2301      	movs	r3, #1
 8006998:	777b      	strb	r3, [r7, #29]
    uint8_t current_op_mode;

    /* Register data starting from BME68X_REG_CTRL_GAS_1(0x71) up to BME68X_REG_CONFIG(0x75) */
    uint8_t reg_array[BME68X_LEN_CONFIG] = { 0x71, 0x72, 0x73, 0x74, 0x75 };
 800699a:	4a7c      	ldr	r2, [pc, #496]	@ (8006b8c <bme68x_set_conf+0x204>)
 800699c:	f107 0314 	add.w	r3, r7, #20
 80069a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80069a4:	6018      	str	r0, [r3, #0]
 80069a6:	3304      	adds	r3, #4
 80069a8:	7019      	strb	r1, [r3, #0]
    uint8_t data_array[BME68X_LEN_CONFIG] = { 0 };
 80069aa:	2300      	movs	r3, #0
 80069ac:	60fb      	str	r3, [r7, #12]
 80069ae:	2300      	movs	r3, #0
 80069b0:	743b      	strb	r3, [r7, #16]

    rslt = bme68x_get_op_mode(&current_op_mode, dev);
 80069b2:	f107 031c 	add.w	r3, r7, #28
 80069b6:	6839      	ldr	r1, [r7, #0]
 80069b8:	4618      	mov	r0, r3
 80069ba:	f000 f94a 	bl	8006c52 <bme68x_get_op_mode>
 80069be:	4603      	mov	r3, r0
 80069c0:	77fb      	strb	r3, [r7, #31]
    if (rslt == BME68X_OK)
 80069c2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d105      	bne.n	80069d6 <bme68x_set_conf+0x4e>
    {
        /* Configure only in the sleep mode */
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 80069ca:	6839      	ldr	r1, [r7, #0]
 80069cc:	2000      	movs	r0, #0
 80069ce:	f000 f8df 	bl	8006b90 <bme68x_set_op_mode>
 80069d2:	4603      	mov	r3, r0
 80069d4:	77fb      	strb	r3, [r7, #31]
    }

    if (conf == NULL)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d102      	bne.n	80069e2 <bme68x_set_conf+0x5a>
    {
        rslt = BME68X_E_NULL_PTR;
 80069dc:	23ff      	movs	r3, #255	@ 0xff
 80069de:	77fb      	strb	r3, [r7, #31]
 80069e0:	e0b2      	b.n	8006b48 <bme68x_set_conf+0x1c0>
    }
    else if (rslt == BME68X_OK)
 80069e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	f040 80ae 	bne.w	8006b48 <bme68x_set_conf+0x1c0>
    {
        /* Read the whole configuration and write it back once later */
        rslt = bme68x_get_regs(reg_array[0], data_array, BME68X_LEN_CONFIG, dev);
 80069ec:	7d38      	ldrb	r0, [r7, #20]
 80069ee:	f107 010c 	add.w	r1, r7, #12
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	2205      	movs	r2, #5
 80069f6:	f7ff ff3f 	bl	8006878 <bme68x_get_regs>
 80069fa:	4603      	mov	r3, r0
 80069fc:	77fb      	strb	r3, [r7, #31]
        dev->info_msg = BME68X_OK;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (rslt == BME68X_OK)
 8006a06:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d108      	bne.n	8006a20 <bme68x_set_conf+0x98>
        {
            rslt = boundary_check(&conf->filter, BME68X_FILTER_SIZE_127, dev);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	3303      	adds	r3, #3
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	2107      	movs	r1, #7
 8006a16:	4618      	mov	r0, r3
 8006a18:	f001 fb7f 	bl	800811a <boundary_check>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8006a20:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d108      	bne.n	8006a3a <bme68x_set_conf+0xb2>
        {
            rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	683a      	ldr	r2, [r7, #0]
 8006a2e:	2105      	movs	r1, #5
 8006a30:	4618      	mov	r0, r3
 8006a32:	f001 fb72 	bl	800811a <boundary_check>
 8006a36:	4603      	mov	r3, r0
 8006a38:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8006a3a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d108      	bne.n	8006a54 <bme68x_set_conf+0xcc>
        {
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	3302      	adds	r3, #2
 8006a46:	683a      	ldr	r2, [r7, #0]
 8006a48:	2105      	movs	r1, #5
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f001 fb65 	bl	800811a <boundary_check>
 8006a50:	4603      	mov	r3, r0
 8006a52:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8006a54:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d107      	bne.n	8006a6c <bme68x_set_conf+0xe4>
        {
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	683a      	ldr	r2, [r7, #0]
 8006a60:	2105      	movs	r1, #5
 8006a62:	4618      	mov	r0, r3
 8006a64:	f001 fb59 	bl	800811a <boundary_check>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8006a6c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d108      	bne.n	8006a86 <bme68x_set_conf+0xfe>
        {
            rslt = boundary_check(&conf->odr, BME68X_ODR_NONE, dev);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	3304      	adds	r3, #4
 8006a78:	683a      	ldr	r2, [r7, #0]
 8006a7a:	2108      	movs	r1, #8
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f001 fb4c 	bl	800811a <boundary_check>
 8006a82:	4603      	mov	r3, r0
 8006a84:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8006a86:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d15c      	bne.n	8006b48 <bme68x_set_conf+0x1c0>
        {
            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_FILTER, conf->filter);
 8006a8e:	7c3b      	ldrb	r3, [r7, #16]
 8006a90:	b25b      	sxtb	r3, r3
 8006a92:	f023 031c 	bic.w	r3, r3, #28
 8006a96:	b25a      	sxtb	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	78db      	ldrb	r3, [r3, #3]
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	b25b      	sxtb	r3, r3
 8006aa0:	f003 031c 	and.w	r3, r3, #28
 8006aa4:	b25b      	sxtb	r3, r3
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	b25b      	sxtb	r3, r3
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	743b      	strb	r3, [r7, #16]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OST, conf->os_temp);
 8006aae:	7bfb      	ldrb	r3, [r7, #15]
 8006ab0:	b25b      	sxtb	r3, r3
 8006ab2:	f003 031f 	and.w	r3, r3, #31
 8006ab6:	b25a      	sxtb	r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	785b      	ldrb	r3, [r3, #1]
 8006abc:	015b      	lsls	r3, r3, #5
 8006abe:	b25b      	sxtb	r3, r3
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	b25b      	sxtb	r3, r3
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	73fb      	strb	r3, [r7, #15]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OSP, conf->os_pres);
 8006ac8:	7bfb      	ldrb	r3, [r7, #15]
 8006aca:	b25b      	sxtb	r3, r3
 8006acc:	f023 031c 	bic.w	r3, r3, #28
 8006ad0:	b25a      	sxtb	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	789b      	ldrb	r3, [r3, #2]
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	b25b      	sxtb	r3, r3
 8006ada:	f003 031c 	and.w	r3, r3, #28
 8006ade:	b25b      	sxtb	r3, r3
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	b25b      	sxtb	r3, r3
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	73fb      	strb	r3, [r7, #15]
            data_array[1] = BME68X_SET_BITS_POS_0(data_array[1], BME68X_OSH, conf->os_hum);
 8006ae8:	7b7b      	ldrb	r3, [r7, #13]
 8006aea:	b25b      	sxtb	r3, r3
 8006aec:	f023 0307 	bic.w	r3, r3, #7
 8006af0:	b25a      	sxtb	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	b25b      	sxtb	r3, r3
 8006af8:	f003 0307 	and.w	r3, r3, #7
 8006afc:	b25b      	sxtb	r3, r3
 8006afe:	4313      	orrs	r3, r2
 8006b00:	b25b      	sxtb	r3, r3
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	737b      	strb	r3, [r7, #13]
            if (conf->odr != BME68X_ODR_NONE)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	791b      	ldrb	r3, [r3, #4]
 8006b0a:	2b08      	cmp	r3, #8
 8006b0c:	d004      	beq.n	8006b18 <bme68x_set_conf+0x190>
            {
                odr20 = conf->odr;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	791b      	ldrb	r3, [r3, #4]
 8006b12:	77bb      	strb	r3, [r7, #30]
                odr3 = 0;
 8006b14:	2300      	movs	r3, #0
 8006b16:	777b      	strb	r3, [r7, #29]
            }

            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_ODR20, odr20);
 8006b18:	7c3b      	ldrb	r3, [r7, #16]
 8006b1a:	b25b      	sxtb	r3, r3
 8006b1c:	f003 031f 	and.w	r3, r3, #31
 8006b20:	b25a      	sxtb	r2, r3
 8006b22:	7fbb      	ldrb	r3, [r7, #30]
 8006b24:	015b      	lsls	r3, r3, #5
 8006b26:	b25b      	sxtb	r3, r3
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	b25b      	sxtb	r3, r3
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	743b      	strb	r3, [r7, #16]
            data_array[0] = BME68X_SET_BITS(data_array[0], BME68X_ODR3, odr3);
 8006b30:	7b3b      	ldrb	r3, [r7, #12]
 8006b32:	b25b      	sxtb	r3, r3
 8006b34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b38:	b25a      	sxtb	r2, r3
 8006b3a:	7f7b      	ldrb	r3, [r7, #29]
 8006b3c:	01db      	lsls	r3, r3, #7
 8006b3e:	b25b      	sxtb	r3, r3
 8006b40:	4313      	orrs	r3, r2
 8006b42:	b25b      	sxtb	r3, r3
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	733b      	strb	r3, [r7, #12]
        }
    }

    if (rslt == BME68X_OK)
 8006b48:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d109      	bne.n	8006b64 <bme68x_set_conf+0x1dc>
    {
        rslt = bme68x_set_regs(reg_array, data_array, BME68X_LEN_CONFIG, dev);
 8006b50:	f107 010c 	add.w	r1, r7, #12
 8006b54:	f107 0014 	add.w	r0, r7, #20
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	2205      	movs	r2, #5
 8006b5c:	f7ff fdfc 	bl	8006758 <bme68x_set_regs>
 8006b60:	4603      	mov	r3, r0
 8006b62:	77fb      	strb	r3, [r7, #31]
    }

    if ((current_op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8006b64:	7f3b      	ldrb	r3, [r7, #28]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00a      	beq.n	8006b80 <bme68x_set_conf+0x1f8>
 8006b6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d106      	bne.n	8006b80 <bme68x_set_conf+0x1f8>
    {
        rslt = bme68x_set_op_mode(current_op_mode, dev);
 8006b72:	7f3b      	ldrb	r3, [r7, #28]
 8006b74:	6839      	ldr	r1, [r7, #0]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f000 f80a 	bl	8006b90 <bme68x_set_op_mode>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8006b80:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3720      	adds	r7, #32
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	0800f028 	.word	0x0800f028

08006b90 <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	4603      	mov	r3, r0
 8006b98:	6039      	str	r1, [r7, #0]
 8006b9a:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t tmp_pow_mode;
    uint8_t pow_mode = 0;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	73bb      	strb	r3, [r7, #14]
    uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 8006ba0:	2374      	movs	r3, #116	@ 0x74
 8006ba2:	733b      	strb	r3, [r7, #12]

    /* Call until in sleep */
    do
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 8006ba4:	f107 010d 	add.w	r1, r7, #13
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	2201      	movs	r2, #1
 8006bac:	2074      	movs	r0, #116	@ 0x74
 8006bae:	f7ff fe63 	bl	8006878 <bme68x_get_regs>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	73fb      	strb	r3, [r7, #15]
        if (rslt == BME68X_OK)
 8006bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d11d      	bne.n	8006bfa <bme68x_set_op_mode+0x6a>
        {
            /* Put to sleep before changing mode */
            pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 8006bbe:	7b7b      	ldrb	r3, [r7, #13]
 8006bc0:	f003 0303 	and.w	r3, r3, #3
 8006bc4:	73bb      	strb	r3, [r7, #14]
            if (pow_mode != BME68X_SLEEP_MODE)
 8006bc6:	7bbb      	ldrb	r3, [r7, #14]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d016      	beq.n	8006bfa <bme68x_set_op_mode+0x6a>
            {
                tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 8006bcc:	7b7b      	ldrb	r3, [r7, #13]
 8006bce:	f023 0303 	bic.w	r3, r3, #3
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	737b      	strb	r3, [r7, #13]
                rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8006bd6:	f107 010d 	add.w	r1, r7, #13
 8006bda:	f107 000c 	add.w	r0, r7, #12
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f7ff fdb9 	bl	8006758 <bme68x_set_regs>
 8006be6:	4603      	mov	r3, r0
 8006be8:	73fb      	strb	r3, [r7, #15]
                dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006bee:	683a      	ldr	r2, [r7, #0]
 8006bf0:	6852      	ldr	r2, [r2, #4]
 8006bf2:	4611      	mov	r1, r2
 8006bf4:	f242 7010 	movw	r0, #10000	@ 0x2710
 8006bf8:	4798      	blx	r3
            }
        }
    } while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 8006bfa:	7bbb      	ldrb	r3, [r7, #14]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d003      	beq.n	8006c08 <bme68x_set_op_mode+0x78>
 8006c00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d0cd      	beq.n	8006ba4 <bme68x_set_op_mode+0x14>

    /* Already in sleep */
    if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8006c08:	79fb      	ldrb	r3, [r7, #7]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d01b      	beq.n	8006c46 <bme68x_set_op_mode+0xb6>
 8006c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d117      	bne.n	8006c46 <bme68x_set_op_mode+0xb6>
    {
        tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK) | (op_mode & BME68X_MODE_MSK);
 8006c16:	7b7b      	ldrb	r3, [r7, #13]
 8006c18:	b25b      	sxtb	r3, r3
 8006c1a:	f023 0303 	bic.w	r3, r3, #3
 8006c1e:	b25a      	sxtb	r2, r3
 8006c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c24:	f003 0303 	and.w	r3, r3, #3
 8006c28:	b25b      	sxtb	r3, r3
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	b25b      	sxtb	r3, r3
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	737b      	strb	r3, [r7, #13]
        rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8006c32:	f107 010d 	add.w	r1, r7, #13
 8006c36:	f107 000c 	add.w	r0, r7, #12
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f7ff fd8b 	bl	8006758 <bme68x_set_regs>
 8006c42:	4603      	mov	r3, r0
 8006c44:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3710      	adds	r7, #16
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <bme68x_get_op_mode>:

/*
 * @brief This API is used to get the operation mode of the sensor.
 */
int8_t bme68x_get_op_mode(uint8_t *op_mode, struct bme68x_dev *dev)
{
 8006c52:	b580      	push	{r7, lr}
 8006c54:	b084      	sub	sp, #16
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
 8006c5a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t mode;

    if (op_mode)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00f      	beq.n	8006c82 <bme68x_get_op_mode+0x30>
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &mode, 1, dev);
 8006c62:	f107 010e 	add.w	r1, r7, #14
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	2074      	movs	r0, #116	@ 0x74
 8006c6c:	f7ff fe04 	bl	8006878 <bme68x_get_regs>
 8006c70:	4603      	mov	r3, r0
 8006c72:	73fb      	strb	r3, [r7, #15]

        /* Masking the other register bit info*/
        *op_mode = mode & BME68X_MODE_MSK;
 8006c74:	7bbb      	ldrb	r3, [r7, #14]
 8006c76:	f003 0303 	and.w	r3, r3, #3
 8006c7a:	b2da      	uxtb	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	701a      	strb	r2, [r3, #0]
 8006c80:	e001      	b.n	8006c86 <bme68x_get_op_mode+0x34>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8006c82:	23ff      	movs	r3, #255	@ 0xff
 8006c84:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8006c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
	...

08006c94 <bme68x_get_meas_dur>:

/*
 * @brief This API is used to get the remaining duration that can be used for heating.
 */
uint32_t bme68x_get_meas_dur(const uint8_t op_mode, struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b08a      	sub	sp, #40	@ 0x28
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	60b9      	str	r1, [r7, #8]
 8006c9e:	607a      	str	r2, [r7, #4]
 8006ca0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t meas_dur = 0; /* Calculate in us */
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	623b      	str	r3, [r7, #32]
    uint32_t meas_cycles;
    uint8_t os_to_meas_cycles[6] = { 0, 1, 2, 4, 8, 16 };
 8006ca6:	4a34      	ldr	r2, [pc, #208]	@ (8006d78 <bme68x_get_meas_dur+0xe4>)
 8006ca8:	f107 0314 	add.w	r3, r7, #20
 8006cac:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006cb0:	6018      	str	r0, [r3, #0]
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	8019      	strh	r1, [r3, #0]

    if (conf != NULL)
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d058      	beq.n	8006d6e <bme68x_get_meas_dur+0xda>
    {
        /* Boundary check for temperature oversampling */
        rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	687a      	ldr	r2, [r7, #4]
 8006cc2:	2105      	movs	r1, #5
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f001 fa28 	bl	800811a <boundary_check>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME68X_OK)
 8006cd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d109      	bne.n	8006cec <bme68x_get_meas_dur+0x58>
        {
            /* Boundary check for pressure oversampling */
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	3302      	adds	r3, #2
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	2105      	movs	r1, #5
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f001 fa1a 	bl	800811a <boundary_check>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 8006cec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d108      	bne.n	8006d06 <bme68x_get_meas_dur+0x72>
        {
            /* Boundary check for humidity oversampling */
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	2105      	movs	r1, #5
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f001 fa0d 	bl	800811a <boundary_check>
 8006d00:	4603      	mov	r3, r0
 8006d02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 8006d06:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d12f      	bne.n	8006d6e <bme68x_get_meas_dur+0xda>
        {
            meas_cycles = os_to_meas_cycles[conf->os_temp];
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	785b      	ldrb	r3, [r3, #1]
 8006d12:	3328      	adds	r3, #40	@ 0x28
 8006d14:	443b      	add	r3, r7
 8006d16:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8006d1a:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_pres];
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	789b      	ldrb	r3, [r3, #2]
 8006d20:	3328      	adds	r3, #40	@ 0x28
 8006d22:	443b      	add	r3, r7
 8006d24:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_hum];
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	3328      	adds	r3, #40	@ 0x28
 8006d36:	443b      	add	r3, r7
 8006d38:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8006d3c:	461a      	mov	r2, r3
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	4413      	add	r3, r2
 8006d42:	61fb      	str	r3, [r7, #28]

            /* TPH measurement duration */
            meas_dur = meas_cycles * UINT32_C(1963);
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	f240 72ab 	movw	r2, #1963	@ 0x7ab
 8006d4a:	fb02 f303 	mul.w	r3, r2, r3
 8006d4e:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8006d50:	6a3b      	ldr	r3, [r7, #32]
 8006d52:	f203 7374 	addw	r3, r3, #1908	@ 0x774
 8006d56:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	f603 1351 	addw	r3, r3, #2385	@ 0x951
 8006d5e:	623b      	str	r3, [r7, #32]

            if (op_mode != BME68X_PARALLEL_MODE)
 8006d60:	7bfb      	ldrb	r3, [r7, #15]
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	d003      	beq.n	8006d6e <bme68x_get_meas_dur+0xda>
            {
                meas_dur += UINT32_C(1000); /* Wake up duration of 1ms */
 8006d66:	6a3b      	ldr	r3, [r7, #32]
 8006d68:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8006d6c:	623b      	str	r3, [r7, #32]
            }
        }
    }

    return meas_dur;
 8006d6e:	6a3b      	ldr	r3, [r7, #32]
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3728      	adds	r7, #40	@ 0x28
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}
 8006d78:	0800f030 	.word	0x0800f030

08006d7c <bme68x_get_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme68x_data
 * structure instance passed by the user.
 */
int8_t bme68x_get_data(uint8_t op_mode, struct bme68x_data *data, uint8_t *n_data, struct bme68x_dev *dev)
{
 8006d7c:	b5b0      	push	{r4, r5, r7, lr}
 8006d7e:	b09e      	sub	sp, #120	@ 0x78
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60b9      	str	r1, [r7, #8]
 8006d84:	607a      	str	r2, [r7, #4]
 8006d86:	603b      	str	r3, [r7, #0]
 8006d88:	4603      	mov	r3, r0
 8006d8a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t i = 0, j = 0, new_fields = 0;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8006d92:	2300      	movs	r3, #0
 8006d94:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8006d98:	2300      	movs	r3, #0
 8006d9a:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
    struct bme68x_data *field_ptr[3] = { 0 };
 8006d9e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8006da2:	2200      	movs	r2, #0
 8006da4:	601a      	str	r2, [r3, #0]
 8006da6:	605a      	str	r2, [r3, #4]
 8006da8:	609a      	str	r2, [r3, #8]
    struct bme68x_data field_data[3] = { { 0 } };
 8006daa:	f107 0314 	add.w	r3, r7, #20
 8006dae:	2254      	movs	r2, #84	@ 0x54
 8006db0:	2100      	movs	r1, #0
 8006db2:	4618      	mov	r0, r3
 8006db4:	f007 f8db 	bl	800df6e <memset>

    field_ptr[0] = &field_data[0];
 8006db8:	f107 0314 	add.w	r3, r7, #20
 8006dbc:	66bb      	str	r3, [r7, #104]	@ 0x68
    field_ptr[1] = &field_data[1];
 8006dbe:	f107 0314 	add.w	r3, r7, #20
 8006dc2:	331c      	adds	r3, #28
 8006dc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    field_ptr[2] = &field_data[2];
 8006dc6:	f107 0314 	add.w	r3, r7, #20
 8006dca:	3338      	adds	r3, #56	@ 0x38
 8006dcc:	673b      	str	r3, [r7, #112]	@ 0x70

    rslt = null_ptr_check(dev);
 8006dce:	6838      	ldr	r0, [r7, #0]
 8006dd0:	f001 f9d0 	bl	8008174 <null_ptr_check>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    if ((rslt == BME68X_OK) && (data != NULL))
 8006dda:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f040 80c1 	bne.w	8006f66 <bme68x_get_data+0x1ea>
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f000 80bd 	beq.w	8006f66 <bme68x_get_data+0x1ea>
    {
        /* Reading the sensor data in forced mode only */
        if (op_mode == BME68X_FORCED_MODE)
 8006dec:	7bfb      	ldrb	r3, [r7, #15]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d11c      	bne.n	8006e2c <bme68x_get_data+0xb0>
        {
            rslt = read_field_data(0, data, dev);
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	68b9      	ldr	r1, [r7, #8]
 8006df6:	2000      	movs	r0, #0
 8006df8:	f000 fd8b 	bl	8007912 <read_field_data>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
            if (rslt == BME68X_OK)
 8006e02:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f040 80a1 	bne.w	8006f4e <bme68x_get_data+0x1d2>
            {
                if (data->status & BME68X_NEW_DATA_MSK)
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	b25b      	sxtb	r3, r3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	da03      	bge.n	8006e1e <bme68x_get_data+0xa2>
                {
                    new_fields = 1;
 8006e16:	2301      	movs	r3, #1
 8006e18:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
 8006e1c:	e097      	b.n	8006f4e <bme68x_get_data+0x1d2>
                }
                else
                {
                    new_fields = 0;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
                    rslt = BME68X_W_NO_NEW_DATA;
 8006e24:	2302      	movs	r3, #2
 8006e26:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8006e2a:	e090      	b.n	8006f4e <bme68x_get_data+0x1d2>
                }
            }
        }
        else if ((op_mode == BME68X_PARALLEL_MODE) || (op_mode == BME68X_SEQUENTIAL_MODE))
 8006e2c:	7bfb      	ldrb	r3, [r7, #15]
 8006e2e:	2b02      	cmp	r3, #2
 8006e30:	d003      	beq.n	8006e3a <bme68x_get_data+0xbe>
 8006e32:	7bfb      	ldrb	r3, [r7, #15]
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	f040 8087 	bne.w	8006f48 <bme68x_get_data+0x1cc>
        {
            /* Read the 3 fields and count the number of new data fields */
            rslt = read_all_field_data(field_ptr, dev);
 8006e3a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8006e3e:	6839      	ldr	r1, [r7, #0]
 8006e40:	4618      	mov	r0, r3
 8006e42:	f000 feaa 	bl	8007b9a <read_all_field_data>
 8006e46:	4603      	mov	r3, r0
 8006e48:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

            new_fields = 0;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8006e52:	2300      	movs	r3, #0
 8006e54:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8006e58:	e014      	b.n	8006e84 <bme68x_get_data+0x108>
            {
                if (field_ptr[i]->status & BME68X_NEW_DATA_MSK)
 8006e5a:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	3378      	adds	r3, #120	@ 0x78
 8006e62:	443b      	add	r3, r7
 8006e64:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8006e68:	781b      	ldrb	r3, [r3, #0]
 8006e6a:	b25b      	sxtb	r3, r3
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	da04      	bge.n	8006e7a <bme68x_get_data+0xfe>
                {
                    new_fields++;
 8006e70:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8006e74:	3301      	adds	r3, #1
 8006e76:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8006e7a:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006e7e:	3301      	adds	r3, #1
 8006e80:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8006e84:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006e88:	2b02      	cmp	r3, #2
 8006e8a:	d803      	bhi.n	8006e94 <bme68x_get_data+0x118>
 8006e8c:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d0e2      	beq.n	8006e5a <bme68x_get_data+0xde>
                }
            }

            /* Sort the sensor data in parallel & sequential modes*/
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8006e94:	2300      	movs	r3, #0
 8006e96:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8006e9a:	e01c      	b.n	8006ed6 <bme68x_get_data+0x15a>
            {
                for (j = i + 1; j < 3; j++)
 8006e9c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8006ea6:	e00d      	b.n	8006ec4 <bme68x_get_data+0x148>
                {
                    sort_sensor_data(i, j, field_ptr);
 8006ea8:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8006eac:	f897 1075 	ldrb.w	r1, [r7, #117]	@ 0x75
 8006eb0:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f001 fb09 	bl	80084cc <sort_sensor_data>
                for (j = i + 1; j < 3; j++)
 8006eba:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8006ebe:	3301      	adds	r3, #1
 8006ec0:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8006ec4:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8006ec8:	2b02      	cmp	r3, #2
 8006eca:	d9ed      	bls.n	8006ea8 <bme68x_get_data+0x12c>
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 8006ecc:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8006ed6:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d803      	bhi.n	8006ee6 <bme68x_get_data+0x16a>
 8006ede:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d0da      	beq.n	8006e9c <bme68x_get_data+0x120>
                }
            }

            /* Copy the sorted data */
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8006eec:	e01c      	b.n	8006f28 <bme68x_get_data+0x1ac>
            {
                data[i] = *field_ptr[i];
 8006eee:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	3378      	adds	r3, #120	@ 0x78
 8006ef6:	443b      	add	r3, r7
 8006ef8:	f853 1c10 	ldr.w	r1, [r3, #-16]
 8006efc:	f897 2076 	ldrb.w	r2, [r7, #118]	@ 0x76
 8006f00:	4613      	mov	r3, r2
 8006f02:	00db      	lsls	r3, r3, #3
 8006f04:	1a9b      	subs	r3, r3, r2
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	461a      	mov	r2, r3
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	461c      	mov	r4, r3
 8006f10:	460d      	mov	r5, r1
 8006f12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006f14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006f1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8006f1e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006f22:	3301      	adds	r3, #1
 8006f24:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8006f28:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d803      	bhi.n	8006f38 <bme68x_get_data+0x1bc>
 8006f30:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d0da      	beq.n	8006eee <bme68x_get_data+0x172>
            }

            if (new_fields == 0)
 8006f38:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d106      	bne.n	8006f4e <bme68x_get_data+0x1d2>
            {
                rslt = BME68X_W_NO_NEW_DATA;
 8006f40:	2302      	movs	r3, #2
 8006f42:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
            if (new_fields == 0)
 8006f46:	e002      	b.n	8006f4e <bme68x_get_data+0x1d2>
            }
        }
        else
        {
            rslt = BME68X_W_DEFINE_OP_MODE;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
        }

        if (n_data == NULL)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d103      	bne.n	8006f5c <bme68x_get_data+0x1e0>
        {
            rslt = BME68X_E_NULL_PTR;
 8006f54:	23ff      	movs	r3, #255	@ 0xff
 8006f56:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
        if (n_data == NULL)
 8006f5a:	e007      	b.n	8006f6c <bme68x_get_data+0x1f0>
        }
        else
        {
            *n_data = new_fields;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f897 2074 	ldrb.w	r2, [r7, #116]	@ 0x74
 8006f62:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 8006f64:	e002      	b.n	8006f6c <bme68x_get_data+0x1f0>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8006f66:	23ff      	movs	r3, #255	@ 0xff
 8006f68:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    }

    return rslt;
 8006f6c:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3778      	adds	r7, #120	@ 0x78
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bdb0      	pop	{r4, r5, r7, pc}

08006f78 <bme68x_set_heatr_conf>:

/*
 * @brief This API is used to set the gas configuration of the sensor.
 */
int8_t bme68x_set_heatr_conf(uint8_t op_mode, const struct bme68x_heatr_conf *conf, struct bme68x_dev *dev)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b088      	sub	sp, #32
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	4603      	mov	r3, r0
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	607a      	str	r2, [r7, #4]
 8006f84:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t nb_conv = 0;
 8006f86:	2300      	movs	r3, #0
 8006f88:	773b      	strb	r3, [r7, #28]
    uint8_t hctrl, run_gas = 0;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	777b      	strb	r3, [r7, #29]
    uint8_t ctrl_gas_data[2];
    uint8_t ctrl_gas_addr[2] = { BME68X_REG_CTRL_GAS_0, BME68X_REG_CTRL_GAS_1 };
 8006f8e:	f247 1370 	movw	r3, #29040	@ 0x7170
 8006f92:	82bb      	strh	r3, [r7, #20]

    if (conf != NULL)
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d06e      	beq.n	8007078 <bme68x_set_heatr_conf+0x100>
    {
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 8006f9a:	6879      	ldr	r1, [r7, #4]
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	f7ff fdf7 	bl	8006b90 <bme68x_set_op_mode>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	77fb      	strb	r3, [r7, #31]
        if (rslt == BME68X_OK)
 8006fa6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d108      	bne.n	8006fc0 <bme68x_set_heatr_conf+0x48>
        {
            rslt = set_conf(conf, op_mode, &nb_conv, dev);
 8006fae:	f107 021c 	add.w	r2, r7, #28
 8006fb2:	7bf9      	ldrb	r1, [r7, #15]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	68b8      	ldr	r0, [r7, #8]
 8006fb8:	f001 f8fc 	bl	80081b4 <set_conf>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8006fc0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d159      	bne.n	800707c <bme68x_set_heatr_conf+0x104>
        {
            rslt = bme68x_get_regs(BME68X_REG_CTRL_GAS_0, ctrl_gas_data, 2, dev);
 8006fc8:	f107 0118 	add.w	r1, r7, #24
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2202      	movs	r2, #2
 8006fd0:	2070      	movs	r0, #112	@ 0x70
 8006fd2:	f7ff fc51 	bl	8006878 <bme68x_get_regs>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	77fb      	strb	r3, [r7, #31]
            if (rslt == BME68X_OK)
 8006fda:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d14c      	bne.n	800707c <bme68x_set_heatr_conf+0x104>
            {
                if (conf->enable == BME68X_ENABLE)
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d10b      	bne.n	8007002 <bme68x_set_heatr_conf+0x8a>
                {
                    hctrl = BME68X_ENABLE_HEATER;
 8006fea:	2300      	movs	r3, #0
 8006fec:	77bb      	strb	r3, [r7, #30]
                    if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d102      	bne.n	8006ffc <bme68x_set_heatr_conf+0x84>
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_H;
 8006ff6:	2302      	movs	r3, #2
 8006ff8:	777b      	strb	r3, [r7, #29]
 8006ffa:	e006      	b.n	800700a <bme68x_set_heatr_conf+0x92>
                    }
                    else
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_L;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	777b      	strb	r3, [r7, #29]
 8007000:	e003      	b.n	800700a <bme68x_set_heatr_conf+0x92>
                    }
                }
                else
                {
                    hctrl = BME68X_DISABLE_HEATER;
 8007002:	2301      	movs	r3, #1
 8007004:	77bb      	strb	r3, [r7, #30]
                    run_gas = BME68X_DISABLE_GAS_MEAS;
 8007006:	2300      	movs	r3, #0
 8007008:	777b      	strb	r3, [r7, #29]
                }

                ctrl_gas_data[0] = BME68X_SET_BITS(ctrl_gas_data[0], BME68X_HCTRL, hctrl);
 800700a:	7e3b      	ldrb	r3, [r7, #24]
 800700c:	b25b      	sxtb	r3, r3
 800700e:	f023 0308 	bic.w	r3, r3, #8
 8007012:	b25a      	sxtb	r2, r3
 8007014:	7fbb      	ldrb	r3, [r7, #30]
 8007016:	00db      	lsls	r3, r3, #3
 8007018:	b25b      	sxtb	r3, r3
 800701a:	f003 0308 	and.w	r3, r3, #8
 800701e:	b25b      	sxtb	r3, r3
 8007020:	4313      	orrs	r3, r2
 8007022:	b25b      	sxtb	r3, r3
 8007024:	b2db      	uxtb	r3, r3
 8007026:	763b      	strb	r3, [r7, #24]
                ctrl_gas_data[1] = BME68X_SET_BITS_POS_0(ctrl_gas_data[1], BME68X_NBCONV, nb_conv);
 8007028:	7e7b      	ldrb	r3, [r7, #25]
 800702a:	b25b      	sxtb	r3, r3
 800702c:	f023 030f 	bic.w	r3, r3, #15
 8007030:	b25a      	sxtb	r2, r3
 8007032:	7f3b      	ldrb	r3, [r7, #28]
 8007034:	b25b      	sxtb	r3, r3
 8007036:	f003 030f 	and.w	r3, r3, #15
 800703a:	b25b      	sxtb	r3, r3
 800703c:	4313      	orrs	r3, r2
 800703e:	b25b      	sxtb	r3, r3
 8007040:	b2db      	uxtb	r3, r3
 8007042:	767b      	strb	r3, [r7, #25]
                ctrl_gas_data[1] = BME68X_SET_BITS(ctrl_gas_data[1], BME68X_RUN_GAS, run_gas);
 8007044:	7e7b      	ldrb	r3, [r7, #25]
 8007046:	b25b      	sxtb	r3, r3
 8007048:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800704c:	b25a      	sxtb	r2, r3
 800704e:	7f7b      	ldrb	r3, [r7, #29]
 8007050:	011b      	lsls	r3, r3, #4
 8007052:	b25b      	sxtb	r3, r3
 8007054:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007058:	b25b      	sxtb	r3, r3
 800705a:	4313      	orrs	r3, r2
 800705c:	b25b      	sxtb	r3, r3
 800705e:	b2db      	uxtb	r3, r3
 8007060:	767b      	strb	r3, [r7, #25]
                rslt = bme68x_set_regs(ctrl_gas_addr, ctrl_gas_data, 2, dev);
 8007062:	f107 0118 	add.w	r1, r7, #24
 8007066:	f107 0014 	add.w	r0, r7, #20
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2202      	movs	r2, #2
 800706e:	f7ff fb73 	bl	8006758 <bme68x_set_regs>
 8007072:	4603      	mov	r3, r0
 8007074:	77fb      	strb	r3, [r7, #31]
 8007076:	e001      	b.n	800707c <bme68x_set_heatr_conf+0x104>
            }
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8007078:	23ff      	movs	r3, #255	@ 0xff
 800707a:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 800707c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007080:	4618      	mov	r0, r3
 8007082:	3720      	adds	r7, #32
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <calc_temperature>:

#else

/* @brief This internal API is used to calculate the temperature value. */
static float calc_temperature(uint32_t temp_adc, struct bme68x_dev *dev)
{
 8007088:	b480      	push	{r7}
 800708a:	b087      	sub	sp, #28
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float calc_temp;

    /* calculate var1 data */
    var1 = ((((float)temp_adc / 16384.0f) - ((float)dev->calib.par_t1 / 1024.0f)) * ((float)dev->calib.par_t2));
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	ee07 3a90 	vmov	s15, r3
 8007098:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800709c:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007180 <calc_temperature+0xf8>
 80070a0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	8bdb      	ldrh	r3, [r3, #30]
 80070a8:	ee07 3a90 	vmov	s15, r3
 80070ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070b0:	ed9f 6a34 	vldr	s12, [pc, #208]	@ 8007184 <calc_temperature+0xfc>
 80070b4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80070b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80070c2:	ee07 3a90 	vmov	s15, r3
 80070c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ce:	edc7 7a05 	vstr	s15, [r7, #20]

    /* calculate var2 data */
    var2 =
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	ee07 3a90 	vmov	s15, r3
 80070d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070dc:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8007188 <calc_temperature+0x100>
 80070e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	8bdb      	ldrh	r3, [r3, #30]
 80070e8:	ee07 3a90 	vmov	s15, r3
 80070ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070f0:	ed9f 6a26 	vldr	s12, [pc, #152]	@ 800718c <calc_temperature+0x104>
 80070f4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80070f8:	ee37 7a67 	vsub.f32	s14, s14, s15
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	ee07 3a90 	vmov	s15, r3
 8007102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007106:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 8007188 <calc_temperature+0x100>
 800710a:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	8bdb      	ldrh	r3, [r3, #30]
 8007112:	ee07 3a90 	vmov	s15, r3
 8007116:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800711a:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800718c <calc_temperature+0x104>
 800711e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007122:	ee76 7ae7 	vsub.f32	s15, s13, s15
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 8007126:	ee27 7a27 	vmul.f32	s14, s14, s15
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 8007130:	ee07 3a90 	vmov	s15, r3
 8007134:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007138:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800713c:	ee67 7aa6 	vmul.f32	s15, s15, s13
    var2 =
 8007140:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007144:	edc7 7a04 	vstr	s15, [r7, #16]

    /* t_fine value*/
    dev->calib.t_fine = (var1 + var2);
 8007148:	ed97 7a05 	vldr	s14, [r7, #20]
 800714c:	edd7 7a04 	vldr	s15, [r7, #16]
 8007150:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

    /* compensated temperature data*/
    calc_temp = ((dev->calib.t_fine) / 5120.0f);
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8007160:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8007190 <calc_temperature+0x108>
 8007164:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007168:	edc7 7a03 	vstr	s15, [r7, #12]

    return calc_temp;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	ee07 3a90 	vmov	s15, r3
}
 8007172:	eeb0 0a67 	vmov.f32	s0, s15
 8007176:	371c      	adds	r7, #28
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr
 8007180:	46800000 	.word	0x46800000
 8007184:	44800000 	.word	0x44800000
 8007188:	48000000 	.word	0x48000000
 800718c:	46000000 	.word	0x46000000
 8007190:	45a00000 	.word	0x45a00000

08007194 <calc_pressure>:

/* @brief This internal API is used to calculate the pressure value. */
static float calc_pressure(uint32_t pres_adc, const struct bme68x_dev *dev)
{
 8007194:	b480      	push	{r7}
 8007196:	b087      	sub	sp, #28
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float var3;
    float calc_pres;

    var1 = (((float)dev->calib.t_fine / 2.0f) - 64000.0f);
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80071a4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80071a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80071ac:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 80073e8 <calc_pressure+0x254>
 80071b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80071b4:	edc7 7a04 	vstr	s15, [r7, #16]
    var2 = var1 * var1 * (((float)dev->calib.par_p6) / (131072.0f));
 80071b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80071bc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	f993 302e 	ldrsb.w	r3, [r3, #46]	@ 0x2e
 80071c6:	ee07 3a90 	vmov	s15, r3
 80071ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80071ce:	ed9f 6a87 	vldr	s12, [pc, #540]	@ 80073ec <calc_pressure+0x258>
 80071d2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80071d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071da:	edc7 7a03 	vstr	s15, [r7, #12]
    var2 = var2 + (var1 * ((float)dev->calib.par_p5) * 2.0f);
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 80071e4:	ee07 3a90 	vmov	s15, r3
 80071e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80071ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80071f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80071f8:	ed97 7a03 	vldr	s14, [r7, #12]
 80071fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007200:	edc7 7a03 	vstr	s15, [r7, #12]
    var2 = (var2 / 4.0f) + (((float)dev->calib.par_p4) * 65536.0f);
 8007204:	edd7 7a03 	vldr	s15, [r7, #12]
 8007208:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800720c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8007216:	ee07 3a90 	vmov	s15, r3
 800721a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800721e:	eddf 6a74 	vldr	s13, [pc, #464]	@ 80073f0 <calc_pressure+0x25c>
 8007222:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007226:	ee77 7a27 	vadd.f32	s15, s14, s15
 800722a:	edc7 7a03 	vstr	s15, [r7, #12]
    var1 = (((((float)dev->calib.par_p3 * var1 * var1) / 16384.0f) + ((float)dev->calib.par_p2 * var1)) / 524288.0f);
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 8007234:	ee07 3a90 	vmov	s15, r3
 8007238:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800723c:	edd7 7a04 	vldr	s15, [r7, #16]
 8007240:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007244:	edd7 7a04 	vldr	s15, [r7, #16]
 8007248:	ee67 7a27 	vmul.f32	s15, s14, s15
 800724c:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80073f4 <calc_pressure+0x260>
 8007250:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800725a:	ee07 3a90 	vmov	s15, r3
 800725e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007262:	edd7 7a04 	vldr	s15, [r7, #16]
 8007266:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800726a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800726e:	eddf 6a62 	vldr	s13, [pc, #392]	@ 80073f8 <calc_pressure+0x264>
 8007272:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007276:	edc7 7a04 	vstr	s15, [r7, #16]
    var1 = ((1.0f + (var1 / 32768.0f)) * ((float)dev->calib.par_p1));
 800727a:	ed97 7a04 	vldr	s14, [r7, #16]
 800727e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80073fc <calc_pressure+0x268>
 8007282:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007286:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800728a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007292:	ee07 3a90 	vmov	s15, r3
 8007296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800729a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800729e:	edc7 7a04 	vstr	s15, [r7, #16]
    calc_pres = (1048576.0f - ((float)pres_adc));
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	ee07 3a90 	vmov	s15, r3
 80072a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072ac:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8007400 <calc_pressure+0x26c>
 80072b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80072b4:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Avoid exception caused by division by zero */
    if ((int)var1 != 0)
 80072b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80072bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80072c0:	ee17 3a90 	vmov	r3, s15
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	f000 8081 	beq.w	80073cc <calc_pressure+0x238>
    {
        calc_pres = (((calc_pres - (var2 / 4096.0f)) * 6250.0f) / var1);
 80072ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80072ce:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8007404 <calc_pressure+0x270>
 80072d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80072d6:	ed97 7a05 	vldr	s14, [r7, #20]
 80072da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80072de:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8007408 <calc_pressure+0x274>
 80072e2:	ee67 6a87 	vmul.f32	s13, s15, s14
 80072e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80072ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072ee:	edc7 7a05 	vstr	s15, [r7, #20]
        var1 = (((float)dev->calib.par_p9) * calc_pres * calc_pres) / 2147483648.0f;
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 80072f8:	ee07 3a90 	vmov	s15, r3
 80072fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007300:	edd7 7a05 	vldr	s15, [r7, #20]
 8007304:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007308:	edd7 7a05 	vldr	s15, [r7, #20]
 800730c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007310:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 800740c <calc_pressure+0x278>
 8007314:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007318:	edc7 7a04 	vstr	s15, [r7, #16]
        var2 = calc_pres * (((float)dev->calib.par_p8) / 32768.0f);
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8007322:	ee07 3a90 	vmov	s15, r3
 8007326:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800732a:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80073fc <calc_pressure+0x268>
 800732e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007332:	ed97 7a05 	vldr	s14, [r7, #20]
 8007336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800733a:	edc7 7a03 	vstr	s15, [r7, #12]
        var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f) * (calc_pres / 256.0f) * (dev->calib.par_p10 / 131072.0f));
 800733e:	edd7 7a05 	vldr	s15, [r7, #20]
 8007342:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8007410 <calc_pressure+0x27c>
 8007346:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800734a:	edd7 6a05 	vldr	s13, [r7, #20]
 800734e:	ed9f 6a30 	vldr	s12, [pc, #192]	@ 8007410 <calc_pressure+0x27c>
 8007352:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007356:	ee27 7a27 	vmul.f32	s14, s14, s15
 800735a:	edd7 6a05 	vldr	s13, [r7, #20]
 800735e:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 8007410 <calc_pressure+0x27c>
 8007362:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007366:	ee27 7a27 	vmul.f32	s14, s14, s15
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007370:	ee07 3a90 	vmov	s15, r3
 8007374:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007378:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 80073ec <calc_pressure+0x258>
 800737c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007384:	edc7 7a02 	vstr	s15, [r7, #8]
        calc_pres = (calc_pres + (var1 + var2 + var3 + ((float)dev->calib.par_p7 * 128.0f)) / 16.0f);
 8007388:	ed97 7a04 	vldr	s14, [r7, #16]
 800738c:	edd7 7a03 	vldr	s15, [r7, #12]
 8007390:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007394:	edd7 7a02 	vldr	s15, [r7, #8]
 8007398:	ee37 7a27 	vadd.f32	s14, s14, s15
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	f993 302f 	ldrsb.w	r3, [r3, #47]	@ 0x2f
 80073a2:	ee07 3a90 	vmov	s15, r3
 80073a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80073aa:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8007414 <calc_pressure+0x280>
 80073ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80073b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80073b6:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80073ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80073be:	ed97 7a05 	vldr	s14, [r7, #20]
 80073c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80073c6:	edc7 7a05 	vstr	s15, [r7, #20]
 80073ca:	e002      	b.n	80073d2 <calc_pressure+0x23e>
    }
    else
    {
        calc_pres = 0;
 80073cc:	f04f 0300 	mov.w	r3, #0
 80073d0:	617b      	str	r3, [r7, #20]
    }

    return calc_pres;
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	ee07 3a90 	vmov	s15, r3
}
 80073d8:	eeb0 0a67 	vmov.f32	s0, s15
 80073dc:	371c      	adds	r7, #28
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop
 80073e8:	477a0000 	.word	0x477a0000
 80073ec:	48000000 	.word	0x48000000
 80073f0:	47800000 	.word	0x47800000
 80073f4:	46800000 	.word	0x46800000
 80073f8:	49000000 	.word	0x49000000
 80073fc:	47000000 	.word	0x47000000
 8007400:	49800000 	.word	0x49800000
 8007404:	45800000 	.word	0x45800000
 8007408:	45c35000 	.word	0x45c35000
 800740c:	4f000000 	.word	0x4f000000
 8007410:	43800000 	.word	0x43800000
 8007414:	43000000 	.word	0x43000000

08007418 <calc_humidity>:

/* This internal API is used to calculate the humidity in integer */
static float calc_humidity(uint16_t hum_adc, const struct bme68x_dev *dev)
{
 8007418:	b480      	push	{r7}
 800741a:	b089      	sub	sp, #36	@ 0x24
 800741c:	af00      	add	r7, sp, #0
 800741e:	4603      	mov	r3, r0
 8007420:	6039      	str	r1, [r7, #0]
 8007422:	80fb      	strh	r3, [r7, #6]
    float var3;
    float var4;
    float temp_comp;

    /* compensated temperature data*/
    temp_comp = ((dev->calib.t_fine) / 5120.0f);
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800742a:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8007594 <calc_humidity+0x17c>
 800742e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007432:	edc7 7a06 	vstr	s15, [r7, #24]
    var1 = (float)((float)hum_adc) -
 8007436:	88fb      	ldrh	r3, [r7, #6]
 8007438:	ee07 3a90 	vmov	s15, r3
 800743c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
           (((float)dev->calib.par_h1 * 16.0f) + (((float)dev->calib.par_h3 / 2.0f) * temp_comp));
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	8a1b      	ldrh	r3, [r3, #16]
 8007444:	ee07 3a90 	vmov	s15, r3
 8007448:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800744c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8007450:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800745a:	ee07 3a90 	vmov	s15, r3
 800745e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007462:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 8007466:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 800746a:	edd7 7a06 	vldr	s15, [r7, #24]
 800746e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007472:	ee76 7aa7 	vadd.f32	s15, s13, s15
    var1 = (float)((float)hum_adc) -
 8007476:	ee77 7a67 	vsub.f32	s15, s14, s15
 800747a:	edc7 7a05 	vstr	s15, [r7, #20]
    var2 = var1 *
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	8a5b      	ldrh	r3, [r3, #18]
 8007482:	ee07 3a90 	vmov	s15, r3
 8007486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800748a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8007598 <calc_humidity+0x180>
 800748e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8007498:	ee07 3a90 	vmov	s15, r3
 800749c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074a0:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 800759c <calc_humidity+0x184>
 80074a4:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80074a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80074ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80074b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074b4:	ee77 6aa6 	vadd.f32	s13, s15, s13
                     (((float)dev->calib.par_h5 / 1048576.0f) * temp_comp * temp_comp))));
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80074be:	ee07 3a90 	vmov	s15, r3
 80074c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074c6:	eddf 5a36 	vldr	s11, [pc, #216]	@ 80075a0 <calc_humidity+0x188>
 80074ca:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 80074ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80074d2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80074d6:	edd7 7a06 	vldr	s15, [r7, #24]
 80074da:	ee66 7a27 	vmul.f32	s15, s12, s15
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 80074de:	ee76 7aa7 	vadd.f32	s15, s13, s15
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 80074e2:	ee67 7a27 	vmul.f32	s15, s14, s15
    var2 = var1 *
 80074e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80074ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ee:	edc7 7a04 	vstr	s15, [r7, #16]
    var3 = (float)dev->calib.par_h6 / 16384.0f;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	7ddb      	ldrb	r3, [r3, #23]
 80074f6:	ee07 3a90 	vmov	s15, r3
 80074fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80074fe:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800759c <calc_humidity+0x184>
 8007502:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007506:	edc7 7a03 	vstr	s15, [r7, #12]
    var4 = (float)dev->calib.par_h7 / 2097152.0f;
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8007510:	ee07 3a90 	vmov	s15, r3
 8007514:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007518:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80075a4 <calc_humidity+0x18c>
 800751c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007520:	edc7 7a02 	vstr	s15, [r7, #8]
    calc_hum = var2 + ((var3 + (var4 * temp_comp)) * var2 * var2);
 8007524:	ed97 7a02 	vldr	s14, [r7, #8]
 8007528:	edd7 7a06 	vldr	s15, [r7, #24]
 800752c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007530:	edd7 7a03 	vldr	s15, [r7, #12]
 8007534:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007538:	edd7 7a04 	vldr	s15, [r7, #16]
 800753c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007540:	edd7 7a04 	vldr	s15, [r7, #16]
 8007544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007548:	ed97 7a04 	vldr	s14, [r7, #16]
 800754c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007550:	edc7 7a07 	vstr	s15, [r7, #28]
    if (calc_hum > 100.0f)
 8007554:	edd7 7a07 	vldr	s15, [r7, #28]
 8007558:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80075a8 <calc_humidity+0x190>
 800755c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007564:	dd02      	ble.n	800756c <calc_humidity+0x154>
    {
        calc_hum = 100.0f;
 8007566:	4b11      	ldr	r3, [pc, #68]	@ (80075ac <calc_humidity+0x194>)
 8007568:	61fb      	str	r3, [r7, #28]
 800756a:	e009      	b.n	8007580 <calc_humidity+0x168>
    }
    else if (calc_hum < 0.0f)
 800756c:	edd7 7a07 	vldr	s15, [r7, #28]
 8007570:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007578:	d502      	bpl.n	8007580 <calc_humidity+0x168>
    {
        calc_hum = 0.0f;
 800757a:	f04f 0300 	mov.w	r3, #0
 800757e:	61fb      	str	r3, [r7, #28]
    }

    return calc_hum;
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	ee07 3a90 	vmov	s15, r3
}
 8007586:	eeb0 0a67 	vmov.f32	s0, s15
 800758a:	3724      	adds	r7, #36	@ 0x24
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr
 8007594:	45a00000 	.word	0x45a00000
 8007598:	48800000 	.word	0x48800000
 800759c:	46800000 	.word	0x46800000
 80075a0:	49800000 	.word	0x49800000
 80075a4:	4a000000 	.word	0x4a000000
 80075a8:	42c80000 	.word	0x42c80000
 80075ac:	42c80000 	.word	0x42c80000

080075b0 <calc_gas_resistance_low>:

/* This internal API is used to calculate the gas resistance low value in float */
static float calc_gas_resistance_low(uint16_t gas_res_adc, uint8_t gas_range, const struct bme68x_dev *dev)
{
 80075b0:	b4b0      	push	{r4, r5, r7}
 80075b2:	b0a9      	sub	sp, #164	@ 0xa4
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	4603      	mov	r3, r0
 80075b8:	603a      	str	r2, [r7, #0]
 80075ba:	80fb      	strh	r3, [r7, #6]
 80075bc:	460b      	mov	r3, r1
 80075be:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    float var1;
    float var2;
    float var3;
    float gas_res_f = gas_res_adc;
 80075c0:	88fb      	ldrh	r3, [r7, #6]
 80075c2:	ee07 3a90 	vmov	s15, r3
 80075c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ca:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
    float gas_range_f = (1U << gas_range); /*lint !e790 / Suspicious truncation, integral to float */
 80075ce:	797b      	ldrb	r3, [r7, #5]
 80075d0:	2201      	movs	r2, #1
 80075d2:	fa02 f303 	lsl.w	r3, r2, r3
 80075d6:	ee07 3a90 	vmov	s15, r3
 80075da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075de:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
    const float lookup_k1_range[16] = {
 80075e2:	4b3e      	ldr	r3, [pc, #248]	@ (80076dc <calc_gas_resistance_low+0x12c>)
 80075e4:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 80075e8:	461d      	mov	r5, r3
 80075ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80075ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80075ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80075f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80075f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80075f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80075f6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80075fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.0f, -1.0f, 0.0f, -0.8f, 0.0f, 0.0f, -0.2f, -0.5f, 0.0f, -1.0f, 0.0f, 0.0f
    };
    const float lookup_k2_range[16] = {
 80075fe:	4b38      	ldr	r3, [pc, #224]	@ (80076e0 <calc_gas_resistance_low+0x130>)
 8007600:	f107 0408 	add.w	r4, r7, #8
 8007604:	461d      	mov	r5, r3
 8007606:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007608:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800760a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800760c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800760e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007610:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007612:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007616:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.1f, 0.7f, 0.0f, -0.8f, -0.1f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f
    };

    var1 = (1340.0f + (5.0f * dev->calib.range_sw_err));
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	f993 303e 	ldrsb.w	r3, [r3, #62]	@ 0x3e
 8007620:	ee07 3a90 	vmov	s15, r3
 8007624:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007628:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800762c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007630:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80076e4 <calc_gas_resistance_low+0x134>
 8007634:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007638:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
    var2 = (var1) * (1.0f + lookup_k1_range[gas_range] / 100.0f);
 800763c:	797b      	ldrb	r3, [r7, #5]
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	33a0      	adds	r3, #160	@ 0xa0
 8007642:	443b      	add	r3, r7
 8007644:	3b58      	subs	r3, #88	@ 0x58
 8007646:	ed93 7a00 	vldr	s14, [r3]
 800764a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80076e8 <calc_gas_resistance_low+0x138>
 800764e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007652:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007656:	ee77 7a87 	vadd.f32	s15, s15, s14
 800765a:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 800765e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007662:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
    var3 = 1.0f + (lookup_k2_range[gas_range] / 100.0f);
 8007666:	797b      	ldrb	r3, [r7, #5]
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	33a0      	adds	r3, #160	@ 0xa0
 800766c:	443b      	add	r3, r7
 800766e:	3b98      	subs	r3, #152	@ 0x98
 8007670:	ed93 7a00 	vldr	s14, [r3]
 8007674:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80076e8 <calc_gas_resistance_low+0x138>
 8007678:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800767c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007680:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007684:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    calc_gas_res = 1.0f / (float)(var3 * (0.000000125f) * gas_range_f * (((gas_res_f - 512.0f) / var2) + 1.0f));
 8007688:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800768c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80076ec <calc_gas_resistance_low+0x13c>
 8007690:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007694:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8007698:	ee27 7a27 	vmul.f32	s14, s14, s15
 800769c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80076a0:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80076f0 <calc_gas_resistance_low+0x140>
 80076a4:	ee37 6ae6 	vsub.f32	s12, s15, s13
 80076a8:	edd7 6a24 	vldr	s13, [r7, #144]	@ 0x90
 80076ac:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80076b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80076bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076c4:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    return calc_gas_res;
 80076c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80076cc:	ee07 3a90 	vmov	s15, r3
}
 80076d0:	eeb0 0a67 	vmov.f32	s0, s15
 80076d4:	37a4      	adds	r7, #164	@ 0xa4
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bcb0      	pop	{r4, r5, r7}
 80076da:	4770      	bx	lr
 80076dc:	0800f038 	.word	0x0800f038
 80076e0:	0800f078 	.word	0x0800f078
 80076e4:	44a78000 	.word	0x44a78000
 80076e8:	42c80000 	.word	0x42c80000
 80076ec:	340637bd 	.word	0x340637bd
 80076f0:	44000000 	.word	0x44000000

080076f4 <calc_gas_resistance_high>:

/* This internal API is used to calculate the gas resistance value in float */
static float calc_gas_resistance_high(uint16_t gas_res_adc, uint8_t gas_range)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b087      	sub	sp, #28
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	4603      	mov	r3, r0
 80076fc:	460a      	mov	r2, r1
 80076fe:	80fb      	strh	r3, [r7, #6]
 8007700:	4613      	mov	r3, r2
 8007702:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    uint32_t var1 = UINT32_C(262144) >> gas_range;
 8007704:	797b      	ldrb	r3, [r7, #5]
 8007706:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800770a:	fa22 f303 	lsr.w	r3, r2, r3
 800770e:	617b      	str	r3, [r7, #20]
    int32_t var2 = (int32_t)gas_res_adc - INT32_C(512);
 8007710:	88fb      	ldrh	r3, [r7, #6]
 8007712:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8007716:	613b      	str	r3, [r7, #16]

    var2 *= INT32_C(3);
 8007718:	693a      	ldr	r2, [r7, #16]
 800771a:	4613      	mov	r3, r2
 800771c:	005b      	lsls	r3, r3, #1
 800771e:	4413      	add	r3, r2
 8007720:	613b      	str	r3, [r7, #16]
    var2 = INT32_C(4096) + var2;
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007728:	613b      	str	r3, [r7, #16]

    calc_gas_res = 1000000.0f * (float)var1 / (float)var2;
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	ee07 3a90 	vmov	s15, r3
 8007730:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007734:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8007764 <calc_gas_resistance_high+0x70>
 8007738:	ee67 6a87 	vmul.f32	s13, s15, s14
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	ee07 3a90 	vmov	s15, r3
 8007742:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007746:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800774a:	edc7 7a03 	vstr	s15, [r7, #12]

    return calc_gas_res;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	ee07 3a90 	vmov	s15, r3
}
 8007754:	eeb0 0a67 	vmov.f32	s0, s15
 8007758:	371c      	adds	r7, #28
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr
 8007762:	bf00      	nop
 8007764:	49742400 	.word	0x49742400

08007768 <calc_res_heat>:

/* This internal API is used to calculate the heater resistance value */
static uint8_t calc_res_heat(uint16_t temp, const struct bme68x_dev *dev)
{
 8007768:	b480      	push	{r7}
 800776a:	b08b      	sub	sp, #44	@ 0x2c
 800776c:	af00      	add	r7, sp, #0
 800776e:	4603      	mov	r3, r0
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	81fb      	strh	r3, [r7, #14]
    float var3;
    float var4;
    float var5;
    uint8_t res_heat;

    if (temp > 400) /* Cap temperature */
 8007774:	89fb      	ldrh	r3, [r7, #14]
 8007776:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800777a:	d902      	bls.n	8007782 <calc_res_heat+0x1a>
    {
        temp = 400;
 800777c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8007780:	81fb      	strh	r3, [r7, #14]
    }

    var1 = (((float)dev->calib.par_gh1 / (16.0f)) + 49.0f);
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	f993 3019 	ldrsb.w	r3, [r3, #25]
 8007788:	ee07 3a90 	vmov	s15, r3
 800778c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007790:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8007794:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007798:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80078ac <calc_res_heat+0x144>
 800779c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80077a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    var2 = ((((float)dev->calib.par_gh2 / (32768.0f)) * (0.0005f)) + 0.00235f);
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80077aa:	ee07 3a90 	vmov	s15, r3
 80077ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80077b2:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80078b0 <calc_res_heat+0x148>
 80077b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80077ba:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80078b4 <calc_res_heat+0x14c>
 80077be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80077c2:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80078b8 <calc_res_heat+0x150>
 80077c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80077ca:	edc7 7a08 	vstr	s15, [r7, #32]
    var3 = ((float)dev->calib.par_gh3 / (1024.0f));
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	f993 301c 	ldrsb.w	r3, [r3, #28]
 80077d4:	ee07 3a90 	vmov	s15, r3
 80077d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80077dc:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80078bc <calc_res_heat+0x154>
 80077e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80077e4:	edc7 7a07 	vstr	s15, [r7, #28]
    var4 = (var1 * (1.0f + (var2 * (float)temp)));
 80077e8:	89fb      	ldrh	r3, [r7, #14]
 80077ea:	ee07 3a90 	vmov	s15, r3
 80077ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80077f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80077f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007802:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8007806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800780a:	edc7 7a06 	vstr	s15, [r7, #24]
    var5 = (var4 + (var3 * (float)dev->amb_temp));
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8007814:	ee07 3a90 	vmov	s15, r3
 8007818:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800781c:	edd7 7a07 	vldr	s15, [r7, #28]
 8007820:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007824:	ed97 7a06 	vldr	s14, [r7, #24]
 8007828:	ee77 7a27 	vadd.f32	s15, s14, s15
 800782c:	edc7 7a05 	vstr	s15, [r7, #20]
    res_heat =
        (uint8_t)(3.4f *
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007836:	ee07 3a90 	vmov	s15, r3
 800783a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800783e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8007842:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007846:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800784a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800784e:	edd7 7a05 	vldr	s15, [r7, #20]
 8007852:	ee27 7a27 	vmul.f32	s14, s14, s15
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	f993 303d 	ldrsb.w	r3, [r3, #61]	@ 0x3d
 800785c:	ee07 3a90 	vmov	s15, r3
 8007860:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007864:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80078c0 <calc_res_heat+0x158>
 8007868:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800786c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007870:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8007874:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8007878:	eec6 7a26 	vdiv.f32	s15, s12, s13
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 800787c:	ee67 7a27 	vmul.f32	s15, s14, s15
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 8007880:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8007884:	ee77 7ac7 	vsub.f32	s15, s15, s14
        (uint8_t)(3.4f *
 8007888:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80078c4 <calc_res_heat+0x15c>
 800788c:	ee67 7a87 	vmul.f32	s15, s15, s14
    res_heat =
 8007890:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007894:	edc7 7a01 	vstr	s15, [r7, #4]
 8007898:	793b      	ldrb	r3, [r7, #4]
 800789a:	74fb      	strb	r3, [r7, #19]
                   25));

    return res_heat;
 800789c:	7cfb      	ldrb	r3, [r7, #19]
}
 800789e:	4618      	mov	r0, r3
 80078a0:	372c      	adds	r7, #44	@ 0x2c
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr
 80078aa:	bf00      	nop
 80078ac:	42440000 	.word	0x42440000
 80078b0:	47000000 	.word	0x47000000
 80078b4:	3a03126f 	.word	0x3a03126f
 80078b8:	3b1a0275 	.word	0x3b1a0275
 80078bc:	44800000 	.word	0x44800000
 80078c0:	3b03126f 	.word	0x3b03126f
 80078c4:	4059999a 	.word	0x4059999a

080078c8 <calc_gas_wait>:

#endif

/* This internal API is used to calculate the gas wait */
static uint8_t calc_gas_wait(uint16_t dur)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b085      	sub	sp, #20
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	4603      	mov	r3, r0
 80078d0:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 80078d2:	2300      	movs	r3, #0
 80078d4:	73fb      	strb	r3, [r7, #15]
    uint8_t durval;

    if (dur >= 0xfc0)
 80078d6:	88fb      	ldrh	r3, [r7, #6]
 80078d8:	f5b3 6f7c 	cmp.w	r3, #4032	@ 0xfc0
 80078dc:	d308      	bcc.n	80078f0 <calc_gas_wait+0x28>
    {
        durval = 0xff; /* Max duration*/
 80078de:	23ff      	movs	r3, #255	@ 0xff
 80078e0:	73bb      	strb	r3, [r7, #14]
 80078e2:	e00f      	b.n	8007904 <calc_gas_wait+0x3c>
    }
    else
    {
        while (dur > 0x3F)
        {
            dur = dur / 4;
 80078e4:	88fb      	ldrh	r3, [r7, #6]
 80078e6:	089b      	lsrs	r3, r3, #2
 80078e8:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 80078ea:	7bfb      	ldrb	r3, [r7, #15]
 80078ec:	3301      	adds	r3, #1
 80078ee:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 80078f0:	88fb      	ldrh	r3, [r7, #6]
 80078f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80078f4:	d8f6      	bhi.n	80078e4 <calc_gas_wait+0x1c>
        }

        durval = (uint8_t)(dur + (factor * 64));
 80078f6:	88fb      	ldrh	r3, [r7, #6]
 80078f8:	b2da      	uxtb	r2, r3
 80078fa:	7bfb      	ldrb	r3, [r7, #15]
 80078fc:	019b      	lsls	r3, r3, #6
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	4413      	add	r3, r2
 8007902:	73bb      	strb	r3, [r7, #14]
    }

    return durval;
 8007904:	7bbb      	ldrb	r3, [r7, #14]
}
 8007906:	4618      	mov	r0, r3
 8007908:	3714      	adds	r7, #20
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr

08007912 <read_field_data>:

/* This internal API is used to read a single data of the sensor */
static int8_t read_field_data(uint8_t index, struct bme68x_data *data, struct bme68x_dev *dev)
{
 8007912:	b580      	push	{r7, lr}
 8007914:	b08e      	sub	sp, #56	@ 0x38
 8007916:	af00      	add	r7, sp, #0
 8007918:	4603      	mov	r3, r0
 800791a:	60b9      	str	r1, [r7, #8]
 800791c:	607a      	str	r2, [r7, #4]
 800791e:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME68X_OK;
 8007920:	2300      	movs	r3, #0
 8007922:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t buff[BME68X_LEN_FIELD] = { 0 };
 8007926:	2300      	movs	r3, #0
 8007928:	613b      	str	r3, [r7, #16]
 800792a:	f107 0314 	add.w	r3, r7, #20
 800792e:	2200      	movs	r2, #0
 8007930:	601a      	str	r2, [r3, #0]
 8007932:	605a      	str	r2, [r3, #4]
 8007934:	609a      	str	r2, [r3, #8]
 8007936:	731a      	strb	r2, [r3, #12]
    uint8_t gas_range_l, gas_range_h;
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t tries = 5;
 8007938:	2305      	movs	r3, #5
 800793a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    while ((tries) && (rslt == BME68X_OK))
 800793e:	e11d      	b.n	8007b7c <read_field_data+0x26a>
    {
        rslt = bme68x_get_regs(((uint8_t)(BME68X_REG_FIELD0 + (index * BME68X_LEN_FIELD_OFFSET))),
 8007940:	7bfb      	ldrb	r3, [r7, #15]
 8007942:	461a      	mov	r2, r3
 8007944:	0112      	lsls	r2, r2, #4
 8007946:	4413      	add	r3, r2
 8007948:	b2db      	uxtb	r3, r3
 800794a:	331d      	adds	r3, #29
 800794c:	b2d8      	uxtb	r0, r3
 800794e:	f107 0110 	add.w	r1, r7, #16
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2211      	movs	r2, #17
 8007956:	f7fe ff8f 	bl	8006878 <bme68x_get_regs>
 800795a:	4603      	mov	r3, r0
 800795c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               buff,
                               (uint16_t)BME68X_LEN_FIELD,
                               dev);
        if (!data)
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d103      	bne.n	800796e <read_field_data+0x5c>
        {
            rslt = BME68X_E_NULL_PTR;
 8007966:	23ff      	movs	r3, #255	@ 0xff
 8007968:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 800796c:	e10f      	b.n	8007b8e <read_field_data+0x27c>
        }

        data->status = buff[0] & BME68X_NEW_DATA_MSK;
 800796e:	7c3b      	ldrb	r3, [r7, #16]
 8007970:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007974:	b2da      	uxtb	r2, r3
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	701a      	strb	r2, [r3, #0]
        data->gas_index = buff[0] & BME68X_GAS_INDEX_MSK;
 800797a:	7c3b      	ldrb	r3, [r7, #16]
 800797c:	f003 030f 	and.w	r3, r3, #15
 8007980:	b2da      	uxtb	r2, r3
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	705a      	strb	r2, [r3, #1]
        data->meas_index = buff[1];
 8007986:	7c7a      	ldrb	r2, [r7, #17]
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres = (uint32_t)(((uint32_t)buff[2] * 4096) | ((uint32_t)buff[3] * 16) | ((uint32_t)buff[4] / 16));
 800798c:	7cbb      	ldrb	r3, [r7, #18]
 800798e:	031a      	lsls	r2, r3, #12
 8007990:	7cfb      	ldrb	r3, [r7, #19]
 8007992:	011b      	lsls	r3, r3, #4
 8007994:	4313      	orrs	r3, r2
 8007996:	7d3a      	ldrb	r2, [r7, #20]
 8007998:	0912      	lsrs	r2, r2, #4
 800799a:	b2d2      	uxtb	r2, r2
 800799c:	4313      	orrs	r3, r2
 800799e:	633b      	str	r3, [r7, #48]	@ 0x30
        adc_temp = (uint32_t)(((uint32_t)buff[5] * 4096) | ((uint32_t)buff[6] * 16) | ((uint32_t)buff[7] / 16));
 80079a0:	7d7b      	ldrb	r3, [r7, #21]
 80079a2:	031a      	lsls	r2, r3, #12
 80079a4:	7dbb      	ldrb	r3, [r7, #22]
 80079a6:	011b      	lsls	r3, r3, #4
 80079a8:	4313      	orrs	r3, r2
 80079aa:	7dfa      	ldrb	r2, [r7, #23]
 80079ac:	0912      	lsrs	r2, r2, #4
 80079ae:	b2d2      	uxtb	r2, r2
 80079b0:	4313      	orrs	r3, r2
 80079b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        adc_hum = (uint16_t)(((uint32_t)buff[8] * 256) | (uint32_t)buff[9]);
 80079b4:	7e3b      	ldrb	r3, [r7, #24]
 80079b6:	021b      	lsls	r3, r3, #8
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	7e7a      	ldrb	r2, [r7, #25]
 80079bc:	4313      	orrs	r3, r2
 80079be:	857b      	strh	r3, [r7, #42]	@ 0x2a
        adc_gas_res_low = (uint16_t)((uint32_t)buff[13] * 4 | (((uint32_t)buff[14]) / 64));
 80079c0:	7f7b      	ldrb	r3, [r7, #29]
 80079c2:	009b      	lsls	r3, r3, #2
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	7fba      	ldrb	r2, [r7, #30]
 80079c8:	0992      	lsrs	r2, r2, #6
 80079ca:	b2d2      	uxtb	r2, r2
 80079cc:	4313      	orrs	r3, r2
 80079ce:	853b      	strh	r3, [r7, #40]	@ 0x28
        adc_gas_res_high = (uint16_t)((uint32_t)buff[15] * 4 | (((uint32_t)buff[16]) / 64));
 80079d0:	7ffb      	ldrb	r3, [r7, #31]
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80079da:	0992      	lsrs	r2, r2, #6
 80079dc:	b2d2      	uxtb	r2, r2
 80079de:	4313      	orrs	r3, r2
 80079e0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        gas_range_l = buff[14] & BME68X_GAS_RANGE_MSK;
 80079e2:	7fbb      	ldrb	r3, [r7, #30]
 80079e4:	f003 030f 	and.w	r3, r3, #15
 80079e8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        gas_range_h = buff[16] & BME68X_GAS_RANGE_MSK;
 80079ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 80079f0:	f003 030f 	and.w	r3, r3, #15
 80079f4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d11c      	bne.n	8007a3a <read_field_data+0x128>
        {
            data->status |= buff[16] & BME68X_GASM_VALID_MSK;
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	b25a      	sxtb	r2, r3
 8007a06:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007a0a:	b25b      	sxtb	r3, r3
 8007a0c:	f003 0320 	and.w	r3, r3, #32
 8007a10:	b25b      	sxtb	r3, r3
 8007a12:	4313      	orrs	r3, r2
 8007a14:	b25b      	sxtb	r3, r3
 8007a16:	b2da      	uxtb	r2, r3
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	701a      	strb	r2, [r3, #0]
            data->status |= buff[16] & BME68X_HEAT_STAB_MSK;
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	b25a      	sxtb	r2, r3
 8007a22:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007a26:	b25b      	sxtb	r3, r3
 8007a28:	f003 0310 	and.w	r3, r3, #16
 8007a2c:	b25b      	sxtb	r3, r3
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	b25b      	sxtb	r3, r3
 8007a32:	b2da      	uxtb	r2, r3
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	701a      	strb	r2, [r3, #0]
 8007a38:	e019      	b.n	8007a6e <read_field_data+0x15c>
        }
        else
        {
            data->status |= buff[14] & BME68X_GASM_VALID_MSK;
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	b25a      	sxtb	r2, r3
 8007a40:	7fbb      	ldrb	r3, [r7, #30]
 8007a42:	b25b      	sxtb	r3, r3
 8007a44:	f003 0320 	and.w	r3, r3, #32
 8007a48:	b25b      	sxtb	r3, r3
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	b25b      	sxtb	r3, r3
 8007a4e:	b2da      	uxtb	r2, r3
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	701a      	strb	r2, [r3, #0]
            data->status |= buff[14] & BME68X_HEAT_STAB_MSK;
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	b25a      	sxtb	r2, r3
 8007a5a:	7fbb      	ldrb	r3, [r7, #30]
 8007a5c:	b25b      	sxtb	r3, r3
 8007a5e:	f003 0310 	and.w	r3, r3, #16
 8007a62:	b25b      	sxtb	r3, r3
 8007a64:	4313      	orrs	r3, r2
 8007a66:	b25b      	sxtb	r3, r3
 8007a68:	b2da      	uxtb	r2, r3
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	701a      	strb	r2, [r3, #0]
        }

        if ((data->status & BME68X_NEW_DATA_MSK) && (rslt == BME68X_OK))
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	b25b      	sxtb	r3, r3
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	da70      	bge.n	8007b5a <read_field_data+0x248>
 8007a78:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d16c      	bne.n	8007b5a <read_field_data+0x248>
        {
            rslt = bme68x_get_regs(BME68X_REG_RES_HEAT0 + data->gas_index, &data->res_heat, 1, dev);
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	785b      	ldrb	r3, [r3, #1]
 8007a84:	335a      	adds	r3, #90	@ 0x5a
 8007a86:	b2d8      	uxtb	r0, r3
 8007a88:	68bb      	ldr	r3, [r7, #8]
 8007a8a:	1cd9      	adds	r1, r3, #3
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f7fe fef2 	bl	8006878 <bme68x_get_regs>
 8007a94:	4603      	mov	r3, r0
 8007a96:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            if (rslt == BME68X_OK)
 8007a9a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d10c      	bne.n	8007abc <read_field_data+0x1aa>
            {
                rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0 + data->gas_index, &data->idac, 1, dev);
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	785b      	ldrb	r3, [r3, #1]
 8007aa6:	3350      	adds	r3, #80	@ 0x50
 8007aa8:	b2d8      	uxtb	r0, r3
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	1d19      	adds	r1, r3, #4
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	f7fe fee1 	bl	8006878 <bme68x_get_regs>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8007abc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d10c      	bne.n	8007ade <read_field_data+0x1cc>
            {
                rslt = bme68x_get_regs(BME68X_REG_GAS_WAIT0 + data->gas_index, &data->gas_wait, 1, dev);
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	785b      	ldrb	r3, [r3, #1]
 8007ac8:	3364      	adds	r3, #100	@ 0x64
 8007aca:	b2d8      	uxtb	r0, r3
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	1d59      	adds	r1, r3, #5
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f7fe fed0 	bl	8006878 <bme68x_get_regs>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8007ade:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d139      	bne.n	8007b5a <read_field_data+0x248>
            {
                data->temperature = calc_temperature(adc_temp, dev);
 8007ae6:	6879      	ldr	r1, [r7, #4]
 8007ae8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007aea:	f7ff facd 	bl	8007088 <calc_temperature>
 8007aee:	eef0 7a40 	vmov.f32	s15, s0
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	edc3 7a03 	vstr	s15, [r3, #12]
                data->pressure = calc_pressure(adc_pres, dev);
 8007af8:	6879      	ldr	r1, [r7, #4]
 8007afa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007afc:	f7ff fb4a 	bl	8007194 <calc_pressure>
 8007b00:	eef0 7a40 	vmov.f32	s15, s0
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	edc3 7a04 	vstr	s15, [r3, #16]
                data->humidity = calc_humidity(adc_hum, dev);
 8007b0a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007b0c:	6879      	ldr	r1, [r7, #4]
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7ff fc82 	bl	8007418 <calc_humidity>
 8007b14:	eef0 7a40 	vmov.f32	s15, s0
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	edc3 7a05 	vstr	s15, [r3, #20]
                if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d10c      	bne.n	8007b40 <read_field_data+0x22e>
                {
                    data->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 8007b26:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8007b2a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b2c:	4611      	mov	r1, r2
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7ff fde0 	bl	80076f4 <calc_gas_resistance_high>
 8007b34:	eef0 7a40 	vmov.f32	s15, s0
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	edc3 7a06 	vstr	s15, [r3, #24]
                else
                {
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
                }

                break;
 8007b3e:	e026      	b.n	8007b8e <read_field_data+0x27c>
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8007b40:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8007b44:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	4618      	mov	r0, r3
 8007b4a:	f7ff fd31 	bl	80075b0 <calc_gas_resistance_low>
 8007b4e:	eef0 7a40 	vmov.f32	s15, s0
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	edc3 7a06 	vstr	s15, [r3, #24]
                break;
 8007b58:	e019      	b.n	8007b8e <read_field_data+0x27c>
            }
        }

        if (rslt == BME68X_OK)
 8007b5a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d107      	bne.n	8007b72 <read_field_data+0x260>
        {
            dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	6852      	ldr	r2, [r2, #4]
 8007b6a:	4611      	mov	r1, r2
 8007b6c:	f242 7010 	movw	r0, #10000	@ 0x2710
 8007b70:	4798      	blx	r3
        }

        tries--;
 8007b72:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007b76:	3b01      	subs	r3, #1
 8007b78:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    while ((tries) && (rslt == BME68X_OK))
 8007b7c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d004      	beq.n	8007b8e <read_field_data+0x27c>
 8007b84:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	f43f aed9 	beq.w	8007940 <read_field_data+0x2e>
    }

    return rslt;
 8007b8e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3738      	adds	r7, #56	@ 0x38
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <read_all_field_data>:

/* This internal API is used to read all data fields of the sensor */
static int8_t read_all_field_data(struct bme68x_data * const data[], struct bme68x_dev *dev)
{
 8007b9a:	b590      	push	{r4, r7, lr}
 8007b9c:	b09d      	sub	sp, #116	@ 0x74
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
 8007ba2:	6039      	str	r1, [r7, #0]
    int8_t rslt = BME68X_OK;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    uint8_t buff[BME68X_LEN_FIELD * 3] = { 0 };
 8007baa:	2300      	movs	r3, #0
 8007bac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007bb2:	222f      	movs	r2, #47	@ 0x2f
 8007bb4:	2100      	movs	r1, #0
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f006 f9d9 	bl	800df6e <memset>
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t off;
    uint8_t set_val[30] = { 0 }; /* idac, res_heat, gas_wait */
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	60bb      	str	r3, [r7, #8]
 8007bc0:	f107 030c 	add.w	r3, r7, #12
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	601a      	str	r2, [r3, #0]
 8007bc8:	605a      	str	r2, [r3, #4]
 8007bca:	609a      	str	r2, [r3, #8]
 8007bcc:	60da      	str	r2, [r3, #12]
 8007bce:	611a      	str	r2, [r3, #16]
 8007bd0:	615a      	str	r2, [r3, #20]
 8007bd2:	831a      	strh	r2, [r3, #24]
    uint8_t i;

    if (!data[0] && !data[1] && !data[2])
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10c      	bne.n	8007bf6 <read_all_field_data+0x5c>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	3304      	adds	r3, #4
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d107      	bne.n	8007bf6 <read_all_field_data+0x5c>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	3308      	adds	r3, #8
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d102      	bne.n	8007bf6 <read_all_field_data+0x5c>
    {
        rslt = BME68X_E_NULL_PTR;
 8007bf0:	23ff      	movs	r3, #255	@ 0xff
 8007bf2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8007bf6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d109      	bne.n	8007c12 <read_all_field_data+0x78>
    {
        rslt = bme68x_get_regs(BME68X_REG_FIELD0, buff, (uint32_t) BME68X_LEN_FIELD * 3, dev);
 8007bfe:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	2233      	movs	r2, #51	@ 0x33
 8007c06:	201d      	movs	r0, #29
 8007c08:	f7fe fe36 	bl	8006878 <bme68x_get_regs>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8007c12:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d109      	bne.n	8007c2e <read_all_field_data+0x94>
    {
        rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0, set_val, 30, dev);
 8007c1a:	f107 0108 	add.w	r1, r7, #8
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	221e      	movs	r2, #30
 8007c22:	2050      	movs	r0, #80	@ 0x50
 8007c24:	f7fe fe28 	bl	8006878 <bme68x_get_regs>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8007c2e:	2300      	movs	r3, #0
 8007c30:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8007c34:	e1ce      	b.n	8007fd4 <read_all_field_data+0x43a>
    {
        off = (uint8_t)(i * BME68X_LEN_FIELD);
 8007c36:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	0112      	lsls	r2, r2, #4
 8007c3e:	4413      	add	r3, r2
 8007c40:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
        data[i]->status = buff[off] & BME68X_NEW_DATA_MSK;
 8007c44:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007c48:	3370      	adds	r3, #112	@ 0x70
 8007c4a:	443b      	add	r3, r7
 8007c4c:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8007c50:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	6879      	ldr	r1, [r7, #4]
 8007c58:	440b      	add	r3, r1
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8007c60:	b2d2      	uxtb	r2, r2
 8007c62:	701a      	strb	r2, [r3, #0]
        data[i]->gas_index = buff[off] & BME68X_GAS_INDEX_MSK;
 8007c64:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007c68:	3370      	adds	r3, #112	@ 0x70
 8007c6a:	443b      	add	r3, r7
 8007c6c:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8007c70:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	6879      	ldr	r1, [r7, #4]
 8007c78:	440b      	add	r3, r1
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f002 020f 	and.w	r2, r2, #15
 8007c80:	b2d2      	uxtb	r2, r2
 8007c82:	705a      	strb	r2, [r3, #1]
        data[i]->meas_index = buff[off + 1];
 8007c84:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007c88:	1c5a      	adds	r2, r3, #1
 8007c8a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	6879      	ldr	r1, [r7, #4]
 8007c92:	440b      	add	r3, r1
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	3270      	adds	r2, #112	@ 0x70
 8007c98:	443a      	add	r2, r7
 8007c9a:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8007c9e:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres =
            (uint32_t) (((uint32_t) buff[off + 2] * 4096) | ((uint32_t) buff[off + 3] * 16) |
 8007ca0:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007ca4:	3302      	adds	r3, #2
 8007ca6:	3370      	adds	r3, #112	@ 0x70
 8007ca8:	443b      	add	r3, r7
 8007caa:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007cae:	031a      	lsls	r2, r3, #12
 8007cb0:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007cb4:	3303      	adds	r3, #3
 8007cb6:	3370      	adds	r3, #112	@ 0x70
 8007cb8:	443b      	add	r3, r7
 8007cba:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007cbe:	011b      	lsls	r3, r3, #4
 8007cc0:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 4] / 16));
 8007cc2:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8007cc6:	3204      	adds	r2, #4
 8007cc8:	3270      	adds	r2, #112	@ 0x70
 8007cca:	443a      	add	r2, r7
 8007ccc:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8007cd0:	0912      	lsrs	r2, r2, #4
 8007cd2:	b2d2      	uxtb	r2, r2
        adc_pres =
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	66bb      	str	r3, [r7, #104]	@ 0x68
        adc_temp =
            (uint32_t) (((uint32_t) buff[off + 5] * 4096) | ((uint32_t) buff[off + 6] * 16) |
 8007cd8:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007cdc:	3305      	adds	r3, #5
 8007cde:	3370      	adds	r3, #112	@ 0x70
 8007ce0:	443b      	add	r3, r7
 8007ce2:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007ce6:	031a      	lsls	r2, r3, #12
 8007ce8:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007cec:	3306      	adds	r3, #6
 8007cee:	3370      	adds	r3, #112	@ 0x70
 8007cf0:	443b      	add	r3, r7
 8007cf2:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007cf6:	011b      	lsls	r3, r3, #4
 8007cf8:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 7] / 16));
 8007cfa:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8007cfe:	3207      	adds	r2, #7
 8007d00:	3270      	adds	r2, #112	@ 0x70
 8007d02:	443a      	add	r2, r7
 8007d04:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8007d08:	0912      	lsrs	r2, r2, #4
 8007d0a:	b2d2      	uxtb	r2, r2
        adc_temp =
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	667b      	str	r3, [r7, #100]	@ 0x64
        adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256) | (uint32_t) buff[off + 9]);
 8007d10:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007d14:	3308      	adds	r3, #8
 8007d16:	3370      	adds	r3, #112	@ 0x70
 8007d18:	443b      	add	r3, r7
 8007d1a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007d1e:	021b      	lsls	r3, r3, #8
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8007d26:	3209      	adds	r2, #9
 8007d28:	3270      	adds	r2, #112	@ 0x70
 8007d2a:	443a      	add	r2, r7
 8007d2c:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
        adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4 | (((uint32_t) buff[off + 14]) / 64));
 8007d36:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007d3a:	330d      	adds	r3, #13
 8007d3c:	3370      	adds	r3, #112	@ 0x70
 8007d3e:	443b      	add	r3, r7
 8007d40:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007d44:	009b      	lsls	r3, r3, #2
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8007d4c:	320e      	adds	r2, #14
 8007d4e:	3270      	adds	r2, #112	@ 0x70
 8007d50:	443a      	add	r2, r7
 8007d52:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8007d56:	0992      	lsrs	r2, r2, #6
 8007d58:	b2d2      	uxtb	r2, r2
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
        adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4 | (((uint32_t) buff[off + 16]) / 64));
 8007d60:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007d64:	330f      	adds	r3, #15
 8007d66:	3370      	adds	r3, #112	@ 0x70
 8007d68:	443b      	add	r3, r7
 8007d6a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007d6e:	009b      	lsls	r3, r3, #2
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8007d76:	3210      	adds	r2, #16
 8007d78:	3270      	adds	r2, #112	@ 0x70
 8007d7a:	443a      	add	r2, r7
 8007d7c:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8007d80:	0992      	lsrs	r2, r2, #6
 8007d82:	b2d2      	uxtb	r2, r2
 8007d84:	4313      	orrs	r3, r2
 8007d86:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        gas_range_l = buff[off + 14] & BME68X_GAS_RANGE_MSK;
 8007d8a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007d8e:	330e      	adds	r3, #14
 8007d90:	3370      	adds	r3, #112	@ 0x70
 8007d92:	443b      	add	r3, r7
 8007d94:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007d98:	f003 030f 	and.w	r3, r3, #15
 8007d9c:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        gas_range_h = buff[off + 16] & BME68X_GAS_RANGE_MSK;
 8007da0:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007da4:	3310      	adds	r3, #16
 8007da6:	3370      	adds	r3, #112	@ 0x70
 8007da8:	443b      	add	r3, r7
 8007daa:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007dae:	f003 030f 	and.w	r3, r3, #15
 8007db2:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d13a      	bne.n	8007e34 <read_all_field_data+0x29a>
        {
            data[i]->status |= buff[off + 16] & BME68X_GASM_VALID_MSK;
 8007dbe:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007dc2:	009b      	lsls	r3, r3, #2
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	b25a      	sxtb	r2, r3
 8007dce:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007dd2:	3310      	adds	r3, #16
 8007dd4:	3370      	adds	r3, #112	@ 0x70
 8007dd6:	443b      	add	r3, r7
 8007dd8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007ddc:	b25b      	sxtb	r3, r3
 8007dde:	f003 0320 	and.w	r3, r3, #32
 8007de2:	b25b      	sxtb	r3, r3
 8007de4:	4313      	orrs	r3, r2
 8007de6:	b259      	sxtb	r1, r3
 8007de8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	4413      	add	r3, r2
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	b2ca      	uxtb	r2, r1
 8007df6:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 16] & BME68X_HEAT_STAB_MSK;
 8007df8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	4413      	add	r3, r2
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	b25a      	sxtb	r2, r3
 8007e08:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007e0c:	3310      	adds	r3, #16
 8007e0e:	3370      	adds	r3, #112	@ 0x70
 8007e10:	443b      	add	r3, r7
 8007e12:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007e16:	b25b      	sxtb	r3, r3
 8007e18:	f003 0310 	and.w	r3, r3, #16
 8007e1c:	b25b      	sxtb	r3, r3
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	b259      	sxtb	r1, r3
 8007e22:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007e26:	009b      	lsls	r3, r3, #2
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	b2ca      	uxtb	r2, r1
 8007e30:	701a      	strb	r2, [r3, #0]
 8007e32:	e039      	b.n	8007ea8 <read_all_field_data+0x30e>
        }
        else
        {
            data[i]->status |= buff[off + 14] & BME68X_GASM_VALID_MSK;
 8007e34:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	687a      	ldr	r2, [r7, #4]
 8007e3c:	4413      	add	r3, r2
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	b25a      	sxtb	r2, r3
 8007e44:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007e48:	330e      	adds	r3, #14
 8007e4a:	3370      	adds	r3, #112	@ 0x70
 8007e4c:	443b      	add	r3, r7
 8007e4e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007e52:	b25b      	sxtb	r3, r3
 8007e54:	f003 0320 	and.w	r3, r3, #32
 8007e58:	b25b      	sxtb	r3, r3
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	b259      	sxtb	r1, r3
 8007e5e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007e62:	009b      	lsls	r3, r3, #2
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	4413      	add	r3, r2
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	b2ca      	uxtb	r2, r1
 8007e6c:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 14] & BME68X_HEAT_STAB_MSK;
 8007e6e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	4413      	add	r3, r2
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	b25a      	sxtb	r2, r3
 8007e7e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8007e82:	330e      	adds	r3, #14
 8007e84:	3370      	adds	r3, #112	@ 0x70
 8007e86:	443b      	add	r3, r7
 8007e88:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8007e8c:	b25b      	sxtb	r3, r3
 8007e8e:	f003 0310 	and.w	r3, r3, #16
 8007e92:	b25b      	sxtb	r3, r3
 8007e94:	4313      	orrs	r3, r2
 8007e96:	b259      	sxtb	r1, r3
 8007e98:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	687a      	ldr	r2, [r7, #4]
 8007ea0:	4413      	add	r3, r2
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	b2ca      	uxtb	r2, r1
 8007ea6:	701a      	strb	r2, [r3, #0]
        }

        data[i]->idac = set_val[data[i]->gas_index];
 8007ea8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007eac:	009b      	lsls	r3, r3, #2
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	4413      	add	r3, r2
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	785b      	ldrb	r3, [r3, #1]
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	4413      	add	r3, r2
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f101 0270 	add.w	r2, r1, #112	@ 0x70
 8007ec8:	443a      	add	r2, r7
 8007eca:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8007ece:	711a      	strb	r2, [r3, #4]
        data[i]->res_heat = set_val[10 + data[i]->gas_index];
 8007ed0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	4413      	add	r3, r2
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	785b      	ldrb	r3, [r3, #1]
 8007ede:	f103 020a 	add.w	r2, r3, #10
 8007ee2:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	6879      	ldr	r1, [r7, #4]
 8007eea:	440b      	add	r3, r1
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3270      	adds	r2, #112	@ 0x70
 8007ef0:	443a      	add	r2, r7
 8007ef2:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8007ef6:	70da      	strb	r2, [r3, #3]
        data[i]->gas_wait = set_val[20 + data[i]->gas_index];
 8007ef8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007efc:	009b      	lsls	r3, r3, #2
 8007efe:	687a      	ldr	r2, [r7, #4]
 8007f00:	4413      	add	r3, r2
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	785b      	ldrb	r3, [r3, #1]
 8007f06:	f103 0214 	add.w	r2, r3, #20
 8007f0a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	6879      	ldr	r1, [r7, #4]
 8007f12:	440b      	add	r3, r1
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	3270      	adds	r2, #112	@ 0x70
 8007f18:	443a      	add	r2, r7
 8007f1a:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8007f1e:	715a      	strb	r2, [r3, #5]
        data[i]->temperature = calc_temperature(adc_temp, dev);
 8007f20:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	4413      	add	r3, r2
 8007f2a:	681c      	ldr	r4, [r3, #0]
 8007f2c:	6839      	ldr	r1, [r7, #0]
 8007f2e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8007f30:	f7ff f8aa 	bl	8007088 <calc_temperature>
 8007f34:	eef0 7a40 	vmov.f32	s15, s0
 8007f38:	edc4 7a03 	vstr	s15, [r4, #12]
        data[i]->pressure = calc_pressure(adc_pres, dev);
 8007f3c:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	687a      	ldr	r2, [r7, #4]
 8007f44:	4413      	add	r3, r2
 8007f46:	681c      	ldr	r4, [r3, #0]
 8007f48:	6839      	ldr	r1, [r7, #0]
 8007f4a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8007f4c:	f7ff f922 	bl	8007194 <calc_pressure>
 8007f50:	eef0 7a40 	vmov.f32	s15, s0
 8007f54:	edc4 7a04 	vstr	s15, [r4, #16]
        data[i]->humidity = calc_humidity(adc_hum, dev);
 8007f58:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	4413      	add	r3, r2
 8007f62:	681c      	ldr	r4, [r3, #0]
 8007f64:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007f68:	6839      	ldr	r1, [r7, #0]
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f7ff fa54 	bl	8007418 <calc_humidity>
 8007f70:	eef0 7a40 	vmov.f32	s15, s0
 8007f74:	edc4 7a05 	vstr	s15, [r4, #20]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d112      	bne.n	8007fa6 <read_all_field_data+0x40c>
        {
            data[i]->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 8007f80:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007f84:	009b      	lsls	r3, r3, #2
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	4413      	add	r3, r2
 8007f8a:	681c      	ldr	r4, [r3, #0]
 8007f8c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8007f90:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8007f94:	4611      	mov	r1, r2
 8007f96:	4618      	mov	r0, r3
 8007f98:	f7ff fbac 	bl	80076f4 <calc_gas_resistance_high>
 8007f9c:	eef0 7a40 	vmov.f32	s15, s0
 8007fa0:	edc4 7a06 	vstr	s15, [r4, #24]
 8007fa4:	e011      	b.n	8007fca <read_all_field_data+0x430>
        }
        else
        {
            data[i]->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8007fa6:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	4413      	add	r3, r2
 8007fb0:	681c      	ldr	r4, [r3, #0]
 8007fb2:	f897 105d 	ldrb.w	r1, [r7, #93]	@ 0x5d
 8007fb6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8007fba:	683a      	ldr	r2, [r7, #0]
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f7ff faf7 	bl	80075b0 <calc_gas_resistance_low>
 8007fc2:	eef0 7a40 	vmov.f32	s15, s0
 8007fc6:	edc4 7a06 	vstr	s15, [r4, #24]
    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8007fca:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007fce:	3301      	adds	r3, #1
 8007fd0:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8007fd4:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d804      	bhi.n	8007fe6 <read_all_field_data+0x44c>
 8007fdc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f43f ae28 	beq.w	8007c36 <read_all_field_data+0x9c>
        }
    }

    return rslt;
 8007fe6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3774      	adds	r7, #116	@ 0x74
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd90      	pop	{r4, r7, pc}

08007ff2 <set_mem_page>:

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 8007ff2:	b590      	push	{r4, r7, lr}
 8007ff4:	b085      	sub	sp, #20
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	6039      	str	r1, [r7, #0]
 8007ffc:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 8007ffe:	6838      	ldr	r0, [r7, #0]
 8008000:	f000 f8b8 	bl	8008174 <null_ptr_check>
 8008004:	4603      	mov	r3, r0
 8008006:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 8008008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d14f      	bne.n	80080b0 <set_mem_page+0xbe>
    {
        if (reg_addr > 0x7f)
 8008010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008014:	2b00      	cmp	r3, #0
 8008016:	da02      	bge.n	800801e <set_mem_page+0x2c>
        {
            mem_page = BME68X_MEM_PAGE1;
 8008018:	2300      	movs	r3, #0
 800801a:	73bb      	strb	r3, [r7, #14]
 800801c:	e001      	b.n	8008022 <set_mem_page+0x30>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 800801e:	2310      	movs	r3, #16
 8008020:	73bb      	strb	r3, [r7, #14]
        }

        if (mem_page != dev->mem_page)
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	7b5b      	ldrb	r3, [r3, #13]
 8008026:	7bba      	ldrb	r2, [r7, #14]
 8008028:	429a      	cmp	r2, r3
 800802a:	d041      	beq.n	80080b0 <set_mem_page+0xbe>
        {
            dev->mem_page = mem_page;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	7bba      	ldrb	r2, [r7, #14]
 8008030:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	f107 010d 	add.w	r1, r7, #13
 800803e:	2201      	movs	r2, #1
 8008040:	20f3      	movs	r0, #243	@ 0xf3
 8008042:	47a0      	blx	r4
 8008044:	4603      	mov	r3, r0
 8008046:	461a      	mov	r2, r3
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            if (dev->intf_rslt != 0)
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8008054:	2b00      	cmp	r3, #0
 8008056:	d001      	beq.n	800805c <set_mem_page+0x6a>
            {
                rslt = BME68X_E_COM_FAIL;
 8008058:	23fe      	movs	r3, #254	@ 0xfe
 800805a:	73fb      	strb	r3, [r7, #15]
            }

            if (rslt == BME68X_OK)
 800805c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d125      	bne.n	80080b0 <set_mem_page+0xbe>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 8008064:	7b7b      	ldrb	r3, [r7, #13]
 8008066:	f023 0310 	bic.w	r3, r3, #16
 800806a:	b2db      	uxtb	r3, r3
 800806c:	737b      	strb	r3, [r7, #13]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	7b5b      	ldrb	r3, [r3, #13]
 8008072:	b25b      	sxtb	r3, r3
 8008074:	f003 0310 	and.w	r3, r3, #16
 8008078:	b25a      	sxtb	r2, r3
 800807a:	7b7b      	ldrb	r3, [r7, #13]
 800807c:	b25b      	sxtb	r3, r3
 800807e:	4313      	orrs	r3, r2
 8008080:	b25b      	sxtb	r3, r3
 8008082:	b2db      	uxtb	r3, r3
 8008084:	737b      	strb	r3, [r7, #13]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	f107 010d 	add.w	r1, r7, #13
 8008092:	2201      	movs	r2, #1
 8008094:	2073      	movs	r0, #115	@ 0x73
 8008096:	47a0      	blx	r4
 8008098:	4603      	mov	r3, r0
 800809a:	461a      	mov	r2, r3
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d001      	beq.n	80080b0 <set_mem_page+0xbe>
                {
                    rslt = BME68X_E_COM_FAIL;
 80080ac:	23fe      	movs	r3, #254	@ 0xfe
 80080ae:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 80080b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3714      	adds	r7, #20
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd90      	pop	{r4, r7, pc}

080080bc <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 80080bc:	b590      	push	{r4, r7, lr}
 80080be:	b085      	sub	sp, #20
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 f855 	bl	8008174 <null_ptr_check>
 80080ca:	4603      	mov	r3, r0
 80080cc:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 80080ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d11b      	bne.n	800810e <get_mem_page+0x52>
    {
        dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	f107 010e 	add.w	r1, r7, #14
 80080e2:	2201      	movs	r2, #1
 80080e4:	20f3      	movs	r0, #243	@ 0xf3
 80080e6:	47a0      	blx	r4
 80080e8:	4603      	mov	r3, r0
 80080ea:	461a      	mov	r2, r3
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d002      	beq.n	8008102 <get_mem_page+0x46>
        {
            rslt = BME68X_E_COM_FAIL;
 80080fc:	23fe      	movs	r3, #254	@ 0xfe
 80080fe:	73fb      	strb	r3, [r7, #15]
 8008100:	e005      	b.n	800810e <get_mem_page+0x52>
        }
        else
        {
            dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 8008102:	7bbb      	ldrb	r3, [r7, #14]
 8008104:	f003 0310 	and.w	r3, r3, #16
 8008108:	b2da      	uxtb	r2, r3
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	735a      	strb	r2, [r3, #13]
        }
    }

    return rslt;
 800810e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008112:	4618      	mov	r0, r3
 8008114:	3714      	adds	r7, #20
 8008116:	46bd      	mov	sp, r7
 8008118:	bd90      	pop	{r4, r7, pc}

0800811a <boundary_check>:

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max, struct bme68x_dev *dev)
{
 800811a:	b580      	push	{r7, lr}
 800811c:	b086      	sub	sp, #24
 800811e:	af00      	add	r7, sp, #0
 8008120:	60f8      	str	r0, [r7, #12]
 8008122:	460b      	mov	r3, r1
 8008124:	607a      	str	r2, [r7, #4]
 8008126:	72fb      	strb	r3, [r7, #11]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 f823 	bl	8008174 <null_ptr_check>
 800812e:	4603      	mov	r3, r0
 8008130:	75fb      	strb	r3, [r7, #23]
    if ((value != NULL) && (rslt == BME68X_OK))
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d015      	beq.n	8008164 <boundary_check+0x4a>
 8008138:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d111      	bne.n	8008164 <boundary_check+0x4a>
    {
        /* Check if value is above maximum value */
        if (*value > max)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	7afa      	ldrb	r2, [r7, #11]
 8008146:	429a      	cmp	r2, r3
 8008148:	d20e      	bcs.n	8008168 <boundary_check+0x4e>
        {
            /* Auto correct the invalid value to maximum value */
            *value = max;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	7afa      	ldrb	r2, [r7, #11]
 800814e:	701a      	strb	r2, [r3, #0]
            dev->info_msg |= BME68X_I_PARAM_CORR;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008156:	f043 0301 	orr.w	r3, r3, #1
 800815a:	b2da      	uxtb	r2, r3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (*value > max)
 8008162:	e001      	b.n	8008168 <boundary_check+0x4e>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8008164:	23ff      	movs	r3, #255	@ 0xff
 8008166:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8008168:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800816c:	4618      	mov	r0, r3
 800816e:	3718      	adds	r7, #24
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 8008174:	b480      	push	{r7}
 8008176:	b085      	sub	sp, #20
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 800817c:	2300      	movs	r3, #0
 800817e:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00b      	beq.n	800819e <null_ptr_check+0x2a>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800818a:	2b00      	cmp	r3, #0
 800818c:	d007      	beq.n	800819e <null_ptr_check+0x2a>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008192:	2b00      	cmp	r3, #0
 8008194:	d003      	beq.n	800819e <null_ptr_check+0x2a>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800819a:	2b00      	cmp	r3, #0
 800819c:	d101      	bne.n	80081a2 <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 800819e:	23ff      	movs	r3, #255	@ 0xff
 80081a0:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80081a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3714      	adds	r7, #20
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr
	...

080081b4 <set_conf>:

/* This internal API is used to set heater configurations */
static int8_t set_conf(const struct bme68x_heatr_conf *conf, uint8_t op_mode, uint8_t *nb_conv, struct bme68x_dev *dev)
{
 80081b4:	b590      	push	{r4, r7, lr}
 80081b6:	b093      	sub	sp, #76	@ 0x4c
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	607a      	str	r2, [r7, #4]
 80081be:	603b      	str	r3, [r7, #0]
 80081c0:	460b      	mov	r3, r1
 80081c2:	72fb      	strb	r3, [r7, #11]
    int8_t rslt = BME68X_OK;
 80081c4:	2300      	movs	r3, #0
 80081c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t i;
    uint8_t shared_dur;
    uint8_t write_len = 0;
 80081ca:	2300      	movs	r3, #0
 80081cc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t heater_dur_shared_addr = BME68X_REG_SHD_HEATR_DUR;
 80081d0:	236e      	movs	r3, #110	@ 0x6e
 80081d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    uint8_t rh_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80081d6:	4aa1      	ldr	r2, [pc, #644]	@ (800845c <set_conf+0x2a8>)
 80081d8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80081dc:	ca07      	ldmia	r2, {r0, r1, r2}
 80081de:	c303      	stmia	r3!, {r0, r1}
 80081e0:	801a      	strh	r2, [r3, #0]
    uint8_t rh_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80081e2:	4a9e      	ldr	r2, [pc, #632]	@ (800845c <set_conf+0x2a8>)
 80081e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80081e8:	ca07      	ldmia	r2, {r0, r1, r2}
 80081ea:	c303      	stmia	r3!, {r0, r1}
 80081ec:	801a      	strh	r2, [r3, #0]
    uint8_t gw_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80081ee:	4a9b      	ldr	r2, [pc, #620]	@ (800845c <set_conf+0x2a8>)
 80081f0:	f107 0320 	add.w	r3, r7, #32
 80081f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80081f6:	c303      	stmia	r3!, {r0, r1}
 80081f8:	801a      	strh	r2, [r3, #0]
    uint8_t gw_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 80081fa:	4a98      	ldr	r2, [pc, #608]	@ (800845c <set_conf+0x2a8>)
 80081fc:	f107 0314 	add.w	r3, r7, #20
 8008200:	ca07      	ldmia	r2, {r0, r1, r2}
 8008202:	c303      	stmia	r3!, {r0, r1}
 8008204:	801a      	strh	r2, [r3, #0]

    switch (op_mode)
 8008206:	7afb      	ldrb	r3, [r7, #11]
 8008208:	2b03      	cmp	r3, #3
 800820a:	d024      	beq.n	8008256 <set_conf+0xa2>
 800820c:	2b03      	cmp	r3, #3
 800820e:	f300 80f9 	bgt.w	8008404 <set_conf+0x250>
 8008212:	2b01      	cmp	r3, #1
 8008214:	d002      	beq.n	800821c <set_conf+0x68>
 8008216:	2b02      	cmp	r3, #2
 8008218:	d07c      	beq.n	8008314 <set_conf+0x160>
 800821a:	e0f3      	b.n	8008404 <set_conf+0x250>
    {
        case BME68X_FORCED_MODE:
            rh_reg_addr[0] = BME68X_REG_RES_HEAT0;
 800821c:	235a      	movs	r3, #90	@ 0x5a
 800821e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            rh_reg_data[0] = calc_res_heat(conf->heatr_temp, dev);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	885b      	ldrh	r3, [r3, #2]
 8008226:	6839      	ldr	r1, [r7, #0]
 8008228:	4618      	mov	r0, r3
 800822a:	f7ff fa9d 	bl	8007768 <calc_res_heat>
 800822e:	4603      	mov	r3, r0
 8008230:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            gw_reg_addr[0] = BME68X_REG_GAS_WAIT0;
 8008234:	2364      	movs	r3, #100	@ 0x64
 8008236:	f887 3020 	strb.w	r3, [r7, #32]
            gw_reg_data[0] = calc_gas_wait(conf->heatr_dur);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	889b      	ldrh	r3, [r3, #4]
 800823e:	4618      	mov	r0, r3
 8008240:	f7ff fb42 	bl	80078c8 <calc_gas_wait>
 8008244:	4603      	mov	r3, r0
 8008246:	753b      	strb	r3, [r7, #20]
            (*nb_conv) = 0;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2200      	movs	r2, #0
 800824c:	701a      	strb	r2, [r3, #0]
            write_len = 1;
 800824e:	2301      	movs	r3, #1
 8008250:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8008254:	e0db      	b.n	800840e <set_conf+0x25a>
        case BME68X_SEQUENTIAL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d003      	beq.n	8008266 <set_conf+0xb2>
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d103      	bne.n	800826e <set_conf+0xba>
            {
                rslt = BME68X_E_NULL_PTR;
 8008266:	23ff      	movs	r3, #255	@ 0xff
 8008268:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 800826c:	e0cf      	b.n	800840e <set_conf+0x25a>
            }

            for (i = 0; i < conf->profile_len; i++)
 800826e:	2300      	movs	r3, #0
 8008270:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8008274:	e03f      	b.n	80082f6 <set_conf+0x142>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8008276:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800827a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800827e:	325a      	adds	r2, #90	@ 0x5a
 8008280:	b2d2      	uxtb	r2, r2
 8008282:	3348      	adds	r3, #72	@ 0x48
 8008284:	443b      	add	r3, r7
 8008286:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	689a      	ldr	r2, [r3, #8]
 800828e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008292:	005b      	lsls	r3, r3, #1
 8008294:	4413      	add	r3, r2
 8008296:	881b      	ldrh	r3, [r3, #0]
 8008298:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 800829c:	6839      	ldr	r1, [r7, #0]
 800829e:	4618      	mov	r0, r3
 80082a0:	f7ff fa62 	bl	8007768 <calc_res_heat>
 80082a4:	4603      	mov	r3, r0
 80082a6:	461a      	mov	r2, r3
 80082a8:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80082ac:	443b      	add	r3, r7
 80082ae:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80082b2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80082b6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80082ba:	3264      	adds	r2, #100	@ 0x64
 80082bc:	b2d2      	uxtb	r2, r2
 80082be:	3348      	adds	r3, #72	@ 0x48
 80082c0:	443b      	add	r3, r7
 80082c2:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = calc_gas_wait(conf->heatr_dur_prof[i]);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	68da      	ldr	r2, [r3, #12]
 80082ca:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80082ce:	005b      	lsls	r3, r3, #1
 80082d0:	4413      	add	r3, r2
 80082d2:	881b      	ldrh	r3, [r3, #0]
 80082d4:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 80082d8:	4618      	mov	r0, r3
 80082da:	f7ff faf5 	bl	80078c8 <calc_gas_wait>
 80082de:	4603      	mov	r3, r0
 80082e0:	461a      	mov	r2, r3
 80082e2:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80082e6:	443b      	add	r3, r7
 80082e8:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 80082ec:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80082f0:	3301      	adds	r3, #1
 80082f2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	7c1b      	ldrb	r3, [r3, #16]
 80082fa:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80082fe:	429a      	cmp	r2, r3
 8008300:	d3b9      	bcc.n	8008276 <set_conf+0xc2>
            }

            (*nb_conv) = conf->profile_len;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	7c1a      	ldrb	r2, [r3, #16]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	7c1b      	ldrb	r3, [r3, #16]
 800830e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 8008312:	e07c      	b.n	800840e <set_conf+0x25a>
        case BME68X_PARALLEL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d003      	beq.n	8008324 <set_conf+0x170>
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d103      	bne.n	800832c <set_conf+0x178>
            {
                rslt = BME68X_E_NULL_PTR;
 8008324:	23ff      	movs	r3, #255	@ 0xff
 8008326:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 800832a:	e070      	b.n	800840e <set_conf+0x25a>
            }

            if (conf->shared_heatr_dur == 0)
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	8a5b      	ldrh	r3, [r3, #18]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d102      	bne.n	800833a <set_conf+0x186>
            {
                rslt = BME68X_W_DEFINE_SHD_HEATR_DUR;
 8008334:	2303      	movs	r3, #3
 8008336:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            for (i = 0; i < conf->profile_len; i++)
 800833a:	2300      	movs	r3, #0
 800833c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8008340:	e03a      	b.n	80083b8 <set_conf+0x204>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 8008342:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008346:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800834a:	325a      	adds	r2, #90	@ 0x5a
 800834c:	b2d2      	uxtb	r2, r2
 800834e:	3348      	adds	r3, #72	@ 0x48
 8008350:	443b      	add	r3, r7
 8008352:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	689a      	ldr	r2, [r3, #8]
 800835a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800835e:	005b      	lsls	r3, r3, #1
 8008360:	4413      	add	r3, r2
 8008362:	881b      	ldrh	r3, [r3, #0]
 8008364:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 8008368:	6839      	ldr	r1, [r7, #0]
 800836a:	4618      	mov	r0, r3
 800836c:	f7ff f9fc 	bl	8007768 <calc_res_heat>
 8008370:	4603      	mov	r3, r0
 8008372:	461a      	mov	r2, r3
 8008374:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8008378:	443b      	add	r3, r7
 800837a:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 800837e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008382:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008386:	3264      	adds	r2, #100	@ 0x64
 8008388:	b2d2      	uxtb	r2, r2
 800838a:	3348      	adds	r3, #72	@ 0x48
 800838c:	443b      	add	r3, r7
 800838e:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = (uint8_t) conf->heatr_dur_prof[i];
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	68da      	ldr	r2, [r3, #12]
 8008396:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800839a:	005b      	lsls	r3, r3, #1
 800839c:	4413      	add	r3, r2
 800839e:	881a      	ldrh	r2, [r3, #0]
 80083a0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80083a4:	b2d2      	uxtb	r2, r2
 80083a6:	3348      	adds	r3, #72	@ 0x48
 80083a8:	443b      	add	r3, r7
 80083aa:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 80083ae:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80083b2:	3301      	adds	r3, #1
 80083b4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	7c1b      	ldrb	r3, [r3, #16]
 80083bc:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d3be      	bcc.n	8008342 <set_conf+0x18e>
            }

            (*nb_conv) = conf->profile_len;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	7c1a      	ldrb	r2, [r3, #16]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	7c1b      	ldrb	r3, [r3, #16]
 80083d0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            shared_dur = calc_heatr_dur_shared(conf->shared_heatr_dur);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	8a5b      	ldrh	r3, [r3, #18]
 80083d8:	4618      	mov	r0, r3
 80083da:	f000 f841 	bl	8008460 <calc_heatr_dur_shared>
 80083de:	4603      	mov	r3, r0
 80083e0:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
            if (rslt == BME68X_OK)
 80083e4:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d10f      	bne.n	800840c <set_conf+0x258>
            {
                rslt = bme68x_set_regs(&heater_dur_shared_addr, &shared_dur, 1, dev);
 80083ec:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 80083f0:	f107 0043 	add.w	r0, r7, #67	@ 0x43
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f7fe f9ae 	bl	8006758 <bme68x_set_regs>
 80083fc:	4603      	mov	r3, r0
 80083fe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            break;
 8008402:	e003      	b.n	800840c <set_conf+0x258>
        default:
            rslt = BME68X_W_DEFINE_OP_MODE;
 8008404:	2301      	movs	r3, #1
 8008406:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800840a:	e000      	b.n	800840e <set_conf+0x25a>
            break;
 800840c:	bf00      	nop
    }

    if (rslt == BME68X_OK)
 800840e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8008412:	2b00      	cmp	r3, #0
 8008414:	d10b      	bne.n	800842e <set_conf+0x27a>
    {
        rslt = bme68x_set_regs(rh_reg_addr, rh_reg_data, write_len, dev);
 8008416:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800841a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800841e:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	f7fe f998 	bl	8006758 <bme68x_set_regs>
 8008428:	4603      	mov	r3, r0
 800842a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    if (rslt == BME68X_OK)
 800842e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8008432:	2b00      	cmp	r3, #0
 8008434:	d10b      	bne.n	800844e <set_conf+0x29a>
    {
        rslt = bme68x_set_regs(gw_reg_addr, gw_reg_data, write_len, dev);
 8008436:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800843a:	f107 0114 	add.w	r1, r7, #20
 800843e:	f107 0020 	add.w	r0, r7, #32
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	f7fe f988 	bl	8006758 <bme68x_set_regs>
 8008448:	4603      	mov	r3, r0
 800844a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 800844e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8008452:	4618      	mov	r0, r3
 8008454:	374c      	adds	r7, #76	@ 0x4c
 8008456:	46bd      	mov	sp, r7
 8008458:	bd90      	pop	{r4, r7, pc}
 800845a:	bf00      	nop
 800845c:	0800f0b8 	.word	0x0800f0b8

08008460 <calc_heatr_dur_shared>:

/* This internal API is used to calculate the register value for
 * shared heater duration */
static uint8_t calc_heatr_dur_shared(uint16_t dur)
{
 8008460:	b480      	push	{r7}
 8008462:	b085      	sub	sp, #20
 8008464:	af00      	add	r7, sp, #0
 8008466:	4603      	mov	r3, r0
 8008468:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 800846a:	2300      	movs	r3, #0
 800846c:	73fb      	strb	r3, [r7, #15]
    uint8_t heatdurval;

    if (dur >= 0x783)
 800846e:	88fb      	ldrh	r3, [r7, #6]
 8008470:	f240 7282 	movw	r2, #1922	@ 0x782
 8008474:	4293      	cmp	r3, r2
 8008476:	d902      	bls.n	800847e <calc_heatr_dur_shared+0x1e>
    {
        heatdurval = 0xff; /* Max duration */
 8008478:	23ff      	movs	r3, #255	@ 0xff
 800847a:	73bb      	strb	r3, [r7, #14]
 800847c:	e01d      	b.n	80084ba <calc_heatr_dur_shared+0x5a>
    }
    else
    {
        /* Step size of 0.477ms */
        dur = (uint16_t)(((uint32_t)dur * 1000) / 477);
 800847e:	88fb      	ldrh	r3, [r7, #6]
 8008480:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008484:	fb03 f202 	mul.w	r2, r3, r2
 8008488:	4b0f      	ldr	r3, [pc, #60]	@ (80084c8 <calc_heatr_dur_shared+0x68>)
 800848a:	fba3 1302 	umull	r1, r3, r3, r2
 800848e:	1ad2      	subs	r2, r2, r3
 8008490:	0852      	lsrs	r2, r2, #1
 8008492:	4413      	add	r3, r2
 8008494:	0a1b      	lsrs	r3, r3, #8
 8008496:	80fb      	strh	r3, [r7, #6]
        while (dur > 0x3F)
 8008498:	e005      	b.n	80084a6 <calc_heatr_dur_shared+0x46>
        {
            dur = dur >> 2;
 800849a:	88fb      	ldrh	r3, [r7, #6]
 800849c:	089b      	lsrs	r3, r3, #2
 800849e:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 80084a0:	7bfb      	ldrb	r3, [r7, #15]
 80084a2:	3301      	adds	r3, #1
 80084a4:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 80084a6:	88fb      	ldrh	r3, [r7, #6]
 80084a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80084aa:	d8f6      	bhi.n	800849a <calc_heatr_dur_shared+0x3a>
        }

        heatdurval = (uint8_t)(dur + (factor * 64));
 80084ac:	88fb      	ldrh	r3, [r7, #6]
 80084ae:	b2da      	uxtb	r2, r3
 80084b0:	7bfb      	ldrb	r3, [r7, #15]
 80084b2:	019b      	lsls	r3, r3, #6
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	4413      	add	r3, r2
 80084b8:	73bb      	strb	r3, [r7, #14]
    }

    return heatdurval;
 80084ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3714      	adds	r7, #20
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	12c8b89f 	.word	0x12c8b89f

080084cc <sort_sensor_data>:

/* This internal API is used sort the sensor data */
static void sort_sensor_data(uint8_t low_index, uint8_t high_index, struct bme68x_data *field[])
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	4603      	mov	r3, r0
 80084d4:	603a      	str	r2, [r7, #0]
 80084d6:	71fb      	strb	r3, [r7, #7]
 80084d8:	460b      	mov	r3, r1
 80084da:	71bb      	strb	r3, [r7, #6]
    int16_t meas_index1;
    int16_t meas_index2;

    meas_index1 = (int16_t)field[low_index]->meas_index;
 80084dc:	79fb      	ldrb	r3, [r7, #7]
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	683a      	ldr	r2, [r7, #0]
 80084e2:	4413      	add	r3, r2
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	789b      	ldrb	r3, [r3, #2]
 80084e8:	81fb      	strh	r3, [r7, #14]
    meas_index2 = (int16_t)field[high_index]->meas_index;
 80084ea:	79bb      	ldrb	r3, [r7, #6]
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	683a      	ldr	r2, [r7, #0]
 80084f0:	4413      	add	r3, r2
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	789b      	ldrb	r3, [r3, #2]
 80084f6:	81bb      	strh	r3, [r7, #12]
    if ((field[low_index]->status & BME68X_NEW_DATA_MSK) && (field[high_index]->status & BME68X_NEW_DATA_MSK))
 80084f8:	79fb      	ldrb	r3, [r7, #7]
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	683a      	ldr	r2, [r7, #0]
 80084fe:	4413      	add	r3, r2
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	b25b      	sxtb	r3, r3
 8008506:	2b00      	cmp	r3, #0
 8008508:	da21      	bge.n	800854e <sort_sensor_data+0x82>
 800850a:	79bb      	ldrb	r3, [r7, #6]
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	683a      	ldr	r2, [r7, #0]
 8008510:	4413      	add	r3, r2
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	b25b      	sxtb	r3, r3
 8008518:	2b00      	cmp	r3, #0
 800851a:	da18      	bge.n	800854e <sort_sensor_data+0x82>
    {
        int16_t diff = meas_index2 - meas_index1;
 800851c:	89ba      	ldrh	r2, [r7, #12]
 800851e:	89fb      	ldrh	r3, [r7, #14]
 8008520:	1ad3      	subs	r3, r2, r3
 8008522:	b29b      	uxth	r3, r3
 8008524:	817b      	strh	r3, [r7, #10]
        if (((diff > -3) && (diff < 0)) || (diff > 2))
 8008526:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800852a:	f113 0f02 	cmn.w	r3, #2
 800852e:	db03      	blt.n	8008538 <sort_sensor_data+0x6c>
 8008530:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8008534:	2b00      	cmp	r3, #0
 8008536:	db03      	blt.n	8008540 <sort_sensor_data+0x74>
 8008538:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800853c:	2b02      	cmp	r3, #2
 800853e:	dd16      	ble.n	800856e <sort_sensor_data+0xa2>
        {
            swap_fields(low_index, high_index, field);
 8008540:	79b9      	ldrb	r1, [r7, #6]
 8008542:	79fb      	ldrb	r3, [r7, #7]
 8008544:	683a      	ldr	r2, [r7, #0]
 8008546:	4618      	mov	r0, r3
 8008548:	f000 f816 	bl	8008578 <swap_fields>
    {
 800854c:	e00f      	b.n	800856e <sort_sensor_data+0xa2>
        }
    }
    else if (field[high_index]->status & BME68X_NEW_DATA_MSK)
 800854e:	79bb      	ldrb	r3, [r7, #6]
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	683a      	ldr	r2, [r7, #0]
 8008554:	4413      	add	r3, r2
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	781b      	ldrb	r3, [r3, #0]
 800855a:	b25b      	sxtb	r3, r3
 800855c:	2b00      	cmp	r3, #0
 800855e:	da07      	bge.n	8008570 <sort_sensor_data+0xa4>
    {
        swap_fields(low_index, high_index, field);
 8008560:	79b9      	ldrb	r1, [r7, #6]
 8008562:	79fb      	ldrb	r3, [r7, #7]
 8008564:	683a      	ldr	r2, [r7, #0]
 8008566:	4618      	mov	r0, r3
 8008568:	f000 f806 	bl	8008578 <swap_fields>
     *         - diff > 2, case 4.
     *
     *     Here the limits of -3 and 2 derive from the fact that there are 3 fields.
     *     These values decrease or increase respectively if the number of fields increases.
     */
}
 800856c:	e000      	b.n	8008570 <sort_sensor_data+0xa4>
    {
 800856e:	bf00      	nop
}
 8008570:	bf00      	nop
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <swap_fields>:

/* This internal API is used sort the sensor data */
static void swap_fields(uint8_t index1, uint8_t index2, struct bme68x_data *field[])
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	4603      	mov	r3, r0
 8008580:	603a      	str	r2, [r7, #0]
 8008582:	71fb      	strb	r3, [r7, #7]
 8008584:	460b      	mov	r3, r1
 8008586:	71bb      	strb	r3, [r7, #6]
    struct bme68x_data *temp;

    temp = field[index1];
 8008588:	79fb      	ldrb	r3, [r7, #7]
 800858a:	009b      	lsls	r3, r3, #2
 800858c:	683a      	ldr	r2, [r7, #0]
 800858e:	4413      	add	r3, r2
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	60fb      	str	r3, [r7, #12]
    field[index1] = field[index2];
 8008594:	79bb      	ldrb	r3, [r7, #6]
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	683a      	ldr	r2, [r7, #0]
 800859a:	441a      	add	r2, r3
 800859c:	79fb      	ldrb	r3, [r7, #7]
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	6839      	ldr	r1, [r7, #0]
 80085a2:	440b      	add	r3, r1
 80085a4:	6812      	ldr	r2, [r2, #0]
 80085a6:	601a      	str	r2, [r3, #0]
    field[index2] = temp;
 80085a8:	79bb      	ldrb	r3, [r7, #6]
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	683a      	ldr	r2, [r7, #0]
 80085ae:	4413      	add	r3, r2
 80085b0:	68fa      	ldr	r2, [r7, #12]
 80085b2:	601a      	str	r2, [r3, #0]
}
 80085b4:	bf00      	nop
 80085b6:	3714      	adds	r7, #20
 80085b8:	46bd      	mov	sp, r7
 80085ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085be:	4770      	bx	lr

080085c0 <get_calib_data>:
    return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b08e      	sub	sp, #56	@ 0x38
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

    rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1, dev);
 80085c8:	f107 010c 	add.w	r1, r7, #12
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2217      	movs	r2, #23
 80085d0:	208a      	movs	r0, #138	@ 0x8a
 80085d2:	f7fe f951 	bl	8006878 <bme68x_get_regs>
 80085d6:	4603      	mov	r3, r0
 80085d8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (rslt == BME68X_OK)
 80085dc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d10b      	bne.n	80085fc <get_calib_data+0x3c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF2, &coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
 80085e4:	f107 030c 	add.w	r3, r7, #12
 80085e8:	f103 0117 	add.w	r1, r3, #23
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	220e      	movs	r2, #14
 80085f0:	20e1      	movs	r0, #225	@ 0xe1
 80085f2:	f7fe f941 	bl	8006878 <bme68x_get_regs>
 80085f6:	4603      	mov	r3, r0
 80085f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    if (rslt == BME68X_OK)
 80085fc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8008600:	2b00      	cmp	r3, #0
 8008602:	d10b      	bne.n	800861c <get_calib_data+0x5c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 8008604:	f107 030c 	add.w	r3, r7, #12
 8008608:	f103 0125 	add.w	r1, r3, #37	@ 0x25
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2205      	movs	r2, #5
 8008610:	2000      	movs	r0, #0
 8008612:	f7fe f931 	bl	8006878 <bme68x_get_regs>
 8008616:	4603      	mov	r3, r0
 8008618:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               &coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
                               BME68X_LEN_COEFF3,
                               dev);
    }

    if (rslt == BME68X_OK)
 800861c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8008620:	2b00      	cmp	r3, #0
 8008622:	f040 80cb 	bne.w	80087bc <get_calib_data+0x1fc>
    {
        /* Temperature related coefficients */
        dev->calib.par_t1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB], coeff_array[BME68X_IDX_T1_LSB]));
 8008626:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800862a:	021b      	lsls	r3, r3, #8
 800862c:	b21a      	sxth	r2, r3
 800862e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008632:	b21b      	sxth	r3, r3
 8008634:	4313      	orrs	r3, r2
 8008636:	b21b      	sxth	r3, r3
 8008638:	b29a      	uxth	r2, r3
        dev->calib.par_t1 =
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	83da      	strh	r2, [r3, #30]
        dev->calib.par_t2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB], coeff_array[BME68X_IDX_T2_LSB]));
 800863e:	7b7b      	ldrb	r3, [r7, #13]
 8008640:	021b      	lsls	r3, r3, #8
 8008642:	b21a      	sxth	r2, r3
 8008644:	7b3b      	ldrb	r3, [r7, #12]
 8008646:	b21b      	sxth	r3, r3
 8008648:	4313      	orrs	r3, r2
 800864a:	b21a      	sxth	r2, r3
        dev->calib.par_t2 =
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	841a      	strh	r2, [r3, #32]
        dev->calib.par_t3 = (int8_t)(coeff_array[BME68X_IDX_T3]);
 8008650:	7bbb      	ldrb	r3, [r7, #14]
 8008652:	b25a      	sxtb	r2, r3
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

        /* Pressure related coefficients */
        dev->calib.par_p1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB], coeff_array[BME68X_IDX_P1_LSB]));
 800865a:	7c7b      	ldrb	r3, [r7, #17]
 800865c:	021b      	lsls	r3, r3, #8
 800865e:	b21a      	sxth	r2, r3
 8008660:	7c3b      	ldrb	r3, [r7, #16]
 8008662:	b21b      	sxth	r3, r3
 8008664:	4313      	orrs	r3, r2
 8008666:	b21b      	sxth	r3, r3
 8008668:	b29a      	uxth	r2, r3
        dev->calib.par_p1 =
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib.par_p2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB], coeff_array[BME68X_IDX_P2_LSB]));
 800866e:	7cfb      	ldrb	r3, [r7, #19]
 8008670:	021b      	lsls	r3, r3, #8
 8008672:	b21a      	sxth	r2, r3
 8008674:	7cbb      	ldrb	r3, [r7, #18]
 8008676:	b21b      	sxth	r3, r3
 8008678:	4313      	orrs	r3, r2
 800867a:	b21a      	sxth	r2, r3
        dev->calib.par_p2 =
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib.par_p3 = (int8_t)coeff_array[BME68X_IDX_P3];
 8008680:	7d3b      	ldrb	r3, [r7, #20]
 8008682:	b25a      	sxtb	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        dev->calib.par_p4 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB], coeff_array[BME68X_IDX_P4_LSB]));
 800868a:	7dfb      	ldrb	r3, [r7, #23]
 800868c:	021b      	lsls	r3, r3, #8
 800868e:	b21a      	sxth	r2, r3
 8008690:	7dbb      	ldrb	r3, [r7, #22]
 8008692:	b21b      	sxth	r3, r3
 8008694:	4313      	orrs	r3, r2
 8008696:	b21a      	sxth	r2, r3
        dev->calib.par_p4 =
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib.par_p5 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB], coeff_array[BME68X_IDX_P5_LSB]));
 800869c:	7e7b      	ldrb	r3, [r7, #25]
 800869e:	021b      	lsls	r3, r3, #8
 80086a0:	b21a      	sxth	r2, r3
 80086a2:	7e3b      	ldrb	r3, [r7, #24]
 80086a4:	b21b      	sxth	r3, r3
 80086a6:	4313      	orrs	r3, r2
 80086a8:	b21a      	sxth	r2, r3
        dev->calib.par_p5 =
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib.par_p6 = (int8_t)(coeff_array[BME68X_IDX_P6]);
 80086ae:	7efb      	ldrb	r3, [r7, #27]
 80086b0:	b25a      	sxtb	r2, r3
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        dev->calib.par_p7 = (int8_t)(coeff_array[BME68X_IDX_P7]);
 80086b8:	7ebb      	ldrb	r3, [r7, #26]
 80086ba:	b25a      	sxtb	r2, r3
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        dev->calib.par_p8 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB], coeff_array[BME68X_IDX_P8_LSB]));
 80086c2:	7ffb      	ldrb	r3, [r7, #31]
 80086c4:	021b      	lsls	r3, r3, #8
 80086c6:	b21a      	sxth	r2, r3
 80086c8:	7fbb      	ldrb	r3, [r7, #30]
 80086ca:	b21b      	sxth	r3, r3
 80086cc:	4313      	orrs	r3, r2
 80086ce:	b21a      	sxth	r2, r3
        dev->calib.par_p8 =
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib.par_p9 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB], coeff_array[BME68X_IDX_P9_LSB]));
 80086d4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80086d8:	021b      	lsls	r3, r3, #8
 80086da:	b21a      	sxth	r2, r3
 80086dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80086e0:	b21b      	sxth	r3, r3
 80086e2:	4313      	orrs	r3, r2
 80086e4:	b21a      	sxth	r2, r3
        dev->calib.par_p9 =
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib.par_p10 = (uint8_t)(coeff_array[BME68X_IDX_P10]);
 80086ea:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Humidity related coefficients */
        dev->calib.par_h1 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 80086f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80086f8:	011b      	lsls	r3, r3, #4
 80086fa:	b21a      	sxth	r2, r3
                       (coeff_array[BME68X_IDX_H1_LSB] & BME68X_BIT_H1_DATA_MSK));
 80086fc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008700:	b21b      	sxth	r3, r3
 8008702:	f003 030f 	and.w	r3, r3, #15
 8008706:	b21b      	sxth	r3, r3
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8008708:	4313      	orrs	r3, r2
 800870a:	b21b      	sxth	r3, r3
 800870c:	b29a      	uxth	r2, r3
        dev->calib.par_h1 =
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	821a      	strh	r2, [r3, #16]
        dev->calib.par_h2 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H2_MSB] << 4) | ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 8008712:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008716:	011b      	lsls	r3, r3, #4
 8008718:	b21a      	sxth	r2, r3
 800871a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800871e:	091b      	lsrs	r3, r3, #4
 8008720:	b2db      	uxtb	r3, r3
 8008722:	b21b      	sxth	r3, r3
 8008724:	4313      	orrs	r3, r2
 8008726:	b21b      	sxth	r3, r3
 8008728:	b29a      	uxth	r2, r3
        dev->calib.par_h2 =
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	825a      	strh	r2, [r3, #18]
        dev->calib.par_h3 = (int8_t)coeff_array[BME68X_IDX_H3];
 800872e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008732:	b25a      	sxtb	r2, r3
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	751a      	strb	r2, [r3, #20]
        dev->calib.par_h4 = (int8_t)coeff_array[BME68X_IDX_H4];
 8008738:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800873c:	b25a      	sxtb	r2, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	755a      	strb	r2, [r3, #21]
        dev->calib.par_h5 = (int8_t)coeff_array[BME68X_IDX_H5];
 8008742:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008746:	b25a      	sxtb	r2, r3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	759a      	strb	r2, [r3, #22]
        dev->calib.par_h6 = (uint8_t)coeff_array[BME68X_IDX_H6];
 800874c:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	75da      	strb	r2, [r3, #23]
        dev->calib.par_h7 = (int8_t)coeff_array[BME68X_IDX_H7];
 8008754:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008758:	b25a      	sxtb	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	761a      	strb	r2, [r3, #24]

        /* Gas heater related coefficients */
        dev->calib.par_gh1 = (int8_t)coeff_array[BME68X_IDX_GH1];
 800875e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008762:	b25a      	sxtb	r2, r3
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	765a      	strb	r2, [r3, #25]
        dev->calib.par_gh2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_GH2_MSB], coeff_array[BME68X_IDX_GH2_LSB]));
 8008768:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800876c:	021b      	lsls	r3, r3, #8
 800876e:	b21a      	sxth	r2, r3
 8008770:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8008774:	b21b      	sxth	r3, r3
 8008776:	4313      	orrs	r3, r2
 8008778:	b21a      	sxth	r2, r3
        dev->calib.par_gh2 =
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	835a      	strh	r2, [r3, #26]
        dev->calib.par_gh3 = (int8_t)coeff_array[BME68X_IDX_GH3];
 800877e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008782:	b25a      	sxtb	r2, r3
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	771a      	strb	r2, [r3, #28]

        /* Other coefficients */
        dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE] & BME68X_RHRANGE_MSK) / 16);
 8008788:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800878c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008790:	2b00      	cmp	r3, #0
 8008792:	da00      	bge.n	8008796 <get_calib_data+0x1d6>
 8008794:	330f      	adds	r3, #15
 8008796:	111b      	asrs	r3, r3, #4
 8008798:	b2da      	uxtb	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        dev->calib.res_heat_val = (int8_t)coeff_array[BME68X_IDX_RES_HEAT_VAL];
 80087a0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80087a4:	b25a      	sxtb	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        dev->calib.range_sw_err = ((int8_t)(coeff_array[BME68X_IDX_RANGE_SW_ERR] & BME68X_RSERROR_MSK)) / 16;
 80087ac:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80087b0:	b25b      	sxtb	r3, r3
 80087b2:	111b      	asrs	r3, r3, #4
 80087b4:	b25a      	sxtb	r2, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }

    return rslt;
 80087bc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3738      	adds	r7, #56	@ 0x38
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data = 0;
 80087d0:	2300      	movs	r3, #0
 80087d2:	73bb      	strb	r3, [r7, #14]

    /* Read variant ID information register */
    rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 80087d4:	f107 010e 	add.w	r1, r7, #14
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2201      	movs	r2, #1
 80087dc:	20f0      	movs	r0, #240	@ 0xf0
 80087de:	f7fe f84b 	bl	8006878 <bme68x_get_regs>
 80087e2:	4603      	mov	r3, r0
 80087e4:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 80087e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d103      	bne.n	80087f6 <read_variant_id+0x2e>
    {
        dev->variant_id = reg_data;
 80087ee:	7bbb      	ldrb	r3, [r7, #14]
 80087f0:	461a      	mov	r2, r3
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	609a      	str	r2, [r3, #8]
    }

    return rslt;
 80087f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3710      	adds	r7, #16
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}
	...

08008804 <bme68x_start>:


volatile uint8_t err_code_2;

/* Complete init. function. */
int8_t bme68x_start(struct bme68x_data *dataPtr, I2C_HandleTypeDef *handler) {
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]

	// I2C handler copy
	memcpy(&BME68x_I2C_Handler, handler, sizeof(*handler));
 800880e:	2254      	movs	r2, #84	@ 0x54
 8008810:	6839      	ldr	r1, [r7, #0]
 8008812:	4820      	ldr	r0, [pc, #128]	@ (8008894 <bme68x_start+0x90>)
 8008814:	f005 fc27 	bl	800e066 <memcpy>

	// Init.
	//TODO: bme mal init ici ........!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	err_code_2 = bme68x_interface_init(&bme, BME68X_I2C_INTF);
 8008818:	2101      	movs	r1, #1
 800881a:	481f      	ldr	r0, [pc, #124]	@ (8008898 <bme68x_start+0x94>)
 800881c:	f000 f8f0 	bl	8008a00 <bme68x_interface_init>
 8008820:	4603      	mov	r3, r0
 8008822:	b2da      	uxtb	r2, r3
 8008824:	4b1d      	ldr	r3, [pc, #116]	@ (800889c <bme68x_start+0x98>)
 8008826:	701a      	strb	r2, [r3, #0]
	bme68x_init(&bme);
 8008828:	481b      	ldr	r0, [pc, #108]	@ (8008898 <bme68x_start+0x94>)
 800882a:	f7fd ff61 	bl	80066f0 <bme68x_init>

	// Init. for data variable
	BME68x_DATA = dataPtr;
 800882e:	4a1c      	ldr	r2, [pc, #112]	@ (80088a0 <bme68x_start+0x9c>)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6013      	str	r3, [r2, #0]

	// Configuration
	/* Check if rslt == BME68X_OK, report or handle if otherwise */
	conf.filter = BME68X_FILTER_SIZE_3;
 8008834:	4b1b      	ldr	r3, [pc, #108]	@ (80088a4 <bme68x_start+0xa0>)
 8008836:	2202      	movs	r2, #2
 8008838:	70da      	strb	r2, [r3, #3]
	conf.odr = BME68X_ODR_NONE;
 800883a:	4b1a      	ldr	r3, [pc, #104]	@ (80088a4 <bme68x_start+0xa0>)
 800883c:	2208      	movs	r2, #8
 800883e:	711a      	strb	r2, [r3, #4]
	conf.os_hum = BME68X_OS_2X;
 8008840:	4b18      	ldr	r3, [pc, #96]	@ (80088a4 <bme68x_start+0xa0>)
 8008842:	2202      	movs	r2, #2
 8008844:	701a      	strb	r2, [r3, #0]
	conf.os_pres = BME68X_OS_4X;
 8008846:	4b17      	ldr	r3, [pc, #92]	@ (80088a4 <bme68x_start+0xa0>)
 8008848:	2203      	movs	r2, #3
 800884a:	709a      	strb	r2, [r3, #2]
	conf.os_temp = BME68X_OS_8X;
 800884c:	4b15      	ldr	r3, [pc, #84]	@ (80088a4 <bme68x_start+0xa0>)
 800884e:	2204      	movs	r2, #4
 8008850:	705a      	strb	r2, [r3, #1]
	bme68x_set_conf(&conf, &bme);
 8008852:	4911      	ldr	r1, [pc, #68]	@ (8008898 <bme68x_start+0x94>)
 8008854:	4813      	ldr	r0, [pc, #76]	@ (80088a4 <bme68x_start+0xa0>)
 8008856:	f7fe f897 	bl	8006988 <bme68x_set_conf>

	// Heat conf.
	/* Check if rslt == BME68X_OK, report or handle if otherwise */
	heatr_conf.enable = BME68X_ENABLE;
 800885a:	4b13      	ldr	r3, [pc, #76]	@ (80088a8 <bme68x_start+0xa4>)
 800885c:	2201      	movs	r2, #1
 800885e:	701a      	strb	r2, [r3, #0]
	heatr_conf.heatr_temp = 320;
 8008860:	4b11      	ldr	r3, [pc, #68]	@ (80088a8 <bme68x_start+0xa4>)
 8008862:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8008866:	805a      	strh	r2, [r3, #2]
	heatr_conf.heatr_dur = 150;
 8008868:	4b0f      	ldr	r3, [pc, #60]	@ (80088a8 <bme68x_start+0xa4>)
 800886a:	2296      	movs	r2, #150	@ 0x96
 800886c:	809a      	strh	r2, [r3, #4]
	rslt = bme68x_set_heatr_conf(BME68X_FORCED_MODE, &heatr_conf, &bme);
 800886e:	4a0a      	ldr	r2, [pc, #40]	@ (8008898 <bme68x_start+0x94>)
 8008870:	490d      	ldr	r1, [pc, #52]	@ (80088a8 <bme68x_start+0xa4>)
 8008872:	2001      	movs	r0, #1
 8008874:	f7fe fb80 	bl	8006f78 <bme68x_set_heatr_conf>
 8008878:	4603      	mov	r3, r0
 800887a:	461a      	mov	r2, r3
 800887c:	4b0b      	ldr	r3, [pc, #44]	@ (80088ac <bme68x_start+0xa8>)
 800887e:	701a      	strb	r2, [r3, #0]

	// Gather gas reference for the IAQ calculation
	bme68x_GetGasReference();
 8008880:	f000 f908 	bl	8008a94 <bme68x_GetGasReference>

	return rslt;
 8008884:	4b09      	ldr	r3, [pc, #36]	@ (80088ac <bme68x_start+0xa8>)
 8008886:	f993 3000 	ldrsb.w	r3, [r3]
}
 800888a:	4618      	mov	r0, r3
 800888c:	3708      	adds	r7, #8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop
 8008894:	20000538 	.word	0x20000538
 8008898:	2000058c 	.word	0x2000058c
 800889c:	20000611 	.word	0x20000611
 80088a0:	200005dc 	.word	0x200005dc
 80088a4:	200005e4 	.word	0x200005e4
 80088a8:	200005ec 	.word	0x200005ec
 80088ac:	200005e0 	.word	0x200005e0

080088b0 <bme68x_single_measure>:

/* Force mode measurement. */
int8_t bme68x_single_measure(struct bme68x_data *dataPtr) {
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b082      	sub	sp, #8
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]

	bme68x_set_op_mode(BME68X_FORCED_MODE, &bme);
 80088b8:	4916      	ldr	r1, [pc, #88]	@ (8008914 <bme68x_single_measure+0x64>)
 80088ba:	2001      	movs	r0, #1
 80088bc:	f7fe f968 	bl	8006b90 <bme68x_set_op_mode>

	/* Calculate delay period in microseconds */
	del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &bme)
 80088c0:	4a14      	ldr	r2, [pc, #80]	@ (8008914 <bme68x_single_measure+0x64>)
 80088c2:	4915      	ldr	r1, [pc, #84]	@ (8008918 <bme68x_single_measure+0x68>)
 80088c4:	2001      	movs	r0, #1
 80088c6:	f7fe f9e5 	bl	8006c94 <bme68x_get_meas_dur>
 80088ca:	4603      	mov	r3, r0
			+ (heatr_conf.heatr_dur * 1000);
 80088cc:	4a13      	ldr	r2, [pc, #76]	@ (800891c <bme68x_single_measure+0x6c>)
 80088ce:	8892      	ldrh	r2, [r2, #4]
 80088d0:	4611      	mov	r1, r2
 80088d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80088d6:	fb01 f202 	mul.w	r2, r1, r2
 80088da:	4413      	add	r3, r2
	del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &bme)
 80088dc:	4a10      	ldr	r2, [pc, #64]	@ (8008920 <bme68x_single_measure+0x70>)
 80088de:	6013      	str	r3, [r2, #0]
	// bme.delay_us(del_period, bme.intf_ptr);
	HAL_Delay(del_period / 1000); // modification pour la compatibilite stack lora
 80088e0:	4b0f      	ldr	r3, [pc, #60]	@ (8008920 <bme68x_single_measure+0x70>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a0f      	ldr	r2, [pc, #60]	@ (8008924 <bme68x_single_measure+0x74>)
 80088e6:	fba2 2303 	umull	r2, r3, r2, r3
 80088ea:	099b      	lsrs	r3, r3, #6
 80088ec:	4618      	mov	r0, r3
 80088ee:	f000 fb41 	bl	8008f74 <HAL_Delay>

	/* Check if rslt == BME68X_OK, report or handle if otherwise */
	rslt = bme68x_get_data(BME68X_FORCED_MODE, dataPtr, &n_fields, &bme);
 80088f2:	4b08      	ldr	r3, [pc, #32]	@ (8008914 <bme68x_single_measure+0x64>)
 80088f4:	4a0c      	ldr	r2, [pc, #48]	@ (8008928 <bme68x_single_measure+0x78>)
 80088f6:	6879      	ldr	r1, [r7, #4]
 80088f8:	2001      	movs	r0, #1
 80088fa:	f7fe fa3f 	bl	8006d7c <bme68x_get_data>
 80088fe:	4603      	mov	r3, r0
 8008900:	461a      	mov	r2, r3
 8008902:	4b0a      	ldr	r3, [pc, #40]	@ (800892c <bme68x_single_measure+0x7c>)
 8008904:	701a      	strb	r2, [r3, #0]
	return rslt;
 8008906:	4b09      	ldr	r3, [pc, #36]	@ (800892c <bme68x_single_measure+0x7c>)
 8008908:	f993 3000 	ldrsb.w	r3, [r3]
}
 800890c:	4618      	mov	r0, r3
 800890e:	3708      	adds	r7, #8
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}
 8008914:	2000058c 	.word	0x2000058c
 8008918:	200005e4 	.word	0x200005e4
 800891c:	200005ec 	.word	0x200005ec
 8008920:	20000600 	.word	0x20000600
 8008924:	10624dd3 	.word	0x10624dd3
 8008928:	20000604 	.word	0x20000604
 800892c:	200005e0 	.word	0x200005e0

08008930 <bme68x_i2c_write>:

/* Necessary functions. */
// I2C write function.
BME68X_INTF_RET_TYPE bme68x_i2c_write(uint8_t reg_addr, const uint8_t *reg_data,
		uint32_t len, void *intf_ptr) {
 8008930:	b580      	push	{r7, lr}
 8008932:	b08a      	sub	sp, #40	@ 0x28
 8008934:	af04      	add	r7, sp, #16
 8008936:	60b9      	str	r1, [r7, #8]
 8008938:	607a      	str	r2, [r7, #4]
 800893a:	603b      	str	r3, [r7, #0]
 800893c:	4603      	mov	r3, r0
 800893e:	73fb      	strb	r3, [r7, #15]
	uint8_t dev_addr = *(uint8_t*) intf_ptr;
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	75fb      	strb	r3, [r7, #23]

	if (HAL_I2C_Mem_Write(&BME68x_I2C_Handler, (uint16_t) (dev_addr << 1), reg_addr, 1,
 8008946:	7dfb      	ldrb	r3, [r7, #23]
 8008948:	b29b      	uxth	r3, r3
 800894a:	005b      	lsls	r3, r3, #1
 800894c:	b299      	uxth	r1, r3
 800894e:	7bfb      	ldrb	r3, [r7, #15]
 8008950:	b29a      	uxth	r2, r3
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	b29b      	uxth	r3, r3
 8008956:	200f      	movs	r0, #15
 8008958:	9002      	str	r0, [sp, #8]
 800895a:	9301      	str	r3, [sp, #4]
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	9300      	str	r3, [sp, #0]
 8008960:	2301      	movs	r3, #1
 8008962:	4806      	ldr	r0, [pc, #24]	@ (800897c <bme68x_i2c_write+0x4c>)
 8008964:	f002 fa04 	bl	800ad70 <HAL_I2C_Mem_Write>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d101      	bne.n	8008972 <bme68x_i2c_write+0x42>
			(uint8_t*) reg_data, len, 15) == HAL_OK)
		return 0;
 800896e:	2300      	movs	r3, #0
 8008970:	e000      	b.n	8008974 <bme68x_i2c_write+0x44>

	return 1;
 8008972:	2301      	movs	r3, #1
}
 8008974:	4618      	mov	r0, r3
 8008976:	3718      	adds	r7, #24
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}
 800897c:	20000538 	.word	0x20000538

08008980 <bme68x_i2c_read>:

// I2C read function.
BME68X_INTF_RET_TYPE bme68x_i2c_read(uint8_t reg_addr, uint8_t *reg_data,
		uint32_t len, void *intf_ptr) {
 8008980:	b580      	push	{r7, lr}
 8008982:	b08a      	sub	sp, #40	@ 0x28
 8008984:	af04      	add	r7, sp, #16
 8008986:	60b9      	str	r1, [r7, #8]
 8008988:	607a      	str	r2, [r7, #4]
 800898a:	603b      	str	r3, [r7, #0]
 800898c:	4603      	mov	r3, r0
 800898e:	73fb      	strb	r3, [r7, #15]
	uint8_t dev_addr = *(uint8_t*) intf_ptr;
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	75fb      	strb	r3, [r7, #23]

	if (HAL_I2C_Mem_Read(&BME68x_I2C_Handler, (uint16_t) ((dev_addr << 1) | 0x1), reg_addr,
 8008996:	7dfb      	ldrb	r3, [r7, #23]
 8008998:	005b      	lsls	r3, r3, #1
 800899a:	b21b      	sxth	r3, r3
 800899c:	f043 0301 	orr.w	r3, r3, #1
 80089a0:	b21b      	sxth	r3, r3
 80089a2:	b299      	uxth	r1, r3
 80089a4:	7bfb      	ldrb	r3, [r7, #15]
 80089a6:	b29a      	uxth	r2, r3
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	b29b      	uxth	r3, r3
 80089ac:	200f      	movs	r0, #15
 80089ae:	9002      	str	r0, [sp, #8]
 80089b0:	9301      	str	r3, [sp, #4]
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	9300      	str	r3, [sp, #0]
 80089b6:	2301      	movs	r3, #1
 80089b8:	4806      	ldr	r0, [pc, #24]	@ (80089d4 <bme68x_i2c_read+0x54>)
 80089ba:	f002 faed 	bl	800af98 <HAL_I2C_Mem_Read>
 80089be:	4603      	mov	r3, r0
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d101      	bne.n	80089c8 <bme68x_i2c_read+0x48>
			1, reg_data, len, 15) == HAL_OK)
		return 0;
 80089c4:	2300      	movs	r3, #0
 80089c6:	e000      	b.n	80089ca <bme68x_i2c_read+0x4a>

	return 1;
 80089c8:	2301      	movs	r3, #1
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3718      	adds	r7, #24
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	20000538 	.word	0x20000538

080089d8 <bme68x_delay_us>:

// BME68x delay function
void bme68x_delay_us(uint32_t period, void *intf_ptr) {
 80089d8:	b580      	push	{r7, lr}
 80089da:	b082      	sub	sp, #8
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
	HAL_Delay(period / 1000);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a05      	ldr	r2, [pc, #20]	@ (80089fc <bme68x_delay_us+0x24>)
 80089e6:	fba2 2303 	umull	r2, r3, r2, r3
 80089ea:	099b      	lsrs	r3, r3, #6
 80089ec:	4618      	mov	r0, r3
 80089ee:	f000 fac1 	bl	8008f74 <HAL_Delay>
}
 80089f2:	bf00      	nop
 80089f4:	3708      	adds	r7, #8
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	10624dd3 	.word	0x10624dd3

08008a00 <bme68x_interface_init>:

// BME68x interface function
int8_t bme68x_interface_init(struct bme68x_dev *bme, uint8_t intf) {
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	460b      	mov	r3, r1
 8008a0a:	70fb      	strb	r3, [r7, #3]
	int8_t rslt = BME68X_OK;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	73fb      	strb	r3, [r7, #15]

	if (bme != NULL) {
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d02c      	beq.n	8008a70 <bme68x_interface_init+0x70>

		// Check for the device on the I2C line
		if (HAL_I2C_IsDeviceReady(&BME68x_I2C_Handler, (uint16_t) (dev_addr << 1), 5, 5)
 8008a16:	4b1a      	ldr	r3, [pc, #104]	@ (8008a80 <bme68x_interface_init+0x80>)
 8008a18:	781b      	ldrb	r3, [r3, #0]
 8008a1a:	005b      	lsls	r3, r3, #1
 8008a1c:	b299      	uxth	r1, r3
 8008a1e:	2305      	movs	r3, #5
 8008a20:	2205      	movs	r2, #5
 8008a22:	4818      	ldr	r0, [pc, #96]	@ (8008a84 <bme68x_interface_init+0x84>)
 8008a24:	f002 fbd2 	bl	800b1cc <HAL_I2C_IsDeviceReady>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d105      	bne.n	8008a3a <bme68x_interface_init+0x3a>
				== HAL_OK) {
			// Device found at the I2C line.
			rslt = 0;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	73fb      	strb	r3, [r7, #15]
			rslt = -2; // Communication error.
			return rslt;
		}

		/* Bus configuration : I2C */
		if (intf == BME68X_I2C_INTF) {
 8008a32:	78fb      	ldrb	r3, [r7, #3]
 8008a34:	2b01      	cmp	r3, #1
 8008a36:	d118      	bne.n	8008a6a <bme68x_interface_init+0x6a>
 8008a38:	e004      	b.n	8008a44 <bme68x_interface_init+0x44>
			rslt = -2; // Communication error.
 8008a3a:	23fe      	movs	r3, #254	@ 0xfe
 8008a3c:	73fb      	strb	r3, [r7, #15]
			return rslt;
 8008a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a42:	e019      	b.n	8008a78 <bme68x_interface_init+0x78>
			bme->read = bme68x_i2c_read;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	4a10      	ldr	r2, [pc, #64]	@ (8008a88 <bme68x_interface_init+0x88>)
 8008a48:	641a      	str	r2, [r3, #64]	@ 0x40
			bme->write = bme68x_i2c_write;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4a0f      	ldr	r2, [pc, #60]	@ (8008a8c <bme68x_interface_init+0x8c>)
 8008a4e:	645a      	str	r2, [r3, #68]	@ 0x44
			bme->intf = BME68X_I2C_INTF;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	731a      	strb	r2, [r3, #12]
		} else {
			return -2;
		}

		bme->delay_us = bme68x_delay_us;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	4a0d      	ldr	r2, [pc, #52]	@ (8008a90 <bme68x_interface_init+0x90>)
 8008a5a:	649a      	str	r2, [r3, #72]	@ 0x48
		bme->intf_ptr = &dev_addr;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	4a08      	ldr	r2, [pc, #32]	@ (8008a80 <bme68x_interface_init+0x80>)
 8008a60:	605a      	str	r2, [r3, #4]
		bme->amb_temp = 30; /* The ambient temperature in deg C is used for defining the heater temperature */
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	221e      	movs	r2, #30
 8008a66:	739a      	strb	r2, [r3, #14]
 8008a68:	e004      	b.n	8008a74 <bme68x_interface_init+0x74>
			return -2;
 8008a6a:	f06f 0301 	mvn.w	r3, #1
 8008a6e:	e003      	b.n	8008a78 <bme68x_interface_init+0x78>
	} else {
		rslt = BME68X_E_NULL_PTR;
 8008a70:	23ff      	movs	r3, #255	@ 0xff
 8008a72:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8008a74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3710      	adds	r7, #16
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}
 8008a80:	20000004 	.word	0x20000004
 8008a84:	20000538 	.word	0x20000538
 8008a88:	08008981 	.word	0x08008981
 8008a8c:	08008931 	.word	0x08008931
 8008a90:	080089d9 	.word	0x080089d9

08008a94 <bme68x_GetGasReference>:
 FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 See more at http://www.dsbird.org.uk
*/

/* IAQ functions */
void bme68x_GetGasReference() {
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
	// Now run the sensor for a burn-in period, then use combination of relative humidity and gas resistance to estimate indoor air quality as a percentage.

	int readings = 10;
 8008a9a:	230a      	movs	r3, #10
 8008a9c:	603b      	str	r3, [r7, #0]
	for (int i = 1; i <= readings; i++) { // read gas for 10 x 0.150mS = 1.5secs
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	607b      	str	r3, [r7, #4]
 8008aa2:	e013      	b.n	8008acc <bme68x_GetGasReference+0x38>
		bme68x_single_measure(BME68x_DATA);
 8008aa4:	4b14      	ldr	r3, [pc, #80]	@ (8008af8 <bme68x_GetGasReference+0x64>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f7ff ff01 	bl	80088b0 <bme68x_single_measure>
		gas_reference += BME68x_DATA->gas_resistance;
 8008aae:	4b12      	ldr	r3, [pc, #72]	@ (8008af8 <bme68x_GetGasReference+0x64>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	ed93 7a06 	vldr	s14, [r3, #24]
 8008ab6:	4b11      	ldr	r3, [pc, #68]	@ (8008afc <bme68x_GetGasReference+0x68>)
 8008ab8:	edd3 7a00 	vldr	s15, [r3]
 8008abc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8008afc <bme68x_GetGasReference+0x68>)
 8008ac2:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 1; i <= readings; i++) { // read gas for 10 x 0.150mS = 1.5secs
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	3301      	adds	r3, #1
 8008aca:	607b      	str	r3, [r7, #4]
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	dde7      	ble.n	8008aa4 <bme68x_GetGasReference+0x10>
	}
	gas_reference = gas_reference / readings;
 8008ad4:	4b09      	ldr	r3, [pc, #36]	@ (8008afc <bme68x_GetGasReference+0x68>)
 8008ad6:	edd3 6a00 	vldr	s13, [r3]
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	ee07 3a90 	vmov	s15, r3
 8008ae0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ae4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ae8:	4b04      	ldr	r3, [pc, #16]	@ (8008afc <bme68x_GetGasReference+0x68>)
 8008aea:	edc3 7a00 	vstr	s15, [r3]

}
 8008aee:	bf00      	nop
 8008af0:	3708      	adds	r7, #8
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}
 8008af6:	bf00      	nop
 8008af8:	200005dc 	.word	0x200005dc
 8008afc:	20000008 	.word	0x20000008

08008b00 <bme68x_GetHumidityScore>:

//Calculate humidity contribution to IAQ index
int8_t bme68x_GetHumidityScore() {
 8008b00:	b5b0      	push	{r4, r5, r7, lr}
 8008b02:	b082      	sub	sp, #8
 8008b04:	af00      	add	r7, sp, #0

	if (BME68x_DATA->humidity >= 38 && BME68x_DATA->humidity <= 42) // Humidity +/-5% around optimum
 8008b06:	4b52      	ldr	r3, [pc, #328]	@ (8008c50 <bme68x_GetHumidityScore+0x150>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	edd3 7a05 	vldr	s15, [r3, #20]
 8008b0e:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8008c54 <bme68x_GetHumidityScore+0x154>
 8008b12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b1a:	db0e      	blt.n	8008b3a <bme68x_GetHumidityScore+0x3a>
 8008b1c:	4b4c      	ldr	r3, [pc, #304]	@ (8008c50 <bme68x_GetHumidityScore+0x150>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	edd3 7a05 	vldr	s15, [r3, #20]
 8008b24:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8008c58 <bme68x_GetHumidityScore+0x158>
 8008b28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b30:	d803      	bhi.n	8008b3a <bme68x_GetHumidityScore+0x3a>
		humidity_score = 0.25 * 100;
 8008b32:	4b4a      	ldr	r3, [pc, #296]	@ (8008c5c <bme68x_GetHumidityScore+0x15c>)
 8008b34:	4a4a      	ldr	r2, [pc, #296]	@ (8008c60 <bme68x_GetHumidityScore+0x160>)
 8008b36:	601a      	str	r2, [r3, #0]
 8008b38:	e076      	b.n	8008c28 <bme68x_GetHumidityScore+0x128>
	else { // Humidity is sub-optimal
		if (BME68x_DATA->humidity < 38)
 8008b3a:	4b45      	ldr	r3, [pc, #276]	@ (8008c50 <bme68x_GetHumidityScore+0x150>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	edd3 7a05 	vldr	s15, [r3, #20]
 8008b42:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8008c54 <bme68x_GetHumidityScore+0x154>
 8008b46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b4e:	d52e      	bpl.n	8008bae <bme68x_GetHumidityScore+0xae>
			humidity_score = 0.25 / hum_reference * BME68x_DATA->humidity * 100;
 8008b50:	4b44      	ldr	r3, [pc, #272]	@ (8008c64 <bme68x_GetHumidityScore+0x164>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4618      	mov	r0, r3
 8008b56:	f7f7 fcef 	bl	8000538 <__aeabi_f2d>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	f04f 0000 	mov.w	r0, #0
 8008b62:	4941      	ldr	r1, [pc, #260]	@ (8008c68 <bme68x_GetHumidityScore+0x168>)
 8008b64:	f7f7 fe6a 	bl	800083c <__aeabi_ddiv>
 8008b68:	4602      	mov	r2, r0
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	4614      	mov	r4, r2
 8008b6e:	461d      	mov	r5, r3
 8008b70:	4b37      	ldr	r3, [pc, #220]	@ (8008c50 <bme68x_GetHumidityScore+0x150>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	695b      	ldr	r3, [r3, #20]
 8008b76:	4618      	mov	r0, r3
 8008b78:	f7f7 fcde 	bl	8000538 <__aeabi_f2d>
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	460b      	mov	r3, r1
 8008b80:	4620      	mov	r0, r4
 8008b82:	4629      	mov	r1, r5
 8008b84:	f7f7 fd30 	bl	80005e8 <__aeabi_dmul>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	460b      	mov	r3, r1
 8008b8c:	4610      	mov	r0, r2
 8008b8e:	4619      	mov	r1, r3
 8008b90:	f04f 0200 	mov.w	r2, #0
 8008b94:	4b35      	ldr	r3, [pc, #212]	@ (8008c6c <bme68x_GetHumidityScore+0x16c>)
 8008b96:	f7f7 fd27 	bl	80005e8 <__aeabi_dmul>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	460b      	mov	r3, r1
 8008b9e:	4610      	mov	r0, r2
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	f7f7 ff33 	bl	8000a0c <__aeabi_d2f>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	4a2c      	ldr	r2, [pc, #176]	@ (8008c5c <bme68x_GetHumidityScore+0x15c>)
 8008baa:	6013      	str	r3, [r2, #0]
 8008bac:	e03c      	b.n	8008c28 <bme68x_GetHumidityScore+0x128>
		else {
			humidity_score = ((-0.25 / (100 - hum_reference)
 8008bae:	4b2d      	ldr	r3, [pc, #180]	@ (8008c64 <bme68x_GetHumidityScore+0x164>)
 8008bb0:	edd3 7a00 	vldr	s15, [r3]
 8008bb4:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8008c70 <bme68x_GetHumidityScore+0x170>
 8008bb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008bbc:	ee17 0a90 	vmov	r0, s15
 8008bc0:	f7f7 fcba 	bl	8000538 <__aeabi_f2d>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	f04f 0000 	mov.w	r0, #0
 8008bcc:	4929      	ldr	r1, [pc, #164]	@ (8008c74 <bme68x_GetHumidityScore+0x174>)
 8008bce:	f7f7 fe35 	bl	800083c <__aeabi_ddiv>
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	4614      	mov	r4, r2
 8008bd8:	461d      	mov	r5, r3
					* BME68x_DATA->humidity) + 0.416666) * 100;
 8008bda:	4b1d      	ldr	r3, [pc, #116]	@ (8008c50 <bme68x_GetHumidityScore+0x150>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	695b      	ldr	r3, [r3, #20]
 8008be0:	4618      	mov	r0, r3
 8008be2:	f7f7 fca9 	bl	8000538 <__aeabi_f2d>
 8008be6:	4602      	mov	r2, r0
 8008be8:	460b      	mov	r3, r1
 8008bea:	4620      	mov	r0, r4
 8008bec:	4629      	mov	r1, r5
 8008bee:	f7f7 fcfb 	bl	80005e8 <__aeabi_dmul>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	4610      	mov	r0, r2
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	a313      	add	r3, pc, #76	@ (adr r3, 8008c48 <bme68x_GetHumidityScore+0x148>)
 8008bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c00:	f7f7 fb3c 	bl	800027c <__adddf3>
 8008c04:	4602      	mov	r2, r0
 8008c06:	460b      	mov	r3, r1
 8008c08:	4610      	mov	r0, r2
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	f04f 0200 	mov.w	r2, #0
 8008c10:	4b16      	ldr	r3, [pc, #88]	@ (8008c6c <bme68x_GetHumidityScore+0x16c>)
 8008c12:	f7f7 fce9 	bl	80005e8 <__aeabi_dmul>
 8008c16:	4602      	mov	r2, r0
 8008c18:	460b      	mov	r3, r1
 8008c1a:	4610      	mov	r0, r2
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	f7f7 fef5 	bl	8000a0c <__aeabi_d2f>
 8008c22:	4603      	mov	r3, r0
			humidity_score = ((-0.25 / (100 - hum_reference)
 8008c24:	4a0d      	ldr	r2, [pc, #52]	@ (8008c5c <bme68x_GetHumidityScore+0x15c>)
 8008c26:	6013      	str	r3, [r2, #0]
		}
	}

	return humidity_score;
 8008c28:	4b0c      	ldr	r3, [pc, #48]	@ (8008c5c <bme68x_GetHumidityScore+0x15c>)
 8008c2a:	edd3 7a00 	vldr	s15, [r3]
 8008c2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c32:	edc7 7a01 	vstr	s15, [r7, #4]
 8008c36:	793b      	ldrb	r3, [r7, #4]
 8008c38:	b25b      	sxtb	r3, r3
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3708      	adds	r7, #8
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bdb0      	pop	{r4, r5, r7, pc}
 8008c42:	bf00      	nop
 8008c44:	f3af 8000 	nop.w
 8008c48:	ded6ba8c 	.word	0xded6ba8c
 8008c4c:	3fdaaaa7 	.word	0x3fdaaaa7
 8008c50:	200005dc 	.word	0x200005dc
 8008c54:	42180000 	.word	0x42180000
 8008c58:	42280000 	.word	0x42280000
 8008c5c:	20000608 	.word	0x20000608
 8008c60:	41c80000 	.word	0x41c80000
 8008c64:	2000000c 	.word	0x2000000c
 8008c68:	3fd00000 	.word	0x3fd00000
 8008c6c:	40590000 	.word	0x40590000
 8008c70:	42c80000 	.word	0x42c80000
 8008c74:	bfd00000 	.word	0xbfd00000

08008c78 <bme68x_GetGasScore>:

//Calculate gas contribution to IAQ index
int8_t bme68x_GetGasScore() {
 8008c78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008c7c:	b082      	sub	sp, #8
 8008c7e:	af00      	add	r7, sp, #0

	gas_score = (0.75 / (gas_upper_limit - gas_lower_limit) * gas_reference
 8008c80:	4b42      	ldr	r3, [pc, #264]	@ (8008d8c <bme68x_GetGasScore+0x114>)
 8008c82:	ed93 7a00 	vldr	s14, [r3]
 8008c86:	4b42      	ldr	r3, [pc, #264]	@ (8008d90 <bme68x_GetGasScore+0x118>)
 8008c88:	edd3 7a00 	vldr	s15, [r3]
 8008c8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008c90:	ee17 0a90 	vmov	r0, s15
 8008c94:	f7f7 fc50 	bl	8000538 <__aeabi_f2d>
 8008c98:	4602      	mov	r2, r0
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	f04f 0000 	mov.w	r0, #0
 8008ca0:	493c      	ldr	r1, [pc, #240]	@ (8008d94 <bme68x_GetGasScore+0x11c>)
 8008ca2:	f7f7 fdcb 	bl	800083c <__aeabi_ddiv>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	460b      	mov	r3, r1
 8008caa:	4614      	mov	r4, r2
 8008cac:	461d      	mov	r5, r3
 8008cae:	4b3a      	ldr	r3, [pc, #232]	@ (8008d98 <bme68x_GetGasScore+0x120>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7f7 fc40 	bl	8000538 <__aeabi_f2d>
 8008cb8:	4602      	mov	r2, r0
 8008cba:	460b      	mov	r3, r1
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	4629      	mov	r1, r5
 8008cc0:	f7f7 fc92 	bl	80005e8 <__aeabi_dmul>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	460b      	mov	r3, r1
 8008cc8:	4690      	mov	r8, r2
 8008cca:	4699      	mov	r9, r3
			- (gas_lower_limit * (0.75 / (gas_upper_limit - gas_lower_limit))))
 8008ccc:	4b30      	ldr	r3, [pc, #192]	@ (8008d90 <bme68x_GetGasScore+0x118>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f7f7 fc31 	bl	8000538 <__aeabi_f2d>
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	460d      	mov	r5, r1
 8008cda:	4b2c      	ldr	r3, [pc, #176]	@ (8008d8c <bme68x_GetGasScore+0x114>)
 8008cdc:	ed93 7a00 	vldr	s14, [r3]
 8008ce0:	4b2b      	ldr	r3, [pc, #172]	@ (8008d90 <bme68x_GetGasScore+0x118>)
 8008ce2:	edd3 7a00 	vldr	s15, [r3]
 8008ce6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008cea:	ee17 0a90 	vmov	r0, s15
 8008cee:	f7f7 fc23 	bl	8000538 <__aeabi_f2d>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	f04f 0000 	mov.w	r0, #0
 8008cfa:	4926      	ldr	r1, [pc, #152]	@ (8008d94 <bme68x_GetGasScore+0x11c>)
 8008cfc:	f7f7 fd9e 	bl	800083c <__aeabi_ddiv>
 8008d00:	4602      	mov	r2, r0
 8008d02:	460b      	mov	r3, r1
 8008d04:	4620      	mov	r0, r4
 8008d06:	4629      	mov	r1, r5
 8008d08:	f7f7 fc6e 	bl	80005e8 <__aeabi_dmul>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	460b      	mov	r3, r1
 8008d10:	4640      	mov	r0, r8
 8008d12:	4649      	mov	r1, r9
 8008d14:	f7f7 fab0 	bl	8000278 <__aeabi_dsub>
 8008d18:	4602      	mov	r2, r0
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	4610      	mov	r0, r2
 8008d1e:	4619      	mov	r1, r3
			* 100.00;
 8008d20:	f04f 0200 	mov.w	r2, #0
 8008d24:	4b1d      	ldr	r3, [pc, #116]	@ (8008d9c <bme68x_GetGasScore+0x124>)
 8008d26:	f7f7 fc5f 	bl	80005e8 <__aeabi_dmul>
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	460b      	mov	r3, r1
 8008d2e:	4610      	mov	r0, r2
 8008d30:	4619      	mov	r1, r3
 8008d32:	f7f7 fe6b 	bl	8000a0c <__aeabi_d2f>
 8008d36:	4603      	mov	r3, r0
	gas_score = (0.75 / (gas_upper_limit - gas_lower_limit) * gas_reference
 8008d38:	4a19      	ldr	r2, [pc, #100]	@ (8008da0 <bme68x_GetGasScore+0x128>)
 8008d3a:	6013      	str	r3, [r2, #0]
	if (gas_score > 75)
 8008d3c:	4b18      	ldr	r3, [pc, #96]	@ (8008da0 <bme68x_GetGasScore+0x128>)
 8008d3e:	edd3 7a00 	vldr	s15, [r3]
 8008d42:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008da4 <bme68x_GetGasScore+0x12c>
 8008d46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d4e:	dd02      	ble.n	8008d56 <bme68x_GetGasScore+0xde>
		gas_score = 75; // Sometimes gas readings can go outside of expected scale maximum
 8008d50:	4b13      	ldr	r3, [pc, #76]	@ (8008da0 <bme68x_GetGasScore+0x128>)
 8008d52:	4a15      	ldr	r2, [pc, #84]	@ (8008da8 <bme68x_GetGasScore+0x130>)
 8008d54:	601a      	str	r2, [r3, #0]
	if (gas_score < 0)
 8008d56:	4b12      	ldr	r3, [pc, #72]	@ (8008da0 <bme68x_GetGasScore+0x128>)
 8008d58:	edd3 7a00 	vldr	s15, [r3]
 8008d5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d64:	d503      	bpl.n	8008d6e <bme68x_GetGasScore+0xf6>
		gas_score = 0; // Sometimes gas readings can go outside of expected scale minimum
 8008d66:	4b0e      	ldr	r3, [pc, #56]	@ (8008da0 <bme68x_GetGasScore+0x128>)
 8008d68:	f04f 0200 	mov.w	r2, #0
 8008d6c:	601a      	str	r2, [r3, #0]

	return gas_score;
 8008d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8008da0 <bme68x_GetGasScore+0x128>)
 8008d70:	edd3 7a00 	vldr	s15, [r3]
 8008d74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008d78:	edc7 7a01 	vstr	s15, [r7, #4]
 8008d7c:	793b      	ldrb	r3, [r7, #4]
 8008d7e:	b25b      	sxtb	r3, r3
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3708      	adds	r7, #8
 8008d84:	46bd      	mov	sp, r7
 8008d86:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008d8a:	bf00      	nop
 8008d8c:	20000014 	.word	0x20000014
 8008d90:	20000010 	.word	0x20000010
 8008d94:	3fe80000 	.word	0x3fe80000
 8008d98:	20000008 	.word	0x20000008
 8008d9c:	40590000 	.word	0x40590000
 8008da0:	2000060c 	.word	0x2000060c
 8008da4:	42960000 	.word	0x42960000
 8008da8:	42960000 	.word	0x42960000

08008dac <bme68x_iaq>:

float bme68x_iaq() {
 8008dac:	b590      	push	{r4, r7, lr}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0

	float air_quality_score = (100
			- (bme68x_GetHumidityScore(BME68x_DATA)
 8008db2:	4b1e      	ldr	r3, [pc, #120]	@ (8008e2c <bme68x_iaq+0x80>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4618      	mov	r0, r3
 8008db8:	f7ff fea2 	bl	8008b00 <bme68x_GetHumidityScore>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	461c      	mov	r4, r3
					+ bme68x_GetGasScore(BME68x_DATA))) * 5;
 8008dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8008e2c <bme68x_iaq+0x80>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f7ff ff57 	bl	8008c78 <bme68x_GetGasScore>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	4423      	add	r3, r4
			- (bme68x_GetHumidityScore(BME68x_DATA)
 8008dce:	f1c3 0264 	rsb	r2, r3, #100	@ 0x64
					+ bme68x_GetGasScore(BME68x_DATA))) * 5;
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	009b      	lsls	r3, r3, #2
 8008dd6:	4413      	add	r3, r2
	float air_quality_score = (100
 8008dd8:	ee07 3a90 	vmov	s15, r3
 8008ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008de0:	edc7 7a01 	vstr	s15, [r7, #4]

	// If 5 measurements passed, recalculate the gas reference.
	if ((getgasreference_count++) % 5 == 0)
 8008de4:	4b12      	ldr	r3, [pc, #72]	@ (8008e30 <bme68x_iaq+0x84>)
 8008de6:	f993 2000 	ldrsb.w	r2, [r3]
 8008dea:	b2d3      	uxtb	r3, r2
 8008dec:	3301      	adds	r3, #1
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	b259      	sxtb	r1, r3
 8008df2:	4b0f      	ldr	r3, [pc, #60]	@ (8008e30 <bme68x_iaq+0x84>)
 8008df4:	7019      	strb	r1, [r3, #0]
 8008df6:	4b0f      	ldr	r3, [pc, #60]	@ (8008e34 <bme68x_iaq+0x88>)
 8008df8:	fb83 1302 	smull	r1, r3, r3, r2
 8008dfc:	1059      	asrs	r1, r3, #1
 8008dfe:	17d3      	asrs	r3, r2, #31
 8008e00:	1ac9      	subs	r1, r1, r3
 8008e02:	460b      	mov	r3, r1
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	440b      	add	r3, r1
 8008e08:	1ad3      	subs	r3, r2, r3
 8008e0a:	b25b      	sxtb	r3, r3
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d104      	bne.n	8008e1a <bme68x_iaq+0x6e>
		bme68x_GetGasReference(BME68x_DATA);
 8008e10:	4b06      	ldr	r3, [pc, #24]	@ (8008e2c <bme68x_iaq+0x80>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4618      	mov	r0, r3
 8008e16:	f7ff fe3d 	bl	8008a94 <bme68x_GetGasReference>

	return air_quality_score;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	ee07 3a90 	vmov	s15, r3

}
 8008e20:	eeb0 0a67 	vmov.f32	s0, s15
 8008e24:	370c      	adds	r7, #12
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd90      	pop	{r4, r7, pc}
 8008e2a:	bf00      	nop
 8008e2c:	200005dc 	.word	0x200005dc
 8008e30:	20000610 	.word	0x20000610
 8008e34:	66666667 	.word	0x66666667

08008e38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8008e38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008e70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8008e3c:	f7fd fb94 	bl	8006568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008e40:	480c      	ldr	r0, [pc, #48]	@ (8008e74 <LoopForever+0x6>)
  ldr r1, =_edata
 8008e42:	490d      	ldr	r1, [pc, #52]	@ (8008e78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008e44:	4a0d      	ldr	r2, [pc, #52]	@ (8008e7c <LoopForever+0xe>)
  movs r3, #0
 8008e46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008e48:	e002      	b.n	8008e50 <LoopCopyDataInit>

08008e4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008e4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008e4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008e4e:	3304      	adds	r3, #4

08008e50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008e50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008e52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008e54:	d3f9      	bcc.n	8008e4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008e56:	4a0a      	ldr	r2, [pc, #40]	@ (8008e80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008e58:	4c0a      	ldr	r4, [pc, #40]	@ (8008e84 <LoopForever+0x16>)
  movs r3, #0
 8008e5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008e5c:	e001      	b.n	8008e62 <LoopFillZerobss>

08008e5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008e5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008e60:	3204      	adds	r2, #4

08008e62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008e62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008e64:	d3fb      	bcc.n	8008e5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8008e66:	f005 f8d7 	bl	800e018 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008e6a:	f7fc fa7d 	bl	8005368 <main>

08008e6e <LoopForever>:

LoopForever:
    b LoopForever
 8008e6e:	e7fe      	b.n	8008e6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8008e70:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8008e74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008e78:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8008e7c:	0801038c 	.word	0x0801038c
  ldr r2, =_sbss
 8008e80:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8008e84:	20000764 	.word	0x20000764

08008e88 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008e88:	e7fe      	b.n	8008e88 <CAN1_RX0_IRQHandler>

08008e8a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008e8a:	b580      	push	{r7, lr}
 8008e8c:	b082      	sub	sp, #8
 8008e8e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008e90:	2300      	movs	r3, #0
 8008e92:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008e94:	2003      	movs	r0, #3
 8008e96:	f001 fcb3 	bl	800a800 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008e9a:	200f      	movs	r0, #15
 8008e9c:	f000 f80e 	bl	8008ebc <HAL_InitTick>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d002      	beq.n	8008eac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	71fb      	strb	r3, [r7, #7]
 8008eaa:	e001      	b.n	8008eb0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008eac:	f7fd fa10 	bl	80062d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008eb0:	79fb      	ldrb	r3, [r7, #7]
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3708      	adds	r7, #8
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}
	...

08008ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8008ec8:	4b17      	ldr	r3, [pc, #92]	@ (8008f28 <HAL_InitTick+0x6c>)
 8008eca:	781b      	ldrb	r3, [r3, #0]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d023      	beq.n	8008f18 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8008ed0:	4b16      	ldr	r3, [pc, #88]	@ (8008f2c <HAL_InitTick+0x70>)
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	4b14      	ldr	r3, [pc, #80]	@ (8008f28 <HAL_InitTick+0x6c>)
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	4619      	mov	r1, r3
 8008eda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008ede:	fbb3 f3f1 	udiv	r3, r3, r1
 8008ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f001 fcbf 	bl	800a86a <HAL_SYSTICK_Config>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d10f      	bne.n	8008f12 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2b0f      	cmp	r3, #15
 8008ef6:	d809      	bhi.n	8008f0c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008ef8:	2200      	movs	r2, #0
 8008efa:	6879      	ldr	r1, [r7, #4]
 8008efc:	f04f 30ff 	mov.w	r0, #4294967295
 8008f00:	f001 fc89 	bl	800a816 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008f04:	4a0a      	ldr	r2, [pc, #40]	@ (8008f30 <HAL_InitTick+0x74>)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6013      	str	r3, [r2, #0]
 8008f0a:	e007      	b.n	8008f1c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	73fb      	strb	r3, [r7, #15]
 8008f10:	e004      	b.n	8008f1c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	73fb      	strb	r3, [r7, #15]
 8008f16:	e001      	b.n	8008f1c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3710      	adds	r7, #16
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	bf00      	nop
 8008f28:	2000001c 	.word	0x2000001c
 8008f2c:	20000000 	.word	0x20000000
 8008f30:	20000018 	.word	0x20000018

08008f34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008f34:	b480      	push	{r7}
 8008f36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008f38:	4b06      	ldr	r3, [pc, #24]	@ (8008f54 <HAL_IncTick+0x20>)
 8008f3a:	781b      	ldrb	r3, [r3, #0]
 8008f3c:	461a      	mov	r2, r3
 8008f3e:	4b06      	ldr	r3, [pc, #24]	@ (8008f58 <HAL_IncTick+0x24>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4413      	add	r3, r2
 8008f44:	4a04      	ldr	r2, [pc, #16]	@ (8008f58 <HAL_IncTick+0x24>)
 8008f46:	6013      	str	r3, [r2, #0]
}
 8008f48:	bf00      	nop
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
 8008f52:	bf00      	nop
 8008f54:	2000001c 	.word	0x2000001c
 8008f58:	20000614 	.word	0x20000614

08008f5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8008f60:	4b03      	ldr	r3, [pc, #12]	@ (8008f70 <HAL_GetTick+0x14>)
 8008f62:	681b      	ldr	r3, [r3, #0]
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	46bd      	mov	sp, r7
 8008f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6c:	4770      	bx	lr
 8008f6e:	bf00      	nop
 8008f70:	20000614 	.word	0x20000614

08008f74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008f7c:	f7ff ffee 	bl	8008f5c <HAL_GetTick>
 8008f80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f8c:	d005      	beq.n	8008f9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8008f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8008fb8 <HAL_Delay+0x44>)
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	461a      	mov	r2, r3
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	4413      	add	r3, r2
 8008f98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008f9a:	bf00      	nop
 8008f9c:	f7ff ffde 	bl	8008f5c <HAL_GetTick>
 8008fa0:	4602      	mov	r2, r0
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	1ad3      	subs	r3, r2, r3
 8008fa6:	68fa      	ldr	r2, [r7, #12]
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d8f7      	bhi.n	8008f9c <HAL_Delay+0x28>
  {
  }
}
 8008fac:	bf00      	nop
 8008fae:	bf00      	nop
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	2000001c 	.word	0x2000001c

08008fbc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b083      	sub	sp, #12
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	431a      	orrs	r2, r3
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	609a      	str	r2, [r3, #8]
}
 8008fd6:	bf00      	nop
 8008fd8:	370c      	adds	r7, #12
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr

08008fe2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8008fe2:	b480      	push	{r7}
 8008fe4:	b083      	sub	sp, #12
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
 8008fea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	431a      	orrs	r2, r3
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	609a      	str	r2, [r3, #8]
}
 8008ffc:	bf00      	nop
 8008ffe:	370c      	adds	r7, #12
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009008:	b480      	push	{r7}
 800900a:	b083      	sub	sp, #12
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8009018:	4618      	mov	r0, r3
 800901a:	370c      	adds	r7, #12
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr

08009024 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009024:	b480      	push	{r7}
 8009026:	b087      	sub	sp, #28
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	607a      	str	r2, [r7, #4]
 8009030:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	3360      	adds	r3, #96	@ 0x60
 8009036:	461a      	mov	r2, r3
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	4413      	add	r3, r2
 800903e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	681a      	ldr	r2, [r3, #0]
 8009044:	4b08      	ldr	r3, [pc, #32]	@ (8009068 <LL_ADC_SetOffset+0x44>)
 8009046:	4013      	ands	r3, r2
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800904e:	683a      	ldr	r2, [r7, #0]
 8009050:	430a      	orrs	r2, r1
 8009052:	4313      	orrs	r3, r2
 8009054:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800905c:	bf00      	nop
 800905e:	371c      	adds	r7, #28
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr
 8009068:	03fff000 	.word	0x03fff000

0800906c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800906c:	b480      	push	{r7}
 800906e:	b085      	sub	sp, #20
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	3360      	adds	r3, #96	@ 0x60
 800907a:	461a      	mov	r2, r3
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	4413      	add	r3, r2
 8009082:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800908c:	4618      	mov	r0, r3
 800908e:	3714      	adds	r7, #20
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr

08009098 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8009098:	b480      	push	{r7}
 800909a:	b087      	sub	sp, #28
 800909c:	af00      	add	r7, sp, #0
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	3360      	adds	r3, #96	@ 0x60
 80090a8:	461a      	mov	r2, r3
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	009b      	lsls	r3, r3, #2
 80090ae:	4413      	add	r3, r2
 80090b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	431a      	orrs	r2, r3
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80090c2:	bf00      	nop
 80090c4:	371c      	adds	r7, #28
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr

080090ce <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80090ce:	b480      	push	{r7}
 80090d0:	b083      	sub	sp, #12
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	68db      	ldr	r3, [r3, #12]
 80090da:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d101      	bne.n	80090e6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80090e2:	2301      	movs	r3, #1
 80090e4:	e000      	b.n	80090e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80090e6:	2300      	movs	r3, #0
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b087      	sub	sp, #28
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	60b9      	str	r1, [r7, #8]
 80090fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	3330      	adds	r3, #48	@ 0x30
 8009104:	461a      	mov	r2, r3
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	0a1b      	lsrs	r3, r3, #8
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	f003 030c 	and.w	r3, r3, #12
 8009110:	4413      	add	r3, r2
 8009112:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	681a      	ldr	r2, [r3, #0]
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	f003 031f 	and.w	r3, r3, #31
 800911e:	211f      	movs	r1, #31
 8009120:	fa01 f303 	lsl.w	r3, r1, r3
 8009124:	43db      	mvns	r3, r3
 8009126:	401a      	ands	r2, r3
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	0e9b      	lsrs	r3, r3, #26
 800912c:	f003 011f 	and.w	r1, r3, #31
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	f003 031f 	and.w	r3, r3, #31
 8009136:	fa01 f303 	lsl.w	r3, r1, r3
 800913a:	431a      	orrs	r2, r3
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009140:	bf00      	nop
 8009142:	371c      	adds	r7, #28
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr

0800914c <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009158:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800915c:	2b00      	cmp	r3, #0
 800915e:	d101      	bne.n	8009164 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8009160:	2301      	movs	r3, #1
 8009162:	e000      	b.n	8009166 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8009164:	2300      	movs	r3, #0
}
 8009166:	4618      	mov	r0, r3
 8009168:	370c      	adds	r7, #12
 800916a:	46bd      	mov	sp, r7
 800916c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009170:	4770      	bx	lr

08009172 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8009172:	b480      	push	{r7}
 8009174:	b087      	sub	sp, #28
 8009176:	af00      	add	r7, sp, #0
 8009178:	60f8      	str	r0, [r7, #12]
 800917a:	60b9      	str	r1, [r7, #8]
 800917c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	3314      	adds	r3, #20
 8009182:	461a      	mov	r2, r3
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	0e5b      	lsrs	r3, r3, #25
 8009188:	009b      	lsls	r3, r3, #2
 800918a:	f003 0304 	and.w	r3, r3, #4
 800918e:	4413      	add	r3, r2
 8009190:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	0d1b      	lsrs	r3, r3, #20
 800919a:	f003 031f 	and.w	r3, r3, #31
 800919e:	2107      	movs	r1, #7
 80091a0:	fa01 f303 	lsl.w	r3, r1, r3
 80091a4:	43db      	mvns	r3, r3
 80091a6:	401a      	ands	r2, r3
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	0d1b      	lsrs	r3, r3, #20
 80091ac:	f003 031f 	and.w	r3, r3, #31
 80091b0:	6879      	ldr	r1, [r7, #4]
 80091b2:	fa01 f303 	lsl.w	r3, r1, r3
 80091b6:	431a      	orrs	r2, r3
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80091bc:	bf00      	nop
 80091be:	371c      	adds	r7, #28
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr

080091c8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b085      	sub	sp, #20
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	60f8      	str	r0, [r7, #12]
 80091d0:	60b9      	str	r1, [r7, #8]
 80091d2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091e0:	43db      	mvns	r3, r3
 80091e2:	401a      	ands	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f003 0318 	and.w	r3, r3, #24
 80091ea:	4908      	ldr	r1, [pc, #32]	@ (800920c <LL_ADC_SetChannelSingleDiff+0x44>)
 80091ec:	40d9      	lsrs	r1, r3
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	400b      	ands	r3, r1
 80091f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091f6:	431a      	orrs	r2, r3
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80091fe:	bf00      	nop
 8009200:	3714      	adds	r7, #20
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr
 800920a:	bf00      	nop
 800920c:	0007ffff 	.word	0x0007ffff

08009210 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	689b      	ldr	r3, [r3, #8]
 800921c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009220:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009224:	687a      	ldr	r2, [r7, #4]
 8009226:	6093      	str	r3, [r2, #8]
}
 8009228:	bf00      	nop
 800922a:	370c      	adds	r7, #12
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8009234:	b480      	push	{r7}
 8009236:	b083      	sub	sp, #12
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	689b      	ldr	r3, [r3, #8]
 8009240:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009244:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009248:	d101      	bne.n	800924e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800924a:	2301      	movs	r3, #1
 800924c:	e000      	b.n	8009250 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800924e:	2300      	movs	r3, #0
}
 8009250:	4618      	mov	r0, r3
 8009252:	370c      	adds	r7, #12
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr

0800925c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800925c:	b480      	push	{r7}
 800925e:	b083      	sub	sp, #12
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	689b      	ldr	r3, [r3, #8]
 8009268:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800926c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009270:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009278:	bf00      	nop
 800927a:	370c      	adds	r7, #12
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr

08009284 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8009284:	b480      	push	{r7}
 8009286:	b083      	sub	sp, #12
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009294:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009298:	d101      	bne.n	800929e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800929a:	2301      	movs	r3, #1
 800929c:	e000      	b.n	80092a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800929e:	2300      	movs	r3, #0
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80092bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80092c0:	f043 0201 	orr.w	r2, r3, #1
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80092c8:	bf00      	nop
 80092ca:	370c      	adds	r7, #12
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b083      	sub	sp, #12
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80092e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80092e8:	f043 0202 	orr.w	r2, r3, #2
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80092f0:	bf00      	nop
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	f003 0301 	and.w	r3, r3, #1
 800930c:	2b01      	cmp	r3, #1
 800930e:	d101      	bne.n	8009314 <LL_ADC_IsEnabled+0x18>
 8009310:	2301      	movs	r3, #1
 8009312:	e000      	b.n	8009316 <LL_ADC_IsEnabled+0x1a>
 8009314:	2300      	movs	r3, #0
}
 8009316:	4618      	mov	r0, r3
 8009318:	370c      	adds	r7, #12
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr

08009322 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8009322:	b480      	push	{r7}
 8009324:	b083      	sub	sp, #12
 8009326:	af00      	add	r7, sp, #0
 8009328:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	f003 0302 	and.w	r3, r3, #2
 8009332:	2b02      	cmp	r3, #2
 8009334:	d101      	bne.n	800933a <LL_ADC_IsDisableOngoing+0x18>
 8009336:	2301      	movs	r3, #1
 8009338:	e000      	b.n	800933c <LL_ADC_IsDisableOngoing+0x1a>
 800933a:	2300      	movs	r3, #0
}
 800933c:	4618      	mov	r0, r3
 800933e:	370c      	adds	r7, #12
 8009340:	46bd      	mov	sp, r7
 8009342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009346:	4770      	bx	lr

08009348 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8009348:	b480      	push	{r7}
 800934a:	b083      	sub	sp, #12
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009358:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800935c:	f043 0204 	orr.w	r2, r3, #4
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8009364:	bf00      	nop
 8009366:	370c      	adds	r7, #12
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr

08009370 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	f003 0304 	and.w	r3, r3, #4
 8009380:	2b04      	cmp	r3, #4
 8009382:	d101      	bne.n	8009388 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009384:	2301      	movs	r3, #1
 8009386:	e000      	b.n	800938a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	370c      	adds	r7, #12
 800938e:	46bd      	mov	sp, r7
 8009390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009394:	4770      	bx	lr

08009396 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009396:	b480      	push	{r7}
 8009398:	b083      	sub	sp, #12
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	689b      	ldr	r3, [r3, #8]
 80093a2:	f003 0308 	and.w	r3, r3, #8
 80093a6:	2b08      	cmp	r3, #8
 80093a8:	d101      	bne.n	80093ae <LL_ADC_INJ_IsConversionOngoing+0x18>
 80093aa:	2301      	movs	r3, #1
 80093ac:	e000      	b.n	80093b0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80093ae:	2300      	movs	r3, #0
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	370c      	adds	r7, #12
 80093b4:	46bd      	mov	sp, r7
 80093b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ba:	4770      	bx	lr

080093bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b088      	sub	sp, #32
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80093c4:	2300      	movs	r3, #0
 80093c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80093c8:	2300      	movs	r3, #0
 80093ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d101      	bne.n	80093d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e126      	b.n	8009624 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	691b      	ldr	r3, [r3, #16]
 80093da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d109      	bne.n	80093f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f7f7 fd8d 	bl	8000f04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2200      	movs	r2, #0
 80093ee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2200      	movs	r2, #0
 80093f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4618      	mov	r0, r3
 80093fe:	f7ff ff19 	bl	8009234 <LL_ADC_IsDeepPowerDownEnabled>
 8009402:	4603      	mov	r3, r0
 8009404:	2b00      	cmp	r3, #0
 8009406:	d004      	beq.n	8009412 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4618      	mov	r0, r3
 800940e:	f7ff feff 	bl	8009210 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	4618      	mov	r0, r3
 8009418:	f7ff ff34 	bl	8009284 <LL_ADC_IsInternalRegulatorEnabled>
 800941c:	4603      	mov	r3, r0
 800941e:	2b00      	cmp	r3, #0
 8009420:	d115      	bne.n	800944e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4618      	mov	r0, r3
 8009428:	f7ff ff18 	bl	800925c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800942c:	4b7f      	ldr	r3, [pc, #508]	@ (800962c <HAL_ADC_Init+0x270>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	099b      	lsrs	r3, r3, #6
 8009432:	4a7f      	ldr	r2, [pc, #508]	@ (8009630 <HAL_ADC_Init+0x274>)
 8009434:	fba2 2303 	umull	r2, r3, r2, r3
 8009438:	099b      	lsrs	r3, r3, #6
 800943a:	3301      	adds	r3, #1
 800943c:	005b      	lsls	r3, r3, #1
 800943e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009440:	e002      	b.n	8009448 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	3b01      	subs	r3, #1
 8009446:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d1f9      	bne.n	8009442 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4618      	mov	r0, r3
 8009454:	f7ff ff16 	bl	8009284 <LL_ADC_IsInternalRegulatorEnabled>
 8009458:	4603      	mov	r3, r0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d10d      	bne.n	800947a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009462:	f043 0210 	orr.w	r2, r3, #16
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800946e:	f043 0201 	orr.w	r2, r3, #1
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8009476:	2301      	movs	r3, #1
 8009478:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4618      	mov	r0, r3
 8009480:	f7ff ff76 	bl	8009370 <LL_ADC_REG_IsConversionOngoing>
 8009484:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800948a:	f003 0310 	and.w	r3, r3, #16
 800948e:	2b00      	cmp	r3, #0
 8009490:	f040 80bf 	bne.w	8009612 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8009494:	697b      	ldr	r3, [r7, #20]
 8009496:	2b00      	cmp	r3, #0
 8009498:	f040 80bb 	bne.w	8009612 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094a0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80094a4:	f043 0202 	orr.w	r2, r3, #2
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7ff ff23 	bl	80092fc <LL_ADC_IsEnabled>
 80094b6:	4603      	mov	r3, r0
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d10b      	bne.n	80094d4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80094bc:	485d      	ldr	r0, [pc, #372]	@ (8009634 <HAL_ADC_Init+0x278>)
 80094be:	f7ff ff1d 	bl	80092fc <LL_ADC_IsEnabled>
 80094c2:	4603      	mov	r3, r0
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d105      	bne.n	80094d4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	4619      	mov	r1, r3
 80094ce:	485a      	ldr	r0, [pc, #360]	@ (8009638 <HAL_ADC_Init+0x27c>)
 80094d0:	f7ff fd74 	bl	8008fbc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	7e5b      	ldrb	r3, [r3, #25]
 80094d8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80094de:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80094e4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80094ea:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80094f2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80094f4:	4313      	orrs	r3, r2
 80094f6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d106      	bne.n	8009510 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009506:	3b01      	subs	r3, #1
 8009508:	045b      	lsls	r3, r3, #17
 800950a:	69ba      	ldr	r2, [r7, #24]
 800950c:	4313      	orrs	r3, r2
 800950e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009514:	2b00      	cmp	r3, #0
 8009516:	d009      	beq.n	800952c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800951c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009524:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009526:	69ba      	ldr	r2, [r7, #24]
 8009528:	4313      	orrs	r3, r2
 800952a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	68da      	ldr	r2, [r3, #12]
 8009532:	4b42      	ldr	r3, [pc, #264]	@ (800963c <HAL_ADC_Init+0x280>)
 8009534:	4013      	ands	r3, r2
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	6812      	ldr	r2, [r2, #0]
 800953a:	69b9      	ldr	r1, [r7, #24]
 800953c:	430b      	orrs	r3, r1
 800953e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4618      	mov	r0, r3
 8009546:	f7ff ff26 	bl	8009396 <LL_ADC_INJ_IsConversionOngoing>
 800954a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d13d      	bne.n	80095ce <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d13a      	bne.n	80095ce <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800955c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009564:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009566:	4313      	orrs	r3, r2
 8009568:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	68db      	ldr	r3, [r3, #12]
 8009570:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009574:	f023 0302 	bic.w	r3, r3, #2
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	6812      	ldr	r2, [r2, #0]
 800957c:	69b9      	ldr	r1, [r7, #24]
 800957e:	430b      	orrs	r3, r1
 8009580:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009588:	2b01      	cmp	r3, #1
 800958a:	d118      	bne.n	80095be <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	691b      	ldr	r3, [r3, #16]
 8009592:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009596:	f023 0304 	bic.w	r3, r3, #4
 800959a:	687a      	ldr	r2, [r7, #4]
 800959c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800959e:	687a      	ldr	r2, [r7, #4]
 80095a0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80095a2:	4311      	orrs	r1, r2
 80095a4:	687a      	ldr	r2, [r7, #4]
 80095a6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80095a8:	4311      	orrs	r1, r2
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80095ae:	430a      	orrs	r2, r1
 80095b0:	431a      	orrs	r2, r3
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f042 0201 	orr.w	r2, r2, #1
 80095ba:	611a      	str	r2, [r3, #16]
 80095bc:	e007      	b.n	80095ce <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	691a      	ldr	r2, [r3, #16]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f022 0201 	bic.w	r2, r2, #1
 80095cc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	691b      	ldr	r3, [r3, #16]
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d10c      	bne.n	80095f0 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095dc:	f023 010f 	bic.w	r1, r3, #15
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	69db      	ldr	r3, [r3, #28]
 80095e4:	1e5a      	subs	r2, r3, #1
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	430a      	orrs	r2, r1
 80095ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80095ee:	e007      	b.n	8009600 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f022 020f 	bic.w	r2, r2, #15
 80095fe:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009604:	f023 0303 	bic.w	r3, r3, #3
 8009608:	f043 0201 	orr.w	r2, r3, #1
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	655a      	str	r2, [r3, #84]	@ 0x54
 8009610:	e007      	b.n	8009622 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009616:	f043 0210 	orr.w	r2, r3, #16
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009622:	7ffb      	ldrb	r3, [r7, #31]
}
 8009624:	4618      	mov	r0, r3
 8009626:	3720      	adds	r7, #32
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}
 800962c:	20000000 	.word	0x20000000
 8009630:	053e2d63 	.word	0x053e2d63
 8009634:	50040000 	.word	0x50040000
 8009638:	50040300 	.word	0x50040300
 800963c:	fff0c007 	.word	0xfff0c007

08009640 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4618      	mov	r0, r3
 800964e:	f7ff fe8f 	bl	8009370 <LL_ADC_REG_IsConversionOngoing>
 8009652:	4603      	mov	r3, r0
 8009654:	2b00      	cmp	r3, #0
 8009656:	f040 80a0 	bne.w	800979a <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009660:	2b01      	cmp	r3, #1
 8009662:	d101      	bne.n	8009668 <HAL_ADC_Start_IT+0x28>
 8009664:	2302      	movs	r3, #2
 8009666:	e09b      	b.n	80097a0 <HAL_ADC_Start_IT+0x160>
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 fe51 	bl	800a318 <ADC_Enable>
 8009676:	4603      	mov	r3, r0
 8009678:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800967a:	7bfb      	ldrb	r3, [r7, #15]
 800967c:	2b00      	cmp	r3, #0
 800967e:	f040 8087 	bne.w	8009790 <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009686:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800968a:	f023 0301 	bic.w	r3, r3, #1
 800968e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800969a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d006      	beq.n	80096b0 <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096a6:	f023 0206 	bic.w	r2, r3, #6
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80096ae:	e002      	b.n	80096b6 <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2200      	movs	r2, #0
 80096b4:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	221c      	movs	r2, #28
 80096bc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	685a      	ldr	r2, [r3, #4]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f022 021c 	bic.w	r2, r2, #28
 80096d4:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	695b      	ldr	r3, [r3, #20]
 80096da:	2b08      	cmp	r3, #8
 80096dc:	d108      	bne.n	80096f0 <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	685a      	ldr	r2, [r3, #4]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f042 0208 	orr.w	r2, r2, #8
 80096ec:	605a      	str	r2, [r3, #4]
          break;
 80096ee:	e008      	b.n	8009702 <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	685a      	ldr	r2, [r3, #4]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f042 0204 	orr.w	r2, r2, #4
 80096fe:	605a      	str	r2, [r3, #4]
          break;
 8009700:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009706:	2b00      	cmp	r3, #0
 8009708:	d107      	bne.n	800971a <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	685a      	ldr	r2, [r3, #4]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f042 0210 	orr.w	r2, r2, #16
 8009718:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009724:	2b00      	cmp	r3, #0
 8009726:	d02d      	beq.n	8009784 <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800972c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009730:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	695b      	ldr	r3, [r3, #20]
 800973c:	2b08      	cmp	r3, #8
 800973e:	d110      	bne.n	8009762 <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f022 0220 	bic.w	r2, r2, #32
 800974e:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	685a      	ldr	r2, [r3, #4]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800975e:	605a      	str	r2, [r3, #4]
            break;
 8009760:	e010      	b.n	8009784 <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	685a      	ldr	r2, [r3, #4]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009770:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	685a      	ldr	r2, [r3, #4]
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f042 0220 	orr.w	r2, r2, #32
 8009780:	605a      	str	r2, [r3, #4]
            break;
 8009782:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	4618      	mov	r0, r3
 800978a:	f7ff fddd 	bl	8009348 <LL_ADC_REG_StartConversion>
 800978e:	e006      	b.n	800979e <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8009798:	e001      	b.n	800979e <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800979a:	2302      	movs	r3, #2
 800979c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800979e:	7bfb      	ldrb	r3, [r7, #15]
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3710      	adds	r7, #16
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b083      	sub	sp, #12
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	370c      	adds	r7, #12
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr

080097c2 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80097c2:	b580      	push	{r7, lr}
 80097c4:	b088      	sub	sp, #32
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80097ca:	2300      	movs	r3, #0
 80097cc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	685b      	ldr	r3, [r3, #4]
 80097dc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80097de:	69bb      	ldr	r3, [r7, #24]
 80097e0:	f003 0302 	and.w	r3, r3, #2
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d017      	beq.n	8009818 <HAL_ADC_IRQHandler+0x56>
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	f003 0302 	and.w	r3, r3, #2
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d012      	beq.n	8009818 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097f6:	f003 0310 	and.w	r3, r3, #16
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d105      	bne.n	800980a <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009802:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 ff1e 	bl	800a64c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	2202      	movs	r2, #2
 8009816:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	f003 0304 	and.w	r3, r3, #4
 800981e:	2b00      	cmp	r3, #0
 8009820:	d004      	beq.n	800982c <HAL_ADC_IRQHandler+0x6a>
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	f003 0304 	and.w	r3, r3, #4
 8009828:	2b00      	cmp	r3, #0
 800982a:	d109      	bne.n	8009840 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8009832:	2b00      	cmp	r3, #0
 8009834:	d05e      	beq.n	80098f4 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	f003 0308 	and.w	r3, r3, #8
 800983c:	2b00      	cmp	r3, #0
 800983e:	d059      	beq.n	80098f4 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009844:	f003 0310 	and.w	r3, r3, #16
 8009848:	2b00      	cmp	r3, #0
 800984a:	d105      	bne.n	8009858 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009850:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4618      	mov	r0, r3
 800985e:	f7ff fc36 	bl	80090ce <LL_ADC_REG_IsTriggerSourceSWStart>
 8009862:	4603      	mov	r3, r0
 8009864:	2b00      	cmp	r3, #0
 8009866:	d03e      	beq.n	80098e6 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009876:	2b00      	cmp	r3, #0
 8009878:	d135      	bne.n	80098e6 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f003 0308 	and.w	r3, r3, #8
 8009884:	2b08      	cmp	r3, #8
 8009886:	d12e      	bne.n	80098e6 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4618      	mov	r0, r3
 800988e:	f7ff fd6f 	bl	8009370 <LL_ADC_REG_IsConversionOngoing>
 8009892:	4603      	mov	r3, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d11a      	bne.n	80098ce <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	685a      	ldr	r2, [r3, #4]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f022 020c 	bic.w	r2, r2, #12
 80098a6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d112      	bne.n	80098e6 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098c4:	f043 0201 	orr.w	r2, r3, #1
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	655a      	str	r2, [r3, #84]	@ 0x54
 80098cc:	e00b      	b.n	80098e6 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098d2:	f043 0210 	orr.w	r2, r3, #16
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098de:	f043 0201 	orr.w	r2, r3, #1
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f7fb fdea 	bl	80054c0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	220c      	movs	r2, #12
 80098f2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80098f4:	69bb      	ldr	r3, [r7, #24]
 80098f6:	f003 0320 	and.w	r3, r3, #32
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d004      	beq.n	8009908 <HAL_ADC_IRQHandler+0x146>
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	f003 0320 	and.w	r3, r3, #32
 8009904:	2b00      	cmp	r3, #0
 8009906:	d109      	bne.n	800991c <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800990e:	2b00      	cmp	r3, #0
 8009910:	d072      	beq.n	80099f8 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009918:	2b00      	cmp	r3, #0
 800991a:	d06d      	beq.n	80099f8 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009920:	f003 0310 	and.w	r3, r3, #16
 8009924:	2b00      	cmp	r3, #0
 8009926:	d105      	bne.n	8009934 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800992c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4618      	mov	r0, r3
 800993a:	f7ff fc07 	bl	800914c <LL_ADC_INJ_IsTriggerSourceSWStart>
 800993e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4618      	mov	r0, r3
 8009946:	f7ff fbc2 	bl	80090ce <LL_ADC_REG_IsTriggerSourceSWStart>
 800994a:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	68db      	ldr	r3, [r3, #12]
 8009952:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d047      	beq.n	80099ea <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009960:	2b00      	cmp	r3, #0
 8009962:	d007      	beq.n	8009974 <HAL_ADC_IRQHandler+0x1b2>
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d03f      	beq.n	80099ea <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8009970:	2b00      	cmp	r3, #0
 8009972:	d13a      	bne.n	80099ea <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800997e:	2b40      	cmp	r3, #64	@ 0x40
 8009980:	d133      	bne.n	80099ea <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8009982:	693b      	ldr	r3, [r7, #16]
 8009984:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009988:	2b00      	cmp	r3, #0
 800998a:	d12e      	bne.n	80099ea <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4618      	mov	r0, r3
 8009992:	f7ff fd00 	bl	8009396 <LL_ADC_INJ_IsConversionOngoing>
 8009996:	4603      	mov	r3, r0
 8009998:	2b00      	cmp	r3, #0
 800999a:	d11a      	bne.n	80099d2 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	685a      	ldr	r2, [r3, #4]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80099aa:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d112      	bne.n	80099ea <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099c8:	f043 0201 	orr.w	r2, r3, #1
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	655a      	str	r2, [r3, #84]	@ 0x54
 80099d0:	e00b      	b.n	80099ea <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099d6:	f043 0210 	orr.w	r2, r3, #16
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099e2:	f043 0201 	orr.w	r2, r3, #1
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f000 fe06 	bl	800a5fc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	2260      	movs	r2, #96	@ 0x60
 80099f6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80099f8:	69bb      	ldr	r3, [r7, #24]
 80099fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d011      	beq.n	8009a26 <HAL_ADC_IRQHandler+0x264>
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d00c      	beq.n	8009a26 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a10:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f000 f886 	bl	8009b2a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2280      	movs	r2, #128	@ 0x80
 8009a24:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d012      	beq.n	8009a56 <HAL_ADC_IRQHandler+0x294>
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d00d      	beq.n	8009a56 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a3e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 fdec 	bl	800a624 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009a54:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8009a56:	69bb      	ldr	r3, [r7, #24]
 8009a58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d012      	beq.n	8009a86 <HAL_ADC_IRQHandler+0x2c4>
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00d      	beq.n	8009a86 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a6e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f000 fdde 	bl	800a638 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a84:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	f003 0310 	and.w	r3, r3, #16
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d02a      	beq.n	8009ae6 <HAL_ADC_IRQHandler+0x324>
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	f003 0310 	and.w	r3, r3, #16
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d025      	beq.n	8009ae6 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d102      	bne.n	8009aa8 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	61fb      	str	r3, [r7, #28]
 8009aa6:	e008      	b.n	8009aba <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	68db      	ldr	r3, [r3, #12]
 8009aae:	f003 0301 	and.w	r3, r3, #1
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d001      	beq.n	8009aba <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8009aba:	69fb      	ldr	r3, [r7, #28]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d10e      	bne.n	8009ade <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ac4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ad0:	f043 0202 	orr.w	r2, r3, #2
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 f830 	bl	8009b3e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2210      	movs	r2, #16
 8009ae4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8009ae6:	69bb      	ldr	r3, [r7, #24]
 8009ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d018      	beq.n	8009b22 <HAL_ADC_IRQHandler+0x360>
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d013      	beq.n	8009b22 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009afe:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b0a:	f043 0208 	orr.w	r2, r3, #8
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009b1a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8009b1c:	6878      	ldr	r0, [r7, #4]
 8009b1e:	f000 fd77 	bl	800a610 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8009b22:	bf00      	nop
 8009b24:	3720      	adds	r7, #32
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}

08009b2a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8009b2a:	b480      	push	{r7}
 8009b2c:	b083      	sub	sp, #12
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8009b32:	bf00      	nop
 8009b34:	370c      	adds	r7, #12
 8009b36:	46bd      	mov	sp, r7
 8009b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3c:	4770      	bx	lr

08009b3e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009b3e:	b480      	push	{r7}
 8009b40:	b083      	sub	sp, #12
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8009b46:	bf00      	nop
 8009b48:	370c      	adds	r7, #12
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr
	...

08009b54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b0b6      	sub	sp, #216	@ 0xd8
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009b64:	2300      	movs	r3, #0
 8009b66:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009b6e:	2b01      	cmp	r3, #1
 8009b70:	d101      	bne.n	8009b76 <HAL_ADC_ConfigChannel+0x22>
 8009b72:	2302      	movs	r3, #2
 8009b74:	e3bb      	b.n	800a2ee <HAL_ADC_ConfigChannel+0x79a>
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2201      	movs	r2, #1
 8009b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7ff fbf4 	bl	8009370 <LL_ADC_REG_IsConversionOngoing>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	f040 83a0 	bne.w	800a2d0 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	2b05      	cmp	r3, #5
 8009b9e:	d824      	bhi.n	8009bea <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	3b02      	subs	r3, #2
 8009ba6:	2b03      	cmp	r3, #3
 8009ba8:	d81b      	bhi.n	8009be2 <HAL_ADC_ConfigChannel+0x8e>
 8009baa:	a201      	add	r2, pc, #4	@ (adr r2, 8009bb0 <HAL_ADC_ConfigChannel+0x5c>)
 8009bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bb0:	08009bc1 	.word	0x08009bc1
 8009bb4:	08009bc9 	.word	0x08009bc9
 8009bb8:	08009bd1 	.word	0x08009bd1
 8009bbc:	08009bd9 	.word	0x08009bd9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8009bc0:	230c      	movs	r3, #12
 8009bc2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8009bc6:	e010      	b.n	8009bea <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8009bc8:	2312      	movs	r3, #18
 8009bca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8009bce:	e00c      	b.n	8009bea <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8009bd0:	2318      	movs	r3, #24
 8009bd2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8009bd6:	e008      	b.n	8009bea <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8009bd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009bdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8009be0:	e003      	b.n	8009bea <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8009be2:	2306      	movs	r3, #6
 8009be4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8009be8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6818      	ldr	r0, [r3, #0]
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8009bf8:	f7ff fa7c 	bl	80090f4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7ff fbb5 	bl	8009370 <LL_ADC_REG_IsConversionOngoing>
 8009c06:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f7ff fbc1 	bl	8009396 <LL_ADC_INJ_IsConversionOngoing>
 8009c14:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009c18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	f040 81a4 	bne.w	8009f6a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009c22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	f040 819f 	bne.w	8009f6a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6818      	ldr	r0, [r3, #0]
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	6819      	ldr	r1, [r3, #0]
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	689b      	ldr	r3, [r3, #8]
 8009c38:	461a      	mov	r2, r3
 8009c3a:	f7ff fa9a 	bl	8009172 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	695a      	ldr	r2, [r3, #20]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	08db      	lsrs	r3, r3, #3
 8009c4a:	f003 0303 	and.w	r3, r3, #3
 8009c4e:	005b      	lsls	r3, r3, #1
 8009c50:	fa02 f303 	lsl.w	r3, r2, r3
 8009c54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	691b      	ldr	r3, [r3, #16]
 8009c5c:	2b04      	cmp	r3, #4
 8009c5e:	d00a      	beq.n	8009c76 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6818      	ldr	r0, [r3, #0]
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	6919      	ldr	r1, [r3, #16]
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	681a      	ldr	r2, [r3, #0]
 8009c6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009c70:	f7ff f9d8 	bl	8009024 <LL_ADC_SetOffset>
 8009c74:	e179      	b.n	8009f6a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	2100      	movs	r1, #0
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f7ff f9f5 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009c82:	4603      	mov	r3, r0
 8009c84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d10a      	bne.n	8009ca2 <HAL_ADC_ConfigChannel+0x14e>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2100      	movs	r1, #0
 8009c92:	4618      	mov	r0, r3
 8009c94:	f7ff f9ea 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	0e9b      	lsrs	r3, r3, #26
 8009c9c:	f003 021f 	and.w	r2, r3, #31
 8009ca0:	e01e      	b.n	8009ce0 <HAL_ADC_ConfigChannel+0x18c>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	2100      	movs	r1, #0
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f7ff f9df 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cb4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009cb8:	fa93 f3a3 	rbit	r3, r3
 8009cbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009cc0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009cc4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8009cc8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8009cd0:	2320      	movs	r3, #32
 8009cd2:	e004      	b.n	8009cde <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8009cd4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009cd8:	fab3 f383 	clz	r3, r3
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d105      	bne.n	8009cf8 <HAL_ADC_ConfigChannel+0x1a4>
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	0e9b      	lsrs	r3, r3, #26
 8009cf2:	f003 031f 	and.w	r3, r3, #31
 8009cf6:	e018      	b.n	8009d2a <HAL_ADC_ConfigChannel+0x1d6>
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d04:	fa93 f3a3 	rbit	r3, r3
 8009d08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8009d0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8009d14:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d101      	bne.n	8009d20 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8009d1c:	2320      	movs	r3, #32
 8009d1e:	e004      	b.n	8009d2a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8009d20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009d24:	fab3 f383 	clz	r3, r3
 8009d28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d106      	bne.n	8009d3c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	2200      	movs	r2, #0
 8009d34:	2100      	movs	r1, #0
 8009d36:	4618      	mov	r0, r3
 8009d38:	f7ff f9ae 	bl	8009098 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	2101      	movs	r1, #1
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7ff f992 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d10a      	bne.n	8009d68 <HAL_ADC_ConfigChannel+0x214>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2101      	movs	r1, #1
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f7ff f987 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	0e9b      	lsrs	r3, r3, #26
 8009d62:	f003 021f 	and.w	r2, r3, #31
 8009d66:	e01e      	b.n	8009da6 <HAL_ADC_ConfigChannel+0x252>
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2101      	movs	r1, #1
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f7ff f97c 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009d74:	4603      	mov	r3, r0
 8009d76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009d7e:	fa93 f3a3 	rbit	r3, r3
 8009d82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8009d86:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009d8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8009d8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d101      	bne.n	8009d9a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8009d96:	2320      	movs	r3, #32
 8009d98:	e004      	b.n	8009da4 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8009d9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d9e:	fab3 f383 	clz	r3, r3
 8009da2:	b2db      	uxtb	r3, r3
 8009da4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d105      	bne.n	8009dbe <HAL_ADC_ConfigChannel+0x26a>
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	0e9b      	lsrs	r3, r3, #26
 8009db8:	f003 031f 	and.w	r3, r3, #31
 8009dbc:	e018      	b.n	8009df0 <HAL_ADC_ConfigChannel+0x29c>
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009dc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009dca:	fa93 f3a3 	rbit	r3, r3
 8009dce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8009dd2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009dd6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8009dda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d101      	bne.n	8009de6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8009de2:	2320      	movs	r3, #32
 8009de4:	e004      	b.n	8009df0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8009de6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009dea:	fab3 f383 	clz	r3, r3
 8009dee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d106      	bne.n	8009e02 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	2101      	movs	r1, #1
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f7ff f94b 	bl	8009098 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	2102      	movs	r1, #2
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f7ff f92f 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d10a      	bne.n	8009e2e <HAL_ADC_ConfigChannel+0x2da>
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	2102      	movs	r1, #2
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f7ff f924 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009e24:	4603      	mov	r3, r0
 8009e26:	0e9b      	lsrs	r3, r3, #26
 8009e28:	f003 021f 	and.w	r2, r3, #31
 8009e2c:	e01e      	b.n	8009e6c <HAL_ADC_ConfigChannel+0x318>
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2102      	movs	r1, #2
 8009e34:	4618      	mov	r0, r3
 8009e36:	f7ff f919 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e40:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009e44:	fa93 f3a3 	rbit	r3, r3
 8009e48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8009e4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8009e54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d101      	bne.n	8009e60 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8009e5c:	2320      	movs	r3, #32
 8009e5e:	e004      	b.n	8009e6a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8009e60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009e64:	fab3 f383 	clz	r3, r3
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d105      	bne.n	8009e84 <HAL_ADC_ConfigChannel+0x330>
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	0e9b      	lsrs	r3, r3, #26
 8009e7e:	f003 031f 	and.w	r3, r3, #31
 8009e82:	e014      	b.n	8009eae <HAL_ADC_ConfigChannel+0x35a>
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e8a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009e8c:	fa93 f3a3 	rbit	r3, r3
 8009e90:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8009e92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009e94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8009e98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d101      	bne.n	8009ea4 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8009ea0:	2320      	movs	r3, #32
 8009ea2:	e004      	b.n	8009eae <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8009ea4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009ea8:	fab3 f383 	clz	r3, r3
 8009eac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009eae:	429a      	cmp	r2, r3
 8009eb0:	d106      	bne.n	8009ec0 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	2102      	movs	r1, #2
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f7ff f8ec 	bl	8009098 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2103      	movs	r1, #3
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f7ff f8d0 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d10a      	bne.n	8009eec <HAL_ADC_ConfigChannel+0x398>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	2103      	movs	r1, #3
 8009edc:	4618      	mov	r0, r3
 8009ede:	f7ff f8c5 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	0e9b      	lsrs	r3, r3, #26
 8009ee6:	f003 021f 	and.w	r2, r3, #31
 8009eea:	e017      	b.n	8009f1c <HAL_ADC_ConfigChannel+0x3c8>
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	2103      	movs	r1, #3
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f7ff f8ba 	bl	800906c <LL_ADC_GetOffsetChannel>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009efc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009efe:	fa93 f3a3 	rbit	r3, r3
 8009f02:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8009f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f06:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8009f08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d101      	bne.n	8009f12 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8009f0e:	2320      	movs	r3, #32
 8009f10:	e003      	b.n	8009f1a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8009f12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f14:	fab3 f383 	clz	r3, r3
 8009f18:	b2db      	uxtb	r3, r3
 8009f1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d105      	bne.n	8009f34 <HAL_ADC_ConfigChannel+0x3e0>
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	0e9b      	lsrs	r3, r3, #26
 8009f2e:	f003 031f 	and.w	r3, r3, #31
 8009f32:	e011      	b.n	8009f58 <HAL_ADC_ConfigChannel+0x404>
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f3c:	fa93 f3a3 	rbit	r3, r3
 8009f40:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8009f42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f44:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8009f46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d101      	bne.n	8009f50 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8009f4c:	2320      	movs	r3, #32
 8009f4e:	e003      	b.n	8009f58 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8009f50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009f52:	fab3 f383 	clz	r3, r3
 8009f56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d106      	bne.n	8009f6a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	2200      	movs	r2, #0
 8009f62:	2103      	movs	r1, #3
 8009f64:	4618      	mov	r0, r3
 8009f66:	f7ff f897 	bl	8009098 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f7ff f9c4 	bl	80092fc <LL_ADC_IsEnabled>
 8009f74:	4603      	mov	r3, r0
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	f040 8140 	bne.w	800a1fc <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6818      	ldr	r0, [r3, #0]
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	6819      	ldr	r1, [r3, #0]
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	68db      	ldr	r3, [r3, #12]
 8009f88:	461a      	mov	r2, r3
 8009f8a:	f7ff f91d 	bl	80091c8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	68db      	ldr	r3, [r3, #12]
 8009f92:	4a8f      	ldr	r2, [pc, #572]	@ (800a1d0 <HAL_ADC_ConfigChannel+0x67c>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	f040 8131 	bne.w	800a1fc <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d10b      	bne.n	8009fc2 <HAL_ADC_ConfigChannel+0x46e>
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	0e9b      	lsrs	r3, r3, #26
 8009fb0:	3301      	adds	r3, #1
 8009fb2:	f003 031f 	and.w	r3, r3, #31
 8009fb6:	2b09      	cmp	r3, #9
 8009fb8:	bf94      	ite	ls
 8009fba:	2301      	movls	r3, #1
 8009fbc:	2300      	movhi	r3, #0
 8009fbe:	b2db      	uxtb	r3, r3
 8009fc0:	e019      	b.n	8009ff6 <HAL_ADC_ConfigChannel+0x4a2>
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009fca:	fa93 f3a3 	rbit	r3, r3
 8009fce:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8009fd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8009fd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d101      	bne.n	8009fde <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8009fda:	2320      	movs	r3, #32
 8009fdc:	e003      	b.n	8009fe6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8009fde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fe0:	fab3 f383 	clz	r3, r3
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	f003 031f 	and.w	r3, r3, #31
 8009fec:	2b09      	cmp	r3, #9
 8009fee:	bf94      	ite	ls
 8009ff0:	2301      	movls	r3, #1
 8009ff2:	2300      	movhi	r3, #0
 8009ff4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d079      	beq.n	800a0ee <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a002:	2b00      	cmp	r3, #0
 800a004:	d107      	bne.n	800a016 <HAL_ADC_ConfigChannel+0x4c2>
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	0e9b      	lsrs	r3, r3, #26
 800a00c:	3301      	adds	r3, #1
 800a00e:	069b      	lsls	r3, r3, #26
 800a010:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a014:	e015      	b.n	800a042 <HAL_ADC_ConfigChannel+0x4ee>
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a01c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a01e:	fa93 f3a3 	rbit	r3, r3
 800a022:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800a024:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a026:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800a028:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d101      	bne.n	800a032 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800a02e:	2320      	movs	r3, #32
 800a030:	e003      	b.n	800a03a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800a032:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a034:	fab3 f383 	clz	r3, r3
 800a038:	b2db      	uxtb	r3, r3
 800a03a:	3301      	adds	r3, #1
 800a03c:	069b      	lsls	r3, r3, #26
 800a03e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d109      	bne.n	800a062 <HAL_ADC_ConfigChannel+0x50e>
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	0e9b      	lsrs	r3, r3, #26
 800a054:	3301      	adds	r3, #1
 800a056:	f003 031f 	and.w	r3, r3, #31
 800a05a:	2101      	movs	r1, #1
 800a05c:	fa01 f303 	lsl.w	r3, r1, r3
 800a060:	e017      	b.n	800a092 <HAL_ADC_ConfigChannel+0x53e>
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a068:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a06a:	fa93 f3a3 	rbit	r3, r3
 800a06e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800a070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a072:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800a074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a076:	2b00      	cmp	r3, #0
 800a078:	d101      	bne.n	800a07e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800a07a:	2320      	movs	r3, #32
 800a07c:	e003      	b.n	800a086 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800a07e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a080:	fab3 f383 	clz	r3, r3
 800a084:	b2db      	uxtb	r3, r3
 800a086:	3301      	adds	r3, #1
 800a088:	f003 031f 	and.w	r3, r3, #31
 800a08c:	2101      	movs	r1, #1
 800a08e:	fa01 f303 	lsl.w	r3, r1, r3
 800a092:	ea42 0103 	orr.w	r1, r2, r3
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d10a      	bne.n	800a0b8 <HAL_ADC_ConfigChannel+0x564>
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	0e9b      	lsrs	r3, r3, #26
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	f003 021f 	and.w	r2, r3, #31
 800a0ae:	4613      	mov	r3, r2
 800a0b0:	005b      	lsls	r3, r3, #1
 800a0b2:	4413      	add	r3, r2
 800a0b4:	051b      	lsls	r3, r3, #20
 800a0b6:	e018      	b.n	800a0ea <HAL_ADC_ConfigChannel+0x596>
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0c0:	fa93 f3a3 	rbit	r3, r3
 800a0c4:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800a0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800a0ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d101      	bne.n	800a0d4 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800a0d0:	2320      	movs	r3, #32
 800a0d2:	e003      	b.n	800a0dc <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800a0d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0d6:	fab3 f383 	clz	r3, r3
 800a0da:	b2db      	uxtb	r3, r3
 800a0dc:	3301      	adds	r3, #1
 800a0de:	f003 021f 	and.w	r2, r3, #31
 800a0e2:	4613      	mov	r3, r2
 800a0e4:	005b      	lsls	r3, r3, #1
 800a0e6:	4413      	add	r3, r2
 800a0e8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a0ea:	430b      	orrs	r3, r1
 800a0ec:	e081      	b.n	800a1f2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a0ee:	683b      	ldr	r3, [r7, #0]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d107      	bne.n	800a10a <HAL_ADC_ConfigChannel+0x5b6>
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	0e9b      	lsrs	r3, r3, #26
 800a100:	3301      	adds	r3, #1
 800a102:	069b      	lsls	r3, r3, #26
 800a104:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a108:	e015      	b.n	800a136 <HAL_ADC_ConfigChannel+0x5e2>
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a112:	fa93 f3a3 	rbit	r3, r3
 800a116:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800a118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a11a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800a11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d101      	bne.n	800a126 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800a122:	2320      	movs	r3, #32
 800a124:	e003      	b.n	800a12e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800a126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a128:	fab3 f383 	clz	r3, r3
 800a12c:	b2db      	uxtb	r3, r3
 800a12e:	3301      	adds	r3, #1
 800a130:	069b      	lsls	r3, r3, #26
 800a132:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d109      	bne.n	800a156 <HAL_ADC_ConfigChannel+0x602>
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	0e9b      	lsrs	r3, r3, #26
 800a148:	3301      	adds	r3, #1
 800a14a:	f003 031f 	and.w	r3, r3, #31
 800a14e:	2101      	movs	r1, #1
 800a150:	fa01 f303 	lsl.w	r3, r1, r3
 800a154:	e017      	b.n	800a186 <HAL_ADC_ConfigChannel+0x632>
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a15c:	69fb      	ldr	r3, [r7, #28]
 800a15e:	fa93 f3a3 	rbit	r3, r3
 800a162:	61bb      	str	r3, [r7, #24]
  return result;
 800a164:	69bb      	ldr	r3, [r7, #24]
 800a166:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800a168:	6a3b      	ldr	r3, [r7, #32]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d101      	bne.n	800a172 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800a16e:	2320      	movs	r3, #32
 800a170:	e003      	b.n	800a17a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800a172:	6a3b      	ldr	r3, [r7, #32]
 800a174:	fab3 f383 	clz	r3, r3
 800a178:	b2db      	uxtb	r3, r3
 800a17a:	3301      	adds	r3, #1
 800a17c:	f003 031f 	and.w	r3, r3, #31
 800a180:	2101      	movs	r1, #1
 800a182:	fa01 f303 	lsl.w	r3, r1, r3
 800a186:	ea42 0103 	orr.w	r1, r2, r3
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a192:	2b00      	cmp	r3, #0
 800a194:	d10d      	bne.n	800a1b2 <HAL_ADC_ConfigChannel+0x65e>
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	0e9b      	lsrs	r3, r3, #26
 800a19c:	3301      	adds	r3, #1
 800a19e:	f003 021f 	and.w	r2, r3, #31
 800a1a2:	4613      	mov	r3, r2
 800a1a4:	005b      	lsls	r3, r3, #1
 800a1a6:	4413      	add	r3, r2
 800a1a8:	3b1e      	subs	r3, #30
 800a1aa:	051b      	lsls	r3, r3, #20
 800a1ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a1b0:	e01e      	b.n	800a1f0 <HAL_ADC_ConfigChannel+0x69c>
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	fa93 f3a3 	rbit	r3, r3
 800a1be:	60fb      	str	r3, [r7, #12]
  return result;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d104      	bne.n	800a1d4 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800a1ca:	2320      	movs	r3, #32
 800a1cc:	e006      	b.n	800a1dc <HAL_ADC_ConfigChannel+0x688>
 800a1ce:	bf00      	nop
 800a1d0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800a1d4:	697b      	ldr	r3, [r7, #20]
 800a1d6:	fab3 f383 	clz	r3, r3
 800a1da:	b2db      	uxtb	r3, r3
 800a1dc:	3301      	adds	r3, #1
 800a1de:	f003 021f 	and.w	r2, r3, #31
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	005b      	lsls	r3, r3, #1
 800a1e6:	4413      	add	r3, r2
 800a1e8:	3b1e      	subs	r3, #30
 800a1ea:	051b      	lsls	r3, r3, #20
 800a1ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a1f0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800a1f2:	683a      	ldr	r2, [r7, #0]
 800a1f4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a1f6:	4619      	mov	r1, r3
 800a1f8:	f7fe ffbb 	bl	8009172 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	681a      	ldr	r2, [r3, #0]
 800a200:	4b3d      	ldr	r3, [pc, #244]	@ (800a2f8 <HAL_ADC_ConfigChannel+0x7a4>)
 800a202:	4013      	ands	r3, r2
 800a204:	2b00      	cmp	r3, #0
 800a206:	d06c      	beq.n	800a2e2 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a208:	483c      	ldr	r0, [pc, #240]	@ (800a2fc <HAL_ADC_ConfigChannel+0x7a8>)
 800a20a:	f7fe fefd 	bl	8009008 <LL_ADC_GetCommonPathInternalCh>
 800a20e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4a3a      	ldr	r2, [pc, #232]	@ (800a300 <HAL_ADC_ConfigChannel+0x7ac>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d127      	bne.n	800a26c <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a21c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a220:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a224:	2b00      	cmp	r3, #0
 800a226:	d121      	bne.n	800a26c <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	4a35      	ldr	r2, [pc, #212]	@ (800a304 <HAL_ADC_ConfigChannel+0x7b0>)
 800a22e:	4293      	cmp	r3, r2
 800a230:	d157      	bne.n	800a2e2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a232:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a236:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a23a:	4619      	mov	r1, r3
 800a23c:	482f      	ldr	r0, [pc, #188]	@ (800a2fc <HAL_ADC_ConfigChannel+0x7a8>)
 800a23e:	f7fe fed0 	bl	8008fe2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a242:	4b31      	ldr	r3, [pc, #196]	@ (800a308 <HAL_ADC_ConfigChannel+0x7b4>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	099b      	lsrs	r3, r3, #6
 800a248:	4a30      	ldr	r2, [pc, #192]	@ (800a30c <HAL_ADC_ConfigChannel+0x7b8>)
 800a24a:	fba2 2303 	umull	r2, r3, r2, r3
 800a24e:	099b      	lsrs	r3, r3, #6
 800a250:	1c5a      	adds	r2, r3, #1
 800a252:	4613      	mov	r3, r2
 800a254:	005b      	lsls	r3, r3, #1
 800a256:	4413      	add	r3, r2
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800a25c:	e002      	b.n	800a264 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	3b01      	subs	r3, #1
 800a262:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d1f9      	bne.n	800a25e <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a26a:	e03a      	b.n	800a2e2 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a27      	ldr	r2, [pc, #156]	@ (800a310 <HAL_ADC_ConfigChannel+0x7bc>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d113      	bne.n	800a29e <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a276:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a27a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d10d      	bne.n	800a29e <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a1f      	ldr	r2, [pc, #124]	@ (800a304 <HAL_ADC_ConfigChannel+0x7b0>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d12a      	bne.n	800a2e2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a28c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a290:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a294:	4619      	mov	r1, r3
 800a296:	4819      	ldr	r0, [pc, #100]	@ (800a2fc <HAL_ADC_ConfigChannel+0x7a8>)
 800a298:	f7fe fea3 	bl	8008fe2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a29c:	e021      	b.n	800a2e2 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4a1c      	ldr	r2, [pc, #112]	@ (800a314 <HAL_ADC_ConfigChannel+0x7c0>)
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d11c      	bne.n	800a2e2 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a2a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a2ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d116      	bne.n	800a2e2 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	4a12      	ldr	r2, [pc, #72]	@ (800a304 <HAL_ADC_ConfigChannel+0x7b0>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d111      	bne.n	800a2e2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a2be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a2c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a2c6:	4619      	mov	r1, r3
 800a2c8:	480c      	ldr	r0, [pc, #48]	@ (800a2fc <HAL_ADC_ConfigChannel+0x7a8>)
 800a2ca:	f7fe fe8a 	bl	8008fe2 <LL_ADC_SetCommonPathInternalCh>
 800a2ce:	e008      	b.n	800a2e2 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2d4:	f043 0220 	orr.w	r2, r3, #32
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800a2dc:	2301      	movs	r3, #1
 800a2de:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800a2ea:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	37d8      	adds	r7, #216	@ 0xd8
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}
 800a2f6:	bf00      	nop
 800a2f8:	80080000 	.word	0x80080000
 800a2fc:	50040300 	.word	0x50040300
 800a300:	c7520000 	.word	0xc7520000
 800a304:	50040000 	.word	0x50040000
 800a308:	20000000 	.word	0x20000000
 800a30c:	053e2d63 	.word	0x053e2d63
 800a310:	cb840000 	.word	0xcb840000
 800a314:	80000001 	.word	0x80000001

0800a318 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b084      	sub	sp, #16
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a320:	2300      	movs	r3, #0
 800a322:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4618      	mov	r0, r3
 800a32a:	f7fe ffe7 	bl	80092fc <LL_ADC_IsEnabled>
 800a32e:	4603      	mov	r3, r0
 800a330:	2b00      	cmp	r3, #0
 800a332:	d169      	bne.n	800a408 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	689a      	ldr	r2, [r3, #8]
 800a33a:	4b36      	ldr	r3, [pc, #216]	@ (800a414 <ADC_Enable+0xfc>)
 800a33c:	4013      	ands	r3, r2
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d00d      	beq.n	800a35e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a346:	f043 0210 	orr.w	r2, r3, #16
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a352:	f043 0201 	orr.w	r2, r3, #1
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	e055      	b.n	800a40a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4618      	mov	r0, r3
 800a364:	f7fe ffa2 	bl	80092ac <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a368:	482b      	ldr	r0, [pc, #172]	@ (800a418 <ADC_Enable+0x100>)
 800a36a:	f7fe fe4d 	bl	8009008 <LL_ADC_GetCommonPathInternalCh>
 800a36e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a370:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a374:	2b00      	cmp	r3, #0
 800a376:	d013      	beq.n	800a3a0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a378:	4b28      	ldr	r3, [pc, #160]	@ (800a41c <ADC_Enable+0x104>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	099b      	lsrs	r3, r3, #6
 800a37e:	4a28      	ldr	r2, [pc, #160]	@ (800a420 <ADC_Enable+0x108>)
 800a380:	fba2 2303 	umull	r2, r3, r2, r3
 800a384:	099b      	lsrs	r3, r3, #6
 800a386:	1c5a      	adds	r2, r3, #1
 800a388:	4613      	mov	r3, r2
 800a38a:	005b      	lsls	r3, r3, #1
 800a38c:	4413      	add	r3, r2
 800a38e:	009b      	lsls	r3, r3, #2
 800a390:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a392:	e002      	b.n	800a39a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	3b01      	subs	r3, #1
 800a398:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d1f9      	bne.n	800a394 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a3a0:	f7fe fddc 	bl	8008f5c <HAL_GetTick>
 800a3a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a3a6:	e028      	b.n	800a3fa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f7fe ffa5 	bl	80092fc <LL_ADC_IsEnabled>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d104      	bne.n	800a3c2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f7fe ff75 	bl	80092ac <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a3c2:	f7fe fdcb 	bl	8008f5c <HAL_GetTick>
 800a3c6:	4602      	mov	r2, r0
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	1ad3      	subs	r3, r2, r3
 800a3cc:	2b02      	cmp	r3, #2
 800a3ce:	d914      	bls.n	800a3fa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f003 0301 	and.w	r3, r3, #1
 800a3da:	2b01      	cmp	r3, #1
 800a3dc:	d00d      	beq.n	800a3fa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3e2:	f043 0210 	orr.w	r2, r3, #16
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3ee:	f043 0201 	orr.w	r2, r3, #1
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	e007      	b.n	800a40a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f003 0301 	and.w	r3, r3, #1
 800a404:	2b01      	cmp	r3, #1
 800a406:	d1cf      	bne.n	800a3a8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a408:	2300      	movs	r3, #0
}
 800a40a:	4618      	mov	r0, r3
 800a40c:	3710      	adds	r7, #16
 800a40e:	46bd      	mov	sp, r7
 800a410:	bd80      	pop	{r7, pc}
 800a412:	bf00      	nop
 800a414:	8000003f 	.word	0x8000003f
 800a418:	50040300 	.word	0x50040300
 800a41c:	20000000 	.word	0x20000000
 800a420:	053e2d63 	.word	0x053e2d63

0800a424 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4618      	mov	r0, r3
 800a432:	f7fe ff76 	bl	8009322 <LL_ADC_IsDisableOngoing>
 800a436:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7fe ff5d 	bl	80092fc <LL_ADC_IsEnabled>
 800a442:	4603      	mov	r3, r0
 800a444:	2b00      	cmp	r3, #0
 800a446:	d047      	beq.n	800a4d8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d144      	bne.n	800a4d8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	f003 030d 	and.w	r3, r3, #13
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d10c      	bne.n	800a476 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4618      	mov	r0, r3
 800a462:	f7fe ff37 	bl	80092d4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	2203      	movs	r2, #3
 800a46c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a46e:	f7fe fd75 	bl	8008f5c <HAL_GetTick>
 800a472:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a474:	e029      	b.n	800a4ca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a47a:	f043 0210 	orr.w	r2, r3, #16
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a486:	f043 0201 	orr.w	r2, r3, #1
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800a48e:	2301      	movs	r3, #1
 800a490:	e023      	b.n	800a4da <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800a492:	f7fe fd63 	bl	8008f5c <HAL_GetTick>
 800a496:	4602      	mov	r2, r0
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	1ad3      	subs	r3, r2, r3
 800a49c:	2b02      	cmp	r3, #2
 800a49e:	d914      	bls.n	800a4ca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	f003 0301 	and.w	r3, r3, #1
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d00d      	beq.n	800a4ca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4b2:	f043 0210 	orr.w	r2, r3, #16
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4be:	f043 0201 	orr.w	r2, r3, #1
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	e007      	b.n	800a4da <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	689b      	ldr	r3, [r3, #8]
 800a4d0:	f003 0301 	and.w	r3, r3, #1
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d1dc      	bne.n	800a492 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a4d8:	2300      	movs	r3, #0
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3710      	adds	r7, #16
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}

0800a4e2 <LL_ADC_StartCalibration>:
{
 800a4e2:	b480      	push	{r7}
 800a4e4:	b083      	sub	sp, #12
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
 800a4ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	689b      	ldr	r3, [r3, #8]
 800a4f0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800a4f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a4f8:	683a      	ldr	r2, [r7, #0]
 800a4fa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800a4fe:	4313      	orrs	r3, r2
 800a500:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	609a      	str	r2, [r3, #8]
}
 800a508:	bf00      	nop
 800a50a:	370c      	adds	r7, #12
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr

0800a514 <LL_ADC_IsCalibrationOnGoing>:
{
 800a514:	b480      	push	{r7}
 800a516:	b083      	sub	sp, #12
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a524:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a528:	d101      	bne.n	800a52e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800a52a:	2301      	movs	r3, #1
 800a52c:	e000      	b.n	800a530 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800a52e:	2300      	movs	r3, #0
}
 800a530:	4618      	mov	r0, r3
 800a532:	370c      	adds	r7, #12
 800a534:	46bd      	mov	sp, r7
 800a536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53a:	4770      	bx	lr

0800a53c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800a546:	2300      	movs	r3, #0
 800a548:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a550:	2b01      	cmp	r3, #1
 800a552:	d101      	bne.n	800a558 <HAL_ADCEx_Calibration_Start+0x1c>
 800a554:	2302      	movs	r3, #2
 800a556:	e04d      	b.n	800a5f4 <HAL_ADCEx_Calibration_Start+0xb8>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f7ff ff5f 	bl	800a424 <ADC_Disable>
 800a566:	4603      	mov	r3, r0
 800a568:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800a56a:	7bfb      	ldrb	r3, [r7, #15]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d136      	bne.n	800a5de <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a574:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a578:	f023 0302 	bic.w	r3, r3, #2
 800a57c:	f043 0202 	orr.w	r2, r3, #2
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	6839      	ldr	r1, [r7, #0]
 800a58a:	4618      	mov	r0, r3
 800a58c:	f7ff ffa9 	bl	800a4e2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a590:	e014      	b.n	800a5bc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	3301      	adds	r3, #1
 800a596:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800a59e:	d30d      	bcc.n	800a5bc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5a4:	f023 0312 	bic.w	r3, r3, #18
 800a5a8:	f043 0210 	orr.w	r2, r3, #16
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e01b      	b.n	800a5f4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7ff ffa7 	bl	800a514 <LL_ADC_IsCalibrationOnGoing>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d1e2      	bne.n	800a592 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5d0:	f023 0303 	bic.w	r3, r3, #3
 800a5d4:	f043 0201 	orr.w	r2, r3, #1
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	655a      	str	r2, [r3, #84]	@ 0x54
 800a5dc:	e005      	b.n	800a5ea <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5e2:	f043 0210 	orr.w	r2, r3, #16
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800a5f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3710      	adds	r7, #16
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b083      	sub	sp, #12
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800a604:	bf00      	nop
 800a606:	370c      	adds	r7, #12
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800a610:	b480      	push	{r7}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800a618:	bf00      	nop
 800a61a:	370c      	adds	r7, #12
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800a62c:	bf00      	nop
 800a62e:	370c      	adds	r7, #12
 800a630:	46bd      	mov	sp, r7
 800a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a636:	4770      	bx	lr

0800a638 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800a638:	b480      	push	{r7}
 800a63a:	b083      	sub	sp, #12
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800a640:	bf00      	nop
 800a642:	370c      	adds	r7, #12
 800a644:	46bd      	mov	sp, r7
 800a646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64a:	4770      	bx	lr

0800a64c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b083      	sub	sp, #12
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800a654:	bf00      	nop
 800a656:	370c      	adds	r7, #12
 800a658:	46bd      	mov	sp, r7
 800a65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65e:	4770      	bx	lr

0800a660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a660:	b480      	push	{r7}
 800a662:	b085      	sub	sp, #20
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f003 0307 	and.w	r3, r3, #7
 800a66e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a670:	4b0c      	ldr	r3, [pc, #48]	@ (800a6a4 <__NVIC_SetPriorityGrouping+0x44>)
 800a672:	68db      	ldr	r3, [r3, #12]
 800a674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a676:	68ba      	ldr	r2, [r7, #8]
 800a678:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a67c:	4013      	ands	r3, r2
 800a67e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a688:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a68c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a692:	4a04      	ldr	r2, [pc, #16]	@ (800a6a4 <__NVIC_SetPriorityGrouping+0x44>)
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	60d3      	str	r3, [r2, #12]
}
 800a698:	bf00      	nop
 800a69a:	3714      	adds	r7, #20
 800a69c:	46bd      	mov	sp, r7
 800a69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a2:	4770      	bx	lr
 800a6a4:	e000ed00 	.word	0xe000ed00

0800a6a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a6ac:	4b04      	ldr	r3, [pc, #16]	@ (800a6c0 <__NVIC_GetPriorityGrouping+0x18>)
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	0a1b      	lsrs	r3, r3, #8
 800a6b2:	f003 0307 	and.w	r3, r3, #7
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr
 800a6c0:	e000ed00 	.word	0xe000ed00

0800a6c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b083      	sub	sp, #12
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a6ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	db0b      	blt.n	800a6ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a6d6:	79fb      	ldrb	r3, [r7, #7]
 800a6d8:	f003 021f 	and.w	r2, r3, #31
 800a6dc:	4907      	ldr	r1, [pc, #28]	@ (800a6fc <__NVIC_EnableIRQ+0x38>)
 800a6de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6e2:	095b      	lsrs	r3, r3, #5
 800a6e4:	2001      	movs	r0, #1
 800a6e6:	fa00 f202 	lsl.w	r2, r0, r2
 800a6ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a6ee:	bf00      	nop
 800a6f0:	370c      	adds	r7, #12
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f8:	4770      	bx	lr
 800a6fa:	bf00      	nop
 800a6fc:	e000e100 	.word	0xe000e100

0800a700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a700:	b480      	push	{r7}
 800a702:	b083      	sub	sp, #12
 800a704:	af00      	add	r7, sp, #0
 800a706:	4603      	mov	r3, r0
 800a708:	6039      	str	r1, [r7, #0]
 800a70a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a70c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a710:	2b00      	cmp	r3, #0
 800a712:	db0a      	blt.n	800a72a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	b2da      	uxtb	r2, r3
 800a718:	490c      	ldr	r1, [pc, #48]	@ (800a74c <__NVIC_SetPriority+0x4c>)
 800a71a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a71e:	0112      	lsls	r2, r2, #4
 800a720:	b2d2      	uxtb	r2, r2
 800a722:	440b      	add	r3, r1
 800a724:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a728:	e00a      	b.n	800a740 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	b2da      	uxtb	r2, r3
 800a72e:	4908      	ldr	r1, [pc, #32]	@ (800a750 <__NVIC_SetPriority+0x50>)
 800a730:	79fb      	ldrb	r3, [r7, #7]
 800a732:	f003 030f 	and.w	r3, r3, #15
 800a736:	3b04      	subs	r3, #4
 800a738:	0112      	lsls	r2, r2, #4
 800a73a:	b2d2      	uxtb	r2, r2
 800a73c:	440b      	add	r3, r1
 800a73e:	761a      	strb	r2, [r3, #24]
}
 800a740:	bf00      	nop
 800a742:	370c      	adds	r7, #12
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr
 800a74c:	e000e100 	.word	0xe000e100
 800a750:	e000ed00 	.word	0xe000ed00

0800a754 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a754:	b480      	push	{r7}
 800a756:	b089      	sub	sp, #36	@ 0x24
 800a758:	af00      	add	r7, sp, #0
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	60b9      	str	r1, [r7, #8]
 800a75e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f003 0307 	and.w	r3, r3, #7
 800a766:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a768:	69fb      	ldr	r3, [r7, #28]
 800a76a:	f1c3 0307 	rsb	r3, r3, #7
 800a76e:	2b04      	cmp	r3, #4
 800a770:	bf28      	it	cs
 800a772:	2304      	movcs	r3, #4
 800a774:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a776:	69fb      	ldr	r3, [r7, #28]
 800a778:	3304      	adds	r3, #4
 800a77a:	2b06      	cmp	r3, #6
 800a77c:	d902      	bls.n	800a784 <NVIC_EncodePriority+0x30>
 800a77e:	69fb      	ldr	r3, [r7, #28]
 800a780:	3b03      	subs	r3, #3
 800a782:	e000      	b.n	800a786 <NVIC_EncodePriority+0x32>
 800a784:	2300      	movs	r3, #0
 800a786:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a788:	f04f 32ff 	mov.w	r2, #4294967295
 800a78c:	69bb      	ldr	r3, [r7, #24]
 800a78e:	fa02 f303 	lsl.w	r3, r2, r3
 800a792:	43da      	mvns	r2, r3
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	401a      	ands	r2, r3
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a79c:	f04f 31ff 	mov.w	r1, #4294967295
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	fa01 f303 	lsl.w	r3, r1, r3
 800a7a6:	43d9      	mvns	r1, r3
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a7ac:	4313      	orrs	r3, r2
         );
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3724      	adds	r7, #36	@ 0x24
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b8:	4770      	bx	lr
	...

0800a7bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	3b01      	subs	r3, #1
 800a7c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7cc:	d301      	bcc.n	800a7d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	e00f      	b.n	800a7f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a7d2:	4a0a      	ldr	r2, [pc, #40]	@ (800a7fc <SysTick_Config+0x40>)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	3b01      	subs	r3, #1
 800a7d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a7da:	210f      	movs	r1, #15
 800a7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7e0:	f7ff ff8e 	bl	800a700 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a7e4:	4b05      	ldr	r3, [pc, #20]	@ (800a7fc <SysTick_Config+0x40>)
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a7ea:	4b04      	ldr	r3, [pc, #16]	@ (800a7fc <SysTick_Config+0x40>)
 800a7ec:	2207      	movs	r2, #7
 800a7ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a7f0:	2300      	movs	r3, #0
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3708      	adds	r7, #8
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	e000e010 	.word	0xe000e010

0800a800 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b082      	sub	sp, #8
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f7ff ff29 	bl	800a660 <__NVIC_SetPriorityGrouping>
}
 800a80e:	bf00      	nop
 800a810:	3708      	adds	r7, #8
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}

0800a816 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a816:	b580      	push	{r7, lr}
 800a818:	b086      	sub	sp, #24
 800a81a:	af00      	add	r7, sp, #0
 800a81c:	4603      	mov	r3, r0
 800a81e:	60b9      	str	r1, [r7, #8]
 800a820:	607a      	str	r2, [r7, #4]
 800a822:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a824:	2300      	movs	r3, #0
 800a826:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a828:	f7ff ff3e 	bl	800a6a8 <__NVIC_GetPriorityGrouping>
 800a82c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a82e:	687a      	ldr	r2, [r7, #4]
 800a830:	68b9      	ldr	r1, [r7, #8]
 800a832:	6978      	ldr	r0, [r7, #20]
 800a834:	f7ff ff8e 	bl	800a754 <NVIC_EncodePriority>
 800a838:	4602      	mov	r2, r0
 800a83a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a83e:	4611      	mov	r1, r2
 800a840:	4618      	mov	r0, r3
 800a842:	f7ff ff5d 	bl	800a700 <__NVIC_SetPriority>
}
 800a846:	bf00      	nop
 800a848:	3718      	adds	r7, #24
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a84e:	b580      	push	{r7, lr}
 800a850:	b082      	sub	sp, #8
 800a852:	af00      	add	r7, sp, #0
 800a854:	4603      	mov	r3, r0
 800a856:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a85c:	4618      	mov	r0, r3
 800a85e:	f7ff ff31 	bl	800a6c4 <__NVIC_EnableIRQ>
}
 800a862:	bf00      	nop
 800a864:	3708      	adds	r7, #8
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}

0800a86a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a86a:	b580      	push	{r7, lr}
 800a86c:	b082      	sub	sp, #8
 800a86e:	af00      	add	r7, sp, #0
 800a870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f7ff ffa2 	bl	800a7bc <SysTick_Config>
 800a878:	4603      	mov	r3, r0
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3708      	adds	r7, #8
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}

0800a882 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a882:	b580      	push	{r7, lr}
 800a884:	b084      	sub	sp, #16
 800a886:	af00      	add	r7, sp, #0
 800a888:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a88a:	2300      	movs	r3, #0
 800a88c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a894:	b2db      	uxtb	r3, r3
 800a896:	2b02      	cmp	r3, #2
 800a898:	d005      	beq.n	800a8a6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2204      	movs	r2, #4
 800a89e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	73fb      	strb	r3, [r7, #15]
 800a8a4:	e029      	b.n	800a8fa <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f022 020e 	bic.w	r2, r2, #14
 800a8b4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	681a      	ldr	r2, [r3, #0]
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f022 0201 	bic.w	r2, r2, #1
 800a8c4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8ca:	f003 021c 	and.w	r2, r3, #28
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8d2:	2101      	movs	r1, #1
 800a8d4:	fa01 f202 	lsl.w	r2, r1, r2
 800a8d8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2201      	movs	r2, #1
 800a8de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d003      	beq.n	800a8fa <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	4798      	blx	r3
    }
  }
  return status;
 800a8fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	3710      	adds	r7, #16
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}

0800a904 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a904:	b480      	push	{r7}
 800a906:	b087      	sub	sp, #28
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
 800a90c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a90e:	2300      	movs	r3, #0
 800a910:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a912:	e148      	b.n	800aba6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	681a      	ldr	r2, [r3, #0]
 800a918:	2101      	movs	r1, #1
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	fa01 f303 	lsl.w	r3, r1, r3
 800a920:	4013      	ands	r3, r2
 800a922:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	2b00      	cmp	r3, #0
 800a928:	f000 813a 	beq.w	800aba0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	f003 0303 	and.w	r3, r3, #3
 800a934:	2b01      	cmp	r3, #1
 800a936:	d005      	beq.n	800a944 <HAL_GPIO_Init+0x40>
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	685b      	ldr	r3, [r3, #4]
 800a93c:	f003 0303 	and.w	r3, r3, #3
 800a940:	2b02      	cmp	r3, #2
 800a942:	d130      	bne.n	800a9a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	689b      	ldr	r3, [r3, #8]
 800a948:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	005b      	lsls	r3, r3, #1
 800a94e:	2203      	movs	r2, #3
 800a950:	fa02 f303 	lsl.w	r3, r2, r3
 800a954:	43db      	mvns	r3, r3
 800a956:	693a      	ldr	r2, [r7, #16]
 800a958:	4013      	ands	r3, r2
 800a95a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	68da      	ldr	r2, [r3, #12]
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	005b      	lsls	r3, r3, #1
 800a964:	fa02 f303 	lsl.w	r3, r2, r3
 800a968:	693a      	ldr	r2, [r7, #16]
 800a96a:	4313      	orrs	r3, r2
 800a96c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	693a      	ldr	r2, [r7, #16]
 800a972:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	685b      	ldr	r3, [r3, #4]
 800a978:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a97a:	2201      	movs	r2, #1
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	fa02 f303 	lsl.w	r3, r2, r3
 800a982:	43db      	mvns	r3, r3
 800a984:	693a      	ldr	r2, [r7, #16]
 800a986:	4013      	ands	r3, r2
 800a988:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	091b      	lsrs	r3, r3, #4
 800a990:	f003 0201 	and.w	r2, r3, #1
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	fa02 f303 	lsl.w	r3, r2, r3
 800a99a:	693a      	ldr	r2, [r7, #16]
 800a99c:	4313      	orrs	r3, r2
 800a99e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	693a      	ldr	r2, [r7, #16]
 800a9a4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	685b      	ldr	r3, [r3, #4]
 800a9aa:	f003 0303 	and.w	r3, r3, #3
 800a9ae:	2b03      	cmp	r3, #3
 800a9b0:	d017      	beq.n	800a9e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	68db      	ldr	r3, [r3, #12]
 800a9b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	005b      	lsls	r3, r3, #1
 800a9bc:	2203      	movs	r2, #3
 800a9be:	fa02 f303 	lsl.w	r3, r2, r3
 800a9c2:	43db      	mvns	r3, r3
 800a9c4:	693a      	ldr	r2, [r7, #16]
 800a9c6:	4013      	ands	r3, r2
 800a9c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	689a      	ldr	r2, [r3, #8]
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	005b      	lsls	r3, r3, #1
 800a9d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a9d6:	693a      	ldr	r2, [r7, #16]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	693a      	ldr	r2, [r7, #16]
 800a9e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	685b      	ldr	r3, [r3, #4]
 800a9e6:	f003 0303 	and.w	r3, r3, #3
 800a9ea:	2b02      	cmp	r3, #2
 800a9ec:	d123      	bne.n	800aa36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	08da      	lsrs	r2, r3, #3
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	3208      	adds	r2, #8
 800a9f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a9fc:	697b      	ldr	r3, [r7, #20]
 800a9fe:	f003 0307 	and.w	r3, r3, #7
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	220f      	movs	r2, #15
 800aa06:	fa02 f303 	lsl.w	r3, r2, r3
 800aa0a:	43db      	mvns	r3, r3
 800aa0c:	693a      	ldr	r2, [r7, #16]
 800aa0e:	4013      	ands	r3, r2
 800aa10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	691a      	ldr	r2, [r3, #16]
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	f003 0307 	and.w	r3, r3, #7
 800aa1c:	009b      	lsls	r3, r3, #2
 800aa1e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa22:	693a      	ldr	r2, [r7, #16]
 800aa24:	4313      	orrs	r3, r2
 800aa26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	08da      	lsrs	r2, r3, #3
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	3208      	adds	r2, #8
 800aa30:	6939      	ldr	r1, [r7, #16]
 800aa32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	005b      	lsls	r3, r3, #1
 800aa40:	2203      	movs	r2, #3
 800aa42:	fa02 f303 	lsl.w	r3, r2, r3
 800aa46:	43db      	mvns	r3, r3
 800aa48:	693a      	ldr	r2, [r7, #16]
 800aa4a:	4013      	ands	r3, r2
 800aa4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	685b      	ldr	r3, [r3, #4]
 800aa52:	f003 0203 	and.w	r2, r3, #3
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	005b      	lsls	r3, r3, #1
 800aa5a:	fa02 f303 	lsl.w	r3, r2, r3
 800aa5e:	693a      	ldr	r2, [r7, #16]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	693a      	ldr	r2, [r7, #16]
 800aa68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	f000 8094 	beq.w	800aba0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800aa78:	4b52      	ldr	r3, [pc, #328]	@ (800abc4 <HAL_GPIO_Init+0x2c0>)
 800aa7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa7c:	4a51      	ldr	r2, [pc, #324]	@ (800abc4 <HAL_GPIO_Init+0x2c0>)
 800aa7e:	f043 0301 	orr.w	r3, r3, #1
 800aa82:	6613      	str	r3, [r2, #96]	@ 0x60
 800aa84:	4b4f      	ldr	r3, [pc, #316]	@ (800abc4 <HAL_GPIO_Init+0x2c0>)
 800aa86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa88:	f003 0301 	and.w	r3, r3, #1
 800aa8c:	60bb      	str	r3, [r7, #8]
 800aa8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800aa90:	4a4d      	ldr	r2, [pc, #308]	@ (800abc8 <HAL_GPIO_Init+0x2c4>)
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	089b      	lsrs	r3, r3, #2
 800aa96:	3302      	adds	r3, #2
 800aa98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	f003 0303 	and.w	r3, r3, #3
 800aaa4:	009b      	lsls	r3, r3, #2
 800aaa6:	220f      	movs	r2, #15
 800aaa8:	fa02 f303 	lsl.w	r3, r2, r3
 800aaac:	43db      	mvns	r3, r3
 800aaae:	693a      	ldr	r2, [r7, #16]
 800aab0:	4013      	ands	r3, r2
 800aab2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800aaba:	d00d      	beq.n	800aad8 <HAL_GPIO_Init+0x1d4>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	4a43      	ldr	r2, [pc, #268]	@ (800abcc <HAL_GPIO_Init+0x2c8>)
 800aac0:	4293      	cmp	r3, r2
 800aac2:	d007      	beq.n	800aad4 <HAL_GPIO_Init+0x1d0>
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	4a42      	ldr	r2, [pc, #264]	@ (800abd0 <HAL_GPIO_Init+0x2cc>)
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d101      	bne.n	800aad0 <HAL_GPIO_Init+0x1cc>
 800aacc:	2302      	movs	r3, #2
 800aace:	e004      	b.n	800aada <HAL_GPIO_Init+0x1d6>
 800aad0:	2307      	movs	r3, #7
 800aad2:	e002      	b.n	800aada <HAL_GPIO_Init+0x1d6>
 800aad4:	2301      	movs	r3, #1
 800aad6:	e000      	b.n	800aada <HAL_GPIO_Init+0x1d6>
 800aad8:	2300      	movs	r3, #0
 800aada:	697a      	ldr	r2, [r7, #20]
 800aadc:	f002 0203 	and.w	r2, r2, #3
 800aae0:	0092      	lsls	r2, r2, #2
 800aae2:	4093      	lsls	r3, r2
 800aae4:	693a      	ldr	r2, [r7, #16]
 800aae6:	4313      	orrs	r3, r2
 800aae8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800aaea:	4937      	ldr	r1, [pc, #220]	@ (800abc8 <HAL_GPIO_Init+0x2c4>)
 800aaec:	697b      	ldr	r3, [r7, #20]
 800aaee:	089b      	lsrs	r3, r3, #2
 800aaf0:	3302      	adds	r3, #2
 800aaf2:	693a      	ldr	r2, [r7, #16]
 800aaf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800aaf8:	4b36      	ldr	r3, [pc, #216]	@ (800abd4 <HAL_GPIO_Init+0x2d0>)
 800aafa:	689b      	ldr	r3, [r3, #8]
 800aafc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	43db      	mvns	r3, r3
 800ab02:	693a      	ldr	r2, [r7, #16]
 800ab04:	4013      	ands	r3, r2
 800ab06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d003      	beq.n	800ab1c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800ab14:	693a      	ldr	r2, [r7, #16]
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	4313      	orrs	r3, r2
 800ab1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ab1c:	4a2d      	ldr	r2, [pc, #180]	@ (800abd4 <HAL_GPIO_Init+0x2d0>)
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ab22:	4b2c      	ldr	r3, [pc, #176]	@ (800abd4 <HAL_GPIO_Init+0x2d0>)
 800ab24:	68db      	ldr	r3, [r3, #12]
 800ab26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	43db      	mvns	r3, r3
 800ab2c:	693a      	ldr	r2, [r7, #16]
 800ab2e:	4013      	ands	r3, r2
 800ab30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	685b      	ldr	r3, [r3, #4]
 800ab36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d003      	beq.n	800ab46 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800ab3e:	693a      	ldr	r2, [r7, #16]
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	4313      	orrs	r3, r2
 800ab44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ab46:	4a23      	ldr	r2, [pc, #140]	@ (800abd4 <HAL_GPIO_Init+0x2d0>)
 800ab48:	693b      	ldr	r3, [r7, #16]
 800ab4a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800ab4c:	4b21      	ldr	r3, [pc, #132]	@ (800abd4 <HAL_GPIO_Init+0x2d0>)
 800ab4e:	685b      	ldr	r3, [r3, #4]
 800ab50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	43db      	mvns	r3, r3
 800ab56:	693a      	ldr	r2, [r7, #16]
 800ab58:	4013      	ands	r3, r2
 800ab5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	685b      	ldr	r3, [r3, #4]
 800ab60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d003      	beq.n	800ab70 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800ab68:	693a      	ldr	r2, [r7, #16]
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	4313      	orrs	r3, r2
 800ab6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ab70:	4a18      	ldr	r2, [pc, #96]	@ (800abd4 <HAL_GPIO_Init+0x2d0>)
 800ab72:	693b      	ldr	r3, [r7, #16]
 800ab74:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800ab76:	4b17      	ldr	r3, [pc, #92]	@ (800abd4 <HAL_GPIO_Init+0x2d0>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	43db      	mvns	r3, r3
 800ab80:	693a      	ldr	r2, [r7, #16]
 800ab82:	4013      	ands	r3, r2
 800ab84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	685b      	ldr	r3, [r3, #4]
 800ab8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d003      	beq.n	800ab9a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800ab92:	693a      	ldr	r2, [r7, #16]
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	4313      	orrs	r3, r2
 800ab98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800ab9a:	4a0e      	ldr	r2, [pc, #56]	@ (800abd4 <HAL_GPIO_Init+0x2d0>)
 800ab9c:	693b      	ldr	r3, [r7, #16]
 800ab9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	3301      	adds	r3, #1
 800aba4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	fa22 f303 	lsr.w	r3, r2, r3
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	f47f aeaf 	bne.w	800a914 <HAL_GPIO_Init+0x10>
  }
}
 800abb6:	bf00      	nop
 800abb8:	bf00      	nop
 800abba:	371c      	adds	r7, #28
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr
 800abc4:	40021000 	.word	0x40021000
 800abc8:	40010000 	.word	0x40010000
 800abcc:	48000400 	.word	0x48000400
 800abd0:	48000800 	.word	0x48000800
 800abd4:	40010400 	.word	0x40010400

0800abd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800abd8:	b480      	push	{r7}
 800abda:	b083      	sub	sp, #12
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	460b      	mov	r3, r1
 800abe2:	807b      	strh	r3, [r7, #2]
 800abe4:	4613      	mov	r3, r2
 800abe6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800abe8:	787b      	ldrb	r3, [r7, #1]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d003      	beq.n	800abf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800abee:	887a      	ldrh	r2, [r7, #2]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800abf4:	e002      	b.n	800abfc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800abf6:	887a      	ldrh	r2, [r7, #2]
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800abfc:	bf00      	nop
 800abfe:	370c      	adds	r7, #12
 800ac00:	46bd      	mov	sp, r7
 800ac02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac06:	4770      	bx	lr

0800ac08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b082      	sub	sp, #8
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	4603      	mov	r3, r0
 800ac10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800ac12:	4b08      	ldr	r3, [pc, #32]	@ (800ac34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800ac14:	695a      	ldr	r2, [r3, #20]
 800ac16:	88fb      	ldrh	r3, [r7, #6]
 800ac18:	4013      	ands	r3, r2
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d006      	beq.n	800ac2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800ac1e:	4a05      	ldr	r2, [pc, #20]	@ (800ac34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800ac20:	88fb      	ldrh	r3, [r7, #6]
 800ac22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800ac24:	88fb      	ldrh	r3, [r7, #6]
 800ac26:	4618      	mov	r0, r3
 800ac28:	f7f7 f858 	bl	8001cdc <HAL_GPIO_EXTI_Callback>
  }
}
 800ac2c:	bf00      	nop
 800ac2e:	3708      	adds	r7, #8
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}
 800ac34:	40010400 	.word	0x40010400

0800ac38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d101      	bne.n	800ac4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800ac46:	2301      	movs	r3, #1
 800ac48:	e08d      	b.n	800ad66 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac50:	b2db      	uxtb	r3, r3
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d106      	bne.n	800ac64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f7f7 f9c6 	bl	8001ff0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2224      	movs	r2, #36	@ 0x24
 800ac68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	681a      	ldr	r2, [r3, #0]
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f022 0201 	bic.w	r2, r2, #1
 800ac7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	685a      	ldr	r2, [r3, #4]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800ac88:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	689a      	ldr	r2, [r3, #8]
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ac98:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	68db      	ldr	r3, [r3, #12]
 800ac9e:	2b01      	cmp	r3, #1
 800aca0:	d107      	bne.n	800acb2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	689a      	ldr	r2, [r3, #8]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800acae:	609a      	str	r2, [r3, #8]
 800acb0:	e006      	b.n	800acc0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	689a      	ldr	r2, [r3, #8]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800acbe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	2b02      	cmp	r3, #2
 800acc6:	d108      	bne.n	800acda <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	685a      	ldr	r2, [r3, #4]
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800acd6:	605a      	str	r2, [r3, #4]
 800acd8:	e007      	b.n	800acea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	685a      	ldr	r2, [r3, #4]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ace8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	685b      	ldr	r3, [r3, #4]
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	6812      	ldr	r2, [r2, #0]
 800acf4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800acf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800acfc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	68da      	ldr	r2, [r3, #12]
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ad0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	691a      	ldr	r2, [r3, #16]
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	695b      	ldr	r3, [r3, #20]
 800ad16:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	699b      	ldr	r3, [r3, #24]
 800ad1e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	430a      	orrs	r2, r1
 800ad26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	69d9      	ldr	r1, [r3, #28]
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6a1a      	ldr	r2, [r3, #32]
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	430a      	orrs	r2, r1
 800ad36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f042 0201 	orr.w	r2, r2, #1
 800ad46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2220      	movs	r2, #32
 800ad52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2200      	movs	r2, #0
 800ad5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	2200      	movs	r2, #0
 800ad60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800ad64:	2300      	movs	r3, #0
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3708      	adds	r7, #8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
	...

0800ad70 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b088      	sub	sp, #32
 800ad74:	af02      	add	r7, sp, #8
 800ad76:	60f8      	str	r0, [r7, #12]
 800ad78:	4608      	mov	r0, r1
 800ad7a:	4611      	mov	r1, r2
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	4603      	mov	r3, r0
 800ad80:	817b      	strh	r3, [r7, #10]
 800ad82:	460b      	mov	r3, r1
 800ad84:	813b      	strh	r3, [r7, #8]
 800ad86:	4613      	mov	r3, r2
 800ad88:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad90:	b2db      	uxtb	r3, r3
 800ad92:	2b20      	cmp	r3, #32
 800ad94:	f040 80f9 	bne.w	800af8a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad98:	6a3b      	ldr	r3, [r7, #32]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d002      	beq.n	800ada4 <HAL_I2C_Mem_Write+0x34>
 800ad9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d105      	bne.n	800adb0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800adaa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800adac:	2301      	movs	r3, #1
 800adae:	e0ed      	b.n	800af8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800adb6:	2b01      	cmp	r3, #1
 800adb8:	d101      	bne.n	800adbe <HAL_I2C_Mem_Write+0x4e>
 800adba:	2302      	movs	r3, #2
 800adbc:	e0e6      	b.n	800af8c <HAL_I2C_Mem_Write+0x21c>
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2201      	movs	r2, #1
 800adc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800adc6:	f7fe f8c9 	bl	8008f5c <HAL_GetTick>
 800adca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	9300      	str	r3, [sp, #0]
 800add0:	2319      	movs	r3, #25
 800add2:	2201      	movs	r2, #1
 800add4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800add8:	68f8      	ldr	r0, [r7, #12]
 800adda:	f000 fbaf 	bl	800b53c <I2C_WaitOnFlagUntilTimeout>
 800adde:	4603      	mov	r3, r0
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d001      	beq.n	800ade8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800ade4:	2301      	movs	r3, #1
 800ade6:	e0d1      	b.n	800af8c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	2221      	movs	r2, #33	@ 0x21
 800adec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	2240      	movs	r2, #64	@ 0x40
 800adf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2200      	movs	r2, #0
 800adfc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	6a3a      	ldr	r2, [r7, #32]
 800ae02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ae08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ae10:	88f8      	ldrh	r0, [r7, #6]
 800ae12:	893a      	ldrh	r2, [r7, #8]
 800ae14:	8979      	ldrh	r1, [r7, #10]
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	9301      	str	r3, [sp, #4]
 800ae1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae1c:	9300      	str	r3, [sp, #0]
 800ae1e:	4603      	mov	r3, r0
 800ae20:	68f8      	ldr	r0, [r7, #12]
 800ae22:	f000 fabf 	bl	800b3a4 <I2C_RequestMemoryWrite>
 800ae26:	4603      	mov	r3, r0
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d005      	beq.n	800ae38 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	2200      	movs	r2, #0
 800ae30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800ae34:	2301      	movs	r3, #1
 800ae36:	e0a9      	b.n	800af8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae3c:	b29b      	uxth	r3, r3
 800ae3e:	2bff      	cmp	r3, #255	@ 0xff
 800ae40:	d90e      	bls.n	800ae60 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	22ff      	movs	r2, #255	@ 0xff
 800ae46:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae4c:	b2da      	uxtb	r2, r3
 800ae4e:	8979      	ldrh	r1, [r7, #10]
 800ae50:	2300      	movs	r3, #0
 800ae52:	9300      	str	r3, [sp, #0]
 800ae54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ae58:	68f8      	ldr	r0, [r7, #12]
 800ae5a:	f000 fd33 	bl	800b8c4 <I2C_TransferConfig>
 800ae5e:	e00f      	b.n	800ae80 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ae64:	b29a      	uxth	r2, r3
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ae6e:	b2da      	uxtb	r2, r3
 800ae70:	8979      	ldrh	r1, [r7, #10]
 800ae72:	2300      	movs	r3, #0
 800ae74:	9300      	str	r3, [sp, #0]
 800ae76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ae7a:	68f8      	ldr	r0, [r7, #12]
 800ae7c:	f000 fd22 	bl	800b8c4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ae80:	697a      	ldr	r2, [r7, #20]
 800ae82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae84:	68f8      	ldr	r0, [r7, #12]
 800ae86:	f000 fbb2 	bl	800b5ee <I2C_WaitOnTXISFlagUntilTimeout>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d001      	beq.n	800ae94 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800ae90:	2301      	movs	r3, #1
 800ae92:	e07b      	b.n	800af8c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae98:	781a      	ldrb	r2, [r3, #0]
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aea4:	1c5a      	adds	r2, r3, #1
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aeae:	b29b      	uxth	r3, r3
 800aeb0:	3b01      	subs	r3, #1
 800aeb2:	b29a      	uxth	r2, r3
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aebc:	3b01      	subs	r3, #1
 800aebe:	b29a      	uxth	r2, r3
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aec8:	b29b      	uxth	r3, r3
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d034      	beq.n	800af38 <HAL_I2C_Mem_Write+0x1c8>
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d130      	bne.n	800af38 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	9300      	str	r3, [sp, #0]
 800aeda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aedc:	2200      	movs	r2, #0
 800aede:	2180      	movs	r1, #128	@ 0x80
 800aee0:	68f8      	ldr	r0, [r7, #12]
 800aee2:	f000 fb2b 	bl	800b53c <I2C_WaitOnFlagUntilTimeout>
 800aee6:	4603      	mov	r3, r0
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d001      	beq.n	800aef0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800aeec:	2301      	movs	r3, #1
 800aeee:	e04d      	b.n	800af8c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aef4:	b29b      	uxth	r3, r3
 800aef6:	2bff      	cmp	r3, #255	@ 0xff
 800aef8:	d90e      	bls.n	800af18 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	22ff      	movs	r2, #255	@ 0xff
 800aefe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af04:	b2da      	uxtb	r2, r3
 800af06:	8979      	ldrh	r1, [r7, #10]
 800af08:	2300      	movs	r3, #0
 800af0a:	9300      	str	r3, [sp, #0]
 800af0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800af10:	68f8      	ldr	r0, [r7, #12]
 800af12:	f000 fcd7 	bl	800b8c4 <I2C_TransferConfig>
 800af16:	e00f      	b.n	800af38 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af1c:	b29a      	uxth	r2, r3
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af26:	b2da      	uxtb	r2, r3
 800af28:	8979      	ldrh	r1, [r7, #10]
 800af2a:	2300      	movs	r3, #0
 800af2c:	9300      	str	r3, [sp, #0]
 800af2e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800af32:	68f8      	ldr	r0, [r7, #12]
 800af34:	f000 fcc6 	bl	800b8c4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800af3c:	b29b      	uxth	r3, r3
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d19e      	bne.n	800ae80 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800af42:	697a      	ldr	r2, [r7, #20]
 800af44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af46:	68f8      	ldr	r0, [r7, #12]
 800af48:	f000 fb98 	bl	800b67c <I2C_WaitOnSTOPFlagUntilTimeout>
 800af4c:	4603      	mov	r3, r0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d001      	beq.n	800af56 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800af52:	2301      	movs	r3, #1
 800af54:	e01a      	b.n	800af8c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	2220      	movs	r2, #32
 800af5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	6859      	ldr	r1, [r3, #4]
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	4b0a      	ldr	r3, [pc, #40]	@ (800af94 <HAL_I2C_Mem_Write+0x224>)
 800af6a:	400b      	ands	r3, r1
 800af6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	2220      	movs	r2, #32
 800af72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	2200      	movs	r2, #0
 800af7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	2200      	movs	r2, #0
 800af82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800af86:	2300      	movs	r3, #0
 800af88:	e000      	b.n	800af8c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800af8a:	2302      	movs	r3, #2
  }
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	3718      	adds	r7, #24
 800af90:	46bd      	mov	sp, r7
 800af92:	bd80      	pop	{r7, pc}
 800af94:	fe00e800 	.word	0xfe00e800

0800af98 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b088      	sub	sp, #32
 800af9c:	af02      	add	r7, sp, #8
 800af9e:	60f8      	str	r0, [r7, #12]
 800afa0:	4608      	mov	r0, r1
 800afa2:	4611      	mov	r1, r2
 800afa4:	461a      	mov	r2, r3
 800afa6:	4603      	mov	r3, r0
 800afa8:	817b      	strh	r3, [r7, #10]
 800afaa:	460b      	mov	r3, r1
 800afac:	813b      	strh	r3, [r7, #8]
 800afae:	4613      	mov	r3, r2
 800afb0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800afb8:	b2db      	uxtb	r3, r3
 800afba:	2b20      	cmp	r3, #32
 800afbc:	f040 80fd 	bne.w	800b1ba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800afc0:	6a3b      	ldr	r3, [r7, #32]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d002      	beq.n	800afcc <HAL_I2C_Mem_Read+0x34>
 800afc6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d105      	bne.n	800afd8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800afd2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800afd4:	2301      	movs	r3, #1
 800afd6:	e0f1      	b.n	800b1bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800afde:	2b01      	cmp	r3, #1
 800afe0:	d101      	bne.n	800afe6 <HAL_I2C_Mem_Read+0x4e>
 800afe2:	2302      	movs	r3, #2
 800afe4:	e0ea      	b.n	800b1bc <HAL_I2C_Mem_Read+0x224>
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	2201      	movs	r2, #1
 800afea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800afee:	f7fd ffb5 	bl	8008f5c <HAL_GetTick>
 800aff2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	9300      	str	r3, [sp, #0]
 800aff8:	2319      	movs	r3, #25
 800affa:	2201      	movs	r2, #1
 800affc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	f000 fa9b 	bl	800b53c <I2C_WaitOnFlagUntilTimeout>
 800b006:	4603      	mov	r3, r0
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d001      	beq.n	800b010 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800b00c:	2301      	movs	r3, #1
 800b00e:	e0d5      	b.n	800b1bc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	2222      	movs	r2, #34	@ 0x22
 800b014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2240      	movs	r2, #64	@ 0x40
 800b01c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	2200      	movs	r2, #0
 800b024:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	6a3a      	ldr	r2, [r7, #32]
 800b02a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b030:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	2200      	movs	r2, #0
 800b036:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b038:	88f8      	ldrh	r0, [r7, #6]
 800b03a:	893a      	ldrh	r2, [r7, #8]
 800b03c:	8979      	ldrh	r1, [r7, #10]
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	9301      	str	r3, [sp, #4]
 800b042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b044:	9300      	str	r3, [sp, #0]
 800b046:	4603      	mov	r3, r0
 800b048:	68f8      	ldr	r0, [r7, #12]
 800b04a:	f000 f9ff 	bl	800b44c <I2C_RequestMemoryRead>
 800b04e:	4603      	mov	r3, r0
 800b050:	2b00      	cmp	r3, #0
 800b052:	d005      	beq.n	800b060 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	2200      	movs	r2, #0
 800b058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b05c:	2301      	movs	r3, #1
 800b05e:	e0ad      	b.n	800b1bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b064:	b29b      	uxth	r3, r3
 800b066:	2bff      	cmp	r3, #255	@ 0xff
 800b068:	d90e      	bls.n	800b088 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	2201      	movs	r2, #1
 800b06e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b074:	b2da      	uxtb	r2, r3
 800b076:	8979      	ldrh	r1, [r7, #10]
 800b078:	4b52      	ldr	r3, [pc, #328]	@ (800b1c4 <HAL_I2C_Mem_Read+0x22c>)
 800b07a:	9300      	str	r3, [sp, #0]
 800b07c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b080:	68f8      	ldr	r0, [r7, #12]
 800b082:	f000 fc1f 	bl	800b8c4 <I2C_TransferConfig>
 800b086:	e00f      	b.n	800b0a8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b08c:	b29a      	uxth	r2, r3
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b096:	b2da      	uxtb	r2, r3
 800b098:	8979      	ldrh	r1, [r7, #10]
 800b09a:	4b4a      	ldr	r3, [pc, #296]	@ (800b1c4 <HAL_I2C_Mem_Read+0x22c>)
 800b09c:	9300      	str	r3, [sp, #0]
 800b09e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b0a2:	68f8      	ldr	r0, [r7, #12]
 800b0a4:	f000 fc0e 	bl	800b8c4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	9300      	str	r3, [sp, #0]
 800b0ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	2104      	movs	r1, #4
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f000 fa42 	bl	800b53c <I2C_WaitOnFlagUntilTimeout>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d001      	beq.n	800b0c2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e07c      	b.n	800b1bc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0cc:	b2d2      	uxtb	r2, r2
 800b0ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0d4:	1c5a      	adds	r2, r3, #1
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b0de:	3b01      	subs	r3, #1
 800b0e0:	b29a      	uxth	r2, r3
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0ea:	b29b      	uxth	r3, r3
 800b0ec:	3b01      	subs	r3, #1
 800b0ee:	b29a      	uxth	r2, r3
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0f8:	b29b      	uxth	r3, r3
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d034      	beq.n	800b168 <HAL_I2C_Mem_Read+0x1d0>
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b102:	2b00      	cmp	r3, #0
 800b104:	d130      	bne.n	800b168 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b106:	697b      	ldr	r3, [r7, #20]
 800b108:	9300      	str	r3, [sp, #0]
 800b10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b10c:	2200      	movs	r2, #0
 800b10e:	2180      	movs	r1, #128	@ 0x80
 800b110:	68f8      	ldr	r0, [r7, #12]
 800b112:	f000 fa13 	bl	800b53c <I2C_WaitOnFlagUntilTimeout>
 800b116:	4603      	mov	r3, r0
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d001      	beq.n	800b120 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800b11c:	2301      	movs	r3, #1
 800b11e:	e04d      	b.n	800b1bc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b124:	b29b      	uxth	r3, r3
 800b126:	2bff      	cmp	r3, #255	@ 0xff
 800b128:	d90e      	bls.n	800b148 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	2201      	movs	r2, #1
 800b12e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b134:	b2da      	uxtb	r2, r3
 800b136:	8979      	ldrh	r1, [r7, #10]
 800b138:	2300      	movs	r3, #0
 800b13a:	9300      	str	r3, [sp, #0]
 800b13c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b140:	68f8      	ldr	r0, [r7, #12]
 800b142:	f000 fbbf 	bl	800b8c4 <I2C_TransferConfig>
 800b146:	e00f      	b.n	800b168 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b14c:	b29a      	uxth	r2, r3
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b156:	b2da      	uxtb	r2, r3
 800b158:	8979      	ldrh	r1, [r7, #10]
 800b15a:	2300      	movs	r3, #0
 800b15c:	9300      	str	r3, [sp, #0]
 800b15e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b162:	68f8      	ldr	r0, [r7, #12]
 800b164:	f000 fbae 	bl	800b8c4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b16c:	b29b      	uxth	r3, r3
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d19a      	bne.n	800b0a8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b172:	697a      	ldr	r2, [r7, #20]
 800b174:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b176:	68f8      	ldr	r0, [r7, #12]
 800b178:	f000 fa80 	bl	800b67c <I2C_WaitOnSTOPFlagUntilTimeout>
 800b17c:	4603      	mov	r3, r0
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d001      	beq.n	800b186 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800b182:	2301      	movs	r3, #1
 800b184:	e01a      	b.n	800b1bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	2220      	movs	r2, #32
 800b18c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	6859      	ldr	r1, [r3, #4]
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681a      	ldr	r2, [r3, #0]
 800b198:	4b0b      	ldr	r3, [pc, #44]	@ (800b1c8 <HAL_I2C_Mem_Read+0x230>)
 800b19a:	400b      	ands	r3, r1
 800b19c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2220      	movs	r2, #32
 800b1a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	e000      	b.n	800b1bc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800b1ba:	2302      	movs	r3, #2
  }
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3718      	adds	r7, #24
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	80002400 	.word	0x80002400
 800b1c8:	fe00e800 	.word	0xfe00e800

0800b1cc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b08a      	sub	sp, #40	@ 0x28
 800b1d0:	af02      	add	r7, sp, #8
 800b1d2:	60f8      	str	r0, [r7, #12]
 800b1d4:	607a      	str	r2, [r7, #4]
 800b1d6:	603b      	str	r3, [r7, #0]
 800b1d8:	460b      	mov	r3, r1
 800b1da:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800b1dc:	2300      	movs	r3, #0
 800b1de:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b1e6:	b2db      	uxtb	r3, r3
 800b1e8:	2b20      	cmp	r3, #32
 800b1ea:	f040 80d6 	bne.w	800b39a <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	699b      	ldr	r3, [r3, #24]
 800b1f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b1f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b1fc:	d101      	bne.n	800b202 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800b1fe:	2302      	movs	r3, #2
 800b200:	e0cc      	b.n	800b39c <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b208:	2b01      	cmp	r3, #1
 800b20a:	d101      	bne.n	800b210 <HAL_I2C_IsDeviceReady+0x44>
 800b20c:	2302      	movs	r3, #2
 800b20e:	e0c5      	b.n	800b39c <HAL_I2C_IsDeviceReady+0x1d0>
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2201      	movs	r2, #1
 800b214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	2224      	movs	r2, #36	@ 0x24
 800b21c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	2200      	movs	r2, #0
 800b224:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	68db      	ldr	r3, [r3, #12]
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d107      	bne.n	800b23e <HAL_I2C_IsDeviceReady+0x72>
 800b22e:	897b      	ldrh	r3, [r7, #10]
 800b230:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b234:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b238:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b23c:	e006      	b.n	800b24c <HAL_I2C_IsDeviceReady+0x80>
 800b23e:	897b      	ldrh	r3, [r7, #10]
 800b240:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b244:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b248:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 800b24c:	68fa      	ldr	r2, [r7, #12]
 800b24e:	6812      	ldr	r2, [r2, #0]
 800b250:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800b252:	f7fd fe83 	bl	8008f5c <HAL_GetTick>
 800b256:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	699b      	ldr	r3, [r3, #24]
 800b25e:	f003 0320 	and.w	r3, r3, #32
 800b262:	2b20      	cmp	r3, #32
 800b264:	bf0c      	ite	eq
 800b266:	2301      	moveq	r3, #1
 800b268:	2300      	movne	r3, #0
 800b26a:	b2db      	uxtb	r3, r3
 800b26c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	699b      	ldr	r3, [r3, #24]
 800b274:	f003 0310 	and.w	r3, r3, #16
 800b278:	2b10      	cmp	r3, #16
 800b27a:	bf0c      	ite	eq
 800b27c:	2301      	moveq	r3, #1
 800b27e:	2300      	movne	r3, #0
 800b280:	b2db      	uxtb	r3, r3
 800b282:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800b284:	e034      	b.n	800b2f0 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b28c:	d01a      	beq.n	800b2c4 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b28e:	f7fd fe65 	bl	8008f5c <HAL_GetTick>
 800b292:	4602      	mov	r2, r0
 800b294:	69bb      	ldr	r3, [r7, #24]
 800b296:	1ad3      	subs	r3, r2, r3
 800b298:	683a      	ldr	r2, [r7, #0]
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d302      	bcc.n	800b2a4 <HAL_I2C_IsDeviceReady+0xd8>
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d10f      	bne.n	800b2c4 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	2220      	movs	r2, #32
 800b2a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b2b0:	f043 0220 	orr.w	r2, r3, #32
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	e06b      	b.n	800b39c <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	699b      	ldr	r3, [r3, #24]
 800b2ca:	f003 0320 	and.w	r3, r3, #32
 800b2ce:	2b20      	cmp	r3, #32
 800b2d0:	bf0c      	ite	eq
 800b2d2:	2301      	moveq	r3, #1
 800b2d4:	2300      	movne	r3, #0
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	699b      	ldr	r3, [r3, #24]
 800b2e0:	f003 0310 	and.w	r3, r3, #16
 800b2e4:	2b10      	cmp	r3, #16
 800b2e6:	bf0c      	ite	eq
 800b2e8:	2301      	moveq	r3, #1
 800b2ea:	2300      	movne	r3, #0
 800b2ec:	b2db      	uxtb	r3, r3
 800b2ee:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800b2f0:	7ffb      	ldrb	r3, [r7, #31]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d102      	bne.n	800b2fc <HAL_I2C_IsDeviceReady+0x130>
 800b2f6:	7fbb      	ldrb	r3, [r7, #30]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d0c4      	beq.n	800b286 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	699b      	ldr	r3, [r3, #24]
 800b302:	f003 0310 	and.w	r3, r3, #16
 800b306:	2b10      	cmp	r3, #16
 800b308:	d01a      	beq.n	800b340 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b30a:	69bb      	ldr	r3, [r7, #24]
 800b30c:	9300      	str	r3, [sp, #0]
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	2200      	movs	r2, #0
 800b312:	2120      	movs	r1, #32
 800b314:	68f8      	ldr	r0, [r7, #12]
 800b316:	f000 f911 	bl	800b53c <I2C_WaitOnFlagUntilTimeout>
 800b31a:	4603      	mov	r3, r0
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d001      	beq.n	800b324 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 800b320:	2301      	movs	r3, #1
 800b322:	e03b      	b.n	800b39c <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	2220      	movs	r2, #32
 800b32a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	2220      	movs	r2, #32
 800b330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	2200      	movs	r2, #0
 800b338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 800b33c:	2300      	movs	r3, #0
 800b33e:	e02d      	b.n	800b39c <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b340:	69bb      	ldr	r3, [r7, #24]
 800b342:	9300      	str	r3, [sp, #0]
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	2200      	movs	r2, #0
 800b348:	2120      	movs	r1, #32
 800b34a:	68f8      	ldr	r0, [r7, #12]
 800b34c:	f000 f8f6 	bl	800b53c <I2C_WaitOnFlagUntilTimeout>
 800b350:	4603      	mov	r3, r0
 800b352:	2b00      	cmp	r3, #0
 800b354:	d001      	beq.n	800b35a <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800b356:	2301      	movs	r3, #1
 800b358:	e020      	b.n	800b39c <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2210      	movs	r2, #16
 800b360:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	2220      	movs	r2, #32
 800b368:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800b36a:	697b      	ldr	r3, [r7, #20]
 800b36c:	3301      	adds	r3, #1
 800b36e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800b370:	697b      	ldr	r3, [r7, #20]
 800b372:	687a      	ldr	r2, [r7, #4]
 800b374:	429a      	cmp	r2, r3
 800b376:	f63f af56 	bhi.w	800b226 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	2220      	movs	r2, #32
 800b37e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b386:	f043 0220 	orr.w	r2, r3, #32
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	2200      	movs	r2, #0
 800b392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800b396:	2301      	movs	r3, #1
 800b398:	e000      	b.n	800b39c <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 800b39a:	2302      	movs	r3, #2
  }
}
 800b39c:	4618      	mov	r0, r3
 800b39e:	3720      	adds	r7, #32
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}

0800b3a4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b086      	sub	sp, #24
 800b3a8:	af02      	add	r7, sp, #8
 800b3aa:	60f8      	str	r0, [r7, #12]
 800b3ac:	4608      	mov	r0, r1
 800b3ae:	4611      	mov	r1, r2
 800b3b0:	461a      	mov	r2, r3
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	817b      	strh	r3, [r7, #10]
 800b3b6:	460b      	mov	r3, r1
 800b3b8:	813b      	strh	r3, [r7, #8]
 800b3ba:	4613      	mov	r3, r2
 800b3bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b3be:	88fb      	ldrh	r3, [r7, #6]
 800b3c0:	b2da      	uxtb	r2, r3
 800b3c2:	8979      	ldrh	r1, [r7, #10]
 800b3c4:	4b20      	ldr	r3, [pc, #128]	@ (800b448 <I2C_RequestMemoryWrite+0xa4>)
 800b3c6:	9300      	str	r3, [sp, #0]
 800b3c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b3cc:	68f8      	ldr	r0, [r7, #12]
 800b3ce:	f000 fa79 	bl	800b8c4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b3d2:	69fa      	ldr	r2, [r7, #28]
 800b3d4:	69b9      	ldr	r1, [r7, #24]
 800b3d6:	68f8      	ldr	r0, [r7, #12]
 800b3d8:	f000 f909 	bl	800b5ee <I2C_WaitOnTXISFlagUntilTimeout>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d001      	beq.n	800b3e6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	e02c      	b.n	800b440 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b3e6:	88fb      	ldrh	r3, [r7, #6]
 800b3e8:	2b01      	cmp	r3, #1
 800b3ea:	d105      	bne.n	800b3f8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b3ec:	893b      	ldrh	r3, [r7, #8]
 800b3ee:	b2da      	uxtb	r2, r3
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	629a      	str	r2, [r3, #40]	@ 0x28
 800b3f6:	e015      	b.n	800b424 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b3f8:	893b      	ldrh	r3, [r7, #8]
 800b3fa:	0a1b      	lsrs	r3, r3, #8
 800b3fc:	b29b      	uxth	r3, r3
 800b3fe:	b2da      	uxtb	r2, r3
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b406:	69fa      	ldr	r2, [r7, #28]
 800b408:	69b9      	ldr	r1, [r7, #24]
 800b40a:	68f8      	ldr	r0, [r7, #12]
 800b40c:	f000 f8ef 	bl	800b5ee <I2C_WaitOnTXISFlagUntilTimeout>
 800b410:	4603      	mov	r3, r0
 800b412:	2b00      	cmp	r3, #0
 800b414:	d001      	beq.n	800b41a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b416:	2301      	movs	r3, #1
 800b418:	e012      	b.n	800b440 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b41a:	893b      	ldrh	r3, [r7, #8]
 800b41c:	b2da      	uxtb	r2, r3
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b424:	69fb      	ldr	r3, [r7, #28]
 800b426:	9300      	str	r3, [sp, #0]
 800b428:	69bb      	ldr	r3, [r7, #24]
 800b42a:	2200      	movs	r2, #0
 800b42c:	2180      	movs	r1, #128	@ 0x80
 800b42e:	68f8      	ldr	r0, [r7, #12]
 800b430:	f000 f884 	bl	800b53c <I2C_WaitOnFlagUntilTimeout>
 800b434:	4603      	mov	r3, r0
 800b436:	2b00      	cmp	r3, #0
 800b438:	d001      	beq.n	800b43e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b43a:	2301      	movs	r3, #1
 800b43c:	e000      	b.n	800b440 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b43e:	2300      	movs	r3, #0
}
 800b440:	4618      	mov	r0, r3
 800b442:	3710      	adds	r7, #16
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}
 800b448:	80002000 	.word	0x80002000

0800b44c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b086      	sub	sp, #24
 800b450:	af02      	add	r7, sp, #8
 800b452:	60f8      	str	r0, [r7, #12]
 800b454:	4608      	mov	r0, r1
 800b456:	4611      	mov	r1, r2
 800b458:	461a      	mov	r2, r3
 800b45a:	4603      	mov	r3, r0
 800b45c:	817b      	strh	r3, [r7, #10]
 800b45e:	460b      	mov	r3, r1
 800b460:	813b      	strh	r3, [r7, #8]
 800b462:	4613      	mov	r3, r2
 800b464:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b466:	88fb      	ldrh	r3, [r7, #6]
 800b468:	b2da      	uxtb	r2, r3
 800b46a:	8979      	ldrh	r1, [r7, #10]
 800b46c:	4b20      	ldr	r3, [pc, #128]	@ (800b4f0 <I2C_RequestMemoryRead+0xa4>)
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	2300      	movs	r3, #0
 800b472:	68f8      	ldr	r0, [r7, #12]
 800b474:	f000 fa26 	bl	800b8c4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b478:	69fa      	ldr	r2, [r7, #28]
 800b47a:	69b9      	ldr	r1, [r7, #24]
 800b47c:	68f8      	ldr	r0, [r7, #12]
 800b47e:	f000 f8b6 	bl	800b5ee <I2C_WaitOnTXISFlagUntilTimeout>
 800b482:	4603      	mov	r3, r0
 800b484:	2b00      	cmp	r3, #0
 800b486:	d001      	beq.n	800b48c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b488:	2301      	movs	r3, #1
 800b48a:	e02c      	b.n	800b4e6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b48c:	88fb      	ldrh	r3, [r7, #6]
 800b48e:	2b01      	cmp	r3, #1
 800b490:	d105      	bne.n	800b49e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b492:	893b      	ldrh	r3, [r7, #8]
 800b494:	b2da      	uxtb	r2, r3
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	629a      	str	r2, [r3, #40]	@ 0x28
 800b49c:	e015      	b.n	800b4ca <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b49e:	893b      	ldrh	r3, [r7, #8]
 800b4a0:	0a1b      	lsrs	r3, r3, #8
 800b4a2:	b29b      	uxth	r3, r3
 800b4a4:	b2da      	uxtb	r2, r3
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b4ac:	69fa      	ldr	r2, [r7, #28]
 800b4ae:	69b9      	ldr	r1, [r7, #24]
 800b4b0:	68f8      	ldr	r0, [r7, #12]
 800b4b2:	f000 f89c 	bl	800b5ee <I2C_WaitOnTXISFlagUntilTimeout>
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d001      	beq.n	800b4c0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b4bc:	2301      	movs	r3, #1
 800b4be:	e012      	b.n	800b4e6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b4c0:	893b      	ldrh	r3, [r7, #8]
 800b4c2:	b2da      	uxtb	r2, r3
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b4ca:	69fb      	ldr	r3, [r7, #28]
 800b4cc:	9300      	str	r3, [sp, #0]
 800b4ce:	69bb      	ldr	r3, [r7, #24]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	2140      	movs	r1, #64	@ 0x40
 800b4d4:	68f8      	ldr	r0, [r7, #12]
 800b4d6:	f000 f831 	bl	800b53c <I2C_WaitOnFlagUntilTimeout>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d001      	beq.n	800b4e4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b4e0:	2301      	movs	r3, #1
 800b4e2:	e000      	b.n	800b4e6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b4e4:	2300      	movs	r3, #0
}
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	3710      	adds	r7, #16
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}
 800b4ee:	bf00      	nop
 800b4f0:	80002000 	.word	0x80002000

0800b4f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	699b      	ldr	r3, [r3, #24]
 800b502:	f003 0302 	and.w	r3, r3, #2
 800b506:	2b02      	cmp	r3, #2
 800b508:	d103      	bne.n	800b512 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2200      	movs	r2, #0
 800b510:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	699b      	ldr	r3, [r3, #24]
 800b518:	f003 0301 	and.w	r3, r3, #1
 800b51c:	2b01      	cmp	r3, #1
 800b51e:	d007      	beq.n	800b530 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	699a      	ldr	r2, [r3, #24]
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	f042 0201 	orr.w	r2, r2, #1
 800b52e:	619a      	str	r2, [r3, #24]
  }
}
 800b530:	bf00      	nop
 800b532:	370c      	adds	r7, #12
 800b534:	46bd      	mov	sp, r7
 800b536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53a:	4770      	bx	lr

0800b53c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b084      	sub	sp, #16
 800b540:	af00      	add	r7, sp, #0
 800b542:	60f8      	str	r0, [r7, #12]
 800b544:	60b9      	str	r1, [r7, #8]
 800b546:	603b      	str	r3, [r7, #0]
 800b548:	4613      	mov	r3, r2
 800b54a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b54c:	e03b      	b.n	800b5c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b54e:	69ba      	ldr	r2, [r7, #24]
 800b550:	6839      	ldr	r1, [r7, #0]
 800b552:	68f8      	ldr	r0, [r7, #12]
 800b554:	f000 f8d6 	bl	800b704 <I2C_IsErrorOccurred>
 800b558:	4603      	mov	r3, r0
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d001      	beq.n	800b562 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	e041      	b.n	800b5e6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b568:	d02d      	beq.n	800b5c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b56a:	f7fd fcf7 	bl	8008f5c <HAL_GetTick>
 800b56e:	4602      	mov	r2, r0
 800b570:	69bb      	ldr	r3, [r7, #24]
 800b572:	1ad3      	subs	r3, r2, r3
 800b574:	683a      	ldr	r2, [r7, #0]
 800b576:	429a      	cmp	r2, r3
 800b578:	d302      	bcc.n	800b580 <I2C_WaitOnFlagUntilTimeout+0x44>
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d122      	bne.n	800b5c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	699a      	ldr	r2, [r3, #24]
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	4013      	ands	r3, r2
 800b58a:	68ba      	ldr	r2, [r7, #8]
 800b58c:	429a      	cmp	r2, r3
 800b58e:	bf0c      	ite	eq
 800b590:	2301      	moveq	r3, #1
 800b592:	2300      	movne	r3, #0
 800b594:	b2db      	uxtb	r3, r3
 800b596:	461a      	mov	r2, r3
 800b598:	79fb      	ldrb	r3, [r7, #7]
 800b59a:	429a      	cmp	r2, r3
 800b59c:	d113      	bne.n	800b5c6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5a2:	f043 0220 	orr.w	r2, r3, #32
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2220      	movs	r2, #32
 800b5ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	2200      	movs	r2, #0
 800b5be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	e00f      	b.n	800b5e6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	699a      	ldr	r2, [r3, #24]
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	4013      	ands	r3, r2
 800b5d0:	68ba      	ldr	r2, [r7, #8]
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	bf0c      	ite	eq
 800b5d6:	2301      	moveq	r3, #1
 800b5d8:	2300      	movne	r3, #0
 800b5da:	b2db      	uxtb	r3, r3
 800b5dc:	461a      	mov	r2, r3
 800b5de:	79fb      	ldrb	r3, [r7, #7]
 800b5e0:	429a      	cmp	r2, r3
 800b5e2:	d0b4      	beq.n	800b54e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b5e4:	2300      	movs	r3, #0
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3710      	adds	r7, #16
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}

0800b5ee <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b5ee:	b580      	push	{r7, lr}
 800b5f0:	b084      	sub	sp, #16
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	60f8      	str	r0, [r7, #12]
 800b5f6:	60b9      	str	r1, [r7, #8]
 800b5f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b5fa:	e033      	b.n	800b664 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b5fc:	687a      	ldr	r2, [r7, #4]
 800b5fe:	68b9      	ldr	r1, [r7, #8]
 800b600:	68f8      	ldr	r0, [r7, #12]
 800b602:	f000 f87f 	bl	800b704 <I2C_IsErrorOccurred>
 800b606:	4603      	mov	r3, r0
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d001      	beq.n	800b610 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b60c:	2301      	movs	r3, #1
 800b60e:	e031      	b.n	800b674 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b610:	68bb      	ldr	r3, [r7, #8]
 800b612:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b616:	d025      	beq.n	800b664 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b618:	f7fd fca0 	bl	8008f5c <HAL_GetTick>
 800b61c:	4602      	mov	r2, r0
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	1ad3      	subs	r3, r2, r3
 800b622:	68ba      	ldr	r2, [r7, #8]
 800b624:	429a      	cmp	r2, r3
 800b626:	d302      	bcc.n	800b62e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d11a      	bne.n	800b664 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	699b      	ldr	r3, [r3, #24]
 800b634:	f003 0302 	and.w	r3, r3, #2
 800b638:	2b02      	cmp	r3, #2
 800b63a:	d013      	beq.n	800b664 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b640:	f043 0220 	orr.w	r2, r3, #32
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	2220      	movs	r2, #32
 800b64c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	2200      	movs	r2, #0
 800b654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	2200      	movs	r2, #0
 800b65c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b660:	2301      	movs	r3, #1
 800b662:	e007      	b.n	800b674 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	699b      	ldr	r3, [r3, #24]
 800b66a:	f003 0302 	and.w	r3, r3, #2
 800b66e:	2b02      	cmp	r3, #2
 800b670:	d1c4      	bne.n	800b5fc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b672:	2300      	movs	r3, #0
}
 800b674:	4618      	mov	r0, r3
 800b676:	3710      	adds	r7, #16
 800b678:	46bd      	mov	sp, r7
 800b67a:	bd80      	pop	{r7, pc}

0800b67c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b084      	sub	sp, #16
 800b680:	af00      	add	r7, sp, #0
 800b682:	60f8      	str	r0, [r7, #12]
 800b684:	60b9      	str	r1, [r7, #8]
 800b686:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b688:	e02f      	b.n	800b6ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b68a:	687a      	ldr	r2, [r7, #4]
 800b68c:	68b9      	ldr	r1, [r7, #8]
 800b68e:	68f8      	ldr	r0, [r7, #12]
 800b690:	f000 f838 	bl	800b704 <I2C_IsErrorOccurred>
 800b694:	4603      	mov	r3, r0
 800b696:	2b00      	cmp	r3, #0
 800b698:	d001      	beq.n	800b69e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b69a:	2301      	movs	r3, #1
 800b69c:	e02d      	b.n	800b6fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b69e:	f7fd fc5d 	bl	8008f5c <HAL_GetTick>
 800b6a2:	4602      	mov	r2, r0
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	1ad3      	subs	r3, r2, r3
 800b6a8:	68ba      	ldr	r2, [r7, #8]
 800b6aa:	429a      	cmp	r2, r3
 800b6ac:	d302      	bcc.n	800b6b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d11a      	bne.n	800b6ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	699b      	ldr	r3, [r3, #24]
 800b6ba:	f003 0320 	and.w	r3, r3, #32
 800b6be:	2b20      	cmp	r3, #32
 800b6c0:	d013      	beq.n	800b6ea <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6c6:	f043 0220 	orr.w	r2, r3, #32
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2220      	movs	r2, #32
 800b6d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	e007      	b.n	800b6fa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	699b      	ldr	r3, [r3, #24]
 800b6f0:	f003 0320 	and.w	r3, r3, #32
 800b6f4:	2b20      	cmp	r3, #32
 800b6f6:	d1c8      	bne.n	800b68a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b6f8:	2300      	movs	r3, #0
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3710      	adds	r7, #16
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}
	...

0800b704 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b08a      	sub	sp, #40	@ 0x28
 800b708:	af00      	add	r7, sp, #0
 800b70a:	60f8      	str	r0, [r7, #12]
 800b70c:	60b9      	str	r1, [r7, #8]
 800b70e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b710:	2300      	movs	r3, #0
 800b712:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	699b      	ldr	r3, [r3, #24]
 800b71c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b71e:	2300      	movs	r3, #0
 800b720:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b726:	69bb      	ldr	r3, [r7, #24]
 800b728:	f003 0310 	and.w	r3, r3, #16
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d068      	beq.n	800b802 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	2210      	movs	r2, #16
 800b736:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b738:	e049      	b.n	800b7ce <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b740:	d045      	beq.n	800b7ce <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b742:	f7fd fc0b 	bl	8008f5c <HAL_GetTick>
 800b746:	4602      	mov	r2, r0
 800b748:	69fb      	ldr	r3, [r7, #28]
 800b74a:	1ad3      	subs	r3, r2, r3
 800b74c:	68ba      	ldr	r2, [r7, #8]
 800b74e:	429a      	cmp	r2, r3
 800b750:	d302      	bcc.n	800b758 <I2C_IsErrorOccurred+0x54>
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d13a      	bne.n	800b7ce <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	685b      	ldr	r3, [r3, #4]
 800b75e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b762:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b76a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	699b      	ldr	r3, [r3, #24]
 800b772:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b776:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b77a:	d121      	bne.n	800b7c0 <I2C_IsErrorOccurred+0xbc>
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b782:	d01d      	beq.n	800b7c0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b784:	7cfb      	ldrb	r3, [r7, #19]
 800b786:	2b20      	cmp	r3, #32
 800b788:	d01a      	beq.n	800b7c0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	685a      	ldr	r2, [r3, #4]
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b798:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b79a:	f7fd fbdf 	bl	8008f5c <HAL_GetTick>
 800b79e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b7a0:	e00e      	b.n	800b7c0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b7a2:	f7fd fbdb 	bl	8008f5c <HAL_GetTick>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	69fb      	ldr	r3, [r7, #28]
 800b7aa:	1ad3      	subs	r3, r2, r3
 800b7ac:	2b19      	cmp	r3, #25
 800b7ae:	d907      	bls.n	800b7c0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b7b0:	6a3b      	ldr	r3, [r7, #32]
 800b7b2:	f043 0320 	orr.w	r3, r3, #32
 800b7b6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b7be:	e006      	b.n	800b7ce <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	699b      	ldr	r3, [r3, #24]
 800b7c6:	f003 0320 	and.w	r3, r3, #32
 800b7ca:	2b20      	cmp	r3, #32
 800b7cc:	d1e9      	bne.n	800b7a2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	699b      	ldr	r3, [r3, #24]
 800b7d4:	f003 0320 	and.w	r3, r3, #32
 800b7d8:	2b20      	cmp	r3, #32
 800b7da:	d003      	beq.n	800b7e4 <I2C_IsErrorOccurred+0xe0>
 800b7dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d0aa      	beq.n	800b73a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b7e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d103      	bne.n	800b7f4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	2220      	movs	r2, #32
 800b7f2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b7f4:	6a3b      	ldr	r3, [r7, #32]
 800b7f6:	f043 0304 	orr.w	r3, r3, #4
 800b7fa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	699b      	ldr	r3, [r3, #24]
 800b808:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b80a:	69bb      	ldr	r3, [r7, #24]
 800b80c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b810:	2b00      	cmp	r3, #0
 800b812:	d00b      	beq.n	800b82c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b814:	6a3b      	ldr	r3, [r7, #32]
 800b816:	f043 0301 	orr.w	r3, r3, #1
 800b81a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b824:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b826:	2301      	movs	r3, #1
 800b828:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b832:	2b00      	cmp	r3, #0
 800b834:	d00b      	beq.n	800b84e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b836:	6a3b      	ldr	r3, [r7, #32]
 800b838:	f043 0308 	orr.w	r3, r3, #8
 800b83c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b846:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b848:	2301      	movs	r3, #1
 800b84a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b84e:	69bb      	ldr	r3, [r7, #24]
 800b850:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b854:	2b00      	cmp	r3, #0
 800b856:	d00b      	beq.n	800b870 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b858:	6a3b      	ldr	r3, [r7, #32]
 800b85a:	f043 0302 	orr.w	r3, r3, #2
 800b85e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b868:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b86a:	2301      	movs	r3, #1
 800b86c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b870:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b874:	2b00      	cmp	r3, #0
 800b876:	d01c      	beq.n	800b8b2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b878:	68f8      	ldr	r0, [r7, #12]
 800b87a:	f7ff fe3b 	bl	800b4f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	6859      	ldr	r1, [r3, #4]
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	681a      	ldr	r2, [r3, #0]
 800b888:	4b0d      	ldr	r3, [pc, #52]	@ (800b8c0 <I2C_IsErrorOccurred+0x1bc>)
 800b88a:	400b      	ands	r3, r1
 800b88c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b892:	6a3b      	ldr	r3, [r7, #32]
 800b894:	431a      	orrs	r2, r3
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	2220      	movs	r2, #32
 800b89e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b8b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3728      	adds	r7, #40	@ 0x28
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}
 800b8be:	bf00      	nop
 800b8c0:	fe00e800 	.word	0xfe00e800

0800b8c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b087      	sub	sp, #28
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	60f8      	str	r0, [r7, #12]
 800b8cc:	607b      	str	r3, [r7, #4]
 800b8ce:	460b      	mov	r3, r1
 800b8d0:	817b      	strh	r3, [r7, #10]
 800b8d2:	4613      	mov	r3, r2
 800b8d4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b8d6:	897b      	ldrh	r3, [r7, #10]
 800b8d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b8dc:	7a7b      	ldrb	r3, [r7, #9]
 800b8de:	041b      	lsls	r3, r3, #16
 800b8e0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b8e4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b8ea:	6a3b      	ldr	r3, [r7, #32]
 800b8ec:	4313      	orrs	r3, r2
 800b8ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b8f2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	685a      	ldr	r2, [r3, #4]
 800b8fa:	6a3b      	ldr	r3, [r7, #32]
 800b8fc:	0d5b      	lsrs	r3, r3, #21
 800b8fe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b902:	4b08      	ldr	r3, [pc, #32]	@ (800b924 <I2C_TransferConfig+0x60>)
 800b904:	430b      	orrs	r3, r1
 800b906:	43db      	mvns	r3, r3
 800b908:	ea02 0103 	and.w	r1, r2, r3
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	697a      	ldr	r2, [r7, #20]
 800b912:	430a      	orrs	r2, r1
 800b914:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b916:	bf00      	nop
 800b918:	371c      	adds	r7, #28
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr
 800b922:	bf00      	nop
 800b924:	03ff63ff 	.word	0x03ff63ff

0800b928 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b928:	b480      	push	{r7}
 800b92a:	b083      	sub	sp, #12
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
 800b930:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b938:	b2db      	uxtb	r3, r3
 800b93a:	2b20      	cmp	r3, #32
 800b93c:	d138      	bne.n	800b9b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b944:	2b01      	cmp	r3, #1
 800b946:	d101      	bne.n	800b94c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b948:	2302      	movs	r3, #2
 800b94a:	e032      	b.n	800b9b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2201      	movs	r2, #1
 800b950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2224      	movs	r2, #36	@ 0x24
 800b958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	681a      	ldr	r2, [r3, #0]
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f022 0201 	bic.w	r2, r2, #1
 800b96a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	681a      	ldr	r2, [r3, #0]
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b97a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	6819      	ldr	r1, [r3, #0]
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	683a      	ldr	r2, [r7, #0]
 800b988:	430a      	orrs	r2, r1
 800b98a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	681a      	ldr	r2, [r3, #0]
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	f042 0201 	orr.w	r2, r2, #1
 800b99a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2220      	movs	r2, #32
 800b9a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	e000      	b.n	800b9b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b9b0:	2302      	movs	r3, #2
  }
}
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	370c      	adds	r7, #12
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9bc:	4770      	bx	lr

0800b9be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b9be:	b480      	push	{r7}
 800b9c0:	b085      	sub	sp, #20
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
 800b9c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b9ce:	b2db      	uxtb	r3, r3
 800b9d0:	2b20      	cmp	r3, #32
 800b9d2:	d139      	bne.n	800ba48 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b9da:	2b01      	cmp	r3, #1
 800b9dc:	d101      	bne.n	800b9e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b9de:	2302      	movs	r3, #2
 800b9e0:	e033      	b.n	800ba4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2201      	movs	r2, #1
 800b9e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2224      	movs	r2, #36	@ 0x24
 800b9ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	681a      	ldr	r2, [r3, #0]
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f022 0201 	bic.w	r2, r2, #1
 800ba00:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ba10:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	021b      	lsls	r3, r3, #8
 800ba16:	68fa      	ldr	r2, [r7, #12]
 800ba18:	4313      	orrs	r3, r2
 800ba1a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	68fa      	ldr	r2, [r7, #12]
 800ba22:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	681a      	ldr	r2, [r3, #0]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f042 0201 	orr.w	r2, r2, #1
 800ba32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2220      	movs	r2, #32
 800ba38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2200      	movs	r2, #0
 800ba40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ba44:	2300      	movs	r3, #0
 800ba46:	e000      	b.n	800ba4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800ba48:	2302      	movs	r3, #2
  }
}
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	3714      	adds	r7, #20
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba54:	4770      	bx	lr
	...

0800ba58 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800ba58:	b480      	push	{r7}
 800ba5a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800ba5c:	4b04      	ldr	r3, [pc, #16]	@ (800ba70 <HAL_PWREx_GetVoltageRange+0x18>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800ba64:	4618      	mov	r0, r3
 800ba66:	46bd      	mov	sp, r7
 800ba68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6c:	4770      	bx	lr
 800ba6e:	bf00      	nop
 800ba70:	40007000 	.word	0x40007000

0800ba74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ba74:	b480      	push	{r7}
 800ba76:	b085      	sub	sp, #20
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba82:	d130      	bne.n	800bae6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800ba84:	4b23      	ldr	r3, [pc, #140]	@ (800bb14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ba8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba90:	d038      	beq.n	800bb04 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ba92:	4b20      	ldr	r3, [pc, #128]	@ (800bb14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ba9a:	4a1e      	ldr	r2, [pc, #120]	@ (800bb14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800ba9c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800baa0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800baa2:	4b1d      	ldr	r3, [pc, #116]	@ (800bb18 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	2232      	movs	r2, #50	@ 0x32
 800baa8:	fb02 f303 	mul.w	r3, r2, r3
 800baac:	4a1b      	ldr	r2, [pc, #108]	@ (800bb1c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800baae:	fba2 2303 	umull	r2, r3, r2, r3
 800bab2:	0c9b      	lsrs	r3, r3, #18
 800bab4:	3301      	adds	r3, #1
 800bab6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bab8:	e002      	b.n	800bac0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	3b01      	subs	r3, #1
 800babe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bac0:	4b14      	ldr	r3, [pc, #80]	@ (800bb14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bac2:	695b      	ldr	r3, [r3, #20]
 800bac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bac8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bacc:	d102      	bne.n	800bad4 <HAL_PWREx_ControlVoltageScaling+0x60>
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d1f2      	bne.n	800baba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bad4:	4b0f      	ldr	r3, [pc, #60]	@ (800bb14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bad6:	695b      	ldr	r3, [r3, #20]
 800bad8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800badc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bae0:	d110      	bne.n	800bb04 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800bae2:	2303      	movs	r3, #3
 800bae4:	e00f      	b.n	800bb06 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800bae6:	4b0b      	ldr	r3, [pc, #44]	@ (800bb14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800baee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800baf2:	d007      	beq.n	800bb04 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800baf4:	4b07      	ldr	r3, [pc, #28]	@ (800bb14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bafc:	4a05      	ldr	r2, [pc, #20]	@ (800bb14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bafe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bb02:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800bb04:	2300      	movs	r3, #0
}
 800bb06:	4618      	mov	r0, r3
 800bb08:	3714      	adds	r7, #20
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb10:	4770      	bx	lr
 800bb12:	bf00      	nop
 800bb14:	40007000 	.word	0x40007000
 800bb18:	20000000 	.word	0x20000000
 800bb1c:	431bde83 	.word	0x431bde83

0800bb20 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b088      	sub	sp, #32
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d102      	bne.n	800bb34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800bb2e:	2301      	movs	r3, #1
 800bb30:	f000 bc02 	b.w	800c338 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bb34:	4b96      	ldr	r3, [pc, #600]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bb36:	689b      	ldr	r3, [r3, #8]
 800bb38:	f003 030c 	and.w	r3, r3, #12
 800bb3c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bb3e:	4b94      	ldr	r3, [pc, #592]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bb40:	68db      	ldr	r3, [r3, #12]
 800bb42:	f003 0303 	and.w	r3, r3, #3
 800bb46:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f003 0310 	and.w	r3, r3, #16
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	f000 80e4 	beq.w	800bd1e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800bb56:	69bb      	ldr	r3, [r7, #24]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d007      	beq.n	800bb6c <HAL_RCC_OscConfig+0x4c>
 800bb5c:	69bb      	ldr	r3, [r7, #24]
 800bb5e:	2b0c      	cmp	r3, #12
 800bb60:	f040 808b 	bne.w	800bc7a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	2b01      	cmp	r3, #1
 800bb68:	f040 8087 	bne.w	800bc7a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800bb6c:	4b88      	ldr	r3, [pc, #544]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	f003 0302 	and.w	r3, r3, #2
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d005      	beq.n	800bb84 <HAL_RCC_OscConfig+0x64>
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	699b      	ldr	r3, [r3, #24]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d101      	bne.n	800bb84 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800bb80:	2301      	movs	r3, #1
 800bb82:	e3d9      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6a1a      	ldr	r2, [r3, #32]
 800bb88:	4b81      	ldr	r3, [pc, #516]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	f003 0308 	and.w	r3, r3, #8
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d004      	beq.n	800bb9e <HAL_RCC_OscConfig+0x7e>
 800bb94:	4b7e      	ldr	r3, [pc, #504]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bb9c:	e005      	b.n	800bbaa <HAL_RCC_OscConfig+0x8a>
 800bb9e:	4b7c      	ldr	r3, [pc, #496]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bba0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bba4:	091b      	lsrs	r3, r3, #4
 800bba6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d223      	bcs.n	800bbf6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6a1b      	ldr	r3, [r3, #32]
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f000 fd54 	bl	800c660 <RCC_SetFlashLatencyFromMSIRange>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d001      	beq.n	800bbc2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	e3ba      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bbc2:	4b73      	ldr	r3, [pc, #460]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	4a72      	ldr	r2, [pc, #456]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bbc8:	f043 0308 	orr.w	r3, r3, #8
 800bbcc:	6013      	str	r3, [r2, #0]
 800bbce:	4b70      	ldr	r3, [pc, #448]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	6a1b      	ldr	r3, [r3, #32]
 800bbda:	496d      	ldr	r1, [pc, #436]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bbdc:	4313      	orrs	r3, r2
 800bbde:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bbe0:	4b6b      	ldr	r3, [pc, #428]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bbe2:	685b      	ldr	r3, [r3, #4]
 800bbe4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	69db      	ldr	r3, [r3, #28]
 800bbec:	021b      	lsls	r3, r3, #8
 800bbee:	4968      	ldr	r1, [pc, #416]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bbf0:	4313      	orrs	r3, r2
 800bbf2:	604b      	str	r3, [r1, #4]
 800bbf4:	e025      	b.n	800bc42 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bbf6:	4b66      	ldr	r3, [pc, #408]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	4a65      	ldr	r2, [pc, #404]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bbfc:	f043 0308 	orr.w	r3, r3, #8
 800bc00:	6013      	str	r3, [r2, #0]
 800bc02:	4b63      	ldr	r3, [pc, #396]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6a1b      	ldr	r3, [r3, #32]
 800bc0e:	4960      	ldr	r1, [pc, #384]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bc10:	4313      	orrs	r3, r2
 800bc12:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bc14:	4b5e      	ldr	r3, [pc, #376]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bc16:	685b      	ldr	r3, [r3, #4]
 800bc18:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	69db      	ldr	r3, [r3, #28]
 800bc20:	021b      	lsls	r3, r3, #8
 800bc22:	495b      	ldr	r1, [pc, #364]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bc24:	4313      	orrs	r3, r2
 800bc26:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bc28:	69bb      	ldr	r3, [r7, #24]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d109      	bne.n	800bc42 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6a1b      	ldr	r3, [r3, #32]
 800bc32:	4618      	mov	r0, r3
 800bc34:	f000 fd14 	bl	800c660 <RCC_SetFlashLatencyFromMSIRange>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d001      	beq.n	800bc42 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800bc3e:	2301      	movs	r3, #1
 800bc40:	e37a      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bc42:	f000 fc81 	bl	800c548 <HAL_RCC_GetSysClockFreq>
 800bc46:	4602      	mov	r2, r0
 800bc48:	4b51      	ldr	r3, [pc, #324]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bc4a:	689b      	ldr	r3, [r3, #8]
 800bc4c:	091b      	lsrs	r3, r3, #4
 800bc4e:	f003 030f 	and.w	r3, r3, #15
 800bc52:	4950      	ldr	r1, [pc, #320]	@ (800bd94 <HAL_RCC_OscConfig+0x274>)
 800bc54:	5ccb      	ldrb	r3, [r1, r3]
 800bc56:	f003 031f 	and.w	r3, r3, #31
 800bc5a:	fa22 f303 	lsr.w	r3, r2, r3
 800bc5e:	4a4e      	ldr	r2, [pc, #312]	@ (800bd98 <HAL_RCC_OscConfig+0x278>)
 800bc60:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800bc62:	4b4e      	ldr	r3, [pc, #312]	@ (800bd9c <HAL_RCC_OscConfig+0x27c>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4618      	mov	r0, r3
 800bc68:	f7fd f928 	bl	8008ebc <HAL_InitTick>
 800bc6c:	4603      	mov	r3, r0
 800bc6e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800bc70:	7bfb      	ldrb	r3, [r7, #15]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d052      	beq.n	800bd1c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800bc76:	7bfb      	ldrb	r3, [r7, #15]
 800bc78:	e35e      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	699b      	ldr	r3, [r3, #24]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d032      	beq.n	800bce8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800bc82:	4b43      	ldr	r3, [pc, #268]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	4a42      	ldr	r2, [pc, #264]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bc88:	f043 0301 	orr.w	r3, r3, #1
 800bc8c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800bc8e:	f7fd f965 	bl	8008f5c <HAL_GetTick>
 800bc92:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800bc94:	e008      	b.n	800bca8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800bc96:	f7fd f961 	bl	8008f5c <HAL_GetTick>
 800bc9a:	4602      	mov	r2, r0
 800bc9c:	693b      	ldr	r3, [r7, #16]
 800bc9e:	1ad3      	subs	r3, r2, r3
 800bca0:	2b02      	cmp	r3, #2
 800bca2:	d901      	bls.n	800bca8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800bca4:	2303      	movs	r3, #3
 800bca6:	e347      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800bca8:	4b39      	ldr	r3, [pc, #228]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f003 0302 	and.w	r3, r3, #2
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d0f0      	beq.n	800bc96 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bcb4:	4b36      	ldr	r3, [pc, #216]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	4a35      	ldr	r2, [pc, #212]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bcba:	f043 0308 	orr.w	r3, r3, #8
 800bcbe:	6013      	str	r3, [r2, #0]
 800bcc0:	4b33      	ldr	r3, [pc, #204]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	6a1b      	ldr	r3, [r3, #32]
 800bccc:	4930      	ldr	r1, [pc, #192]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bcce:	4313      	orrs	r3, r2
 800bcd0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bcd2:	4b2f      	ldr	r3, [pc, #188]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bcd4:	685b      	ldr	r3, [r3, #4]
 800bcd6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	69db      	ldr	r3, [r3, #28]
 800bcde:	021b      	lsls	r3, r3, #8
 800bce0:	492b      	ldr	r1, [pc, #172]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bce2:	4313      	orrs	r3, r2
 800bce4:	604b      	str	r3, [r1, #4]
 800bce6:	e01a      	b.n	800bd1e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800bce8:	4b29      	ldr	r3, [pc, #164]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	4a28      	ldr	r2, [pc, #160]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bcee:	f023 0301 	bic.w	r3, r3, #1
 800bcf2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800bcf4:	f7fd f932 	bl	8008f5c <HAL_GetTick>
 800bcf8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800bcfa:	e008      	b.n	800bd0e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800bcfc:	f7fd f92e 	bl	8008f5c <HAL_GetTick>
 800bd00:	4602      	mov	r2, r0
 800bd02:	693b      	ldr	r3, [r7, #16]
 800bd04:	1ad3      	subs	r3, r2, r3
 800bd06:	2b02      	cmp	r3, #2
 800bd08:	d901      	bls.n	800bd0e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800bd0a:	2303      	movs	r3, #3
 800bd0c:	e314      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800bd0e:	4b20      	ldr	r3, [pc, #128]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	f003 0302 	and.w	r3, r3, #2
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d1f0      	bne.n	800bcfc <HAL_RCC_OscConfig+0x1dc>
 800bd1a:	e000      	b.n	800bd1e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800bd1c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	f003 0301 	and.w	r3, r3, #1
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d073      	beq.n	800be12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800bd2a:	69bb      	ldr	r3, [r7, #24]
 800bd2c:	2b08      	cmp	r3, #8
 800bd2e:	d005      	beq.n	800bd3c <HAL_RCC_OscConfig+0x21c>
 800bd30:	69bb      	ldr	r3, [r7, #24]
 800bd32:	2b0c      	cmp	r3, #12
 800bd34:	d10e      	bne.n	800bd54 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	2b03      	cmp	r3, #3
 800bd3a:	d10b      	bne.n	800bd54 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bd3c:	4b14      	ldr	r3, [pc, #80]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d063      	beq.n	800be10 <HAL_RCC_OscConfig+0x2f0>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d15f      	bne.n	800be10 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800bd50:	2301      	movs	r3, #1
 800bd52:	e2f1      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd5c:	d106      	bne.n	800bd6c <HAL_RCC_OscConfig+0x24c>
 800bd5e:	4b0c      	ldr	r3, [pc, #48]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	4a0b      	ldr	r2, [pc, #44]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bd64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bd68:	6013      	str	r3, [r2, #0]
 800bd6a:	e025      	b.n	800bdb8 <HAL_RCC_OscConfig+0x298>
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	685b      	ldr	r3, [r3, #4]
 800bd70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bd74:	d114      	bne.n	800bda0 <HAL_RCC_OscConfig+0x280>
 800bd76:	4b06      	ldr	r3, [pc, #24]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	4a05      	ldr	r2, [pc, #20]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bd7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bd80:	6013      	str	r3, [r2, #0]
 800bd82:	4b03      	ldr	r3, [pc, #12]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	4a02      	ldr	r2, [pc, #8]	@ (800bd90 <HAL_RCC_OscConfig+0x270>)
 800bd88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bd8c:	6013      	str	r3, [r2, #0]
 800bd8e:	e013      	b.n	800bdb8 <HAL_RCC_OscConfig+0x298>
 800bd90:	40021000 	.word	0x40021000
 800bd94:	080102cc 	.word	0x080102cc
 800bd98:	20000000 	.word	0x20000000
 800bd9c:	20000018 	.word	0x20000018
 800bda0:	4ba0      	ldr	r3, [pc, #640]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	4a9f      	ldr	r2, [pc, #636]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bda6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bdaa:	6013      	str	r3, [r2, #0]
 800bdac:	4b9d      	ldr	r3, [pc, #628]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	4a9c      	ldr	r2, [pc, #624]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bdb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bdb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	685b      	ldr	r3, [r3, #4]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d013      	beq.n	800bde8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdc0:	f7fd f8cc 	bl	8008f5c <HAL_GetTick>
 800bdc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bdc6:	e008      	b.n	800bdda <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bdc8:	f7fd f8c8 	bl	8008f5c <HAL_GetTick>
 800bdcc:	4602      	mov	r2, r0
 800bdce:	693b      	ldr	r3, [r7, #16]
 800bdd0:	1ad3      	subs	r3, r2, r3
 800bdd2:	2b64      	cmp	r3, #100	@ 0x64
 800bdd4:	d901      	bls.n	800bdda <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800bdd6:	2303      	movs	r3, #3
 800bdd8:	e2ae      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bdda:	4b92      	ldr	r3, [pc, #584]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d0f0      	beq.n	800bdc8 <HAL_RCC_OscConfig+0x2a8>
 800bde6:	e014      	b.n	800be12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bde8:	f7fd f8b8 	bl	8008f5c <HAL_GetTick>
 800bdec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800bdee:	e008      	b.n	800be02 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bdf0:	f7fd f8b4 	bl	8008f5c <HAL_GetTick>
 800bdf4:	4602      	mov	r2, r0
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	1ad3      	subs	r3, r2, r3
 800bdfa:	2b64      	cmp	r3, #100	@ 0x64
 800bdfc:	d901      	bls.n	800be02 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800bdfe:	2303      	movs	r3, #3
 800be00:	e29a      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800be02:	4b88      	ldr	r3, [pc, #544]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d1f0      	bne.n	800bdf0 <HAL_RCC_OscConfig+0x2d0>
 800be0e:	e000      	b.n	800be12 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800be10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f003 0302 	and.w	r3, r3, #2
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d060      	beq.n	800bee0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800be1e:	69bb      	ldr	r3, [r7, #24]
 800be20:	2b04      	cmp	r3, #4
 800be22:	d005      	beq.n	800be30 <HAL_RCC_OscConfig+0x310>
 800be24:	69bb      	ldr	r3, [r7, #24]
 800be26:	2b0c      	cmp	r3, #12
 800be28:	d119      	bne.n	800be5e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800be2a:	697b      	ldr	r3, [r7, #20]
 800be2c:	2b02      	cmp	r3, #2
 800be2e:	d116      	bne.n	800be5e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800be30:	4b7c      	ldr	r3, [pc, #496]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d005      	beq.n	800be48 <HAL_RCC_OscConfig+0x328>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	68db      	ldr	r3, [r3, #12]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d101      	bne.n	800be48 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800be44:	2301      	movs	r3, #1
 800be46:	e277      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be48:	4b76      	ldr	r3, [pc, #472]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800be4a:	685b      	ldr	r3, [r3, #4]
 800be4c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	691b      	ldr	r3, [r3, #16]
 800be54:	061b      	lsls	r3, r3, #24
 800be56:	4973      	ldr	r1, [pc, #460]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800be58:	4313      	orrs	r3, r2
 800be5a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800be5c:	e040      	b.n	800bee0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	68db      	ldr	r3, [r3, #12]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d023      	beq.n	800beae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800be66:	4b6f      	ldr	r3, [pc, #444]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	4a6e      	ldr	r2, [pc, #440]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800be6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800be70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be72:	f7fd f873 	bl	8008f5c <HAL_GetTick>
 800be76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800be78:	e008      	b.n	800be8c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800be7a:	f7fd f86f 	bl	8008f5c <HAL_GetTick>
 800be7e:	4602      	mov	r2, r0
 800be80:	693b      	ldr	r3, [r7, #16]
 800be82:	1ad3      	subs	r3, r2, r3
 800be84:	2b02      	cmp	r3, #2
 800be86:	d901      	bls.n	800be8c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800be88:	2303      	movs	r3, #3
 800be8a:	e255      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800be8c:	4b65      	ldr	r3, [pc, #404]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800be94:	2b00      	cmp	r3, #0
 800be96:	d0f0      	beq.n	800be7a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be98:	4b62      	ldr	r3, [pc, #392]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800be9a:	685b      	ldr	r3, [r3, #4]
 800be9c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	691b      	ldr	r3, [r3, #16]
 800bea4:	061b      	lsls	r3, r3, #24
 800bea6:	495f      	ldr	r1, [pc, #380]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bea8:	4313      	orrs	r3, r2
 800beaa:	604b      	str	r3, [r1, #4]
 800beac:	e018      	b.n	800bee0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800beae:	4b5d      	ldr	r3, [pc, #372]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	4a5c      	ldr	r2, [pc, #368]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800beb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800beb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800beba:	f7fd f84f 	bl	8008f5c <HAL_GetTick>
 800bebe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bec0:	e008      	b.n	800bed4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bec2:	f7fd f84b 	bl	8008f5c <HAL_GetTick>
 800bec6:	4602      	mov	r2, r0
 800bec8:	693b      	ldr	r3, [r7, #16]
 800beca:	1ad3      	subs	r3, r2, r3
 800becc:	2b02      	cmp	r3, #2
 800bece:	d901      	bls.n	800bed4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800bed0:	2303      	movs	r3, #3
 800bed2:	e231      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800bed4:	4b53      	ldr	r3, [pc, #332]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d1f0      	bne.n	800bec2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	f003 0308 	and.w	r3, r3, #8
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d03c      	beq.n	800bf66 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	695b      	ldr	r3, [r3, #20]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d01c      	beq.n	800bf2e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bef4:	4b4b      	ldr	r3, [pc, #300]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bef6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800befa:	4a4a      	ldr	r2, [pc, #296]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800befc:	f043 0301 	orr.w	r3, r3, #1
 800bf00:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf04:	f7fd f82a 	bl	8008f5c <HAL_GetTick>
 800bf08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bf0a:	e008      	b.n	800bf1e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bf0c:	f7fd f826 	bl	8008f5c <HAL_GetTick>
 800bf10:	4602      	mov	r2, r0
 800bf12:	693b      	ldr	r3, [r7, #16]
 800bf14:	1ad3      	subs	r3, r2, r3
 800bf16:	2b02      	cmp	r3, #2
 800bf18:	d901      	bls.n	800bf1e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800bf1a:	2303      	movs	r3, #3
 800bf1c:	e20c      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800bf1e:	4b41      	ldr	r3, [pc, #260]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bf20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf24:	f003 0302 	and.w	r3, r3, #2
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d0ef      	beq.n	800bf0c <HAL_RCC_OscConfig+0x3ec>
 800bf2c:	e01b      	b.n	800bf66 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bf2e:	4b3d      	ldr	r3, [pc, #244]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bf30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf34:	4a3b      	ldr	r2, [pc, #236]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bf36:	f023 0301 	bic.w	r3, r3, #1
 800bf3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf3e:	f7fd f80d 	bl	8008f5c <HAL_GetTick>
 800bf42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bf44:	e008      	b.n	800bf58 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bf46:	f7fd f809 	bl	8008f5c <HAL_GetTick>
 800bf4a:	4602      	mov	r2, r0
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	1ad3      	subs	r3, r2, r3
 800bf50:	2b02      	cmp	r3, #2
 800bf52:	d901      	bls.n	800bf58 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800bf54:	2303      	movs	r3, #3
 800bf56:	e1ef      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800bf58:	4b32      	ldr	r3, [pc, #200]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bf5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bf5e:	f003 0302 	and.w	r3, r3, #2
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d1ef      	bne.n	800bf46 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f003 0304 	and.w	r3, r3, #4
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	f000 80a6 	beq.w	800c0c0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bf74:	2300      	movs	r3, #0
 800bf76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800bf78:	4b2a      	ldr	r3, [pc, #168]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bf7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d10d      	bne.n	800bfa0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bf84:	4b27      	ldr	r3, [pc, #156]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bf86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf88:	4a26      	ldr	r2, [pc, #152]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bf8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bf8e:	6593      	str	r3, [r2, #88]	@ 0x58
 800bf90:	4b24      	ldr	r3, [pc, #144]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bf92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bf98:	60bb      	str	r3, [r7, #8]
 800bf9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bfa0:	4b21      	ldr	r3, [pc, #132]	@ (800c028 <HAL_RCC_OscConfig+0x508>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d118      	bne.n	800bfde <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bfac:	4b1e      	ldr	r3, [pc, #120]	@ (800c028 <HAL_RCC_OscConfig+0x508>)
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	4a1d      	ldr	r2, [pc, #116]	@ (800c028 <HAL_RCC_OscConfig+0x508>)
 800bfb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bfb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bfb8:	f7fc ffd0 	bl	8008f5c <HAL_GetTick>
 800bfbc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bfbe:	e008      	b.n	800bfd2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bfc0:	f7fc ffcc 	bl	8008f5c <HAL_GetTick>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	693b      	ldr	r3, [r7, #16]
 800bfc8:	1ad3      	subs	r3, r2, r3
 800bfca:	2b02      	cmp	r3, #2
 800bfcc:	d901      	bls.n	800bfd2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800bfce:	2303      	movs	r3, #3
 800bfd0:	e1b2      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bfd2:	4b15      	ldr	r3, [pc, #84]	@ (800c028 <HAL_RCC_OscConfig+0x508>)
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d0f0      	beq.n	800bfc0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	689b      	ldr	r3, [r3, #8]
 800bfe2:	2b01      	cmp	r3, #1
 800bfe4:	d108      	bne.n	800bff8 <HAL_RCC_OscConfig+0x4d8>
 800bfe6:	4b0f      	ldr	r3, [pc, #60]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bfe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bfec:	4a0d      	ldr	r2, [pc, #52]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800bfee:	f043 0301 	orr.w	r3, r3, #1
 800bff2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800bff6:	e029      	b.n	800c04c <HAL_RCC_OscConfig+0x52c>
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	689b      	ldr	r3, [r3, #8]
 800bffc:	2b05      	cmp	r3, #5
 800bffe:	d115      	bne.n	800c02c <HAL_RCC_OscConfig+0x50c>
 800c000:	4b08      	ldr	r3, [pc, #32]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800c002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c006:	4a07      	ldr	r2, [pc, #28]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800c008:	f043 0304 	orr.w	r3, r3, #4
 800c00c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c010:	4b04      	ldr	r3, [pc, #16]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800c012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c016:	4a03      	ldr	r2, [pc, #12]	@ (800c024 <HAL_RCC_OscConfig+0x504>)
 800c018:	f043 0301 	orr.w	r3, r3, #1
 800c01c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c020:	e014      	b.n	800c04c <HAL_RCC_OscConfig+0x52c>
 800c022:	bf00      	nop
 800c024:	40021000 	.word	0x40021000
 800c028:	40007000 	.word	0x40007000
 800c02c:	4b9a      	ldr	r3, [pc, #616]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c02e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c032:	4a99      	ldr	r2, [pc, #612]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c034:	f023 0301 	bic.w	r3, r3, #1
 800c038:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c03c:	4b96      	ldr	r3, [pc, #600]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c03e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c042:	4a95      	ldr	r2, [pc, #596]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c044:	f023 0304 	bic.w	r3, r3, #4
 800c048:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	689b      	ldr	r3, [r3, #8]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d016      	beq.n	800c082 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c054:	f7fc ff82 	bl	8008f5c <HAL_GetTick>
 800c058:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c05a:	e00a      	b.n	800c072 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c05c:	f7fc ff7e 	bl	8008f5c <HAL_GetTick>
 800c060:	4602      	mov	r2, r0
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	1ad3      	subs	r3, r2, r3
 800c066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c06a:	4293      	cmp	r3, r2
 800c06c:	d901      	bls.n	800c072 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800c06e:	2303      	movs	r3, #3
 800c070:	e162      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c072:	4b89      	ldr	r3, [pc, #548]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c078:	f003 0302 	and.w	r3, r3, #2
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d0ed      	beq.n	800c05c <HAL_RCC_OscConfig+0x53c>
 800c080:	e015      	b.n	800c0ae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c082:	f7fc ff6b 	bl	8008f5c <HAL_GetTick>
 800c086:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c088:	e00a      	b.n	800c0a0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c08a:	f7fc ff67 	bl	8008f5c <HAL_GetTick>
 800c08e:	4602      	mov	r2, r0
 800c090:	693b      	ldr	r3, [r7, #16]
 800c092:	1ad3      	subs	r3, r2, r3
 800c094:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c098:	4293      	cmp	r3, r2
 800c09a:	d901      	bls.n	800c0a0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800c09c:	2303      	movs	r3, #3
 800c09e:	e14b      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c0a0:	4b7d      	ldr	r3, [pc, #500]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c0a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0a6:	f003 0302 	and.w	r3, r3, #2
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d1ed      	bne.n	800c08a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c0ae:	7ffb      	ldrb	r3, [r7, #31]
 800c0b0:	2b01      	cmp	r3, #1
 800c0b2:	d105      	bne.n	800c0c0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c0b4:	4b78      	ldr	r3, [pc, #480]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c0b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0b8:	4a77      	ldr	r2, [pc, #476]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c0ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c0be:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f003 0320 	and.w	r3, r3, #32
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d03c      	beq.n	800c146 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d01c      	beq.n	800c10e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c0d4:	4b70      	ldr	r3, [pc, #448]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c0d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c0da:	4a6f      	ldr	r2, [pc, #444]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c0dc:	f043 0301 	orr.w	r3, r3, #1
 800c0e0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c0e4:	f7fc ff3a 	bl	8008f5c <HAL_GetTick>
 800c0e8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c0ea:	e008      	b.n	800c0fe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c0ec:	f7fc ff36 	bl	8008f5c <HAL_GetTick>
 800c0f0:	4602      	mov	r2, r0
 800c0f2:	693b      	ldr	r3, [r7, #16]
 800c0f4:	1ad3      	subs	r3, r2, r3
 800c0f6:	2b02      	cmp	r3, #2
 800c0f8:	d901      	bls.n	800c0fe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800c0fa:	2303      	movs	r3, #3
 800c0fc:	e11c      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c0fe:	4b66      	ldr	r3, [pc, #408]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c100:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c104:	f003 0302 	and.w	r3, r3, #2
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d0ef      	beq.n	800c0ec <HAL_RCC_OscConfig+0x5cc>
 800c10c:	e01b      	b.n	800c146 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c10e:	4b62      	ldr	r3, [pc, #392]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c110:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c114:	4a60      	ldr	r2, [pc, #384]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c116:	f023 0301 	bic.w	r3, r3, #1
 800c11a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c11e:	f7fc ff1d 	bl	8008f5c <HAL_GetTick>
 800c122:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c124:	e008      	b.n	800c138 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c126:	f7fc ff19 	bl	8008f5c <HAL_GetTick>
 800c12a:	4602      	mov	r2, r0
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	1ad3      	subs	r3, r2, r3
 800c130:	2b02      	cmp	r3, #2
 800c132:	d901      	bls.n	800c138 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800c134:	2303      	movs	r3, #3
 800c136:	e0ff      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c138:	4b57      	ldr	r3, [pc, #348]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c13a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c13e:	f003 0302 	and.w	r3, r3, #2
 800c142:	2b00      	cmp	r3, #0
 800c144:	d1ef      	bne.n	800c126 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	f000 80f3 	beq.w	800c336 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c154:	2b02      	cmp	r3, #2
 800c156:	f040 80c9 	bne.w	800c2ec <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800c15a:	4b4f      	ldr	r3, [pc, #316]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c15c:	68db      	ldr	r3, [r3, #12]
 800c15e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800c160:	697b      	ldr	r3, [r7, #20]
 800c162:	f003 0203 	and.w	r2, r3, #3
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d12c      	bne.n	800c1c8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c16e:	697b      	ldr	r3, [r7, #20]
 800c170:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c178:	3b01      	subs	r3, #1
 800c17a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d123      	bne.n	800c1c8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c180:	697b      	ldr	r3, [r7, #20]
 800c182:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c18a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c18c:	429a      	cmp	r2, r3
 800c18e:	d11b      	bne.n	800c1c8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c19a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c19c:	429a      	cmp	r2, r3
 800c19e:	d113      	bne.n	800c1c8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1aa:	085b      	lsrs	r3, r3, #1
 800c1ac:	3b01      	subs	r3, #1
 800c1ae:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c1b0:	429a      	cmp	r2, r3
 800c1b2:	d109      	bne.n	800c1c8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c1b4:	697b      	ldr	r3, [r7, #20]
 800c1b6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1be:	085b      	lsrs	r3, r3, #1
 800c1c0:	3b01      	subs	r3, #1
 800c1c2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d06b      	beq.n	800c2a0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c1c8:	69bb      	ldr	r3, [r7, #24]
 800c1ca:	2b0c      	cmp	r3, #12
 800c1cc:	d062      	beq.n	800c294 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800c1ce:	4b32      	ldr	r3, [pc, #200]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d001      	beq.n	800c1de <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800c1da:	2301      	movs	r3, #1
 800c1dc:	e0ac      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800c1de:	4b2e      	ldr	r3, [pc, #184]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	4a2d      	ldr	r2, [pc, #180]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c1e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c1e8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c1ea:	f7fc feb7 	bl	8008f5c <HAL_GetTick>
 800c1ee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c1f0:	e008      	b.n	800c204 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c1f2:	f7fc feb3 	bl	8008f5c <HAL_GetTick>
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	1ad3      	subs	r3, r2, r3
 800c1fc:	2b02      	cmp	r3, #2
 800c1fe:	d901      	bls.n	800c204 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800c200:	2303      	movs	r3, #3
 800c202:	e099      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c204:	4b24      	ldr	r3, [pc, #144]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d1f0      	bne.n	800c1f2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c210:	4b21      	ldr	r3, [pc, #132]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c212:	68da      	ldr	r2, [r3, #12]
 800c214:	4b21      	ldr	r3, [pc, #132]	@ (800c29c <HAL_RCC_OscConfig+0x77c>)
 800c216:	4013      	ands	r3, r2
 800c218:	687a      	ldr	r2, [r7, #4]
 800c21a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800c21c:	687a      	ldr	r2, [r7, #4]
 800c21e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c220:	3a01      	subs	r2, #1
 800c222:	0112      	lsls	r2, r2, #4
 800c224:	4311      	orrs	r1, r2
 800c226:	687a      	ldr	r2, [r7, #4]
 800c228:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c22a:	0212      	lsls	r2, r2, #8
 800c22c:	4311      	orrs	r1, r2
 800c22e:	687a      	ldr	r2, [r7, #4]
 800c230:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c232:	0852      	lsrs	r2, r2, #1
 800c234:	3a01      	subs	r2, #1
 800c236:	0552      	lsls	r2, r2, #21
 800c238:	4311      	orrs	r1, r2
 800c23a:	687a      	ldr	r2, [r7, #4]
 800c23c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800c23e:	0852      	lsrs	r2, r2, #1
 800c240:	3a01      	subs	r2, #1
 800c242:	0652      	lsls	r2, r2, #25
 800c244:	4311      	orrs	r1, r2
 800c246:	687a      	ldr	r2, [r7, #4]
 800c248:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c24a:	06d2      	lsls	r2, r2, #27
 800c24c:	430a      	orrs	r2, r1
 800c24e:	4912      	ldr	r1, [pc, #72]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c250:	4313      	orrs	r3, r2
 800c252:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800c254:	4b10      	ldr	r3, [pc, #64]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	4a0f      	ldr	r2, [pc, #60]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c25a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c25e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c260:	4b0d      	ldr	r3, [pc, #52]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c262:	68db      	ldr	r3, [r3, #12]
 800c264:	4a0c      	ldr	r2, [pc, #48]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c266:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c26a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c26c:	f7fc fe76 	bl	8008f5c <HAL_GetTick>
 800c270:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c272:	e008      	b.n	800c286 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c274:	f7fc fe72 	bl	8008f5c <HAL_GetTick>
 800c278:	4602      	mov	r2, r0
 800c27a:	693b      	ldr	r3, [r7, #16]
 800c27c:	1ad3      	subs	r3, r2, r3
 800c27e:	2b02      	cmp	r3, #2
 800c280:	d901      	bls.n	800c286 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800c282:	2303      	movs	r3, #3
 800c284:	e058      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c286:	4b04      	ldr	r3, [pc, #16]	@ (800c298 <HAL_RCC_OscConfig+0x778>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d0f0      	beq.n	800c274 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c292:	e050      	b.n	800c336 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800c294:	2301      	movs	r3, #1
 800c296:	e04f      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
 800c298:	40021000 	.word	0x40021000
 800c29c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c2a0:	4b27      	ldr	r3, [pc, #156]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d144      	bne.n	800c336 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800c2ac:	4b24      	ldr	r3, [pc, #144]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	4a23      	ldr	r2, [pc, #140]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c2b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c2b6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c2b8:	4b21      	ldr	r3, [pc, #132]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c2ba:	68db      	ldr	r3, [r3, #12]
 800c2bc:	4a20      	ldr	r2, [pc, #128]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c2be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c2c2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c2c4:	f7fc fe4a 	bl	8008f5c <HAL_GetTick>
 800c2c8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c2ca:	e008      	b.n	800c2de <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c2cc:	f7fc fe46 	bl	8008f5c <HAL_GetTick>
 800c2d0:	4602      	mov	r2, r0
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	1ad3      	subs	r3, r2, r3
 800c2d6:	2b02      	cmp	r3, #2
 800c2d8:	d901      	bls.n	800c2de <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800c2da:	2303      	movs	r3, #3
 800c2dc:	e02c      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c2de:	4b18      	ldr	r3, [pc, #96]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d0f0      	beq.n	800c2cc <HAL_RCC_OscConfig+0x7ac>
 800c2ea:	e024      	b.n	800c336 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c2ec:	69bb      	ldr	r3, [r7, #24]
 800c2ee:	2b0c      	cmp	r3, #12
 800c2f0:	d01f      	beq.n	800c332 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c2f2:	4b13      	ldr	r3, [pc, #76]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	4a12      	ldr	r2, [pc, #72]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c2f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c2fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2fe:	f7fc fe2d 	bl	8008f5c <HAL_GetTick>
 800c302:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c304:	e008      	b.n	800c318 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c306:	f7fc fe29 	bl	8008f5c <HAL_GetTick>
 800c30a:	4602      	mov	r2, r0
 800c30c:	693b      	ldr	r3, [r7, #16]
 800c30e:	1ad3      	subs	r3, r2, r3
 800c310:	2b02      	cmp	r3, #2
 800c312:	d901      	bls.n	800c318 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800c314:	2303      	movs	r3, #3
 800c316:	e00f      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c318:	4b09      	ldr	r3, [pc, #36]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c320:	2b00      	cmp	r3, #0
 800c322:	d1f0      	bne.n	800c306 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800c324:	4b06      	ldr	r3, [pc, #24]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c326:	68da      	ldr	r2, [r3, #12]
 800c328:	4905      	ldr	r1, [pc, #20]	@ (800c340 <HAL_RCC_OscConfig+0x820>)
 800c32a:	4b06      	ldr	r3, [pc, #24]	@ (800c344 <HAL_RCC_OscConfig+0x824>)
 800c32c:	4013      	ands	r3, r2
 800c32e:	60cb      	str	r3, [r1, #12]
 800c330:	e001      	b.n	800c336 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800c332:	2301      	movs	r3, #1
 800c334:	e000      	b.n	800c338 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800c336:	2300      	movs	r3, #0
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3720      	adds	r7, #32
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}
 800c340:	40021000 	.word	0x40021000
 800c344:	feeefffc 	.word	0xfeeefffc

0800c348 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b084      	sub	sp, #16
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d101      	bne.n	800c35c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c358:	2301      	movs	r3, #1
 800c35a:	e0e7      	b.n	800c52c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c35c:	4b75      	ldr	r3, [pc, #468]	@ (800c534 <HAL_RCC_ClockConfig+0x1ec>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	f003 0307 	and.w	r3, r3, #7
 800c364:	683a      	ldr	r2, [r7, #0]
 800c366:	429a      	cmp	r2, r3
 800c368:	d910      	bls.n	800c38c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c36a:	4b72      	ldr	r3, [pc, #456]	@ (800c534 <HAL_RCC_ClockConfig+0x1ec>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	f023 0207 	bic.w	r2, r3, #7
 800c372:	4970      	ldr	r1, [pc, #448]	@ (800c534 <HAL_RCC_ClockConfig+0x1ec>)
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	4313      	orrs	r3, r2
 800c378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c37a:	4b6e      	ldr	r3, [pc, #440]	@ (800c534 <HAL_RCC_ClockConfig+0x1ec>)
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	f003 0307 	and.w	r3, r3, #7
 800c382:	683a      	ldr	r2, [r7, #0]
 800c384:	429a      	cmp	r2, r3
 800c386:	d001      	beq.n	800c38c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c388:	2301      	movs	r3, #1
 800c38a:	e0cf      	b.n	800c52c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	f003 0302 	and.w	r3, r3, #2
 800c394:	2b00      	cmp	r3, #0
 800c396:	d010      	beq.n	800c3ba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	689a      	ldr	r2, [r3, #8]
 800c39c:	4b66      	ldr	r3, [pc, #408]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c39e:	689b      	ldr	r3, [r3, #8]
 800c3a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c3a4:	429a      	cmp	r2, r3
 800c3a6:	d908      	bls.n	800c3ba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c3a8:	4b63      	ldr	r3, [pc, #396]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c3aa:	689b      	ldr	r3, [r3, #8]
 800c3ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	689b      	ldr	r3, [r3, #8]
 800c3b4:	4960      	ldr	r1, [pc, #384]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	f003 0301 	and.w	r3, r3, #1
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d04c      	beq.n	800c460 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	685b      	ldr	r3, [r3, #4]
 800c3ca:	2b03      	cmp	r3, #3
 800c3cc:	d107      	bne.n	800c3de <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c3ce:	4b5a      	ldr	r3, [pc, #360]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d121      	bne.n	800c41e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800c3da:	2301      	movs	r3, #1
 800c3dc:	e0a6      	b.n	800c52c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	685b      	ldr	r3, [r3, #4]
 800c3e2:	2b02      	cmp	r3, #2
 800c3e4:	d107      	bne.n	800c3f6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c3e6:	4b54      	ldr	r3, [pc, #336]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d115      	bne.n	800c41e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c3f2:	2301      	movs	r3, #1
 800c3f4:	e09a      	b.n	800c52c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	685b      	ldr	r3, [r3, #4]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d107      	bne.n	800c40e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c3fe:	4b4e      	ldr	r3, [pc, #312]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	f003 0302 	and.w	r3, r3, #2
 800c406:	2b00      	cmp	r3, #0
 800c408:	d109      	bne.n	800c41e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c40a:	2301      	movs	r3, #1
 800c40c:	e08e      	b.n	800c52c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c40e:	4b4a      	ldr	r3, [pc, #296]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c416:	2b00      	cmp	r3, #0
 800c418:	d101      	bne.n	800c41e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c41a:	2301      	movs	r3, #1
 800c41c:	e086      	b.n	800c52c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c41e:	4b46      	ldr	r3, [pc, #280]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c420:	689b      	ldr	r3, [r3, #8]
 800c422:	f023 0203 	bic.w	r2, r3, #3
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	685b      	ldr	r3, [r3, #4]
 800c42a:	4943      	ldr	r1, [pc, #268]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c42c:	4313      	orrs	r3, r2
 800c42e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c430:	f7fc fd94 	bl	8008f5c <HAL_GetTick>
 800c434:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c436:	e00a      	b.n	800c44e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c438:	f7fc fd90 	bl	8008f5c <HAL_GetTick>
 800c43c:	4602      	mov	r2, r0
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	1ad3      	subs	r3, r2, r3
 800c442:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c446:	4293      	cmp	r3, r2
 800c448:	d901      	bls.n	800c44e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800c44a:	2303      	movs	r3, #3
 800c44c:	e06e      	b.n	800c52c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c44e:	4b3a      	ldr	r3, [pc, #232]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c450:	689b      	ldr	r3, [r3, #8]
 800c452:	f003 020c 	and.w	r2, r3, #12
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	685b      	ldr	r3, [r3, #4]
 800c45a:	009b      	lsls	r3, r3, #2
 800c45c:	429a      	cmp	r2, r3
 800c45e:	d1eb      	bne.n	800c438 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	f003 0302 	and.w	r3, r3, #2
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d010      	beq.n	800c48e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	689a      	ldr	r2, [r3, #8]
 800c470:	4b31      	ldr	r3, [pc, #196]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c472:	689b      	ldr	r3, [r3, #8]
 800c474:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c478:	429a      	cmp	r2, r3
 800c47a:	d208      	bcs.n	800c48e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c47c:	4b2e      	ldr	r3, [pc, #184]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c47e:	689b      	ldr	r3, [r3, #8]
 800c480:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	689b      	ldr	r3, [r3, #8]
 800c488:	492b      	ldr	r1, [pc, #172]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c48a:	4313      	orrs	r3, r2
 800c48c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c48e:	4b29      	ldr	r3, [pc, #164]	@ (800c534 <HAL_RCC_ClockConfig+0x1ec>)
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	f003 0307 	and.w	r3, r3, #7
 800c496:	683a      	ldr	r2, [r7, #0]
 800c498:	429a      	cmp	r2, r3
 800c49a:	d210      	bcs.n	800c4be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c49c:	4b25      	ldr	r3, [pc, #148]	@ (800c534 <HAL_RCC_ClockConfig+0x1ec>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	f023 0207 	bic.w	r2, r3, #7
 800c4a4:	4923      	ldr	r1, [pc, #140]	@ (800c534 <HAL_RCC_ClockConfig+0x1ec>)
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	4313      	orrs	r3, r2
 800c4aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c4ac:	4b21      	ldr	r3, [pc, #132]	@ (800c534 <HAL_RCC_ClockConfig+0x1ec>)
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f003 0307 	and.w	r3, r3, #7
 800c4b4:	683a      	ldr	r2, [r7, #0]
 800c4b6:	429a      	cmp	r2, r3
 800c4b8:	d001      	beq.n	800c4be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	e036      	b.n	800c52c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	f003 0304 	and.w	r3, r3, #4
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d008      	beq.n	800c4dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c4ca:	4b1b      	ldr	r3, [pc, #108]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c4cc:	689b      	ldr	r3, [r3, #8]
 800c4ce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	68db      	ldr	r3, [r3, #12]
 800c4d6:	4918      	ldr	r1, [pc, #96]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c4d8:	4313      	orrs	r3, r2
 800c4da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	f003 0308 	and.w	r3, r3, #8
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d009      	beq.n	800c4fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c4e8:	4b13      	ldr	r3, [pc, #76]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c4ea:	689b      	ldr	r3, [r3, #8]
 800c4ec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	691b      	ldr	r3, [r3, #16]
 800c4f4:	00db      	lsls	r3, r3, #3
 800c4f6:	4910      	ldr	r1, [pc, #64]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c4f8:	4313      	orrs	r3, r2
 800c4fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c4fc:	f000 f824 	bl	800c548 <HAL_RCC_GetSysClockFreq>
 800c500:	4602      	mov	r2, r0
 800c502:	4b0d      	ldr	r3, [pc, #52]	@ (800c538 <HAL_RCC_ClockConfig+0x1f0>)
 800c504:	689b      	ldr	r3, [r3, #8]
 800c506:	091b      	lsrs	r3, r3, #4
 800c508:	f003 030f 	and.w	r3, r3, #15
 800c50c:	490b      	ldr	r1, [pc, #44]	@ (800c53c <HAL_RCC_ClockConfig+0x1f4>)
 800c50e:	5ccb      	ldrb	r3, [r1, r3]
 800c510:	f003 031f 	and.w	r3, r3, #31
 800c514:	fa22 f303 	lsr.w	r3, r2, r3
 800c518:	4a09      	ldr	r2, [pc, #36]	@ (800c540 <HAL_RCC_ClockConfig+0x1f8>)
 800c51a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800c51c:	4b09      	ldr	r3, [pc, #36]	@ (800c544 <HAL_RCC_ClockConfig+0x1fc>)
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	4618      	mov	r0, r3
 800c522:	f7fc fccb 	bl	8008ebc <HAL_InitTick>
 800c526:	4603      	mov	r3, r0
 800c528:	72fb      	strb	r3, [r7, #11]

  return status;
 800c52a:	7afb      	ldrb	r3, [r7, #11]
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3710      	adds	r7, #16
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}
 800c534:	40022000 	.word	0x40022000
 800c538:	40021000 	.word	0x40021000
 800c53c:	080102cc 	.word	0x080102cc
 800c540:	20000000 	.word	0x20000000
 800c544:	20000018 	.word	0x20000018

0800c548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c548:	b480      	push	{r7}
 800c54a:	b089      	sub	sp, #36	@ 0x24
 800c54c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800c54e:	2300      	movs	r3, #0
 800c550:	61fb      	str	r3, [r7, #28]
 800c552:	2300      	movs	r3, #0
 800c554:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c556:	4b3e      	ldr	r3, [pc, #248]	@ (800c650 <HAL_RCC_GetSysClockFreq+0x108>)
 800c558:	689b      	ldr	r3, [r3, #8]
 800c55a:	f003 030c 	and.w	r3, r3, #12
 800c55e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c560:	4b3b      	ldr	r3, [pc, #236]	@ (800c650 <HAL_RCC_GetSysClockFreq+0x108>)
 800c562:	68db      	ldr	r3, [r3, #12]
 800c564:	f003 0303 	and.w	r3, r3, #3
 800c568:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c56a:	693b      	ldr	r3, [r7, #16]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d005      	beq.n	800c57c <HAL_RCC_GetSysClockFreq+0x34>
 800c570:	693b      	ldr	r3, [r7, #16]
 800c572:	2b0c      	cmp	r3, #12
 800c574:	d121      	bne.n	800c5ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	2b01      	cmp	r3, #1
 800c57a:	d11e      	bne.n	800c5ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800c57c:	4b34      	ldr	r3, [pc, #208]	@ (800c650 <HAL_RCC_GetSysClockFreq+0x108>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	f003 0308 	and.w	r3, r3, #8
 800c584:	2b00      	cmp	r3, #0
 800c586:	d107      	bne.n	800c598 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800c588:	4b31      	ldr	r3, [pc, #196]	@ (800c650 <HAL_RCC_GetSysClockFreq+0x108>)
 800c58a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c58e:	0a1b      	lsrs	r3, r3, #8
 800c590:	f003 030f 	and.w	r3, r3, #15
 800c594:	61fb      	str	r3, [r7, #28]
 800c596:	e005      	b.n	800c5a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800c598:	4b2d      	ldr	r3, [pc, #180]	@ (800c650 <HAL_RCC_GetSysClockFreq+0x108>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	091b      	lsrs	r3, r3, #4
 800c59e:	f003 030f 	and.w	r3, r3, #15
 800c5a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800c5a4:	4a2b      	ldr	r2, [pc, #172]	@ (800c654 <HAL_RCC_GetSysClockFreq+0x10c>)
 800c5a6:	69fb      	ldr	r3, [r7, #28]
 800c5a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c5ae:	693b      	ldr	r3, [r7, #16]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d10d      	bne.n	800c5d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800c5b4:	69fb      	ldr	r3, [r7, #28]
 800c5b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c5b8:	e00a      	b.n	800c5d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	2b04      	cmp	r3, #4
 800c5be:	d102      	bne.n	800c5c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c5c0:	4b25      	ldr	r3, [pc, #148]	@ (800c658 <HAL_RCC_GetSysClockFreq+0x110>)
 800c5c2:	61bb      	str	r3, [r7, #24]
 800c5c4:	e004      	b.n	800c5d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800c5c6:	693b      	ldr	r3, [r7, #16]
 800c5c8:	2b08      	cmp	r3, #8
 800c5ca:	d101      	bne.n	800c5d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c5cc:	4b23      	ldr	r3, [pc, #140]	@ (800c65c <HAL_RCC_GetSysClockFreq+0x114>)
 800c5ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	2b0c      	cmp	r3, #12
 800c5d4:	d134      	bne.n	800c640 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c5d6:	4b1e      	ldr	r3, [pc, #120]	@ (800c650 <HAL_RCC_GetSysClockFreq+0x108>)
 800c5d8:	68db      	ldr	r3, [r3, #12]
 800c5da:	f003 0303 	and.w	r3, r3, #3
 800c5de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	2b02      	cmp	r3, #2
 800c5e4:	d003      	beq.n	800c5ee <HAL_RCC_GetSysClockFreq+0xa6>
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	2b03      	cmp	r3, #3
 800c5ea:	d003      	beq.n	800c5f4 <HAL_RCC_GetSysClockFreq+0xac>
 800c5ec:	e005      	b.n	800c5fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800c5ee:	4b1a      	ldr	r3, [pc, #104]	@ (800c658 <HAL_RCC_GetSysClockFreq+0x110>)
 800c5f0:	617b      	str	r3, [r7, #20]
      break;
 800c5f2:	e005      	b.n	800c600 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800c5f4:	4b19      	ldr	r3, [pc, #100]	@ (800c65c <HAL_RCC_GetSysClockFreq+0x114>)
 800c5f6:	617b      	str	r3, [r7, #20]
      break;
 800c5f8:	e002      	b.n	800c600 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800c5fa:	69fb      	ldr	r3, [r7, #28]
 800c5fc:	617b      	str	r3, [r7, #20]
      break;
 800c5fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c600:	4b13      	ldr	r3, [pc, #76]	@ (800c650 <HAL_RCC_GetSysClockFreq+0x108>)
 800c602:	68db      	ldr	r3, [r3, #12]
 800c604:	091b      	lsrs	r3, r3, #4
 800c606:	f003 0307 	and.w	r3, r3, #7
 800c60a:	3301      	adds	r3, #1
 800c60c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800c60e:	4b10      	ldr	r3, [pc, #64]	@ (800c650 <HAL_RCC_GetSysClockFreq+0x108>)
 800c610:	68db      	ldr	r3, [r3, #12]
 800c612:	0a1b      	lsrs	r3, r3, #8
 800c614:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c618:	697a      	ldr	r2, [r7, #20]
 800c61a:	fb03 f202 	mul.w	r2, r3, r2
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	fbb2 f3f3 	udiv	r3, r2, r3
 800c624:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c626:	4b0a      	ldr	r3, [pc, #40]	@ (800c650 <HAL_RCC_GetSysClockFreq+0x108>)
 800c628:	68db      	ldr	r3, [r3, #12]
 800c62a:	0e5b      	lsrs	r3, r3, #25
 800c62c:	f003 0303 	and.w	r3, r3, #3
 800c630:	3301      	adds	r3, #1
 800c632:	005b      	lsls	r3, r3, #1
 800c634:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800c636:	697a      	ldr	r2, [r7, #20]
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c63e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800c640:	69bb      	ldr	r3, [r7, #24]
}
 800c642:	4618      	mov	r0, r3
 800c644:	3724      	adds	r7, #36	@ 0x24
 800c646:	46bd      	mov	sp, r7
 800c648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64c:	4770      	bx	lr
 800c64e:	bf00      	nop
 800c650:	40021000 	.word	0x40021000
 800c654:	080102dc 	.word	0x080102dc
 800c658:	00f42400 	.word	0x00f42400
 800c65c:	007a1200 	.word	0x007a1200

0800c660 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b086      	sub	sp, #24
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800c668:	2300      	movs	r3, #0
 800c66a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800c66c:	4b2a      	ldr	r3, [pc, #168]	@ (800c718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c66e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c674:	2b00      	cmp	r3, #0
 800c676:	d003      	beq.n	800c680 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800c678:	f7ff f9ee 	bl	800ba58 <HAL_PWREx_GetVoltageRange>
 800c67c:	6178      	str	r0, [r7, #20]
 800c67e:	e014      	b.n	800c6aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800c680:	4b25      	ldr	r3, [pc, #148]	@ (800c718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c684:	4a24      	ldr	r2, [pc, #144]	@ (800c718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c68a:	6593      	str	r3, [r2, #88]	@ 0x58
 800c68c:	4b22      	ldr	r3, [pc, #136]	@ (800c718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c68e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c694:	60fb      	str	r3, [r7, #12]
 800c696:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800c698:	f7ff f9de 	bl	800ba58 <HAL_PWREx_GetVoltageRange>
 800c69c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800c69e:	4b1e      	ldr	r3, [pc, #120]	@ (800c718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c6a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6a2:	4a1d      	ldr	r2, [pc, #116]	@ (800c718 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c6a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c6a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c6aa:	697b      	ldr	r3, [r7, #20]
 800c6ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c6b0:	d10b      	bne.n	800c6ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2b80      	cmp	r3, #128	@ 0x80
 800c6b6:	d919      	bls.n	800c6ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2ba0      	cmp	r3, #160	@ 0xa0
 800c6bc:	d902      	bls.n	800c6c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c6be:	2302      	movs	r3, #2
 800c6c0:	613b      	str	r3, [r7, #16]
 800c6c2:	e013      	b.n	800c6ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	613b      	str	r3, [r7, #16]
 800c6c8:	e010      	b.n	800c6ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2b80      	cmp	r3, #128	@ 0x80
 800c6ce:	d902      	bls.n	800c6d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800c6d0:	2303      	movs	r3, #3
 800c6d2:	613b      	str	r3, [r7, #16]
 800c6d4:	e00a      	b.n	800c6ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	2b80      	cmp	r3, #128	@ 0x80
 800c6da:	d102      	bne.n	800c6e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c6dc:	2302      	movs	r3, #2
 800c6de:	613b      	str	r3, [r7, #16]
 800c6e0:	e004      	b.n	800c6ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2b70      	cmp	r3, #112	@ 0x70
 800c6e6:	d101      	bne.n	800c6ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c6ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c71c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	f023 0207 	bic.w	r2, r3, #7
 800c6f4:	4909      	ldr	r1, [pc, #36]	@ (800c71c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800c6fc:	4b07      	ldr	r3, [pc, #28]	@ (800c71c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f003 0307 	and.w	r3, r3, #7
 800c704:	693a      	ldr	r2, [r7, #16]
 800c706:	429a      	cmp	r2, r3
 800c708:	d001      	beq.n	800c70e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800c70a:	2301      	movs	r3, #1
 800c70c:	e000      	b.n	800c710 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800c70e:	2300      	movs	r3, #0
}
 800c710:	4618      	mov	r0, r3
 800c712:	3718      	adds	r7, #24
 800c714:	46bd      	mov	sp, r7
 800c716:	bd80      	pop	{r7, pc}
 800c718:	40021000 	.word	0x40021000
 800c71c:	40022000 	.word	0x40022000

0800c720 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b086      	sub	sp, #24
 800c724:	af00      	add	r7, sp, #0
 800c726:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c728:	2300      	movs	r3, #0
 800c72a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c72c:	2300      	movs	r3, #0
 800c72e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d031      	beq.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c740:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800c744:	d01a      	beq.n	800c77c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800c746:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800c74a:	d814      	bhi.n	800c776 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d009      	beq.n	800c764 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800c750:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c754:	d10f      	bne.n	800c776 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800c756:	4b5d      	ldr	r3, [pc, #372]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c758:	68db      	ldr	r3, [r3, #12]
 800c75a:	4a5c      	ldr	r2, [pc, #368]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c75c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c760:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c762:	e00c      	b.n	800c77e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	3304      	adds	r3, #4
 800c768:	2100      	movs	r1, #0
 800c76a:	4618      	mov	r0, r3
 800c76c:	f000 f9ce 	bl	800cb0c <RCCEx_PLLSAI1_Config>
 800c770:	4603      	mov	r3, r0
 800c772:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c774:	e003      	b.n	800c77e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c776:	2301      	movs	r3, #1
 800c778:	74fb      	strb	r3, [r7, #19]
      break;
 800c77a:	e000      	b.n	800c77e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800c77c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c77e:	7cfb      	ldrb	r3, [r7, #19]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d10b      	bne.n	800c79c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c784:	4b51      	ldr	r3, [pc, #324]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c78a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c792:	494e      	ldr	r1, [pc, #312]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c794:	4313      	orrs	r3, r2
 800c796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800c79a:	e001      	b.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c79c:	7cfb      	ldrb	r3, [r7, #19]
 800c79e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	f000 809e 	beq.w	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c7b2:	4b46      	ldr	r3, [pc, #280]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c7b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d101      	bne.n	800c7c2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800c7be:	2301      	movs	r3, #1
 800c7c0:	e000      	b.n	800c7c4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d00d      	beq.n	800c7e4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c7c8:	4b40      	ldr	r3, [pc, #256]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c7ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7cc:	4a3f      	ldr	r2, [pc, #252]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c7ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c7d2:	6593      	str	r3, [r2, #88]	@ 0x58
 800c7d4:	4b3d      	ldr	r3, [pc, #244]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c7d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c7dc:	60bb      	str	r3, [r7, #8]
 800c7de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c7e4:	4b3a      	ldr	r3, [pc, #232]	@ (800c8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	4a39      	ldr	r2, [pc, #228]	@ (800c8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c7ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c7ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c7f0:	f7fc fbb4 	bl	8008f5c <HAL_GetTick>
 800c7f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c7f6:	e009      	b.n	800c80c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c7f8:	f7fc fbb0 	bl	8008f5c <HAL_GetTick>
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	1ad3      	subs	r3, r2, r3
 800c802:	2b02      	cmp	r3, #2
 800c804:	d902      	bls.n	800c80c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800c806:	2303      	movs	r3, #3
 800c808:	74fb      	strb	r3, [r7, #19]
        break;
 800c80a:	e005      	b.n	800c818 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c80c:	4b30      	ldr	r3, [pc, #192]	@ (800c8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c814:	2b00      	cmp	r3, #0
 800c816:	d0ef      	beq.n	800c7f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800c818:	7cfb      	ldrb	r3, [r7, #19]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d15a      	bne.n	800c8d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c81e:	4b2b      	ldr	r3, [pc, #172]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c824:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c828:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c82a:	697b      	ldr	r3, [r7, #20]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d01e      	beq.n	800c86e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c834:	697a      	ldr	r2, [r7, #20]
 800c836:	429a      	cmp	r2, r3
 800c838:	d019      	beq.n	800c86e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c83a:	4b24      	ldr	r3, [pc, #144]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c83c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c840:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c844:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c846:	4b21      	ldr	r3, [pc, #132]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c84c:	4a1f      	ldr	r2, [pc, #124]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c84e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c852:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c856:	4b1d      	ldr	r3, [pc, #116]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c85c:	4a1b      	ldr	r2, [pc, #108]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c85e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c862:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c866:	4a19      	ldr	r2, [pc, #100]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c868:	697b      	ldr	r3, [r7, #20]
 800c86a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c86e:	697b      	ldr	r3, [r7, #20]
 800c870:	f003 0301 	and.w	r3, r3, #1
 800c874:	2b00      	cmp	r3, #0
 800c876:	d016      	beq.n	800c8a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c878:	f7fc fb70 	bl	8008f5c <HAL_GetTick>
 800c87c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c87e:	e00b      	b.n	800c898 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c880:	f7fc fb6c 	bl	8008f5c <HAL_GetTick>
 800c884:	4602      	mov	r2, r0
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	1ad3      	subs	r3, r2, r3
 800c88a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c88e:	4293      	cmp	r3, r2
 800c890:	d902      	bls.n	800c898 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800c892:	2303      	movs	r3, #3
 800c894:	74fb      	strb	r3, [r7, #19]
            break;
 800c896:	e006      	b.n	800c8a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c898:	4b0c      	ldr	r3, [pc, #48]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c89a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c89e:	f003 0302 	and.w	r3, r3, #2
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d0ec      	beq.n	800c880 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800c8a6:	7cfb      	ldrb	r3, [r7, #19]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d10b      	bne.n	800c8c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c8ac:	4b07      	ldr	r3, [pc, #28]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c8ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8b2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8ba:	4904      	ldr	r1, [pc, #16]	@ (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800c8bc:	4313      	orrs	r3, r2
 800c8be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800c8c2:	e009      	b.n	800c8d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c8c4:	7cfb      	ldrb	r3, [r7, #19]
 800c8c6:	74bb      	strb	r3, [r7, #18]
 800c8c8:	e006      	b.n	800c8d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800c8ca:	bf00      	nop
 800c8cc:	40021000 	.word	0x40021000
 800c8d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8d4:	7cfb      	ldrb	r3, [r7, #19]
 800c8d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c8d8:	7c7b      	ldrb	r3, [r7, #17]
 800c8da:	2b01      	cmp	r3, #1
 800c8dc:	d105      	bne.n	800c8ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c8de:	4b8a      	ldr	r3, [pc, #552]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c8e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8e2:	4a89      	ldr	r2, [pc, #548]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c8e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c8e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	f003 0301 	and.w	r3, r3, #1
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d00a      	beq.n	800c90c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c8f6:	4b84      	ldr	r3, [pc, #528]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c8f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8fc:	f023 0203 	bic.w	r2, r3, #3
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	6a1b      	ldr	r3, [r3, #32]
 800c904:	4980      	ldr	r1, [pc, #512]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c906:	4313      	orrs	r3, r2
 800c908:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	f003 0302 	and.w	r3, r3, #2
 800c914:	2b00      	cmp	r3, #0
 800c916:	d00a      	beq.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c918:	4b7b      	ldr	r3, [pc, #492]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c91a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c91e:	f023 020c 	bic.w	r2, r3, #12
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c926:	4978      	ldr	r1, [pc, #480]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c928:	4313      	orrs	r3, r2
 800c92a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	f003 0320 	and.w	r3, r3, #32
 800c936:	2b00      	cmp	r3, #0
 800c938:	d00a      	beq.n	800c950 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c93a:	4b73      	ldr	r3, [pc, #460]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c93c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c940:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c948:	496f      	ldr	r1, [pc, #444]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c94a:	4313      	orrs	r3, r2
 800c94c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d00a      	beq.n	800c972 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c95c:	4b6a      	ldr	r3, [pc, #424]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c95e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c962:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c96a:	4967      	ldr	r1, [pc, #412]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c96c:	4313      	orrs	r3, r2
 800c96e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d00a      	beq.n	800c994 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c97e:	4b62      	ldr	r3, [pc, #392]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c984:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c98c:	495e      	ldr	r1, [pc, #376]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c98e:	4313      	orrs	r3, r2
 800c990:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d00a      	beq.n	800c9b6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c9a0:	4b59      	ldr	r3, [pc, #356]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c9a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9a6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9ae:	4956      	ldr	r1, [pc, #344]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c9b0:	4313      	orrs	r3, r2
 800c9b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d00a      	beq.n	800c9d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c9c2:	4b51      	ldr	r3, [pc, #324]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c9c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9d0:	494d      	ldr	r1, [pc, #308]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c9d2:	4313      	orrs	r3, r2
 800c9d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d028      	beq.n	800ca36 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c9e4:	4b48      	ldr	r3, [pc, #288]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c9e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9f2:	4945      	ldr	r1, [pc, #276]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800c9f4:	4313      	orrs	r3, r2
 800c9f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca02:	d106      	bne.n	800ca12 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ca04:	4b40      	ldr	r3, [pc, #256]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ca06:	68db      	ldr	r3, [r3, #12]
 800ca08:	4a3f      	ldr	r2, [pc, #252]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ca0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ca0e:	60d3      	str	r3, [r2, #12]
 800ca10:	e011      	b.n	800ca36 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca1a:	d10c      	bne.n	800ca36 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	3304      	adds	r3, #4
 800ca20:	2101      	movs	r1, #1
 800ca22:	4618      	mov	r0, r3
 800ca24:	f000 f872 	bl	800cb0c <RCCEx_PLLSAI1_Config>
 800ca28:	4603      	mov	r3, r0
 800ca2a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800ca2c:	7cfb      	ldrb	r3, [r7, #19]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d001      	beq.n	800ca36 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800ca32:	7cfb      	ldrb	r3, [r7, #19]
 800ca34:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d028      	beq.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ca42:	4b31      	ldr	r3, [pc, #196]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ca44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca48:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca50:	492d      	ldr	r1, [pc, #180]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ca52:	4313      	orrs	r3, r2
 800ca54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca60:	d106      	bne.n	800ca70 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ca62:	4b29      	ldr	r3, [pc, #164]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ca64:	68db      	ldr	r3, [r3, #12]
 800ca66:	4a28      	ldr	r2, [pc, #160]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ca68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ca6c:	60d3      	str	r3, [r2, #12]
 800ca6e:	e011      	b.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca78:	d10c      	bne.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	3304      	adds	r3, #4
 800ca7e:	2101      	movs	r1, #1
 800ca80:	4618      	mov	r0, r3
 800ca82:	f000 f843 	bl	800cb0c <RCCEx_PLLSAI1_Config>
 800ca86:	4603      	mov	r3, r0
 800ca88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ca8a:	7cfb      	ldrb	r3, [r7, #19]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d001      	beq.n	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800ca90:	7cfb      	ldrb	r3, [r7, #19]
 800ca92:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d01c      	beq.n	800cada <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800caa0:	4b19      	ldr	r3, [pc, #100]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800caa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800caa6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800caae:	4916      	ldr	r1, [pc, #88]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cab0:	4313      	orrs	r3, r2
 800cab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800caba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cabe:	d10c      	bne.n	800cada <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	3304      	adds	r3, #4
 800cac4:	2102      	movs	r1, #2
 800cac6:	4618      	mov	r0, r3
 800cac8:	f000 f820 	bl	800cb0c <RCCEx_PLLSAI1_Config>
 800cacc:	4603      	mov	r3, r0
 800cace:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800cad0:	7cfb      	ldrb	r3, [r7, #19]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d001      	beq.n	800cada <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800cad6:	7cfb      	ldrb	r3, [r7, #19]
 800cad8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d00a      	beq.n	800cafc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800cae6:	4b08      	ldr	r3, [pc, #32]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800caec:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800caf4:	4904      	ldr	r1, [pc, #16]	@ (800cb08 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800caf6:	4313      	orrs	r3, r2
 800caf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800cafc:	7cbb      	ldrb	r3, [r7, #18]
}
 800cafe:	4618      	mov	r0, r3
 800cb00:	3718      	adds	r7, #24
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bd80      	pop	{r7, pc}
 800cb06:	bf00      	nop
 800cb08:	40021000 	.word	0x40021000

0800cb0c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b084      	sub	sp, #16
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cb16:	2300      	movs	r3, #0
 800cb18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800cb1a:	4b74      	ldr	r3, [pc, #464]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb1c:	68db      	ldr	r3, [r3, #12]
 800cb1e:	f003 0303 	and.w	r3, r3, #3
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d018      	beq.n	800cb58 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800cb26:	4b71      	ldr	r3, [pc, #452]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb28:	68db      	ldr	r3, [r3, #12]
 800cb2a:	f003 0203 	and.w	r2, r3, #3
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	429a      	cmp	r2, r3
 800cb34:	d10d      	bne.n	800cb52 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
       ||
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d009      	beq.n	800cb52 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800cb3e:	4b6b      	ldr	r3, [pc, #428]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb40:	68db      	ldr	r3, [r3, #12]
 800cb42:	091b      	lsrs	r3, r3, #4
 800cb44:	f003 0307 	and.w	r3, r3, #7
 800cb48:	1c5a      	adds	r2, r3, #1
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	685b      	ldr	r3, [r3, #4]
       ||
 800cb4e:	429a      	cmp	r2, r3
 800cb50:	d047      	beq.n	800cbe2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800cb52:	2301      	movs	r3, #1
 800cb54:	73fb      	strb	r3, [r7, #15]
 800cb56:	e044      	b.n	800cbe2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	2b03      	cmp	r3, #3
 800cb5e:	d018      	beq.n	800cb92 <RCCEx_PLLSAI1_Config+0x86>
 800cb60:	2b03      	cmp	r3, #3
 800cb62:	d825      	bhi.n	800cbb0 <RCCEx_PLLSAI1_Config+0xa4>
 800cb64:	2b01      	cmp	r3, #1
 800cb66:	d002      	beq.n	800cb6e <RCCEx_PLLSAI1_Config+0x62>
 800cb68:	2b02      	cmp	r3, #2
 800cb6a:	d009      	beq.n	800cb80 <RCCEx_PLLSAI1_Config+0x74>
 800cb6c:	e020      	b.n	800cbb0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800cb6e:	4b5f      	ldr	r3, [pc, #380]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	f003 0302 	and.w	r3, r3, #2
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d11d      	bne.n	800cbb6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cb7e:	e01a      	b.n	800cbb6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800cb80:	4b5a      	ldr	r3, [pc, #360]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d116      	bne.n	800cbba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800cb8c:	2301      	movs	r3, #1
 800cb8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800cb90:	e013      	b.n	800cbba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800cb92:	4b56      	ldr	r3, [pc, #344]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d10f      	bne.n	800cbbe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800cb9e:	4b53      	ldr	r3, [pc, #332]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d109      	bne.n	800cbbe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800cbaa:	2301      	movs	r3, #1
 800cbac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cbae:	e006      	b.n	800cbbe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	73fb      	strb	r3, [r7, #15]
      break;
 800cbb4:	e004      	b.n	800cbc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800cbb6:	bf00      	nop
 800cbb8:	e002      	b.n	800cbc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800cbba:	bf00      	nop
 800cbbc:	e000      	b.n	800cbc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800cbbe:	bf00      	nop
    }

    if(status == HAL_OK)
 800cbc0:	7bfb      	ldrb	r3, [r7, #15]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d10d      	bne.n	800cbe2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800cbc6:	4b49      	ldr	r3, [pc, #292]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbc8:	68db      	ldr	r3, [r3, #12]
 800cbca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	6819      	ldr	r1, [r3, #0]
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	685b      	ldr	r3, [r3, #4]
 800cbd6:	3b01      	subs	r3, #1
 800cbd8:	011b      	lsls	r3, r3, #4
 800cbda:	430b      	orrs	r3, r1
 800cbdc:	4943      	ldr	r1, [pc, #268]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbde:	4313      	orrs	r3, r2
 800cbe0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800cbe2:	7bfb      	ldrb	r3, [r7, #15]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d17c      	bne.n	800cce2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800cbe8:	4b40      	ldr	r3, [pc, #256]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	4a3f      	ldr	r2, [pc, #252]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cbee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cbf2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cbf4:	f7fc f9b2 	bl	8008f5c <HAL_GetTick>
 800cbf8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800cbfa:	e009      	b.n	800cc10 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cbfc:	f7fc f9ae 	bl	8008f5c <HAL_GetTick>
 800cc00:	4602      	mov	r2, r0
 800cc02:	68bb      	ldr	r3, [r7, #8]
 800cc04:	1ad3      	subs	r3, r2, r3
 800cc06:	2b02      	cmp	r3, #2
 800cc08:	d902      	bls.n	800cc10 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800cc0a:	2303      	movs	r3, #3
 800cc0c:	73fb      	strb	r3, [r7, #15]
        break;
 800cc0e:	e005      	b.n	800cc1c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800cc10:	4b36      	ldr	r3, [pc, #216]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d1ef      	bne.n	800cbfc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800cc1c:	7bfb      	ldrb	r3, [r7, #15]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d15f      	bne.n	800cce2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d110      	bne.n	800cc4a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800cc28:	4b30      	ldr	r3, [pc, #192]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc2a:	691b      	ldr	r3, [r3, #16]
 800cc2c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800cc30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800cc34:	687a      	ldr	r2, [r7, #4]
 800cc36:	6892      	ldr	r2, [r2, #8]
 800cc38:	0211      	lsls	r1, r2, #8
 800cc3a:	687a      	ldr	r2, [r7, #4]
 800cc3c:	68d2      	ldr	r2, [r2, #12]
 800cc3e:	06d2      	lsls	r2, r2, #27
 800cc40:	430a      	orrs	r2, r1
 800cc42:	492a      	ldr	r1, [pc, #168]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc44:	4313      	orrs	r3, r2
 800cc46:	610b      	str	r3, [r1, #16]
 800cc48:	e027      	b.n	800cc9a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	2b01      	cmp	r3, #1
 800cc4e:	d112      	bne.n	800cc76 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800cc50:	4b26      	ldr	r3, [pc, #152]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc52:	691b      	ldr	r3, [r3, #16]
 800cc54:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800cc58:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	6892      	ldr	r2, [r2, #8]
 800cc60:	0211      	lsls	r1, r2, #8
 800cc62:	687a      	ldr	r2, [r7, #4]
 800cc64:	6912      	ldr	r2, [r2, #16]
 800cc66:	0852      	lsrs	r2, r2, #1
 800cc68:	3a01      	subs	r2, #1
 800cc6a:	0552      	lsls	r2, r2, #21
 800cc6c:	430a      	orrs	r2, r1
 800cc6e:	491f      	ldr	r1, [pc, #124]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc70:	4313      	orrs	r3, r2
 800cc72:	610b      	str	r3, [r1, #16]
 800cc74:	e011      	b.n	800cc9a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800cc76:	4b1d      	ldr	r3, [pc, #116]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc78:	691b      	ldr	r3, [r3, #16]
 800cc7a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800cc7e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800cc82:	687a      	ldr	r2, [r7, #4]
 800cc84:	6892      	ldr	r2, [r2, #8]
 800cc86:	0211      	lsls	r1, r2, #8
 800cc88:	687a      	ldr	r2, [r7, #4]
 800cc8a:	6952      	ldr	r2, [r2, #20]
 800cc8c:	0852      	lsrs	r2, r2, #1
 800cc8e:	3a01      	subs	r2, #1
 800cc90:	0652      	lsls	r2, r2, #25
 800cc92:	430a      	orrs	r2, r1
 800cc94:	4915      	ldr	r1, [pc, #84]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc96:	4313      	orrs	r3, r2
 800cc98:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800cc9a:	4b14      	ldr	r3, [pc, #80]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4a13      	ldr	r2, [pc, #76]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800cca0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cca4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cca6:	f7fc f959 	bl	8008f5c <HAL_GetTick>
 800ccaa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ccac:	e009      	b.n	800ccc2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ccae:	f7fc f955 	bl	8008f5c <HAL_GetTick>
 800ccb2:	4602      	mov	r2, r0
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	1ad3      	subs	r3, r2, r3
 800ccb8:	2b02      	cmp	r3, #2
 800ccba:	d902      	bls.n	800ccc2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800ccbc:	2303      	movs	r3, #3
 800ccbe:	73fb      	strb	r3, [r7, #15]
          break;
 800ccc0:	e005      	b.n	800ccce <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ccc2:	4b0a      	ldr	r3, [pc, #40]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d0ef      	beq.n	800ccae <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800ccce:	7bfb      	ldrb	r3, [r7, #15]
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d106      	bne.n	800cce2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800ccd4:	4b05      	ldr	r3, [pc, #20]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800ccd6:	691a      	ldr	r2, [r3, #16]
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	699b      	ldr	r3, [r3, #24]
 800ccdc:	4903      	ldr	r1, [pc, #12]	@ (800ccec <RCCEx_PLLSAI1_Config+0x1e0>)
 800ccde:	4313      	orrs	r3, r2
 800cce0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800cce2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cce4:	4618      	mov	r0, r3
 800cce6:	3710      	adds	r7, #16
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bd80      	pop	{r7, pc}
 800ccec:	40021000 	.word	0x40021000

0800ccf0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b084      	sub	sp, #16
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d101      	bne.n	800cd02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ccfe:	2301      	movs	r3, #1
 800cd00:	e095      	b.n	800ce2e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d108      	bne.n	800cd1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	685b      	ldr	r3, [r3, #4]
 800cd0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cd12:	d009      	beq.n	800cd28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2200      	movs	r2, #0
 800cd18:	61da      	str	r2, [r3, #28]
 800cd1a:	e005      	b.n	800cd28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2200      	movs	r2, #0
 800cd20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2200      	movs	r2, #0
 800cd26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800cd34:	b2db      	uxtb	r3, r3
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d106      	bne.n	800cd48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cd42:	6878      	ldr	r0, [r7, #4]
 800cd44:	f7f9 fa78 	bl	8006238 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2202      	movs	r2, #2
 800cd4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	681a      	ldr	r2, [r3, #0]
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cd5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	68db      	ldr	r3, [r3, #12]
 800cd64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cd68:	d902      	bls.n	800cd70 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	60fb      	str	r3, [r7, #12]
 800cd6e:	e002      	b.n	800cd76 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800cd70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800cd74:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	68db      	ldr	r3, [r3, #12]
 800cd7a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800cd7e:	d007      	beq.n	800cd90 <HAL_SPI_Init+0xa0>
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	68db      	ldr	r3, [r3, #12]
 800cd84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cd88:	d002      	beq.n	800cd90 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	685b      	ldr	r3, [r3, #4]
 800cd94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	689b      	ldr	r3, [r3, #8]
 800cd9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800cda0:	431a      	orrs	r2, r3
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	691b      	ldr	r3, [r3, #16]
 800cda6:	f003 0302 	and.w	r3, r3, #2
 800cdaa:	431a      	orrs	r2, r3
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	695b      	ldr	r3, [r3, #20]
 800cdb0:	f003 0301 	and.w	r3, r3, #1
 800cdb4:	431a      	orrs	r2, r3
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	699b      	ldr	r3, [r3, #24]
 800cdba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cdbe:	431a      	orrs	r2, r3
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	69db      	ldr	r3, [r3, #28]
 800cdc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cdc8:	431a      	orrs	r2, r3
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	6a1b      	ldr	r3, [r3, #32]
 800cdce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdd2:	ea42 0103 	orr.w	r1, r2, r3
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdda:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	430a      	orrs	r2, r1
 800cde4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	699b      	ldr	r3, [r3, #24]
 800cdea:	0c1b      	lsrs	r3, r3, #16
 800cdec:	f003 0204 	and.w	r2, r3, #4
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdf4:	f003 0310 	and.w	r3, r3, #16
 800cdf8:	431a      	orrs	r2, r3
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cdfe:	f003 0308 	and.w	r3, r3, #8
 800ce02:	431a      	orrs	r2, r3
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	68db      	ldr	r3, [r3, #12]
 800ce08:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ce0c:	ea42 0103 	orr.w	r1, r2, r3
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	430a      	orrs	r2, r1
 800ce1c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2200      	movs	r2, #0
 800ce22:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2201      	movs	r2, #1
 800ce28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ce2c:	2300      	movs	r3, #0
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	3710      	adds	r7, #16
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}

0800ce36 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ce36:	b580      	push	{r7, lr}
 800ce38:	b08a      	sub	sp, #40	@ 0x28
 800ce3a:	af00      	add	r7, sp, #0
 800ce3c:	60f8      	str	r0, [r7, #12]
 800ce3e:	60b9      	str	r1, [r7, #8]
 800ce40:	607a      	str	r2, [r7, #4]
 800ce42:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ce44:	2301      	movs	r3, #1
 800ce46:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ce48:	f7fc f888 	bl	8008f5c <HAL_GetTick>
 800ce4c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ce54:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	685b      	ldr	r3, [r3, #4]
 800ce5a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800ce5c:	887b      	ldrh	r3, [r7, #2]
 800ce5e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800ce60:	887b      	ldrh	r3, [r7, #2]
 800ce62:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ce64:	7ffb      	ldrb	r3, [r7, #31]
 800ce66:	2b01      	cmp	r3, #1
 800ce68:	d00c      	beq.n	800ce84 <HAL_SPI_TransmitReceive+0x4e>
 800ce6a:	69bb      	ldr	r3, [r7, #24]
 800ce6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ce70:	d106      	bne.n	800ce80 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	689b      	ldr	r3, [r3, #8]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d102      	bne.n	800ce80 <HAL_SPI_TransmitReceive+0x4a>
 800ce7a:	7ffb      	ldrb	r3, [r7, #31]
 800ce7c:	2b04      	cmp	r3, #4
 800ce7e:	d001      	beq.n	800ce84 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800ce80:	2302      	movs	r3, #2
 800ce82:	e1f3      	b.n	800d26c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d005      	beq.n	800ce96 <HAL_SPI_TransmitReceive+0x60>
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d002      	beq.n	800ce96 <HAL_SPI_TransmitReceive+0x60>
 800ce90:	887b      	ldrh	r3, [r7, #2]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d101      	bne.n	800ce9a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800ce96:	2301      	movs	r3, #1
 800ce98:	e1e8      	b.n	800d26c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d101      	bne.n	800cea8 <HAL_SPI_TransmitReceive+0x72>
 800cea4:	2302      	movs	r3, #2
 800cea6:	e1e1      	b.n	800d26c <HAL_SPI_TransmitReceive+0x436>
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	2201      	movs	r2, #1
 800ceac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ceb6:	b2db      	uxtb	r3, r3
 800ceb8:	2b04      	cmp	r3, #4
 800ceba:	d003      	beq.n	800cec4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	2205      	movs	r2, #5
 800cec0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	2200      	movs	r2, #0
 800cec8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	687a      	ldr	r2, [r7, #4]
 800cece:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	887a      	ldrh	r2, [r7, #2]
 800ced4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	887a      	ldrh	r2, [r7, #2]
 800cedc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	68ba      	ldr	r2, [r7, #8]
 800cee4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	887a      	ldrh	r2, [r7, #2]
 800ceea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	887a      	ldrh	r2, [r7, #2]
 800cef0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	2200      	movs	r2, #0
 800cef6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	2200      	movs	r2, #0
 800cefc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	68db      	ldr	r3, [r3, #12]
 800cf02:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cf06:	d802      	bhi.n	800cf0e <HAL_SPI_TransmitReceive+0xd8>
 800cf08:	8abb      	ldrh	r3, [r7, #20]
 800cf0a:	2b01      	cmp	r3, #1
 800cf0c:	d908      	bls.n	800cf20 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	685a      	ldr	r2, [r3, #4]
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800cf1c:	605a      	str	r2, [r3, #4]
 800cf1e:	e007      	b.n	800cf30 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	685a      	ldr	r2, [r3, #4]
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cf2e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf3a:	2b40      	cmp	r3, #64	@ 0x40
 800cf3c:	d007      	beq.n	800cf4e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	681a      	ldr	r2, [r3, #0]
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cf4c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	68db      	ldr	r3, [r3, #12]
 800cf52:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800cf56:	f240 8083 	bls.w	800d060 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	685b      	ldr	r3, [r3, #4]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d002      	beq.n	800cf68 <HAL_SPI_TransmitReceive+0x132>
 800cf62:	8afb      	ldrh	r3, [r7, #22]
 800cf64:	2b01      	cmp	r3, #1
 800cf66:	d16f      	bne.n	800d048 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf6c:	881a      	ldrh	r2, [r3, #0]
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf78:	1c9a      	adds	r2, r3, #2
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cf82:	b29b      	uxth	r3, r3
 800cf84:	3b01      	subs	r3, #1
 800cf86:	b29a      	uxth	r2, r3
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cf8c:	e05c      	b.n	800d048 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	689b      	ldr	r3, [r3, #8]
 800cf94:	f003 0302 	and.w	r3, r3, #2
 800cf98:	2b02      	cmp	r3, #2
 800cf9a:	d11b      	bne.n	800cfd4 <HAL_SPI_TransmitReceive+0x19e>
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cfa0:	b29b      	uxth	r3, r3
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d016      	beq.n	800cfd4 <HAL_SPI_TransmitReceive+0x19e>
 800cfa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfa8:	2b01      	cmp	r3, #1
 800cfaa:	d113      	bne.n	800cfd4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfb0:	881a      	ldrh	r2, [r3, #0]
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfbc:	1c9a      	adds	r2, r3, #2
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800cfc6:	b29b      	uxth	r3, r3
 800cfc8:	3b01      	subs	r3, #1
 800cfca:	b29a      	uxth	r2, r3
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	689b      	ldr	r3, [r3, #8]
 800cfda:	f003 0301 	and.w	r3, r3, #1
 800cfde:	2b01      	cmp	r3, #1
 800cfe0:	d11c      	bne.n	800d01c <HAL_SPI_TransmitReceive+0x1e6>
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800cfe8:	b29b      	uxth	r3, r3
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d016      	beq.n	800d01c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	68da      	ldr	r2, [r3, #12]
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cff8:	b292      	uxth	r2, r2
 800cffa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d000:	1c9a      	adds	r2, r3, #2
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d00c:	b29b      	uxth	r3, r3
 800d00e:	3b01      	subs	r3, #1
 800d010:	b29a      	uxth	r2, r3
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d018:	2301      	movs	r3, #1
 800d01a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d01c:	f7fb ff9e 	bl	8008f5c <HAL_GetTick>
 800d020:	4602      	mov	r2, r0
 800d022:	6a3b      	ldr	r3, [r7, #32]
 800d024:	1ad3      	subs	r3, r2, r3
 800d026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d028:	429a      	cmp	r2, r3
 800d02a:	d80d      	bhi.n	800d048 <HAL_SPI_TransmitReceive+0x212>
 800d02c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d02e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d032:	d009      	beq.n	800d048 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	2201      	movs	r2, #1
 800d038:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	2200      	movs	r2, #0
 800d040:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800d044:	2303      	movs	r3, #3
 800d046:	e111      	b.n	800d26c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d04c:	b29b      	uxth	r3, r3
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d19d      	bne.n	800cf8e <HAL_SPI_TransmitReceive+0x158>
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d058:	b29b      	uxth	r3, r3
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d197      	bne.n	800cf8e <HAL_SPI_TransmitReceive+0x158>
 800d05e:	e0e5      	b.n	800d22c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	685b      	ldr	r3, [r3, #4]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d003      	beq.n	800d070 <HAL_SPI_TransmitReceive+0x23a>
 800d068:	8afb      	ldrh	r3, [r7, #22]
 800d06a:	2b01      	cmp	r3, #1
 800d06c:	f040 80d1 	bne.w	800d212 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d074:	b29b      	uxth	r3, r3
 800d076:	2b01      	cmp	r3, #1
 800d078:	d912      	bls.n	800d0a0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d07e:	881a      	ldrh	r2, [r3, #0]
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d08a:	1c9a      	adds	r2, r3, #2
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d094:	b29b      	uxth	r3, r3
 800d096:	3b02      	subs	r3, #2
 800d098:	b29a      	uxth	r2, r3
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d09e:	e0b8      	b.n	800d212 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	330c      	adds	r3, #12
 800d0aa:	7812      	ldrb	r2, [r2, #0]
 800d0ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0b2:	1c5a      	adds	r2, r3, #1
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d0bc:	b29b      	uxth	r3, r3
 800d0be:	3b01      	subs	r3, #1
 800d0c0:	b29a      	uxth	r2, r3
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d0c6:	e0a4      	b.n	800d212 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	689b      	ldr	r3, [r3, #8]
 800d0ce:	f003 0302 	and.w	r3, r3, #2
 800d0d2:	2b02      	cmp	r3, #2
 800d0d4:	d134      	bne.n	800d140 <HAL_SPI_TransmitReceive+0x30a>
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d0da:	b29b      	uxth	r3, r3
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d02f      	beq.n	800d140 <HAL_SPI_TransmitReceive+0x30a>
 800d0e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0e2:	2b01      	cmp	r3, #1
 800d0e4:	d12c      	bne.n	800d140 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d0ea:	b29b      	uxth	r3, r3
 800d0ec:	2b01      	cmp	r3, #1
 800d0ee:	d912      	bls.n	800d116 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0f4:	881a      	ldrh	r2, [r3, #0]
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d100:	1c9a      	adds	r2, r3, #2
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d10a:	b29b      	uxth	r3, r3
 800d10c:	3b02      	subs	r3, #2
 800d10e:	b29a      	uxth	r2, r3
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d114:	e012      	b.n	800d13c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	330c      	adds	r3, #12
 800d120:	7812      	ldrb	r2, [r2, #0]
 800d122:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d128:	1c5a      	adds	r2, r3, #1
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d132:	b29b      	uxth	r3, r3
 800d134:	3b01      	subs	r3, #1
 800d136:	b29a      	uxth	r2, r3
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d13c:	2300      	movs	r3, #0
 800d13e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	689b      	ldr	r3, [r3, #8]
 800d146:	f003 0301 	and.w	r3, r3, #1
 800d14a:	2b01      	cmp	r3, #1
 800d14c:	d148      	bne.n	800d1e0 <HAL_SPI_TransmitReceive+0x3aa>
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d154:	b29b      	uxth	r3, r3
 800d156:	2b00      	cmp	r3, #0
 800d158:	d042      	beq.n	800d1e0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d160:	b29b      	uxth	r3, r3
 800d162:	2b01      	cmp	r3, #1
 800d164:	d923      	bls.n	800d1ae <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	68da      	ldr	r2, [r3, #12]
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d170:	b292      	uxth	r2, r2
 800d172:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d178:	1c9a      	adds	r2, r3, #2
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d184:	b29b      	uxth	r3, r3
 800d186:	3b02      	subs	r3, #2
 800d188:	b29a      	uxth	r2, r3
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d196:	b29b      	uxth	r3, r3
 800d198:	2b01      	cmp	r3, #1
 800d19a:	d81f      	bhi.n	800d1dc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	685a      	ldr	r2, [r3, #4]
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d1aa:	605a      	str	r2, [r3, #4]
 800d1ac:	e016      	b.n	800d1dc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	f103 020c 	add.w	r2, r3, #12
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1ba:	7812      	ldrb	r2, [r2, #0]
 800d1bc:	b2d2      	uxtb	r2, r2
 800d1be:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1c4:	1c5a      	adds	r2, r3, #1
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d1d0:	b29b      	uxth	r3, r3
 800d1d2:	3b01      	subs	r3, #1
 800d1d4:	b29a      	uxth	r2, r3
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d1dc:	2301      	movs	r3, #1
 800d1de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d1e0:	f7fb febc 	bl	8008f5c <HAL_GetTick>
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	6a3b      	ldr	r3, [r7, #32]
 800d1e8:	1ad3      	subs	r3, r2, r3
 800d1ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d1ec:	429a      	cmp	r2, r3
 800d1ee:	d803      	bhi.n	800d1f8 <HAL_SPI_TransmitReceive+0x3c2>
 800d1f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1f6:	d102      	bne.n	800d1fe <HAL_SPI_TransmitReceive+0x3c8>
 800d1f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d109      	bne.n	800d212 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	2201      	movs	r2, #1
 800d202:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	2200      	movs	r2, #0
 800d20a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800d20e:	2303      	movs	r3, #3
 800d210:	e02c      	b.n	800d26c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d216:	b29b      	uxth	r3, r3
 800d218:	2b00      	cmp	r3, #0
 800d21a:	f47f af55 	bne.w	800d0c8 <HAL_SPI_TransmitReceive+0x292>
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d224:	b29b      	uxth	r3, r3
 800d226:	2b00      	cmp	r3, #0
 800d228:	f47f af4e 	bne.w	800d0c8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d22c:	6a3a      	ldr	r2, [r7, #32]
 800d22e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d230:	68f8      	ldr	r0, [r7, #12]
 800d232:	f000 fa51 	bl	800d6d8 <SPI_EndRxTxTransaction>
 800d236:	4603      	mov	r3, r0
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d008      	beq.n	800d24e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	2220      	movs	r2, #32
 800d240:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	2200      	movs	r2, #0
 800d246:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800d24a:	2301      	movs	r3, #1
 800d24c:	e00e      	b.n	800d26c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	2201      	movs	r2, #1
 800d252:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2200      	movs	r2, #0
 800d25a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d262:	2b00      	cmp	r3, #0
 800d264:	d001      	beq.n	800d26a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800d266:	2301      	movs	r3, #1
 800d268:	e000      	b.n	800d26c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800d26a:	2300      	movs	r3, #0
  }
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	3728      	adds	r7, #40	@ 0x28
 800d270:	46bd      	mov	sp, r7
 800d272:	bd80      	pop	{r7, pc}

0800d274 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b088      	sub	sp, #32
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	685b      	ldr	r3, [r3, #4]
 800d282:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	689b      	ldr	r3, [r3, #8]
 800d28a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800d28c:	69bb      	ldr	r3, [r7, #24]
 800d28e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d292:	2b00      	cmp	r3, #0
 800d294:	d10e      	bne.n	800d2b4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800d296:	69bb      	ldr	r3, [r7, #24]
 800d298:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d009      	beq.n	800d2b4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800d2a0:	69fb      	ldr	r3, [r7, #28]
 800d2a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d004      	beq.n	800d2b4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	4798      	blx	r3
    return;
 800d2b2:	e0ce      	b.n	800d452 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800d2b4:	69bb      	ldr	r3, [r7, #24]
 800d2b6:	f003 0302 	and.w	r3, r3, #2
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d009      	beq.n	800d2d2 <HAL_SPI_IRQHandler+0x5e>
 800d2be:	69fb      	ldr	r3, [r7, #28]
 800d2c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d004      	beq.n	800d2d2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2cc:	6878      	ldr	r0, [r7, #4]
 800d2ce:	4798      	blx	r3
    return;
 800d2d0:	e0bf      	b.n	800d452 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800d2d2:	69bb      	ldr	r3, [r7, #24]
 800d2d4:	f003 0320 	and.w	r3, r3, #32
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d10a      	bne.n	800d2f2 <HAL_SPI_IRQHandler+0x7e>
 800d2dc:	69bb      	ldr	r3, [r7, #24]
 800d2de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d105      	bne.n	800d2f2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800d2e6:	69bb      	ldr	r3, [r7, #24]
 800d2e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	f000 80b0 	beq.w	800d452 <HAL_SPI_IRQHandler+0x1de>
 800d2f2:	69fb      	ldr	r3, [r7, #28]
 800d2f4:	f003 0320 	and.w	r3, r3, #32
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	f000 80aa 	beq.w	800d452 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800d2fe:	69bb      	ldr	r3, [r7, #24]
 800d300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d304:	2b00      	cmp	r3, #0
 800d306:	d023      	beq.n	800d350 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d30e:	b2db      	uxtb	r3, r3
 800d310:	2b03      	cmp	r3, #3
 800d312:	d011      	beq.n	800d338 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d318:	f043 0204 	orr.w	r2, r3, #4
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d320:	2300      	movs	r3, #0
 800d322:	617b      	str	r3, [r7, #20]
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	68db      	ldr	r3, [r3, #12]
 800d32a:	617b      	str	r3, [r7, #20]
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	689b      	ldr	r3, [r3, #8]
 800d332:	617b      	str	r3, [r7, #20]
 800d334:	697b      	ldr	r3, [r7, #20]
 800d336:	e00b      	b.n	800d350 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d338:	2300      	movs	r3, #0
 800d33a:	613b      	str	r3, [r7, #16]
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	68db      	ldr	r3, [r3, #12]
 800d342:	613b      	str	r3, [r7, #16]
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	689b      	ldr	r3, [r3, #8]
 800d34a:	613b      	str	r3, [r7, #16]
 800d34c:	693b      	ldr	r3, [r7, #16]
        return;
 800d34e:	e080      	b.n	800d452 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800d350:	69bb      	ldr	r3, [r7, #24]
 800d352:	f003 0320 	and.w	r3, r3, #32
 800d356:	2b00      	cmp	r3, #0
 800d358:	d014      	beq.n	800d384 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d35e:	f043 0201 	orr.w	r2, r3, #1
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d366:	2300      	movs	r3, #0
 800d368:	60fb      	str	r3, [r7, #12]
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	689b      	ldr	r3, [r3, #8]
 800d370:	60fb      	str	r3, [r7, #12]
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	681a      	ldr	r2, [r3, #0]
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d380:	601a      	str	r2, [r3, #0]
 800d382:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800d384:	69bb      	ldr	r3, [r7, #24]
 800d386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d00c      	beq.n	800d3a8 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d392:	f043 0208 	orr.w	r2, r3, #8
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d39a:	2300      	movs	r3, #0
 800d39c:	60bb      	str	r3, [r7, #8]
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	689b      	ldr	r3, [r3, #8]
 800d3a4:	60bb      	str	r3, [r7, #8]
 800d3a6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d04f      	beq.n	800d450 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	685a      	ldr	r2, [r3, #4]
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d3be:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2201      	movs	r2, #1
 800d3c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800d3c8:	69fb      	ldr	r3, [r7, #28]
 800d3ca:	f003 0302 	and.w	r3, r3, #2
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d104      	bne.n	800d3dc <HAL_SPI_IRQHandler+0x168>
 800d3d2:	69fb      	ldr	r3, [r7, #28]
 800d3d4:	f003 0301 	and.w	r3, r3, #1
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d034      	beq.n	800d446 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	685a      	ldr	r2, [r3, #4]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	f022 0203 	bic.w	r2, r2, #3
 800d3ea:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d011      	beq.n	800d418 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d3f8:	4a17      	ldr	r2, [pc, #92]	@ (800d458 <HAL_SPI_IRQHandler+0x1e4>)
 800d3fa:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d400:	4618      	mov	r0, r3
 800d402:	f7fd fa3e 	bl	800a882 <HAL_DMA_Abort_IT>
 800d406:	4603      	mov	r3, r0
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d005      	beq.n	800d418 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d410:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	d016      	beq.n	800d44e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d424:	4a0c      	ldr	r2, [pc, #48]	@ (800d458 <HAL_SPI_IRQHandler+0x1e4>)
 800d426:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d42c:	4618      	mov	r0, r3
 800d42e:	f7fd fa28 	bl	800a882 <HAL_DMA_Abort_IT>
 800d432:	4603      	mov	r3, r0
 800d434:	2b00      	cmp	r3, #0
 800d436:	d00a      	beq.n	800d44e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d43c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800d444:	e003      	b.n	800d44e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800d446:	6878      	ldr	r0, [r7, #4]
 800d448:	f000 f808 	bl	800d45c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800d44c:	e000      	b.n	800d450 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800d44e:	bf00      	nop
    return;
 800d450:	bf00      	nop
  }
}
 800d452:	3720      	adds	r7, #32
 800d454:	46bd      	mov	sp, r7
 800d456:	bd80      	pop	{r7, pc}
 800d458:	0800d471 	.word	0x0800d471

0800d45c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800d45c:	b480      	push	{r7}
 800d45e:	b083      	sub	sp, #12
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800d464:	bf00      	nop
 800d466:	370c      	adds	r7, #12
 800d468:	46bd      	mov	sp, r7
 800d46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46e:	4770      	bx	lr

0800d470 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b084      	sub	sp, #16
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d47c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	2200      	movs	r2, #0
 800d482:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	2200      	movs	r2, #0
 800d48a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d48c:	68f8      	ldr	r0, [r7, #12]
 800d48e:	f7ff ffe5 	bl	800d45c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d492:	bf00      	nop
 800d494:	3710      	adds	r7, #16
 800d496:	46bd      	mov	sp, r7
 800d498:	bd80      	pop	{r7, pc}
	...

0800d49c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b088      	sub	sp, #32
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	60f8      	str	r0, [r7, #12]
 800d4a4:	60b9      	str	r1, [r7, #8]
 800d4a6:	603b      	str	r3, [r7, #0]
 800d4a8:	4613      	mov	r3, r2
 800d4aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d4ac:	f7fb fd56 	bl	8008f5c <HAL_GetTick>
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4b4:	1a9b      	subs	r3, r3, r2
 800d4b6:	683a      	ldr	r2, [r7, #0]
 800d4b8:	4413      	add	r3, r2
 800d4ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d4bc:	f7fb fd4e 	bl	8008f5c <HAL_GetTick>
 800d4c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d4c2:	4b39      	ldr	r3, [pc, #228]	@ (800d5a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	015b      	lsls	r3, r3, #5
 800d4c8:	0d1b      	lsrs	r3, r3, #20
 800d4ca:	69fa      	ldr	r2, [r7, #28]
 800d4cc:	fb02 f303 	mul.w	r3, r2, r3
 800d4d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d4d2:	e054      	b.n	800d57e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4da:	d050      	beq.n	800d57e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d4dc:	f7fb fd3e 	bl	8008f5c <HAL_GetTick>
 800d4e0:	4602      	mov	r2, r0
 800d4e2:	69bb      	ldr	r3, [r7, #24]
 800d4e4:	1ad3      	subs	r3, r2, r3
 800d4e6:	69fa      	ldr	r2, [r7, #28]
 800d4e8:	429a      	cmp	r2, r3
 800d4ea:	d902      	bls.n	800d4f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800d4ec:	69fb      	ldr	r3, [r7, #28]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d13d      	bne.n	800d56e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	685a      	ldr	r2, [r3, #4]
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d500:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	685b      	ldr	r3, [r3, #4]
 800d506:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d50a:	d111      	bne.n	800d530 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	689b      	ldr	r3, [r3, #8]
 800d510:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d514:	d004      	beq.n	800d520 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	689b      	ldr	r3, [r3, #8]
 800d51a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d51e:	d107      	bne.n	800d530 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	681a      	ldr	r2, [r3, #0]
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d52e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d534:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d538:	d10f      	bne.n	800d55a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	681a      	ldr	r2, [r3, #0]
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d548:	601a      	str	r2, [r3, #0]
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	681a      	ldr	r2, [r3, #0]
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d558:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	2201      	movs	r2, #1
 800d55e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	2200      	movs	r2, #0
 800d566:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d56a:	2303      	movs	r3, #3
 800d56c:	e017      	b.n	800d59e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d56e:	697b      	ldr	r3, [r7, #20]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d101      	bne.n	800d578 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d574:	2300      	movs	r3, #0
 800d576:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d578:	697b      	ldr	r3, [r7, #20]
 800d57a:	3b01      	subs	r3, #1
 800d57c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	689a      	ldr	r2, [r3, #8]
 800d584:	68bb      	ldr	r3, [r7, #8]
 800d586:	4013      	ands	r3, r2
 800d588:	68ba      	ldr	r2, [r7, #8]
 800d58a:	429a      	cmp	r2, r3
 800d58c:	bf0c      	ite	eq
 800d58e:	2301      	moveq	r3, #1
 800d590:	2300      	movne	r3, #0
 800d592:	b2db      	uxtb	r3, r3
 800d594:	461a      	mov	r2, r3
 800d596:	79fb      	ldrb	r3, [r7, #7]
 800d598:	429a      	cmp	r2, r3
 800d59a:	d19b      	bne.n	800d4d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d59c:	2300      	movs	r3, #0
}
 800d59e:	4618      	mov	r0, r3
 800d5a0:	3720      	adds	r7, #32
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	bd80      	pop	{r7, pc}
 800d5a6:	bf00      	nop
 800d5a8:	20000000 	.word	0x20000000

0800d5ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b08a      	sub	sp, #40	@ 0x28
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	60f8      	str	r0, [r7, #12]
 800d5b4:	60b9      	str	r1, [r7, #8]
 800d5b6:	607a      	str	r2, [r7, #4]
 800d5b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d5be:	f7fb fccd 	bl	8008f5c <HAL_GetTick>
 800d5c2:	4602      	mov	r2, r0
 800d5c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5c6:	1a9b      	subs	r3, r3, r2
 800d5c8:	683a      	ldr	r2, [r7, #0]
 800d5ca:	4413      	add	r3, r2
 800d5cc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800d5ce:	f7fb fcc5 	bl	8008f5c <HAL_GetTick>
 800d5d2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	330c      	adds	r3, #12
 800d5da:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d5dc:	4b3d      	ldr	r3, [pc, #244]	@ (800d6d4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d5de:	681a      	ldr	r2, [r3, #0]
 800d5e0:	4613      	mov	r3, r2
 800d5e2:	009b      	lsls	r3, r3, #2
 800d5e4:	4413      	add	r3, r2
 800d5e6:	00da      	lsls	r2, r3, #3
 800d5e8:	1ad3      	subs	r3, r2, r3
 800d5ea:	0d1b      	lsrs	r3, r3, #20
 800d5ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5ee:	fb02 f303 	mul.w	r3, r2, r3
 800d5f2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d5f4:	e060      	b.n	800d6b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800d5fc:	d107      	bne.n	800d60e <SPI_WaitFifoStateUntilTimeout+0x62>
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d104      	bne.n	800d60e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d604:	69fb      	ldr	r3, [r7, #28]
 800d606:	781b      	ldrb	r3, [r3, #0]
 800d608:	b2db      	uxtb	r3, r3
 800d60a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d60c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d614:	d050      	beq.n	800d6b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d616:	f7fb fca1 	bl	8008f5c <HAL_GetTick>
 800d61a:	4602      	mov	r2, r0
 800d61c:	6a3b      	ldr	r3, [r7, #32]
 800d61e:	1ad3      	subs	r3, r2, r3
 800d620:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d622:	429a      	cmp	r2, r3
 800d624:	d902      	bls.n	800d62c <SPI_WaitFifoStateUntilTimeout+0x80>
 800d626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d13d      	bne.n	800d6a8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	685a      	ldr	r2, [r3, #4]
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d63a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	685b      	ldr	r3, [r3, #4]
 800d640:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d644:	d111      	bne.n	800d66a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	689b      	ldr	r3, [r3, #8]
 800d64a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d64e:	d004      	beq.n	800d65a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	689b      	ldr	r3, [r3, #8]
 800d654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d658:	d107      	bne.n	800d66a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	681a      	ldr	r2, [r3, #0]
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d668:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d66e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d672:	d10f      	bne.n	800d694 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	681a      	ldr	r2, [r3, #0]
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d682:	601a      	str	r2, [r3, #0]
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	681a      	ldr	r2, [r3, #0]
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d692:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	2201      	movs	r2, #1
 800d698:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d6a4:	2303      	movs	r3, #3
 800d6a6:	e010      	b.n	800d6ca <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d6a8:	69bb      	ldr	r3, [r7, #24]
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d101      	bne.n	800d6b2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800d6b2:	69bb      	ldr	r3, [r7, #24]
 800d6b4:	3b01      	subs	r3, #1
 800d6b6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	689a      	ldr	r2, [r3, #8]
 800d6be:	68bb      	ldr	r3, [r7, #8]
 800d6c0:	4013      	ands	r3, r2
 800d6c2:	687a      	ldr	r2, [r7, #4]
 800d6c4:	429a      	cmp	r2, r3
 800d6c6:	d196      	bne.n	800d5f6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800d6c8:	2300      	movs	r3, #0
}
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	3728      	adds	r7, #40	@ 0x28
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}
 800d6d2:	bf00      	nop
 800d6d4:	20000000 	.word	0x20000000

0800d6d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b086      	sub	sp, #24
 800d6dc:	af02      	add	r7, sp, #8
 800d6de:	60f8      	str	r0, [r7, #12]
 800d6e0:	60b9      	str	r1, [r7, #8]
 800d6e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	9300      	str	r3, [sp, #0]
 800d6e8:	68bb      	ldr	r3, [r7, #8]
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800d6f0:	68f8      	ldr	r0, [r7, #12]
 800d6f2:	f7ff ff5b 	bl	800d5ac <SPI_WaitFifoStateUntilTimeout>
 800d6f6:	4603      	mov	r3, r0
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d007      	beq.n	800d70c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d700:	f043 0220 	orr.w	r2, r3, #32
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d708:	2303      	movs	r3, #3
 800d70a:	e027      	b.n	800d75c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	9300      	str	r3, [sp, #0]
 800d710:	68bb      	ldr	r3, [r7, #8]
 800d712:	2200      	movs	r2, #0
 800d714:	2180      	movs	r1, #128	@ 0x80
 800d716:	68f8      	ldr	r0, [r7, #12]
 800d718:	f7ff fec0 	bl	800d49c <SPI_WaitFlagStateUntilTimeout>
 800d71c:	4603      	mov	r3, r0
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d007      	beq.n	800d732 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d726:	f043 0220 	orr.w	r2, r3, #32
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d72e:	2303      	movs	r3, #3
 800d730:	e014      	b.n	800d75c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	9300      	str	r3, [sp, #0]
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	2200      	movs	r2, #0
 800d73a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800d73e:	68f8      	ldr	r0, [r7, #12]
 800d740:	f7ff ff34 	bl	800d5ac <SPI_WaitFifoStateUntilTimeout>
 800d744:	4603      	mov	r3, r0
 800d746:	2b00      	cmp	r3, #0
 800d748:	d007      	beq.n	800d75a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d74e:	f043 0220 	orr.w	r2, r3, #32
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800d756:	2303      	movs	r3, #3
 800d758:	e000      	b.n	800d75c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800d75a:	2300      	movs	r3, #0
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3710      	adds	r7, #16
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}

0800d764 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b082      	sub	sp, #8
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d101      	bne.n	800d776 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d772:	2301      	movs	r3, #1
 800d774:	e049      	b.n	800d80a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d77c:	b2db      	uxtb	r3, r3
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d106      	bne.n	800d790 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	2200      	movs	r2, #0
 800d786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d78a:	6878      	ldr	r0, [r7, #4]
 800d78c:	f7f8 ff6e 	bl	800666c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2202      	movs	r2, #2
 800d794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	681a      	ldr	r2, [r3, #0]
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	3304      	adds	r3, #4
 800d7a0:	4619      	mov	r1, r3
 800d7a2:	4610      	mov	r0, r2
 800d7a4:	f000 f9ba 	bl	800db1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	2201      	movs	r2, #1
 800d7ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	2201      	movs	r2, #1
 800d7b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2201      	movs	r2, #1
 800d7c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	2201      	movs	r2, #1
 800d7cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2201      	movs	r2, #1
 800d7d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	2201      	movs	r2, #1
 800d7dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	2201      	movs	r2, #1
 800d7e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2201      	movs	r2, #1
 800d7ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2201      	movs	r2, #1
 800d7f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	2201      	movs	r2, #1
 800d7fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2201      	movs	r2, #1
 800d804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d808:	2300      	movs	r3, #0
}
 800d80a:	4618      	mov	r0, r3
 800d80c:	3708      	adds	r7, #8
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}
	...

0800d814 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d814:	b480      	push	{r7}
 800d816:	b085      	sub	sp, #20
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d822:	b2db      	uxtb	r3, r3
 800d824:	2b01      	cmp	r3, #1
 800d826:	d001      	beq.n	800d82c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d828:	2301      	movs	r3, #1
 800d82a:	e03b      	b.n	800d8a4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	2202      	movs	r2, #2
 800d830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	68da      	ldr	r2, [r3, #12]
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	f042 0201 	orr.w	r2, r2, #1
 800d842:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4a19      	ldr	r2, [pc, #100]	@ (800d8b0 <HAL_TIM_Base_Start_IT+0x9c>)
 800d84a:	4293      	cmp	r3, r2
 800d84c:	d009      	beq.n	800d862 <HAL_TIM_Base_Start_IT+0x4e>
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d856:	d004      	beq.n	800d862 <HAL_TIM_Base_Start_IT+0x4e>
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	4a15      	ldr	r2, [pc, #84]	@ (800d8b4 <HAL_TIM_Base_Start_IT+0xa0>)
 800d85e:	4293      	cmp	r3, r2
 800d860:	d115      	bne.n	800d88e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	689a      	ldr	r2, [r3, #8]
 800d868:	4b13      	ldr	r3, [pc, #76]	@ (800d8b8 <HAL_TIM_Base_Start_IT+0xa4>)
 800d86a:	4013      	ands	r3, r2
 800d86c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	2b06      	cmp	r3, #6
 800d872:	d015      	beq.n	800d8a0 <HAL_TIM_Base_Start_IT+0x8c>
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d87a:	d011      	beq.n	800d8a0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	681a      	ldr	r2, [r3, #0]
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	f042 0201 	orr.w	r2, r2, #1
 800d88a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d88c:	e008      	b.n	800d8a0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	681a      	ldr	r2, [r3, #0]
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	f042 0201 	orr.w	r2, r2, #1
 800d89c:	601a      	str	r2, [r3, #0]
 800d89e:	e000      	b.n	800d8a2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d8a0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d8a2:	2300      	movs	r3, #0
}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	3714      	adds	r7, #20
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ae:	4770      	bx	lr
 800d8b0:	40012c00 	.word	0x40012c00
 800d8b4:	40014000 	.word	0x40014000
 800d8b8:	00010007 	.word	0x00010007

0800d8bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d8bc:	b580      	push	{r7, lr}
 800d8be:	b084      	sub	sp, #16
 800d8c0:	af00      	add	r7, sp, #0
 800d8c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	68db      	ldr	r3, [r3, #12]
 800d8ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	691b      	ldr	r3, [r3, #16]
 800d8d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d8d4:	68bb      	ldr	r3, [r7, #8]
 800d8d6:	f003 0302 	and.w	r3, r3, #2
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d020      	beq.n	800d920 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	f003 0302 	and.w	r3, r3, #2
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d01b      	beq.n	800d920 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f06f 0202 	mvn.w	r2, #2
 800d8f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2201      	movs	r2, #1
 800d8f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	699b      	ldr	r3, [r3, #24]
 800d8fe:	f003 0303 	and.w	r3, r3, #3
 800d902:	2b00      	cmp	r3, #0
 800d904:	d003      	beq.n	800d90e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d906:	6878      	ldr	r0, [r7, #4]
 800d908:	f000 f8e9 	bl	800dade <HAL_TIM_IC_CaptureCallback>
 800d90c:	e005      	b.n	800d91a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d90e:	6878      	ldr	r0, [r7, #4]
 800d910:	f000 f8db 	bl	800daca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d914:	6878      	ldr	r0, [r7, #4]
 800d916:	f000 f8ec 	bl	800daf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	2200      	movs	r2, #0
 800d91e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	f003 0304 	and.w	r3, r3, #4
 800d926:	2b00      	cmp	r3, #0
 800d928:	d020      	beq.n	800d96c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	f003 0304 	and.w	r3, r3, #4
 800d930:	2b00      	cmp	r3, #0
 800d932:	d01b      	beq.n	800d96c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	f06f 0204 	mvn.w	r2, #4
 800d93c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2202      	movs	r2, #2
 800d942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	699b      	ldr	r3, [r3, #24]
 800d94a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d003      	beq.n	800d95a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d952:	6878      	ldr	r0, [r7, #4]
 800d954:	f000 f8c3 	bl	800dade <HAL_TIM_IC_CaptureCallback>
 800d958:	e005      	b.n	800d966 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d95a:	6878      	ldr	r0, [r7, #4]
 800d95c:	f000 f8b5 	bl	800daca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d960:	6878      	ldr	r0, [r7, #4]
 800d962:	f000 f8c6 	bl	800daf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	2200      	movs	r2, #0
 800d96a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d96c:	68bb      	ldr	r3, [r7, #8]
 800d96e:	f003 0308 	and.w	r3, r3, #8
 800d972:	2b00      	cmp	r3, #0
 800d974:	d020      	beq.n	800d9b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	f003 0308 	and.w	r3, r3, #8
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d01b      	beq.n	800d9b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	f06f 0208 	mvn.w	r2, #8
 800d988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2204      	movs	r2, #4
 800d98e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	69db      	ldr	r3, [r3, #28]
 800d996:	f003 0303 	and.w	r3, r3, #3
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d003      	beq.n	800d9a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d99e:	6878      	ldr	r0, [r7, #4]
 800d9a0:	f000 f89d 	bl	800dade <HAL_TIM_IC_CaptureCallback>
 800d9a4:	e005      	b.n	800d9b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d9a6:	6878      	ldr	r0, [r7, #4]
 800d9a8:	f000 f88f 	bl	800daca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	f000 f8a0 	bl	800daf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d9b8:	68bb      	ldr	r3, [r7, #8]
 800d9ba:	f003 0310 	and.w	r3, r3, #16
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d020      	beq.n	800da04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	f003 0310 	and.w	r3, r3, #16
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d01b      	beq.n	800da04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	f06f 0210 	mvn.w	r2, #16
 800d9d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2208      	movs	r2, #8
 800d9da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	69db      	ldr	r3, [r3, #28]
 800d9e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d003      	beq.n	800d9f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f000 f877 	bl	800dade <HAL_TIM_IC_CaptureCallback>
 800d9f0:	e005      	b.n	800d9fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d9f2:	6878      	ldr	r0, [r7, #4]
 800d9f4:	f000 f869 	bl	800daca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d9f8:	6878      	ldr	r0, [r7, #4]
 800d9fa:	f000 f87a 	bl	800daf2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	2200      	movs	r2, #0
 800da02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800da04:	68bb      	ldr	r3, [r7, #8]
 800da06:	f003 0301 	and.w	r3, r3, #1
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d00c      	beq.n	800da28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	f003 0301 	and.w	r3, r3, #1
 800da14:	2b00      	cmp	r3, #0
 800da16:	d007      	beq.n	800da28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	f06f 0201 	mvn.w	r2, #1
 800da20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800da22:	6878      	ldr	r0, [r7, #4]
 800da24:	f7f4 fa38 	bl	8001e98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800da28:	68bb      	ldr	r3, [r7, #8]
 800da2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d104      	bne.n	800da3c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d00c      	beq.n	800da56 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da42:	2b00      	cmp	r3, #0
 800da44:	d007      	beq.n	800da56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800da4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800da50:	6878      	ldr	r0, [r7, #4]
 800da52:	f000 f943 	bl	800dcdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800da56:	68bb      	ldr	r3, [r7, #8]
 800da58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d00c      	beq.n	800da7a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da66:	2b00      	cmp	r3, #0
 800da68:	d007      	beq.n	800da7a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800da72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800da74:	6878      	ldr	r0, [r7, #4]
 800da76:	f000 f93b 	bl	800dcf0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800da7a:	68bb      	ldr	r3, [r7, #8]
 800da7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da80:	2b00      	cmp	r3, #0
 800da82:	d00c      	beq.n	800da9e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d007      	beq.n	800da9e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800da96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800da98:	6878      	ldr	r0, [r7, #4]
 800da9a:	f000 f834 	bl	800db06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800da9e:	68bb      	ldr	r3, [r7, #8]
 800daa0:	f003 0320 	and.w	r3, r3, #32
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d00c      	beq.n	800dac2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	f003 0320 	and.w	r3, r3, #32
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d007      	beq.n	800dac2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	f06f 0220 	mvn.w	r2, #32
 800daba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dabc:	6878      	ldr	r0, [r7, #4]
 800dabe:	f000 f903 	bl	800dcc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dac2:	bf00      	nop
 800dac4:	3710      	adds	r7, #16
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}

0800daca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800daca:	b480      	push	{r7}
 800dacc:	b083      	sub	sp, #12
 800dace:	af00      	add	r7, sp, #0
 800dad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800dad2:	bf00      	nop
 800dad4:	370c      	adds	r7, #12
 800dad6:	46bd      	mov	sp, r7
 800dad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dadc:	4770      	bx	lr

0800dade <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dade:	b480      	push	{r7}
 800dae0:	b083      	sub	sp, #12
 800dae2:	af00      	add	r7, sp, #0
 800dae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800dae6:	bf00      	nop
 800dae8:	370c      	adds	r7, #12
 800daea:	46bd      	mov	sp, r7
 800daec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf0:	4770      	bx	lr

0800daf2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800daf2:	b480      	push	{r7}
 800daf4:	b083      	sub	sp, #12
 800daf6:	af00      	add	r7, sp, #0
 800daf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800dafa:	bf00      	nop
 800dafc:	370c      	adds	r7, #12
 800dafe:	46bd      	mov	sp, r7
 800db00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db04:	4770      	bx	lr

0800db06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800db06:	b480      	push	{r7}
 800db08:	b083      	sub	sp, #12
 800db0a:	af00      	add	r7, sp, #0
 800db0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800db0e:	bf00      	nop
 800db10:	370c      	adds	r7, #12
 800db12:	46bd      	mov	sp, r7
 800db14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db18:	4770      	bx	lr
	...

0800db1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800db1c:	b480      	push	{r7}
 800db1e:	b085      	sub	sp, #20
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
 800db24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	4a30      	ldr	r2, [pc, #192]	@ (800dbf0 <TIM_Base_SetConfig+0xd4>)
 800db30:	4293      	cmp	r3, r2
 800db32:	d003      	beq.n	800db3c <TIM_Base_SetConfig+0x20>
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db3a:	d108      	bne.n	800db4e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800db44:	683b      	ldr	r3, [r7, #0]
 800db46:	685b      	ldr	r3, [r3, #4]
 800db48:	68fa      	ldr	r2, [r7, #12]
 800db4a:	4313      	orrs	r3, r2
 800db4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	4a27      	ldr	r2, [pc, #156]	@ (800dbf0 <TIM_Base_SetConfig+0xd4>)
 800db52:	4293      	cmp	r3, r2
 800db54:	d00b      	beq.n	800db6e <TIM_Base_SetConfig+0x52>
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db5c:	d007      	beq.n	800db6e <TIM_Base_SetConfig+0x52>
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	4a24      	ldr	r2, [pc, #144]	@ (800dbf4 <TIM_Base_SetConfig+0xd8>)
 800db62:	4293      	cmp	r3, r2
 800db64:	d003      	beq.n	800db6e <TIM_Base_SetConfig+0x52>
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	4a23      	ldr	r2, [pc, #140]	@ (800dbf8 <TIM_Base_SetConfig+0xdc>)
 800db6a:	4293      	cmp	r3, r2
 800db6c:	d108      	bne.n	800db80 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800db74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800db76:	683b      	ldr	r3, [r7, #0]
 800db78:	68db      	ldr	r3, [r3, #12]
 800db7a:	68fa      	ldr	r2, [r7, #12]
 800db7c:	4313      	orrs	r3, r2
 800db7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800db86:	683b      	ldr	r3, [r7, #0]
 800db88:	695b      	ldr	r3, [r3, #20]
 800db8a:	4313      	orrs	r3, r2
 800db8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	68fa      	ldr	r2, [r7, #12]
 800db92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	689a      	ldr	r2, [r3, #8]
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800db9c:	683b      	ldr	r3, [r7, #0]
 800db9e:	681a      	ldr	r2, [r3, #0]
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	4a12      	ldr	r2, [pc, #72]	@ (800dbf0 <TIM_Base_SetConfig+0xd4>)
 800dba8:	4293      	cmp	r3, r2
 800dbaa:	d007      	beq.n	800dbbc <TIM_Base_SetConfig+0xa0>
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	4a11      	ldr	r2, [pc, #68]	@ (800dbf4 <TIM_Base_SetConfig+0xd8>)
 800dbb0:	4293      	cmp	r3, r2
 800dbb2:	d003      	beq.n	800dbbc <TIM_Base_SetConfig+0xa0>
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	4a10      	ldr	r2, [pc, #64]	@ (800dbf8 <TIM_Base_SetConfig+0xdc>)
 800dbb8:	4293      	cmp	r3, r2
 800dbba:	d103      	bne.n	800dbc4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	691a      	ldr	r2, [r3, #16]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2201      	movs	r2, #1
 800dbc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	691b      	ldr	r3, [r3, #16]
 800dbce:	f003 0301 	and.w	r3, r3, #1
 800dbd2:	2b01      	cmp	r3, #1
 800dbd4:	d105      	bne.n	800dbe2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	691b      	ldr	r3, [r3, #16]
 800dbda:	f023 0201 	bic.w	r2, r3, #1
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	611a      	str	r2, [r3, #16]
  }
}
 800dbe2:	bf00      	nop
 800dbe4:	3714      	adds	r7, #20
 800dbe6:	46bd      	mov	sp, r7
 800dbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbec:	4770      	bx	lr
 800dbee:	bf00      	nop
 800dbf0:	40012c00 	.word	0x40012c00
 800dbf4:	40014000 	.word	0x40014000
 800dbf8:	40014400 	.word	0x40014400

0800dbfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dbfc:	b480      	push	{r7}
 800dbfe:	b085      	sub	sp, #20
 800dc00:	af00      	add	r7, sp, #0
 800dc02:	6078      	str	r0, [r7, #4]
 800dc04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dc0c:	2b01      	cmp	r3, #1
 800dc0e:	d101      	bne.n	800dc14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dc10:	2302      	movs	r3, #2
 800dc12:	e04f      	b.n	800dcb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2201      	movs	r2, #1
 800dc18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	2202      	movs	r2, #2
 800dc20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	685b      	ldr	r3, [r3, #4]
 800dc2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	689b      	ldr	r3, [r3, #8]
 800dc32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	4a21      	ldr	r2, [pc, #132]	@ (800dcc0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800dc3a:	4293      	cmp	r3, r2
 800dc3c:	d108      	bne.n	800dc50 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800dc44:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	685b      	ldr	r3, [r3, #4]
 800dc4a:	68fa      	ldr	r2, [r7, #12]
 800dc4c:	4313      	orrs	r3, r2
 800dc4e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	68fa      	ldr	r2, [r7, #12]
 800dc5e:	4313      	orrs	r3, r2
 800dc60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	681b      	ldr	r3, [r3, #0]
 800dc66:	68fa      	ldr	r2, [r7, #12]
 800dc68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	4a14      	ldr	r2, [pc, #80]	@ (800dcc0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800dc70:	4293      	cmp	r3, r2
 800dc72:	d009      	beq.n	800dc88 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc7c:	d004      	beq.n	800dc88 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	4a10      	ldr	r2, [pc, #64]	@ (800dcc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800dc84:	4293      	cmp	r3, r2
 800dc86:	d10c      	bne.n	800dca2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dc8e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dc90:	683b      	ldr	r3, [r7, #0]
 800dc92:	689b      	ldr	r3, [r3, #8]
 800dc94:	68ba      	ldr	r2, [r7, #8]
 800dc96:	4313      	orrs	r3, r2
 800dc98:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	68ba      	ldr	r2, [r7, #8]
 800dca0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	2201      	movs	r2, #1
 800dca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	2200      	movs	r2, #0
 800dcae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dcb2:	2300      	movs	r3, #0
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	3714      	adds	r7, #20
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbe:	4770      	bx	lr
 800dcc0:	40012c00 	.word	0x40012c00
 800dcc4:	40014000 	.word	0x40014000

0800dcc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dcc8:	b480      	push	{r7}
 800dcca:	b083      	sub	sp, #12
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dcd0:	bf00      	nop
 800dcd2:	370c      	adds	r7, #12
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcda:	4770      	bx	lr

0800dcdc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dcdc:	b480      	push	{r7}
 800dcde:	b083      	sub	sp, #12
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dce4:	bf00      	nop
 800dce6:	370c      	adds	r7, #12
 800dce8:	46bd      	mov	sp, r7
 800dcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcee:	4770      	bx	lr

0800dcf0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800dcf0:	b480      	push	{r7}
 800dcf2:	b083      	sub	sp, #12
 800dcf4:	af00      	add	r7, sp, #0
 800dcf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800dcf8:	bf00      	nop
 800dcfa:	370c      	adds	r7, #12
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd02:	4770      	bx	lr

0800dd04 <__assert_func>:
 800dd04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd06:	4614      	mov	r4, r2
 800dd08:	461a      	mov	r2, r3
 800dd0a:	4b09      	ldr	r3, [pc, #36]	@ (800dd30 <__assert_func+0x2c>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	4605      	mov	r5, r0
 800dd10:	68d8      	ldr	r0, [r3, #12]
 800dd12:	b954      	cbnz	r4, 800dd2a <__assert_func+0x26>
 800dd14:	4b07      	ldr	r3, [pc, #28]	@ (800dd34 <__assert_func+0x30>)
 800dd16:	461c      	mov	r4, r3
 800dd18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dd1c:	9100      	str	r1, [sp, #0]
 800dd1e:	462b      	mov	r3, r5
 800dd20:	4905      	ldr	r1, [pc, #20]	@ (800dd38 <__assert_func+0x34>)
 800dd22:	f000 f8b1 	bl	800de88 <fiprintf>
 800dd26:	f000 f9ac 	bl	800e082 <abort>
 800dd2a:	4b04      	ldr	r3, [pc, #16]	@ (800dd3c <__assert_func+0x38>)
 800dd2c:	e7f4      	b.n	800dd18 <__assert_func+0x14>
 800dd2e:	bf00      	nop
 800dd30:	2000002c 	.word	0x2000002c
 800dd34:	08010347 	.word	0x08010347
 800dd38:	08010319 	.word	0x08010319
 800dd3c:	0801030c 	.word	0x0801030c

0800dd40 <std>:
 800dd40:	2300      	movs	r3, #0
 800dd42:	b510      	push	{r4, lr}
 800dd44:	4604      	mov	r4, r0
 800dd46:	e9c0 3300 	strd	r3, r3, [r0]
 800dd4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dd4e:	6083      	str	r3, [r0, #8]
 800dd50:	8181      	strh	r1, [r0, #12]
 800dd52:	6643      	str	r3, [r0, #100]	@ 0x64
 800dd54:	81c2      	strh	r2, [r0, #14]
 800dd56:	6183      	str	r3, [r0, #24]
 800dd58:	4619      	mov	r1, r3
 800dd5a:	2208      	movs	r2, #8
 800dd5c:	305c      	adds	r0, #92	@ 0x5c
 800dd5e:	f000 f906 	bl	800df6e <memset>
 800dd62:	4b0d      	ldr	r3, [pc, #52]	@ (800dd98 <std+0x58>)
 800dd64:	6263      	str	r3, [r4, #36]	@ 0x24
 800dd66:	4b0d      	ldr	r3, [pc, #52]	@ (800dd9c <std+0x5c>)
 800dd68:	62a3      	str	r3, [r4, #40]	@ 0x28
 800dd6a:	4b0d      	ldr	r3, [pc, #52]	@ (800dda0 <std+0x60>)
 800dd6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800dd6e:	4b0d      	ldr	r3, [pc, #52]	@ (800dda4 <std+0x64>)
 800dd70:	6323      	str	r3, [r4, #48]	@ 0x30
 800dd72:	4b0d      	ldr	r3, [pc, #52]	@ (800dda8 <std+0x68>)
 800dd74:	6224      	str	r4, [r4, #32]
 800dd76:	429c      	cmp	r4, r3
 800dd78:	d006      	beq.n	800dd88 <std+0x48>
 800dd7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800dd7e:	4294      	cmp	r4, r2
 800dd80:	d002      	beq.n	800dd88 <std+0x48>
 800dd82:	33d0      	adds	r3, #208	@ 0xd0
 800dd84:	429c      	cmp	r4, r3
 800dd86:	d105      	bne.n	800dd94 <std+0x54>
 800dd88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800dd8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dd90:	f000 b966 	b.w	800e060 <__retarget_lock_init_recursive>
 800dd94:	bd10      	pop	{r4, pc}
 800dd96:	bf00      	nop
 800dd98:	0800dee9 	.word	0x0800dee9
 800dd9c:	0800df0b 	.word	0x0800df0b
 800dda0:	0800df43 	.word	0x0800df43
 800dda4:	0800df67 	.word	0x0800df67
 800dda8:	20000618 	.word	0x20000618

0800ddac <stdio_exit_handler>:
 800ddac:	4a02      	ldr	r2, [pc, #8]	@ (800ddb8 <stdio_exit_handler+0xc>)
 800ddae:	4903      	ldr	r1, [pc, #12]	@ (800ddbc <stdio_exit_handler+0x10>)
 800ddb0:	4803      	ldr	r0, [pc, #12]	@ (800ddc0 <stdio_exit_handler+0x14>)
 800ddb2:	f000 b87b 	b.w	800deac <_fwalk_sglue>
 800ddb6:	bf00      	nop
 800ddb8:	20000020 	.word	0x20000020
 800ddbc:	0800e929 	.word	0x0800e929
 800ddc0:	20000030 	.word	0x20000030

0800ddc4 <cleanup_stdio>:
 800ddc4:	6841      	ldr	r1, [r0, #4]
 800ddc6:	4b0c      	ldr	r3, [pc, #48]	@ (800ddf8 <cleanup_stdio+0x34>)
 800ddc8:	4299      	cmp	r1, r3
 800ddca:	b510      	push	{r4, lr}
 800ddcc:	4604      	mov	r4, r0
 800ddce:	d001      	beq.n	800ddd4 <cleanup_stdio+0x10>
 800ddd0:	f000 fdaa 	bl	800e928 <_fflush_r>
 800ddd4:	68a1      	ldr	r1, [r4, #8]
 800ddd6:	4b09      	ldr	r3, [pc, #36]	@ (800ddfc <cleanup_stdio+0x38>)
 800ddd8:	4299      	cmp	r1, r3
 800ddda:	d002      	beq.n	800dde2 <cleanup_stdio+0x1e>
 800dddc:	4620      	mov	r0, r4
 800ddde:	f000 fda3 	bl	800e928 <_fflush_r>
 800dde2:	68e1      	ldr	r1, [r4, #12]
 800dde4:	4b06      	ldr	r3, [pc, #24]	@ (800de00 <cleanup_stdio+0x3c>)
 800dde6:	4299      	cmp	r1, r3
 800dde8:	d004      	beq.n	800ddf4 <cleanup_stdio+0x30>
 800ddea:	4620      	mov	r0, r4
 800ddec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddf0:	f000 bd9a 	b.w	800e928 <_fflush_r>
 800ddf4:	bd10      	pop	{r4, pc}
 800ddf6:	bf00      	nop
 800ddf8:	20000618 	.word	0x20000618
 800ddfc:	20000680 	.word	0x20000680
 800de00:	200006e8 	.word	0x200006e8

0800de04 <global_stdio_init.part.0>:
 800de04:	b510      	push	{r4, lr}
 800de06:	4b0b      	ldr	r3, [pc, #44]	@ (800de34 <global_stdio_init.part.0+0x30>)
 800de08:	4c0b      	ldr	r4, [pc, #44]	@ (800de38 <global_stdio_init.part.0+0x34>)
 800de0a:	4a0c      	ldr	r2, [pc, #48]	@ (800de3c <global_stdio_init.part.0+0x38>)
 800de0c:	601a      	str	r2, [r3, #0]
 800de0e:	4620      	mov	r0, r4
 800de10:	2200      	movs	r2, #0
 800de12:	2104      	movs	r1, #4
 800de14:	f7ff ff94 	bl	800dd40 <std>
 800de18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800de1c:	2201      	movs	r2, #1
 800de1e:	2109      	movs	r1, #9
 800de20:	f7ff ff8e 	bl	800dd40 <std>
 800de24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800de28:	2202      	movs	r2, #2
 800de2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de2e:	2112      	movs	r1, #18
 800de30:	f7ff bf86 	b.w	800dd40 <std>
 800de34:	20000750 	.word	0x20000750
 800de38:	20000618 	.word	0x20000618
 800de3c:	0800ddad 	.word	0x0800ddad

0800de40 <__sfp_lock_acquire>:
 800de40:	4801      	ldr	r0, [pc, #4]	@ (800de48 <__sfp_lock_acquire+0x8>)
 800de42:	f000 b90e 	b.w	800e062 <__retarget_lock_acquire_recursive>
 800de46:	bf00      	nop
 800de48:	20000759 	.word	0x20000759

0800de4c <__sfp_lock_release>:
 800de4c:	4801      	ldr	r0, [pc, #4]	@ (800de54 <__sfp_lock_release+0x8>)
 800de4e:	f000 b909 	b.w	800e064 <__retarget_lock_release_recursive>
 800de52:	bf00      	nop
 800de54:	20000759 	.word	0x20000759

0800de58 <__sinit>:
 800de58:	b510      	push	{r4, lr}
 800de5a:	4604      	mov	r4, r0
 800de5c:	f7ff fff0 	bl	800de40 <__sfp_lock_acquire>
 800de60:	6a23      	ldr	r3, [r4, #32]
 800de62:	b11b      	cbz	r3, 800de6c <__sinit+0x14>
 800de64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800de68:	f7ff bff0 	b.w	800de4c <__sfp_lock_release>
 800de6c:	4b04      	ldr	r3, [pc, #16]	@ (800de80 <__sinit+0x28>)
 800de6e:	6223      	str	r3, [r4, #32]
 800de70:	4b04      	ldr	r3, [pc, #16]	@ (800de84 <__sinit+0x2c>)
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d1f5      	bne.n	800de64 <__sinit+0xc>
 800de78:	f7ff ffc4 	bl	800de04 <global_stdio_init.part.0>
 800de7c:	e7f2      	b.n	800de64 <__sinit+0xc>
 800de7e:	bf00      	nop
 800de80:	0800ddc5 	.word	0x0800ddc5
 800de84:	20000750 	.word	0x20000750

0800de88 <fiprintf>:
 800de88:	b40e      	push	{r1, r2, r3}
 800de8a:	b503      	push	{r0, r1, lr}
 800de8c:	4601      	mov	r1, r0
 800de8e:	ab03      	add	r3, sp, #12
 800de90:	4805      	ldr	r0, [pc, #20]	@ (800dea8 <fiprintf+0x20>)
 800de92:	f853 2b04 	ldr.w	r2, [r3], #4
 800de96:	6800      	ldr	r0, [r0, #0]
 800de98:	9301      	str	r3, [sp, #4]
 800de9a:	f000 fa1b 	bl	800e2d4 <_vfiprintf_r>
 800de9e:	b002      	add	sp, #8
 800dea0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dea4:	b003      	add	sp, #12
 800dea6:	4770      	bx	lr
 800dea8:	2000002c 	.word	0x2000002c

0800deac <_fwalk_sglue>:
 800deac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800deb0:	4607      	mov	r7, r0
 800deb2:	4688      	mov	r8, r1
 800deb4:	4614      	mov	r4, r2
 800deb6:	2600      	movs	r6, #0
 800deb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800debc:	f1b9 0901 	subs.w	r9, r9, #1
 800dec0:	d505      	bpl.n	800dece <_fwalk_sglue+0x22>
 800dec2:	6824      	ldr	r4, [r4, #0]
 800dec4:	2c00      	cmp	r4, #0
 800dec6:	d1f7      	bne.n	800deb8 <_fwalk_sglue+0xc>
 800dec8:	4630      	mov	r0, r6
 800deca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dece:	89ab      	ldrh	r3, [r5, #12]
 800ded0:	2b01      	cmp	r3, #1
 800ded2:	d907      	bls.n	800dee4 <_fwalk_sglue+0x38>
 800ded4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ded8:	3301      	adds	r3, #1
 800deda:	d003      	beq.n	800dee4 <_fwalk_sglue+0x38>
 800dedc:	4629      	mov	r1, r5
 800dede:	4638      	mov	r0, r7
 800dee0:	47c0      	blx	r8
 800dee2:	4306      	orrs	r6, r0
 800dee4:	3568      	adds	r5, #104	@ 0x68
 800dee6:	e7e9      	b.n	800debc <_fwalk_sglue+0x10>

0800dee8 <__sread>:
 800dee8:	b510      	push	{r4, lr}
 800deea:	460c      	mov	r4, r1
 800deec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800def0:	f000 f868 	bl	800dfc4 <_read_r>
 800def4:	2800      	cmp	r0, #0
 800def6:	bfab      	itete	ge
 800def8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800defa:	89a3      	ldrhlt	r3, [r4, #12]
 800defc:	181b      	addge	r3, r3, r0
 800defe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800df02:	bfac      	ite	ge
 800df04:	6563      	strge	r3, [r4, #84]	@ 0x54
 800df06:	81a3      	strhlt	r3, [r4, #12]
 800df08:	bd10      	pop	{r4, pc}

0800df0a <__swrite>:
 800df0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df0e:	461f      	mov	r7, r3
 800df10:	898b      	ldrh	r3, [r1, #12]
 800df12:	05db      	lsls	r3, r3, #23
 800df14:	4605      	mov	r5, r0
 800df16:	460c      	mov	r4, r1
 800df18:	4616      	mov	r6, r2
 800df1a:	d505      	bpl.n	800df28 <__swrite+0x1e>
 800df1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df20:	2302      	movs	r3, #2
 800df22:	2200      	movs	r2, #0
 800df24:	f000 f83c 	bl	800dfa0 <_lseek_r>
 800df28:	89a3      	ldrh	r3, [r4, #12]
 800df2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800df32:	81a3      	strh	r3, [r4, #12]
 800df34:	4632      	mov	r2, r6
 800df36:	463b      	mov	r3, r7
 800df38:	4628      	mov	r0, r5
 800df3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df3e:	f000 b853 	b.w	800dfe8 <_write_r>

0800df42 <__sseek>:
 800df42:	b510      	push	{r4, lr}
 800df44:	460c      	mov	r4, r1
 800df46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df4a:	f000 f829 	bl	800dfa0 <_lseek_r>
 800df4e:	1c43      	adds	r3, r0, #1
 800df50:	89a3      	ldrh	r3, [r4, #12]
 800df52:	bf15      	itete	ne
 800df54:	6560      	strne	r0, [r4, #84]	@ 0x54
 800df56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800df5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800df5e:	81a3      	strheq	r3, [r4, #12]
 800df60:	bf18      	it	ne
 800df62:	81a3      	strhne	r3, [r4, #12]
 800df64:	bd10      	pop	{r4, pc}

0800df66 <__sclose>:
 800df66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df6a:	f000 b809 	b.w	800df80 <_close_r>

0800df6e <memset>:
 800df6e:	4402      	add	r2, r0
 800df70:	4603      	mov	r3, r0
 800df72:	4293      	cmp	r3, r2
 800df74:	d100      	bne.n	800df78 <memset+0xa>
 800df76:	4770      	bx	lr
 800df78:	f803 1b01 	strb.w	r1, [r3], #1
 800df7c:	e7f9      	b.n	800df72 <memset+0x4>
	...

0800df80 <_close_r>:
 800df80:	b538      	push	{r3, r4, r5, lr}
 800df82:	4d06      	ldr	r5, [pc, #24]	@ (800df9c <_close_r+0x1c>)
 800df84:	2300      	movs	r3, #0
 800df86:	4604      	mov	r4, r0
 800df88:	4608      	mov	r0, r1
 800df8a:	602b      	str	r3, [r5, #0]
 800df8c:	f7f8 fa82 	bl	8006494 <_close>
 800df90:	1c43      	adds	r3, r0, #1
 800df92:	d102      	bne.n	800df9a <_close_r+0x1a>
 800df94:	682b      	ldr	r3, [r5, #0]
 800df96:	b103      	cbz	r3, 800df9a <_close_r+0x1a>
 800df98:	6023      	str	r3, [r4, #0]
 800df9a:	bd38      	pop	{r3, r4, r5, pc}
 800df9c:	20000754 	.word	0x20000754

0800dfa0 <_lseek_r>:
 800dfa0:	b538      	push	{r3, r4, r5, lr}
 800dfa2:	4d07      	ldr	r5, [pc, #28]	@ (800dfc0 <_lseek_r+0x20>)
 800dfa4:	4604      	mov	r4, r0
 800dfa6:	4608      	mov	r0, r1
 800dfa8:	4611      	mov	r1, r2
 800dfaa:	2200      	movs	r2, #0
 800dfac:	602a      	str	r2, [r5, #0]
 800dfae:	461a      	mov	r2, r3
 800dfb0:	f7f8 fa97 	bl	80064e2 <_lseek>
 800dfb4:	1c43      	adds	r3, r0, #1
 800dfb6:	d102      	bne.n	800dfbe <_lseek_r+0x1e>
 800dfb8:	682b      	ldr	r3, [r5, #0]
 800dfba:	b103      	cbz	r3, 800dfbe <_lseek_r+0x1e>
 800dfbc:	6023      	str	r3, [r4, #0]
 800dfbe:	bd38      	pop	{r3, r4, r5, pc}
 800dfc0:	20000754 	.word	0x20000754

0800dfc4 <_read_r>:
 800dfc4:	b538      	push	{r3, r4, r5, lr}
 800dfc6:	4d07      	ldr	r5, [pc, #28]	@ (800dfe4 <_read_r+0x20>)
 800dfc8:	4604      	mov	r4, r0
 800dfca:	4608      	mov	r0, r1
 800dfcc:	4611      	mov	r1, r2
 800dfce:	2200      	movs	r2, #0
 800dfd0:	602a      	str	r2, [r5, #0]
 800dfd2:	461a      	mov	r2, r3
 800dfd4:	f7f8 fa25 	bl	8006422 <_read>
 800dfd8:	1c43      	adds	r3, r0, #1
 800dfda:	d102      	bne.n	800dfe2 <_read_r+0x1e>
 800dfdc:	682b      	ldr	r3, [r5, #0]
 800dfde:	b103      	cbz	r3, 800dfe2 <_read_r+0x1e>
 800dfe0:	6023      	str	r3, [r4, #0]
 800dfe2:	bd38      	pop	{r3, r4, r5, pc}
 800dfe4:	20000754 	.word	0x20000754

0800dfe8 <_write_r>:
 800dfe8:	b538      	push	{r3, r4, r5, lr}
 800dfea:	4d07      	ldr	r5, [pc, #28]	@ (800e008 <_write_r+0x20>)
 800dfec:	4604      	mov	r4, r0
 800dfee:	4608      	mov	r0, r1
 800dff0:	4611      	mov	r1, r2
 800dff2:	2200      	movs	r2, #0
 800dff4:	602a      	str	r2, [r5, #0]
 800dff6:	461a      	mov	r2, r3
 800dff8:	f7f8 fa30 	bl	800645c <_write>
 800dffc:	1c43      	adds	r3, r0, #1
 800dffe:	d102      	bne.n	800e006 <_write_r+0x1e>
 800e000:	682b      	ldr	r3, [r5, #0]
 800e002:	b103      	cbz	r3, 800e006 <_write_r+0x1e>
 800e004:	6023      	str	r3, [r4, #0]
 800e006:	bd38      	pop	{r3, r4, r5, pc}
 800e008:	20000754 	.word	0x20000754

0800e00c <__errno>:
 800e00c:	4b01      	ldr	r3, [pc, #4]	@ (800e014 <__errno+0x8>)
 800e00e:	6818      	ldr	r0, [r3, #0]
 800e010:	4770      	bx	lr
 800e012:	bf00      	nop
 800e014:	2000002c 	.word	0x2000002c

0800e018 <__libc_init_array>:
 800e018:	b570      	push	{r4, r5, r6, lr}
 800e01a:	4d0d      	ldr	r5, [pc, #52]	@ (800e050 <__libc_init_array+0x38>)
 800e01c:	4c0d      	ldr	r4, [pc, #52]	@ (800e054 <__libc_init_array+0x3c>)
 800e01e:	1b64      	subs	r4, r4, r5
 800e020:	10a4      	asrs	r4, r4, #2
 800e022:	2600      	movs	r6, #0
 800e024:	42a6      	cmp	r6, r4
 800e026:	d109      	bne.n	800e03c <__libc_init_array+0x24>
 800e028:	4d0b      	ldr	r5, [pc, #44]	@ (800e058 <__libc_init_array+0x40>)
 800e02a:	4c0c      	ldr	r4, [pc, #48]	@ (800e05c <__libc_init_array+0x44>)
 800e02c:	f000 fe10 	bl	800ec50 <_init>
 800e030:	1b64      	subs	r4, r4, r5
 800e032:	10a4      	asrs	r4, r4, #2
 800e034:	2600      	movs	r6, #0
 800e036:	42a6      	cmp	r6, r4
 800e038:	d105      	bne.n	800e046 <__libc_init_array+0x2e>
 800e03a:	bd70      	pop	{r4, r5, r6, pc}
 800e03c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e040:	4798      	blx	r3
 800e042:	3601      	adds	r6, #1
 800e044:	e7ee      	b.n	800e024 <__libc_init_array+0xc>
 800e046:	f855 3b04 	ldr.w	r3, [r5], #4
 800e04a:	4798      	blx	r3
 800e04c:	3601      	adds	r6, #1
 800e04e:	e7f2      	b.n	800e036 <__libc_init_array+0x1e>
 800e050:	08010384 	.word	0x08010384
 800e054:	08010384 	.word	0x08010384
 800e058:	08010384 	.word	0x08010384
 800e05c:	08010388 	.word	0x08010388

0800e060 <__retarget_lock_init_recursive>:
 800e060:	4770      	bx	lr

0800e062 <__retarget_lock_acquire_recursive>:
 800e062:	4770      	bx	lr

0800e064 <__retarget_lock_release_recursive>:
 800e064:	4770      	bx	lr

0800e066 <memcpy>:
 800e066:	440a      	add	r2, r1
 800e068:	4291      	cmp	r1, r2
 800e06a:	f100 33ff 	add.w	r3, r0, #4294967295
 800e06e:	d100      	bne.n	800e072 <memcpy+0xc>
 800e070:	4770      	bx	lr
 800e072:	b510      	push	{r4, lr}
 800e074:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e078:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e07c:	4291      	cmp	r1, r2
 800e07e:	d1f9      	bne.n	800e074 <memcpy+0xe>
 800e080:	bd10      	pop	{r4, pc}

0800e082 <abort>:
 800e082:	b508      	push	{r3, lr}
 800e084:	2006      	movs	r0, #6
 800e086:	f000 fd33 	bl	800eaf0 <raise>
 800e08a:	2001      	movs	r0, #1
 800e08c:	f7f8 f9be 	bl	800640c <_exit>

0800e090 <_free_r>:
 800e090:	b538      	push	{r3, r4, r5, lr}
 800e092:	4605      	mov	r5, r0
 800e094:	2900      	cmp	r1, #0
 800e096:	d041      	beq.n	800e11c <_free_r+0x8c>
 800e098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e09c:	1f0c      	subs	r4, r1, #4
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	bfb8      	it	lt
 800e0a2:	18e4      	addlt	r4, r4, r3
 800e0a4:	f000 f8e0 	bl	800e268 <__malloc_lock>
 800e0a8:	4a1d      	ldr	r2, [pc, #116]	@ (800e120 <_free_r+0x90>)
 800e0aa:	6813      	ldr	r3, [r2, #0]
 800e0ac:	b933      	cbnz	r3, 800e0bc <_free_r+0x2c>
 800e0ae:	6063      	str	r3, [r4, #4]
 800e0b0:	6014      	str	r4, [r2, #0]
 800e0b2:	4628      	mov	r0, r5
 800e0b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0b8:	f000 b8dc 	b.w	800e274 <__malloc_unlock>
 800e0bc:	42a3      	cmp	r3, r4
 800e0be:	d908      	bls.n	800e0d2 <_free_r+0x42>
 800e0c0:	6820      	ldr	r0, [r4, #0]
 800e0c2:	1821      	adds	r1, r4, r0
 800e0c4:	428b      	cmp	r3, r1
 800e0c6:	bf01      	itttt	eq
 800e0c8:	6819      	ldreq	r1, [r3, #0]
 800e0ca:	685b      	ldreq	r3, [r3, #4]
 800e0cc:	1809      	addeq	r1, r1, r0
 800e0ce:	6021      	streq	r1, [r4, #0]
 800e0d0:	e7ed      	b.n	800e0ae <_free_r+0x1e>
 800e0d2:	461a      	mov	r2, r3
 800e0d4:	685b      	ldr	r3, [r3, #4]
 800e0d6:	b10b      	cbz	r3, 800e0dc <_free_r+0x4c>
 800e0d8:	42a3      	cmp	r3, r4
 800e0da:	d9fa      	bls.n	800e0d2 <_free_r+0x42>
 800e0dc:	6811      	ldr	r1, [r2, #0]
 800e0de:	1850      	adds	r0, r2, r1
 800e0e0:	42a0      	cmp	r0, r4
 800e0e2:	d10b      	bne.n	800e0fc <_free_r+0x6c>
 800e0e4:	6820      	ldr	r0, [r4, #0]
 800e0e6:	4401      	add	r1, r0
 800e0e8:	1850      	adds	r0, r2, r1
 800e0ea:	4283      	cmp	r3, r0
 800e0ec:	6011      	str	r1, [r2, #0]
 800e0ee:	d1e0      	bne.n	800e0b2 <_free_r+0x22>
 800e0f0:	6818      	ldr	r0, [r3, #0]
 800e0f2:	685b      	ldr	r3, [r3, #4]
 800e0f4:	6053      	str	r3, [r2, #4]
 800e0f6:	4408      	add	r0, r1
 800e0f8:	6010      	str	r0, [r2, #0]
 800e0fa:	e7da      	b.n	800e0b2 <_free_r+0x22>
 800e0fc:	d902      	bls.n	800e104 <_free_r+0x74>
 800e0fe:	230c      	movs	r3, #12
 800e100:	602b      	str	r3, [r5, #0]
 800e102:	e7d6      	b.n	800e0b2 <_free_r+0x22>
 800e104:	6820      	ldr	r0, [r4, #0]
 800e106:	1821      	adds	r1, r4, r0
 800e108:	428b      	cmp	r3, r1
 800e10a:	bf04      	itt	eq
 800e10c:	6819      	ldreq	r1, [r3, #0]
 800e10e:	685b      	ldreq	r3, [r3, #4]
 800e110:	6063      	str	r3, [r4, #4]
 800e112:	bf04      	itt	eq
 800e114:	1809      	addeq	r1, r1, r0
 800e116:	6021      	streq	r1, [r4, #0]
 800e118:	6054      	str	r4, [r2, #4]
 800e11a:	e7ca      	b.n	800e0b2 <_free_r+0x22>
 800e11c:	bd38      	pop	{r3, r4, r5, pc}
 800e11e:	bf00      	nop
 800e120:	20000760 	.word	0x20000760

0800e124 <sbrk_aligned>:
 800e124:	b570      	push	{r4, r5, r6, lr}
 800e126:	4e0f      	ldr	r6, [pc, #60]	@ (800e164 <sbrk_aligned+0x40>)
 800e128:	460c      	mov	r4, r1
 800e12a:	6831      	ldr	r1, [r6, #0]
 800e12c:	4605      	mov	r5, r0
 800e12e:	b911      	cbnz	r1, 800e136 <sbrk_aligned+0x12>
 800e130:	f000 fcfa 	bl	800eb28 <_sbrk_r>
 800e134:	6030      	str	r0, [r6, #0]
 800e136:	4621      	mov	r1, r4
 800e138:	4628      	mov	r0, r5
 800e13a:	f000 fcf5 	bl	800eb28 <_sbrk_r>
 800e13e:	1c43      	adds	r3, r0, #1
 800e140:	d103      	bne.n	800e14a <sbrk_aligned+0x26>
 800e142:	f04f 34ff 	mov.w	r4, #4294967295
 800e146:	4620      	mov	r0, r4
 800e148:	bd70      	pop	{r4, r5, r6, pc}
 800e14a:	1cc4      	adds	r4, r0, #3
 800e14c:	f024 0403 	bic.w	r4, r4, #3
 800e150:	42a0      	cmp	r0, r4
 800e152:	d0f8      	beq.n	800e146 <sbrk_aligned+0x22>
 800e154:	1a21      	subs	r1, r4, r0
 800e156:	4628      	mov	r0, r5
 800e158:	f000 fce6 	bl	800eb28 <_sbrk_r>
 800e15c:	3001      	adds	r0, #1
 800e15e:	d1f2      	bne.n	800e146 <sbrk_aligned+0x22>
 800e160:	e7ef      	b.n	800e142 <sbrk_aligned+0x1e>
 800e162:	bf00      	nop
 800e164:	2000075c 	.word	0x2000075c

0800e168 <_malloc_r>:
 800e168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e16c:	1ccd      	adds	r5, r1, #3
 800e16e:	f025 0503 	bic.w	r5, r5, #3
 800e172:	3508      	adds	r5, #8
 800e174:	2d0c      	cmp	r5, #12
 800e176:	bf38      	it	cc
 800e178:	250c      	movcc	r5, #12
 800e17a:	2d00      	cmp	r5, #0
 800e17c:	4606      	mov	r6, r0
 800e17e:	db01      	blt.n	800e184 <_malloc_r+0x1c>
 800e180:	42a9      	cmp	r1, r5
 800e182:	d904      	bls.n	800e18e <_malloc_r+0x26>
 800e184:	230c      	movs	r3, #12
 800e186:	6033      	str	r3, [r6, #0]
 800e188:	2000      	movs	r0, #0
 800e18a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e18e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e264 <_malloc_r+0xfc>
 800e192:	f000 f869 	bl	800e268 <__malloc_lock>
 800e196:	f8d8 3000 	ldr.w	r3, [r8]
 800e19a:	461c      	mov	r4, r3
 800e19c:	bb44      	cbnz	r4, 800e1f0 <_malloc_r+0x88>
 800e19e:	4629      	mov	r1, r5
 800e1a0:	4630      	mov	r0, r6
 800e1a2:	f7ff ffbf 	bl	800e124 <sbrk_aligned>
 800e1a6:	1c43      	adds	r3, r0, #1
 800e1a8:	4604      	mov	r4, r0
 800e1aa:	d158      	bne.n	800e25e <_malloc_r+0xf6>
 800e1ac:	f8d8 4000 	ldr.w	r4, [r8]
 800e1b0:	4627      	mov	r7, r4
 800e1b2:	2f00      	cmp	r7, #0
 800e1b4:	d143      	bne.n	800e23e <_malloc_r+0xd6>
 800e1b6:	2c00      	cmp	r4, #0
 800e1b8:	d04b      	beq.n	800e252 <_malloc_r+0xea>
 800e1ba:	6823      	ldr	r3, [r4, #0]
 800e1bc:	4639      	mov	r1, r7
 800e1be:	4630      	mov	r0, r6
 800e1c0:	eb04 0903 	add.w	r9, r4, r3
 800e1c4:	f000 fcb0 	bl	800eb28 <_sbrk_r>
 800e1c8:	4581      	cmp	r9, r0
 800e1ca:	d142      	bne.n	800e252 <_malloc_r+0xea>
 800e1cc:	6821      	ldr	r1, [r4, #0]
 800e1ce:	1a6d      	subs	r5, r5, r1
 800e1d0:	4629      	mov	r1, r5
 800e1d2:	4630      	mov	r0, r6
 800e1d4:	f7ff ffa6 	bl	800e124 <sbrk_aligned>
 800e1d8:	3001      	adds	r0, #1
 800e1da:	d03a      	beq.n	800e252 <_malloc_r+0xea>
 800e1dc:	6823      	ldr	r3, [r4, #0]
 800e1de:	442b      	add	r3, r5
 800e1e0:	6023      	str	r3, [r4, #0]
 800e1e2:	f8d8 3000 	ldr.w	r3, [r8]
 800e1e6:	685a      	ldr	r2, [r3, #4]
 800e1e8:	bb62      	cbnz	r2, 800e244 <_malloc_r+0xdc>
 800e1ea:	f8c8 7000 	str.w	r7, [r8]
 800e1ee:	e00f      	b.n	800e210 <_malloc_r+0xa8>
 800e1f0:	6822      	ldr	r2, [r4, #0]
 800e1f2:	1b52      	subs	r2, r2, r5
 800e1f4:	d420      	bmi.n	800e238 <_malloc_r+0xd0>
 800e1f6:	2a0b      	cmp	r2, #11
 800e1f8:	d917      	bls.n	800e22a <_malloc_r+0xc2>
 800e1fa:	1961      	adds	r1, r4, r5
 800e1fc:	42a3      	cmp	r3, r4
 800e1fe:	6025      	str	r5, [r4, #0]
 800e200:	bf18      	it	ne
 800e202:	6059      	strne	r1, [r3, #4]
 800e204:	6863      	ldr	r3, [r4, #4]
 800e206:	bf08      	it	eq
 800e208:	f8c8 1000 	streq.w	r1, [r8]
 800e20c:	5162      	str	r2, [r4, r5]
 800e20e:	604b      	str	r3, [r1, #4]
 800e210:	4630      	mov	r0, r6
 800e212:	f000 f82f 	bl	800e274 <__malloc_unlock>
 800e216:	f104 000b 	add.w	r0, r4, #11
 800e21a:	1d23      	adds	r3, r4, #4
 800e21c:	f020 0007 	bic.w	r0, r0, #7
 800e220:	1ac2      	subs	r2, r0, r3
 800e222:	bf1c      	itt	ne
 800e224:	1a1b      	subne	r3, r3, r0
 800e226:	50a3      	strne	r3, [r4, r2]
 800e228:	e7af      	b.n	800e18a <_malloc_r+0x22>
 800e22a:	6862      	ldr	r2, [r4, #4]
 800e22c:	42a3      	cmp	r3, r4
 800e22e:	bf0c      	ite	eq
 800e230:	f8c8 2000 	streq.w	r2, [r8]
 800e234:	605a      	strne	r2, [r3, #4]
 800e236:	e7eb      	b.n	800e210 <_malloc_r+0xa8>
 800e238:	4623      	mov	r3, r4
 800e23a:	6864      	ldr	r4, [r4, #4]
 800e23c:	e7ae      	b.n	800e19c <_malloc_r+0x34>
 800e23e:	463c      	mov	r4, r7
 800e240:	687f      	ldr	r7, [r7, #4]
 800e242:	e7b6      	b.n	800e1b2 <_malloc_r+0x4a>
 800e244:	461a      	mov	r2, r3
 800e246:	685b      	ldr	r3, [r3, #4]
 800e248:	42a3      	cmp	r3, r4
 800e24a:	d1fb      	bne.n	800e244 <_malloc_r+0xdc>
 800e24c:	2300      	movs	r3, #0
 800e24e:	6053      	str	r3, [r2, #4]
 800e250:	e7de      	b.n	800e210 <_malloc_r+0xa8>
 800e252:	230c      	movs	r3, #12
 800e254:	6033      	str	r3, [r6, #0]
 800e256:	4630      	mov	r0, r6
 800e258:	f000 f80c 	bl	800e274 <__malloc_unlock>
 800e25c:	e794      	b.n	800e188 <_malloc_r+0x20>
 800e25e:	6005      	str	r5, [r0, #0]
 800e260:	e7d6      	b.n	800e210 <_malloc_r+0xa8>
 800e262:	bf00      	nop
 800e264:	20000760 	.word	0x20000760

0800e268 <__malloc_lock>:
 800e268:	4801      	ldr	r0, [pc, #4]	@ (800e270 <__malloc_lock+0x8>)
 800e26a:	f7ff befa 	b.w	800e062 <__retarget_lock_acquire_recursive>
 800e26e:	bf00      	nop
 800e270:	20000758 	.word	0x20000758

0800e274 <__malloc_unlock>:
 800e274:	4801      	ldr	r0, [pc, #4]	@ (800e27c <__malloc_unlock+0x8>)
 800e276:	f7ff bef5 	b.w	800e064 <__retarget_lock_release_recursive>
 800e27a:	bf00      	nop
 800e27c:	20000758 	.word	0x20000758

0800e280 <__sfputc_r>:
 800e280:	6893      	ldr	r3, [r2, #8]
 800e282:	3b01      	subs	r3, #1
 800e284:	2b00      	cmp	r3, #0
 800e286:	b410      	push	{r4}
 800e288:	6093      	str	r3, [r2, #8]
 800e28a:	da08      	bge.n	800e29e <__sfputc_r+0x1e>
 800e28c:	6994      	ldr	r4, [r2, #24]
 800e28e:	42a3      	cmp	r3, r4
 800e290:	db01      	blt.n	800e296 <__sfputc_r+0x16>
 800e292:	290a      	cmp	r1, #10
 800e294:	d103      	bne.n	800e29e <__sfputc_r+0x1e>
 800e296:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e29a:	f000 bb6d 	b.w	800e978 <__swbuf_r>
 800e29e:	6813      	ldr	r3, [r2, #0]
 800e2a0:	1c58      	adds	r0, r3, #1
 800e2a2:	6010      	str	r0, [r2, #0]
 800e2a4:	7019      	strb	r1, [r3, #0]
 800e2a6:	4608      	mov	r0, r1
 800e2a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e2ac:	4770      	bx	lr

0800e2ae <__sfputs_r>:
 800e2ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2b0:	4606      	mov	r6, r0
 800e2b2:	460f      	mov	r7, r1
 800e2b4:	4614      	mov	r4, r2
 800e2b6:	18d5      	adds	r5, r2, r3
 800e2b8:	42ac      	cmp	r4, r5
 800e2ba:	d101      	bne.n	800e2c0 <__sfputs_r+0x12>
 800e2bc:	2000      	movs	r0, #0
 800e2be:	e007      	b.n	800e2d0 <__sfputs_r+0x22>
 800e2c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2c4:	463a      	mov	r2, r7
 800e2c6:	4630      	mov	r0, r6
 800e2c8:	f7ff ffda 	bl	800e280 <__sfputc_r>
 800e2cc:	1c43      	adds	r3, r0, #1
 800e2ce:	d1f3      	bne.n	800e2b8 <__sfputs_r+0xa>
 800e2d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e2d4 <_vfiprintf_r>:
 800e2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2d8:	460d      	mov	r5, r1
 800e2da:	b09d      	sub	sp, #116	@ 0x74
 800e2dc:	4614      	mov	r4, r2
 800e2de:	4698      	mov	r8, r3
 800e2e0:	4606      	mov	r6, r0
 800e2e2:	b118      	cbz	r0, 800e2ec <_vfiprintf_r+0x18>
 800e2e4:	6a03      	ldr	r3, [r0, #32]
 800e2e6:	b90b      	cbnz	r3, 800e2ec <_vfiprintf_r+0x18>
 800e2e8:	f7ff fdb6 	bl	800de58 <__sinit>
 800e2ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e2ee:	07d9      	lsls	r1, r3, #31
 800e2f0:	d405      	bmi.n	800e2fe <_vfiprintf_r+0x2a>
 800e2f2:	89ab      	ldrh	r3, [r5, #12]
 800e2f4:	059a      	lsls	r2, r3, #22
 800e2f6:	d402      	bmi.n	800e2fe <_vfiprintf_r+0x2a>
 800e2f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e2fa:	f7ff feb2 	bl	800e062 <__retarget_lock_acquire_recursive>
 800e2fe:	89ab      	ldrh	r3, [r5, #12]
 800e300:	071b      	lsls	r3, r3, #28
 800e302:	d501      	bpl.n	800e308 <_vfiprintf_r+0x34>
 800e304:	692b      	ldr	r3, [r5, #16]
 800e306:	b99b      	cbnz	r3, 800e330 <_vfiprintf_r+0x5c>
 800e308:	4629      	mov	r1, r5
 800e30a:	4630      	mov	r0, r6
 800e30c:	f000 fb72 	bl	800e9f4 <__swsetup_r>
 800e310:	b170      	cbz	r0, 800e330 <_vfiprintf_r+0x5c>
 800e312:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e314:	07dc      	lsls	r4, r3, #31
 800e316:	d504      	bpl.n	800e322 <_vfiprintf_r+0x4e>
 800e318:	f04f 30ff 	mov.w	r0, #4294967295
 800e31c:	b01d      	add	sp, #116	@ 0x74
 800e31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e322:	89ab      	ldrh	r3, [r5, #12]
 800e324:	0598      	lsls	r0, r3, #22
 800e326:	d4f7      	bmi.n	800e318 <_vfiprintf_r+0x44>
 800e328:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e32a:	f7ff fe9b 	bl	800e064 <__retarget_lock_release_recursive>
 800e32e:	e7f3      	b.n	800e318 <_vfiprintf_r+0x44>
 800e330:	2300      	movs	r3, #0
 800e332:	9309      	str	r3, [sp, #36]	@ 0x24
 800e334:	2320      	movs	r3, #32
 800e336:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e33a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e33e:	2330      	movs	r3, #48	@ 0x30
 800e340:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e4f0 <_vfiprintf_r+0x21c>
 800e344:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e348:	f04f 0901 	mov.w	r9, #1
 800e34c:	4623      	mov	r3, r4
 800e34e:	469a      	mov	sl, r3
 800e350:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e354:	b10a      	cbz	r2, 800e35a <_vfiprintf_r+0x86>
 800e356:	2a25      	cmp	r2, #37	@ 0x25
 800e358:	d1f9      	bne.n	800e34e <_vfiprintf_r+0x7a>
 800e35a:	ebba 0b04 	subs.w	fp, sl, r4
 800e35e:	d00b      	beq.n	800e378 <_vfiprintf_r+0xa4>
 800e360:	465b      	mov	r3, fp
 800e362:	4622      	mov	r2, r4
 800e364:	4629      	mov	r1, r5
 800e366:	4630      	mov	r0, r6
 800e368:	f7ff ffa1 	bl	800e2ae <__sfputs_r>
 800e36c:	3001      	adds	r0, #1
 800e36e:	f000 80a7 	beq.w	800e4c0 <_vfiprintf_r+0x1ec>
 800e372:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e374:	445a      	add	r2, fp
 800e376:	9209      	str	r2, [sp, #36]	@ 0x24
 800e378:	f89a 3000 	ldrb.w	r3, [sl]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	f000 809f 	beq.w	800e4c0 <_vfiprintf_r+0x1ec>
 800e382:	2300      	movs	r3, #0
 800e384:	f04f 32ff 	mov.w	r2, #4294967295
 800e388:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e38c:	f10a 0a01 	add.w	sl, sl, #1
 800e390:	9304      	str	r3, [sp, #16]
 800e392:	9307      	str	r3, [sp, #28]
 800e394:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e398:	931a      	str	r3, [sp, #104]	@ 0x68
 800e39a:	4654      	mov	r4, sl
 800e39c:	2205      	movs	r2, #5
 800e39e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3a2:	4853      	ldr	r0, [pc, #332]	@ (800e4f0 <_vfiprintf_r+0x21c>)
 800e3a4:	f7f1 ff14 	bl	80001d0 <memchr>
 800e3a8:	9a04      	ldr	r2, [sp, #16]
 800e3aa:	b9d8      	cbnz	r0, 800e3e4 <_vfiprintf_r+0x110>
 800e3ac:	06d1      	lsls	r1, r2, #27
 800e3ae:	bf44      	itt	mi
 800e3b0:	2320      	movmi	r3, #32
 800e3b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e3b6:	0713      	lsls	r3, r2, #28
 800e3b8:	bf44      	itt	mi
 800e3ba:	232b      	movmi	r3, #43	@ 0x2b
 800e3bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e3c0:	f89a 3000 	ldrb.w	r3, [sl]
 800e3c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e3c6:	d015      	beq.n	800e3f4 <_vfiprintf_r+0x120>
 800e3c8:	9a07      	ldr	r2, [sp, #28]
 800e3ca:	4654      	mov	r4, sl
 800e3cc:	2000      	movs	r0, #0
 800e3ce:	f04f 0c0a 	mov.w	ip, #10
 800e3d2:	4621      	mov	r1, r4
 800e3d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e3d8:	3b30      	subs	r3, #48	@ 0x30
 800e3da:	2b09      	cmp	r3, #9
 800e3dc:	d94b      	bls.n	800e476 <_vfiprintf_r+0x1a2>
 800e3de:	b1b0      	cbz	r0, 800e40e <_vfiprintf_r+0x13a>
 800e3e0:	9207      	str	r2, [sp, #28]
 800e3e2:	e014      	b.n	800e40e <_vfiprintf_r+0x13a>
 800e3e4:	eba0 0308 	sub.w	r3, r0, r8
 800e3e8:	fa09 f303 	lsl.w	r3, r9, r3
 800e3ec:	4313      	orrs	r3, r2
 800e3ee:	9304      	str	r3, [sp, #16]
 800e3f0:	46a2      	mov	sl, r4
 800e3f2:	e7d2      	b.n	800e39a <_vfiprintf_r+0xc6>
 800e3f4:	9b03      	ldr	r3, [sp, #12]
 800e3f6:	1d19      	adds	r1, r3, #4
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	9103      	str	r1, [sp, #12]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	bfbb      	ittet	lt
 800e400:	425b      	neglt	r3, r3
 800e402:	f042 0202 	orrlt.w	r2, r2, #2
 800e406:	9307      	strge	r3, [sp, #28]
 800e408:	9307      	strlt	r3, [sp, #28]
 800e40a:	bfb8      	it	lt
 800e40c:	9204      	strlt	r2, [sp, #16]
 800e40e:	7823      	ldrb	r3, [r4, #0]
 800e410:	2b2e      	cmp	r3, #46	@ 0x2e
 800e412:	d10a      	bne.n	800e42a <_vfiprintf_r+0x156>
 800e414:	7863      	ldrb	r3, [r4, #1]
 800e416:	2b2a      	cmp	r3, #42	@ 0x2a
 800e418:	d132      	bne.n	800e480 <_vfiprintf_r+0x1ac>
 800e41a:	9b03      	ldr	r3, [sp, #12]
 800e41c:	1d1a      	adds	r2, r3, #4
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	9203      	str	r2, [sp, #12]
 800e422:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e426:	3402      	adds	r4, #2
 800e428:	9305      	str	r3, [sp, #20]
 800e42a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e500 <_vfiprintf_r+0x22c>
 800e42e:	7821      	ldrb	r1, [r4, #0]
 800e430:	2203      	movs	r2, #3
 800e432:	4650      	mov	r0, sl
 800e434:	f7f1 fecc 	bl	80001d0 <memchr>
 800e438:	b138      	cbz	r0, 800e44a <_vfiprintf_r+0x176>
 800e43a:	9b04      	ldr	r3, [sp, #16]
 800e43c:	eba0 000a 	sub.w	r0, r0, sl
 800e440:	2240      	movs	r2, #64	@ 0x40
 800e442:	4082      	lsls	r2, r0
 800e444:	4313      	orrs	r3, r2
 800e446:	3401      	adds	r4, #1
 800e448:	9304      	str	r3, [sp, #16]
 800e44a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e44e:	4829      	ldr	r0, [pc, #164]	@ (800e4f4 <_vfiprintf_r+0x220>)
 800e450:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e454:	2206      	movs	r2, #6
 800e456:	f7f1 febb 	bl	80001d0 <memchr>
 800e45a:	2800      	cmp	r0, #0
 800e45c:	d03f      	beq.n	800e4de <_vfiprintf_r+0x20a>
 800e45e:	4b26      	ldr	r3, [pc, #152]	@ (800e4f8 <_vfiprintf_r+0x224>)
 800e460:	bb1b      	cbnz	r3, 800e4aa <_vfiprintf_r+0x1d6>
 800e462:	9b03      	ldr	r3, [sp, #12]
 800e464:	3307      	adds	r3, #7
 800e466:	f023 0307 	bic.w	r3, r3, #7
 800e46a:	3308      	adds	r3, #8
 800e46c:	9303      	str	r3, [sp, #12]
 800e46e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e470:	443b      	add	r3, r7
 800e472:	9309      	str	r3, [sp, #36]	@ 0x24
 800e474:	e76a      	b.n	800e34c <_vfiprintf_r+0x78>
 800e476:	fb0c 3202 	mla	r2, ip, r2, r3
 800e47a:	460c      	mov	r4, r1
 800e47c:	2001      	movs	r0, #1
 800e47e:	e7a8      	b.n	800e3d2 <_vfiprintf_r+0xfe>
 800e480:	2300      	movs	r3, #0
 800e482:	3401      	adds	r4, #1
 800e484:	9305      	str	r3, [sp, #20]
 800e486:	4619      	mov	r1, r3
 800e488:	f04f 0c0a 	mov.w	ip, #10
 800e48c:	4620      	mov	r0, r4
 800e48e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e492:	3a30      	subs	r2, #48	@ 0x30
 800e494:	2a09      	cmp	r2, #9
 800e496:	d903      	bls.n	800e4a0 <_vfiprintf_r+0x1cc>
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d0c6      	beq.n	800e42a <_vfiprintf_r+0x156>
 800e49c:	9105      	str	r1, [sp, #20]
 800e49e:	e7c4      	b.n	800e42a <_vfiprintf_r+0x156>
 800e4a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e4a4:	4604      	mov	r4, r0
 800e4a6:	2301      	movs	r3, #1
 800e4a8:	e7f0      	b.n	800e48c <_vfiprintf_r+0x1b8>
 800e4aa:	ab03      	add	r3, sp, #12
 800e4ac:	9300      	str	r3, [sp, #0]
 800e4ae:	462a      	mov	r2, r5
 800e4b0:	4b12      	ldr	r3, [pc, #72]	@ (800e4fc <_vfiprintf_r+0x228>)
 800e4b2:	a904      	add	r1, sp, #16
 800e4b4:	4630      	mov	r0, r6
 800e4b6:	f3af 8000 	nop.w
 800e4ba:	4607      	mov	r7, r0
 800e4bc:	1c78      	adds	r0, r7, #1
 800e4be:	d1d6      	bne.n	800e46e <_vfiprintf_r+0x19a>
 800e4c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e4c2:	07d9      	lsls	r1, r3, #31
 800e4c4:	d405      	bmi.n	800e4d2 <_vfiprintf_r+0x1fe>
 800e4c6:	89ab      	ldrh	r3, [r5, #12]
 800e4c8:	059a      	lsls	r2, r3, #22
 800e4ca:	d402      	bmi.n	800e4d2 <_vfiprintf_r+0x1fe>
 800e4cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e4ce:	f7ff fdc9 	bl	800e064 <__retarget_lock_release_recursive>
 800e4d2:	89ab      	ldrh	r3, [r5, #12]
 800e4d4:	065b      	lsls	r3, r3, #25
 800e4d6:	f53f af1f 	bmi.w	800e318 <_vfiprintf_r+0x44>
 800e4da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e4dc:	e71e      	b.n	800e31c <_vfiprintf_r+0x48>
 800e4de:	ab03      	add	r3, sp, #12
 800e4e0:	9300      	str	r3, [sp, #0]
 800e4e2:	462a      	mov	r2, r5
 800e4e4:	4b05      	ldr	r3, [pc, #20]	@ (800e4fc <_vfiprintf_r+0x228>)
 800e4e6:	a904      	add	r1, sp, #16
 800e4e8:	4630      	mov	r0, r6
 800e4ea:	f000 f879 	bl	800e5e0 <_printf_i>
 800e4ee:	e7e4      	b.n	800e4ba <_vfiprintf_r+0x1e6>
 800e4f0:	08010348 	.word	0x08010348
 800e4f4:	08010352 	.word	0x08010352
 800e4f8:	00000000 	.word	0x00000000
 800e4fc:	0800e2af 	.word	0x0800e2af
 800e500:	0801034e 	.word	0x0801034e

0800e504 <_printf_common>:
 800e504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e508:	4616      	mov	r6, r2
 800e50a:	4698      	mov	r8, r3
 800e50c:	688a      	ldr	r2, [r1, #8]
 800e50e:	690b      	ldr	r3, [r1, #16]
 800e510:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e514:	4293      	cmp	r3, r2
 800e516:	bfb8      	it	lt
 800e518:	4613      	movlt	r3, r2
 800e51a:	6033      	str	r3, [r6, #0]
 800e51c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e520:	4607      	mov	r7, r0
 800e522:	460c      	mov	r4, r1
 800e524:	b10a      	cbz	r2, 800e52a <_printf_common+0x26>
 800e526:	3301      	adds	r3, #1
 800e528:	6033      	str	r3, [r6, #0]
 800e52a:	6823      	ldr	r3, [r4, #0]
 800e52c:	0699      	lsls	r1, r3, #26
 800e52e:	bf42      	ittt	mi
 800e530:	6833      	ldrmi	r3, [r6, #0]
 800e532:	3302      	addmi	r3, #2
 800e534:	6033      	strmi	r3, [r6, #0]
 800e536:	6825      	ldr	r5, [r4, #0]
 800e538:	f015 0506 	ands.w	r5, r5, #6
 800e53c:	d106      	bne.n	800e54c <_printf_common+0x48>
 800e53e:	f104 0a19 	add.w	sl, r4, #25
 800e542:	68e3      	ldr	r3, [r4, #12]
 800e544:	6832      	ldr	r2, [r6, #0]
 800e546:	1a9b      	subs	r3, r3, r2
 800e548:	42ab      	cmp	r3, r5
 800e54a:	dc26      	bgt.n	800e59a <_printf_common+0x96>
 800e54c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e550:	6822      	ldr	r2, [r4, #0]
 800e552:	3b00      	subs	r3, #0
 800e554:	bf18      	it	ne
 800e556:	2301      	movne	r3, #1
 800e558:	0692      	lsls	r2, r2, #26
 800e55a:	d42b      	bmi.n	800e5b4 <_printf_common+0xb0>
 800e55c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e560:	4641      	mov	r1, r8
 800e562:	4638      	mov	r0, r7
 800e564:	47c8      	blx	r9
 800e566:	3001      	adds	r0, #1
 800e568:	d01e      	beq.n	800e5a8 <_printf_common+0xa4>
 800e56a:	6823      	ldr	r3, [r4, #0]
 800e56c:	6922      	ldr	r2, [r4, #16]
 800e56e:	f003 0306 	and.w	r3, r3, #6
 800e572:	2b04      	cmp	r3, #4
 800e574:	bf02      	ittt	eq
 800e576:	68e5      	ldreq	r5, [r4, #12]
 800e578:	6833      	ldreq	r3, [r6, #0]
 800e57a:	1aed      	subeq	r5, r5, r3
 800e57c:	68a3      	ldr	r3, [r4, #8]
 800e57e:	bf0c      	ite	eq
 800e580:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e584:	2500      	movne	r5, #0
 800e586:	4293      	cmp	r3, r2
 800e588:	bfc4      	itt	gt
 800e58a:	1a9b      	subgt	r3, r3, r2
 800e58c:	18ed      	addgt	r5, r5, r3
 800e58e:	2600      	movs	r6, #0
 800e590:	341a      	adds	r4, #26
 800e592:	42b5      	cmp	r5, r6
 800e594:	d11a      	bne.n	800e5cc <_printf_common+0xc8>
 800e596:	2000      	movs	r0, #0
 800e598:	e008      	b.n	800e5ac <_printf_common+0xa8>
 800e59a:	2301      	movs	r3, #1
 800e59c:	4652      	mov	r2, sl
 800e59e:	4641      	mov	r1, r8
 800e5a0:	4638      	mov	r0, r7
 800e5a2:	47c8      	blx	r9
 800e5a4:	3001      	adds	r0, #1
 800e5a6:	d103      	bne.n	800e5b0 <_printf_common+0xac>
 800e5a8:	f04f 30ff 	mov.w	r0, #4294967295
 800e5ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5b0:	3501      	adds	r5, #1
 800e5b2:	e7c6      	b.n	800e542 <_printf_common+0x3e>
 800e5b4:	18e1      	adds	r1, r4, r3
 800e5b6:	1c5a      	adds	r2, r3, #1
 800e5b8:	2030      	movs	r0, #48	@ 0x30
 800e5ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e5be:	4422      	add	r2, r4
 800e5c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e5c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e5c8:	3302      	adds	r3, #2
 800e5ca:	e7c7      	b.n	800e55c <_printf_common+0x58>
 800e5cc:	2301      	movs	r3, #1
 800e5ce:	4622      	mov	r2, r4
 800e5d0:	4641      	mov	r1, r8
 800e5d2:	4638      	mov	r0, r7
 800e5d4:	47c8      	blx	r9
 800e5d6:	3001      	adds	r0, #1
 800e5d8:	d0e6      	beq.n	800e5a8 <_printf_common+0xa4>
 800e5da:	3601      	adds	r6, #1
 800e5dc:	e7d9      	b.n	800e592 <_printf_common+0x8e>
	...

0800e5e0 <_printf_i>:
 800e5e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e5e4:	7e0f      	ldrb	r7, [r1, #24]
 800e5e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e5e8:	2f78      	cmp	r7, #120	@ 0x78
 800e5ea:	4691      	mov	r9, r2
 800e5ec:	4680      	mov	r8, r0
 800e5ee:	460c      	mov	r4, r1
 800e5f0:	469a      	mov	sl, r3
 800e5f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e5f6:	d807      	bhi.n	800e608 <_printf_i+0x28>
 800e5f8:	2f62      	cmp	r7, #98	@ 0x62
 800e5fa:	d80a      	bhi.n	800e612 <_printf_i+0x32>
 800e5fc:	2f00      	cmp	r7, #0
 800e5fe:	f000 80d2 	beq.w	800e7a6 <_printf_i+0x1c6>
 800e602:	2f58      	cmp	r7, #88	@ 0x58
 800e604:	f000 80b9 	beq.w	800e77a <_printf_i+0x19a>
 800e608:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e60c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e610:	e03a      	b.n	800e688 <_printf_i+0xa8>
 800e612:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e616:	2b15      	cmp	r3, #21
 800e618:	d8f6      	bhi.n	800e608 <_printf_i+0x28>
 800e61a:	a101      	add	r1, pc, #4	@ (adr r1, 800e620 <_printf_i+0x40>)
 800e61c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e620:	0800e679 	.word	0x0800e679
 800e624:	0800e68d 	.word	0x0800e68d
 800e628:	0800e609 	.word	0x0800e609
 800e62c:	0800e609 	.word	0x0800e609
 800e630:	0800e609 	.word	0x0800e609
 800e634:	0800e609 	.word	0x0800e609
 800e638:	0800e68d 	.word	0x0800e68d
 800e63c:	0800e609 	.word	0x0800e609
 800e640:	0800e609 	.word	0x0800e609
 800e644:	0800e609 	.word	0x0800e609
 800e648:	0800e609 	.word	0x0800e609
 800e64c:	0800e78d 	.word	0x0800e78d
 800e650:	0800e6b7 	.word	0x0800e6b7
 800e654:	0800e747 	.word	0x0800e747
 800e658:	0800e609 	.word	0x0800e609
 800e65c:	0800e609 	.word	0x0800e609
 800e660:	0800e7af 	.word	0x0800e7af
 800e664:	0800e609 	.word	0x0800e609
 800e668:	0800e6b7 	.word	0x0800e6b7
 800e66c:	0800e609 	.word	0x0800e609
 800e670:	0800e609 	.word	0x0800e609
 800e674:	0800e74f 	.word	0x0800e74f
 800e678:	6833      	ldr	r3, [r6, #0]
 800e67a:	1d1a      	adds	r2, r3, #4
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	6032      	str	r2, [r6, #0]
 800e680:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e684:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e688:	2301      	movs	r3, #1
 800e68a:	e09d      	b.n	800e7c8 <_printf_i+0x1e8>
 800e68c:	6833      	ldr	r3, [r6, #0]
 800e68e:	6820      	ldr	r0, [r4, #0]
 800e690:	1d19      	adds	r1, r3, #4
 800e692:	6031      	str	r1, [r6, #0]
 800e694:	0606      	lsls	r6, r0, #24
 800e696:	d501      	bpl.n	800e69c <_printf_i+0xbc>
 800e698:	681d      	ldr	r5, [r3, #0]
 800e69a:	e003      	b.n	800e6a4 <_printf_i+0xc4>
 800e69c:	0645      	lsls	r5, r0, #25
 800e69e:	d5fb      	bpl.n	800e698 <_printf_i+0xb8>
 800e6a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e6a4:	2d00      	cmp	r5, #0
 800e6a6:	da03      	bge.n	800e6b0 <_printf_i+0xd0>
 800e6a8:	232d      	movs	r3, #45	@ 0x2d
 800e6aa:	426d      	negs	r5, r5
 800e6ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e6b0:	4859      	ldr	r0, [pc, #356]	@ (800e818 <_printf_i+0x238>)
 800e6b2:	230a      	movs	r3, #10
 800e6b4:	e011      	b.n	800e6da <_printf_i+0xfa>
 800e6b6:	6821      	ldr	r1, [r4, #0]
 800e6b8:	6833      	ldr	r3, [r6, #0]
 800e6ba:	0608      	lsls	r0, r1, #24
 800e6bc:	f853 5b04 	ldr.w	r5, [r3], #4
 800e6c0:	d402      	bmi.n	800e6c8 <_printf_i+0xe8>
 800e6c2:	0649      	lsls	r1, r1, #25
 800e6c4:	bf48      	it	mi
 800e6c6:	b2ad      	uxthmi	r5, r5
 800e6c8:	2f6f      	cmp	r7, #111	@ 0x6f
 800e6ca:	4853      	ldr	r0, [pc, #332]	@ (800e818 <_printf_i+0x238>)
 800e6cc:	6033      	str	r3, [r6, #0]
 800e6ce:	bf14      	ite	ne
 800e6d0:	230a      	movne	r3, #10
 800e6d2:	2308      	moveq	r3, #8
 800e6d4:	2100      	movs	r1, #0
 800e6d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e6da:	6866      	ldr	r6, [r4, #4]
 800e6dc:	60a6      	str	r6, [r4, #8]
 800e6de:	2e00      	cmp	r6, #0
 800e6e0:	bfa2      	ittt	ge
 800e6e2:	6821      	ldrge	r1, [r4, #0]
 800e6e4:	f021 0104 	bicge.w	r1, r1, #4
 800e6e8:	6021      	strge	r1, [r4, #0]
 800e6ea:	b90d      	cbnz	r5, 800e6f0 <_printf_i+0x110>
 800e6ec:	2e00      	cmp	r6, #0
 800e6ee:	d04b      	beq.n	800e788 <_printf_i+0x1a8>
 800e6f0:	4616      	mov	r6, r2
 800e6f2:	fbb5 f1f3 	udiv	r1, r5, r3
 800e6f6:	fb03 5711 	mls	r7, r3, r1, r5
 800e6fa:	5dc7      	ldrb	r7, [r0, r7]
 800e6fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e700:	462f      	mov	r7, r5
 800e702:	42bb      	cmp	r3, r7
 800e704:	460d      	mov	r5, r1
 800e706:	d9f4      	bls.n	800e6f2 <_printf_i+0x112>
 800e708:	2b08      	cmp	r3, #8
 800e70a:	d10b      	bne.n	800e724 <_printf_i+0x144>
 800e70c:	6823      	ldr	r3, [r4, #0]
 800e70e:	07df      	lsls	r7, r3, #31
 800e710:	d508      	bpl.n	800e724 <_printf_i+0x144>
 800e712:	6923      	ldr	r3, [r4, #16]
 800e714:	6861      	ldr	r1, [r4, #4]
 800e716:	4299      	cmp	r1, r3
 800e718:	bfde      	ittt	le
 800e71a:	2330      	movle	r3, #48	@ 0x30
 800e71c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e720:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e724:	1b92      	subs	r2, r2, r6
 800e726:	6122      	str	r2, [r4, #16]
 800e728:	f8cd a000 	str.w	sl, [sp]
 800e72c:	464b      	mov	r3, r9
 800e72e:	aa03      	add	r2, sp, #12
 800e730:	4621      	mov	r1, r4
 800e732:	4640      	mov	r0, r8
 800e734:	f7ff fee6 	bl	800e504 <_printf_common>
 800e738:	3001      	adds	r0, #1
 800e73a:	d14a      	bne.n	800e7d2 <_printf_i+0x1f2>
 800e73c:	f04f 30ff 	mov.w	r0, #4294967295
 800e740:	b004      	add	sp, #16
 800e742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e746:	6823      	ldr	r3, [r4, #0]
 800e748:	f043 0320 	orr.w	r3, r3, #32
 800e74c:	6023      	str	r3, [r4, #0]
 800e74e:	4833      	ldr	r0, [pc, #204]	@ (800e81c <_printf_i+0x23c>)
 800e750:	2778      	movs	r7, #120	@ 0x78
 800e752:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e756:	6823      	ldr	r3, [r4, #0]
 800e758:	6831      	ldr	r1, [r6, #0]
 800e75a:	061f      	lsls	r7, r3, #24
 800e75c:	f851 5b04 	ldr.w	r5, [r1], #4
 800e760:	d402      	bmi.n	800e768 <_printf_i+0x188>
 800e762:	065f      	lsls	r7, r3, #25
 800e764:	bf48      	it	mi
 800e766:	b2ad      	uxthmi	r5, r5
 800e768:	6031      	str	r1, [r6, #0]
 800e76a:	07d9      	lsls	r1, r3, #31
 800e76c:	bf44      	itt	mi
 800e76e:	f043 0320 	orrmi.w	r3, r3, #32
 800e772:	6023      	strmi	r3, [r4, #0]
 800e774:	b11d      	cbz	r5, 800e77e <_printf_i+0x19e>
 800e776:	2310      	movs	r3, #16
 800e778:	e7ac      	b.n	800e6d4 <_printf_i+0xf4>
 800e77a:	4827      	ldr	r0, [pc, #156]	@ (800e818 <_printf_i+0x238>)
 800e77c:	e7e9      	b.n	800e752 <_printf_i+0x172>
 800e77e:	6823      	ldr	r3, [r4, #0]
 800e780:	f023 0320 	bic.w	r3, r3, #32
 800e784:	6023      	str	r3, [r4, #0]
 800e786:	e7f6      	b.n	800e776 <_printf_i+0x196>
 800e788:	4616      	mov	r6, r2
 800e78a:	e7bd      	b.n	800e708 <_printf_i+0x128>
 800e78c:	6833      	ldr	r3, [r6, #0]
 800e78e:	6825      	ldr	r5, [r4, #0]
 800e790:	6961      	ldr	r1, [r4, #20]
 800e792:	1d18      	adds	r0, r3, #4
 800e794:	6030      	str	r0, [r6, #0]
 800e796:	062e      	lsls	r6, r5, #24
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	d501      	bpl.n	800e7a0 <_printf_i+0x1c0>
 800e79c:	6019      	str	r1, [r3, #0]
 800e79e:	e002      	b.n	800e7a6 <_printf_i+0x1c6>
 800e7a0:	0668      	lsls	r0, r5, #25
 800e7a2:	d5fb      	bpl.n	800e79c <_printf_i+0x1bc>
 800e7a4:	8019      	strh	r1, [r3, #0]
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	6123      	str	r3, [r4, #16]
 800e7aa:	4616      	mov	r6, r2
 800e7ac:	e7bc      	b.n	800e728 <_printf_i+0x148>
 800e7ae:	6833      	ldr	r3, [r6, #0]
 800e7b0:	1d1a      	adds	r2, r3, #4
 800e7b2:	6032      	str	r2, [r6, #0]
 800e7b4:	681e      	ldr	r6, [r3, #0]
 800e7b6:	6862      	ldr	r2, [r4, #4]
 800e7b8:	2100      	movs	r1, #0
 800e7ba:	4630      	mov	r0, r6
 800e7bc:	f7f1 fd08 	bl	80001d0 <memchr>
 800e7c0:	b108      	cbz	r0, 800e7c6 <_printf_i+0x1e6>
 800e7c2:	1b80      	subs	r0, r0, r6
 800e7c4:	6060      	str	r0, [r4, #4]
 800e7c6:	6863      	ldr	r3, [r4, #4]
 800e7c8:	6123      	str	r3, [r4, #16]
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e7d0:	e7aa      	b.n	800e728 <_printf_i+0x148>
 800e7d2:	6923      	ldr	r3, [r4, #16]
 800e7d4:	4632      	mov	r2, r6
 800e7d6:	4649      	mov	r1, r9
 800e7d8:	4640      	mov	r0, r8
 800e7da:	47d0      	blx	sl
 800e7dc:	3001      	adds	r0, #1
 800e7de:	d0ad      	beq.n	800e73c <_printf_i+0x15c>
 800e7e0:	6823      	ldr	r3, [r4, #0]
 800e7e2:	079b      	lsls	r3, r3, #30
 800e7e4:	d413      	bmi.n	800e80e <_printf_i+0x22e>
 800e7e6:	68e0      	ldr	r0, [r4, #12]
 800e7e8:	9b03      	ldr	r3, [sp, #12]
 800e7ea:	4298      	cmp	r0, r3
 800e7ec:	bfb8      	it	lt
 800e7ee:	4618      	movlt	r0, r3
 800e7f0:	e7a6      	b.n	800e740 <_printf_i+0x160>
 800e7f2:	2301      	movs	r3, #1
 800e7f4:	4632      	mov	r2, r6
 800e7f6:	4649      	mov	r1, r9
 800e7f8:	4640      	mov	r0, r8
 800e7fa:	47d0      	blx	sl
 800e7fc:	3001      	adds	r0, #1
 800e7fe:	d09d      	beq.n	800e73c <_printf_i+0x15c>
 800e800:	3501      	adds	r5, #1
 800e802:	68e3      	ldr	r3, [r4, #12]
 800e804:	9903      	ldr	r1, [sp, #12]
 800e806:	1a5b      	subs	r3, r3, r1
 800e808:	42ab      	cmp	r3, r5
 800e80a:	dcf2      	bgt.n	800e7f2 <_printf_i+0x212>
 800e80c:	e7eb      	b.n	800e7e6 <_printf_i+0x206>
 800e80e:	2500      	movs	r5, #0
 800e810:	f104 0619 	add.w	r6, r4, #25
 800e814:	e7f5      	b.n	800e802 <_printf_i+0x222>
 800e816:	bf00      	nop
 800e818:	08010359 	.word	0x08010359
 800e81c:	0801036a 	.word	0x0801036a

0800e820 <__sflush_r>:
 800e820:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e828:	0716      	lsls	r6, r2, #28
 800e82a:	4605      	mov	r5, r0
 800e82c:	460c      	mov	r4, r1
 800e82e:	d454      	bmi.n	800e8da <__sflush_r+0xba>
 800e830:	684b      	ldr	r3, [r1, #4]
 800e832:	2b00      	cmp	r3, #0
 800e834:	dc02      	bgt.n	800e83c <__sflush_r+0x1c>
 800e836:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e838:	2b00      	cmp	r3, #0
 800e83a:	dd48      	ble.n	800e8ce <__sflush_r+0xae>
 800e83c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e83e:	2e00      	cmp	r6, #0
 800e840:	d045      	beq.n	800e8ce <__sflush_r+0xae>
 800e842:	2300      	movs	r3, #0
 800e844:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e848:	682f      	ldr	r7, [r5, #0]
 800e84a:	6a21      	ldr	r1, [r4, #32]
 800e84c:	602b      	str	r3, [r5, #0]
 800e84e:	d030      	beq.n	800e8b2 <__sflush_r+0x92>
 800e850:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e852:	89a3      	ldrh	r3, [r4, #12]
 800e854:	0759      	lsls	r1, r3, #29
 800e856:	d505      	bpl.n	800e864 <__sflush_r+0x44>
 800e858:	6863      	ldr	r3, [r4, #4]
 800e85a:	1ad2      	subs	r2, r2, r3
 800e85c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e85e:	b10b      	cbz	r3, 800e864 <__sflush_r+0x44>
 800e860:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e862:	1ad2      	subs	r2, r2, r3
 800e864:	2300      	movs	r3, #0
 800e866:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e868:	6a21      	ldr	r1, [r4, #32]
 800e86a:	4628      	mov	r0, r5
 800e86c:	47b0      	blx	r6
 800e86e:	1c43      	adds	r3, r0, #1
 800e870:	89a3      	ldrh	r3, [r4, #12]
 800e872:	d106      	bne.n	800e882 <__sflush_r+0x62>
 800e874:	6829      	ldr	r1, [r5, #0]
 800e876:	291d      	cmp	r1, #29
 800e878:	d82b      	bhi.n	800e8d2 <__sflush_r+0xb2>
 800e87a:	4a2a      	ldr	r2, [pc, #168]	@ (800e924 <__sflush_r+0x104>)
 800e87c:	410a      	asrs	r2, r1
 800e87e:	07d6      	lsls	r6, r2, #31
 800e880:	d427      	bmi.n	800e8d2 <__sflush_r+0xb2>
 800e882:	2200      	movs	r2, #0
 800e884:	6062      	str	r2, [r4, #4]
 800e886:	04d9      	lsls	r1, r3, #19
 800e888:	6922      	ldr	r2, [r4, #16]
 800e88a:	6022      	str	r2, [r4, #0]
 800e88c:	d504      	bpl.n	800e898 <__sflush_r+0x78>
 800e88e:	1c42      	adds	r2, r0, #1
 800e890:	d101      	bne.n	800e896 <__sflush_r+0x76>
 800e892:	682b      	ldr	r3, [r5, #0]
 800e894:	b903      	cbnz	r3, 800e898 <__sflush_r+0x78>
 800e896:	6560      	str	r0, [r4, #84]	@ 0x54
 800e898:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e89a:	602f      	str	r7, [r5, #0]
 800e89c:	b1b9      	cbz	r1, 800e8ce <__sflush_r+0xae>
 800e89e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e8a2:	4299      	cmp	r1, r3
 800e8a4:	d002      	beq.n	800e8ac <__sflush_r+0x8c>
 800e8a6:	4628      	mov	r0, r5
 800e8a8:	f7ff fbf2 	bl	800e090 <_free_r>
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	6363      	str	r3, [r4, #52]	@ 0x34
 800e8b0:	e00d      	b.n	800e8ce <__sflush_r+0xae>
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	4628      	mov	r0, r5
 800e8b6:	47b0      	blx	r6
 800e8b8:	4602      	mov	r2, r0
 800e8ba:	1c50      	adds	r0, r2, #1
 800e8bc:	d1c9      	bne.n	800e852 <__sflush_r+0x32>
 800e8be:	682b      	ldr	r3, [r5, #0]
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d0c6      	beq.n	800e852 <__sflush_r+0x32>
 800e8c4:	2b1d      	cmp	r3, #29
 800e8c6:	d001      	beq.n	800e8cc <__sflush_r+0xac>
 800e8c8:	2b16      	cmp	r3, #22
 800e8ca:	d11e      	bne.n	800e90a <__sflush_r+0xea>
 800e8cc:	602f      	str	r7, [r5, #0]
 800e8ce:	2000      	movs	r0, #0
 800e8d0:	e022      	b.n	800e918 <__sflush_r+0xf8>
 800e8d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8d6:	b21b      	sxth	r3, r3
 800e8d8:	e01b      	b.n	800e912 <__sflush_r+0xf2>
 800e8da:	690f      	ldr	r7, [r1, #16]
 800e8dc:	2f00      	cmp	r7, #0
 800e8de:	d0f6      	beq.n	800e8ce <__sflush_r+0xae>
 800e8e0:	0793      	lsls	r3, r2, #30
 800e8e2:	680e      	ldr	r6, [r1, #0]
 800e8e4:	bf08      	it	eq
 800e8e6:	694b      	ldreq	r3, [r1, #20]
 800e8e8:	600f      	str	r7, [r1, #0]
 800e8ea:	bf18      	it	ne
 800e8ec:	2300      	movne	r3, #0
 800e8ee:	eba6 0807 	sub.w	r8, r6, r7
 800e8f2:	608b      	str	r3, [r1, #8]
 800e8f4:	f1b8 0f00 	cmp.w	r8, #0
 800e8f8:	dde9      	ble.n	800e8ce <__sflush_r+0xae>
 800e8fa:	6a21      	ldr	r1, [r4, #32]
 800e8fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e8fe:	4643      	mov	r3, r8
 800e900:	463a      	mov	r2, r7
 800e902:	4628      	mov	r0, r5
 800e904:	47b0      	blx	r6
 800e906:	2800      	cmp	r0, #0
 800e908:	dc08      	bgt.n	800e91c <__sflush_r+0xfc>
 800e90a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e90e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e912:	81a3      	strh	r3, [r4, #12]
 800e914:	f04f 30ff 	mov.w	r0, #4294967295
 800e918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e91c:	4407      	add	r7, r0
 800e91e:	eba8 0800 	sub.w	r8, r8, r0
 800e922:	e7e7      	b.n	800e8f4 <__sflush_r+0xd4>
 800e924:	dfbffffe 	.word	0xdfbffffe

0800e928 <_fflush_r>:
 800e928:	b538      	push	{r3, r4, r5, lr}
 800e92a:	690b      	ldr	r3, [r1, #16]
 800e92c:	4605      	mov	r5, r0
 800e92e:	460c      	mov	r4, r1
 800e930:	b913      	cbnz	r3, 800e938 <_fflush_r+0x10>
 800e932:	2500      	movs	r5, #0
 800e934:	4628      	mov	r0, r5
 800e936:	bd38      	pop	{r3, r4, r5, pc}
 800e938:	b118      	cbz	r0, 800e942 <_fflush_r+0x1a>
 800e93a:	6a03      	ldr	r3, [r0, #32]
 800e93c:	b90b      	cbnz	r3, 800e942 <_fflush_r+0x1a>
 800e93e:	f7ff fa8b 	bl	800de58 <__sinit>
 800e942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d0f3      	beq.n	800e932 <_fflush_r+0xa>
 800e94a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e94c:	07d0      	lsls	r0, r2, #31
 800e94e:	d404      	bmi.n	800e95a <_fflush_r+0x32>
 800e950:	0599      	lsls	r1, r3, #22
 800e952:	d402      	bmi.n	800e95a <_fflush_r+0x32>
 800e954:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e956:	f7ff fb84 	bl	800e062 <__retarget_lock_acquire_recursive>
 800e95a:	4628      	mov	r0, r5
 800e95c:	4621      	mov	r1, r4
 800e95e:	f7ff ff5f 	bl	800e820 <__sflush_r>
 800e962:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e964:	07da      	lsls	r2, r3, #31
 800e966:	4605      	mov	r5, r0
 800e968:	d4e4      	bmi.n	800e934 <_fflush_r+0xc>
 800e96a:	89a3      	ldrh	r3, [r4, #12]
 800e96c:	059b      	lsls	r3, r3, #22
 800e96e:	d4e1      	bmi.n	800e934 <_fflush_r+0xc>
 800e970:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e972:	f7ff fb77 	bl	800e064 <__retarget_lock_release_recursive>
 800e976:	e7dd      	b.n	800e934 <_fflush_r+0xc>

0800e978 <__swbuf_r>:
 800e978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e97a:	460e      	mov	r6, r1
 800e97c:	4614      	mov	r4, r2
 800e97e:	4605      	mov	r5, r0
 800e980:	b118      	cbz	r0, 800e98a <__swbuf_r+0x12>
 800e982:	6a03      	ldr	r3, [r0, #32]
 800e984:	b90b      	cbnz	r3, 800e98a <__swbuf_r+0x12>
 800e986:	f7ff fa67 	bl	800de58 <__sinit>
 800e98a:	69a3      	ldr	r3, [r4, #24]
 800e98c:	60a3      	str	r3, [r4, #8]
 800e98e:	89a3      	ldrh	r3, [r4, #12]
 800e990:	071a      	lsls	r2, r3, #28
 800e992:	d501      	bpl.n	800e998 <__swbuf_r+0x20>
 800e994:	6923      	ldr	r3, [r4, #16]
 800e996:	b943      	cbnz	r3, 800e9aa <__swbuf_r+0x32>
 800e998:	4621      	mov	r1, r4
 800e99a:	4628      	mov	r0, r5
 800e99c:	f000 f82a 	bl	800e9f4 <__swsetup_r>
 800e9a0:	b118      	cbz	r0, 800e9aa <__swbuf_r+0x32>
 800e9a2:	f04f 37ff 	mov.w	r7, #4294967295
 800e9a6:	4638      	mov	r0, r7
 800e9a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9aa:	6823      	ldr	r3, [r4, #0]
 800e9ac:	6922      	ldr	r2, [r4, #16]
 800e9ae:	1a98      	subs	r0, r3, r2
 800e9b0:	6963      	ldr	r3, [r4, #20]
 800e9b2:	b2f6      	uxtb	r6, r6
 800e9b4:	4283      	cmp	r3, r0
 800e9b6:	4637      	mov	r7, r6
 800e9b8:	dc05      	bgt.n	800e9c6 <__swbuf_r+0x4e>
 800e9ba:	4621      	mov	r1, r4
 800e9bc:	4628      	mov	r0, r5
 800e9be:	f7ff ffb3 	bl	800e928 <_fflush_r>
 800e9c2:	2800      	cmp	r0, #0
 800e9c4:	d1ed      	bne.n	800e9a2 <__swbuf_r+0x2a>
 800e9c6:	68a3      	ldr	r3, [r4, #8]
 800e9c8:	3b01      	subs	r3, #1
 800e9ca:	60a3      	str	r3, [r4, #8]
 800e9cc:	6823      	ldr	r3, [r4, #0]
 800e9ce:	1c5a      	adds	r2, r3, #1
 800e9d0:	6022      	str	r2, [r4, #0]
 800e9d2:	701e      	strb	r6, [r3, #0]
 800e9d4:	6962      	ldr	r2, [r4, #20]
 800e9d6:	1c43      	adds	r3, r0, #1
 800e9d8:	429a      	cmp	r2, r3
 800e9da:	d004      	beq.n	800e9e6 <__swbuf_r+0x6e>
 800e9dc:	89a3      	ldrh	r3, [r4, #12]
 800e9de:	07db      	lsls	r3, r3, #31
 800e9e0:	d5e1      	bpl.n	800e9a6 <__swbuf_r+0x2e>
 800e9e2:	2e0a      	cmp	r6, #10
 800e9e4:	d1df      	bne.n	800e9a6 <__swbuf_r+0x2e>
 800e9e6:	4621      	mov	r1, r4
 800e9e8:	4628      	mov	r0, r5
 800e9ea:	f7ff ff9d 	bl	800e928 <_fflush_r>
 800e9ee:	2800      	cmp	r0, #0
 800e9f0:	d0d9      	beq.n	800e9a6 <__swbuf_r+0x2e>
 800e9f2:	e7d6      	b.n	800e9a2 <__swbuf_r+0x2a>

0800e9f4 <__swsetup_r>:
 800e9f4:	b538      	push	{r3, r4, r5, lr}
 800e9f6:	4b29      	ldr	r3, [pc, #164]	@ (800ea9c <__swsetup_r+0xa8>)
 800e9f8:	4605      	mov	r5, r0
 800e9fa:	6818      	ldr	r0, [r3, #0]
 800e9fc:	460c      	mov	r4, r1
 800e9fe:	b118      	cbz	r0, 800ea08 <__swsetup_r+0x14>
 800ea00:	6a03      	ldr	r3, [r0, #32]
 800ea02:	b90b      	cbnz	r3, 800ea08 <__swsetup_r+0x14>
 800ea04:	f7ff fa28 	bl	800de58 <__sinit>
 800ea08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea0c:	0719      	lsls	r1, r3, #28
 800ea0e:	d422      	bmi.n	800ea56 <__swsetup_r+0x62>
 800ea10:	06da      	lsls	r2, r3, #27
 800ea12:	d407      	bmi.n	800ea24 <__swsetup_r+0x30>
 800ea14:	2209      	movs	r2, #9
 800ea16:	602a      	str	r2, [r5, #0]
 800ea18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea1c:	81a3      	strh	r3, [r4, #12]
 800ea1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ea22:	e033      	b.n	800ea8c <__swsetup_r+0x98>
 800ea24:	0758      	lsls	r0, r3, #29
 800ea26:	d512      	bpl.n	800ea4e <__swsetup_r+0x5a>
 800ea28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea2a:	b141      	cbz	r1, 800ea3e <__swsetup_r+0x4a>
 800ea2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea30:	4299      	cmp	r1, r3
 800ea32:	d002      	beq.n	800ea3a <__swsetup_r+0x46>
 800ea34:	4628      	mov	r0, r5
 800ea36:	f7ff fb2b 	bl	800e090 <_free_r>
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea3e:	89a3      	ldrh	r3, [r4, #12]
 800ea40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ea44:	81a3      	strh	r3, [r4, #12]
 800ea46:	2300      	movs	r3, #0
 800ea48:	6063      	str	r3, [r4, #4]
 800ea4a:	6923      	ldr	r3, [r4, #16]
 800ea4c:	6023      	str	r3, [r4, #0]
 800ea4e:	89a3      	ldrh	r3, [r4, #12]
 800ea50:	f043 0308 	orr.w	r3, r3, #8
 800ea54:	81a3      	strh	r3, [r4, #12]
 800ea56:	6923      	ldr	r3, [r4, #16]
 800ea58:	b94b      	cbnz	r3, 800ea6e <__swsetup_r+0x7a>
 800ea5a:	89a3      	ldrh	r3, [r4, #12]
 800ea5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ea60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ea64:	d003      	beq.n	800ea6e <__swsetup_r+0x7a>
 800ea66:	4621      	mov	r1, r4
 800ea68:	4628      	mov	r0, r5
 800ea6a:	f000 f893 	bl	800eb94 <__smakebuf_r>
 800ea6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea72:	f013 0201 	ands.w	r2, r3, #1
 800ea76:	d00a      	beq.n	800ea8e <__swsetup_r+0x9a>
 800ea78:	2200      	movs	r2, #0
 800ea7a:	60a2      	str	r2, [r4, #8]
 800ea7c:	6962      	ldr	r2, [r4, #20]
 800ea7e:	4252      	negs	r2, r2
 800ea80:	61a2      	str	r2, [r4, #24]
 800ea82:	6922      	ldr	r2, [r4, #16]
 800ea84:	b942      	cbnz	r2, 800ea98 <__swsetup_r+0xa4>
 800ea86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ea8a:	d1c5      	bne.n	800ea18 <__swsetup_r+0x24>
 800ea8c:	bd38      	pop	{r3, r4, r5, pc}
 800ea8e:	0799      	lsls	r1, r3, #30
 800ea90:	bf58      	it	pl
 800ea92:	6962      	ldrpl	r2, [r4, #20]
 800ea94:	60a2      	str	r2, [r4, #8]
 800ea96:	e7f4      	b.n	800ea82 <__swsetup_r+0x8e>
 800ea98:	2000      	movs	r0, #0
 800ea9a:	e7f7      	b.n	800ea8c <__swsetup_r+0x98>
 800ea9c:	2000002c 	.word	0x2000002c

0800eaa0 <_raise_r>:
 800eaa0:	291f      	cmp	r1, #31
 800eaa2:	b538      	push	{r3, r4, r5, lr}
 800eaa4:	4605      	mov	r5, r0
 800eaa6:	460c      	mov	r4, r1
 800eaa8:	d904      	bls.n	800eab4 <_raise_r+0x14>
 800eaaa:	2316      	movs	r3, #22
 800eaac:	6003      	str	r3, [r0, #0]
 800eaae:	f04f 30ff 	mov.w	r0, #4294967295
 800eab2:	bd38      	pop	{r3, r4, r5, pc}
 800eab4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800eab6:	b112      	cbz	r2, 800eabe <_raise_r+0x1e>
 800eab8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eabc:	b94b      	cbnz	r3, 800ead2 <_raise_r+0x32>
 800eabe:	4628      	mov	r0, r5
 800eac0:	f000 f830 	bl	800eb24 <_getpid_r>
 800eac4:	4622      	mov	r2, r4
 800eac6:	4601      	mov	r1, r0
 800eac8:	4628      	mov	r0, r5
 800eaca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eace:	f000 b817 	b.w	800eb00 <_kill_r>
 800ead2:	2b01      	cmp	r3, #1
 800ead4:	d00a      	beq.n	800eaec <_raise_r+0x4c>
 800ead6:	1c59      	adds	r1, r3, #1
 800ead8:	d103      	bne.n	800eae2 <_raise_r+0x42>
 800eada:	2316      	movs	r3, #22
 800eadc:	6003      	str	r3, [r0, #0]
 800eade:	2001      	movs	r0, #1
 800eae0:	e7e7      	b.n	800eab2 <_raise_r+0x12>
 800eae2:	2100      	movs	r1, #0
 800eae4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800eae8:	4620      	mov	r0, r4
 800eaea:	4798      	blx	r3
 800eaec:	2000      	movs	r0, #0
 800eaee:	e7e0      	b.n	800eab2 <_raise_r+0x12>

0800eaf0 <raise>:
 800eaf0:	4b02      	ldr	r3, [pc, #8]	@ (800eafc <raise+0xc>)
 800eaf2:	4601      	mov	r1, r0
 800eaf4:	6818      	ldr	r0, [r3, #0]
 800eaf6:	f7ff bfd3 	b.w	800eaa0 <_raise_r>
 800eafa:	bf00      	nop
 800eafc:	2000002c 	.word	0x2000002c

0800eb00 <_kill_r>:
 800eb00:	b538      	push	{r3, r4, r5, lr}
 800eb02:	4d07      	ldr	r5, [pc, #28]	@ (800eb20 <_kill_r+0x20>)
 800eb04:	2300      	movs	r3, #0
 800eb06:	4604      	mov	r4, r0
 800eb08:	4608      	mov	r0, r1
 800eb0a:	4611      	mov	r1, r2
 800eb0c:	602b      	str	r3, [r5, #0]
 800eb0e:	f7f7 fc6d 	bl	80063ec <_kill>
 800eb12:	1c43      	adds	r3, r0, #1
 800eb14:	d102      	bne.n	800eb1c <_kill_r+0x1c>
 800eb16:	682b      	ldr	r3, [r5, #0]
 800eb18:	b103      	cbz	r3, 800eb1c <_kill_r+0x1c>
 800eb1a:	6023      	str	r3, [r4, #0]
 800eb1c:	bd38      	pop	{r3, r4, r5, pc}
 800eb1e:	bf00      	nop
 800eb20:	20000754 	.word	0x20000754

0800eb24 <_getpid_r>:
 800eb24:	f7f7 bc5a 	b.w	80063dc <_getpid>

0800eb28 <_sbrk_r>:
 800eb28:	b538      	push	{r3, r4, r5, lr}
 800eb2a:	4d06      	ldr	r5, [pc, #24]	@ (800eb44 <_sbrk_r+0x1c>)
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	4604      	mov	r4, r0
 800eb30:	4608      	mov	r0, r1
 800eb32:	602b      	str	r3, [r5, #0]
 800eb34:	f7f7 fce2 	bl	80064fc <_sbrk>
 800eb38:	1c43      	adds	r3, r0, #1
 800eb3a:	d102      	bne.n	800eb42 <_sbrk_r+0x1a>
 800eb3c:	682b      	ldr	r3, [r5, #0]
 800eb3e:	b103      	cbz	r3, 800eb42 <_sbrk_r+0x1a>
 800eb40:	6023      	str	r3, [r4, #0]
 800eb42:	bd38      	pop	{r3, r4, r5, pc}
 800eb44:	20000754 	.word	0x20000754

0800eb48 <__swhatbuf_r>:
 800eb48:	b570      	push	{r4, r5, r6, lr}
 800eb4a:	460c      	mov	r4, r1
 800eb4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb50:	2900      	cmp	r1, #0
 800eb52:	b096      	sub	sp, #88	@ 0x58
 800eb54:	4615      	mov	r5, r2
 800eb56:	461e      	mov	r6, r3
 800eb58:	da0d      	bge.n	800eb76 <__swhatbuf_r+0x2e>
 800eb5a:	89a3      	ldrh	r3, [r4, #12]
 800eb5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800eb60:	f04f 0100 	mov.w	r1, #0
 800eb64:	bf14      	ite	ne
 800eb66:	2340      	movne	r3, #64	@ 0x40
 800eb68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eb6c:	2000      	movs	r0, #0
 800eb6e:	6031      	str	r1, [r6, #0]
 800eb70:	602b      	str	r3, [r5, #0]
 800eb72:	b016      	add	sp, #88	@ 0x58
 800eb74:	bd70      	pop	{r4, r5, r6, pc}
 800eb76:	466a      	mov	r2, sp
 800eb78:	f000 f848 	bl	800ec0c <_fstat_r>
 800eb7c:	2800      	cmp	r0, #0
 800eb7e:	dbec      	blt.n	800eb5a <__swhatbuf_r+0x12>
 800eb80:	9901      	ldr	r1, [sp, #4]
 800eb82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eb86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eb8a:	4259      	negs	r1, r3
 800eb8c:	4159      	adcs	r1, r3
 800eb8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eb92:	e7eb      	b.n	800eb6c <__swhatbuf_r+0x24>

0800eb94 <__smakebuf_r>:
 800eb94:	898b      	ldrh	r3, [r1, #12]
 800eb96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb98:	079d      	lsls	r5, r3, #30
 800eb9a:	4606      	mov	r6, r0
 800eb9c:	460c      	mov	r4, r1
 800eb9e:	d507      	bpl.n	800ebb0 <__smakebuf_r+0x1c>
 800eba0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eba4:	6023      	str	r3, [r4, #0]
 800eba6:	6123      	str	r3, [r4, #16]
 800eba8:	2301      	movs	r3, #1
 800ebaa:	6163      	str	r3, [r4, #20]
 800ebac:	b003      	add	sp, #12
 800ebae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebb0:	ab01      	add	r3, sp, #4
 800ebb2:	466a      	mov	r2, sp
 800ebb4:	f7ff ffc8 	bl	800eb48 <__swhatbuf_r>
 800ebb8:	9f00      	ldr	r7, [sp, #0]
 800ebba:	4605      	mov	r5, r0
 800ebbc:	4639      	mov	r1, r7
 800ebbe:	4630      	mov	r0, r6
 800ebc0:	f7ff fad2 	bl	800e168 <_malloc_r>
 800ebc4:	b948      	cbnz	r0, 800ebda <__smakebuf_r+0x46>
 800ebc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebca:	059a      	lsls	r2, r3, #22
 800ebcc:	d4ee      	bmi.n	800ebac <__smakebuf_r+0x18>
 800ebce:	f023 0303 	bic.w	r3, r3, #3
 800ebd2:	f043 0302 	orr.w	r3, r3, #2
 800ebd6:	81a3      	strh	r3, [r4, #12]
 800ebd8:	e7e2      	b.n	800eba0 <__smakebuf_r+0xc>
 800ebda:	89a3      	ldrh	r3, [r4, #12]
 800ebdc:	6020      	str	r0, [r4, #0]
 800ebde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebe2:	81a3      	strh	r3, [r4, #12]
 800ebe4:	9b01      	ldr	r3, [sp, #4]
 800ebe6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ebea:	b15b      	cbz	r3, 800ec04 <__smakebuf_r+0x70>
 800ebec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebf0:	4630      	mov	r0, r6
 800ebf2:	f000 f81d 	bl	800ec30 <_isatty_r>
 800ebf6:	b128      	cbz	r0, 800ec04 <__smakebuf_r+0x70>
 800ebf8:	89a3      	ldrh	r3, [r4, #12]
 800ebfa:	f023 0303 	bic.w	r3, r3, #3
 800ebfe:	f043 0301 	orr.w	r3, r3, #1
 800ec02:	81a3      	strh	r3, [r4, #12]
 800ec04:	89a3      	ldrh	r3, [r4, #12]
 800ec06:	431d      	orrs	r5, r3
 800ec08:	81a5      	strh	r5, [r4, #12]
 800ec0a:	e7cf      	b.n	800ebac <__smakebuf_r+0x18>

0800ec0c <_fstat_r>:
 800ec0c:	b538      	push	{r3, r4, r5, lr}
 800ec0e:	4d07      	ldr	r5, [pc, #28]	@ (800ec2c <_fstat_r+0x20>)
 800ec10:	2300      	movs	r3, #0
 800ec12:	4604      	mov	r4, r0
 800ec14:	4608      	mov	r0, r1
 800ec16:	4611      	mov	r1, r2
 800ec18:	602b      	str	r3, [r5, #0]
 800ec1a:	f7f7 fc47 	bl	80064ac <_fstat>
 800ec1e:	1c43      	adds	r3, r0, #1
 800ec20:	d102      	bne.n	800ec28 <_fstat_r+0x1c>
 800ec22:	682b      	ldr	r3, [r5, #0]
 800ec24:	b103      	cbz	r3, 800ec28 <_fstat_r+0x1c>
 800ec26:	6023      	str	r3, [r4, #0]
 800ec28:	bd38      	pop	{r3, r4, r5, pc}
 800ec2a:	bf00      	nop
 800ec2c:	20000754 	.word	0x20000754

0800ec30 <_isatty_r>:
 800ec30:	b538      	push	{r3, r4, r5, lr}
 800ec32:	4d06      	ldr	r5, [pc, #24]	@ (800ec4c <_isatty_r+0x1c>)
 800ec34:	2300      	movs	r3, #0
 800ec36:	4604      	mov	r4, r0
 800ec38:	4608      	mov	r0, r1
 800ec3a:	602b      	str	r3, [r5, #0]
 800ec3c:	f7f7 fc46 	bl	80064cc <_isatty>
 800ec40:	1c43      	adds	r3, r0, #1
 800ec42:	d102      	bne.n	800ec4a <_isatty_r+0x1a>
 800ec44:	682b      	ldr	r3, [r5, #0]
 800ec46:	b103      	cbz	r3, 800ec4a <_isatty_r+0x1a>
 800ec48:	6023      	str	r3, [r4, #0]
 800ec4a:	bd38      	pop	{r3, r4, r5, pc}
 800ec4c:	20000754 	.word	0x20000754

0800ec50 <_init>:
 800ec50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec52:	bf00      	nop
 800ec54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec56:	bc08      	pop	{r3}
 800ec58:	469e      	mov	lr, r3
 800ec5a:	4770      	bx	lr

0800ec5c <_fini>:
 800ec5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec5e:	bf00      	nop
 800ec60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ec62:	bc08      	pop	{r3}
 800ec64:	469e      	mov	lr, r3
 800ec66:	4770      	bx	lr
