
*** Running vivado
    with args -log sortDownload.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sortDownload.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sortDownload.tcl -notrace
Command: synth_design -top sortDownload -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 59228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 700.117 ; gain = 177.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sortDownload' [D:/Code Try/CODExperiment/Lab2/sortDownload.v:1]
INFO: [Synth 8-6157] synthesizing module 'IP_BothEdge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:50]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:1]
INFO: [Synth 8-6157] synthesizing module 'signal_both_edge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:29]
INFO: [Synth 8-6155] done synthesizing module 'signal_both_edge' (2#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:29]
INFO: [Synth 8-6155] done synthesizing module 'IP_BothEdge' (3#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:50]
INFO: [Synth 8-6157] synthesizing module 'IP' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:41]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (4#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IP' (5#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:41]
INFO: [Synth 8-6157] synthesizing module 'HexToSeg' [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:1]
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HexToSeg' (6#1) [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:1]
INFO: [Synth 8-6157] synthesizing module 'sort' [D:/Code Try/CODExperiment/Lab2/sort.v:1]
	Parameter Init bound to: 32'sb00000000000000000000000000000000 
	Parameter PreSort bound to: 1 - type: integer 
	Parameter SmallLoopPreRead bound to: 2 - type: integer 
	Parameter SmallLoopRead bound to: 3 - type: integer 
	Parameter SmallLoopPreWrite bound to: 4 - type: integer 
	Parameter SmallLoopWrite bound to: 5 - type: integer 
	Parameter SmallLoopFin bound to: 5 - type: integer 
	Parameter ReadyToFin bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'encoder_16bits' [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16bits' (7#1) [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_256_16' [D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/.Xil/Vivado-61120-Yun/realtime/dist_mem_256_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_256_16' (8#1) [D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/.Xil/Vivado-61120-Yun/realtime/dist_mem_256_16_stub.v:6]
ERROR: [Synth 8-91] ambiguous clock in event control [D:/Code Try/CODExperiment/Lab2/sort.v:50]
ERROR: [Synth 8-6156] failed synthesizing module 'sort' [D:/Code Try/CODExperiment/Lab2/sort.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'sortDownload' [D:/Code Try/CODExperiment/Lab2/sortDownload.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 763.902 ; gain = 241.254
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 20:11:52 2022...
