
==========================================================================
04_cve2_register_file_ff.cts_unrepaired check_setup
--------------------------------------------------------------------------
1

==========================================================================
04_cve2_register_file_ff.cts_unrepaired report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
04_cve2_register_file_ff.cts_unrepaired report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
04_cve2_register_file_ff.cts_unrepaired report_worst_slack
--------------------------------------------------------------------------
worst slack 4.19

==========================================================================
04_cve2_register_file_ff.cts_unrepaired report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wdata_a_i[31] (input port clocked by clk_sys)
Endpoint: rf_reg[895]_reg (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
    31    0.09    0.00    0.00    0.50 ^ wdata_a_i[31] (in)
                                         wdata_a_i[31] (net)
                  0.01    0.00    0.50 ^ _4748_/A1 (sg13g2_mux2_1)
     1    0.00    0.02    0.07    0.57 ^ _4748_/X (sg13g2_mux2_1)
                                         _0876_ (net)
                  0.02    0.00    0.57 ^ rf_reg[895]_reg/D (sg13g2_dfrbp_1)
                                  0.57   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.28    0.15    0.15    0.15 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.15    0.00    0.15 ^ clkbuf_4_4_0_clk_i/A (sg13g2_buf_16)
     2    0.02    0.03    0.12    0.27 ^ clkbuf_4_4_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_4_0_clk_i (net)
                  0.03    0.00    0.27 ^ clkbuf_5_9__f_clk_i/A (sg13g2_buf_8)
     5    0.09    0.06    0.09    0.36 ^ clkbuf_5_9__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_9__leaf_clk_i (net)
                  0.06    0.00    0.36 ^ clkbuf_leaf_20_clk_i/A (sg13g2_buf_16)
     8    0.02    0.02    0.08    0.44 ^ clkbuf_leaf_20_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_20_clk_i (net)
                  0.02    0.00    0.44 ^ rf_reg[895]_reg/CLK (sg13g2_dfrbp_1)
                          0.10    0.54   clock uncertainty
                          0.00    0.54   clock reconvergence pessimism
                         -0.06    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
04_cve2_register_file_ff.cts_unrepaired report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk_sys)
Endpoint: rdata_a_o[9] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
   132    0.79    0.00    0.00    2.00 v raddr_a_i[1] (in)
                                         raddr_a_i[1] (net)
                  0.15    0.08    2.08 v _4877_/A (sg13g2_and2_1)
     1    0.00    0.03    0.11    2.19 v _4877_/X (sg13g2_and2_1)
                                         _0993_ (net)
                  0.03    0.00    2.19 v fanout290/A (sg13g2_buf_4)
     4    0.03    0.04    0.09    2.28 v fanout290/X (sg13g2_buf_4)
                                         net290 (net)
                  0.04    0.00    2.28 v fanout282/A (sg13g2_buf_2)
     4    0.04    0.08    0.12    2.40 v fanout282/X (sg13g2_buf_2)
                                         net282 (net)
                  0.08    0.00    2.41 v fanout279/A (sg13g2_buf_2)
     4    0.03    0.06    0.12    2.53 v fanout279/X (sg13g2_buf_2)
                                         net279 (net)
                  0.06    0.00    2.53 v fanout275/A (sg13g2_buf_4)
     8    0.04    0.04    0.11    2.64 v fanout275/X (sg13g2_buf_4)
                                         net275 (net)
                  0.04    0.00    2.64 v _5399_/A1 (sg13g2_a22oi_1)
     1    0.01    0.08    0.09    2.73 ^ _5399_/Y (sg13g2_a22oi_1)
                                         _1500_ (net)
                  0.08    0.00    2.73 ^ _5404_/A1 (sg13g2_a21oi_2)
     1    0.01    0.06    0.09    2.81 v _5404_/Y (sg13g2_a21oi_2)
                                         _1505_ (net)
                  0.06    0.00    2.82 v _5405_/C1 (sg13g2_a221oi_1)
     1    0.00    0.11    0.11    2.92 ^ _5405_/Y (sg13g2_a221oi_1)
                                         _1506_ (net)
                  0.11    0.00    2.92 ^ _5406_/C (sg13g2_nand3_1)
     1    0.53    4.33    3.19    6.11 v _5406_/Y (sg13g2_nand3_1)
                                         rdata_a_o[9] (net)
                  4.33    0.09    6.21 v rdata_a_o[9] (out)
                                  6.21   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (propagated)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -6.21   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)



==========================================================================
04_cve2_register_file_ff.cts_unrepaired report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk_sys)
Endpoint: rdata_a_o[9] (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
   132    0.79    0.00    0.00    2.00 v raddr_a_i[1] (in)
                                         raddr_a_i[1] (net)
                  0.15    0.08    2.08 v _4877_/A (sg13g2_and2_1)
     1    0.00    0.03    0.11    2.19 v _4877_/X (sg13g2_and2_1)
                                         _0993_ (net)
                  0.03    0.00    2.19 v fanout290/A (sg13g2_buf_4)
     4    0.03    0.04    0.09    2.28 v fanout290/X (sg13g2_buf_4)
                                         net290 (net)
                  0.04    0.00    2.28 v fanout282/A (sg13g2_buf_2)
     4    0.04    0.08    0.12    2.40 v fanout282/X (sg13g2_buf_2)
                                         net282 (net)
                  0.08    0.00    2.41 v fanout279/A (sg13g2_buf_2)
     4    0.03    0.06    0.12    2.53 v fanout279/X (sg13g2_buf_2)
                                         net279 (net)
                  0.06    0.00    2.53 v fanout275/A (sg13g2_buf_4)
     8    0.04    0.04    0.11    2.64 v fanout275/X (sg13g2_buf_4)
                                         net275 (net)
                  0.04    0.00    2.64 v _5399_/A1 (sg13g2_a22oi_1)
     1    0.01    0.08    0.09    2.73 ^ _5399_/Y (sg13g2_a22oi_1)
                                         _1500_ (net)
                  0.08    0.00    2.73 ^ _5404_/A1 (sg13g2_a21oi_2)
     1    0.01    0.06    0.09    2.81 v _5404_/Y (sg13g2_a21oi_2)
                                         _1505_ (net)
                  0.06    0.00    2.82 v _5405_/C1 (sg13g2_a221oi_1)
     1    0.00    0.11    0.11    2.92 ^ _5405_/Y (sg13g2_a221oi_1)
                                         _1506_ (net)
                  0.11    0.00    2.92 ^ _5406_/C (sg13g2_nand3_1)
     1    0.53    4.33    3.19    6.11 v _5406_/Y (sg13g2_nand3_1)
                                         rdata_a_o[9] (net)
                  4.33    0.09    6.21 v rdata_a_o[9] (out)
                                  6.21   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock network delay (propagated)
                         -0.10   12.40   clock uncertainty
                          0.00   12.40   clock reconvergence pessimism
                         -2.00   10.40   output external delay
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -6.21   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)



==========================================================================
04_cve2_register_file_ff.cts_unrepaired report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_slew_check_slack
--------------------------------------------------------------------------
-1.8444695472717285

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.7356

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_fanout_check_slack
--------------------------------------------------------------------------
-8.0

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.0000

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_capacitance_check_slack
--------------------------------------------------------------------------
-0.23714524507522583

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7905

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 64

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 1

==========================================================================
04_cve2_register_file_ff.cts_unrepaired max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 64

==========================================================================
04_cve2_register_file_ff.cts_unrepaired setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
04_cve2_register_file_ff.cts_unrepaired hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
04_cve2_register_file_ff.cts_unrepaired critical path delay
--------------------------------------------------------------------------
6.2057

==========================================================================
04_cve2_register_file_ff.cts_unrepaired critical path slack
--------------------------------------------------------------------------
4.1943

==========================================================================
04_cve2_register_file_ff.cts_unrepaired slack div critical path delay
--------------------------------------------------------------------------
67.587863

==========================================================================
04_cve2_register_file_ff.cts_unrepaired report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.50e-03   3.60e-04   5.25e-07   6.86e-03  56.6%
Combinational          1.20e-03   1.39e-03   7.03e-07   2.59e-03  21.4%
Clock                  1.99e-03   6.83e-04   2.36e-07   2.68e-03  22.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.69e-03   2.43e-03   1.46e-06   1.21e-02 100.0%
                          80.0%      20.0%       0.0%

==========================================================================
04_cve2_register_file_ff.cts_unrepaired report_design_area
--------------------------------------------------------------------------

==========================================================================
04_cve2_register_file_ff.cts_unrepaired area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              168100.0 um2
Core Area:             158505.984 um2
Total Area:            104496.7392 um2
Total Active Area:     104496.7392 um2

Core Utilization:      0.6592605311355312
Std Cell Utilization:  0.6592605311355312

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           104496.739      104496.739      0.000           0.000           0.000           4350            4350            0               0               0               104496.739      104496.739      0.000           0.000           0.000           4350            4350            0               0               0               
