Copyright (C) Institut Mines-Telecom / Telecom ParisTech

This directory and its sub-directories contain the VHDL source code, VHDL
simulation environment, simulation and synthesis scripts of a simple register
example for the Xilinx Zynq core. It is governed by the CeCILL license under
French law and abiding by the rules of distribution of free software. You can
use, modify and/ or redistribute the software under the terms of the CeCILL
license as circulated by CEA, CNRS and INRIA at the following URL
http://www.cecill.info/.

Contact: renaud.pacalet@telecom-paristech.fr
