<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<!-- saved from url=(0016)http://localhost -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="DC.Type" content="FunctionRef"/>
<meta name="DC.Title" content="mkl_enable_instructions"/>
<meta name="abstract" content="Enables dispatching for new Intel&reg; architectures or restricts the set of Intel&reg; instruction sets available for dispatching."/>
<meta name="description" content="Enables dispatching for new Intel&reg; architectures or restricts the set of Intel&reg; instruction sets available for dispatching."/>
<meta name="DC.subject" content="specific hardware support, mkl_enable_instructions, MKL_Enable_Instructions, support functions"/>
<meta name="keywords" content="specific hardware support, mkl_enable_instructions, MKL_Enable_Instructions, support functions"/>
<meta name="DC.Relation" scheme="URI" content="GUID-AF27C389-5BB7-450F-B7BF-43D592D5B1C4.html"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-87361292-0822-4731-B061-AE85B103D5AE"/>
<meta name="DC.Language" content="en-US"/>
<link rel="stylesheet" type="text/css" href="intel_css_styles.css"/>
<title>mkl_enable_instructions</title>

</head>
<body id="GUID-87361292-0822-4731-B061-AE85B103D5AE">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; oneAPI Math Kernel Library Developer Reference - Fortran</em></p>


<h1 class="topictitle1"><span class="option">mkl_enable_instructions</span></h1>
<!--Enables dispatching for new Intel&reg; architectures or restricts the set of Intel&reg; instruction sets available for dispatching.--><div><p class="shortdesc">Enables dispatching for new Intel&reg; architectures or restricts the set of Intel&reg; instruction sets available for dispatching.</p>
<div class="section" id="GUID-4A708C78-61F3-485F-A997-C9A85FE5351F"><h2 class="sectiontitle">Syntax</h2><dl class="dlsyntax"><p class="dlsyntaxpara"><span class="kwd">irc</span><span class="oper"> = </span><span class="kwd">mkl_enable_instructions</span><span class="sep">(</span><span class="var">isa</span><span class="sep">)</span></p></dl></div>
<div class="section" id="GUID-393E902E-0140-4CD0-8450-52D88CE71A40"><h2 class="sectiontitle">Input Parameters</h2><table cellpadding="4" cellspacing="0" summary="" id="SIMPLETABLE_9FBF082B865A41E894889EE1B3099730" border="0" class="ParamTbl"><tr><th valign="bottom" align="left" id="d1005930e56" width="12.396694214876034%"><p>Name</p>
</th>
<th valign="bottom" align="left" id="d1005930e59" width="31.40495867768595%"><p>Type</p>
</th>
<th valign="bottom" align="left" id="d1005930e62" width="56.19834710743802%"><p>Description</p>
</th>
</tr>
<tr><td valign="top" headers="d1005930e56"><p><span class="parmname">isa</span></p>
</td>
<td valign="top" headers="d1005930e59"><p><span class="keyword">INTEGER*4</span></p>
</td>
<td valign="top" headers="d1005930e62"><p>The latest Intel&reg; instruction-set architecture (ISA) for Intel&reg; oneAPI Math Kernel Library to dispatch.</p>
<table cellspacing="0" cellpadding="4" border="0" width="90%" style="border-spacing:0; border-collapse:collapse"><tr><td valign="top" class="noborder" width="45%"><p><span class="keyword">MKL_ENABLE_AVX512</span></p></td>

<td valign="top" class="noborder"><p>Intel&reg; Advanced Vector Extensions 512 (Intel&reg; AVX-512) on Intel&reg; Xeon&reg; processors.</p>
</td>
</tr><tr><td valign="top" class="noborder" width="45%"><p><span class="keyword">MKL_ENABLE_AVX512_E1</span></p></td>

<td valign="top" class="noborder"><p>Intel&reg; Advanced Vector Extensions 512 (Intel&reg; AVX-512) with support for Vector Neural Network Instructions.</p>
</td>
</tr><tr><td valign="top" class="noborder" width="45%"><p><span class="keyword">MKL_ENABLE_AVX512_E2</span></p></td>

<td valign="top" class="noborder"><p>ICX: Intel&reg; Advanced Vector Extensions 512 (Intel&reg; AVX-512) enabled processors.</p>
</td>
</tr><tr><td valign="top" class="noborder" width="45%"><p><span class="keyword">MKL_ENABLE_AVX512_E3</span></p></td>

<td valign="top" class="noborder"><p> Intel&reg; Advanced Vector Extensions 512 (Intel&reg; AVX-512) with support of Vector Neural Network Instructions supporting BF16 enabled processors.</p>
</td>
</tr><tr><td valign="top" class="noborder" width="45%"><p><span class="keyword">MKL_ENABLE_AVX512_MIC</span></p></td>

<td valign="top" class="noborder"><p>Intel AVX-512 on Intel&reg; Xeon Phi&#8482; processors.</p>
</td>
</tr><tr><td valign="top" class="noborder" width="45%"><p><span class="keyword">MKL_ENABLE_AVX2</span></p></td>

<td valign="top" class="noborder"><p>Intel&reg; Advanced Vector Extensions 2 (Intel&reg; AVX2).</p>
</td>
</tr><tr><td valign="top" class="noborder" width="45%"><p><span class="keyword">MKL_ENABLE_AVX</span></p></td>

<td valign="top" class="noborder"><p>Intel&reg; Advanced Vector Extensions (Intel&reg; AVX).</p>
</td>
</tr><tr><td valign="top" class="noborder" width="45%"><p><span class="keyword">MKL_ENABLE_SSE4_2</span></p></td>

<td valign="top" class="noborder"><p>Intel&reg; Streaming SIMD Extensions 4-2 (Intel&reg; SSE4-2).</p>
</td>
</tr></table></td>
</tr>
</table>
</div>
<div class="section" id="GUID-C0980D3F-1962-4402-92EC-F4E87C70451F"><h2 class="sectiontitle">Description</h2><p>Intel&reg; oneAPI Math Kernel Library does run-time processor dispatching to identify appropriate internal code paths to traverse for Intel&reg; oneAPI Math Kernel Library functions called by the application. The<span class="option">mkl_enable_instructions</span> function controls the behavior of the dispatcher to do either of the following: </p>
<ul id="GUID-E40227E9-D506-49E9-8111-95A6EF17748F"><li id="LI_E6FDD171824B423F881304F90CE089AC"><p>Enable dispatching for new Intel architectures.</p>
<p>Intel&reg; oneAPI Math Kernel Library does not dispatch instruction sets that do not have silicon available at time of the product launch. Call<span class="option">mkl_enable_instructions</span> to enable dispatching the code path for such an ISA in a simulator environment or on hardware that supports this ISA. </p>
</li>
<li id="LI_84506EB0D56E4D23B5A9CF27E8F604BE"><p>Restrict the set of Intel instruction sets available for dispatching.</p>
<p>Call <span class="option">mkl_enable_instructions</span> to restrict dispatching to code paths for earlier ISA. For example, if the hardware supports Intel AVX, a call to <span class="option">mkl_enable_instructions</span> with the <span class="keyword">MKL_ENABLE_SSE4_2</span> parameter forces the dispatcher to use the Intel SSE4-2 code path.</p>
</li>
</ul>
<p>If the system does not support the instruction set specified by the <span class="parmname">isa</span> parameter or if the system is based on a non-Intel  architecture, <span class="option">mkl_enable_instructions</span> does nothing and returns zero.</p>
<p>Settings specified by the <span class="option">mkl_enable_instructions</span> function set  an upper limit to  settings specified by the <a href="GUID-5299CBB2-92AA-4A33-B7A9-4832102EA51B.html"><span class="option">mkl_cbwr_set</span></a> function.</p>
<p> You can use the <span class="keyword">MKL_ENABLE_INSTRUCTIONS</span> environment variable instead of calling  <span class="option">mkl_enable_instructions</span> (for more details, see the<em>Intel&reg; oneAPI Math Kernel Library Developer Guide</em>); however, the settings specified by the function take precedence over the settings specified by the environment variable. </p>
</div>
<div class="section" id="GUID-5A614D10-9E7E-4129-A23E-690F9082DEF1"><h2 class="sectiontitle">Return Values</h2><p><table cellpadding="4" cellspacing="0" summary="" id="SIMPLETABLE_08596FA40F2C4E30AFC6ADC767F79EDD" border="0" class="ParamTbl"><tr><th valign="bottom" align="left" id="d1005930e221" width="12.396694214876034%"><p>Name</p>
</th>
<th valign="bottom" align="left" id="d1005930e224" width="31.40495867768595%"><p>Type</p>
</th>
<th valign="bottom" align="left" id="d1005930e227" width="56.19834710743802%"><p>Description</p>
</th>
</tr>
<tr><td valign="top" headers="d1005930e221"><p><span class="parmname">irc</span></p>
</td>
<td valign="top" headers="d1005930e224"><p><span class="keyword">INTEGER*4</span></p>
</td>
<td valign="top" headers="d1005930e227"><p>Function completion status:</p>
<p>1 - Intel&reg; oneAPI Math Kernel Library dispatches the code path for the specified ISA by default.</p>
<p>0 - The request is rejected. Usually this occurs if <span class="option">mkl_enable_instructions</span> was called:</p>
<ul id="GUID-F3722B43-1651-49FC-8BBE-D6D00353C1B9"><li id="LI_54E9534CBAA640B48B4E8628F90AE77F"><p>After another Intel&reg; oneAPI Math Kernel Library function</p>
</li>
<li id="LI_400586E2913A43668092D06A759A131F"><p>On a non-Intel architecture</p>
</li>
<li id="LI_F3455FA054704A99B613D37E39122448"><p>With an incompatible ISA specified</p>
</li>
</ul>
</td>
</tr>
</table>
</p>
<p id="P_CF_12869801591514">
<div class="tablenoborder"><table cellpadding="4" summary="" id="d433e46" frame="border" border="1" cellspacing="0" rules="all"><thead align="left"><tr><th class="cellrowborder" align="left" valign="top" width="100%" id="d1005930e273"><p id="d433e52">Optimization Notice 
              </p>
</th>
</tr>
</thead>
<tbody><tr><td class="bgcolor(#f5f5f5)" bgcolor="#f5f5f5" valign="top" width="100%" headers="d1005930e273 "><p>Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. 
              </p>
<p> Notice revision #20110804 
              </p>
</td>
</tr>
</tbody>
</table>
</div>
 This notice covers the following instruction sets: SSE2, SSE4.2, AVX2, AVX-512. 
    </p>
</div>
</div>

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a href="GUID-AF27C389-5BB7-450F-B7BF-43D592D5B1C4.html">Miscellaneous</a></div>
</div>
<div/>
</body>
</html>
