#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jul 20 13:02:56 2018
# Process ID: 25428
# Current directory: E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1
# Command line: vivado.exe -log ad9361_tx_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ad9361_tx_top.tcl
# Log file: E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/ad9361_tx_top.vds
# Journal file: E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ad9361_tx_top.tcl -notrace
Command: synth_design -top ad9361_tx_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7248 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_lut.v:5157]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 403.840 ; gain = 52.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ad9361_tx_top' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/new/ad9361_tx_top.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/XilinxVivado/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [D:/XilinxVivado/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'ad9361_unit' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_unit.v:12]
INFO: [Synth 8-638] synthesizing module 'ad9361_init' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_init.v:11]
INFO: [Synth 8-638] synthesizing module 'ad9361_spi_ctrl' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_spi_ctrl.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_lut.v:18]
INFO: [Synth 8-638] synthesizing module 'ad936_spi_drv' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_spi_drv.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_spi_drv.v:57]
INFO: [Synth 8-256] done synthesizing module 'ad936_spi_drv' (3#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_spi_drv.v:11]
INFO: [Synth 8-256] done synthesizing module 'ad9361_spi_ctrl' (4#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_spi_ctrl.v:11]
INFO: [Synth 8-256] done synthesizing module 'ad9361_init' (5#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_init.v:11]
INFO: [Synth 8-638] synthesizing module 'bb_iq_generator' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/new/bb_iq_generator.v:8]
	Parameter DATA_SIZE bound to: 7200 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipath_generator' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/realtime/ipath_generator_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ipath_generator' (6#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/realtime/ipath_generator_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'qpath_generator' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/realtime/qpath_generator_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'qpath_generator' (7#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/realtime/qpath_generator_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bb_iq_generator' (8#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/new/bb_iq_generator.v:8]
INFO: [Synth 8-638] synthesizing module 'ad9361_txdata' [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/new/ad9361_txdata.v:9]
INFO: [Synth 8-256] done synthesizing module 'ad9361_txdata' (9#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/new/ad9361_txdata.v:9]
INFO: [Synth 8-256] done synthesizing module 'ad9361_unit' (10#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_unit.v:12]
WARNING: [Synth 8-3848] Net user_gpio_n in module/entity ad9361_tx_top does not have driver. [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/new/ad9361_tx_top.v:39]
INFO: [Synth 8-256] done synthesizing module 'ad9361_tx_top' (11#1) [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/new/ad9361_tx_top.v:10]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[7]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[6]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[5]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[4]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[3]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[2]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[1]
WARNING: [Synth 8-3331] design ad9361_init has unconnected port ctrl_out[0]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port rx_frame
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[11]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[10]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[9]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[8]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[7]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[6]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[5]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[4]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[3]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[2]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[1]
WARNING: [Synth 8-3331] design ad9361_unit has unconnected port p0_d[0]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port user_gpio_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 431.641 ; gain = 79.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 431.641 ; gain = 79.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp7/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_i0'
Finished Parsing XDC File [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp7/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_i0'
Parsing XDC File [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp9/qpath_generator_in_context.xdc] for cell 'ad9361_unit_i0/bb_iq_generator_inst/q_path_inst'
Finished Parsing XDC File [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp9/qpath_generator_in_context.xdc] for cell 'ad9361_unit_i0/bb_iq_generator_inst/q_path_inst'
Parsing XDC File [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp11/ipath_generator_in_context.xdc] for cell 'ad9361_unit_i0/bb_iq_generator_inst/i_path_inst'
Finished Parsing XDC File [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp11/ipath_generator_in_context.xdc] for cell 'ad9361_unit_i0/bb_iq_generator_inst/i_path_inst'
Parsing XDC File [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/constrs_1/imports/new/ad9361_rx_top.xdc]
Finished Parsing XDC File [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/constrs_1/imports/new/ad9361_rx_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/constrs_1/imports/new/ad9361_rx_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ad9361_tx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ad9361_tx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 765.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 765.594 ; gain = 413.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 765.594 ; gain = 413.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n_200M. (constraint file  E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp7/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n_200M. (constraint file  E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp7/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p_200M. (constraint file  E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp7/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p_200M. (constraint file  E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/.Xil/Vivado-25428-Anish-PC/dcp7/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for ad9361_unit_i0/bb_iq_generator_inst/i_path_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ad9361_unit_i0/bb_iq_generator_inst/q_path_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_i0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 765.594 ; gain = 413.926
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ad936_spi_drv'
INFO: [Synth 8-5546] ROM "ad9361_spi_mosi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_spi_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dout_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dout_en_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element shift_reg_reg was removed.  [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_spi_drv.v:54]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ad9361_spi_ctrl'
INFO: [Synth 8-5546] ROM "cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_spi_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_id_chk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_bbpll_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_rx_rfpll_cp_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_tx_rfpll_cp_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_rx_rfpll_vco_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_tx_rfpll_vco_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_rx_bb_flt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_tx_bb_flt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_bbdc_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_rfdc_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_tx_quad_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "delay_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/new/bb_iq_generator.v:26]
INFO: [Synth 8-5545] ROM "swap_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tx_frame" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bb_iq" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 765.594 ; gain = 413.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   3 Input     26 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 1     
	2569 Input     19 Bit        Muxes := 1     
	  15 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	  12 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad936_spi_drv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module ad9361_spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   3 Input     26 Bit        Muxes := 1     
	2569 Input     19 Bit        Muxes := 1     
	  15 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	  12 Input      6 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 11    
Module ad9361_init 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module bb_iq_generator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ad9361_txdata 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "delay_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/new/bb_iq_generator.v:26]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_id_chk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_bbpll_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_rx_rfpll_cp_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_tx_rfpll_cp_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_rx_rfpll_vco_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_tx_rfpll_vco_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_rx_bb_flt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_tx_bb_flt_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_bbdc_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_rfdc_cal_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_tx_quad_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_spi_ok" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/shift_reg_reg was removed.  [E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.srcs/sources_1/imports/new/ad9361_spi_drv.v:54]
WARNING: [Synth 8-3917] design ad9361_tx_top has port en_agc driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port enable driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port txnrx driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port sync_in driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port ctrl_in[3] driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port ctrl_in[2] driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port ctrl_in[1] driven by constant 0
WARNING: [Synth 8-3917] design ad9361_tx_top has port ctrl_in[0] driven by constant 0
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port user_gpio_n
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[7]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[6]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[5]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[4]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[3]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[2]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[1]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port ctrl_out[0]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port rx_frame
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[11]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[10]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[9]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[8]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[7]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[6]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[5]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[4]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[3]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[2]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[1]
WARNING: [Synth 8-3331] design ad9361_tx_top has unconnected port p0_d[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/dout_reg_reg[5]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/dout_reg_reg[2]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/ad9361_reg_data_out_reg[5]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/ad9361_reg_data_out_reg[2]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/index_reg_rep[12]) is unused and will be removed from module ad9361_tx_top.
WARNING: [Synth 8-3332] Sequential element (ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/uut_ad9361_spi_drv/state_reg[3]) is unused and will be removed from module ad9361_tx_top.
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[30]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[29]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[28]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[27]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[26]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[25]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[24]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[24]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[23]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[22]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[21]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[20]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[19]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[18]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[17]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[17]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[16]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[16]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[15]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[14]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[13]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[12]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[11]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[10]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[9]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[8]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[7]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[6]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[5]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[4]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[3]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[2]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[1]' (FDRE) to 'ad9361_unit_i0/bb_iq_generator_inst/delay_cnt_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ad9361_unit_i0/bb_iq_generator_inst /\delay_cnt_reg[31] )
WARNING: [Synth 8-3332] Sequential element (delay_cnt_reg[31]) is unused and will be removed from module bb_iq_generator.
INFO: [Synth 8-3886] merging instance 'ad9361_unit_i0/ad9361_txdata_uut/swap_cnt_reg[1]' (FD_1) to 'ad9361_unit_i0/ad9361_txdata_uut/swap_cnt_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ad9361_unit_i0/ad9361_txdata_uut /\swap_cnt_reg[2] )
WARNING: [Synth 8-3332] Sequential element (swap_cnt_reg[2]) is unused and will be removed from module ad9361_txdata.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 791.574 ; gain = 439.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+--------------------------------------------------------------------+---------------+----------------+
|Module Name   | RTL Object                                                         | Depth x Width | Implemented As | 
+--------------+--------------------------------------------------------------------+---------------+----------------+
|ad9361_tx_top | ad9361_unit_i0/uut_ad9361_init/uut_ad9361_spi_ctrl/ad9361_cmd_data | 4096x19       | LUT            | 
+--------------+--------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_i0/clk_out1' to pin 'clk_wiz_i0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 791.574 ; gain = 439.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 802.281 ; gain = 450.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 807.418 ; gain = 455.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 807.418 ; gain = 455.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 807.418 ; gain = 455.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 807.418 ; gain = 455.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 807.418 ; gain = 455.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 807.418 ; gain = 455.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 807.418 ; gain = 455.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |ipath_generator |         1|
|3     |qpath_generator |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clk_wiz_0       |     1|
|2     |ipath_generator |     1|
|3     |qpath_generator |     1|
|4     |BUFG            |     1|
|5     |CARRY4          |    14|
|6     |LUT1            |    54|
|7     |LUT2            |    46|
|8     |LUT3            |    47|
|9     |LUT4            |    49|
|10    |LUT5            |    83|
|11    |LUT6            |   644|
|12    |MUXF7           |   157|
|13    |MUXF8           |    53|
|14    |FDCE            |   183|
|15    |FDPE            |     3|
|16    |FDRE            |    64|
|17    |FDR_1           |    12|
|18    |IBUF            |     3|
|19    |OBUF            |    35|
|20    |OBUFT           |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------+----------------+------+
|      |Instance                   |Module          |Cells |
+------+---------------------------+----------------+------+
|1     |top                        |                |  1474|
|2     |  ad9361_unit_i0           |ad9361_unit     |  1432|
|3     |    bb_iq_generator_inst   |bb_iq_generator |    85|
|4     |    ad9361_txdata_uut      |ad9361_txdata   |    53|
|5     |    uut_ad9361_init        |ad9361_init     |  1294|
|6     |      uut_ad9361_spi_ctrl  |ad9361_spi_ctrl |  1286|
|7     |        uut_ad9361_spi_drv |ad936_spi_drv   |   157|
+------+---------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 807.418 ; gain = 455.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 807.418 ; gain = 121.797
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 807.418 ; gain = 455.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDR_1 => FDRE (inverted pins: C): 12 instances

113 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 809.078 ; gain = 529.895
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProject/AD9361_TX_MSK/AD9361_TX_MSK.runs/synth_1/ad9361_tx_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 809.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 20 13:04:18 2018...
