

================================================================
== Vivado HLS Report for 'net_to_app'
================================================================
* Date:           Fri Jun 22 15:26:01 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        application_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.40|     16.33|        0.80|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 16.33ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%nta_state_V_load = load i2* @nta_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:66]
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%last_V_1_load = load i1* @last_V_1, align 1" [../HMPI/HLS_lib/application_bridge.cpp:108]
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%byte_counter_load = load i32* @byte_counter, align 4" [../HMPI/HLS_lib/application_bridge.cpp:118]
ST_1 : Operation 6 [1/1] (0.91ns)   --->   "switch i2 %nta_state_V_load, label %._crit_edge518 [
    i2 0, label %0
    i2 1, label %4
    i2 -2, label %7
  ]" [../HMPI/HLS_lib/application_bridge.cpp:66]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %last_V_1_load, label %10, label %8" [../HMPI/HLS_lib/application_bridge.cpp:142]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i81P(i81* %from_net_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_456 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %from_net_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_456, i32 80)" [../HMPI/HLS_lib/application_bridge.cpp:34->../HMPI/HLS_lib/application_bridge.cpp:144]
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "store i1 %tmp_25, i1* @last_V_1, align 1" [../HMPI/HLS_lib/application_bridge.cpp:145]
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "store i2 0, i2* @nta_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:149]
ST_1 : Operation 13 [1/1] (0.91ns)   --->   "br label %._crit_edge518" [../HMPI/HLS_lib/application_bridge.cpp:151]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %last_V_1_load, label %6, label %5" [../HMPI/HLS_lib/application_bridge.cpp:108]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i81P(i81* %from_net_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.91ns)   --->   "br i1 %tmp_1, label %._crit_edge526.0, label %._crit_edge518" [../HMPI/HLS_lib/application_bridge.cpp:109]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_242 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %from_net_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%packetOut_data_V = trunc i81 %tmp_242 to i64" [../HMPI/HLS_lib/application_bridge.cpp:34->../HMPI/HLS_lib/application_bridge.cpp:110]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%packetOut_keep_V = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp_242, i32 72, i32 79)" [../HMPI/HLS_lib/application_bridge.cpp:34->../HMPI/HLS_lib/application_bridge.cpp:110]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%packetOut_last_V = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_242, i32 80)" [../HMPI/HLS_lib/application_bridge.cpp:34->../HMPI/HLS_lib/application_bridge.cpp:110]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_242, i32 72)" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 22 [1/1] (1.48ns)   --->   "%tmp_5 = add nsw i32 1, %byte_counter_load" [../HMPI/HLS_lib/application_bridge.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.44ns)   --->   "%tmp_11_byte_counter_s = select i1 %tmp_16, i32 %tmp_5, i32 %byte_counter_load" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_242, i32 73)" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 25 [1/1] (1.48ns)   --->   "%tmp_11_1 = add nsw i32 1, %tmp_11_byte_counter_s" [../HMPI/HLS_lib/application_bridge.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%byte_counter_new_4 = select i1 %tmp_17, i32 %tmp_11_1, i32 %tmp_11_byte_counter_s" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_242, i32 74)" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 28 [1/1] (1.48ns)   --->   "%tmp_11_2 = add nsw i32 1, %byte_counter_new_4" [../HMPI/HLS_lib/application_bridge.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.44ns)   --->   "%tmp_11_2_byte_counte = select i1 %tmp_18, i32 %tmp_11_2, i32 %byte_counter_new_4" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_242, i32 75)" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 31 [1/1] (1.48ns)   --->   "%tmp_11_3 = add nsw i32 1, %tmp_11_2_byte_counte" [../HMPI/HLS_lib/application_bridge.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.44ns)   --->   "%byte_counter_new_6 = select i1 %tmp_19, i32 %tmp_11_3, i32 %tmp_11_2_byte_counte" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_242, i32 76)" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 34 [1/1] (1.48ns)   --->   "%tmp_11_4 = add nsw i32 1, %byte_counter_new_6" [../HMPI/HLS_lib/application_bridge.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.44ns)   --->   "%tmp_11_4_byte_counte = select i1 %tmp_20, i32 %tmp_11_4, i32 %byte_counter_new_6" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_242, i32 77)" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 37 [1/1] (1.48ns)   --->   "%tmp_11_5 = add nsw i32 1, %tmp_11_4_byte_counte" [../HMPI/HLS_lib/application_bridge.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.44ns)   --->   "%byte_counter_new_8 = select i1 %tmp_21, i32 %tmp_11_5, i32 %tmp_11_4_byte_counte" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_242, i32 78)" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 40 [1/1] (1.48ns)   --->   "%tmp_11_6 = add nsw i32 1, %byte_counter_new_8" [../HMPI/HLS_lib/application_bridge.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.44ns)   --->   "%tmp_11_6_byte_counte = select i1 %tmp_22, i32 %tmp_11_6, i32 %byte_counter_new_8" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp_242, i32 79)" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 43 [1/1] (1.48ns)   --->   "%tmp_11_7 = add nsw i32 1, %tmp_11_6_byte_counte" [../HMPI/HLS_lib/application_bridge.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp2 = or i1 %tmp_17, %tmp_16" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp3 = or i1 %tmp_18, %tmp_19" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp1 = or i1 %tmp3, %tmp2" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node byte_counter_flag_s)   --->   "%tmp5 = or i1 %tmp_20, %tmp_21" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node byte_counter_flag_s)   --->   "%tmp6 = or i1 %tmp_22, %tmp_23" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node byte_counter_flag_s)   --->   "%tmp4 = or i1 %tmp6, %tmp5" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.33ns) (out node of the LUT)   --->   "%byte_counter_flag_s = or i1 %tmp4, %tmp1" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.44ns)   --->   "%byte_counter_new_s = select i1 %tmp_23, i32 %tmp_11_7, i32 %tmp_11_6_byte_counte" [../HMPI/HLS_lib/application_bridge.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "store i1 %packetOut_last_V, i1* @last_V_1, align 1" [../HMPI/HLS_lib/application_bridge.cpp:122]
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "store i2 1, i2* @nta_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:131]
ST_1 : Operation 54 [1/1] (0.91ns)   --->   "br label %._crit_edge518" [../HMPI/HLS_lib/application_bridge.cpp:132]
ST_1 : Operation 55 [1/1] (1.14ns)   --->   "%tmp_4 = icmp slt i32 %byte_counter_load, 60" [../HMPI/HLS_lib/application_bridge.cpp:135]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.41ns)   --->   "%storemerge = select i1 %tmp_4, i2 -2, i2 0" [../HMPI/HLS_lib/application_bridge.cpp:135]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "store i2 %storemerge, i2* @nta_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:136]
ST_1 : Operation 58 [1/1] (0.91ns)   --->   "br label %._crit_edge518"
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i81P(i81* %from_net_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 60 [1/1] (0.91ns)   --->   "br i1 %tmp, label %1, label %._crit_edge518" [../HMPI/HLS_lib/application_bridge.cpp:69]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp28 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %from_net_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %tmp28, i32 80)" [../HMPI/HLS_lib/application_bridge.cpp:34->../HMPI/HLS_lib/application_bridge.cpp:70]
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp28, i32 24, i32 31)" [../HMPI/HLS_lib/application_bridge.cpp:71]
ST_1 : Operation 64 [1/1] (0.78ns)   --->   "%tmp_6 = icmp eq i8 %p_Result_s, 5" [../HMPI/HLS_lib/application_bridge.cpp:71]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%tmp_7 = icmp eq i8 %p_Result_s, 4" [../HMPI/HLS_lib/application_bridge.cpp:71]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_8 = or i1 %tmp_7, %tmp_6" [../HMPI/HLS_lib/application_bridge.cpp:71]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.78ns)   --->   "%tmp_9 = icmp eq i8 %p_Result_s, 1" [../HMPI/HLS_lib/application_bridge.cpp:71]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_10 = or i1 %tmp_9, %tmp_8" [../HMPI/HLS_lib/application_bridge.cpp:71]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.78ns)   --->   "%tmp_11 = icmp eq i8 %p_Result_s, 0" [../HMPI/HLS_lib/application_bridge.cpp:71]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_12 = or i1 %tmp_11, %tmp_10" [../HMPI/HLS_lib/application_bridge.cpp:71]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %._crit_edge520, label %2" [../HMPI/HLS_lib/application_bridge.cpp:71]
ST_1 : Operation 72 [1/1] (0.78ns)   --->   "%tmp_s = icmp eq i8 %p_Result_s, 2" [../HMPI/HLS_lib/application_bridge.cpp:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.91ns)   --->   "br i1 %tmp_s, label %3, label %._crit_edge518" [../HMPI/HLS_lib/application_bridge.cpp:93]
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i81 %tmp28 to i16" [../HMPI/HLS_lib/application_bridge.cpp:94]
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i16 %tmp_26, i16* @dest_V, align 2" [../HMPI/HLS_lib/application_bridge.cpp:94]
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp28, i32 16, i32 23)" [../HMPI/HLS_lib/application_bridge.cpp:95]
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "store i8 %p_Result_1, i8* @id_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:95]
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i81.i32.i32(i81 %tmp28, i32 56, i32 59)" [../HMPI/HLS_lib/application_bridge.cpp:97]
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_s_14 = call i40 @_ssdm_op_BitConcatenate.i40.i36.i4(i36 1, i4 %p_Result_2)" [../HMPI/HLS_lib/application_bridge.cpp:99]
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "store i40 %p_Result_s_14, i40* @user_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:99]
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "store i2 1, i2* @nta_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:101]
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "store i1 %tmp_3, i1* @last_V_1, align 1" [../HMPI/HLS_lib/application_bridge.cpp:102]
ST_1 : Operation 83 [1/1] (0.91ns)   --->   "br label %._crit_edge518" [../HMPI/HLS_lib/application_bridge.cpp:104]
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "store i1 false, i1* @last_V_1, align 1" [../HMPI/HLS_lib/application_bridge.cpp:90]
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "store i2 -2, i2* @nta_state_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:91]
ST_1 : Operation 86 [1/1] (0.91ns)   --->   "br label %._crit_edge518" [../HMPI/HLS_lib/application_bridge.cpp:92]
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%byte_counter_flag_1 = phi i1 [ false, %codeRepl ], [ false, %11 ], [ false, %0 ], [ false, %._crit_edge520 ], [ true, %3 ], [ false, %2 ], [ false, %6 ], [ %byte_counter_flag_s, %._crit_edge526.0 ], [ false, %5 ]" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%byte_counter_new_3 = phi i32 [ undef, %codeRepl ], [ undef, %11 ], [ 0, %0 ], [ 0, %._crit_edge520 ], [ 0, %3 ], [ 0, %2 ], [ undef, %6 ], [ %byte_counter_new_s, %._crit_edge526.0 ], [ undef, %5 ]" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %byte_counter_flag_1, label %mergeST, label %._crit_edge518.new" [../HMPI/HLS_lib/application_bridge.cpp:117]
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %byte_counter_new_3, i32* @byte_counter, align 4" [../HMPI/HLS_lib/application_bridge.cpp:103]

 <State 2> : 0.00ns
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %from_net_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i129* %to_app_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i129* %to_app_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %from_net_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../HMPI/HLS_lib/application_bridge.cpp:55]
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %9, label %._crit_edge527" [../HMPI/HLS_lib/application_bridge.cpp:143]
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge527" [../HMPI/HLS_lib/application_bridge.cpp:146]
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br label %11" [../HMPI/HLS_lib/application_bridge.cpp:147]
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br label %11"
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%dest_V_load = load i16* @dest_V, align 2" [../HMPI/HLS_lib/application_bridge.cpp:127]
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%packetOut_dest_V = trunc i16 %dest_V_load to i8" [../HMPI/HLS_lib/application_bridge.cpp:127]
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%packetOut_id_V = load i8* @id_V, align 1" [../HMPI/HLS_lib/application_bridge.cpp:128]
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%packetOut_user_V = load i40* @user_V, align 8" [../HMPI/HLS_lib/application_bridge.cpp:129]
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_315 = call i129 @_ssdm_op_BitConcatenate.i129.i40.i8.i8.i1.i8.i64(i40 %packetOut_user_V, i8 %packetOut_id_V, i8 %packetOut_keep_V, i1 %packetOut_last_V, i8 %packetOut_dest_V, i64 %packetOut_data_V)" [../HMPI/HLS_lib/application_bridge.cpp:130]
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i129P(i129* %to_app_V, i129 %tmp_315)" [../HMPI/HLS_lib/application_bridge.cpp:130]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%envlp_out_id_V = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %tmp28, i32 16, i32 23)" [../HMPI/HLS_lib/application_bridge.cpp:80]
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_9 = call i4 @_ssdm_op_PartSelect.i4.i81.i32.i32(i81 %tmp28, i32 56, i32 59)" [../HMPI/HLS_lib/application_bridge.cpp:83]
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i81 %tmp28 to i72" [../HMPI/HLS_lib/application_bridge.cpp:89]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_12_2 = call i129 @_ssdm_op_BitConcatenate.i129.i36.i4.i8.i9.i72(i36 0, i4 %p_Result_9, i8 %envlp_out_id_V, i9 -1, i72 %tmp_13)" [../HMPI/HLS_lib/application_bridge.cpp:89]
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i129P(i129* %to_app_V, i129 %tmp_12_2)" [../HMPI/HLS_lib/application_bridge.cpp:89]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge518.new"
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [../HMPI/HLS_lib/application_bridge.cpp:153]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 0.8ns.

 <State 1>: 16.3ns
The critical path consists of the following:
	'load' operation ('byte_counter_load', ../HMPI/HLS_lib/application_bridge.cpp:118) on static variable 'byte_counter' [16]  (0 ns)
	'add' operation ('tmp_5', ../HMPI/HLS_lib/application_bridge.cpp:118) [46]  (1.49 ns)
	'select' operation ('tmp_11_byte_counter_s', ../HMPI/HLS_lib/application_bridge.cpp:117) [47]  (0.44 ns)
	'add' operation ('tmp_11_1', ../HMPI/HLS_lib/application_bridge.cpp:118) [49]  (1.49 ns)
	'select' operation ('byte_counter_new_4', ../HMPI/HLS_lib/application_bridge.cpp:117) [50]  (0.44 ns)
	'add' operation ('tmp_11_2', ../HMPI/HLS_lib/application_bridge.cpp:118) [52]  (1.49 ns)
	'select' operation ('tmp_11_2_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:117) [53]  (0.44 ns)
	'add' operation ('tmp_11_3', ../HMPI/HLS_lib/application_bridge.cpp:118) [55]  (1.49 ns)
	'select' operation ('byte_counter_new_6', ../HMPI/HLS_lib/application_bridge.cpp:117) [56]  (0.44 ns)
	'add' operation ('tmp_11_4', ../HMPI/HLS_lib/application_bridge.cpp:118) [58]  (1.49 ns)
	'select' operation ('tmp_11_4_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:117) [59]  (0.44 ns)
	'add' operation ('tmp_11_5', ../HMPI/HLS_lib/application_bridge.cpp:118) [61]  (1.49 ns)
	'select' operation ('byte_counter_new_8', ../HMPI/HLS_lib/application_bridge.cpp:117) [62]  (0.44 ns)
	'add' operation ('tmp_11_6', ../HMPI/HLS_lib/application_bridge.cpp:118) [64]  (1.49 ns)
	'select' operation ('tmp_11_6_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:117) [65]  (0.44 ns)
	'add' operation ('tmp_11_7', ../HMPI/HLS_lib/application_bridge.cpp:118) [67]  (1.49 ns)
	'select' operation ('byte_counter_new_s', ../HMPI/HLS_lib/application_bridge.cpp:117) [75]  (0.44 ns)
	multiplexor before 'phi' operation ('byte_counter_flag_1', ../HMPI/HLS_lib/application_bridge.cpp:117) with incoming values : ('byte_counter_flag_s', ../HMPI/HLS_lib/application_bridge.cpp:117) [129]  (0.918 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
