`ifndef SYNTHESIS

//
// This is an automatically generated file from 
// dc_shell Version V-2023.12-SP5 -- Jul 16, 2024
//

// For simulation only. Do not modify.

module sigmoid_unit_svsim #(
    parameter N = 16,
    parameter R = 6
) (
    input logic signed [N-1:0] x,
    output logic signed [N-1:0] y
);

        

  sigmoid_unit sigmoid_unit( {>>{ x }}, {>>{ y }} );
endmodule
`endif
