

================================================================
== Vitis HLS Report for 'reverseLookupTableInterface'
================================================================
* Date:           Tue Jul 19 06:12:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.336 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.000 ns|  16.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %reverseLupInsertFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 7 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %tmp_i_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:265->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 8 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.16ns)   --->   "%reverseLupInsertFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %reverseLupInsertFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 9 'read' 'reverseLupInsertFifo_read' <Predicate = (tmp_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%insert_key_V = trunc i96 %reverseLupInsertFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'trunc' 'insert_key_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%insert_value_theirIp_V = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %reverseLupInsertFifo_read, i32 32, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'partselect' 'insert_value_theirIp_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%insert_value_myPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %reverseLupInsertFifo_read, i32 64, i32 79" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'partselect' 'insert_value_myPort_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%insert_value_theirPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i96.i32.i32, i96 %reverseLupInsertFifo_read, i32 80, i32 95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'partselect' 'insert_value_theirPort_V' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_i_i_268 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %stateTable2sLookup_releaseSession, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 14 'nbreadreq' 'tmp_i_i_268' <Predicate = (!tmp_i_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_i_i_268, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:273->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 15 'br' 'br_ln273' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.16ns)   --->   "%sessionID_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %stateTable2sLookup_releaseSession" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'read' 'sessionID_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln534_12 = zext i16 %sessionID_V"   --->   Operation 17 'zext' 'zext_ln534_12' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tupleValid_addr_1 = getelementptr i1 %tupleValid, i64 0, i64 %zext_ln534_12" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:277->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 18 'getelementptr' 'tupleValid_addr_1' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.92ns)   --->   "%tupleValid_load = load i10 %tupleValid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:277->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 19 'load' 'tupleValid_load' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.92> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_2 : Operation 20 [1/1] (0.92ns)   --->   "%store_ln282 = store i1 0, i10 %tupleValid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:282->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 20 'store' 'store_ln282' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.92> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln283 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:283->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 21 'br' 'br_ln283' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i10 %insert_key_V"   --->   Operation 22 'zext' 'zext_ln534' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tupleValid_addr = getelementptr i1 %tupleValid, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:269->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 23 'getelementptr' 'tupleValid_addr' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.92ns)   --->   "%store_ln269 = store i1 1, i10 %tupleValid_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:269->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 24 'store' 'store_ln269' <Predicate = (tmp_i_i)> <Delay = 0.92> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_15_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng2sLookup_rev_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 25 'nbreadreq' 'tmp_15_i_i' <Predicate = (!tmp_i_i & !tmp_i_i_268)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %tmp_15_i_i, void %.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:284->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 26 'br' 'br_ln284' <Predicate = (!tmp_i_i & !tmp_i_i_268)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.16ns)   --->   "%sessionID_V_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng2sLookup_rev_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'sessionID_V_1' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_3 : Operation 28 [1/2] (0.92ns)   --->   "%tupleValid_load = load i10 %tupleValid_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:277->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 28 'load' 'tupleValid_load' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.92> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.92> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %tupleValid_load, void %._crit_edge.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:277->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 29 'br' 'br_ln277' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln534_13 = zext i16 %sessionID_V_1"   --->   Operation 30 'zext' 'zext_ln534_13' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirIp_V_addr_2 = getelementptr i32 %reverseLookupTable_theirIp_V, i64 0, i64 %zext_ln534_13" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:288->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 31 'getelementptr' 'reverseLookupTable_theirIp_V_addr_2' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (1.20ns)   --->   "%toeTuple_dstIp_V = load i10 %reverseLookupTable_theirIp_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:288->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 32 'load' 'toeTuple_dstIp_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%reverseLookupTable_myPort_V_addr_2 = getelementptr i16 %reverseLookupTable_myPort_V, i64 0, i64 %zext_ln534_13" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:289->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 33 'getelementptr' 'reverseLookupTable_myPort_V_addr_2' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (1.17ns)   --->   "%toeTuple_srcPort_V = load i10 %reverseLookupTable_myPort_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:289->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 34 'load' 'toeTuple_srcPort_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirPort_V_addr_2 = getelementptr i16 %reverseLookupTable_theirPort_V, i64 0, i64 %zext_ln534_13" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:290->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 35 'getelementptr' 'reverseLookupTable_theirPort_V_addr_2' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (1.17ns)   --->   "%toeTuple_dstPort_V = load i10 %reverseLookupTable_theirPort_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:290->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 36 'load' 'toeTuple_dstPort_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%reverseLookupTable_myPort_V_addr_1 = getelementptr i16 %reverseLookupTable_myPort_V, i64 0, i64 %zext_ln534_12" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 37 'getelementptr' 'reverseLookupTable_myPort_V_addr_1' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (1.17ns)   --->   "%releaseTuple_myPort_V = load i10 %reverseLookupTable_myPort_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 38 'load' 'releaseTuple_myPort_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirIp_V_addr = getelementptr i32 %reverseLookupTable_theirIp_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 39 'getelementptr' 'reverseLookupTable_theirIp_V_addr' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%reverseLookupTable_myPort_V_addr = getelementptr i16 %reverseLookupTable_myPort_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 40 'getelementptr' 'reverseLookupTable_myPort_V_addr' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirPort_V_addr = getelementptr i16 %reverseLookupTable_theirPort_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 41 'getelementptr' 'reverseLookupTable_theirPort_V_addr' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.20ns)   --->   "%store_ln268 = store i32 %insert_value_theirIp_V, i10 %reverseLookupTable_theirIp_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 42 'store' 'store_ln268' <Predicate = (tmp_i_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 43 [1/1] (1.17ns)   --->   "%store_ln268 = store i16 %insert_value_myPort_V, i10 %reverseLookupTable_myPort_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 43 'store' 'store_ln268' <Predicate = (tmp_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 44 [1/1] (1.17ns)   --->   "%store_ln268 = store i16 %insert_value_theirPort_V, i10 %reverseLookupTable_theirPort_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:268->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 44 'store' 'store_ln268' <Predicate = (tmp_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:271->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 45 'br' 'br_ln271' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 46 [1/2] (1.20ns)   --->   "%toeTuple_dstIp_V = load i10 %reverseLookupTable_theirIp_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:288->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 46 'load' 'toeTuple_dstIp_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 47 [1/2] (1.17ns)   --->   "%toeTuple_srcPort_V = load i10 %reverseLookupTable_myPort_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:289->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 47 'load' 'toeTuple_srcPort_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_5 : Operation 48 [1/2] (1.17ns)   --->   "%toeTuple_dstPort_V = load i10 %reverseLookupTable_theirPort_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:290->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 48 'load' 'toeTuple_dstPort_V' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirIp_V_addr_1 = getelementptr i32 %reverseLookupTable_theirIp_V, i64 0, i64 %zext_ln534_12" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 49 'getelementptr' 'reverseLookupTable_theirIp_V_addr_1' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%reverseLookupTable_theirPort_V_addr_1 = getelementptr i16 %reverseLookupTable_theirPort_V, i64 0, i64 %zext_ln534_12" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 50 'getelementptr' 'reverseLookupTable_theirPort_V_addr_1' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (1.20ns)   --->   "%releaseTuple_theirIp_V = load i10 %reverseLookupTable_theirIp_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 51 'load' 'releaseTuple_theirIp_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 52 [1/2] (1.17ns)   --->   "%releaseTuple_myPort_V = load i10 %reverseLookupTable_myPort_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 52 'load' 'releaseTuple_myPort_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_5 : Operation 53 [2/2] (1.17ns)   --->   "%releaseTuple_theirPort_V = load i10 %reverseLookupTable_theirPort_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 53 'load' 'releaseTuple_theirPort_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 2.33>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.16ns)   --->   "%toeTuple_srcIp_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:261]   --->   Operation 73 'read' 'toeTuple_srcIp_V' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %sLookup2txEng_rev_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2sLookup_rev_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionDelete_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln243 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:243->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 98 'specpipeline' 'specpipeline_ln243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i32 %reverseLookupTable_theirIp_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:254->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 99 'specmemcore' 'specmemcore_ln254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reverseLookupTable_myPort_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:254->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 100 'specmemcore' 'specmemcore_ln254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reverseLookupTable_theirPort_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:254->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 101 'specmemcore' 'specmemcore_ln254' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i16.i16.i32.i32, i16 %toeTuple_dstPort_V, i16 %toeTuple_srcPort_V, i32 %toeTuple_dstIp_V, i32 %toeTuple_srcIp_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'bitconcatenate' 'p_s' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %sLookup2txEng_rev_rsp, i96 %p_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln292 = br void %.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:292->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 104 'br' 'br_ln292' <Predicate = (!tmp_i_i & !tmp_i_i_268 & tmp_15_i_i)> <Delay = 0.00>
ST_6 : Operation 105 [1/2] (1.20ns)   --->   "%releaseTuple_theirIp_V = load i10 %reverseLookupTable_theirIp_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 105 'load' 'releaseTuple_theirIp_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 106 [1/2] (1.17ns)   --->   "%releaseTuple_theirPort_V = load i10 %reverseLookupTable_theirPort_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:276->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 106 'load' 'releaseTuple_theirPort_V' <Predicate = (!tmp_i_i & tmp_i_i_268)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_6 : Operation 107 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %sLookup2portTable_releasePort, i16 %releaseTuple_myPort_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i16.i16.i32.i32, i16 %sessionID_V, i16 %releaseTuple_theirPort_V, i16 %releaseTuple_myPort_V, i32 %releaseTuple_theirIp_V, i32 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'bitconcatenate' 'or_ln' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln174 = or i112 %or_ln, i112 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'or' 'or_ln174' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i112 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'zext' 'zext_ln174' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %sessionDelete_req, i160 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'write' 'write_ln174' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln281 = br void %._crit_edge.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:281->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 112 'br' 'br_ln281' <Predicate = (!tmp_i_i & tmp_i_i_268 & tupleValid_load)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln216 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:216]   --->   Operation 113 'ret' 'ret_ln216' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ myIpAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reverseLupInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reverseLookupTable_theirIp_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reverseLookupTable_myPort_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverseLookupTable_theirPort_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ tupleValid]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ stateTable2sLookup_releaseSession]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sLookup2portTable_releasePort]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sessionDelete_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng2sLookup_rev_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sLookup2txEng_rev_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i_i                               (nbreadreq     ) [ 0111111]
br_ln265                              (br            ) [ 0000000]
reverseLupInsertFifo_read             (read          ) [ 0000000]
insert_key_V                          (trunc         ) [ 0110000]
insert_value_theirIp_V                (partselect    ) [ 0111100]
insert_value_myPort_V                 (partselect    ) [ 0111100]
insert_value_theirPort_V              (partselect    ) [ 0111100]
tmp_i_i_268                           (nbreadreq     ) [ 0111111]
br_ln273                              (br            ) [ 0000000]
sessionID_V                           (read          ) [ 0101111]
zext_ln534_12                         (zext          ) [ 0101110]
tupleValid_addr_1                     (getelementptr ) [ 0101000]
store_ln282                           (store         ) [ 0000000]
br_ln283                              (br            ) [ 0000000]
zext_ln534                            (zext          ) [ 0101100]
tupleValid_addr                       (getelementptr ) [ 0000000]
store_ln269                           (store         ) [ 0000000]
tmp_15_i_i                            (nbreadreq     ) [ 0101111]
br_ln284                              (br            ) [ 0000000]
sessionID_V_1                         (read          ) [ 0100100]
tupleValid_load                       (load          ) [ 0100111]
br_ln277                              (br            ) [ 0000000]
zext_ln534_13                         (zext          ) [ 0000000]
reverseLookupTable_theirIp_V_addr_2   (getelementptr ) [ 0100010]
reverseLookupTable_myPort_V_addr_2    (getelementptr ) [ 0100010]
reverseLookupTable_theirPort_V_addr_2 (getelementptr ) [ 0100010]
reverseLookupTable_myPort_V_addr_1    (getelementptr ) [ 0100010]
reverseLookupTable_theirIp_V_addr     (getelementptr ) [ 0000000]
reverseLookupTable_myPort_V_addr      (getelementptr ) [ 0000000]
reverseLookupTable_theirPort_V_addr   (getelementptr ) [ 0000000]
store_ln268                           (store         ) [ 0000000]
store_ln268                           (store         ) [ 0000000]
store_ln268                           (store         ) [ 0000000]
br_ln271                              (br            ) [ 0000000]
toeTuple_dstIp_V                      (load          ) [ 0100001]
toeTuple_srcPort_V                    (load          ) [ 0100001]
toeTuple_dstPort_V                    (load          ) [ 0100001]
reverseLookupTable_theirIp_V_addr_1   (getelementptr ) [ 0100001]
reverseLookupTable_theirPort_V_addr_1 (getelementptr ) [ 0100001]
releaseTuple_myPort_V                 (load          ) [ 0100001]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
toeTuple_srcIp_V                      (read          ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specinterface_ln0                     (specinterface ) [ 0000000]
specpipeline_ln243                    (specpipeline  ) [ 0000000]
specmemcore_ln254                     (specmemcore   ) [ 0000000]
specmemcore_ln254                     (specmemcore   ) [ 0000000]
specmemcore_ln254                     (specmemcore   ) [ 0000000]
p_s                                   (bitconcatenate) [ 0000000]
write_ln174                           (write         ) [ 0000000]
br_ln292                              (br            ) [ 0000000]
releaseTuple_theirIp_V                (load          ) [ 0000000]
releaseTuple_theirPort_V              (load          ) [ 0000000]
write_ln174                           (write         ) [ 0000000]
or_ln                                 (bitconcatenate) [ 0000000]
or_ln174                              (or            ) [ 0000000]
zext_ln174                            (zext          ) [ 0000000]
write_ln174                           (write         ) [ 0000000]
br_ln281                              (br            ) [ 0000000]
ret_ln216                             (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="myIpAddress">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reverseLupInsertFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverseLupInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reverseLookupTable_theirIp_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverseLookupTable_theirIp_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reverseLookupTable_myPort_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverseLookupTable_myPort_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reverseLookupTable_theirPort_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverseLookupTable_theirPort_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tupleValid">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tupleValid"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stateTable2sLookup_releaseSession">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateTable2sLookup_releaseSession"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sLookup2portTable_releasePort">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sLookup2portTable_releasePort"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sessionDelete_req">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sessionDelete_req"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="txEng2sLookup_rev_req">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng2sLookup_rev_req"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sLookup2txEng_rev_rsp">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sLookup2txEng_rev_rsp"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i16.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i16.i16.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_i_i_nbreadreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="96" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="reverseLupInsertFifo_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="96" slack="0"/>
<pin id="106" dir="0" index="1" bw="96" slack="0"/>
<pin id="107" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reverseLupInsertFifo_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_i_i_268_nbreadreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i_268/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sessionID_V_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sessionID_V/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_15_i_i_nbreadreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_15_i_i/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sessionID_V_1_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sessionID_V_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="toeTuple_srcIp_V_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="toeTuple_srcIp_V/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln174_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="96" slack="0"/>
<pin id="147" dir="0" index="2" bw="96" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln174_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="16" slack="1"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln174_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="160" slack="0"/>
<pin id="161" dir="0" index="2" bw="112" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tupleValid_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tupleValid_addr_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tupleValid_load/2 store_ln282/2 store_ln269/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tupleValid_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tupleValid_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="reverseLookupTable_theirIp_V_addr_2_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverseLookupTable_theirIp_V_addr_2/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="3"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="273" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="274" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
<pin id="276" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="toeTuple_dstIp_V/4 store_ln268/4 releaseTuple_theirIp_V/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="reverseLookupTable_myPort_V_addr_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="16" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverseLookupTable_myPort_V_addr_2/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="3"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="toeTuple_srcPort_V/4 releaseTuple_myPort_V/4 store_ln268/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="reverseLookupTable_theirPort_V_addr_2_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverseLookupTable_theirPort_V_addr_2/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="3"/>
<pin id="224" dir="0" index="2" bw="0" slack="0"/>
<pin id="278" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="279" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="16" slack="1"/>
<pin id="281" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="toeTuple_dstPort_V/4 store_ln268/4 releaseTuple_theirPort_V/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="reverseLookupTable_myPort_V_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="2"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverseLookupTable_myPort_V_addr_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="reverseLookupTable_theirIp_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="2"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverseLookupTable_theirIp_V_addr/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="reverseLookupTable_myPort_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="2"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverseLookupTable_myPort_V_addr/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="reverseLookupTable_theirPort_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="10" slack="2"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverseLookupTable_theirPort_V_addr/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="reverseLookupTable_theirIp_V_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="16" slack="3"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverseLookupTable_theirIp_V_addr_1/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="reverseLookupTable_theirPort_V_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="16" slack="3"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reverseLookupTable_theirPort_V_addr_1/5 "/>
</bind>
</comp>

<comp id="283" class="1005" name="reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="toeTuple_srcPort_V releaseTuple_myPort_V "/>
</bind>
</comp>

<comp id="288" class="1004" name="insert_key_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="96" slack="0"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="insert_key_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="insert_value_theirIp_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="96" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="insert_value_theirIp_V/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="insert_value_myPort_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="96" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="8" slack="0"/>
<pin id="307" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="insert_value_myPort_V/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="insert_value_theirPort_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="96" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="8" slack="0"/>
<pin id="317" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="insert_value_theirPort_V/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln534_12_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_12/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln534_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln534_13_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_13/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_s_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="96" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="1"/>
<pin id="340" dir="0" index="2" bw="16" slack="1"/>
<pin id="341" dir="0" index="3" bw="32" slack="1"/>
<pin id="342" dir="0" index="4" bw="32" slack="0"/>
<pin id="343" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="112" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="4"/>
<pin id="351" dir="0" index="2" bw="16" slack="0"/>
<pin id="352" dir="0" index="3" bw="16" slack="1"/>
<pin id="353" dir="0" index="4" bw="32" slack="0"/>
<pin id="354" dir="0" index="5" bw="1" slack="0"/>
<pin id="355" dir="1" index="6" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_ln174_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="112" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln174_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="112" slack="0"/>
<pin id="369" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/6 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_i_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="376" class="1005" name="insert_key_V_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="1"/>
<pin id="378" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="insert_key_V "/>
</bind>
</comp>

<comp id="381" class="1005" name="insert_value_theirIp_V_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="3"/>
<pin id="383" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="insert_value_theirIp_V "/>
</bind>
</comp>

<comp id="386" class="1005" name="insert_value_myPort_V_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="3"/>
<pin id="388" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="insert_value_myPort_V "/>
</bind>
</comp>

<comp id="391" class="1005" name="insert_value_theirPort_V_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="3"/>
<pin id="393" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="insert_value_theirPort_V "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_i_i_268_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i_268 "/>
</bind>
</comp>

<comp id="400" class="1005" name="sessionID_V_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="4"/>
<pin id="402" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="sessionID_V "/>
</bind>
</comp>

<comp id="405" class="1005" name="zext_ln534_12_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="2"/>
<pin id="407" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln534_12 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tupleValid_addr_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="1"/>
<pin id="414" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tupleValid_addr_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="zext_ln534_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="2"/>
<pin id="419" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_15_i_i_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15_i_i "/>
</bind>
</comp>

<comp id="428" class="1005" name="sessionID_V_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sessionID_V_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tupleValid_load_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="3"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tupleValid_load "/>
</bind>
</comp>

<comp id="437" class="1005" name="reverseLookupTable_theirIp_V_addr_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="1"/>
<pin id="439" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="reverseLookupTable_theirIp_V_addr_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="reverseLookupTable_myPort_V_addr_2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="1"/>
<pin id="444" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="reverseLookupTable_myPort_V_addr_2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="reverseLookupTable_theirPort_V_addr_2_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="1"/>
<pin id="449" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="reverseLookupTable_theirPort_V_addr_2 "/>
</bind>
</comp>

<comp id="452" class="1005" name="reverseLookupTable_myPort_V_addr_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="1"/>
<pin id="454" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="reverseLookupTable_myPort_V_addr_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="toeTuple_dstIp_V_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="toeTuple_dstIp_V "/>
</bind>
</comp>

<comp id="462" class="1005" name="toeTuple_dstPort_V_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="1"/>
<pin id="464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="toeTuple_dstPort_V "/>
</bind>
</comp>

<comp id="467" class="1005" name="reverseLookupTable_theirIp_V_addr_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="1"/>
<pin id="469" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="reverseLookupTable_theirIp_V_addr_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="reverseLookupTable_theirPort_V_addr_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="1"/>
<pin id="474" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="reverseLookupTable_theirPort_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="88" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="94" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="187"><net_src comp="179" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="235" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="257"><net_src comp="242" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="258"><net_src comp="249" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="264"><net_src comp="4" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="259" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="282"><net_src comp="266" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="286"><net_src comp="208" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="291"><net_src comp="104" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="104" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="104" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="104" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="325"><net_src comp="118" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="344"><net_src comp="84" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="283" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="138" pin="2"/><net_sink comp="337" pin=4"/></net>

<net id="347"><net_src comp="337" pin="5"/><net_sink comp="144" pin=2"/></net>

<net id="356"><net_src comp="90" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="221" pin="7"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="283" pin="1"/><net_sink comp="348" pin=3"/></net>

<net id="359"><net_src comp="195" pin="7"/><net_sink comp="348" pin=4"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="348" pin=5"/></net>

<net id="365"><net_src comp="348" pin="6"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="92" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="375"><net_src comp="96" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="288" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="384"><net_src comp="292" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="389"><net_src comp="302" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="394"><net_src comp="312" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="399"><net_src comp="110" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="118" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="408"><net_src comp="322" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="415"><net_src comp="165" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="420"><net_src comp="327" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="427"><net_src comp="124" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="132" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="436"><net_src comp="172" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="188" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="445"><net_src comp="201" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="450"><net_src comp="214" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="455"><net_src comp="227" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="460"><net_src comp="195" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="337" pin=3"/></net>

<net id="465"><net_src comp="221" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="470"><net_src comp="259" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="475"><net_src comp="266" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="221" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reverseLookupTable_theirIp_V | {4 }
	Port: reverseLookupTable_myPort_V | {4 }
	Port: reverseLookupTable_theirPort_V | {4 }
	Port: tupleValid | {2 }
	Port: sLookup2portTable_releasePort | {6 }
	Port: sessionDelete_req | {6 }
	Port: sLookup2txEng_rev_rsp | {6 }
 - Input state : 
	Port: reverseLookupTableInterface : myIpAddress | {6 }
	Port: reverseLookupTableInterface : reverseLupInsertFifo | {1 }
	Port: reverseLookupTableInterface : reverseLookupTable_theirIp_V | {4 5 6 }
	Port: reverseLookupTableInterface : reverseLookupTable_myPort_V | {4 5 }
	Port: reverseLookupTableInterface : reverseLookupTable_theirPort_V | {4 5 6 }
	Port: reverseLookupTableInterface : tupleValid | {2 3 }
	Port: reverseLookupTableInterface : stateTable2sLookup_releaseSession | {2 }
	Port: reverseLookupTableInterface : txEng2sLookup_rev_req | {3 }
  - Chain level:
	State 1
	State 2
		tupleValid_addr_1 : 1
		tupleValid_load : 2
		store_ln282 : 2
		tupleValid_addr : 1
		store_ln269 : 2
	State 3
		br_ln277 : 1
	State 4
		reverseLookupTable_theirIp_V_addr_2 : 1
		toeTuple_dstIp_V : 2
		reverseLookupTable_myPort_V_addr_2 : 1
		toeTuple_srcPort_V : 2
		reverseLookupTable_theirPort_V_addr_2 : 1
		toeTuple_dstPort_V : 2
		releaseTuple_myPort_V : 1
		store_ln268 : 1
		store_ln268 : 1
		store_ln268 : 1
	State 5
		releaseTuple_theirIp_V : 1
		releaseTuple_theirPort_V : 1
	State 6
		write_ln174 : 1
		or_ln : 1
		or_ln174 : 2
		zext_ln174 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|
| Operation|            Functional Unit            |
|----------|---------------------------------------|
|          |        tmp_i_i_nbreadreq_fu_96        |
| nbreadreq|      tmp_i_i_268_nbreadreq_fu_110     |
|          |      tmp_15_i_i_nbreadreq_fu_124      |
|----------|---------------------------------------|
|          | reverseLupInsertFifo_read_read_fu_104 |
|   read   |        sessionID_V_read_fu_118        |
|          |       sessionID_V_1_read_fu_132       |
|          |      toeTuple_srcIp_V_read_fu_138     |
|----------|---------------------------------------|
|          |        write_ln174_write_fu_144       |
|   write  |        write_ln174_write_fu_151       |
|          |        write_ln174_write_fu_158       |
|----------|---------------------------------------|
|   trunc  |          insert_key_V_fu_288          |
|----------|---------------------------------------|
|          |     insert_value_theirIp_V_fu_292     |
|partselect|      insert_value_myPort_V_fu_302     |
|          |    insert_value_theirPort_V_fu_312    |
|----------|---------------------------------------|
|          |          zext_ln534_12_fu_322         |
|   zext   |           zext_ln534_fu_327           |
|          |          zext_ln534_13_fu_331         |
|          |           zext_ln174_fu_367           |
|----------|---------------------------------------|
|bitconcatenate|               p_s_fu_337              |
|          |              or_ln_fu_348             |
|----------|---------------------------------------|
|    or    |            or_ln174_fu_361            |
|----------|---------------------------------------|
|   Total  |                                       |
|----------|---------------------------------------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|             insert_key_V_reg_376            |   10   |
|        insert_value_myPort_V_reg_386        |   16   |
|        insert_value_theirIp_V_reg_381       |   32   |
|       insert_value_theirPort_V_reg_391      |   16   |
|                   reg_283                   |   16   |
|  reverseLookupTable_myPort_V_addr_1_reg_452 |   10   |
|  reverseLookupTable_myPort_V_addr_2_reg_442 |   10   |
| reverseLookupTable_theirIp_V_addr_1_reg_467 |   10   |
| reverseLookupTable_theirIp_V_addr_2_reg_437 |   10   |
|reverseLookupTable_theirPort_V_addr_1_reg_472|   10   |
|reverseLookupTable_theirPort_V_addr_2_reg_447|   10   |
|            sessionID_V_1_reg_428            |   16   |
|             sessionID_V_reg_400             |   16   |
|              tmp_15_i_i_reg_424             |    1   |
|             tmp_i_i_268_reg_396             |    1   |
|               tmp_i_i_reg_372               |    1   |
|           toeTuple_dstIp_V_reg_457          |   32   |
|          toeTuple_dstPort_V_reg_462         |   16   |
|          tupleValid_addr_1_reg_412          |   10   |
|           tupleValid_load_reg_433           |    1   |
|            zext_ln534_12_reg_405            |   64   |
|              zext_ln534_reg_417             |   64   |
+---------------------------------------------+--------+
|                    Total                    |   372  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_172 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_172 |  p1  |   2  |   1  |    2   |
| grp_access_fu_195 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_195 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_208 |  p0  |   5  |  10  |   50   ||    26   |
| grp_access_fu_221 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_221 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   142  || 2.90614 ||    86   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   86   |
|  Register |    -   |   372  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   372  |   86   |
+-----------+--------+--------+--------+
