
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.734073                       # Number of seconds simulated
sim_ticks                                734072601000                       # Number of ticks simulated
final_tick                               1419771991000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127345                       # Simulator instruction rate (inst/s)
host_op_rate                                   152233                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46740177                       # Simulator tick rate (ticks/s)
host_mem_usage                                2284524                       # Number of bytes of host memory used
host_seconds                                 15705.39                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2390873507                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst      1042240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    156960896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          158003136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1042240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1042240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     46259904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46259904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        16285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      2452514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2468799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        722811                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             722811                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1419805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    213822033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             215241838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1419805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1419805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        63018159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63018159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        63018159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1419805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    213822033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            278259997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2468799                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     722811                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2468799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   722811                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              157772096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  231040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                46253568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               158003136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46259904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3610                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    70                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            155990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            153277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            192467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            170020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             90977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            169338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            151561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            151631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            159120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            142811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           164281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           173203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           178186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           177362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           137902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             44188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             44172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             48903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             45677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             45164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            52581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            52049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42927                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  734072295500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2468799                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               722811                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2222506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  200835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  40648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  43708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  43718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  43792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  43814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1108233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.099337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.629610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.844199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       589584     53.20%     53.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       279606     25.23%     78.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91391      8.25%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        46079      4.16%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27966      2.52%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18435      1.66%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12985      1.17%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9732      0.88%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32455      2.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1108233                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        43639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.478448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.910762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    170.604039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         43373     99.39%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          161      0.37%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           42      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           21      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            9      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         43639                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        43639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.561149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.537029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.910805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31362     71.87%     71.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              547      1.25%     73.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11276     25.84%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              432      0.99%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         43639                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  50447281000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             96669574750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                12325945000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20463.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39213.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       214.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    215.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1711801                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  367859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     230000.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3936810360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2092449150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8819763540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1806151320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         49168126800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          37607978130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1759740960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    170232897420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     43519815840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      42235354200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           361192321710                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            492.038958                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         646988030500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2313520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   20840712000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 160336244250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 113333241750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   63929881500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 373319001500                       # Time in different power states
system.mem_ctrls_1.actEnergy               3976030380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2113295085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8781685920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1966405320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         49081462560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          37100163990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1756899360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    170334911460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     43391961120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      42539882550                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           361052793135                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            491.848889                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         648112809750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2294338000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   20803992000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 161573493000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 113000175750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   62861396000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 373539206250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    50                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          10121331                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           405328585                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10122355                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.042913                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     2.366844                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1021.633156                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.002311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.997689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          721                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881657317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881657317                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    228941487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       228941487                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    174404567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      174404567                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data       189013                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        189013                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       122950                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       122950                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       123917                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       123917                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    403346054                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        403346054                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    403535067                       # number of overall hits
system.cpu.dcache.overall_hits::total       403535067                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     15884225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15884225                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     16088351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16088351                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        12502                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12502                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          974                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          974                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            7                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     31972576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       31972576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     31985078                       # number of overall misses
system.cpu.dcache.overall_misses::total      31985078                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 479953647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 479953647000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 502855176545                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 502855176545                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     16944500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16944500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        98000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        98000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 982808823545                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 982808823545                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 982808823545                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 982808823545                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    244825712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    244825712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    190492918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    190492918                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       201515                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       201515                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       123924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       123924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       123924                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       123924                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    435318630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    435318630                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    435520145                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    435520145                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.064880                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064880                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.084456                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.084456                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.062040                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062040                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.007860                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007860                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000056                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000056                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.073446                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073446                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.073441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073441                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 30215.742159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30215.742159                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 31255.855653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31255.855653                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17396.817248                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17396.817248                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        14000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        14000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30739.119161                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30739.119161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30727.104169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30727.104169                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3313057                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          288                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            234949                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.101175                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4537458                       # number of writebacks
system.cpu.dcache.writebacks::total           4537458                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      7242198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7242198                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     14616649                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14616649                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     21858847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21858847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     21858847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21858847                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      8642027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8642027                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1471702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1471702                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         6719                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         6719                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          974                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          974                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            7                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     10113729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10113729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     10120448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10120448                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 251689260500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 251689260500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  52418562551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  52418562551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    251243000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    251243000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15970500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15970500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        91000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        91000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 304107823051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 304107823051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 304359066051                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 304359066051                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.007726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.033342                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033342                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.007860                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007860                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000056                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.023233                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023233                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.023238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023238                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29123.868798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29123.868798                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 35617.647153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35617.647153                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 37392.915612                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 37392.915612                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 16396.817248                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16396.817248                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 30068.812705                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30068.812705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 30073.675202                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30073.675202                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           4318233                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.896958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           358733604                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4318745                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             83.064317                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     2.483972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   508.412986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.004852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.992994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         707696913                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        707696913                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    347114796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       347114796                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    347114796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        347114796                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    347114796                       # number of overall hits
system.cpu.icache.overall_hits::total       347114796                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      4574498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4574498                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      4574498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4574498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      4574498                       # number of overall misses
system.cpu.icache.overall_misses::total       4574498                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  60070391995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  60070391995                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  60070391995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  60070391995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  60070391995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  60070391995                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    351689294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    351689294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    351689294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    351689294                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    351689294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    351689294                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.013007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.013007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.013007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13131.581213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13131.581213                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13131.581213                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13131.581213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13131.581213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13131.581213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3202                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                87                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.804598                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      4318233                       # number of writebacks
system.cpu.icache.writebacks::total           4318233                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       256173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       256173                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       256173                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       256173                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       256173                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       256173                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      4318325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4318325                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      4318325                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4318325                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      4318325                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4318325                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  53799177496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  53799177496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  53799177496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  53799177496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  53799177496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  53799177496                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.012279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.012279                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012279                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.012279                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012279                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12458.343801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12458.343801                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12458.343801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12458.343801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12458.343801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12458.343801                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   2478678                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    28991215                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2511446                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.543635                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      187.280571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         25.252365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        864.935482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   560.443012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 31130.088570                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.026396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.017103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.950015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5743                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 228247286                       # Number of tag accesses
system.l2.tags.data_accesses                228247286                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4537458                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4537458                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3822654                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3822654                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data           83                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1006802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1006802                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      4301814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4301814                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      6661815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6661815                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       4301814                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       7668617                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11970431                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      4301814                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      7668617                       # number of overall hits
system.l2.overall_hits::total                11970431                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       465755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              465755                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        16399                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16399                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1986959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1986959                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        16399                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2452714                       # number of demand (read+write) misses
system.l2.demand_misses::total                2469113                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        16399                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2452714                       # number of overall misses
system.l2.overall_misses::total               2469113                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data       201000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       201000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  39529516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39529516000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   1540651500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1540651500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 168416151000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 168416151000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1540651500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 207945667000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     209486318500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1540651500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 207945667000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    209486318500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4537458                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4537458                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3822654                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3822654                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               91                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1472557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1472557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      4318213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4318213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      8648774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8648774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      4318213                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     10121331                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14439544                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      4318213                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     10121331                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14439544                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.087912                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.087912                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.316290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.316290                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.003798                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003798                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.229739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229739                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.003798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.242331                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170997                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.003798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.242331                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170997                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        25125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        25125                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84871.909051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84871.909051                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 93947.893164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93947.893164                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 84760.758023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84760.758023                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 93947.893164                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 84781.864906                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84842.742515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 93947.893164                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 84781.864906                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84842.742515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               722811                       # number of writebacks
system.l2.writebacks::total                    722811                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst          114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           114                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data          199                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          199                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst          114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data          199                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 313                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst          114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data          199                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                313                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          310                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           310                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       465755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         465755                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        16285                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16285                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1986760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1986760                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        16285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      2452515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2468800                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        16285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      2452515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2468800                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       121000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       121000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  34871966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34871966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   1367084500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1367084500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 148532753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 148532753000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1367084500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 183404719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 184771803500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1367084500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 183404719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 184771803500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.087912                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.087912                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.316290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.316290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.003771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.229716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.229716                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.003771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.242312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.003771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.242312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170975                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        15125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15125                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74871.909051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74871.909051                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 83947.466994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83947.466994                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 74761.296281                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74761.296281                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 83947.466994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74782.302657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74842.759033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 83947.466994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74782.302657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74842.759033                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       4936653                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2468526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2003045                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       722811                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1745034                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            465754                       # Transaction distribution
system.membus.trans_dist::ReadExResp           465754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2003045                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7405452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7405452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    204263040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               204263040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2468808                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2468808    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2468808                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3913948500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6664140250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       267540195                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    207045921                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     12011975                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    172542347                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       125270453                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     72.602729                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        17250039                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1743                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      7616932                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      6945135                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       671797                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted      1186142                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1419771991000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1468145207                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    441280924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1251784143                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           267540195                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    149465627                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1005099684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        24108976                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                143                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          546                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        15544                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         351689295                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4541115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1458451544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.032888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.289353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        819674446     56.20%     56.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        140555383      9.64%     65.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        128802840      8.83%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        369418875     25.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1458451544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.182230                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.852630                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        408772275                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     447428696                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         569525726                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      22174945                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       10549896                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    117596132                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1528043                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1406052930                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      32282367                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       10549896                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        439739795                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       265045064                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      6018758                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         558845741                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     178252285                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1375005300                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      13135980                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      24048166                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5271142                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       71850991                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       90632167                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents       657271                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1695695612                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6223505922                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1567551423                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       236670                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1485831696                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        209863882                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       130116                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       128168                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          52388950                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    274430297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    212768079                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     17745358                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     50114968                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1360996048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       382204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1296935019                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5604746                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    149866098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    372271374                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10382                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1458451544                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.889255                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.031185                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    712532631     48.86%     48.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    334701116     22.95%     71.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    284200532     19.49%     91.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    114241745      7.83%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     12770412      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         4698      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          404      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            6      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1458451544                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        83748269     32.15%     32.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          18871      0.01%     32.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv           41548      0.02%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            1      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            2      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt           34      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc           29      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            1      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       93283778     35.81%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      83367589     32.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     825894930     63.68%     63.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1671497      0.13%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        545200      0.04%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd         5469      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp         4990      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        12615      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         3822      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        14449      0.00%     63.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        14328      0.00%     63.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc         4341      0.00%     63.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    264461809     20.39%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    204255688     15.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        29592      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        16289      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1296935019                       # Type of FU issued
system.switch_cpus.iq.rate                   0.883383                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           260460122                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.200827                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4318184338                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1511159866                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1272176465                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       202108                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       130619                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        98519                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1557294055                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          101086                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      6952195                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     39693994                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       161745                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        47522                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     16129834                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3510014                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       506972                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       10549896                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        70635241                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      62010679                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1361404244                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     274430297                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    212768079                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       128111                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         524352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      61288886                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        47522                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5630162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      5492880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     11123042                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1282572620                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     258332319                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     14362395                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 25992                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            460604150                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        222134635                       # Number of branches executed
system.switch_cpus.iew.exec_stores          202271831                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.873601                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1273899947                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1272274984                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         597321864                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1024695140                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.866587                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.582926                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    136912600                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       371822                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     10507383                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1435526092                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.843950                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.549436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    872050499     60.75%     60.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    304092460     21.18%     81.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    111766216      7.79%     89.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66441544      4.63%     94.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25038313      1.74%     96.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12924129      0.90%     96.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9521576      0.66%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6871581      0.48%     98.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26819774      1.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1435526092                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1211512136                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              431374536                       # Number of memory references committed
system.switch_cpus.commit.loads             234736294                       # Number of loads committed
system.switch_cpus.commit.membars              247848                       # Number of memory barriers committed
system.switch_cpus.commit.branches          211196156                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts              90013                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1018791237                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     13557559                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    777930137     64.21%     64.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1617578      0.13%     64.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       536852      0.04%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd         5037      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp         4084      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        11372      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         3659      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc        11285      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        13488      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc         4108      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    234710903     19.37%     83.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    196622569     16.23%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        25391      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        15673      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1211512136                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      26819774                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2757130404                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2719861305                       # The number of ROB writes
system.switch_cpus.timesIdled                 1934248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 9693663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1211512136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.468145                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.468145                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.681132                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.681132                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1390197302                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       739491972                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            191946                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           134180                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4557242776                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        812367431                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       445623668                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         534726                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     28879318                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14439559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       668284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12256                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           91                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1419771991000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12967099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5260269                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4318233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7339740                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              91                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             98                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1472557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1472557                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4318325                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8648774                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     12954771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30364189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              43318960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    552732544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    938162496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1490895040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2478790                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46267072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16918432                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040229                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.196522                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16237918     95.98%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 680423      4.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     91      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16918432                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23295350000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6479848768                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15183476133                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
