# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlib work
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:09:48 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity barrel_shifter
# -- Compiling architecture behavior of barrel_shifter
# -- Compiling entity control_unit
# -- Compiling architecture dataflow of control_unit
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# ** Error: (vcom-11) Could not find work.mips_types.
# ** Error (suppressible): /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd(21): (vcom-1195) Cannot find expanded name "work.MIPS_types".
# ** Error: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd(21): Unknown expanded name.
# ** Note: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd(23): VHDL Compiler exiting
# End time: 10:09:48 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:09:50 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# End time: 10:09:50 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:09:52 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd(14): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
# End time: 10:09:52 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:10:01 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity barrel_shifter
# -- Compiling architecture behavior of barrel_shifter
# End time: 10:10:01 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:10:03 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit
# -- Compiling architecture dataflow of control_unit
# End time: 10:10:03 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:10:05 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 10:10:06 on Oct 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:10:08 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.mips_types.
# ** Error (suppressible): /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd(21): (vcom-1195) Cannot find expanded name "work.MIPS_types".
# ** Error: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd(21): Unknown expanded name.
# ** Note: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd(23): VHDL Compiler exiting
# End time: 10:10:08 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:10:10 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pc_fetch_logic
# -- Compiling architecture structural of pc_fetch_logic
# End time: 10:10:10 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:10:21 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# End time: 10:10:21 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:10:23 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
# End time: 10:10:23 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:10:27 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity barrel_shifter
# -- Compiling architecture behavior of barrel_shifter
# -- Compiling entity control_unit
# -- Compiling architecture dataflow of control_unit
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# ** Error: (vcom-11) Could not find work.mips_types.
# ** Error (suppressible): /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd(21): (vcom-1195) Cannot find expanded name "work.MIPS_types".
# ** Error: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd(21): Unknown expanded name.
# ** Note: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/MIPS_Processor.vhd(23): VHDL Compiler exiting
# End time: 10:10:28 on Oct 23,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vsim work.tb_fetch_logic -voptargs=+acc
# vsim work.tb_fetch_logic -voptargs="+acc" 
# Start time: 10:10:43 on Oct 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(0)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(1)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(2)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(3)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(4)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(5)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(6)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(7)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(8)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(9)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(10)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(11)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(12)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(13)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(14)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(15)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(16)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(17)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(18)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(19)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(20)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(21)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(22)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(23)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(24)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(25)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(26)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(27)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(28)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(29)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(30)
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd(39): (vopt-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#         Region: /tb_fetch_logic/DUT/G_NBit_DFFG(31)
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=33.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch_logic(behavior)#1
# Loading work.pc_fetch_logic(structural)#1
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(0) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(1) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(2) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(3) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(4) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(5) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(6) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(7) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(8) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(9) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(10) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(11) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(12) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(13) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(14) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(15) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(16) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(17) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(18) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(19) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(20) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(21) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(22) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(23) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(24) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(25) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(26) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(27) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(28) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(29) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(30) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-3473) Component instance "ONESCOMPI : pc_fetch_logic_dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_fetch_logic/DUT/G_NBit_DFFG(31) File: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_fetch_logic/DUT/o_Q(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_fetch_logic/s_Q(31 downto 0).
add wave -position insertpoint  \
sim:/tb_fetch_logic/gCLK_HPER \
sim:/tb_fetch_logic/s_CLK \
sim:/tb_fetch_logic/s_RST \
sim:/tb_fetch_logic/s_WE \
sim:/tb_fetch_logic/s_D \
sim:/tb_fetch_logic/s_Q \
sim:/tb_fetch_logic/cCLK_PER
run 1250
# Causality operation skipped due to absence of debug database file
# Break key hit
quit -sim
# End time: 10:12:18 on Oct 23,2024, Elapsed time: 0:01:35
# Errors: 0, Warnings: 66
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:12:55 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity barrel_shifter
# -- Compiling architecture behavior of barrel_shifter
# End time: 10:12:55 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:13:00 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity barrel_shifter
# -- Compiling architecture behavior of barrel_shifter
# -- Compiling entity control_unit
# -- Compiling architecture dataflow of control_unit
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity pc_fetch_logic
# -- Compiling architecture structural of pc_fetch_logic
# -- Compiling entity pc_fetch_logic_dffg
# -- Compiling architecture mixed of pc_fetch_logic_dffg
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd(14): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# End time: 10:13:00 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_fetch_logic
# vsim -voptargs="+acc" work.tb_fetch_logic 
# Start time: 10:13:18 on Oct 23,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch_logic(behavior)#1
# Loading work.pc_fetch_logic(structural)#1
# Loading work.pc_fetch_logic_dffg(mixed)#1
add wave -position insertpoint  \
sim:/tb_fetch_logic/gCLK_HPER \
sim:/tb_fetch_logic/s_CLK \
sim:/tb_fetch_logic/s_RST \
sim:/tb_fetch_logic/s_WE \
sim:/tb_fetch_logic/s_D \
sim:/tb_fetch_logic/s_Q \
sim:/tb_fetch_logic/cCLK_PER
run 1250
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:15:00 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
# End time: 10:15:00 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:15:03 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# End time: 10:15:03 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:17:25 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# End time: 10:17:25 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:17:36 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# End time: 10:17:36 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:17:38 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic_dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pc_fetch_logic_dffg
# -- Compiling architecture mixed of pc_fetch_logic_dffg
# End time: 10:17:38 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:17:39 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_control_unit
# -- Compiling architecture behavior of tb_control_unit
# End time: 10:17:39 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:17:41 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pc_fetch_logic
# -- Compiling architecture structural of pc_fetch_logic
# End time: 10:17:41 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:17:45 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/mem.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/control_unit.vhd /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/barrel_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity control_unit
# -- Compiling architecture dataflow of control_unit
# -- Compiling entity barrel_shifter
# -- Compiling architecture behavior of barrel_shifter
# End time: 10:17:45 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_fetch_logic
# End time: 10:17:53 on Oct 23,2024, Elapsed time: 0:04:35
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_fetch_logic 
# Start time: 10:17:53 on Oct 23,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch_logic(behavior)#1
# Loading work.pc_fetch_logic(structural)#1
# Loading work.pc_fetch_logic_dffg(mixed)#1
add wave -position insertpoint  \
sim:/tb_fetch_logic/gCLK_HPER \
sim:/tb_fetch_logic/s_CLK \
sim:/tb_fetch_logic/s_RST \
sim:/tb_fetch_logic/s_D \
sim:/tb_fetch_logic/s_Q \
sim:/tb_fetch_logic/cCLK_PER
run 1250
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:19:03 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# ** Error: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(19): near ":=": (vcom-1576) expecting ':'.
# ** Note: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(85): VHDL Compiler exiting
# End time: 10:19:03 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:19:23 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# ** Error: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(80): near ";": syntax error
# ** Note: /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd(85): VHDL Compiler exiting
# End time: 10:19:23 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:19:42 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# End time: 10:19:42 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 10:20:07 on Oct 23,2024, Elapsed time: 0:02:14
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:20:11 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_logic
# -- Compiling architecture behavior of tb_fetch_logic
# End time: 10:20:11 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_fetch_logic
# vsim -voptargs="+acc" work.tb_fetch_logic 
# Start time: 10:20:17 on Oct 23,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch_logic(behavior)#1
# Loading work.pc_fetch_logic(structural)#1
# Loading work.pc_fetch_logic_dffg(mixed)#1
add wave -position insertpoint  \
sim:/tb_fetch_logic/gCLK_HPER \
sim:/tb_fetch_logic/s_CLK \
sim:/tb_fetch_logic/s_RST \
sim:/tb_fetch_logic/s_D \
sim:/tb_fetch_logic/s_Q
run 1250
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 10:28:21 on Oct 23,2024
# vcom -reportprogress 300 -work work /home/jjmetzen/CPRE381/381Project1/381Project1/ProjectFiles/tb_pc_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_pc_fetch_logic
# -- Compiling architecture behavior of tb_pc_fetch_logic
# End time: 10:28:21 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:28:32 on Oct 23,2024, Elapsed time: 0:08:15
# Errors: 0, Warnings: 1
