{
  "design": {
    "design_info": {
      "boundary_crc": "0x7FA2C0CFF7912030",
      "device": "xcvu9p-flgb2104-3-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "pcie": {
        "bridge_input_clk": "",
        "pcie_bridge": "",
        "one": ""
      },
      "axi_revision": "",
      "system_interconnect": "",
      "bank_0": {
        "axi4_master_plug": "",
        "system_ila": "",
        "zero": "",
        "reset_inverter": "",
        "ddr4": "",
        "fill_ram": ""
      },
      "control": "",
      "bank_1": {
        "axi4_master_plug": "",
        "system_ila": "",
        "zero": "",
        "reset_inverter": "",
        "ddr4": "",
        "fill_ram": ""
      },
      "bank_2": {
        "axi4_master_plug": "",
        "system_ila": "",
        "zero": "",
        "reset_inverter": "",
        "ddr4": "",
        "fill_ram": ""
      },
      "bank_3": {
        "axi4_master_plug": "",
        "system_ila": "",
        "zero": "",
        "reset_inverter": "",
        "ddr4": "",
        "fill_ram": ""
      }
    },
    "interface_ports": {
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "m0_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "m0_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "16",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ADF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        }
      },
      "m1_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ADF2G72PZ-2G3",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        }
      },
      "m2_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ADF2G72PZ-2G3",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        }
      },
      "m3_ddr4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ADF2G72PZ-2G3",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        }
      },
      "m1_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "m2_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "m3_ddr4_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "pcie": {
        "interface_ports": {
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "O"
          }
        },
        "components": {
          "bridge_input_clk": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_0_0",
            "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
            "inst_hier_path": "pcie/bridge_input_clk",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "top_level_xdma_0_0",
            "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
            "inst_hier_path": "pcie/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A03F"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "923F"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "933F"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "en_axi_master_if": {
                "value": "true"
              },
              "en_axi_slave_if": {
                "value": "true"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pcie_blk_locn": {
                "value": "X1Y2"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_bar1_enabled": {
                "value": "true"
              },
              "pf0_bar1_scale": {
                "value": "Megabytes"
              },
              "pf0_bar1_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X16"
              },
              "plltype": {
                "value": "QPLL1"
              }
            },
            "interface_ports": {
              "S_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_B"
              },
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                },
                "S_AXI_B": {
                  "address_blocks": {
                    "BAR0": {
                      "base_address": "0",
                      "range": "1M",
                      "width": "20",
                      "usage": "memory",
                      "offset_base_param": "axibar_0",
                      "offset_high_param": "axibar_highaddr_0"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_3",
            "xci_path": "ip/top_level_xlconstant_0_3/top_level_xlconstant_0_3.xci",
            "inst_hier_path": "pcie/one"
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie_refclk",
              "bridge_input_clk/CLK_IN_D"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI_B",
              "pcie_bridge/M_AXI_B"
            ]
          },
          "pcie_bridge_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "pcie_bridge/pcie_mgt"
            ]
          }
        },
        "nets": {
          "one_dout": {
            "ports": [
              "one/dout",
              "pcie_bridge/sys_rst_n"
            ]
          },
          "pcie_bridge_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "axi_aclk"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "axi_aresetn"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "bridge_input_clk/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "bridge_input_clk/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          }
        }
      },
      "axi_revision": {
        "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
        "xci_name": "top_level_axi_revision_0_0",
        "xci_path": "ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0.xci",
        "inst_hier_path": "axi_revision",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_revision",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "system_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "top_level_smartconnect_0_0",
        "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
        "inst_hier_path": "system_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "bank_0": {
        "interface_ports": {
          "ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          }
        },
        "ports": {
          "start_write_async": {
            "direction": "I"
          },
          "start_read_async": {
            "direction": "I"
          }
        },
        "components": {
          "axi4_master_plug": {
            "vlnv": "xilinx.com:module_ref:axi4_master_plug:1.0",
            "xci_name": "top_level_axi4_master_plug_0_0",
            "xci_path": "ip/top_level_axi4_master_plug_0_0/top_level_axi4_master_plug_0_0.xci",
            "inst_hier_path": "bank_0/axi4_master_plug",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi4_master_plug",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "AXI_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "AXI_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "system_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_0_0",
            "xci_path": "ip/top_level_system_ila_0_0/top_level_system_ila_0_0.xci",
            "inst_hier_path": "bank_0/system_ila",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "2048"
              },
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_OF_PROBES": {
                "value": "3"
              }
            },
            "interface_ports": {
              "SLOT_0_AXI": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "zero": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_4",
            "xci_path": "ip/top_level_xlconstant_0_4/top_level_xlconstant_0_4.xci",
            "inst_hier_path": "bank_0/zero",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "reset_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "top_level_util_vector_logic_0_0",
            "xci_path": "ip/top_level_util_vector_logic_0_0/top_level_util_vector_logic_0_0.xci",
            "inst_hier_path": "bank_0/reset_inverter",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "ddr4": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "top_level_ddr4_0_0",
            "xci_path": "ip/top_level_ddr4_0_0/top_level_ddr4_0_0.xci",
            "inst_hier_path": "bank_0/ddr4",
            "parameters": {
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_CasWriteLatency": {
                "value": "16"
              },
              "C0.DDR4_CustomParts": {
                "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv"
              },
              "C0.DDR4_DataWidth": {
                "value": "72"
              },
              "C0.DDR4_EN_PARITY": {
                "value": "true"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "9996"
              },
              "C0.DDR4_MemoryPart": {
                "value": "MTA18ADF2G72PZ-2G3"
              },
              "C0.DDR4_MemoryType": {
                "value": "RDIMMs"
              },
              "C0.DDR4_TimePeriod": {
                "value": "833"
              },
              "C0.DDR4_isCustom": {
                "value": "true"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI_CTRL": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
              },
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR4_MEMORY_MAP_CTRL": {
                  "address_blocks": {
                    "C0_REG": {
                      "base_address": "0",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "fill_ram": {
            "vlnv": "xilinx.com:module_ref:fill_ram:1.0",
            "xci_name": "top_level_fill_ram_0_0",
            "xci_path": "ip/top_level_fill_ram_0_0/top_level_fill_ram_0_0.xci",
            "inst_hier_path": "bank_0/fill_ram",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fill_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_0_0_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "elapsed": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "idle": {
                "direction": "O"
              },
              "read_duration": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "start_write_async": {
                "direction": "I"
              },
              "start_read_async": {
                "direction": "I"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          }
        },
        "interface_nets": {
          "C0_SYS_CLK_0_1": {
            "interface_ports": [
              "ddr4_clk",
              "ddr4/C0_SYS_CLK"
            ]
          },
          "axi4_master_plug_0_AXI": {
            "interface_ports": [
              "axi4_master_plug/AXI",
              "ddr4/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "ddr4",
              "ddr4/C0_DDR4"
            ]
          },
          "fill_ram_M_AXI": {
            "interface_ports": [
              "fill_ram/M_AXI",
              "ddr4/C0_DDR4_S_AXI",
              "system_ila/SLOT_0_AXI"
            ]
          }
        },
        "nets": {
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk",
              "system_ila/clk",
              "axi4_master_plug/clk",
              "fill_ram/clk"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk_sync_rst",
              "reset_inverter/Op1",
              "fill_ram/reset"
            ]
          },
          "ddr4_0_c0_init_calib_complete": {
            "ports": [
              "ddr4/c0_init_calib_complete",
              "system_ila/probe0"
            ]
          },
          "fill_ram_0_elapsed": {
            "ports": [
              "fill_ram/elapsed",
              "system_ila/probe1"
            ]
          },
          "fill_ram_read_duration": {
            "ports": [
              "fill_ram/read_duration",
              "system_ila/probe2"
            ]
          },
          "reset_inverter_Res": {
            "ports": [
              "reset_inverter/Res",
              "ddr4/c0_ddr4_aresetn"
            ]
          },
          "start_read_async_1": {
            "ports": [
              "start_read_async",
              "fill_ram/start_read_async"
            ]
          },
          "start_write_async_1": {
            "ports": [
              "start_write_async",
              "fill_ram/start_write_async"
            ]
          },
          "zero_dout": {
            "ports": [
              "zero/dout",
              "ddr4/sys_rst"
            ]
          }
        }
      },
      "control": {
        "vlnv": "xilinx.com:module_ref:control:1.0",
        "xci_name": "top_level_control_0_0",
        "xci_path": "ip/top_level_control_0_0/top_level_control_0_0.xci",
        "inst_hier_path": "control",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start_write": {
            "direction": "O"
          },
          "start_read": {
            "direction": "O"
          }
        }
      },
      "bank_1": {
        "interface_ports": {
          "ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          }
        },
        "ports": {
          "start_write_async": {
            "direction": "I"
          },
          "start_read_async": {
            "direction": "I"
          }
        },
        "components": {
          "axi4_master_plug": {
            "vlnv": "xilinx.com:module_ref:axi4_master_plug:1.0",
            "xci_name": "top_level_axi4_master_plug_1",
            "xci_path": "ip/top_level_axi4_master_plug_1/top_level_axi4_master_plug_1.xci",
            "inst_hier_path": "bank_1/axi4_master_plug",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi4_master_plug",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "AXI_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "AXI_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "system_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_1",
            "xci_path": "ip/top_level_system_ila_1/top_level_system_ila_1.xci",
            "inst_hier_path": "bank_1/system_ila",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "2048"
              },
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_OF_PROBES": {
                "value": "3"
              }
            },
            "interface_ports": {
              "SLOT_0_AXI": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "zero": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_zero_0",
            "xci_path": "ip/top_level_zero_0/top_level_zero_0.xci",
            "inst_hier_path": "bank_1/zero",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "reset_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "top_level_reset_inverter_0",
            "xci_path": "ip/top_level_reset_inverter_0/top_level_reset_inverter_0.xci",
            "inst_hier_path": "bank_1/reset_inverter",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "ddr4": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "top_level_ddr4_1",
            "xci_path": "ip/top_level_ddr4_1/top_level_ddr4_1.xci",
            "inst_hier_path": "bank_1/ddr4",
            "parameters": {
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_CasWriteLatency": {
                "value": "16"
              },
              "C0.DDR4_CustomParts": {
                "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv"
              },
              "C0.DDR4_DataWidth": {
                "value": "72"
              },
              "C0.DDR4_EN_PARITY": {
                "value": "true"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "9996"
              },
              "C0.DDR4_MemoryPart": {
                "value": "MTA18ADF2G72PZ-2G3"
              },
              "C0.DDR4_MemoryType": {
                "value": "RDIMMs"
              },
              "C0.DDR4_TimePeriod": {
                "value": "833"
              },
              "C0.DDR4_isCustom": {
                "value": "true"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI_CTRL": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
              },
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR4_MEMORY_MAP_CTRL": {
                  "address_blocks": {
                    "C0_REG": {
                      "base_address": "0",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "fill_ram": {
            "vlnv": "xilinx.com:module_ref:fill_ram:1.0",
            "xci_name": "top_level_fill_ram_1",
            "xci_path": "ip/top_level_fill_ram_1/top_level_fill_ram_1.xci",
            "inst_hier_path": "bank_1/fill_ram",
            "parameters": {
              "CHANNEL": {
                "value": "1"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fill_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_1_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "elapsed": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "idle": {
                "direction": "O"
              },
              "read_duration": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "start_write_async": {
                "direction": "I"
              },
              "start_read_async": {
                "direction": "I"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          }
        },
        "interface_nets": {
          "C0_SYS_CLK_0_1": {
            "interface_ports": [
              "ddr4_clk",
              "ddr4/C0_SYS_CLK"
            ]
          },
          "axi4_master_plug_0_AXI": {
            "interface_ports": [
              "axi4_master_plug/AXI",
              "ddr4/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "ddr4",
              "ddr4/C0_DDR4"
            ]
          },
          "fill_ram_M_AXI": {
            "interface_ports": [
              "fill_ram/M_AXI",
              "ddr4/C0_DDR4_S_AXI",
              "system_ila/SLOT_0_AXI"
            ]
          }
        },
        "nets": {
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk",
              "system_ila/clk",
              "axi4_master_plug/clk",
              "fill_ram/clk"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk_sync_rst",
              "reset_inverter/Op1",
              "fill_ram/reset"
            ]
          },
          "ddr4_0_c0_init_calib_complete": {
            "ports": [
              "ddr4/c0_init_calib_complete",
              "system_ila/probe0"
            ]
          },
          "fill_ram_0_elapsed": {
            "ports": [
              "fill_ram/elapsed",
              "system_ila/probe1"
            ]
          },
          "fill_ram_read_duration": {
            "ports": [
              "fill_ram/read_duration",
              "system_ila/probe2"
            ]
          },
          "reset_inverter_Res": {
            "ports": [
              "reset_inverter/Res",
              "ddr4/c0_ddr4_aresetn"
            ]
          },
          "start_read_async_1": {
            "ports": [
              "start_read_async",
              "fill_ram/start_read_async"
            ]
          },
          "start_write_async_1": {
            "ports": [
              "start_write_async",
              "fill_ram/start_write_async"
            ]
          },
          "zero_dout": {
            "ports": [
              "zero/dout",
              "ddr4/sys_rst"
            ]
          }
        }
      },
      "bank_2": {
        "interface_ports": {
          "ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          }
        },
        "ports": {
          "start_write_async": {
            "direction": "I"
          },
          "start_read_async": {
            "direction": "I"
          }
        },
        "components": {
          "axi4_master_plug": {
            "vlnv": "xilinx.com:module_ref:axi4_master_plug:1.0",
            "xci_name": "top_level_axi4_master_plug_2",
            "xci_path": "ip/top_level_axi4_master_plug_2/top_level_axi4_master_plug_2.xci",
            "inst_hier_path": "bank_2/axi4_master_plug",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi4_master_plug",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_2_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "AXI_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "AXI_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_2_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "system_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_2",
            "xci_path": "ip/top_level_system_ila_2/top_level_system_ila_2.xci",
            "inst_hier_path": "bank_2/system_ila",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "2048"
              },
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_OF_PROBES": {
                "value": "3"
              }
            },
            "interface_ports": {
              "SLOT_0_AXI": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "zero": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_zero_1",
            "xci_path": "ip/top_level_zero_1/top_level_zero_1.xci",
            "inst_hier_path": "bank_2/zero",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "reset_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "top_level_reset_inverter_1",
            "xci_path": "ip/top_level_reset_inverter_1/top_level_reset_inverter_1.xci",
            "inst_hier_path": "bank_2/reset_inverter",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "ddr4": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "top_level_ddr4_2",
            "xci_path": "ip/top_level_ddr4_2/top_level_ddr4_2.xci",
            "inst_hier_path": "bank_2/ddr4",
            "parameters": {
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_CasWriteLatency": {
                "value": "16"
              },
              "C0.DDR4_CustomParts": {
                "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv"
              },
              "C0.DDR4_DataWidth": {
                "value": "72"
              },
              "C0.DDR4_EN_PARITY": {
                "value": "true"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "9996"
              },
              "C0.DDR4_MemoryPart": {
                "value": "MTA18ADF2G72PZ-2G3"
              },
              "C0.DDR4_MemoryType": {
                "value": "RDIMMs"
              },
              "C0.DDR4_TimePeriod": {
                "value": "833"
              },
              "C0.DDR4_isCustom": {
                "value": "true"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI_CTRL": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
              },
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR4_MEMORY_MAP_CTRL": {
                  "address_blocks": {
                    "C0_REG": {
                      "base_address": "0",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "fill_ram": {
            "vlnv": "xilinx.com:module_ref:fill_ram:1.0",
            "xci_name": "top_level_fill_ram_2",
            "xci_path": "ip/top_level_fill_ram_2/top_level_fill_ram_2.xci",
            "inst_hier_path": "bank_2/fill_ram",
            "parameters": {
              "CHANNEL": {
                "value": "3"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fill_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_2_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_2_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "elapsed": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "idle": {
                "direction": "O"
              },
              "read_duration": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "start_write_async": {
                "direction": "I"
              },
              "start_read_async": {
                "direction": "I"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          }
        },
        "interface_nets": {
          "C0_SYS_CLK_0_1": {
            "interface_ports": [
              "ddr4_clk",
              "ddr4/C0_SYS_CLK"
            ]
          },
          "axi4_master_plug_0_AXI": {
            "interface_ports": [
              "axi4_master_plug/AXI",
              "ddr4/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "ddr4",
              "ddr4/C0_DDR4"
            ]
          },
          "fill_ram_M_AXI": {
            "interface_ports": [
              "fill_ram/M_AXI",
              "ddr4/C0_DDR4_S_AXI",
              "system_ila/SLOT_0_AXI"
            ]
          }
        },
        "nets": {
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk",
              "system_ila/clk",
              "axi4_master_plug/clk",
              "fill_ram/clk"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk_sync_rst",
              "reset_inverter/Op1",
              "fill_ram/reset"
            ]
          },
          "ddr4_0_c0_init_calib_complete": {
            "ports": [
              "ddr4/c0_init_calib_complete",
              "system_ila/probe0"
            ]
          },
          "fill_ram_0_elapsed": {
            "ports": [
              "fill_ram/elapsed",
              "system_ila/probe1"
            ]
          },
          "fill_ram_read_duration": {
            "ports": [
              "fill_ram/read_duration",
              "system_ila/probe2"
            ]
          },
          "reset_inverter_Res": {
            "ports": [
              "reset_inverter/Res",
              "ddr4/c0_ddr4_aresetn"
            ]
          },
          "start_read_async_1": {
            "ports": [
              "start_read_async",
              "fill_ram/start_read_async"
            ]
          },
          "start_write_async_1": {
            "ports": [
              "start_write_async",
              "fill_ram/start_write_async"
            ]
          },
          "zero_dout": {
            "ports": [
              "zero/dout",
              "ddr4/sys_rst"
            ]
          }
        }
      },
      "bank_3": {
        "interface_ports": {
          "ddr4_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "ddr4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          }
        },
        "ports": {
          "start_write_async": {
            "direction": "I"
          },
          "start_read_async": {
            "direction": "I"
          }
        },
        "components": {
          "axi4_master_plug": {
            "vlnv": "xilinx.com:module_ref:axi4_master_plug:1.0",
            "xci_name": "top_level_axi4_master_plug_3",
            "xci_path": "ip/top_level_axi4_master_plug_3/top_level_axi4_master_plug_3.xci",
            "inst_hier_path": "bank_3/axi4_master_plug",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi4_master_plug",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_3_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "AXI_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "AXI_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "AXI",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_3_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "AXI": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "system_ila": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "top_level_system_ila_3",
            "xci_path": "ip/top_level_system_ila_3/top_level_system_ila_3.xci",
            "inst_hier_path": "bank_3/system_ila",
            "parameters": {
              "C_DATA_DEPTH": {
                "value": "2048"
              },
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_OF_PROBES": {
                "value": "3"
              }
            },
            "interface_ports": {
              "SLOT_0_AXI": {
                "mode": "Monitor",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            }
          },
          "zero": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_zero_2",
            "xci_path": "ip/top_level_zero_2/top_level_zero_2.xci",
            "inst_hier_path": "bank_3/zero",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "reset_inverter": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "top_level_reset_inverter_2",
            "xci_path": "ip/top_level_reset_inverter_2/top_level_reset_inverter_2.xci",
            "inst_hier_path": "bank_3/reset_inverter",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "ddr4": {
            "vlnv": "xilinx.com:ip:ddr4:2.2",
            "xci_name": "top_level_ddr4_3",
            "xci_path": "ip/top_level_ddr4_3/top_level_ddr4_3.xci",
            "inst_hier_path": "bank_3/ddr4",
            "parameters": {
              "C0.DDR4_AxiAddressWidth": {
                "value": "34"
              },
              "C0.DDR4_AxiDataWidth": {
                "value": "512"
              },
              "C0.DDR4_CasWriteLatency": {
                "value": "16"
              },
              "C0.DDR4_CustomParts": {
                "value": "../../../../../../ddr/MTA18ADF2G72PZ-2G3.csv"
              },
              "C0.DDR4_DataWidth": {
                "value": "72"
              },
              "C0.DDR4_EN_PARITY": {
                "value": "true"
              },
              "C0.DDR4_InputClockPeriod": {
                "value": "9996"
              },
              "C0.DDR4_MemoryPart": {
                "value": "MTA18ADF2G72PZ-2G3"
              },
              "C0.DDR4_MemoryType": {
                "value": "RDIMMs"
              },
              "C0.DDR4_TimePeriod": {
                "value": "833"
              },
              "C0.DDR4_isCustom": {
                "value": "true"
              }
            },
            "interface_ports": {
              "C0_DDR4_S_AXI_CTRL": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
              },
              "C0_DDR4_S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "C0_DDR4_MEMORY_MAP"
              }
            },
            "addressing": {
              "memory_maps": {
                "C0_DDR4_MEMORY_MAP": {
                  "address_blocks": {
                    "C0_DDR4_ADDRESS_BLOCK": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR4_MEMORY_MAP_CTRL": {
                  "address_blocks": {
                    "C0_REG": {
                      "base_address": "0",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "fill_ram": {
            "vlnv": "xilinx.com:module_ref:fill_ram:1.0",
            "xci_name": "top_level_fill_ram_3",
            "xci_path": "ip/top_level_fill_ram_3/top_level_fill_ram_3.xci",
            "inst_hier_path": "bank_3/fill_ram",
            "parameters": {
              "CHANNEL": {
                "value": "3"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "fill_ram",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "512",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_3_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "300000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.00",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_ddr4_3_c0_ddr4_ui_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "const_prop"
                  }
                }
              },
              "elapsed": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "idle": {
                "direction": "O"
              },
              "read_duration": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "start_write_async": {
                "direction": "I"
              },
              "start_read_async": {
                "direction": "I"
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          }
        },
        "interface_nets": {
          "C0_SYS_CLK_0_1": {
            "interface_ports": [
              "ddr4_clk",
              "ddr4/C0_SYS_CLK"
            ]
          },
          "axi4_master_plug_0_AXI": {
            "interface_ports": [
              "axi4_master_plug/AXI",
              "ddr4/C0_DDR4_S_AXI_CTRL"
            ]
          },
          "ddr4_0_C0_DDR4": {
            "interface_ports": [
              "ddr4",
              "ddr4/C0_DDR4"
            ]
          },
          "fill_ram_M_AXI": {
            "interface_ports": [
              "fill_ram/M_AXI",
              "ddr4/C0_DDR4_S_AXI",
              "system_ila/SLOT_0_AXI"
            ]
          }
        },
        "nets": {
          "ddr4_0_c0_ddr4_ui_clk": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk",
              "system_ila/clk",
              "axi4_master_plug/clk",
              "fill_ram/clk"
            ]
          },
          "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ddr4/c0_ddr4_ui_clk_sync_rst",
              "reset_inverter/Op1",
              "fill_ram/reset"
            ]
          },
          "ddr4_0_c0_init_calib_complete": {
            "ports": [
              "ddr4/c0_init_calib_complete",
              "system_ila/probe0"
            ]
          },
          "fill_ram_0_elapsed": {
            "ports": [
              "fill_ram/elapsed",
              "system_ila/probe1"
            ]
          },
          "fill_ram_read_duration": {
            "ports": [
              "fill_ram/read_duration",
              "system_ila/probe2"
            ]
          },
          "reset_inverter_Res": {
            "ports": [
              "reset_inverter/Res",
              "ddr4/c0_ddr4_aresetn"
            ]
          },
          "start_read_async_1": {
            "ports": [
              "start_read_async",
              "fill_ram/start_read_async"
            ]
          },
          "start_write_async_1": {
            "ports": [
              "start_write_async",
              "fill_ram/start_write_async"
            ]
          },
          "zero_dout": {
            "ports": [
              "zero/dout",
              "ddr4/sys_rst"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "C0_SYS_CLK_0_1": {
        "interface_ports": [
          "m0_ddr4_clk",
          "bank_0/ddr4_clk"
        ]
      },
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie/pcie_refclk"
        ]
      },
      "bank_1_ddr4": {
        "interface_ports": [
          "m1_ddr4",
          "bank_1/ddr4"
        ]
      },
      "bank_2_ddr4": {
        "interface_ports": [
          "m2_ddr4",
          "bank_2/ddr4"
        ]
      },
      "bank_3_ddr4": {
        "interface_ports": [
          "m3_ddr4",
          "bank_3/ddr4"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "m0_ddr4",
          "bank_0/ddr4"
        ]
      },
      "ddr4_clk_0_1": {
        "interface_ports": [
          "m1_ddr4_clk",
          "bank_1/ddr4_clk"
        ]
      },
      "ddr4_clk_1_1": {
        "interface_ports": [
          "m2_ddr4_clk",
          "bank_2/ddr4_clk"
        ]
      },
      "ddr4_clk_2_1": {
        "interface_ports": [
          "m3_ddr4_clk",
          "bank_3/ddr4_clk"
        ]
      },
      "pcie_M_AXI_B": {
        "interface_ports": [
          "system_interconnect/S00_AXI",
          "pcie/M_AXI_B"
        ]
      },
      "pcie_bridge_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "pcie/pcie_mgt"
        ]
      },
      "system_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_revision/S_AXI",
          "system_interconnect/M00_AXI"
        ]
      },
      "system_interconnect_M01_AXI": {
        "interface_ports": [
          "control/S_AXI",
          "system_interconnect/M01_AXI"
        ]
      }
    },
    "nets": {
      "control_start_read": {
        "ports": [
          "control/start_read",
          "bank_0/start_read_async",
          "bank_1/start_read_async",
          "bank_2/start_read_async",
          "bank_3/start_read_async"
        ]
      },
      "control_start_write": {
        "ports": [
          "control/start_write",
          "bank_0/start_write_async",
          "bank_1/start_write_async",
          "bank_2/start_write_async",
          "bank_3/start_write_async"
        ]
      },
      "pcie_axi_aclk": {
        "ports": [
          "pcie/axi_aclk",
          "axi_revision/AXI_ACLK",
          "system_interconnect/aclk",
          "control/clk"
        ]
      },
      "pcie_axi_aresetn": {
        "ports": [
          "pcie/axi_aresetn",
          "axi_revision/AXI_ARESETN",
          "system_interconnect/aresetn",
          "control/resetn"
        ]
      }
    },
    "addressing": {
      "/pcie/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_axi_revision_reg0": {
                "address_block": "/axi_revision/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "128"
              },
              "SEG_control_0_reg0": {
                "address_block": "/control/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "128"
              }
            }
          }
        }
      },
      "/bank_0/axi4_master_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_ddr4_0_C0_REG": {
                "address_block": "/bank_0/ddr4/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80000000",
                "range": "1M"
              }
            }
          }
        }
      },
      "/bank_0/fill_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/bank_0/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/bank_1/axi4_master_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_ddr4_C0_REG": {
                "address_block": "/bank_1/ddr4/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80000000",
                "range": "1M"
              }
            }
          }
        }
      },
      "/bank_1/fill_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/bank_1/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/bank_2/axi4_master_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_ddr4_C0_REG": {
                "address_block": "/bank_2/ddr4/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80000000",
                "range": "1M"
              }
            }
          }
        }
      },
      "/bank_2/fill_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/bank_2/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/bank_3/axi4_master_plug": {
        "address_spaces": {
          "AXI": {
            "segments": {
              "SEG_ddr4_C0_REG": {
                "address_block": "/bank_3/ddr4/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80000000",
                "range": "1M"
              }
            }
          }
        }
      },
      "/bank_3/fill_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/bank_3/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "16G"
              }
            }
          }
        }
      }
    }
  }
}