#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28acc70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28ace00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x289f2d0 .functor NOT 1, L_0x28fd050, C4<0>, C4<0>, C4<0>;
L_0x28fce30 .functor XOR 2, L_0x28fccf0, L_0x28fcd90, C4<00>, C4<00>;
L_0x28fcf40 .functor XOR 2, L_0x28fce30, L_0x28fcea0, C4<00>, C4<00>;
v0x28f81d0_0 .net *"_ivl_10", 1 0, L_0x28fcea0;  1 drivers
v0x28f82d0_0 .net *"_ivl_12", 1 0, L_0x28fcf40;  1 drivers
v0x28f83b0_0 .net *"_ivl_2", 1 0, L_0x28fcc50;  1 drivers
v0x28f8470_0 .net *"_ivl_4", 1 0, L_0x28fccf0;  1 drivers
v0x28f8550_0 .net *"_ivl_6", 1 0, L_0x28fcd90;  1 drivers
v0x28f8680_0 .net *"_ivl_8", 1 0, L_0x28fce30;  1 drivers
v0x28f8760_0 .net "a", 0 0, v0x28f4da0_0;  1 drivers
v0x28f8800_0 .net "b", 0 0, v0x28f4e40_0;  1 drivers
v0x28f88a0_0 .net "c", 0 0, v0x28f4ee0_0;  1 drivers
v0x28f8940_0 .var "clk", 0 0;
v0x28f89e0_0 .net "d", 0 0, v0x28f5020_0;  1 drivers
v0x28f8a80_0 .net "out_pos_dut", 0 0, L_0x28fca10;  1 drivers
v0x28f8b20_0 .net "out_pos_ref", 0 0, L_0x28fa050;  1 drivers
v0x28f8bc0_0 .net "out_sop_dut", 0 0, L_0x28fb250;  1 drivers
v0x28f8c60_0 .net "out_sop_ref", 0 0, L_0x28cf550;  1 drivers
v0x28f8d00_0 .var/2u "stats1", 223 0;
v0x28f8da0_0 .var/2u "strobe", 0 0;
v0x28f8e40_0 .net "tb_match", 0 0, L_0x28fd050;  1 drivers
v0x28f8f10_0 .net "tb_mismatch", 0 0, L_0x289f2d0;  1 drivers
v0x28f8fb0_0 .net "wavedrom_enable", 0 0, v0x28f52f0_0;  1 drivers
v0x28f9080_0 .net "wavedrom_title", 511 0, v0x28f5390_0;  1 drivers
L_0x28fcc50 .concat [ 1 1 0 0], L_0x28fa050, L_0x28cf550;
L_0x28fccf0 .concat [ 1 1 0 0], L_0x28fa050, L_0x28cf550;
L_0x28fcd90 .concat [ 1 1 0 0], L_0x28fca10, L_0x28fb250;
L_0x28fcea0 .concat [ 1 1 0 0], L_0x28fa050, L_0x28cf550;
L_0x28fd050 .cmp/eeq 2, L_0x28fcc50, L_0x28fcf40;
S_0x28acf90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x28ace00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x289f6b0 .functor AND 1, v0x28f4ee0_0, v0x28f5020_0, C4<1>, C4<1>;
L_0x289fa90 .functor NOT 1, v0x28f4da0_0, C4<0>, C4<0>, C4<0>;
L_0x289fe70 .functor NOT 1, v0x28f4e40_0, C4<0>, C4<0>, C4<0>;
L_0x28a00f0 .functor AND 1, L_0x289fa90, L_0x289fe70, C4<1>, C4<1>;
L_0x28b7800 .functor AND 1, L_0x28a00f0, v0x28f4ee0_0, C4<1>, C4<1>;
L_0x28cf550 .functor OR 1, L_0x289f6b0, L_0x28b7800, C4<0>, C4<0>;
L_0x28f94d0 .functor NOT 1, v0x28f4e40_0, C4<0>, C4<0>, C4<0>;
L_0x28f9540 .functor OR 1, L_0x28f94d0, v0x28f5020_0, C4<0>, C4<0>;
L_0x28f9650 .functor AND 1, v0x28f4ee0_0, L_0x28f9540, C4<1>, C4<1>;
L_0x28f9710 .functor NOT 1, v0x28f4da0_0, C4<0>, C4<0>, C4<0>;
L_0x28f97e0 .functor OR 1, L_0x28f9710, v0x28f4e40_0, C4<0>, C4<0>;
L_0x28f9850 .functor AND 1, L_0x28f9650, L_0x28f97e0, C4<1>, C4<1>;
L_0x28f99d0 .functor NOT 1, v0x28f4e40_0, C4<0>, C4<0>, C4<0>;
L_0x28f9a40 .functor OR 1, L_0x28f99d0, v0x28f5020_0, C4<0>, C4<0>;
L_0x28f9960 .functor AND 1, v0x28f4ee0_0, L_0x28f9a40, C4<1>, C4<1>;
L_0x28f9bd0 .functor NOT 1, v0x28f4da0_0, C4<0>, C4<0>, C4<0>;
L_0x28f9cd0 .functor OR 1, L_0x28f9bd0, v0x28f5020_0, C4<0>, C4<0>;
L_0x28f9d90 .functor AND 1, L_0x28f9960, L_0x28f9cd0, C4<1>, C4<1>;
L_0x28f9f40 .functor XNOR 1, L_0x28f9850, L_0x28f9d90, C4<0>, C4<0>;
v0x289ec00_0 .net *"_ivl_0", 0 0, L_0x289f6b0;  1 drivers
v0x289f000_0 .net *"_ivl_12", 0 0, L_0x28f94d0;  1 drivers
v0x289f3e0_0 .net *"_ivl_14", 0 0, L_0x28f9540;  1 drivers
v0x289f7c0_0 .net *"_ivl_16", 0 0, L_0x28f9650;  1 drivers
v0x289fba0_0 .net *"_ivl_18", 0 0, L_0x28f9710;  1 drivers
v0x289ff80_0 .net *"_ivl_2", 0 0, L_0x289fa90;  1 drivers
v0x28a0200_0 .net *"_ivl_20", 0 0, L_0x28f97e0;  1 drivers
v0x28f3310_0 .net *"_ivl_24", 0 0, L_0x28f99d0;  1 drivers
v0x28f33f0_0 .net *"_ivl_26", 0 0, L_0x28f9a40;  1 drivers
v0x28f34d0_0 .net *"_ivl_28", 0 0, L_0x28f9960;  1 drivers
v0x28f35b0_0 .net *"_ivl_30", 0 0, L_0x28f9bd0;  1 drivers
v0x28f3690_0 .net *"_ivl_32", 0 0, L_0x28f9cd0;  1 drivers
v0x28f3770_0 .net *"_ivl_36", 0 0, L_0x28f9f40;  1 drivers
L_0x7f570002d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28f3830_0 .net *"_ivl_38", 0 0, L_0x7f570002d018;  1 drivers
v0x28f3910_0 .net *"_ivl_4", 0 0, L_0x289fe70;  1 drivers
v0x28f39f0_0 .net *"_ivl_6", 0 0, L_0x28a00f0;  1 drivers
v0x28f3ad0_0 .net *"_ivl_8", 0 0, L_0x28b7800;  1 drivers
v0x28f3bb0_0 .net "a", 0 0, v0x28f4da0_0;  alias, 1 drivers
v0x28f3c70_0 .net "b", 0 0, v0x28f4e40_0;  alias, 1 drivers
v0x28f3d30_0 .net "c", 0 0, v0x28f4ee0_0;  alias, 1 drivers
v0x28f3df0_0 .net "d", 0 0, v0x28f5020_0;  alias, 1 drivers
v0x28f3eb0_0 .net "out_pos", 0 0, L_0x28fa050;  alias, 1 drivers
v0x28f3f70_0 .net "out_sop", 0 0, L_0x28cf550;  alias, 1 drivers
v0x28f4030_0 .net "pos0", 0 0, L_0x28f9850;  1 drivers
v0x28f40f0_0 .net "pos1", 0 0, L_0x28f9d90;  1 drivers
L_0x28fa050 .functor MUXZ 1, L_0x7f570002d018, L_0x28f9850, L_0x28f9f40, C4<>;
S_0x28f4270 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x28ace00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28f4da0_0 .var "a", 0 0;
v0x28f4e40_0 .var "b", 0 0;
v0x28f4ee0_0 .var "c", 0 0;
v0x28f4f80_0 .net "clk", 0 0, v0x28f8940_0;  1 drivers
v0x28f5020_0 .var "d", 0 0;
v0x28f5110_0 .var/2u "fail", 0 0;
v0x28f51b0_0 .var/2u "fail1", 0 0;
v0x28f5250_0 .net "tb_match", 0 0, L_0x28fd050;  alias, 1 drivers
v0x28f52f0_0 .var "wavedrom_enable", 0 0;
v0x28f5390_0 .var "wavedrom_title", 511 0;
E_0x28ab5e0/0 .event negedge, v0x28f4f80_0;
E_0x28ab5e0/1 .event posedge, v0x28f4f80_0;
E_0x28ab5e0 .event/or E_0x28ab5e0/0, E_0x28ab5e0/1;
S_0x28f45a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28f4270;
 .timescale -12 -12;
v0x28f47e0_0 .var/2s "i", 31 0;
E_0x28ab480 .event posedge, v0x28f4f80_0;
S_0x28f48e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28f4270;
 .timescale -12 -12;
v0x28f4ae0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28f4bc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28f4270;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28f5570 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x28ace00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28fa3b0 .functor AND 1, v0x28f4da0_0, L_0x28fa200, C4<1>, C4<1>;
L_0x28fa640 .functor AND 1, L_0x28fa3b0, L_0x28fa490, C4<1>, C4<1>;
L_0x28fa900 .functor AND 1, L_0x28fa640, L_0x28fa750, C4<1>, C4<1>;
L_0x28fabf0 .functor AND 1, L_0x28faa10, v0x28f4e40_0, C4<1>, C4<1>;
L_0x28face0 .functor AND 1, L_0x28fabf0, v0x28f4ee0_0, C4<1>, C4<1>;
L_0x28fada0 .functor AND 1, L_0x28face0, v0x28f5020_0, C4<1>, C4<1>;
L_0x28faea0 .functor OR 1, L_0x28fa900, L_0x28fada0, C4<0>, C4<0>;
L_0x28fafb0 .functor AND 1, v0x28f4da0_0, v0x28f4e40_0, C4<1>, C4<1>;
L_0x28fb070 .functor AND 1, L_0x28fafb0, v0x28f4ee0_0, C4<1>, C4<1>;
L_0x28fb130 .functor AND 1, L_0x28fb070, v0x28f5020_0, C4<1>, C4<1>;
L_0x28fb250 .functor OR 1, L_0x28faea0, L_0x28fb130, C4<0>, C4<0>;
L_0x28fb4e0 .functor OR 1, L_0x28fb360, L_0x28fb400, C4<0>, C4<0>;
L_0x28fb660 .functor OR 1, L_0x28fb4e0, v0x28f4ee0_0, C4<0>, C4<0>;
L_0x28fb720 .functor OR 1, L_0x28fb660, v0x28f5020_0, C4<0>, C4<0>;
L_0x28fb5f0 .functor OR 1, v0x28f4da0_0, L_0x28fb860, C4<0>, C4<0>;
L_0x28fba40 .functor OR 1, L_0x28fb5f0, L_0x28fb950, C4<0>, C4<0>;
L_0x28fbc80 .functor OR 1, L_0x28fba40, L_0x28fbbe0, C4<0>, C4<0>;
L_0x28fbd90 .functor AND 1, L_0x28fb720, L_0x28fbc80, C4<1>, C4<1>;
L_0x28fc040 .functor OR 1, L_0x28fbf40, v0x28f4e40_0, C4<0>, C4<0>;
L_0x28fc150 .functor OR 1, L_0x28fc040, L_0x28fc0b0, C4<0>, C4<0>;
L_0x28fc380 .functor OR 1, L_0x28fc150, L_0x28fbea0, C4<0>, C4<0>;
L_0x28fc490 .functor AND 1, L_0x28fbd90, L_0x28fc380, C4<1>, C4<1>;
L_0x28fc660 .functor OR 1, v0x28f4da0_0, v0x28f4e40_0, C4<0>, C4<0>;
L_0x28fc770 .functor OR 1, L_0x28fc660, L_0x28fc6d0, C4<0>, C4<0>;
L_0x28fc950 .functor OR 1, L_0x28fc770, v0x28f5020_0, C4<0>, C4<0>;
L_0x28fca10 .functor AND 1, L_0x28fc490, L_0x28fc950, C4<1>, C4<1>;
v0x28f5730_0 .net *"_ivl_1", 0 0, L_0x28fa200;  1 drivers
v0x28f57f0_0 .net *"_ivl_10", 0 0, L_0x28fa900;  1 drivers
v0x28f58d0_0 .net *"_ivl_13", 0 0, L_0x28faa10;  1 drivers
v0x28f59a0_0 .net *"_ivl_14", 0 0, L_0x28fabf0;  1 drivers
v0x28f5a80_0 .net *"_ivl_16", 0 0, L_0x28face0;  1 drivers
v0x28f5bb0_0 .net *"_ivl_18", 0 0, L_0x28fada0;  1 drivers
v0x28f5c90_0 .net *"_ivl_2", 0 0, L_0x28fa3b0;  1 drivers
v0x28f5d70_0 .net *"_ivl_20", 0 0, L_0x28faea0;  1 drivers
v0x28f5e50_0 .net *"_ivl_22", 0 0, L_0x28fafb0;  1 drivers
v0x28f5fc0_0 .net *"_ivl_24", 0 0, L_0x28fb070;  1 drivers
v0x28f60a0_0 .net *"_ivl_26", 0 0, L_0x28fb130;  1 drivers
v0x28f6180_0 .net *"_ivl_31", 0 0, L_0x28fb360;  1 drivers
v0x28f6240_0 .net *"_ivl_33", 0 0, L_0x28fb400;  1 drivers
v0x28f6300_0 .net *"_ivl_34", 0 0, L_0x28fb4e0;  1 drivers
v0x28f63e0_0 .net *"_ivl_36", 0 0, L_0x28fb660;  1 drivers
v0x28f64c0_0 .net *"_ivl_38", 0 0, L_0x28fb720;  1 drivers
v0x28f65a0_0 .net *"_ivl_41", 0 0, L_0x28fb860;  1 drivers
v0x28f6770_0 .net *"_ivl_42", 0 0, L_0x28fb5f0;  1 drivers
v0x28f6850_0 .net *"_ivl_45", 0 0, L_0x28fb950;  1 drivers
v0x28f6910_0 .net *"_ivl_46", 0 0, L_0x28fba40;  1 drivers
v0x28f69f0_0 .net *"_ivl_49", 0 0, L_0x28fbbe0;  1 drivers
v0x28f6ab0_0 .net *"_ivl_5", 0 0, L_0x28fa490;  1 drivers
v0x28f6b70_0 .net *"_ivl_50", 0 0, L_0x28fbc80;  1 drivers
v0x28f6c50_0 .net *"_ivl_52", 0 0, L_0x28fbd90;  1 drivers
v0x28f6d30_0 .net *"_ivl_55", 0 0, L_0x28fbf40;  1 drivers
v0x28f6df0_0 .net *"_ivl_56", 0 0, L_0x28fc040;  1 drivers
v0x28f6ed0_0 .net *"_ivl_59", 0 0, L_0x28fc0b0;  1 drivers
v0x28f6f90_0 .net *"_ivl_6", 0 0, L_0x28fa640;  1 drivers
v0x28f7070_0 .net *"_ivl_60", 0 0, L_0x28fc150;  1 drivers
v0x28f7150_0 .net *"_ivl_63", 0 0, L_0x28fbea0;  1 drivers
v0x28f7210_0 .net *"_ivl_64", 0 0, L_0x28fc380;  1 drivers
v0x28f72f0_0 .net *"_ivl_66", 0 0, L_0x28fc490;  1 drivers
v0x28f73d0_0 .net *"_ivl_68", 0 0, L_0x28fc660;  1 drivers
v0x28f76c0_0 .net *"_ivl_71", 0 0, L_0x28fc6d0;  1 drivers
v0x28f7780_0 .net *"_ivl_72", 0 0, L_0x28fc770;  1 drivers
v0x28f7860_0 .net *"_ivl_74", 0 0, L_0x28fc950;  1 drivers
v0x28f7940_0 .net *"_ivl_9", 0 0, L_0x28fa750;  1 drivers
v0x28f7a00_0 .net "a", 0 0, v0x28f4da0_0;  alias, 1 drivers
v0x28f7aa0_0 .net "b", 0 0, v0x28f4e40_0;  alias, 1 drivers
v0x28f7b90_0 .net "c", 0 0, v0x28f4ee0_0;  alias, 1 drivers
v0x28f7c80_0 .net "d", 0 0, v0x28f5020_0;  alias, 1 drivers
v0x28f7d70_0 .net "out_pos", 0 0, L_0x28fca10;  alias, 1 drivers
v0x28f7e30_0 .net "out_sop", 0 0, L_0x28fb250;  alias, 1 drivers
L_0x28fa200 .reduce/nor v0x28f4e40_0;
L_0x28fa490 .reduce/nor v0x28f4ee0_0;
L_0x28fa750 .reduce/nor v0x28f5020_0;
L_0x28faa10 .reduce/nor v0x28f4da0_0;
L_0x28fb360 .reduce/nor v0x28f4da0_0;
L_0x28fb400 .reduce/nor v0x28f4e40_0;
L_0x28fb860 .reduce/nor v0x28f4e40_0;
L_0x28fb950 .reduce/nor v0x28f4ee0_0;
L_0x28fbbe0 .reduce/nor v0x28f5020_0;
L_0x28fbf40 .reduce/nor v0x28f4da0_0;
L_0x28fc0b0 .reduce/nor v0x28f4ee0_0;
L_0x28fbea0 .reduce/nor v0x28f5020_0;
L_0x28fc6d0 .reduce/nor v0x28f4ee0_0;
S_0x28f7fb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x28ace00;
 .timescale -12 -12;
E_0x28949f0 .event anyedge, v0x28f8da0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28f8da0_0;
    %nor/r;
    %assign/vec4 v0x28f8da0_0, 0;
    %wait E_0x28949f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28f4270;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f5110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f51b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28f4270;
T_4 ;
    %wait E_0x28ab5e0;
    %load/vec4 v0x28f5250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28f5110_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28f4270;
T_5 ;
    %wait E_0x28ab480;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %wait E_0x28ab480;
    %load/vec4 v0x28f5110_0;
    %store/vec4 v0x28f51b0_0, 0, 1;
    %fork t_1, S_0x28f45a0;
    %jmp t_0;
    .scope S_0x28f45a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28f47e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28f47e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x28ab480;
    %load/vec4 v0x28f47e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f47e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28f47e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28f4270;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28ab5e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28f5020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28f4e40_0, 0;
    %assign/vec4 v0x28f4da0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28f5110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28f51b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x28ace00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28f8da0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x28ace00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28f8940_0;
    %inv;
    %store/vec4 v0x28f8940_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x28ace00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28f4f80_0, v0x28f8f10_0, v0x28f8760_0, v0x28f8800_0, v0x28f88a0_0, v0x28f89e0_0, v0x28f8c60_0, v0x28f8bc0_0, v0x28f8b20_0, v0x28f8a80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x28ace00;
T_9 ;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x28ace00;
T_10 ;
    %wait E_0x28ab5e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f8d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8d00_0, 4, 32;
    %load/vec4 v0x28f8e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8d00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28f8d00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8d00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28f8c60_0;
    %load/vec4 v0x28f8c60_0;
    %load/vec4 v0x28f8bc0_0;
    %xor;
    %load/vec4 v0x28f8c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8d00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8d00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28f8b20_0;
    %load/vec4 v0x28f8b20_0;
    %load/vec4 v0x28f8a80_0;
    %xor;
    %load/vec4 v0x28f8b20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8d00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28f8d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28f8d00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response16/top_module.sv";
