
	code for sm_35
		Function : bench
	.headerflags    @"EF_CUDA_SM35 EF_CUDA_PTX_SM(EF_CUDA_SM35)"
                                                                           /* 0x08b8008d8ca01000 */
        /*0008*/                   MOV R1, c[0x0][0x44];                   /* 0x64c03c00089c0006 */
        /*0010*/                   MOV R2, c[0x0][0x140];                  /* 0x64c03c00281c000a */
        /*0018*/                   MOV R3, c[0x0][0x144];                  /* 0x64c03c00289c000e */
        /*0020*/                   LD.E.64 R4, [R2];                       /* 0xc5800000001c0810 */
        /*0028*/                   LD.E R6, [R2];                          /* 0xc4800000001c0818 */
        /*0030*/                   LD.E R7, [R2+0x4];                      /* 0xc4800000021c081c */
        /*0038*/                   CAL 0x60;                               /* 0x1300000010000100 */
                                                                           /* 0x089c80a010b81180 */
        /*0048*/                   ST.E.64 [R2], R4;                       /* 0xe5800000001c0810 */
        /*0050*/                   MOV RZ, RZ;                             /* 0xe4c03c007f9c03fe */
        /*0058*/                   EXIT;                                   /* 0x18000000001c003c */
        /*0060*/                   MOV32I R8, 0x1;                         /* 0x74000000009fc022 */
        /*0068*/                   SHF.R.S64 R4, R4, R6, R5;               /* 0xe7c01700031c1012 */
        /*0070*/                   SHF.L.U64 R0, RZ, R7, R8;               /* 0xdfc02200039ffc02 */
        /*0078*/                   SHF.L.U64 R9, R8, R7, RZ;               /* 0xdfc3fe00039c2026 */
                                                                           /* 0x0880a09c8010b010 */
        /*0088*/                   ISUB R8.CC, R0, 0x1;                    /* 0xc08c0000009c0021 */
        /*0090*/                   SHF.R.S64.HI R5, RZ, R6, R5;            /* 0xe7c81700031ffc16 */
        /*0098*/                   ISUB.X R6, R9, RZ;                      /* 0xe08840007f9c241a */
        /*00a0*/                   IADD R0, R7, -0x1;                      /* 0xc88003ffff9c1c01 */
        /*00a8*/                   LOP.AND R4, R8, R4;                     /* 0xe2000000021c2012 */
        /*00b0*/                   LOP.AND R5, R6, R5;                     /* 0xe2000000029c1816 */
        /*00b8*/                   SHF.R.U64 R7, R4, R0, R5;               /* 0xe7c01600001c101e */
                                                                           /* 0x0800b8a080b0b09c */
        /*00c8*/                   SHF.R.U64.HI R0, RZ, R0, R5;            /* 0xe7c81600001ffc02 */
        /*00d0*/                   ISUB RZ.CC, R7, RZ;                     /* 0xe08c00007f9c1ffe */
        /*00d8*/                   ISETP.EQ.U32.X.AND P0, PT, R0, RZ, PT;  /* 0xdb205c007f9c001e */
        /*00e0*/              @!P0 LOP.OR R4, R4, ~R8;                     /* 0xe200180004201012 */
        /*00e8*/              @!P0 LOP.OR R5, R5, ~R6;                     /* 0xe200180003201416 */
        /*00f0*/                   RET;                                    /* 0x19000000001c003c */
        /*00f8*/                   BRA 0xf8;                               /* 0x12007ffffc1c003c */
		......................


