{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608885531800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608885531800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 25 17:38:51 2020 " "Processing started: Fri Dec 25 17:38:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608885531800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608885531800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AkiraKadai -c AkiraKadai " "Command: quartus_map --read_settings_files=on --write_settings_files=off AkiraKadai -c AkiraKadai" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608885531800 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1608885532323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg_module.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7seg_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg_decoder " "Found entity 1: bcd_7seg_decoder" {  } { { "bcd_7seg_module.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/bcd_7seg_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608885532405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg_module.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_7seg_decoder " "Found entity 1: led_7seg_decoder" {  } { { "7seg_module.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/7seg_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608885532410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608885532414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akirakadai.v 1 1 " "Found 1 design units, including 1 entities, in source file akirakadai.v" { { "Info" "ISGN_ENTITY_NAME" "1 AkiraKadai " "Found entity 1: AkiraKadai" {  } { { "AkiraKadai.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/AkiraKadai.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608885532418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608885532420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608885532434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_bus_mux " "Found entity 1: counter_bus_mux" {  } { { "counter_bus_mux.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/counter_bus_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608885532439 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "led_7seg_decoder.v " "Can't analyze file -- file led_7seg_decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608885532448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_7seg_decoder_1.v 1 1 " "Found 1 design units, including 1 entities, in source file led_7seg_decoder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_7seg_decoder_1 " "Found entity 1: led_7seg_decoder_1" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608885532450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akirakadai_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file akirakadai_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AkiraKadai_top " "Found entity 1: AkiraKadai_top" {  } { { "AkiraKadai_top.bdf" "" { Schematic "C:/Users/TeamET/Desktop/FPGA/AkiraKadai_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608885532450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AkiraKadai_top " "Elaborating entity \"AkiraKadai_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608885532532 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "simple_counter inst14 " "Block or symbol \"simple_counter\" of instance \"inst14\" overlaps another block or symbol" {  } { { "AkiraKadai_top.bdf" "" { Schematic "C:/Users/TeamET/Desktop/FPGA/AkiraKadai_top.bdf" { { 240 672 880 352 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1608885532532 ""}
{ "Warning" "WSGN_SEARCH_FILE" "turn_slot.v 1 1 " "Using design file turn_slot.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 turn_slot " "Found entity 1: turn_slot" {  } { { "turn_slot.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/turn_slot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608885532547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1608885532547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn_slot turn_slot:inst " "Elaborating entity \"turn_slot\" for hierarchy \"turn_slot:inst\"" {  } { { "AkiraKadai_top.bdf" "inst" { Schematic "C:/Users/TeamET/Desktop/FPGA/AkiraKadai_top.bdf" { { 368 1248 1416 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 turn_slot.v(23) " "Verilog HDL assignment warning at turn_slot.v(23): truncated value with size 32 to match size of target (20)" {  } { { "turn_slot.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/turn_slot.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608885532552 "|AkiraKadai_top|turn_slot:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter simple_counter:inst14 " "Elaborating entity \"simple_counter\" for hierarchy \"simple_counter:inst14\"" {  } { { "AkiraKadai_top.bdf" "inst14" { Schematic "C:/Users/TeamET/Desktop/FPGA/AkiraKadai_top.bdf" { { 240 672 880 352 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst7 " "Elaborating entity \"pll\" for hierarchy \"pll:inst7\"" {  } { { "AkiraKadai_top.bdf" "inst7" { Schematic "C:/Users/TeamET/Desktop/FPGA/AkiraKadai_top.bdf" { { 248 240 480 400 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst7\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst7\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/TeamET/Desktop/FPGA/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst7\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst7\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608885532623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst7\|altpll:altpll_component " "Instantiated megafunction \"pll:inst7\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532633 ""}  } { { "pll.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608885532633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_7seg_decoder_1 led_7seg_decoder_1:inst13 " "Elaborating entity \"led_7seg_decoder_1\" for hierarchy \"led_7seg_decoder_1:inst13\"" {  } { { "AkiraKadai_top.bdf" "inst13" { Schematic "C:/Users/TeamET/Desktop/FPGA/AkiraKadai_top.bdf" { { 96 1136 1336 176 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608885532638 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "led_7seg_decoder_1.v(4) " "Verilog HDL Case Statement warning at led_7seg_decoder_1.v(4): incomplete case statement has no default case item" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1608885532638 "|AkiraKadai_top|led_7seg_decoder_1:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven_seg led_7seg_decoder_1.v(4) " "Verilog HDL Always Construct warning at led_7seg_decoder_1.v(4): inferring latch(es) for variable \"seven_seg\", which holds its previous value in one or more paths through the always construct" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608885532638 "|AkiraKadai_top|led_7seg_decoder_1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[0\] led_7seg_decoder_1.v(4) " "Inferred latch for \"seven_seg\[0\]\" at led_7seg_decoder_1.v(4)" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608885532638 "|AkiraKadai_top|led_7seg_decoder_1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[1\] led_7seg_decoder_1.v(4) " "Inferred latch for \"seven_seg\[1\]\" at led_7seg_decoder_1.v(4)" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608885532638 "|AkiraKadai_top|led_7seg_decoder_1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[2\] led_7seg_decoder_1.v(4) " "Inferred latch for \"seven_seg\[2\]\" at led_7seg_decoder_1.v(4)" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608885532638 "|AkiraKadai_top|led_7seg_decoder_1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[3\] led_7seg_decoder_1.v(4) " "Inferred latch for \"seven_seg\[3\]\" at led_7seg_decoder_1.v(4)" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608885532638 "|AkiraKadai_top|led_7seg_decoder_1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[4\] led_7seg_decoder_1.v(4) " "Inferred latch for \"seven_seg\[4\]\" at led_7seg_decoder_1.v(4)" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608885532638 "|AkiraKadai_top|led_7seg_decoder_1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[5\] led_7seg_decoder_1.v(4) " "Inferred latch for \"seven_seg\[5\]\" at led_7seg_decoder_1.v(4)" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608885532638 "|AkiraKadai_top|led_7seg_decoder_1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[6\] led_7seg_decoder_1.v(4) " "Inferred latch for \"seven_seg\[6\]\" at led_7seg_decoder_1.v(4)" {  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608885532638 "|AkiraKadai_top|led_7seg_decoder_1:inst13"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst13\|seven_seg\[6\] " "Latch led_7seg_decoder_1:inst13\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst14\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst14\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst13\|seven_seg\[5\] " "Latch led_7seg_decoder_1:inst13\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst14\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst14\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst13\|seven_seg\[4\] " "Latch led_7seg_decoder_1:inst13\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst14\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst14\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst13\|seven_seg\[3\] " "Latch led_7seg_decoder_1:inst13\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst14\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst14\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst13\|seven_seg\[2\] " "Latch led_7seg_decoder_1:inst13\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst14\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst14\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst13\|seven_seg\[1\] " "Latch led_7seg_decoder_1:inst13\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst14\|counter_output\[25\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst14\|counter_output\[25\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst13\|seven_seg\[0\] " "Latch led_7seg_decoder_1:inst13\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst14\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst14\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst16\|seven_seg\[6\] " "Latch led_7seg_decoder_1:inst16\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst15\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst15\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst16\|seven_seg\[5\] " "Latch led_7seg_decoder_1:inst16\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst15\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst15\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst16\|seven_seg\[4\] " "Latch led_7seg_decoder_1:inst16\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst15\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst15\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst16\|seven_seg\[3\] " "Latch led_7seg_decoder_1:inst16\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst15\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst15\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst16\|seven_seg\[2\] " "Latch led_7seg_decoder_1:inst16\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst15\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst15\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst16\|seven_seg\[1\] " "Latch led_7seg_decoder_1:inst16\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst15\|counter_output\[25\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst15\|counter_output\[25\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_7seg_decoder_1:inst16\|seven_seg\[0\] " "Latch led_7seg_decoder_1:inst16\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA simple_counter:inst15\|counter_output\[24\] " "Ports D and ENA on the latch are fed by the same signal simple_counter:inst15\|counter_output\[24\]" {  } { { "simple_counter.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/simple_counter.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608885532984 ""}  } { { "led_7seg_decoder_1.v" "" { Text "C:/Users/TeamET/Desktop/FPGA/led_7seg_decoder_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608885532984 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1608885533068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608885533271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608885533271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608885533365 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608885533365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608885533365 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1608885533365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608885533365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608885533412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 25 17:38:53 2020 " "Processing ended: Fri Dec 25 17:38:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608885533412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608885533412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608885533412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608885533412 ""}
