# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=tricore -global-isel -run-pass=regbankselect -verify-machineinstrs %s -o - | FileCheck %s

---
name:            flt_rounds
legalized:       true
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body: |
  bb.0:
    liveins: $d4

    ; CHECK-LABEL: name: flt_rounds
    ; CHECK: [[INT:%[0-9]+]]:dataregbank(s32) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.flt.rounds)
    ; CHECK: $d4 = COPY [[INT]](s32)
    %0:_(s32) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.flt.rounds)
    $d4 = COPY %0(s32)
...
