# Reading pref.tcl
# do UARTreceiver_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {UARTreceiver.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:49 on Jul 05,2023
# vcom -reportprogress 300 -93 -work work UARTreceiver.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity UARTreceiver
# -- Compiling architecture structure of UARTreceiver
# End time: 17:27:49 on Jul 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/HWP/blatt08/vhdl/simulation/modelsim/UARTreceiver.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:49 on Jul 05,2023
# vcom -reportprogress 300 -93 -work work C:/Users/demo/Documents/Studium/ESE/SS23/Hardware_Praktikum/HWP/blatt08/vhdl/simulation/modelsim/UARTreceiver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UARTreceiver_vhd_tst
# -- Compiling architecture UARTreceiver_arch of UARTreceiver_vhd_tst
# End time: 17:27:49 on Jul 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  UARTreceiver_vhd_tst
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" UARTreceiver_vhd_tst 
# Start time: 17:27:49 on Jul 05,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.uartreceiver_vhd_tst(uartreceiver_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.uartreceiver(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 15555 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 us
# End time: 17:31:17 on Jul 05,2023, Elapsed time: 0:03:28
# Errors: 0, Warnings: 1
