Start time: 19:38:03 on Sep 13,2025
qverilog tb.v 
-- Compiling module nrca
-- Compiling module frca
-- Compiling module tb

Top level modules:
	tb
# vsim -lib work work.tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# run -all
# a=1 b=0 cin=1 fulladder=10
# a=1 b=1 cin=1 fulladder=11
# a=0 b=0 cin=1 fulladder=01
# a=1 b=1 cin=0 fulladder=10
# a=1011 b=1010 cin=1 sum=0110 cout=1
# a=1011 b=1010 cin=1 sum=0110 cout=1
# -----------------------RCA IS VALID-----------------------------------
#  quit -f
# End time: 19:38:06 on Sep 13,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
