{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Layout Solution\n",
    "The following cell contains the layout solution  for the two-stage amplifier.  LVS should pass when you evaluate it."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from bag.layout.routing import TrackID\n",
    "from bag.layout.template import TemplateBase\n",
    "\n",
    "from xbase_demo.demo_layout.core import AmpCS, AmpSFSoln\n",
    "\n",
    "\n",
    "class AmpChain(TemplateBase):\n",
    "    def __init__(self, temp_db, lib_name, params, used_names, **kwargs):\n",
    "        TemplateBase.__init__(self, temp_db, lib_name, params, used_names, **kwargs)\n",
    "        self._sch_params = None\n",
    "\n",
    "    @property\n",
    "    def sch_params(self):\n",
    "        return self._sch_params\n",
    "\n",
    "    @classmethod\n",
    "    def get_params_info(cls):\n",
    "        return dict(\n",
    "            cs_params='common source amplifier parameters.',\n",
    "            sf_params='source follower parameters.',\n",
    "            show_pins='True to draw pin geometries.',\n",
    "        )\n",
    "\n",
    "    def draw_layout(self):\n",
    "        \"\"\"Draw the layout of a transistor for characterization.\n",
    "        \"\"\"\n",
    "\n",
    "        cs_params = self.params['cs_params'].copy()\n",
    "        sf_params = self.params['sf_params'].copy()\n",
    "        show_pins = self.params['show_pins']\n",
    "\n",
    "        cs_params['show_pins'] = False\n",
    "        sf_params['show_pins'] = False\n",
    "\n",
    "        # create layout masters for subcells we will add later\n",
    "        cs_master = self.new_template(params=cs_params, temp_cls=AmpCS)\n",
    "        sf_master = self.new_template(params=sf_params, temp_cls=AmpSFSoln)\n",
    "\n",
    "        # add subcell instances\n",
    "        cs_inst = self.add_instance(cs_master, 'XCS')\n",
    "        # add source follower to the right of common source\n",
    "        x0 = cs_inst.bound_box.right_unit\n",
    "        sf_inst = self.add_instance(sf_master, 'XSF', loc=(x0, 0), unit_mode=True)\n",
    "\n",
    "        # get VSS wires from AmpCS/AmpSF\n",
    "        cs_vss_warr = cs_inst.get_all_port_pins('VSS')[0]\n",
    "        sf_vss_warrs = sf_inst.get_all_port_pins('VSS')\n",
    "        # only connect bottom VSS wire of source follower\n",
    "        if len(sf_vss_warrs) < 2 or sf_vss_warrs[0].track_id.base_index < sf_vss_warrs[1].track_id.base_index:\n",
    "            sf_vss_warr = sf_vss_warrs[0]\n",
    "        else:\n",
    "            sf_vss_warr = sf_vss_warrs[1]\n",
    "\n",
    "        # connect VSS of the two blocks together\n",
    "        vss = self.connect_wires([cs_vss_warr, sf_vss_warr])[0]\n",
    "\n",
    "        # get layer IDs from VSS wire\n",
    "        hm_layer = vss.layer_id\n",
    "        vm_layer = hm_layer + 1\n",
    "        top_layer = vm_layer + 1\n",
    "\n",
    "        # calculate template size\n",
    "        tot_box = cs_inst.bound_box.merge(sf_inst.bound_box)\n",
    "        self.set_size_from_bound_box(top_layer, tot_box, round_up=True)\n",
    "\n",
    "        # get subcell ports as WireArrays so we can connect them\n",
    "        vmid0 = cs_inst.get_all_port_pins('vout')[0]\n",
    "        vmid1 = sf_inst.get_all_port_pins('vin')[0]\n",
    "        vdd0 = cs_inst.get_all_port_pins('VDD')[0]\n",
    "        vdd1 = sf_inst.get_all_port_pins('VDD')[0]\n",
    "\n",
    "        # get vertical VDD TrackIDs\n",
    "        top_w = self.grid.get_track_width(top_layer, 1, unit_mode=True)\n",
    "        vm_w_vdd = self.grid.get_min_track_width(vm_layer, top_w=top_w, unit_mode=True)\n",
    "        vdd0_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, vdd0.middle),\n",
    "                           width=vm_w_vdd)\n",
    "        vdd1_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, vdd1.middle),\n",
    "                           width=vm_w_vdd)\n",
    "\n",
    "        # connect VDD of each block to vertical M5\n",
    "        vdd0 = self.connect_to_tracks(vdd0, vdd0_tid)\n",
    "        vdd1 = self.connect_to_tracks(vdd1, vdd1_tid)\n",
    "        # connect M5 VDD to top M6 horizontal track\n",
    "        vdd_tidx = self.grid.get_num_tracks(self.size, top_layer) - 1\n",
    "        vdd_tid = TrackID(top_layer, vdd_tidx)\n",
    "        vdd = self.connect_to_tracks([vdd0, vdd1], vdd_tid)\n",
    "\n",
    "        # connect vmid using vertical track in the middle of the two templates\n",
    "        mid_tid = TrackID(vm_layer, self.grid.coord_to_nearest_track(vm_layer, x0, unit_mode=True))\n",
    "        vmid = self.connect_to_tracks([vmid0, vmid1], mid_tid)\n",
    "\n",
    "        # add pins on wires\n",
    "        self.add_pin('vmid', vmid, show=show_pins)\n",
    "        self.add_pin('VDD', vdd, show=show_pins)\n",
    "        self.add_pin('VSS', vss, show=show_pins)\n",
    "        # re-export pins on subcells.\n",
    "        self.reexport(cs_inst.get_port('vin'), show=show_pins)\n",
    "        self.reexport(cs_inst.get_port('vbias'), net_name='vb1', show=show_pins)\n",
    "        self.reexport(sf_inst.get_port('vout'), show=show_pins)\n",
    "        self.reexport(sf_inst.get_port('vbias'), net_name='vb2', show=show_pins)\n",
    "\n",
    "        # compute schematic parameters.\n",
    "        self._sch_params = dict(\n",
    "            cs_params=cs_master.sch_params,\n",
    "            sf_params=sf_master.sch_params,\n",
    "        )\n",
    "\n",
    "\n",
    "import os\n",
    "\n",
    "# import bag package\n",
    "import bag\n",
    "from bag.io import read_yaml\n",
    "\n",
    "# import BAG demo Python modules\n",
    "import xbase_demo.core as demo_core\n",
    "\n",
    "# load circuit specifications from file\n",
    "spec_fname = os.path.join(os.environ['BAG_WORK_DIR'], 'specs_demo/demo.yaml')\n",
    "top_specs = read_yaml(spec_fname)\n",
    "\n",
    "# obtain BagProject instance\n",
    "local_dict = locals()\n",
    "if 'bprj' in local_dict:\n",
    "    print('using existing BagProject')\n",
    "    bprj = local_dict['bprj']\n",
    "else:\n",
    "    print('creating BagProject')\n",
    "    bprj = bag.BagProject()\n",
    "\n",
    "demo_core.run_flow(bprj, top_specs, 'amp_chain_soln', AmpChain, run_lvs=True, lvs_only=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## AmpChain Schematic Generator Solution\n",
    "The AmpChain schematic generation solution is shown below, evaluate it to run through the flow.  Note that it uses the `amp_chain_soln` schematic template instead of the `amp_chain` schematic template you are supposed to fill out.  Change `amp_chain_soln` to `amp_chain` in the `yaml_file` class variable if you wish to debug your schematic template."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%matplotlib inline\n",
    "\n",
    "import os\n",
    "\n",
    "from bag.design import Module\n",
    "\n",
    "\n",
    "# noinspection PyPep8Naming\n",
    "class demo_templates__amp_chain(Module):\n",
    "    \"\"\"Module for library demo_templates cell amp_chain.\n",
    "\n",
    "    Fill in high level description here.\n",
    "    \"\"\"\n",
    "\n",
    "    # hard coded netlist flie path to get jupyter notebook working.\n",
    "    yaml_file = os.path.join(os.environ['BAG_WORK_DIR'], 'BAG_XBase_demo', \n",
    "                             'BagModules', 'demo_templates', 'netlist_info', 'amp_chain_soln.yaml') \n",
    "\n",
    "    def __init__(self, bag_config, parent=None, prj=None, **kwargs):\n",
    "        Module.__init__(self, bag_config, self.yaml_file, parent=parent, prj=prj, **kwargs)\n",
    "\n",
    "    @classmethod\n",
    "    def get_params_info(cls):\n",
    "        # type: () -> Dict[str, str]\n",
    "        \"\"\"Returns a dictionary from parameter names to descriptions.\n",
    "\n",
    "        Returns\n",
    "        -------\n",
    "        param_info : Optional[Dict[str, str]]\n",
    "            dictionary from parameter names to descriptions.\n",
    "        \"\"\"\n",
    "        return dict(\n",
    "            cs_params='common-source amplifier parameters dictionary.',\n",
    "            sf_params='source-follwer amplifier parameters dictionary.',\n",
    "        )\n",
    "\n",
    "    def design(self, cs_params=None, sf_params=None):\n",
    "        self.instances['XCS'].design(**cs_params)\n",
    "        self.instances['XSF'].design(**sf_params)\n",
    "\n",
    "\n",
    "import os\n",
    "\n",
    "# import bag package\n",
    "import bag\n",
    "from bag.io import read_yaml\n",
    "\n",
    "# import BAG demo Python modules\n",
    "import xbase_demo.core as demo_core\n",
    "from xbase_demo.demo_layout.core import AmpChainSoln\n",
    "\n",
    "# load circuit specifications from file\n",
    "spec_fname = os.path.join(os.environ['BAG_WORK_DIR'], 'specs_demo/demo.yaml')\n",
    "top_specs = read_yaml(spec_fname)\n",
    "\n",
    "# obtain BagProject instance\n",
    "local_dict = locals()\n",
    "if 'bprj' in local_dict:\n",
    "    print('using existing BagProject')\n",
    "    bprj = local_dict['bprj']\n",
    "else:\n",
    "    print('creating BagProject')\n",
    "    bprj = bag.BagProject()\n",
    "\n",
    "demo_core.run_flow(bprj, top_specs, 'amp_chain', AmpChainSoln, sch_cls=demo_templates__amp_chain, run_lvs=True)"
   ]
  }
 ],
 "metadata": {
  "anaconda-cloud": {},
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
