module wideexpr_00760(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +(({(ctrl[1]?-((-((ctrl[1]?s5:1'sb1)))>>(3'b111)):s2),s5})>((~(5'sb01010))+(((+({$signed(3'sb110),(s0)>>>(s2)}))<<<((($signed(6'b011111))&((s3)+(3'sb110)))^(s4)))!=(((ctrl[7]?$signed(u7):(-(6'b100101))<<(~|(u1))))<<<({3{(-(s2))>>(1'sb0)}})))));
  assign y1 = $signed(u7);
  assign y2 = $signed((2'sb00)<<($signed({s1,(1'sb1)^(s4),(5'b11110)<<(2'sb11),+(s6)})));
  assign y3 = (ctrl[2]?+(s5):u1);
  assign y4 = $signed(s1);
  assign y5 = {4{((ctrl[4]?4'sb0010:s0))<<(-(u0))}};
  assign y6 = (-(1'sb1))^(((5'sb00001)-(s1))>>((-((ctrl[7]?$signed((2'sb00)<<<(s3)):~^((ctrl[2]?s1:s4)))))+((ctrl[6]?6'sb011101:$signed(u4)))));
  assign y7 = ({2{-((ctrl[7]?s6:(+(-((ctrl[7]?s2:s4))))>>($signed(s4))))}})-(5'sb10100);
endmodule
