// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1444\sampleModel1444_2_sub\Mysubsystem_27.v
// Created: 2024-07-01 00:19:02
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_27
// Source Path: sampleModel1444_2_sub/Subsystem/Mysubsystem_27
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_27
          (clk,
           reset,
           enb,
           In1,
           Y);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  output  Y;


  wire [7:0] cfblk92_out1;  // uint8
  wire cfblk2_out1;


  assign cfblk92_out1 = (In1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  cfblk2 u_cfblk2 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(cfblk92_out1),  // uint8
                   .Y(cfblk2_out1)
                   );

  assign Y = cfblk2_out1;

endmodule  // Mysubsystem_27

