library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity ControlUnit is
	port( clk: in std_logic;
			reset: in std_logic;
			insert: in std_logic;
			load: in std_logic;
			inc_dec: in std_logic;
			merge: in std_logic;
			s_rand: in std_logic;
			s_user: in std_logic;
			s_load: in std_logic;
			s_inc: in std_logic;
			s_dec: in std_logic;
			s_merge: in std_logic;
			s_count: in std_logic;)
end ControlUnit;