
---------- Begin Simulation Statistics ----------
final_tick                                  788080000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97360                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863756                       # Number of bytes of host memory used
host_op_rate                                   100794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.27                       # Real time elapsed on the host
host_tick_rate                               76726021                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000005                       # Number of instructions simulated
sim_ops                                       1035288                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000788                       # Number of seconds simulated
sim_ticks                                   788080000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.582381                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   72392                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                73433                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1423                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             44719                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 82                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             267                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.lookups                  147117                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50355                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     68904                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    68646                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1122                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      89552                       # Number of branches committed
system.cpu.commit.bw_lim_events                 66801                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          517573                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000413                       # Number of instructions committed
system.cpu.commit.committedOps                1035696                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1457530                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.710583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.823451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1090594     74.82%     74.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       202021     13.86%     88.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        54075      3.71%     92.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10600      0.73%     93.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18833      1.29%     94.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6764      0.46%     94.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4729      0.32%     95.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3113      0.21%     95.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        66801      4.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1457530                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                30618                       # Number of function calls committed.
system.cpu.commit.int_insts                   1016144                       # Number of committed integer instructions.
system.cpu.commit.loads                        160773                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           521896     50.39%     50.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          158304     15.28%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            60283      5.82%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.01%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.01%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.01%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.01%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          160773     15.52%     87.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133941     12.93%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1035696                       # Class of committed instruction
system.cpu.commit.refs                         294714                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000005                       # Number of Instructions Simulated
system.cpu.committedOps                       1035288                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.576153                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.576153                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1111463                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   303                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                70315                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1745260                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   146245                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    201462                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4952                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1015                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 60294                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      147117                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    218471                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1262194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3066                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1768087                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   10506                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.093339                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             256945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             122829                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.121768                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1524416                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.199760                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.545940                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1177689     77.26%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    33597      2.20%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54516      3.58%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    22870      1.50%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    23116      1.52%     86.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36687      2.41%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    28241      1.85%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     9250      0.61%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   138450      9.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1524416                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         4553                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          342                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         5160                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          3274                       # number of prefetches that crossed the page
system.cpu.idleCycles                           51745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1212                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   132449                       # Number of branches executed
system.cpu.iew.exec_nop                           446                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.962209                       # Inst execution rate
system.cpu.iew.exec_refs                       472269                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     198394                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  291390                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                275220                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                218                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               391                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               228786                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1699800                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                273875                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5716                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1516597                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  20565                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 53537                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4952                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 76768                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2997                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              125                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          106                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114437                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        94829                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          727                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            485                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1591194                       # num instructions consuming a value
system.cpu.iew.wb_count                       1451188                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.646346                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1028462                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.920711                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1515518                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2247908                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1257594                       # number of integer regfile writes
system.cpu.ipc                               0.634456                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.634456                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                42      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                780689     51.28%     51.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               199691     13.12%     64.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 68020      4.47%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   88      0.01%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  155      0.01%     68.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  164      0.01%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 107      0.01%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               274801     18.05%     86.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              198559     13.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1522316                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1200284                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.788459                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6404      0.53%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 623553     51.95%     52.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  551216     45.92%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  11209      0.93%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7898      0.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2721250                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5793034                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1450016                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2361811                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1699136                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1522316                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 218                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          663999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             26263                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       511498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1524416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.998622                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.594284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              900251     59.06%     59.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              226853     14.88%     73.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              182068     11.94%     85.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               82548      5.42%     91.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               49773      3.27%     94.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               39492      2.59%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               19168      1.26%     98.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               21981      1.44%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2282      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1524416                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.965838                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1308                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2558                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1172                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1565                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                85                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               69                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               275220                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              228786                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  925362                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                          1576161                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  419226                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                914731                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 159147                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   159565                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2728555                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1717230                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1501512                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    242437                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 577612                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4952                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                686683                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   586724                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2640773                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          11553                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                349                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    251775                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            221                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1665                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2894403                       # The number of ROB reads
system.cpu.rob.rob_writes                     3173502                       # The number of ROB writes
system.cpu.timesIdled                            1171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1435                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     639                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29041                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        18163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        36706                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                747                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13041                       # Transaction distribution
system.membus.trans_dist::CleanEvict               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15204                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           747                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        44990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1855360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1855360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15958                       # Request fanout histogram
system.membus.reqLayer0.occupancy            83602500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           83832250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        28067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3129                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15203                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3193                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          138                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        45732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 55247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       404608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1943488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2348096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13087                       # Total snoops (count)
system.tol2bus.snoopTraffic                    834624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31630                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012572                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31625     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31630                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           36982397                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23015000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4789500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         1498                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2585                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1086                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         1498                       # number of overall hits
system.l2.overall_hits::total                    2585                       # number of overall hits
system.l2.demand_misses::.cpu.inst                609                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15342                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15951                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               609                       # number of overall misses
system.l2.overall_misses::.cpu.data             15342                       # number of overall misses
system.l2.overall_misses::total                 15951                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1333886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1381913000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48027000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1333886000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1381913000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            15343                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         1498                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18536                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           15343                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         1498                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18536                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.359292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.860542                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.359292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.860542                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78862.068966                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86943.423282                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86634.881826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78862.068966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86943.423282                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86634.881826                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13041                       # number of writebacks
system.l2.writebacks::total                     13041                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15951                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15951                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41937000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1180486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1222423000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41937000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1180486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1222423000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.359292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.359292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.860542                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68862.068966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76944.726893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76636.135665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68862.068966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76944.726893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76636.135665                       # average overall mshr miss latency
system.l2.replacements                          13087                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        15026                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15026                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        15026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15026                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3128                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3128                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3128                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3128                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           15204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15204                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1322531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1322531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86985.760326                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86985.760326                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        15204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1170511500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1170511500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76987.075770                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76987.075770                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         1498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48027000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         1498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3193                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.359292                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.190730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78862.068966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78862.068966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41937000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41937000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.359292                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.190730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68862.068966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68862.068966                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82278.985507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82278.985507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9974500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9974500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72278.985507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72278.985507                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2589.593176                       # Cycle average of tags in use
system.l2.tags.total_refs                       36696                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15951                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.300545                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.223449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       561.933951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2027.435776                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.061872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.079028                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2864                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.087402                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    309591                       # Number of tag accesses
system.l2.tags.data_accesses                   309591                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         981760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1020736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       834624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          834624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13041                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13041                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          49456908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1245761852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1295218760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     49456908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49456908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1059059994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1059059994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1059059994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         49456908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1245761852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2354278753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000013144250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          814                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          814                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               43320                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12258                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13041                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15951                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13041                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              810                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    263590750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   79755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               562672000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16525.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35275.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13796                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11304                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15951                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13041                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    478.692865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   447.834001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   115.201409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          146      3.77%      3.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          129      3.34%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           51      1.32%      8.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          154      3.98%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3360     86.87%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.23%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.08%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.13%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3868                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.593366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.102814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.521197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           813     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           814                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              814    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           814                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1020864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  833536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1020864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               834624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1295.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1057.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1295.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1059.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     788031500                       # Total gap between requests
system.mem_ctrls.avgGap                      27181.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       981888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       833536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49456907.928129121661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1245924271.647548437119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1057679423.408790946007                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15342                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13041                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16860500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    545811500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16046487250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27685.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35576.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1230464.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             14030100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7430610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            57377040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           34023960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        334838520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         20653440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          530432310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        673.069117                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     50964250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     26260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    710855750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13637400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7248450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            56498820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           33961320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        338503620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         17567040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          529495290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        671.880126                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     42944000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     26260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    718876000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       216356                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           216356                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       216356                       # number of overall hits
system.cpu.icache.overall_hits::total          216356                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2115                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2115                       # number of overall misses
system.cpu.icache.overall_misses::total          2115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76140999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76140999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76140999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76140999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       218471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       218471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       218471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       218471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009681                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009681                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009681                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009681                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36000.472340                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36000.472340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36000.472340                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36000.472340                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1723                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.567568                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               811                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         3129                       # number of writebacks
system.cpu.icache.writebacks::total              3129                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          420                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          420                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          420                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          420                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1695                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1695                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1695                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         1498                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3193                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63019999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63019999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63019999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     18035985                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81055984                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007758                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007758                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007758                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014615                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37179.940413                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37179.940413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37179.940413                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12040.043391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25385.525838                       # average overall mshr miss latency
system.cpu.icache.replacements                   3129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       216356                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          216356                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2115                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76140999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76140999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       218471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       218471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009681                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009681                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36000.472340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36000.472340                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          420                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          420                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1695                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63019999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63019999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007758                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007758                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37179.940413                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37179.940413                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         1498                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         1498                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     18035985                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     18035985                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12040.043391                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12040.043391                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.773408                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              219549                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3193                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.759474                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    39.199650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    24.573757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.612495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.383965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            440135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           440135                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       278201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           278201                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       278253                       # number of overall hits
system.cpu.dcache.overall_hits::total          278253                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       128971                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         128971                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       128975                       # number of overall misses
system.cpu.dcache.overall_misses::total        128975                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9584236516                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9584236516                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9584236516                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9584236516                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       407172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       407172                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       407228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       407228                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.316748                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.316748                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.316714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.316714                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74313.113149                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74313.113149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74310.808420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74310.808420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       158434                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3011                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.618399                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15026                       # number of writebacks
system.cpu.dcache.writebacks::total             15026                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       113625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       113625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       113625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       113625                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        15346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15349                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1356815996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1356815996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1357049996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1357049996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037691                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88414.961293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88414.961293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88412.925663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88412.925663                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15034                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       273057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          273057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22135500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22135500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       273352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       273352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75035.593220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75035.593220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11245500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11245500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83921.641791                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83921.641791                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       128669                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128669                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9561878518                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9561878518                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       133813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       133813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.961558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.961558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74313.770356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74313.770356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       113464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       113464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1345354998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1345354998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113629                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113629                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88481.091615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88481.091615                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.071429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.071429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       234000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       234000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        78000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        78000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          167                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          167                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        87500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005952                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005952                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        86500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        86500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005952                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005952                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        86500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        86500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           304.977610                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              293910                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.149726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   304.977610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.297830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.297830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.306641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            830424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           830424                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    788080000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    788080000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
