Analysis & Synthesis Status : Successful - Wed Oct  4 20:09:57 2023
Quartus Prime Version : 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Revision Name : Tarea1HDL
Top-level Entity Name : Tarea1HDL
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 11
Total pins : 15
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
