Release 10.1 Map K.31 (nt)
Xilinx Mapping Report File for Design 'Project'

Design Information
------------------
Command Line   : map -ise D:/student/LLVI/Xilinx/Projekt/Projekt.ise -intstyle
ise -p xc3s100e-cp132-5 -cm area -pr off -k 4 -c 100 -o Project_map.ncd
Project.ngd Project.pcf 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.46 $
Mapped Date    : Tue Jun 14 08:43:44 2022

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:            54 out of   1,920    2%
  Number of 4 input LUTs:               109 out of   1,920    5%
Logic Distribution:
  Number of occupied Slices:             75 out of     960    7%
    Number of Slices containing only related logic:      75 out of      75 100%
    Number of Slices containing unrelated logic:          0 out of      75   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         109 out of   1,920    5%
  Number of bonded IOBs:                 17 out of      83   20%
    IOB Flip Flops:                       3
  Number of BUFGMUXs:                     1 out of      24    4%

  Number of RPM macros:           52
Peak Memory Usage:  195 MB
Total REAL time to MAP completion:  1 secs 
Total CPU time to MAP completion:   0 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network XLXI_40/CEO has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 6
   more times for the following (max. 5 shown):
   XLXI_17/XLXI_37/CEO,
   XLXI_74/XLXI_3/CEO,
   XLXI_18/XLXI_5/CEO,
   XLXI_18/XLXI_4/CEO,
   XLXI_18/XLXI_3/CEO
   To see the details of these warning messages, please use the -detail switch.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
  32 block(s) removed
  57 block(s) optimized away
  38 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "XLXI_37/I_36_124/dummy" is sourceless and has been removed.
The signal "XLXI_37/I_36_125/dummy" is sourceless and has been removed.
The signal "XLXI_40/CEO" is sourceless and has been removed.
The signal "XLXI_40/TC" is sourceless and has been removed.
 Sourceless block "XLXI_40/I_36_55" (AND) removed.
The signal "XLXI_40/I_Q0/CE_S" is sourceless and has been removed.
The signal "XLXI_40/I_Q1/CE_S" is sourceless and has been removed.
The signal "XLXI_17/XLXI_37/CEO" is sourceless and has been removed.
The signal "XLXI_17/XLXI_37/TC" is sourceless and has been removed.
 Sourceless block "XLXI_17/XLXI_37/I_36_54" (AND) removed.
The signal "XLXI_74/XLXI_3/CEO" is sourceless and has been removed.
The signal "XLXI_74/XLXI_3/TC" is sourceless and has been removed.
 Sourceless block "XLXI_74/XLXI_3/I_36_54" (AND) removed.
The signal "XLXI_18/XLXI_5/CEO" is sourceless and has been removed.
The signal "XLXI_18/XLXI_5/OR_CE_L" is sourceless and has been removed.
The signal "XLXI_18/XLXI_5/TC" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_5/I_36_50" (AND) removed.
The signal "XLXI_18/XLXI_5/TC_DN" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_5/I_TC/I_36_7" (AND) removed.
  The signal "XLXI_18/XLXI_5/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_18/XLXI_5/I_TC/I_36_8" (OR) removed.
The signal "XLXI_18/XLXI_5/TC_UP" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_5/I_TC/I_36_9" (AND) removed.
  The signal "XLXI_18/XLXI_5/I_TC/M1" is sourceless and has been removed.
The signal "XLXI_18/XLXI_4/CEO" is sourceless and has been removed.
The signal "XLXI_18/XLXI_4/OR_CE_L" is sourceless and has been removed.
The signal "XLXI_18/XLXI_4/TC" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_4/I_36_50" (AND) removed.
The signal "XLXI_18/XLXI_4/TC_DN" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_4/I_TC/I_36_7" (AND) removed.
  The signal "XLXI_18/XLXI_4/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_18/XLXI_4/I_TC/I_36_8" (OR) removed.
The signal "XLXI_18/XLXI_4/TC_UP" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_4/I_TC/I_36_9" (AND) removed.
  The signal "XLXI_18/XLXI_4/I_TC/M1" is sourceless and has been removed.
The signal "XLXI_18/XLXI_3/CEO" is sourceless and has been removed.
The signal "XLXI_18/XLXI_3/OR_CE_L" is sourceless and has been removed.
The signal "XLXI_18/XLXI_3/TC" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_3/I_36_50" (AND) removed.
The signal "XLXI_18/XLXI_3/TC_DN" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_3/I_TC/I_36_7" (AND) removed.
  The signal "XLXI_18/XLXI_3/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_18/XLXI_3/I_TC/I_36_8" (OR) removed.
The signal "XLXI_18/XLXI_3/TC_UP" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_3/I_TC/I_36_9" (AND) removed.
  The signal "XLXI_18/XLXI_3/I_TC/M1" is sourceless and has been removed.
The signal "XLXI_18/XLXI_2/CEO" is sourceless and has been removed.
The signal "XLXI_18/XLXI_2/OR_CE_L" is sourceless and has been removed.
The signal "XLXI_18/XLXI_2/TC" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_2/I_36_50" (AND) removed.
The signal "XLXI_18/XLXI_2/TC_DN" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_2/I_TC/I_36_7" (AND) removed.
  The signal "XLXI_18/XLXI_2/I_TC/M0" is sourceless and has been removed.
   Sourceless block "XLXI_18/XLXI_2/I_TC/I_36_8" (OR) removed.
The signal "XLXI_18/XLXI_2/TC_UP" is sourceless and has been removed.
 Sourceless block "XLXI_18/XLXI_2/I_TC/I_36_9" (AND) removed.
  The signal "XLXI_18/XLXI_2/I_TC/M1" is sourceless and has been removed.
Unused block "XLXI_17/XLXI_37/I_36_22" (AND) removed.
Unused block "XLXI_18/XLXI_2/I_36_10" (AND) removed.
Unused block "XLXI_18/XLXI_2/I_36_11" (AND) removed.
Unused block "XLXI_18/XLXI_3/I_36_10" (AND) removed.
Unused block "XLXI_18/XLXI_3/I_36_11" (AND) removed.
Unused block "XLXI_18/XLXI_4/I_36_10" (AND) removed.
Unused block "XLXI_18/XLXI_4/I_36_11" (AND) removed.
Unused block "XLXI_18/XLXI_5/I_36_10" (AND) removed.
Unused block "XLXI_18/XLXI_5/I_36_11" (AND) removed.
Unused block "XLXI_37/I_36_124/XST_GND" (ZERO) removed.
Unused block "XLXI_37/I_36_125/XST_GND" (ZERO) removed.
Unused block "XLXI_40/I_36_37" (AND) removed.
Unused block "XLXI_74/XLXI_3/I_36_22" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC 		XLXI_17/XLXI_37/I_36_9
VCC 		XLXI_18/XLXI_2/I_36_1
OR2 		XLXI_18/XLXI_2/I_36_60
AND2 		XLXI_18/XLXI_2/I_Q0/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_2/I_Q1/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_2/I_Q2/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_2/I_Q3/I_36_30/I_36_9
VCC 		XLXI_18/XLXI_3/I_36_1
OR2 		XLXI_18/XLXI_3/I_36_60
AND2 		XLXI_18/XLXI_3/I_Q0/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_3/I_Q1/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_3/I_Q2/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_3/I_Q3/I_36_30/I_36_9
VCC 		XLXI_18/XLXI_4/I_36_1
OR2 		XLXI_18/XLXI_4/I_36_60
AND2 		XLXI_18/XLXI_4/I_Q0/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_4/I_Q1/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_4/I_Q2/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_4/I_Q3/I_36_30/I_36_9
VCC 		XLXI_18/XLXI_5/I_36_1
OR2 		XLXI_18/XLXI_5/I_36_60
AND2 		XLXI_18/XLXI_5/I_Q0/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_5/I_Q1/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_5/I_Q2/I_36_30/I_36_9
AND2 		XLXI_18/XLXI_5/I_Q3/I_36_30/I_36_9
AND3B1 		XLXI_37/I_36_101
OR2 		XLXI_37/I_36_103
AND2B1 		XLXI_37/I_36_114
AND3B1 		XLXI_37/I_36_14
OR2 		XLXI_37/I_36_16
AND2 		XLXI_37/I_36_22
AND2B1 		XLXI_37/I_36_37
AND3B1 		XLXI_37/I_36_40
OR2 		XLXI_37/I_36_50
AND3B1 		XLXI_37/I_36_52
AND5 		XLXI_37/I_36_53
AND3 		XLXI_37/I_36_57
AND3 		XLXI_37/I_36_60
OR2 		XLXI_37/I_36_66
AND3B1 		XLXI_37/I_36_70
AND3B1 		XLXI_37/I_36_71
AND2B1 		XLXI_37/I_36_76
AND2B1 		XLXI_37/I_36_80
AND2B1 		XLXI_37/I_36_85
AND3B1 		XLXI_37/I_36_88
AND2B1 		XLXI_37/I_36_9
AND3B1 		XLXI_37/I_36_90
OR2 		XLXI_37/I_36_93
AND2B1 		XLXI_37/I_36_95
AND2B1 		XLXI_37/I_36_99
VCC 		XLXI_40/I_36_47
GND 		XLXI_40/I_36_54
OR2 		XLXI_40/I_Q0/I_36_77
OR2 		XLXI_40/I_Q1/I_36_77
VCC 		XLXI_74/XLXI_3/I_36_9
GND 		XLXI_74/XLXI_7
VCC 		XLXI_74/XLXI_8

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+----------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |             | Strength | Rate |              |          | Delay    |
+----------------------------------------------------------------------------------------------------------------------------------------+
| a                                  | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| b                                  | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| button1                            | IBUF             | INPUT     | LVCMOS25    |          |      | IFF1         |          | 0 / 2    |
| c                                  | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| d                                  | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| e                                  | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| enkoderA                           | IBUF             | INPUT     | LVCMOS25    |          |      | IFF1         |          | 0 / 2    |
| enkoderB                           | IBUF             | INPUT     | LVCMOS25    |          |      | IFF1         |          | 0 / 2    |
| f                                  | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| g                                  | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| led1                               | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| led2                               | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| sync                               | IBUF             | INPUT     | LVCMOS25    |          |      |              |          | 0 / 0    |
| t1                                 | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| t2                                 | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| t3                                 | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
| t4                                 | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          | 0 / 0    |
+----------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q0_1  
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q10_10
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q11_11
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q12_12
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q13_13
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q14_14
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q15_15
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q1_0  
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q2_3  
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q3_2  
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q4_7  
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q5_6  
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q6_5  
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q7_4  
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q8_8  
XLXI_17/XLXI_37/XLXI_17/XLXI_37_I_Q9_9  
XLXI_18/XLXI_2/XLXI_2_I_Q0_4            
XLXI_18/XLXI_2/XLXI_2_I_Q1_3            
XLXI_18/XLXI_2/XLXI_2_I_Q2_2            
XLXI_18/XLXI_2/XLXI_2_I_Q3_1            
XLXI_18/XLXI_3/XLXI_3_I_Q0_4            
XLXI_18/XLXI_3/XLXI_3_I_Q1_3            
XLXI_18/XLXI_3/XLXI_3_I_Q2_2            
XLXI_18/XLXI_3/XLXI_3_I_Q3_1            
XLXI_18/XLXI_4/XLXI_4_I_Q0_4            
XLXI_18/XLXI_4/XLXI_4_I_Q1_3            
XLXI_18/XLXI_4/XLXI_4_I_Q2_2            
XLXI_18/XLXI_4/XLXI_4_I_Q3_1            
XLXI_18/XLXI_5/XLXI_5_I_Q0_4            
XLXI_18/XLXI_5/XLXI_5_I_Q1_3            
XLXI_18/XLXI_5/XLXI_5_I_Q2_2            
XLXI_18/XLXI_5/XLXI_5_I_Q3_1            
XLXI_37/XLXI_37_I_36_124_3              
XLXI_37/XLXI_37_I_36_125_2              
XLXI_40/XLXI_40_I_Q0_0                  
XLXI_40/XLXI_40_I_Q1_1                  
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q0_1    
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q10_10  
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q11_11  
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q12_12  
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q13_13  
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q14_14  
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q15_15  
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q1_0    
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q2_3    
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q3_2    
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q4_7    
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q5_6    
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q6_5    
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q7_4    
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q8_8    
XLXI_74/XLXI_3/XLXI_74/XLXI_3_I_Q9_9    

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 14 - Utilization by Hierarchy
-------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM      | MULT18X18 | BUFG  | DCM   | Full Hierarchical Name        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Project/           |           | 11/111        | 0/54          | 11/109        | 0/0           | 0/0       | 0/0       | 1/1   | 0/0   | Project                       |
| +XLXI_17           |           | 0/40          | 0/16          | 0/40          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17               |
| ++XLXI_1           |           | 4/4           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_1        |
| ++XLXI_2           |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_2        |
| +++I_M01           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_2/I_M01  |
| +++I_M23           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_2/I_M23  |
| ++XLXI_37          |           | 6/22          | 0/16          | 6/21          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37       |
| +++I_Q0            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q0  |
| +++I_Q1            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q1  |
| +++I_Q10           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q10 |
| +++I_Q11           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q11 |
| +++I_Q12           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q12 |
| +++I_Q13           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q13 |
| +++I_Q14           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q14 |
| +++I_Q15           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q15 |
| +++I_Q2            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q2  |
| +++I_Q3            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q3  |
| +++I_Q4            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q4  |
| +++I_Q5            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q5  |
| +++I_Q6            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q6  |
| +++I_Q7            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q7  |
| +++I_Q8            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q8  |
| +++I_Q9            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_37/I_Q9  |
| ++XLXI_55          |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_55       |
| ++XLXI_6           |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_6        |
| +++I_M01           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_6/I_M01  |
| +++I_M23           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_6/I_M23  |
| ++XLXI_7           |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_7        |
| +++I_M01           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_7/I_M01  |
| +++I_M23           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_7/I_M23  |
| ++XLXI_8           |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_8        |
| +++I_M01           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_8/I_M01  |
| +++I_M23           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_17/XLXI_8/I_M23  |
| +XLXI_18           |           | 2/22          | 4/20          | 0/16          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18               |
| ++XLXI_2           |           | 0/5           | 0/4           | 0/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_2        |
| +++I_Q0            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_2/I_Q0   |
| +++I_Q1            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_2/I_Q1   |
| +++I_Q2            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_2/I_Q2   |
| +++I_Q3            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_2/I_Q3   |
| +++I_T3            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_2/I_T3   |
| ++XLXI_3           |           | 0/5           | 0/4           | 0/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_3        |
| +++I_Q0            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_3/I_Q0   |
| +++I_Q1            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_3/I_Q1   |
| +++I_Q2            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_3/I_Q2   |
| +++I_Q3            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_3/I_Q3   |
| +++I_T3            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_3/I_T3   |
| ++XLXI_4           |           | 0/5           | 0/4           | 0/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_4        |
| +++I_Q0            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_4/I_Q0   |
| +++I_Q1            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_4/I_Q1   |
| +++I_Q2            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_4/I_Q2   |
| +++I_Q3            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_4/I_Q3   |
| +++I_T3            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_4/I_T3   |
| ++XLXI_5           |           | 0/5           | 0/4           | 0/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_5        |
| +++I_Q0            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_5/I_Q0   |
| +++I_Q1            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_5/I_Q1   |
| +++I_Q2            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_5/I_Q2   |
| +++I_Q3            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_5/I_Q3   |
| +++I_T3            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_18/XLXI_5/I_T3   |
| +XLXI_37           |           | 8/12          | 0/0           | 10/16         | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_37               |
| ++I_36_124         |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_37/I_36_124      |
| ++I_36_125         |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_37/I_36_125      |
| +XLXI_39           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_39               |
| +XLXI_40           |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_40               |
| ++I_Q0             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_40/I_Q0          |
| ++I_Q1             |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_40/I_Q1          |
| +XLXI_74           |           | 0/22          | 0/16          | 0/21          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74               |
| ++XLXI_3           |           | 6/22          | 0/16          | 6/21          | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3        |
| +++I_Q0            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q0   |
| +++I_Q1            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q1   |
| +++I_Q10           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q10  |
| +++I_Q11           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q11  |
| +++I_Q12           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q12  |
| +++I_Q13           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q13  |
| +++I_Q14           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q14  |
| +++I_Q15           |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q15  |
| +++I_Q2            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q2   |
| +++I_Q3            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q3   |
| +++I_Q4            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q4   |
| +++I_Q5            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q5   |
| +++I_Q6            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q6   |
| +++I_Q7            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q7   |
| +++I_Q8            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q8   |
| +++I_Q9            |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0       | 0/0   | 0/0   | Project/XLXI_74/XLXI_3/I_Q9   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
