Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1869e0d9962e4354a3aa6c5ae64eebb9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot fpga_design_wrapper_func_synth xil_defaultlib.fpga_design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling module xil_defaultlib.glbl
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100110")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010100011010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000011110000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000011110000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_central_interface_0_0_central_interface [fpga_design_central_interface_0_...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_central_interface_0_0 [fpga_design_central_interface_0_...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(init='0')\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_reset_builtin [fpga_design_fifo_generator_0_0_r...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_prim_v6_7 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_extdepth_v6 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_prim_v6_6 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_extdepth_v6_0 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_prim_v6_5 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_extdepth_v6_1 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_prim_v6_4 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_extdepth_v6_2 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_prim_v6 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_extdepth_v6_3 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_builtin_top_v6 [fpga_design_fifo_generator_0_0_b...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2_builtin [fpga_design_fifo_generator_0_0_f...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_fifo_generator_top [fpga_design_fifo_generator_0_0_f...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2_synth [fpga_design_fifo_generator_0_0_f...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2 [fpga_design_fifo_generator_0_0_f...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_generator_0_0 [fpga_design_fifo_generator_0_0_d...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001110100000")(0...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_protector_0_0_fifo_protector [fpga_design_fifo_protector_0_0_f...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_fifo_protector_0_0 [fpga_design_fifo_protector_0_0_d...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture ldce_v of entity unisim.LDCE [\LDCE(init='1')\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_image_thresholding_0_0_image_thresholding [fpga_design_image_thresholding_0...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_image_thresholding_0_0 [fpga_design_image_thresholding_0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_threshold_memory_0_0_threshold_memory [fpga_design_threshold_memory_0_0...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_threshold_memory_0_0 [fpga_design_threshold_memory_0_0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111001010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111100011001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110011001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111111111100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000001100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.fpga_design_uart_tx_0_0_uart_tx [fpga_design_uart_tx_0_0_uart_tx_...]
Compiling architecture structure of entity xil_defaultlib.fpga_design_uart_tx_0_0 [fpga_design_uart_tx_0_0_default]
Compiling architecture structure of entity xil_defaultlib.fpga_design [fpga_design_default]
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.fpga_design_wrapper
Built simulation snapshot fpga_design_wrapper_func_synth
