<strong>vhdl-clock-edge-condition</strong> is a variable defined in `<code>vhdl-mode.el</code>'.<br/>
Its value is standard<br/>
<br/>
Documentation:<br/>
Syntax of the clock edge condition.<br/>
  Standard: "clk'event and clk = '1'"<br/>
  Function: "rising_edge(clk)"<br/>
<br/>
You can customize this variable.