

================================================================
== Vitis HLS Report for 'dataflow_section'
================================================================
* Date:           Fri Apr 21 17:47:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4003|     4003|  40.030 us|  40.030 us|  4004|  4004|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+-----------+------+------+----------+
        |                         |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |         Instance        |        Module        |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-------------------------+----------------------+---------+---------+-----------+-----------+------+------+----------+
        |convolutional_layer_U0   |convolutional_layer   |     4003|     4003|  40.030 us|  40.030 us|  4004|  4004|  dataflow|
        |max_pooling_layer_U0     |max_pooling_layer     |      792|      792|   7.920 us|   7.920 us|   793|   793|  dataflow|
        |flattening_layer_U0      |flattening_layer      |      198|      198|   1.980 us|   1.980 us|   199|   199|  dataflow|
        |dense_layer_U0           |dense_layer           |     2013|     2013|  20.130 us|  20.130 us|  2014|  2014|  dataflow|
        |dense_layer_soft_max_U0  |dense_layer_soft_max  |      175|      175|   1.750 us|   1.750 us|   175|   175|        no|
        +-------------------------+----------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      12|    -|
|FIFO             |       48|    -|    4720|    2736|    -|
|Instance         |      320|  131|   44775|   35647|    0|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      18|    -|
|Register         |        -|    -|       2|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |      368|  131|   49497|   38413|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       50|   17|      18|      28|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-------+-------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------+----------------------+---------+----+-------+-------+-----+
    |convolutional_layer_U0   |convolutional_layer   |        0|  80|  22961|  18857|    0|
    |dense_layer_U0           |dense_layer           |      320|  40|  15584|   9632|    0|
    |dense_layer_soft_max_U0  |dense_layer_soft_max  |        0|  11|   2364|   2284|    0|
    |flattening_layer_U0      |flattening_layer      |        0|   0|    353|    825|    0|
    |max_pooling_layer_U0     |max_pooling_layer     |        0|   0|   3513|   4049|    0|
    +-------------------------+----------------------+---------+----+-------+-------+-----+
    |Total                    |                      |      320| 131|  44775|  35647|    0|
    +-------------------------+----------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------+---------+-----+----+-----+------+-----+---------+
    |             Name             | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------------+---------+-----+----+-----+------+-----+---------+
    |conv_to_pool_streams_0_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_1_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_2_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_3_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_4_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_5_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_6_U      |        2|  165|   0|    -|   784|   32|    25088|
    |conv_to_pool_streams_7_U      |        2|  165|   0|    -|   784|   32|    25088|
    |dense_to_softmax_streams_0_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_1_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_2_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_3_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_4_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_5_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_6_U  |        0|   99|   0|    -|    10|   32|      320|
    |dense_to_softmax_streams_7_U  |        0|   99|   0|    -|    10|   32|      320|
    |flat_to_dense_streams_0_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_1_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_2_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_3_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_4_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_5_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_6_U     |        2|  163|   0|    -|   196|   32|     6272|
    |flat_to_dense_streams_7_U     |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_0_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_1_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_2_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_3_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_4_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_5_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_6_U      |        2|  163|   0|    -|   196|   32|     6272|
    |pool_to_flat_streams_7_U      |        2|  163|   0|    -|   196|   32|     6272|
    +------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                         |       48| 4720|   0|    0|  9488| 1024|   303616|
    +------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |convolutional_layer_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |dense_layer_soft_max_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_convolutional_layer_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_dense_layer_soft_max_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  12|           6|           6|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_convolutional_layer_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_dense_layer_soft_max_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  18|          4|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_convolutional_layer_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_dense_layer_soft_max_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|pad_img_address0       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce0            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d0             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q0             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we0            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address1       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce1            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d1             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q1             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we1            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address2       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce2            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d2             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q2             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we2            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address3       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce3            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d3             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q3             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we3            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address4       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce4            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d4             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q4             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we4            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address5       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce5            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d5             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q5             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we5            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address6       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce6            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d6             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q6             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we6            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address7       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce7            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d7             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q7             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we7            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address8       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce8            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d8             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q8             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we8            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address9       |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce9            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d9             |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q9             |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we9            |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address10      |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce10           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d10            |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q10            |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we10           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address11      |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce11           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d11            |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q11            |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we11           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address12      |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce12           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d12            |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q12            |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we12           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address13      |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce13           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d13            |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q13            |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we13           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address14      |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce14           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d14            |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q14            |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we14           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address15      |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce15           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d15            |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q15            |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we15           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_address16      |  out|   10|   ap_memory|           pad_img|         array|
|pad_img_ce16           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img_d16            |  out|   32|   ap_memory|           pad_img|         array|
|pad_img_q16            |   in|   32|   ap_memory|           pad_img|         array|
|pad_img_we16           |  out|    1|   ap_memory|           pad_img|         array|
|pad_img1_address0      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce0           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d0            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q0            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we0           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address1      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce1           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d1            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q1            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we1           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address2      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce2           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d2            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q2            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we2           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address3      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce3           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d3            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q3            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we3           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address4      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce4           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d4            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q4            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we4           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address5      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce5           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d5            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q5            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we5           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address6      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce6           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d6            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q6            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we6           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address7      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce7           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d7            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q7            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we7           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address8      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce8           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d8            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q8            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we8           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address9      |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce9           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d9            |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q9            |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we9           |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address10     |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce10          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d10           |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q10           |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we10          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address11     |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce11          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d11           |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q11           |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we11          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address12     |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce12          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d12           |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q12           |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we12          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address13     |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce13          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d13           |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q13           |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we13          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address14     |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce14          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d14           |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q14           |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we14          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address15     |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce15          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d15           |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q15           |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we15          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_address16     |  out|   10|   ap_memory|          pad_img1|         array|
|pad_img1_ce16          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img1_d16           |  out|   32|   ap_memory|          pad_img1|         array|
|pad_img1_q16           |   in|   32|   ap_memory|          pad_img1|         array|
|pad_img1_we16          |  out|    1|   ap_memory|          pad_img1|         array|
|pad_img2_address0      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce0           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d0            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q0            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we0           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address1      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce1           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d1            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q1            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we1           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address2      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce2           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d2            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q2            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we2           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address3      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce3           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d3            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q3            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we3           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address4      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce4           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d4            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q4            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we4           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address5      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce5           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d5            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q5            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we5           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address6      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce6           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d6            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q6            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we6           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address7      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce7           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d7            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q7            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we7           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address8      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce8           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d8            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q8            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we8           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address9      |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce9           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d9            |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q9            |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we9           |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address10     |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce10          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d10           |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q10           |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we10          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address11     |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce11          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d11           |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q11           |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we11          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address12     |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce12          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d12           |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q12           |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we12          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address13     |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce13          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d13           |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q13           |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we13          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address14     |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce14          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d14           |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q14           |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we14          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address15     |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce15          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d15           |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q15           |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we15          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_address16     |  out|   10|   ap_memory|          pad_img2|         array|
|pad_img2_ce16          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img2_d16           |  out|   32|   ap_memory|          pad_img2|         array|
|pad_img2_q16           |   in|   32|   ap_memory|          pad_img2|         array|
|pad_img2_we16          |  out|    1|   ap_memory|          pad_img2|         array|
|pad_img3_address0      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce0           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d0            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q0            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we0           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address1      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce1           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d1            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q1            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we1           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address2      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce2           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d2            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q2            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we2           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address3      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce3           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d3            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q3            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we3           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address4      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce4           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d4            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q4            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we4           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address5      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce5           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d5            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q5            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we5           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address6      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce6           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d6            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q6            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we6           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address7      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce7           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d7            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q7            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we7           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address8      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce8           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d8            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q8            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we8           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address9      |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce9           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d9            |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q9            |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we9           |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address10     |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce10          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d10           |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q10           |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we10          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address11     |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce11          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d11           |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q11           |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we11          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address12     |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce12          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d12           |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q12           |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we12          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address13     |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce13          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d13           |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q13           |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we13          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address14     |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce14          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d14           |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q14           |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we14          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address15     |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce15          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d15           |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q15           |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we15          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_address16     |  out|   10|   ap_memory|          pad_img3|         array|
|pad_img3_ce16          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img3_d16           |  out|   32|   ap_memory|          pad_img3|         array|
|pad_img3_q16           |   in|   32|   ap_memory|          pad_img3|         array|
|pad_img3_we16          |  out|    1|   ap_memory|          pad_img3|         array|
|pad_img4_address0      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce0           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d0            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q0            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we0           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address1      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce1           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d1            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q1            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we1           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address2      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce2           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d2            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q2            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we2           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address3      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce3           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d3            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q3            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we3           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address4      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce4           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d4            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q4            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we4           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address5      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce5           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d5            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q5            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we5           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address6      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce6           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d6            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q6            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we6           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address7      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce7           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d7            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q7            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we7           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address8      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce8           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d8            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q8            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we8           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address9      |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce9           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d9            |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q9            |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we9           |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address10     |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce10          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d10           |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q10           |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we10          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address11     |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce11          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d11           |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q11           |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we11          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address12     |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce12          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d12           |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q12           |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we12          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address13     |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce13          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d13           |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q13           |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we13          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address14     |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce14          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d14           |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q14           |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we14          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address15     |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce15          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d15           |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q15           |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we15          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_address16     |  out|   10|   ap_memory|          pad_img4|         array|
|pad_img4_ce16          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img4_d16           |  out|   32|   ap_memory|          pad_img4|         array|
|pad_img4_q16           |   in|   32|   ap_memory|          pad_img4|         array|
|pad_img4_we16          |  out|    1|   ap_memory|          pad_img4|         array|
|pad_img5_address0      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce0           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d0            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q0            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we0           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address1      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce1           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d1            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q1            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we1           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address2      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce2           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d2            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q2            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we2           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address3      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce3           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d3            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q3            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we3           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address4      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce4           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d4            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q4            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we4           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address5      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce5           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d5            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q5            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we5           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address6      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce6           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d6            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q6            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we6           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address7      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce7           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d7            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q7            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we7           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address8      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce8           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d8            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q8            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we8           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address9      |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce9           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d9            |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q9            |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we9           |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address10     |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce10          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d10           |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q10           |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we10          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address11     |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce11          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d11           |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q11           |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we11          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address12     |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce12          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d12           |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q12           |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we12          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address13     |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce13          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d13           |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q13           |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we13          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address14     |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce14          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d14           |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q14           |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we14          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address15     |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce15          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d15           |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q15           |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we15          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_address16     |  out|   10|   ap_memory|          pad_img5|         array|
|pad_img5_ce16          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img5_d16           |  out|   32|   ap_memory|          pad_img5|         array|
|pad_img5_q16           |   in|   32|   ap_memory|          pad_img5|         array|
|pad_img5_we16          |  out|    1|   ap_memory|          pad_img5|         array|
|pad_img6_address0      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce0           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d0            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q0            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we0           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address1      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce1           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d1            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q1            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we1           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address2      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce2           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d2            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q2            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we2           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address3      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce3           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d3            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q3            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we3           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address4      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce4           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d4            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q4            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we4           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address5      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce5           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d5            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q5            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we5           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address6      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce6           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d6            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q6            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we6           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address7      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce7           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d7            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q7            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we7           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address8      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce8           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d8            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q8            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we8           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address9      |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce9           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d9            |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q9            |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we9           |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address10     |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce10          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d10           |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q10           |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we10          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address11     |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce11          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d11           |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q11           |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we11          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address12     |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce12          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d12           |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q12           |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we12          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address13     |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce13          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d13           |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q13           |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we13          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address14     |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce14          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d14           |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q14           |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we14          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address15     |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce15          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d15           |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q15           |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we15          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_address16     |  out|   10|   ap_memory|          pad_img6|         array|
|pad_img6_ce16          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img6_d16           |  out|   32|   ap_memory|          pad_img6|         array|
|pad_img6_q16           |   in|   32|   ap_memory|          pad_img6|         array|
|pad_img6_we16          |  out|    1|   ap_memory|          pad_img6|         array|
|pad_img7_address0      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce0           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d0            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q0            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we0           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address1      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce1           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d1            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q1            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we1           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address2      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce2           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d2            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q2            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we2           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address3      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce3           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d3            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q3            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we3           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address4      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce4           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d4            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q4            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we4           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address5      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce5           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d5            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q5            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we5           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address6      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce6           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d6            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q6            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we6           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address7      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce7           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d7            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q7            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we7           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address8      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce8           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d8            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q8            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we8           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address9      |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce9           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d9            |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q9            |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we9           |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address10     |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce10          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d10           |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q10           |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we10          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address11     |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce11          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d11           |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q11           |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we11          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address12     |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce12          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d12           |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q12           |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we12          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address13     |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce13          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d13           |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q13           |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we13          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address14     |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce14          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d14           |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q14           |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we14          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address15     |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce15          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d15           |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q15           |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we15          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_address16     |  out|   10|   ap_memory|          pad_img7|         array|
|pad_img7_ce16          |  out|    1|   ap_memory|          pad_img7|         array|
|pad_img7_d16           |  out|   32|   ap_memory|          pad_img7|         array|
|pad_img7_q16           |   in|   32|   ap_memory|          pad_img7|         array|
|pad_img7_we16          |  out|    1|   ap_memory|          pad_img7|         array|
|weight_buf_0_address0  |  out|    4|   ap_memory|      weight_buf_0|         array|
|weight_buf_0_ce0       |  out|    1|   ap_memory|      weight_buf_0|         array|
|weight_buf_0_d0        |  out|   32|   ap_memory|      weight_buf_0|         array|
|weight_buf_0_q0        |   in|   32|   ap_memory|      weight_buf_0|         array|
|weight_buf_0_we0       |  out|    1|   ap_memory|      weight_buf_0|         array|
|weight_buf_0_address1  |  out|    4|   ap_memory|      weight_buf_0|         array|
|weight_buf_0_ce1       |  out|    1|   ap_memory|      weight_buf_0|         array|
|weight_buf_0_d1        |  out|   32|   ap_memory|      weight_buf_0|         array|
|weight_buf_0_q1        |   in|   32|   ap_memory|      weight_buf_0|         array|
|weight_buf_0_we1       |  out|    1|   ap_memory|      weight_buf_0|         array|
|weight_buf_1_address0  |  out|    4|   ap_memory|      weight_buf_1|         array|
|weight_buf_1_ce0       |  out|    1|   ap_memory|      weight_buf_1|         array|
|weight_buf_1_d0        |  out|   32|   ap_memory|      weight_buf_1|         array|
|weight_buf_1_q0        |   in|   32|   ap_memory|      weight_buf_1|         array|
|weight_buf_1_we0       |  out|    1|   ap_memory|      weight_buf_1|         array|
|weight_buf_1_address1  |  out|    4|   ap_memory|      weight_buf_1|         array|
|weight_buf_1_ce1       |  out|    1|   ap_memory|      weight_buf_1|         array|
|weight_buf_1_d1        |  out|   32|   ap_memory|      weight_buf_1|         array|
|weight_buf_1_q1        |   in|   32|   ap_memory|      weight_buf_1|         array|
|weight_buf_1_we1       |  out|    1|   ap_memory|      weight_buf_1|         array|
|weight_buf_2_address0  |  out|    4|   ap_memory|      weight_buf_2|         array|
|weight_buf_2_ce0       |  out|    1|   ap_memory|      weight_buf_2|         array|
|weight_buf_2_d0        |  out|   32|   ap_memory|      weight_buf_2|         array|
|weight_buf_2_q0        |   in|   32|   ap_memory|      weight_buf_2|         array|
|weight_buf_2_we0       |  out|    1|   ap_memory|      weight_buf_2|         array|
|weight_buf_2_address1  |  out|    4|   ap_memory|      weight_buf_2|         array|
|weight_buf_2_ce1       |  out|    1|   ap_memory|      weight_buf_2|         array|
|weight_buf_2_d1        |  out|   32|   ap_memory|      weight_buf_2|         array|
|weight_buf_2_q1        |   in|   32|   ap_memory|      weight_buf_2|         array|
|weight_buf_2_we1       |  out|    1|   ap_memory|      weight_buf_2|         array|
|weight_buf_3_address0  |  out|    4|   ap_memory|      weight_buf_3|         array|
|weight_buf_3_ce0       |  out|    1|   ap_memory|      weight_buf_3|         array|
|weight_buf_3_d0        |  out|   32|   ap_memory|      weight_buf_3|         array|
|weight_buf_3_q0        |   in|   32|   ap_memory|      weight_buf_3|         array|
|weight_buf_3_we0       |  out|    1|   ap_memory|      weight_buf_3|         array|
|weight_buf_3_address1  |  out|    4|   ap_memory|      weight_buf_3|         array|
|weight_buf_3_ce1       |  out|    1|   ap_memory|      weight_buf_3|         array|
|weight_buf_3_d1        |  out|   32|   ap_memory|      weight_buf_3|         array|
|weight_buf_3_q1        |   in|   32|   ap_memory|      weight_buf_3|         array|
|weight_buf_3_we1       |  out|    1|   ap_memory|      weight_buf_3|         array|
|weight_buf_4_address0  |  out|    4|   ap_memory|      weight_buf_4|         array|
|weight_buf_4_ce0       |  out|    1|   ap_memory|      weight_buf_4|         array|
|weight_buf_4_d0        |  out|   32|   ap_memory|      weight_buf_4|         array|
|weight_buf_4_q0        |   in|   32|   ap_memory|      weight_buf_4|         array|
|weight_buf_4_we0       |  out|    1|   ap_memory|      weight_buf_4|         array|
|weight_buf_4_address1  |  out|    4|   ap_memory|      weight_buf_4|         array|
|weight_buf_4_ce1       |  out|    1|   ap_memory|      weight_buf_4|         array|
|weight_buf_4_d1        |  out|   32|   ap_memory|      weight_buf_4|         array|
|weight_buf_4_q1        |   in|   32|   ap_memory|      weight_buf_4|         array|
|weight_buf_4_we1       |  out|    1|   ap_memory|      weight_buf_4|         array|
|weight_buf_5_address0  |  out|    4|   ap_memory|      weight_buf_5|         array|
|weight_buf_5_ce0       |  out|    1|   ap_memory|      weight_buf_5|         array|
|weight_buf_5_d0        |  out|   32|   ap_memory|      weight_buf_5|         array|
|weight_buf_5_q0        |   in|   32|   ap_memory|      weight_buf_5|         array|
|weight_buf_5_we0       |  out|    1|   ap_memory|      weight_buf_5|         array|
|weight_buf_5_address1  |  out|    4|   ap_memory|      weight_buf_5|         array|
|weight_buf_5_ce1       |  out|    1|   ap_memory|      weight_buf_5|         array|
|weight_buf_5_d1        |  out|   32|   ap_memory|      weight_buf_5|         array|
|weight_buf_5_q1        |   in|   32|   ap_memory|      weight_buf_5|         array|
|weight_buf_5_we1       |  out|    1|   ap_memory|      weight_buf_5|         array|
|weight_buf_6_address0  |  out|    4|   ap_memory|      weight_buf_6|         array|
|weight_buf_6_ce0       |  out|    1|   ap_memory|      weight_buf_6|         array|
|weight_buf_6_d0        |  out|   32|   ap_memory|      weight_buf_6|         array|
|weight_buf_6_q0        |   in|   32|   ap_memory|      weight_buf_6|         array|
|weight_buf_6_we0       |  out|    1|   ap_memory|      weight_buf_6|         array|
|weight_buf_6_address1  |  out|    4|   ap_memory|      weight_buf_6|         array|
|weight_buf_6_ce1       |  out|    1|   ap_memory|      weight_buf_6|         array|
|weight_buf_6_d1        |  out|   32|   ap_memory|      weight_buf_6|         array|
|weight_buf_6_q1        |   in|   32|   ap_memory|      weight_buf_6|         array|
|weight_buf_6_we1       |  out|    1|   ap_memory|      weight_buf_6|         array|
|weight_buf_7_address0  |  out|    4|   ap_memory|      weight_buf_7|         array|
|weight_buf_7_ce0       |  out|    1|   ap_memory|      weight_buf_7|         array|
|weight_buf_7_d0        |  out|   32|   ap_memory|      weight_buf_7|         array|
|weight_buf_7_q0        |   in|   32|   ap_memory|      weight_buf_7|         array|
|weight_buf_7_we0       |  out|    1|   ap_memory|      weight_buf_7|         array|
|weight_buf_7_address1  |  out|    4|   ap_memory|      weight_buf_7|         array|
|weight_buf_7_ce1       |  out|    1|   ap_memory|      weight_buf_7|         array|
|weight_buf_7_d1        |  out|   32|   ap_memory|      weight_buf_7|         array|
|weight_buf_7_q1        |   in|   32|   ap_memory|      weight_buf_7|         array|
|weight_buf_7_we1       |  out|    1|   ap_memory|      weight_buf_7|         array|
|biases_buf_0           |   in|   32|     ap_none|      biases_buf_0|        scalar|
|biases_buf_0_ap_vld    |   in|    1|     ap_none|      biases_buf_0|        scalar|
|biases_buf_1           |   in|   32|     ap_none|      biases_buf_1|        scalar|
|biases_buf_1_ap_vld    |   in|    1|     ap_none|      biases_buf_1|        scalar|
|biases_buf_2           |   in|   32|     ap_none|      biases_buf_2|        scalar|
|biases_buf_2_ap_vld    |   in|    1|     ap_none|      biases_buf_2|        scalar|
|biases_buf_3           |   in|   32|     ap_none|      biases_buf_3|        scalar|
|biases_buf_3_ap_vld    |   in|    1|     ap_none|      biases_buf_3|        scalar|
|biases_buf_4           |   in|   32|     ap_none|      biases_buf_4|        scalar|
|biases_buf_4_ap_vld    |   in|    1|     ap_none|      biases_buf_4|        scalar|
|biases_buf_5           |   in|   32|     ap_none|      biases_buf_5|        scalar|
|biases_buf_5_ap_vld    |   in|    1|     ap_none|      biases_buf_5|        scalar|
|biases_buf_6           |   in|   32|     ap_none|      biases_buf_6|        scalar|
|biases_buf_6_ap_vld    |   in|    1|     ap_none|      biases_buf_6|        scalar|
|biases_buf_7           |   in|   32|     ap_none|      biases_buf_7|        scalar|
|biases_buf_7_ap_vld    |   in|    1|     ap_none|      biases_buf_7|        scalar|
|prediction_address0    |  out|    4|   ap_memory|        prediction|         array|
|prediction_ce0         |  out|    1|   ap_memory|        prediction|         array|
|prediction_d0          |  out|   32|   ap_memory|        prediction|         array|
|prediction_q0          |   in|   32|   ap_memory|        prediction|         array|
|prediction_we0         |  out|    1|   ap_memory|        prediction|         array|
|prediction_address1    |  out|    4|   ap_memory|        prediction|         array|
|prediction_ce1         |  out|    1|   ap_memory|        prediction|         array|
|prediction_d1          |  out|   32|   ap_memory|        prediction|         array|
|prediction_q1          |   in|   32|   ap_memory|        prediction|         array|
|prediction_we1         |  out|    1|   ap_memory|        prediction|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_section|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_section|  return value|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%biases_buf_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_7"   --->   Operation 11 'read' 'biases_buf_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%biases_buf_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_6"   --->   Operation 12 'read' 'biases_buf_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%biases_buf_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_5"   --->   Operation 13 'read' 'biases_buf_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%biases_buf_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_4"   --->   Operation 14 'read' 'biases_buf_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%biases_buf_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_3"   --->   Operation 15 'read' 'biases_buf_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%biases_buf_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_2"   --->   Operation 16 'read' 'biases_buf_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%biases_buf_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_1"   --->   Operation 17 'read' 'biases_buf_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%biases_buf_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_0"   --->   Operation 18 'read' 'biases_buf_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_0 = alloca i64 1"   --->   Operation 19 'alloca' 'conv_to_pool_streams_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_1 = alloca i64 1"   --->   Operation 20 'alloca' 'conv_to_pool_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_2 = alloca i64 1"   --->   Operation 21 'alloca' 'conv_to_pool_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_3 = alloca i64 1"   --->   Operation 22 'alloca' 'conv_to_pool_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_4 = alloca i64 1"   --->   Operation 23 'alloca' 'conv_to_pool_streams_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_5 = alloca i64 1"   --->   Operation 24 'alloca' 'conv_to_pool_streams_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_6 = alloca i64 1"   --->   Operation 25 'alloca' 'conv_to_pool_streams_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_7 = alloca i64 1"   --->   Operation 26 'alloca' 'conv_to_pool_streams_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_0 = alloca i64 1"   --->   Operation 27 'alloca' 'pool_to_flat_streams_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_1 = alloca i64 1"   --->   Operation 28 'alloca' 'pool_to_flat_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_2 = alloca i64 1"   --->   Operation 29 'alloca' 'pool_to_flat_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_3 = alloca i64 1"   --->   Operation 30 'alloca' 'pool_to_flat_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_4 = alloca i64 1"   --->   Operation 31 'alloca' 'pool_to_flat_streams_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_5 = alloca i64 1"   --->   Operation 32 'alloca' 'pool_to_flat_streams_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_6 = alloca i64 1"   --->   Operation 33 'alloca' 'pool_to_flat_streams_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_7 = alloca i64 1"   --->   Operation 34 'alloca' 'pool_to_flat_streams_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_0 = alloca i64 1"   --->   Operation 35 'alloca' 'flat_to_dense_streams_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_1 = alloca i64 1"   --->   Operation 36 'alloca' 'flat_to_dense_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_2 = alloca i64 1"   --->   Operation 37 'alloca' 'flat_to_dense_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_3 = alloca i64 1"   --->   Operation 38 'alloca' 'flat_to_dense_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_4 = alloca i64 1"   --->   Operation 39 'alloca' 'flat_to_dense_streams_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_5 = alloca i64 1"   --->   Operation 40 'alloca' 'flat_to_dense_streams_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_6 = alloca i64 1"   --->   Operation 41 'alloca' 'flat_to_dense_streams_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_7 = alloca i64 1"   --->   Operation 42 'alloca' 'flat_to_dense_streams_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_0 = alloca i64 1"   --->   Operation 43 'alloca' 'dense_to_softmax_streams_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_1 = alloca i64 1"   --->   Operation 44 'alloca' 'dense_to_softmax_streams_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_2 = alloca i64 1"   --->   Operation 45 'alloca' 'dense_to_softmax_streams_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_3 = alloca i64 1"   --->   Operation 46 'alloca' 'dense_to_softmax_streams_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_4 = alloca i64 1"   --->   Operation 47 'alloca' 'dense_to_softmax_streams_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_5 = alloca i64 1"   --->   Operation 48 'alloca' 'dense_to_softmax_streams_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_6 = alloca i64 1"   --->   Operation 49 'alloca' 'dense_to_softmax_streams_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_7 = alloca i64 1"   --->   Operation 50 'alloca' 'dense_to_softmax_streams_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln54 = call void @convolutional_layer, i32 %pad_img, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %pad_img4, i32 %pad_img5, i32 %pad_img6, i32 %pad_img7, i32 %weight_buf_0, i32 %weight_buf_1, i32 %weight_buf_2, i32 %weight_buf_3, i32 %weight_buf_4, i32 %weight_buf_5, i32 %weight_buf_6, i32 %weight_buf_7, i32 %biases_buf_0_read, i32 %biases_buf_1_read, i32 %biases_buf_2_read, i32 %biases_buf_3_read, i32 %biases_buf_4_read, i32 %biases_buf_5_read, i32 %biases_buf_6_read, i32 %biases_buf_7_read, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_7" [cnn.cc:54]   --->   Operation 51 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln54 = call void @convolutional_layer, i32 %pad_img, i32 %pad_img1, i32 %pad_img2, i32 %pad_img3, i32 %pad_img4, i32 %pad_img5, i32 %pad_img6, i32 %pad_img7, i32 %weight_buf_0, i32 %weight_buf_1, i32 %weight_buf_2, i32 %weight_buf_3, i32 %weight_buf_4, i32 %weight_buf_5, i32 %weight_buf_6, i32 %weight_buf_7, i32 %biases_buf_0_read, i32 %biases_buf_1_read, i32 %biases_buf_2_read, i32 %biases_buf_3_read, i32 %biases_buf_4_read, i32 %biases_buf_5_read, i32 %biases_buf_6_read, i32 %biases_buf_7_read, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_7" [cnn.cc:54]   --->   Operation 52 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln76 = call void @max_pooling_layer, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_7, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_7" [cnn.cc:76]   --->   Operation 53 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln76 = call void @max_pooling_layer, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_7, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_7" [cnn.cc:76]   --->   Operation 54 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln86 = call void @flattening_layer, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_7, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_7" [cnn.cc:86]   --->   Operation 55 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln86 = call void @flattening_layer, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_7, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_7" [cnn.cc:86]   --->   Operation 56 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln90 = call void @dense_layer, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_7, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_7, i32 %dense_weights_72, i32 %dense_weights_65, i32 %dense_weights_58, i32 %dense_weights_51, i32 %dense_weights_44, i32 %dense_weights_37, i32 %dense_weights_30, i32 %dense_weights_23, i32 %dense_weights_16, i32 %dense_weights, i32 %dense_weights_73, i32 %dense_weights_66, i32 %dense_weights_59, i32 %dense_weights_52, i32 %dense_weights_45, i32 %dense_weights_38, i32 %dense_weights_31, i32 %dense_weights_24, i32 %dense_weights_17, i32 %dense_weights_10, i32 %dense_weights_74, i32 %dense_weights_67, i32 %dense_weights_60, i32 %dense_weights_53, i32 %dense_weights_46, i32 %dense_weights_39, i32 %dense_weights_32, i32 %dense_weights_25, i32 %dense_weights_18, i32 %dense_weights_11, i32 %dense_weights_75, i32 %dense_weights_68, i32 %dense_weights_61, i32 %dense_weights_54, i32 %dense_weights_47, i32 %dense_weights_40, i32 %dense_weights_33, i32 %dense_weights_26, i32 %dense_weights_19, i32 %dense_weights_12, i32 %dense_weights_76, i32 %dense_weights_69, i32 %dense_weights_62, i32 %dense_weights_55, i32 %dense_weights_48, i32 %dense_weights_41, i32 %dense_weights_34, i32 %dense_weights_27, i32 %dense_weights_20, i32 %dense_weights_13, i32 %dense_weights_77, i32 %dense_weights_70, i32 %dense_weights_63, i32 %dense_weights_56, i32 %dense_weights_49, i32 %dense_weights_42, i32 %dense_weights_35, i32 %dense_weights_28, i32 %dense_weights_21, i32 %dense_weights_14, i32 %dense_weights_78, i32 %dense_weights_71, i32 %dense_weights_64, i32 %dense_weights_57, i32 %dense_weights_50, i32 %dense_weights_43, i32 %dense_weights_36, i32 %dense_weights_29, i32 %dense_weights_22, i32 %dense_weights_15, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [cnn.cc:90]   --->   Operation 57 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln90 = call void @dense_layer, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_7, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_7, i32 %dense_weights_72, i32 %dense_weights_65, i32 %dense_weights_58, i32 %dense_weights_51, i32 %dense_weights_44, i32 %dense_weights_37, i32 %dense_weights_30, i32 %dense_weights_23, i32 %dense_weights_16, i32 %dense_weights, i32 %dense_weights_73, i32 %dense_weights_66, i32 %dense_weights_59, i32 %dense_weights_52, i32 %dense_weights_45, i32 %dense_weights_38, i32 %dense_weights_31, i32 %dense_weights_24, i32 %dense_weights_17, i32 %dense_weights_10, i32 %dense_weights_74, i32 %dense_weights_67, i32 %dense_weights_60, i32 %dense_weights_53, i32 %dense_weights_46, i32 %dense_weights_39, i32 %dense_weights_32, i32 %dense_weights_25, i32 %dense_weights_18, i32 %dense_weights_11, i32 %dense_weights_75, i32 %dense_weights_68, i32 %dense_weights_61, i32 %dense_weights_54, i32 %dense_weights_47, i32 %dense_weights_40, i32 %dense_weights_33, i32 %dense_weights_26, i32 %dense_weights_19, i32 %dense_weights_12, i32 %dense_weights_76, i32 %dense_weights_69, i32 %dense_weights_62, i32 %dense_weights_55, i32 %dense_weights_48, i32 %dense_weights_41, i32 %dense_weights_34, i32 %dense_weights_27, i32 %dense_weights_20, i32 %dense_weights_13, i32 %dense_weights_77, i32 %dense_weights_70, i32 %dense_weights_63, i32 %dense_weights_56, i32 %dense_weights_49, i32 %dense_weights_42, i32 %dense_weights_35, i32 %dense_weights_28, i32 %dense_weights_21, i32 %dense_weights_14, i32 %dense_weights_78, i32 %dense_weights_71, i32 %dense_weights_64, i32 %dense_weights_57, i32 %dense_weights_50, i32 %dense_weights_43, i32 %dense_weights_36, i32 %dense_weights_29, i32 %dense_weights_22, i32 %dense_weights_15, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [cnn.cc:90]   --->   Operation 58 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln93 = call void @dense_layer_soft_max, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_7, i32 %prediction, i32 %dense_biases" [cnn.cc:93]   --->   Operation 59 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln6 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [/home/ytq/codeField/undergraduate/CNN_Accelerator/Code/Vitis-HLS/Project/solution1/directives.tcl:6]   --->   Operation 60 'specdataflowpipeline' 'specdataflowpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_0_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_0, i32 %conv_to_pool_streams_0"   --->   Operation 62 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_1_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_1, i32 %conv_to_pool_streams_1"   --->   Operation 64 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_2_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_2, i32 %conv_to_pool_streams_2"   --->   Operation 66 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_3_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_3, i32 %conv_to_pool_streams_3"   --->   Operation 68 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_4_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_4, i32 %conv_to_pool_streams_4"   --->   Operation 70 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_5_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_5, i32 %conv_to_pool_streams_5"   --->   Operation 72 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_6_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_6, i32 %conv_to_pool_streams_6"   --->   Operation 74 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_7_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_7, i32 %conv_to_pool_streams_7"   --->   Operation 76 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_0_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_0, i32 %pool_to_flat_streams_0"   --->   Operation 78 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_1, i32 %pool_to_flat_streams_1"   --->   Operation 80 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_2, i32 %pool_to_flat_streams_2"   --->   Operation 82 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_3, i32 %pool_to_flat_streams_3"   --->   Operation 84 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_4_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_4, i32 %pool_to_flat_streams_4"   --->   Operation 86 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_5_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_5, i32 %pool_to_flat_streams_5"   --->   Operation 88 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_6_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_6, i32 %pool_to_flat_streams_6"   --->   Operation 90 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_7_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_7, i32 %pool_to_flat_streams_7"   --->   Operation 92 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_0_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_0, i32 %flat_to_dense_streams_0"   --->   Operation 94 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_1_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_1, i32 %flat_to_dense_streams_1"   --->   Operation 96 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_2_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_2, i32 %flat_to_dense_streams_2"   --->   Operation 98 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_3_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_3, i32 %flat_to_dense_streams_3"   --->   Operation 100 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_4_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_4, i32 %flat_to_dense_streams_4"   --->   Operation 102 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_5_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_5, i32 %flat_to_dense_streams_5"   --->   Operation 104 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_6_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_6, i32 %flat_to_dense_streams_6"   --->   Operation 106 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_7_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_7, i32 %flat_to_dense_streams_7"   --->   Operation 108 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_0_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_0"   --->   Operation 110 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_1_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_1"   --->   Operation 112 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_2_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_2"   --->   Operation 114 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_3_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_3"   --->   Operation 116 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_4_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_4"   --->   Operation 118 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_5_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_5"   --->   Operation 120 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_6_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_6"   --->   Operation 122 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_7_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_7, i32 %dense_to_softmax_streams_7"   --->   Operation 124 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln93 = call void @dense_layer_soft_max, i32 %dense_to_softmax_streams_0, i32 %dense_to_softmax_streams_1, i32 %dense_to_softmax_streams_2, i32 %dense_to_softmax_streams_3, i32 %dense_to_softmax_streams_4, i32 %dense_to_softmax_streams_5, i32 %dense_to_softmax_streams_6, i32 %dense_to_softmax_streams_7, i32 %prediction, i32 %dense_biases" [cnn.cc:93]   --->   Operation 126 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln94 = ret" [cnn.cc:94]   --->   Operation 127 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pad_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ weight_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ biases_buf_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ dense_weights_72]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_65]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_73]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_66]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_74]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_67]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_75]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_68]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_76]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_69]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_77]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_70]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_78]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_71]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_64]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
biases_buf_7_read          (read                ) [ 00100000000]
biases_buf_6_read          (read                ) [ 00100000000]
biases_buf_5_read          (read                ) [ 00100000000]
biases_buf_4_read          (read                ) [ 00100000000]
biases_buf_3_read          (read                ) [ 00100000000]
biases_buf_2_read          (read                ) [ 00100000000]
biases_buf_1_read          (read                ) [ 00100000000]
biases_buf_0_read          (read                ) [ 00100000000]
conv_to_pool_streams_0     (alloca              ) [ 01111111111]
conv_to_pool_streams_1     (alloca              ) [ 01111111111]
conv_to_pool_streams_2     (alloca              ) [ 01111111111]
conv_to_pool_streams_3     (alloca              ) [ 01111111111]
conv_to_pool_streams_4     (alloca              ) [ 01111111111]
conv_to_pool_streams_5     (alloca              ) [ 01111111111]
conv_to_pool_streams_6     (alloca              ) [ 01111111111]
conv_to_pool_streams_7     (alloca              ) [ 01111111111]
pool_to_flat_streams_0     (alloca              ) [ 00111111111]
pool_to_flat_streams_1     (alloca              ) [ 00111111111]
pool_to_flat_streams_2     (alloca              ) [ 00111111111]
pool_to_flat_streams_3     (alloca              ) [ 00111111111]
pool_to_flat_streams_4     (alloca              ) [ 00111111111]
pool_to_flat_streams_5     (alloca              ) [ 00111111111]
pool_to_flat_streams_6     (alloca              ) [ 00111111111]
pool_to_flat_streams_7     (alloca              ) [ 00111111111]
flat_to_dense_streams_0    (alloca              ) [ 00111111111]
flat_to_dense_streams_1    (alloca              ) [ 00111111111]
flat_to_dense_streams_2    (alloca              ) [ 00111111111]
flat_to_dense_streams_3    (alloca              ) [ 00111111111]
flat_to_dense_streams_4    (alloca              ) [ 00111111111]
flat_to_dense_streams_5    (alloca              ) [ 00111111111]
flat_to_dense_streams_6    (alloca              ) [ 00111111111]
flat_to_dense_streams_7    (alloca              ) [ 00111111111]
dense_to_softmax_streams_0 (alloca              ) [ 00111111111]
dense_to_softmax_streams_1 (alloca              ) [ 00111111111]
dense_to_softmax_streams_2 (alloca              ) [ 00111111111]
dense_to_softmax_streams_3 (alloca              ) [ 00111111111]
dense_to_softmax_streams_4 (alloca              ) [ 00111111111]
dense_to_softmax_streams_5 (alloca              ) [ 00111111111]
dense_to_softmax_streams_6 (alloca              ) [ 00111111111]
dense_to_softmax_streams_7 (alloca              ) [ 00111111111]
call_ln54                  (call                ) [ 00000000000]
call_ln76                  (call                ) [ 00000000000]
call_ln86                  (call                ) [ 00000000000]
call_ln90                  (call                ) [ 00000000000]
specdataflowpipeline_ln6   (specdataflowpipeline) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty                      (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_63                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_64                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_65                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_66                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_67                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_68                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_69                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_70                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_71                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_72                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_73                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_74                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_75                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_76                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_77                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_78                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_79                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_80                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_81                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_82                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_83                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_84                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_85                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_86                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_87                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_88                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_89                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_90                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_91                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_92                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_93                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
call_ln93                  (call                ) [ 00000000000]
ret_ln94                   (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pad_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pad_img1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pad_img2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img2"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pad_img3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pad_img4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img4"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pad_img5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img5"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pad_img6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img6"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pad_img7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img7"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buf_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buf_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buf_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buf_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_buf_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_buf_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_buf_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_buf_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="biases_buf_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="biases_buf_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="biases_buf_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="biases_buf_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="biases_buf_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="biases_buf_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="biases_buf_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="biases_buf_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="prediction">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_weights_72">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_72"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_weights_65">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_65"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dense_weights_58">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_58"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dense_weights_51">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dense_weights_44">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dense_weights_37">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dense_weights_30">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dense_weights_23">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dense_weights_16">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dense_weights">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dense_weights_73">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_73"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dense_weights_66">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_66"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dense_weights_59">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dense_weights_52">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_52"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dense_weights_45">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dense_weights_38">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dense_weights_31">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dense_weights_24">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dense_weights_17">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="dense_weights_10">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="dense_weights_74">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_74"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="dense_weights_67">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_67"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="dense_weights_60">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_60"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="dense_weights_53">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="dense_weights_46">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="dense_weights_39">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="dense_weights_32">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="dense_weights_25">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="dense_weights_18">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="dense_weights_11">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="dense_weights_75">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_75"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="dense_weights_68">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_68"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="dense_weights_61">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="dense_weights_54">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_54"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="dense_weights_47">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="dense_weights_40">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="dense_weights_33">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="dense_weights_26">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="dense_weights_19">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="dense_weights_12">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="dense_weights_76">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_76"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="dense_weights_69">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_69"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="dense_weights_62">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_62"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="dense_weights_55">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="dense_weights_48">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_48"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="dense_weights_41">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="dense_weights_34">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="dense_weights_27">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="dense_weights_20">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="dense_weights_13">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="dense_weights_77">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_77"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="dense_weights_70">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_70"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="dense_weights_63">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_63"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="dense_weights_56">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_56"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="dense_weights_49">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="dense_weights_42">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="dense_weights_35">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="dense_weights_28">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="dense_weights_21">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="dense_weights_14">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="dense_weights_78">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_78"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="dense_weights_71">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_71"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="dense_weights_64">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_64"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="dense_weights_57">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="dense_weights_50">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_50"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="dense_weights_43">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="dense_weights_36">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="dense_weights_29">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="dense_weights_22">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="dense_weights_15">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="dense_weights_0">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="dense_weights_1">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="dense_weights_2">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="dense_weights_3">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="dense_weights_4">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="dense_weights_5">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="dense_weights_6">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="dense_weights_7">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="dense_weights_8">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="dense_weights_9">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="dense_biases">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolutional_layer"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling_layer"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flattening_layer"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_layer"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_layer_soft_max"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_0_str"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_1_str"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_2_str"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_3_str"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_4_str"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_5_str"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_6_str"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_7_str"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_0_str"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_1_str"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_2_str"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_3_str"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_4_str"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_5_str"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_6_str"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_7_str"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_0_str"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_1_str"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_2_str"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_3_str"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_4_str"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_5_str"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_6_str"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_to_dense_streams_7_str"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_0_str"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_1_str"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_2_str"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_3_str"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_4_str"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_5_str"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_6_str"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_7_str"/></StgValue>
</bind>
</comp>

<comp id="316" class="1004" name="conv_to_pool_streams_0_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_0/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="conv_to_pool_streams_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="conv_to_pool_streams_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_2/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="conv_to_pool_streams_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="conv_to_pool_streams_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_4/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="conv_to_pool_streams_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_5/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="conv_to_pool_streams_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_6/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="conv_to_pool_streams_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_to_pool_streams_7/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="pool_to_flat_streams_0_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_0/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="pool_to_flat_streams_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="pool_to_flat_streams_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_2/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="pool_to_flat_streams_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_3/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="pool_to_flat_streams_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_4/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="pool_to_flat_streams_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_5/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="pool_to_flat_streams_6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_6/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="pool_to_flat_streams_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_to_flat_streams_7/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="flat_to_dense_streams_0_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="flat_to_dense_streams_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="flat_to_dense_streams_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_2/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="flat_to_dense_streams_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_3/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="flat_to_dense_streams_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_4/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="flat_to_dense_streams_5_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_5/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="flat_to_dense_streams_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_6/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="flat_to_dense_streams_7_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_to_dense_streams_7/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="dense_to_softmax_streams_0_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_0/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="dense_to_softmax_streams_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_1/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="dense_to_softmax_streams_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_2/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="dense_to_softmax_streams_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_3/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="dense_to_softmax_streams_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_4/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="dense_to_softmax_streams_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_5/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="dense_to_softmax_streams_6_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_6/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="dense_to_softmax_streams_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_to_softmax_streams_7/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="biases_buf_7_read_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_7_read/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="biases_buf_6_read_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_6_read/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="biases_buf_5_read_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_5_read/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="biases_buf_4_read_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_4_read/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="biases_buf_3_read_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_3_read/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="biases_buf_2_read_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_2_read/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="biases_buf_1_read_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_1_read/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="biases_buf_0_read_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_0_read/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_convolutional_layer_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="0" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="32" slack="0"/>
<pin id="496" dir="0" index="3" bw="32" slack="0"/>
<pin id="497" dir="0" index="4" bw="32" slack="0"/>
<pin id="498" dir="0" index="5" bw="32" slack="0"/>
<pin id="499" dir="0" index="6" bw="32" slack="0"/>
<pin id="500" dir="0" index="7" bw="32" slack="0"/>
<pin id="501" dir="0" index="8" bw="32" slack="0"/>
<pin id="502" dir="0" index="9" bw="32" slack="0"/>
<pin id="503" dir="0" index="10" bw="32" slack="0"/>
<pin id="504" dir="0" index="11" bw="32" slack="0"/>
<pin id="505" dir="0" index="12" bw="32" slack="0"/>
<pin id="506" dir="0" index="13" bw="32" slack="0"/>
<pin id="507" dir="0" index="14" bw="32" slack="0"/>
<pin id="508" dir="0" index="15" bw="32" slack="0"/>
<pin id="509" dir="0" index="16" bw="32" slack="0"/>
<pin id="510" dir="0" index="17" bw="32" slack="0"/>
<pin id="511" dir="0" index="18" bw="32" slack="0"/>
<pin id="512" dir="0" index="19" bw="32" slack="0"/>
<pin id="513" dir="0" index="20" bw="32" slack="0"/>
<pin id="514" dir="0" index="21" bw="32" slack="0"/>
<pin id="515" dir="0" index="22" bw="32" slack="0"/>
<pin id="516" dir="0" index="23" bw="32" slack="0"/>
<pin id="517" dir="0" index="24" bw="32" slack="0"/>
<pin id="518" dir="0" index="25" bw="32" slack="0"/>
<pin id="519" dir="0" index="26" bw="32" slack="0"/>
<pin id="520" dir="0" index="27" bw="32" slack="0"/>
<pin id="521" dir="0" index="28" bw="32" slack="0"/>
<pin id="522" dir="0" index="29" bw="32" slack="0"/>
<pin id="523" dir="0" index="30" bw="32" slack="0"/>
<pin id="524" dir="0" index="31" bw="32" slack="0"/>
<pin id="525" dir="0" index="32" bw="32" slack="0"/>
<pin id="526" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_max_pooling_layer_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="0" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="2"/>
<pin id="555" dir="0" index="2" bw="32" slack="2"/>
<pin id="556" dir="0" index="3" bw="32" slack="2"/>
<pin id="557" dir="0" index="4" bw="32" slack="2"/>
<pin id="558" dir="0" index="5" bw="32" slack="2"/>
<pin id="559" dir="0" index="6" bw="32" slack="2"/>
<pin id="560" dir="0" index="7" bw="32" slack="2"/>
<pin id="561" dir="0" index="8" bw="32" slack="2"/>
<pin id="562" dir="0" index="9" bw="32" slack="2"/>
<pin id="563" dir="0" index="10" bw="32" slack="2"/>
<pin id="564" dir="0" index="11" bw="32" slack="2"/>
<pin id="565" dir="0" index="12" bw="32" slack="2"/>
<pin id="566" dir="0" index="13" bw="32" slack="2"/>
<pin id="567" dir="0" index="14" bw="32" slack="2"/>
<pin id="568" dir="0" index="15" bw="32" slack="2"/>
<pin id="569" dir="0" index="16" bw="32" slack="2"/>
<pin id="570" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_flattening_layer_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="0" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="4"/>
<pin id="575" dir="0" index="2" bw="32" slack="4"/>
<pin id="576" dir="0" index="3" bw="32" slack="4"/>
<pin id="577" dir="0" index="4" bw="32" slack="4"/>
<pin id="578" dir="0" index="5" bw="32" slack="4"/>
<pin id="579" dir="0" index="6" bw="32" slack="4"/>
<pin id="580" dir="0" index="7" bw="32" slack="4"/>
<pin id="581" dir="0" index="8" bw="32" slack="4"/>
<pin id="582" dir="0" index="9" bw="32" slack="4"/>
<pin id="583" dir="0" index="10" bw="32" slack="4"/>
<pin id="584" dir="0" index="11" bw="32" slack="4"/>
<pin id="585" dir="0" index="12" bw="32" slack="4"/>
<pin id="586" dir="0" index="13" bw="32" slack="4"/>
<pin id="587" dir="0" index="14" bw="32" slack="4"/>
<pin id="588" dir="0" index="15" bw="32" slack="4"/>
<pin id="589" dir="0" index="16" bw="32" slack="4"/>
<pin id="590" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_dense_layer_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="0" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="6"/>
<pin id="595" dir="0" index="2" bw="32" slack="6"/>
<pin id="596" dir="0" index="3" bw="32" slack="6"/>
<pin id="597" dir="0" index="4" bw="32" slack="6"/>
<pin id="598" dir="0" index="5" bw="32" slack="6"/>
<pin id="599" dir="0" index="6" bw="32" slack="6"/>
<pin id="600" dir="0" index="7" bw="32" slack="6"/>
<pin id="601" dir="0" index="8" bw="32" slack="6"/>
<pin id="602" dir="0" index="9" bw="32" slack="6"/>
<pin id="603" dir="0" index="10" bw="32" slack="6"/>
<pin id="604" dir="0" index="11" bw="32" slack="6"/>
<pin id="605" dir="0" index="12" bw="32" slack="6"/>
<pin id="606" dir="0" index="13" bw="32" slack="6"/>
<pin id="607" dir="0" index="14" bw="32" slack="6"/>
<pin id="608" dir="0" index="15" bw="32" slack="6"/>
<pin id="609" dir="0" index="16" bw="32" slack="6"/>
<pin id="610" dir="0" index="17" bw="32" slack="0"/>
<pin id="611" dir="0" index="18" bw="32" slack="0"/>
<pin id="612" dir="0" index="19" bw="32" slack="0"/>
<pin id="613" dir="0" index="20" bw="32" slack="0"/>
<pin id="614" dir="0" index="21" bw="32" slack="0"/>
<pin id="615" dir="0" index="22" bw="32" slack="0"/>
<pin id="616" dir="0" index="23" bw="32" slack="0"/>
<pin id="617" dir="0" index="24" bw="32" slack="0"/>
<pin id="618" dir="0" index="25" bw="32" slack="0"/>
<pin id="619" dir="0" index="26" bw="32" slack="0"/>
<pin id="620" dir="0" index="27" bw="32" slack="0"/>
<pin id="621" dir="0" index="28" bw="32" slack="0"/>
<pin id="622" dir="0" index="29" bw="32" slack="0"/>
<pin id="623" dir="0" index="30" bw="32" slack="0"/>
<pin id="624" dir="0" index="31" bw="32" slack="0"/>
<pin id="625" dir="0" index="32" bw="32" slack="0"/>
<pin id="626" dir="0" index="33" bw="32" slack="0"/>
<pin id="627" dir="0" index="34" bw="32" slack="0"/>
<pin id="628" dir="0" index="35" bw="32" slack="0"/>
<pin id="629" dir="0" index="36" bw="32" slack="0"/>
<pin id="630" dir="0" index="37" bw="32" slack="0"/>
<pin id="631" dir="0" index="38" bw="32" slack="0"/>
<pin id="632" dir="0" index="39" bw="32" slack="0"/>
<pin id="633" dir="0" index="40" bw="32" slack="0"/>
<pin id="634" dir="0" index="41" bw="32" slack="0"/>
<pin id="635" dir="0" index="42" bw="32" slack="0"/>
<pin id="636" dir="0" index="43" bw="32" slack="0"/>
<pin id="637" dir="0" index="44" bw="32" slack="0"/>
<pin id="638" dir="0" index="45" bw="32" slack="0"/>
<pin id="639" dir="0" index="46" bw="32" slack="0"/>
<pin id="640" dir="0" index="47" bw="32" slack="0"/>
<pin id="641" dir="0" index="48" bw="32" slack="0"/>
<pin id="642" dir="0" index="49" bw="32" slack="0"/>
<pin id="643" dir="0" index="50" bw="32" slack="0"/>
<pin id="644" dir="0" index="51" bw="32" slack="0"/>
<pin id="645" dir="0" index="52" bw="32" slack="0"/>
<pin id="646" dir="0" index="53" bw="32" slack="0"/>
<pin id="647" dir="0" index="54" bw="32" slack="0"/>
<pin id="648" dir="0" index="55" bw="32" slack="0"/>
<pin id="649" dir="0" index="56" bw="32" slack="0"/>
<pin id="650" dir="0" index="57" bw="32" slack="0"/>
<pin id="651" dir="0" index="58" bw="32" slack="0"/>
<pin id="652" dir="0" index="59" bw="32" slack="0"/>
<pin id="653" dir="0" index="60" bw="32" slack="0"/>
<pin id="654" dir="0" index="61" bw="32" slack="0"/>
<pin id="655" dir="0" index="62" bw="32" slack="0"/>
<pin id="656" dir="0" index="63" bw="32" slack="0"/>
<pin id="657" dir="0" index="64" bw="32" slack="0"/>
<pin id="658" dir="0" index="65" bw="32" slack="0"/>
<pin id="659" dir="0" index="66" bw="32" slack="0"/>
<pin id="660" dir="0" index="67" bw="32" slack="0"/>
<pin id="661" dir="0" index="68" bw="32" slack="0"/>
<pin id="662" dir="0" index="69" bw="32" slack="0"/>
<pin id="663" dir="0" index="70" bw="32" slack="0"/>
<pin id="664" dir="0" index="71" bw="32" slack="0"/>
<pin id="665" dir="0" index="72" bw="32" slack="0"/>
<pin id="666" dir="0" index="73" bw="32" slack="0"/>
<pin id="667" dir="0" index="74" bw="32" slack="0"/>
<pin id="668" dir="0" index="75" bw="32" slack="0"/>
<pin id="669" dir="0" index="76" bw="32" slack="0"/>
<pin id="670" dir="0" index="77" bw="32" slack="0"/>
<pin id="671" dir="0" index="78" bw="32" slack="0"/>
<pin id="672" dir="0" index="79" bw="32" slack="0"/>
<pin id="673" dir="0" index="80" bw="32" slack="0"/>
<pin id="674" dir="0" index="81" bw="32" slack="0"/>
<pin id="675" dir="0" index="82" bw="32" slack="0"/>
<pin id="676" dir="0" index="83" bw="32" slack="0"/>
<pin id="677" dir="0" index="84" bw="32" slack="0"/>
<pin id="678" dir="0" index="85" bw="32" slack="0"/>
<pin id="679" dir="0" index="86" bw="32" slack="0"/>
<pin id="680" dir="0" index="87" bw="32" slack="0"/>
<pin id="681" dir="0" index="88" bw="32" slack="0"/>
<pin id="682" dir="0" index="89" bw="32" slack="0"/>
<pin id="683" dir="0" index="90" bw="32" slack="0"/>
<pin id="684" dir="0" index="91" bw="32" slack="0"/>
<pin id="685" dir="0" index="92" bw="32" slack="0"/>
<pin id="686" dir="0" index="93" bw="32" slack="0"/>
<pin id="687" dir="0" index="94" bw="32" slack="0"/>
<pin id="688" dir="0" index="95" bw="32" slack="0"/>
<pin id="689" dir="0" index="96" bw="32" slack="0"/>
<pin id="690" dir="1" index="97" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln90/7 "/>
</bind>
</comp>

<comp id="772" class="1004" name="grp_dense_layer_soft_max_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="0" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="8"/>
<pin id="775" dir="0" index="2" bw="32" slack="8"/>
<pin id="776" dir="0" index="3" bw="32" slack="8"/>
<pin id="777" dir="0" index="4" bw="32" slack="8"/>
<pin id="778" dir="0" index="5" bw="32" slack="8"/>
<pin id="779" dir="0" index="6" bw="32" slack="8"/>
<pin id="780" dir="0" index="7" bw="32" slack="8"/>
<pin id="781" dir="0" index="8" bw="32" slack="8"/>
<pin id="782" dir="0" index="9" bw="32" slack="0"/>
<pin id="783" dir="0" index="10" bw="32" slack="0"/>
<pin id="784" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln93/9 "/>
</bind>
</comp>

<comp id="788" class="1005" name="biases_buf_7_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_7_read "/>
</bind>
</comp>

<comp id="793" class="1005" name="biases_buf_6_read_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_6_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="biases_buf_5_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_5_read "/>
</bind>
</comp>

<comp id="803" class="1005" name="biases_buf_4_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_4_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="biases_buf_3_read_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_3_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="biases_buf_2_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_2_read "/>
</bind>
</comp>

<comp id="818" class="1005" name="biases_buf_1_read_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_1_read "/>
</bind>
</comp>

<comp id="823" class="1005" name="biases_buf_0_read_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_0_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="conv_to_pool_streams_0_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_0 "/>
</bind>
</comp>

<comp id="834" class="1005" name="conv_to_pool_streams_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="conv_to_pool_streams_2_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_2 "/>
</bind>
</comp>

<comp id="846" class="1005" name="conv_to_pool_streams_3_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_3 "/>
</bind>
</comp>

<comp id="852" class="1005" name="conv_to_pool_streams_4_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_4 "/>
</bind>
</comp>

<comp id="858" class="1005" name="conv_to_pool_streams_5_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_5 "/>
</bind>
</comp>

<comp id="864" class="1005" name="conv_to_pool_streams_6_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_6 "/>
</bind>
</comp>

<comp id="870" class="1005" name="conv_to_pool_streams_7_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_7 "/>
</bind>
</comp>

<comp id="876" class="1005" name="pool_to_flat_streams_0_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="2"/>
<pin id="878" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_0 "/>
</bind>
</comp>

<comp id="882" class="1005" name="pool_to_flat_streams_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="2"/>
<pin id="884" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="pool_to_flat_streams_2_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="2"/>
<pin id="890" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_2 "/>
</bind>
</comp>

<comp id="894" class="1005" name="pool_to_flat_streams_3_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="2"/>
<pin id="896" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_3 "/>
</bind>
</comp>

<comp id="900" class="1005" name="pool_to_flat_streams_4_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="2"/>
<pin id="902" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_4 "/>
</bind>
</comp>

<comp id="906" class="1005" name="pool_to_flat_streams_5_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="2"/>
<pin id="908" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_5 "/>
</bind>
</comp>

<comp id="912" class="1005" name="pool_to_flat_streams_6_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="2"/>
<pin id="914" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_6 "/>
</bind>
</comp>

<comp id="918" class="1005" name="pool_to_flat_streams_7_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="2"/>
<pin id="920" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_to_flat_streams_7 "/>
</bind>
</comp>

<comp id="924" class="1005" name="flat_to_dense_streams_0_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="4"/>
<pin id="926" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_0 "/>
</bind>
</comp>

<comp id="930" class="1005" name="flat_to_dense_streams_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="4"/>
<pin id="932" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="flat_to_dense_streams_2_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="4"/>
<pin id="938" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_2 "/>
</bind>
</comp>

<comp id="942" class="1005" name="flat_to_dense_streams_3_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="4"/>
<pin id="944" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_3 "/>
</bind>
</comp>

<comp id="948" class="1005" name="flat_to_dense_streams_4_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="4"/>
<pin id="950" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_4 "/>
</bind>
</comp>

<comp id="954" class="1005" name="flat_to_dense_streams_5_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="4"/>
<pin id="956" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_5 "/>
</bind>
</comp>

<comp id="960" class="1005" name="flat_to_dense_streams_6_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="4"/>
<pin id="962" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_6 "/>
</bind>
</comp>

<comp id="966" class="1005" name="flat_to_dense_streams_7_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="4"/>
<pin id="968" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flat_to_dense_streams_7 "/>
</bind>
</comp>

<comp id="972" class="1005" name="dense_to_softmax_streams_0_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="6"/>
<pin id="974" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_0 "/>
</bind>
</comp>

<comp id="978" class="1005" name="dense_to_softmax_streams_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="6"/>
<pin id="980" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="dense_to_softmax_streams_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="6"/>
<pin id="986" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_2 "/>
</bind>
</comp>

<comp id="990" class="1005" name="dense_to_softmax_streams_3_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="6"/>
<pin id="992" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_3 "/>
</bind>
</comp>

<comp id="996" class="1005" name="dense_to_softmax_streams_4_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="6"/>
<pin id="998" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_4 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="dense_to_softmax_streams_5_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="6"/>
<pin id="1004" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_5 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="dense_to_softmax_streams_6_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="6"/>
<pin id="1010" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_6 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="dense_to_softmax_streams_7_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="6"/>
<pin id="1016" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="319"><net_src comp="214" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="214" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="214" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="214" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="214" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="214" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="214" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="214" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="214" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="214" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="214" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="214" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="214" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="214" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="214" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="214" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="214" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="214" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="214" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="214" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="214" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="214" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="214" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="214" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="214" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="214" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="214" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="214" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="214" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="214" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="214" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="214" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="212" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="212" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="212" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="212" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="212" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="38" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="212" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="36" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="212" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="212" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="32" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="527"><net_src comp="216" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="528"><net_src comp="0" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="529"><net_src comp="2" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="530"><net_src comp="4" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="531"><net_src comp="6" pin="0"/><net_sink comp="492" pin=4"/></net>

<net id="532"><net_src comp="8" pin="0"/><net_sink comp="492" pin=5"/></net>

<net id="533"><net_src comp="10" pin="0"/><net_sink comp="492" pin=6"/></net>

<net id="534"><net_src comp="12" pin="0"/><net_sink comp="492" pin=7"/></net>

<net id="535"><net_src comp="14" pin="0"/><net_sink comp="492" pin=8"/></net>

<net id="536"><net_src comp="16" pin="0"/><net_sink comp="492" pin=9"/></net>

<net id="537"><net_src comp="18" pin="0"/><net_sink comp="492" pin=10"/></net>

<net id="538"><net_src comp="20" pin="0"/><net_sink comp="492" pin=11"/></net>

<net id="539"><net_src comp="22" pin="0"/><net_sink comp="492" pin=12"/></net>

<net id="540"><net_src comp="24" pin="0"/><net_sink comp="492" pin=13"/></net>

<net id="541"><net_src comp="26" pin="0"/><net_sink comp="492" pin=14"/></net>

<net id="542"><net_src comp="28" pin="0"/><net_sink comp="492" pin=15"/></net>

<net id="543"><net_src comp="30" pin="0"/><net_sink comp="492" pin=16"/></net>

<net id="544"><net_src comp="486" pin="2"/><net_sink comp="492" pin=17"/></net>

<net id="545"><net_src comp="480" pin="2"/><net_sink comp="492" pin=18"/></net>

<net id="546"><net_src comp="474" pin="2"/><net_sink comp="492" pin=19"/></net>

<net id="547"><net_src comp="468" pin="2"/><net_sink comp="492" pin=20"/></net>

<net id="548"><net_src comp="462" pin="2"/><net_sink comp="492" pin=21"/></net>

<net id="549"><net_src comp="456" pin="2"/><net_sink comp="492" pin=22"/></net>

<net id="550"><net_src comp="450" pin="2"/><net_sink comp="492" pin=23"/></net>

<net id="551"><net_src comp="444" pin="2"/><net_sink comp="492" pin=24"/></net>

<net id="571"><net_src comp="218" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="591"><net_src comp="220" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="691"><net_src comp="222" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="692"><net_src comp="50" pin="0"/><net_sink comp="592" pin=17"/></net>

<net id="693"><net_src comp="52" pin="0"/><net_sink comp="592" pin=18"/></net>

<net id="694"><net_src comp="54" pin="0"/><net_sink comp="592" pin=19"/></net>

<net id="695"><net_src comp="56" pin="0"/><net_sink comp="592" pin=20"/></net>

<net id="696"><net_src comp="58" pin="0"/><net_sink comp="592" pin=21"/></net>

<net id="697"><net_src comp="60" pin="0"/><net_sink comp="592" pin=22"/></net>

<net id="698"><net_src comp="62" pin="0"/><net_sink comp="592" pin=23"/></net>

<net id="699"><net_src comp="64" pin="0"/><net_sink comp="592" pin=24"/></net>

<net id="700"><net_src comp="66" pin="0"/><net_sink comp="592" pin=25"/></net>

<net id="701"><net_src comp="68" pin="0"/><net_sink comp="592" pin=26"/></net>

<net id="702"><net_src comp="70" pin="0"/><net_sink comp="592" pin=27"/></net>

<net id="703"><net_src comp="72" pin="0"/><net_sink comp="592" pin=28"/></net>

<net id="704"><net_src comp="74" pin="0"/><net_sink comp="592" pin=29"/></net>

<net id="705"><net_src comp="76" pin="0"/><net_sink comp="592" pin=30"/></net>

<net id="706"><net_src comp="78" pin="0"/><net_sink comp="592" pin=31"/></net>

<net id="707"><net_src comp="80" pin="0"/><net_sink comp="592" pin=32"/></net>

<net id="708"><net_src comp="82" pin="0"/><net_sink comp="592" pin=33"/></net>

<net id="709"><net_src comp="84" pin="0"/><net_sink comp="592" pin=34"/></net>

<net id="710"><net_src comp="86" pin="0"/><net_sink comp="592" pin=35"/></net>

<net id="711"><net_src comp="88" pin="0"/><net_sink comp="592" pin=36"/></net>

<net id="712"><net_src comp="90" pin="0"/><net_sink comp="592" pin=37"/></net>

<net id="713"><net_src comp="92" pin="0"/><net_sink comp="592" pin=38"/></net>

<net id="714"><net_src comp="94" pin="0"/><net_sink comp="592" pin=39"/></net>

<net id="715"><net_src comp="96" pin="0"/><net_sink comp="592" pin=40"/></net>

<net id="716"><net_src comp="98" pin="0"/><net_sink comp="592" pin=41"/></net>

<net id="717"><net_src comp="100" pin="0"/><net_sink comp="592" pin=42"/></net>

<net id="718"><net_src comp="102" pin="0"/><net_sink comp="592" pin=43"/></net>

<net id="719"><net_src comp="104" pin="0"/><net_sink comp="592" pin=44"/></net>

<net id="720"><net_src comp="106" pin="0"/><net_sink comp="592" pin=45"/></net>

<net id="721"><net_src comp="108" pin="0"/><net_sink comp="592" pin=46"/></net>

<net id="722"><net_src comp="110" pin="0"/><net_sink comp="592" pin=47"/></net>

<net id="723"><net_src comp="112" pin="0"/><net_sink comp="592" pin=48"/></net>

<net id="724"><net_src comp="114" pin="0"/><net_sink comp="592" pin=49"/></net>

<net id="725"><net_src comp="116" pin="0"/><net_sink comp="592" pin=50"/></net>

<net id="726"><net_src comp="118" pin="0"/><net_sink comp="592" pin=51"/></net>

<net id="727"><net_src comp="120" pin="0"/><net_sink comp="592" pin=52"/></net>

<net id="728"><net_src comp="122" pin="0"/><net_sink comp="592" pin=53"/></net>

<net id="729"><net_src comp="124" pin="0"/><net_sink comp="592" pin=54"/></net>

<net id="730"><net_src comp="126" pin="0"/><net_sink comp="592" pin=55"/></net>

<net id="731"><net_src comp="128" pin="0"/><net_sink comp="592" pin=56"/></net>

<net id="732"><net_src comp="130" pin="0"/><net_sink comp="592" pin=57"/></net>

<net id="733"><net_src comp="132" pin="0"/><net_sink comp="592" pin=58"/></net>

<net id="734"><net_src comp="134" pin="0"/><net_sink comp="592" pin=59"/></net>

<net id="735"><net_src comp="136" pin="0"/><net_sink comp="592" pin=60"/></net>

<net id="736"><net_src comp="138" pin="0"/><net_sink comp="592" pin=61"/></net>

<net id="737"><net_src comp="140" pin="0"/><net_sink comp="592" pin=62"/></net>

<net id="738"><net_src comp="142" pin="0"/><net_sink comp="592" pin=63"/></net>

<net id="739"><net_src comp="144" pin="0"/><net_sink comp="592" pin=64"/></net>

<net id="740"><net_src comp="146" pin="0"/><net_sink comp="592" pin=65"/></net>

<net id="741"><net_src comp="148" pin="0"/><net_sink comp="592" pin=66"/></net>

<net id="742"><net_src comp="150" pin="0"/><net_sink comp="592" pin=67"/></net>

<net id="743"><net_src comp="152" pin="0"/><net_sink comp="592" pin=68"/></net>

<net id="744"><net_src comp="154" pin="0"/><net_sink comp="592" pin=69"/></net>

<net id="745"><net_src comp="156" pin="0"/><net_sink comp="592" pin=70"/></net>

<net id="746"><net_src comp="158" pin="0"/><net_sink comp="592" pin=71"/></net>

<net id="747"><net_src comp="160" pin="0"/><net_sink comp="592" pin=72"/></net>

<net id="748"><net_src comp="162" pin="0"/><net_sink comp="592" pin=73"/></net>

<net id="749"><net_src comp="164" pin="0"/><net_sink comp="592" pin=74"/></net>

<net id="750"><net_src comp="166" pin="0"/><net_sink comp="592" pin=75"/></net>

<net id="751"><net_src comp="168" pin="0"/><net_sink comp="592" pin=76"/></net>

<net id="752"><net_src comp="170" pin="0"/><net_sink comp="592" pin=77"/></net>

<net id="753"><net_src comp="172" pin="0"/><net_sink comp="592" pin=78"/></net>

<net id="754"><net_src comp="174" pin="0"/><net_sink comp="592" pin=79"/></net>

<net id="755"><net_src comp="176" pin="0"/><net_sink comp="592" pin=80"/></net>

<net id="756"><net_src comp="178" pin="0"/><net_sink comp="592" pin=81"/></net>

<net id="757"><net_src comp="180" pin="0"/><net_sink comp="592" pin=82"/></net>

<net id="758"><net_src comp="182" pin="0"/><net_sink comp="592" pin=83"/></net>

<net id="759"><net_src comp="184" pin="0"/><net_sink comp="592" pin=84"/></net>

<net id="760"><net_src comp="186" pin="0"/><net_sink comp="592" pin=85"/></net>

<net id="761"><net_src comp="188" pin="0"/><net_sink comp="592" pin=86"/></net>

<net id="762"><net_src comp="190" pin="0"/><net_sink comp="592" pin=87"/></net>

<net id="763"><net_src comp="192" pin="0"/><net_sink comp="592" pin=88"/></net>

<net id="764"><net_src comp="194" pin="0"/><net_sink comp="592" pin=89"/></net>

<net id="765"><net_src comp="196" pin="0"/><net_sink comp="592" pin=90"/></net>

<net id="766"><net_src comp="198" pin="0"/><net_sink comp="592" pin=91"/></net>

<net id="767"><net_src comp="200" pin="0"/><net_sink comp="592" pin=92"/></net>

<net id="768"><net_src comp="202" pin="0"/><net_sink comp="592" pin=93"/></net>

<net id="769"><net_src comp="204" pin="0"/><net_sink comp="592" pin=94"/></net>

<net id="770"><net_src comp="206" pin="0"/><net_sink comp="592" pin=95"/></net>

<net id="771"><net_src comp="208" pin="0"/><net_sink comp="592" pin=96"/></net>

<net id="785"><net_src comp="224" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="786"><net_src comp="48" pin="0"/><net_sink comp="772" pin=9"/></net>

<net id="787"><net_src comp="210" pin="0"/><net_sink comp="772" pin=10"/></net>

<net id="791"><net_src comp="444" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="492" pin=24"/></net>

<net id="796"><net_src comp="450" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="492" pin=23"/></net>

<net id="801"><net_src comp="456" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="492" pin=22"/></net>

<net id="806"><net_src comp="462" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="492" pin=21"/></net>

<net id="811"><net_src comp="468" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="492" pin=20"/></net>

<net id="816"><net_src comp="474" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="492" pin=19"/></net>

<net id="821"><net_src comp="480" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="492" pin=18"/></net>

<net id="826"><net_src comp="486" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="492" pin=17"/></net>

<net id="831"><net_src comp="316" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="492" pin=25"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="837"><net_src comp="320" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="492" pin=26"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="843"><net_src comp="324" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="492" pin=27"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="552" pin=3"/></net>

<net id="849"><net_src comp="328" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="492" pin=28"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="552" pin=4"/></net>

<net id="855"><net_src comp="332" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="492" pin=29"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="552" pin=5"/></net>

<net id="861"><net_src comp="336" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="492" pin=30"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="552" pin=6"/></net>

<net id="867"><net_src comp="340" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="492" pin=31"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="552" pin=7"/></net>

<net id="873"><net_src comp="344" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="492" pin=32"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="552" pin=8"/></net>

<net id="879"><net_src comp="348" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="552" pin=9"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="885"><net_src comp="352" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="552" pin=10"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="891"><net_src comp="356" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="552" pin=11"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="572" pin=3"/></net>

<net id="897"><net_src comp="360" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="552" pin=12"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="572" pin=4"/></net>

<net id="903"><net_src comp="364" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="552" pin=13"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="572" pin=5"/></net>

<net id="909"><net_src comp="368" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="552" pin=14"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="572" pin=6"/></net>

<net id="915"><net_src comp="372" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="552" pin=15"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="572" pin=7"/></net>

<net id="921"><net_src comp="376" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="552" pin=16"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="572" pin=8"/></net>

<net id="927"><net_src comp="380" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="572" pin=9"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="933"><net_src comp="384" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="572" pin=10"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="939"><net_src comp="388" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="572" pin=11"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="592" pin=3"/></net>

<net id="945"><net_src comp="392" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="572" pin=12"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="592" pin=4"/></net>

<net id="951"><net_src comp="396" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="572" pin=13"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="592" pin=5"/></net>

<net id="957"><net_src comp="400" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="572" pin=14"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="592" pin=6"/></net>

<net id="963"><net_src comp="404" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="572" pin=15"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="592" pin=7"/></net>

<net id="969"><net_src comp="408" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="572" pin=16"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="592" pin=8"/></net>

<net id="975"><net_src comp="412" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="592" pin=9"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="981"><net_src comp="416" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="592" pin=10"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="987"><net_src comp="420" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="592" pin=11"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="772" pin=3"/></net>

<net id="993"><net_src comp="424" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="592" pin=12"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="772" pin=4"/></net>

<net id="999"><net_src comp="428" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="592" pin=13"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="772" pin=5"/></net>

<net id="1005"><net_src comp="432" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="592" pin=14"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="772" pin=6"/></net>

<net id="1011"><net_src comp="436" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="592" pin=15"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="772" pin=7"/></net>

<net id="1017"><net_src comp="440" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="592" pin=16"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="772" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {9 10 }
	Port: dense_weights_72 | {}
	Port: dense_weights_65 | {}
	Port: dense_weights_58 | {}
	Port: dense_weights_51 | {}
	Port: dense_weights_44 | {}
	Port: dense_weights_37 | {}
	Port: dense_weights_30 | {}
	Port: dense_weights_23 | {}
	Port: dense_weights_16 | {}
	Port: dense_weights | {}
	Port: dense_weights_73 | {}
	Port: dense_weights_66 | {}
	Port: dense_weights_59 | {}
	Port: dense_weights_52 | {}
	Port: dense_weights_45 | {}
	Port: dense_weights_38 | {}
	Port: dense_weights_31 | {}
	Port: dense_weights_24 | {}
	Port: dense_weights_17 | {}
	Port: dense_weights_10 | {}
	Port: dense_weights_74 | {}
	Port: dense_weights_67 | {}
	Port: dense_weights_60 | {}
	Port: dense_weights_53 | {}
	Port: dense_weights_46 | {}
	Port: dense_weights_39 | {}
	Port: dense_weights_32 | {}
	Port: dense_weights_25 | {}
	Port: dense_weights_18 | {}
	Port: dense_weights_11 | {}
	Port: dense_weights_75 | {}
	Port: dense_weights_68 | {}
	Port: dense_weights_61 | {}
	Port: dense_weights_54 | {}
	Port: dense_weights_47 | {}
	Port: dense_weights_40 | {}
	Port: dense_weights_33 | {}
	Port: dense_weights_26 | {}
	Port: dense_weights_19 | {}
	Port: dense_weights_12 | {}
	Port: dense_weights_76 | {}
	Port: dense_weights_69 | {}
	Port: dense_weights_62 | {}
	Port: dense_weights_55 | {}
	Port: dense_weights_48 | {}
	Port: dense_weights_41 | {}
	Port: dense_weights_34 | {}
	Port: dense_weights_27 | {}
	Port: dense_weights_20 | {}
	Port: dense_weights_13 | {}
	Port: dense_weights_77 | {}
	Port: dense_weights_70 | {}
	Port: dense_weights_63 | {}
	Port: dense_weights_56 | {}
	Port: dense_weights_49 | {}
	Port: dense_weights_42 | {}
	Port: dense_weights_35 | {}
	Port: dense_weights_28 | {}
	Port: dense_weights_21 | {}
	Port: dense_weights_14 | {}
	Port: dense_weights_78 | {}
	Port: dense_weights_71 | {}
	Port: dense_weights_64 | {}
	Port: dense_weights_57 | {}
	Port: dense_weights_50 | {}
	Port: dense_weights_43 | {}
	Port: dense_weights_36 | {}
	Port: dense_weights_29 | {}
	Port: dense_weights_22 | {}
	Port: dense_weights_15 | {}
	Port: dense_weights_0 | {}
	Port: dense_weights_1 | {}
	Port: dense_weights_2 | {}
	Port: dense_weights_3 | {}
	Port: dense_weights_4 | {}
	Port: dense_weights_5 | {}
	Port: dense_weights_6 | {}
	Port: dense_weights_7 | {}
	Port: dense_weights_8 | {}
	Port: dense_weights_9 | {}
	Port: dense_biases | {}
 - Input state : 
	Port: dataflow_section : pad_img | {1 2 }
	Port: dataflow_section : pad_img1 | {1 2 }
	Port: dataflow_section : pad_img2 | {1 2 }
	Port: dataflow_section : pad_img3 | {1 2 }
	Port: dataflow_section : pad_img4 | {1 2 }
	Port: dataflow_section : pad_img5 | {1 2 }
	Port: dataflow_section : pad_img6 | {1 2 }
	Port: dataflow_section : pad_img7 | {1 2 }
	Port: dataflow_section : weight_buf_0 | {1 2 }
	Port: dataflow_section : weight_buf_1 | {1 2 }
	Port: dataflow_section : weight_buf_2 | {1 2 }
	Port: dataflow_section : weight_buf_3 | {1 2 }
	Port: dataflow_section : weight_buf_4 | {1 2 }
	Port: dataflow_section : weight_buf_5 | {1 2 }
	Port: dataflow_section : weight_buf_6 | {1 2 }
	Port: dataflow_section : weight_buf_7 | {1 2 }
	Port: dataflow_section : biases_buf_0 | {1 }
	Port: dataflow_section : biases_buf_1 | {1 }
	Port: dataflow_section : biases_buf_2 | {1 }
	Port: dataflow_section : biases_buf_3 | {1 }
	Port: dataflow_section : biases_buf_4 | {1 }
	Port: dataflow_section : biases_buf_5 | {1 }
	Port: dataflow_section : biases_buf_6 | {1 }
	Port: dataflow_section : biases_buf_7 | {1 }
	Port: dataflow_section : prediction | {9 10 }
	Port: dataflow_section : dense_weights_72 | {7 8 }
	Port: dataflow_section : dense_weights_65 | {7 8 }
	Port: dataflow_section : dense_weights_58 | {7 8 }
	Port: dataflow_section : dense_weights_51 | {7 8 }
	Port: dataflow_section : dense_weights_44 | {7 8 }
	Port: dataflow_section : dense_weights_37 | {7 8 }
	Port: dataflow_section : dense_weights_30 | {7 8 }
	Port: dataflow_section : dense_weights_23 | {7 8 }
	Port: dataflow_section : dense_weights_16 | {7 8 }
	Port: dataflow_section : dense_weights | {7 8 }
	Port: dataflow_section : dense_weights_73 | {7 8 }
	Port: dataflow_section : dense_weights_66 | {7 8 }
	Port: dataflow_section : dense_weights_59 | {7 8 }
	Port: dataflow_section : dense_weights_52 | {7 8 }
	Port: dataflow_section : dense_weights_45 | {7 8 }
	Port: dataflow_section : dense_weights_38 | {7 8 }
	Port: dataflow_section : dense_weights_31 | {7 8 }
	Port: dataflow_section : dense_weights_24 | {7 8 }
	Port: dataflow_section : dense_weights_17 | {7 8 }
	Port: dataflow_section : dense_weights_10 | {7 8 }
	Port: dataflow_section : dense_weights_74 | {7 8 }
	Port: dataflow_section : dense_weights_67 | {7 8 }
	Port: dataflow_section : dense_weights_60 | {7 8 }
	Port: dataflow_section : dense_weights_53 | {7 8 }
	Port: dataflow_section : dense_weights_46 | {7 8 }
	Port: dataflow_section : dense_weights_39 | {7 8 }
	Port: dataflow_section : dense_weights_32 | {7 8 }
	Port: dataflow_section : dense_weights_25 | {7 8 }
	Port: dataflow_section : dense_weights_18 | {7 8 }
	Port: dataflow_section : dense_weights_11 | {7 8 }
	Port: dataflow_section : dense_weights_75 | {7 8 }
	Port: dataflow_section : dense_weights_68 | {7 8 }
	Port: dataflow_section : dense_weights_61 | {7 8 }
	Port: dataflow_section : dense_weights_54 | {7 8 }
	Port: dataflow_section : dense_weights_47 | {7 8 }
	Port: dataflow_section : dense_weights_40 | {7 8 }
	Port: dataflow_section : dense_weights_33 | {7 8 }
	Port: dataflow_section : dense_weights_26 | {7 8 }
	Port: dataflow_section : dense_weights_19 | {7 8 }
	Port: dataflow_section : dense_weights_12 | {7 8 }
	Port: dataflow_section : dense_weights_76 | {7 8 }
	Port: dataflow_section : dense_weights_69 | {7 8 }
	Port: dataflow_section : dense_weights_62 | {7 8 }
	Port: dataflow_section : dense_weights_55 | {7 8 }
	Port: dataflow_section : dense_weights_48 | {7 8 }
	Port: dataflow_section : dense_weights_41 | {7 8 }
	Port: dataflow_section : dense_weights_34 | {7 8 }
	Port: dataflow_section : dense_weights_27 | {7 8 }
	Port: dataflow_section : dense_weights_20 | {7 8 }
	Port: dataflow_section : dense_weights_13 | {7 8 }
	Port: dataflow_section : dense_weights_77 | {7 8 }
	Port: dataflow_section : dense_weights_70 | {7 8 }
	Port: dataflow_section : dense_weights_63 | {7 8 }
	Port: dataflow_section : dense_weights_56 | {7 8 }
	Port: dataflow_section : dense_weights_49 | {7 8 }
	Port: dataflow_section : dense_weights_42 | {7 8 }
	Port: dataflow_section : dense_weights_35 | {7 8 }
	Port: dataflow_section : dense_weights_28 | {7 8 }
	Port: dataflow_section : dense_weights_21 | {7 8 }
	Port: dataflow_section : dense_weights_14 | {7 8 }
	Port: dataflow_section : dense_weights_78 | {7 8 }
	Port: dataflow_section : dense_weights_71 | {7 8 }
	Port: dataflow_section : dense_weights_64 | {7 8 }
	Port: dataflow_section : dense_weights_57 | {7 8 }
	Port: dataflow_section : dense_weights_50 | {7 8 }
	Port: dataflow_section : dense_weights_43 | {7 8 }
	Port: dataflow_section : dense_weights_36 | {7 8 }
	Port: dataflow_section : dense_weights_29 | {7 8 }
	Port: dataflow_section : dense_weights_22 | {7 8 }
	Port: dataflow_section : dense_weights_15 | {7 8 }
	Port: dataflow_section : dense_weights_0 | {7 8 }
	Port: dataflow_section : dense_weights_1 | {7 8 }
	Port: dataflow_section : dense_weights_2 | {7 8 }
	Port: dataflow_section : dense_weights_3 | {7 8 }
	Port: dataflow_section : dense_weights_4 | {7 8 }
	Port: dataflow_section : dense_weights_5 | {7 8 }
	Port: dataflow_section : dense_weights_6 | {7 8 }
	Port: dataflow_section : dense_weights_7 | {7 8 }
	Port: dataflow_section : dense_weights_8 | {7 8 }
	Port: dataflow_section : dense_weights_9 | {7 8 }
	Port: dataflow_section : dense_biases | {9 10 }
  - Chain level:
	State 1
		call_ln54 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_convolutional_layer_fu_492 |    0    |    80   | 206.171 |  22184  |  13880  |    0    |
|          |   grp_max_pooling_layer_fu_552  |    0    |    0    | 27.8354 |   3136  |   3048  |    0    |
|   call   |   grp_flattening_layer_fu_572   |    0    |    0    |    0    |   320   |   208   |    0    |
|          |      grp_dense_layer_fu_592     |    0    |    40   | 290.804 |  21600  |   7144  |    0    |
|          | grp_dense_layer_soft_max_fu_772 |    0    |    11   | 11.8861 |   2099  |   1562  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |  biases_buf_7_read_read_fu_444  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  biases_buf_6_read_read_fu_450  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  biases_buf_5_read_read_fu_456  |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |  biases_buf_4_read_read_fu_462  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  biases_buf_3_read_read_fu_468  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  biases_buf_2_read_read_fu_474  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  biases_buf_1_read_read_fu_480  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  biases_buf_0_read_read_fu_486  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |   131   | 536.697 |  49339  |  25842  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|     biases_buf_0_read_reg_823     |   32   |
|     biases_buf_1_read_reg_818     |   32   |
|     biases_buf_2_read_reg_813     |   32   |
|     biases_buf_3_read_reg_808     |   32   |
|     biases_buf_4_read_reg_803     |   32   |
|     biases_buf_5_read_reg_798     |   32   |
|     biases_buf_6_read_reg_793     |   32   |
|     biases_buf_7_read_reg_788     |   32   |
|   conv_to_pool_streams_0_reg_828  |   32   |
|   conv_to_pool_streams_1_reg_834  |   32   |
|   conv_to_pool_streams_2_reg_840  |   32   |
|   conv_to_pool_streams_3_reg_846  |   32   |
|   conv_to_pool_streams_4_reg_852  |   32   |
|   conv_to_pool_streams_5_reg_858  |   32   |
|   conv_to_pool_streams_6_reg_864  |   32   |
|   conv_to_pool_streams_7_reg_870  |   32   |
| dense_to_softmax_streams_0_reg_972|   32   |
| dense_to_softmax_streams_1_reg_978|   32   |
| dense_to_softmax_streams_2_reg_984|   32   |
| dense_to_softmax_streams_3_reg_990|   32   |
| dense_to_softmax_streams_4_reg_996|   32   |
|dense_to_softmax_streams_5_reg_1002|   32   |
|dense_to_softmax_streams_6_reg_1008|   32   |
|dense_to_softmax_streams_7_reg_1014|   32   |
|  flat_to_dense_streams_0_reg_924  |   32   |
|  flat_to_dense_streams_1_reg_930  |   32   |
|  flat_to_dense_streams_2_reg_936  |   32   |
|  flat_to_dense_streams_3_reg_942  |   32   |
|  flat_to_dense_streams_4_reg_948  |   32   |
|  flat_to_dense_streams_5_reg_954  |   32   |
|  flat_to_dense_streams_6_reg_960  |   32   |
|  flat_to_dense_streams_7_reg_966  |   32   |
|   pool_to_flat_streams_0_reg_876  |   32   |
|   pool_to_flat_streams_1_reg_882  |   32   |
|   pool_to_flat_streams_2_reg_888  |   32   |
|   pool_to_flat_streams_3_reg_894  |   32   |
|   pool_to_flat_streams_4_reg_900  |   32   |
|   pool_to_flat_streams_5_reg_906  |   32   |
|   pool_to_flat_streams_6_reg_912  |   32   |
|   pool_to_flat_streams_7_reg_918  |   32   |
+-----------------------------------+--------+
|               Total               |  1280  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_convolutional_layer_fu_492 |  p17 |   2  |  32  |   64   ||    9    |
| grp_convolutional_layer_fu_492 |  p18 |   2  |  32  |   64   ||    9    |
| grp_convolutional_layer_fu_492 |  p19 |   2  |  32  |   64   ||    9    |
| grp_convolutional_layer_fu_492 |  p20 |   2  |  32  |   64   ||    9    |
| grp_convolutional_layer_fu_492 |  p21 |   2  |  32  |   64   ||    9    |
| grp_convolutional_layer_fu_492 |  p22 |   2  |  32  |   64   ||    9    |
| grp_convolutional_layer_fu_492 |  p23 |   2  |  32  |   64   ||    9    |
| grp_convolutional_layer_fu_492 |  p24 |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   512  ||  12.88  ||    72   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   131  |   536  |  49339 |  25842 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   12   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |  1280  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   131  |   549  |  50619 |  25914 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
