

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Tue Apr 11 22:26:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      174|      185|  1.740 us|  1.850 us|  175|  186|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_blockmatmul_Pipeline_1_fu_79                             |blockmatmul_Pipeline_1                            |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_blockmatmul_Pipeline_loadA_fu_85                         |blockmatmul_Pipeline_loadA                        |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_blockmatmul_Pipeline_partialsum_fu_99                    |blockmatmul_Pipeline_partialsum                   |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    4720|   7920|    -|
|Memory           |        0|    -|     192|     24|    0|
|Multiplexer      |        -|    -|       -|    305|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    4925|   8249|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       4|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |grp_blockmatmul_Pipeline_1_fu_79                             |blockmatmul_Pipeline_1                            |        0|   0|     7|    50|    0|
    |grp_blockmatmul_Pipeline_loadA_fu_85                         |blockmatmul_Pipeline_loadA                        |        0|   0|    11|    71|    0|
    |grp_blockmatmul_Pipeline_partialsum_fu_99                    |blockmatmul_Pipeline_partialsum                   |        0|  48|  4133|  1765|    0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |        0|   0|   569|  6034|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                  |        0|  48|  4720|  7920|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |AB_U   |AB_RAM_AUTO_1R1W   |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_0_U  |A_0_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_1_U  |A_0_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_2_U  |A_0_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_3_U  |A_0_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0| 192|  24|    0|    48|  160|     5|         1536|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |AB_address0   |  20|          4|    4|         16|
    |AB_ce0        |  20|          4|    1|          4|
    |AB_ce1        |   9|          2|    1|          2|
    |AB_d0         |  14|          3|   32|         96|
    |AB_we0        |  14|          3|    1|          3|
    |AB_we1        |   9|          2|    1|          2|
    |A_0_address0  |  14|          3|    3|          9|
    |A_0_ce0       |  14|          3|    1|          3|
    |A_0_we0       |   9|          2|    1|          2|
    |A_1_address0  |  14|          3|    3|          9|
    |A_1_ce0       |  14|          3|    1|          3|
    |A_1_we0       |   9|          2|    1|          2|
    |A_2_address0  |  14|          3|    3|          9|
    |A_2_ce0       |  14|          3|    1|          3|
    |A_2_we0       |   9|          2|    1|          2|
    |A_3_address0  |  14|          3|    3|          9|
    |A_3_ce0       |  14|          3|    1|          3|
    |A_3_we0       |   9|          2|    1|          2|
    |Arows_read    |   9|          2|    1|          2|
    |Bcols_read    |   9|          2|    1|          2|
    |ap_NS_fsm     |  53|         10|    1|         10|
    +--------------+----+-----------+-----+-----------+
    |Total         | 305|         64|   63|        193|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  9|   0|    9|          0|
    |grp_blockmatmul_Pipeline_1_fu_79_ap_start_reg                             |  1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_loadA_fu_85_ap_start_reg                         |  1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start_reg                    |  1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     | 13|   0|   13|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|Arows_dout          |   in|  128|     ap_fifo|         Arows|       pointer|
|Arows_empty_n       |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read          |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout          |   in|  128|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n       |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read          |  out|    1|     ap_fifo|         Bcols|       pointer|
|ABpartial_i         |   in|  512|     ap_ovld|     ABpartial|       pointer|
|ABpartial_o         |  out|  512|     ap_ovld|     ABpartial|       pointer|
|ABpartial_o_ap_vld  |  out|    1|     ap_ovld|     ABpartial|       pointer|
|it                  |   in|   32|     ap_none|            it|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 10 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%AB = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 11 'alloca' 'AB' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_1, i32 %AB"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it"   --->   Operation 13 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %it_read" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 14 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %Arows"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %Bcols"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %ABpartial"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ABpartial, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %it"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %it, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_1, i32 %AB"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %trunc_ln5, void %VITIS_LOOP_16_1.preheader, void %partialsum" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty' <Predicate = (!trunc_ln5)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_loadA, i128 %Arows, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3"   --->   Operation 27 'call' 'call_ln0' <Predicate = (!trunc_ln5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_loadA, i128 %Arows, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_15' <Predicate = (!trunc_ln5)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %partialsum"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!trunc_ln5)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_partialsum, i32 %AB, i128 %Bcols, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_partialsum, i32 %AB, i128 %Bcols, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%ABpartial_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %ABpartial" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 34 'read' 'ABpartial_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [2/2] (1.58ns)   --->   "%call_ln35 = call void @blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, i512 %ABpartial_read, i32 %AB, i512 %p_loc" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 35 'call' 'call_ln35' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln35 = call void @blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, i512 %ABpartial_read, i32 %AB, i512 %p_loc" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 36 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%p_loc_load = load i512 %p_loc"   --->   Operation 37 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %ABpartial, i512 %p_loc_load" [LabB/BlockMatrix_design.cpp:35]   --->   Operation 38 'write' 'write_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [LabB/BlockMatrix_design.cpp:39]   --->   Operation 39 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Arows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ABpartial]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ it]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc             (alloca       ) [ 0011111111]
AB                (alloca       ) [ 0011111110]
it_read           (read         ) [ 0000000000]
trunc_ln5         (trunc        ) [ 0011100000]
spectopmodule_ln5 (spectopmodule) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
call_ln0          (call         ) [ 0000000000]
br_ln13           (br           ) [ 0000000000]
empty             (wait         ) [ 0000000000]
call_ln0          (call         ) [ 0000000000]
empty_15          (wait         ) [ 0000000000]
br_ln0            (br           ) [ 0000000000]
empty_16          (wait         ) [ 0000000000]
call_ln0          (call         ) [ 0000000000]
ABpartial_read    (read         ) [ 0000000010]
call_ln35         (call         ) [ 0000000000]
p_loc_load        (load         ) [ 0000000000]
write_ln35        (write        ) [ 0000000000]
ret_ln39          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Arows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Bcols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ABpartial">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ABpartial"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="it">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="it"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_loadA"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_partialsum"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="512" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="AB_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="it_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="it_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="ABpartial_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="512" slack="0"/>
<pin id="68" dir="0" index="1" bw="512" slack="0"/>
<pin id="69" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ABpartial_read/7 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln35_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="512" slack="0"/>
<pin id="75" dir="0" index="2" bw="512" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/9 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_blockmatmul_Pipeline_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_blockmatmul_Pipeline_loadA_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="128" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="0" index="3" bw="32" slack="0"/>
<pin id="90" dir="0" index="4" bw="32" slack="0"/>
<pin id="91" dir="0" index="5" bw="32" slack="0"/>
<pin id="92" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_blockmatmul_Pipeline_partialsum_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="128" slack="0"/>
<pin id="103" dir="0" index="3" bw="32" slack="0"/>
<pin id="104" dir="0" index="4" bw="32" slack="0"/>
<pin id="105" dir="0" index="5" bw="32" slack="0"/>
<pin id="106" dir="0" index="6" bw="32" slack="0"/>
<pin id="107" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="3" bw="512" slack="6"/>
<pin id="119" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln5_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_loc_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="512" slack="8"/>
<pin id="128" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/9 "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_loc_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="512" slack="6"/>
<pin id="132" dir="1" index="1" bw="512" slack="6"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="136" class="1005" name="trunc_ln5_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="2"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="ABpartial_read_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="512" slack="1"/>
<pin id="142" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="ABpartial_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="56" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="85" pin=4"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="85" pin=5"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="99" pin=5"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="99" pin=6"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="66" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="60" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="133"><net_src comp="52" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="139"><net_src comp="122" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="66" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ABpartial | {9 }
	Port: A_0 | {2 3 }
	Port: A_1 | {2 3 }
	Port: A_2 | {2 3 }
	Port: A_3 | {2 3 }
 - Input state : 
	Port: blockmatmul : Arows | {2 3 }
	Port: blockmatmul : Bcols | {5 6 }
	Port: blockmatmul : ABpartial | {7 }
	Port: blockmatmul : it | {2 }
	Port: blockmatmul : A_0 | {5 6 }
	Port: blockmatmul : A_1 | {5 6 }
	Port: blockmatmul : A_2 | {5 6 }
	Port: blockmatmul : A_3 | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
		br_ln13 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		write_ln35 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |               grp_blockmatmul_Pipeline_1_fu_79              |    0    |    0    |    5    |    22   |
|   call   |             grp_blockmatmul_Pipeline_loadA_fu_85            |    0    |    0    |    8    |    22   |
|          |          grp_blockmatmul_Pipeline_partialsum_fu_99          |    48   | 15.8058 |   4192  |   1662  |
|          | grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114 |    0    |  1.588  |   564   |   1820  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      it_read_read_fu_60                     |    0    |    0    |    0    |    0    |
|          |                  ABpartial_read_read_fu_66                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                    write_ln35_write_fu_72                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                       trunc_ln5_fu_122                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |    48   | 17.3938 |   4769  |   3526  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| AB |    0   |   64   |    8   |    0   |
| A_0|    0   |   32   |    4   |    0   |
| A_1|    0   |   32   |    4   |    0   |
| A_2|    0   |   32   |    4   |    0   |
| A_3|    0   |   32   |    4   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   192  |   24   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|ABpartial_read_reg_140|   512  |
|     p_loc_reg_130    |   512  |
|   trunc_ln5_reg_136  |    1   |
+----------------------+--------+
|         Total        |  1025  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114 |  p1  |   2  |  512 |  1024  ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |  1024  ||  1.588  ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   48   |   17   |  4769  |  3526  |    -   |
|   Memory  |    0   |    -   |    -   |   192  |   24   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |  1025  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   48   |   18   |  5986  |  3559  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
