
;; Function test_thread_func (test_thread_func, funcdef_no=10, decl_uid=5721, cgraph_uid=10, symbol_order=16) (executed once)

Partition 0: size 1 align 1
	msg

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6
deleting block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 115 [ param ])
        (reg:SI 0 r0 [ param ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:271 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/v:SI 110 [ thread_id ])
        (zero_extend:SI (subreg:QI (reg/v:SI 115 [ param ]) 0))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:276 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:QI thread_id (subreg:QI (reg/v:SI 110 [ thread_id ]) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:276 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 116)
        (plus:SI (reg/f:SI 105 virtual-stack-vars)
            (const_int -1 [0xffffffffffffffff]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 2 r2)
        (reg:SI 116)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 0 r0)
        (reg/f:SI 117)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (nil))
(call_insn 13 12 14 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomQueueGet") [flags 0x41]  <function_decl 0x2b922609e500 atomQueueGet>) [0 atomQueueGet S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomQueueGet") [flags 0x41]  <function_decl 0x2b922609e500 atomQueueGet>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 14 13 15 2 (set (reg:SI 118)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 111 [ D.5799 ])
        (reg:SI 118)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 111 [ D.5799 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:282 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 25)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg:SI 119)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0x2b92260ba5a0 *.LC0>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:284 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 0 r0)
        (reg:SI 119)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:284 -1
     (nil))
(call_insn 21 20 40 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:284 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(code_label 40 21 22 5 4 "" [1 uses])
(note 22 40 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 23 22 24 5 (set (pc)
        (label_ref 43)) -1
     (nil)
 -> 43)
(barrier 24 23 25)
(code_label 25 24 26 6 2 "" [1 uses])
(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 6 (set (reg/f:SI 120)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 28 27 29 6 (set (reg:SI 122)
        (zero_extend:SI (mem/v/c:QI (reg/f:SI 120) [0 wake_cnt+0 S1 A8]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 29 28 30 6 (set (reg:QI 121)
        (subreg:QI (reg:SI 122) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 30 29 31 6 (set (reg:SI 112 [ D.5799 ])
        (zero_extend:SI (reg:QI 121))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 123)
        (plus:SI (reg:SI 112 [ D.5799 ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 32 31 33 6 (set (reg:SI 113 [ D.5799 ])
        (zero_extend:SI (subreg:QI (reg:SI 123) 0))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 33 32 34 6 (set (reg/f:SI 124)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 34 33 35 6 (set (reg:QI 125)
        (subreg/s/v:QI (reg:SI 113 [ D.5799 ]) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 35 34 36 6 (set (mem/v/c:QI (reg/f:SI 124) [0 wake_cnt+0 S1 A8])
        (reg:QI 125)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 36 35 37 6 (set (reg:SI 114 [ D.5800 ])
        (reg:SI 112 [ D.5799 ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 37 36 38 6 (set (reg/f:SI 126)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 38 37 39 6 (set (reg:QI 127)
        (subreg/s/v:QI (reg/v:SI 110 [ thread_id ]) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(insn 39 38 41 6 (set (mem/v/j:QI (plus:SI (reg/f:SI 126)
                (reg:SI 114 [ D.5800 ])) [0 wake_order S1 A8])
        (reg:QI 127)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil))
(jump_insn 41 39 42 6 (set (pc)
        (label_ref 40)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:296 -1
     (nil)
 -> 40)
(barrier 42 41 43)
(code_label 43 42 44 7 3 "" [2 uses])
(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 7 (set (reg:SI 0 r0)
        (const_int 100 [0x64])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:303 -1
     (nil))
(call_insn 46 45 47 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>) [0 atomTimerDelay S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:303 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 47 46 48 7 (set (pc)
        (label_ref 43)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:303 -1
     (nil)
 -> 43)
(barrier 48 47 0)

;; Function test_start (test_start, funcdef_no=9, decl_uid=5688, cgraph_uid=9, symbol_order=15)

Partition 0: size 1 align 1
	msg

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23
Edge 4->6 redirected to 26


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 269.
Merging block 26 into block 25...
Merged blocks 25 and 26.
Merged 25 and 26 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 7 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 2 10 2 (var_location:SI failures (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:97 -1
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 3 r3)
        (const_int 4 [0x4])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 1 r1)
        (reg/f:SI 133)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 0 r0)
        (reg/f:SI 134)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (nil))
(call_insn 16 15 17 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomQueueCreate") [flags 0x41]  <function_decl 0x2b922609e300 atomQueueCreate>) [0 atomQueueCreate S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomQueueCreate") [flags 0x41]  <function_decl 0x2b922609e300 atomQueueCreate>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(insn 17 16 18 2 (set (reg:SI 135)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 112 [ D.5811 ])
        (reg:SI 135)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 112 [ D.5811 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:100 -1
     (int_list:REG_BR_PROB 6100 (nil))
 -> 28)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 4 (set (reg:SI 136)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0x2b92260bae10 *.LC1>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:102 -1
     (nil))
(insn 23 22 24 4 (set (reg:SI 0 r0)
        (reg:SI 136)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:102 -1
     (nil))
(call_insn 24 23 25 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:102 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 25 24 6 4 (var_location:SI failures (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:103 -1
     (nil))
(insn 6 25 26 4 (set (reg/v:SI 110 [ failures ])
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:103 -1
     (nil))
(jump_insn 26 6 27 4 (set (pc)
        (label_ref 265)) -1
     (nil)
 -> 265)
(barrier 27 26 28)
(code_label 28 27 29 5 9 "" [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:SI 137)
        (symbol_ref:SI ("test_thread_func") [flags 0x3]  <function_decl 0x2b922609e700 test_thread_func>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 31 30 32 5 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 32 31 33 5 (set (reg:SI 139)
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 33 32 34 5 (set (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 139)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 34 33 35 5 (set (reg:SI 140)
        (const_int 1024 [0x400])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 35 34 36 5 (set (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 140)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 36 35 37 5 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 37 36 38 5 (set (mem:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 141)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 38 37 39 5 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 39 38 40 5 (set (reg:SI 2 r2)
        (reg:SI 137)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 40 39 41 5 (set (reg:SI 1 r1)
        (const_int 17 [0x11])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 41 40 42 5 (set (reg:SI 0 r0)
        (reg/f:SI 138)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(call_insn 42 41 43 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomThreadCreate") [flags 0x41]  <function_decl 0x2b9226027d00 atomThreadCreate>) [0 atomThreadCreate S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomThreadCreate") [flags 0x41]  <function_decl 0x2b9226027d00 atomThreadCreate>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem/f:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32]))
                            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                                            (const_int 4 [0x4])) [0  S4 A32]))
                                (expr_list:QI (use (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                                                (const_int 8 [0x8])) [0  S1 A32]))
                                    (nil))))))))))
(insn 43 42 44 5 (set (reg:SI 142)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 44 43 45 5 (set (reg:SI 113 [ D.5811 ])
        (reg:SI 142)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(insn 45 44 46 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ D.5811 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 -1
     (nil))
(jump_insn 46 45 47 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 278)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:117 194 {arm_cond_branch}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 278)
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 6 (set (reg:SI 143)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0x2b92260baf30 *.LC2>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:122 -1
     (nil))
(insn 49 48 50 6 (set (reg:SI 0 r0)
        (reg:SI 143)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:122 -1
     (nil))
(call_insn 50 49 51 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:122 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 51 50 4 6 (var_location:SI failures (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:123 -1
     (nil))
(insn 4 51 275 6 (set (reg/v:SI 110 [ failures ])
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:123 -1
     (nil))
(jump_insn 275 4 276 6 (set (pc)
        (label_ref 52)) -1
     (nil)
 -> 52)
(barrier 276 275 278)
(code_label 278 276 277 7 18 "" [1 uses])
(note 277 278 3 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 3 277 52 7 (set (reg/v:SI 110 [ failures ])
        (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:97 -1
     (nil))
(code_label 52 3 53 8 11 "" [1 uses])
(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 8 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 55 54 56 8 (set (reg:SI 0 r0)
        (const_int 25 [0x19])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:127 -1
     (nil))
(call_insn 56 55 57 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>) [0 atomTimerDelay S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:127 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 57 56 58 8 (set (reg:SI 144)
        (symbol_ref:SI ("test_thread_func") [flags 0x3]  <function_decl 0x2b922609e700 test_thread_func>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 58 57 59 8 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 59 58 60 8 (set (reg:SI 146)
        (plus:SI (reg/f:SI 145)
            (const_int 1104 [0x450]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 60 59 61 8 (set (reg:SI 147)
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 61 60 62 8 (set (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 147)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 62 61 63 8 (set (reg:SI 148)
        (const_int 1024 [0x400])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 63 62 64 8 (set (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 148)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 64 63 65 8 (set (reg/f:SI 149)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 65 64 66 8 (set (reg:SI 150)
        (plus:SI (reg/f:SI 149)
            (const_int 1024 [0x400]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 66 65 67 8 (set (mem:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 150)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 67 66 68 8 (set (reg:SI 3 r3)
        (const_int 2 [0x2])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 68 67 69 8 (set (reg:SI 2 r2)
        (reg:SI 144)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 69 68 70 8 (set (reg:SI 1 r1)
        (const_int 17 [0x11])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 70 69 71 8 (set (reg:SI 0 r0)
        (reg:SI 146)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(call_insn 71 70 72 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomThreadCreate") [flags 0x41]  <function_decl 0x2b9226027d00 atomThreadCreate>) [0 atomThreadCreate S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomThreadCreate") [flags 0x41]  <function_decl 0x2b9226027d00 atomThreadCreate>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem/f:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32]))
                            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                                            (const_int 4 [0x4])) [0  S4 A32]))
                                (expr_list:QI (use (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                                                (const_int 8 [0x8])) [0  S1 A32]))
                                    (nil))))))))))
(insn 72 71 73 8 (set (reg:SI 151)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 73 72 74 8 (set (reg:SI 114 [ D.5811 ])
        (reg:SI 151)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(insn 74 73 75 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ D.5811 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (nil))
(jump_insn 75 74 76 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:130 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 82)
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 9 (set (reg:SI 152)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0x2b92260baf30 *.LC2>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:135 -1
     (nil))
(insn 78 77 79 9 (set (reg:SI 0 r0)
        (reg:SI 152)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:135 -1
     (nil))
(call_insn 79 78 80 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:135 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 80 79 81 9 (set (reg/v:SI 110 [ failures ])
        (plus:SI (reg/v:SI 110 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:136 -1
     (nil))
(debug_insn 81 80 82 9 (var_location:SI failures (reg/v:SI 110 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:136 -1
     (nil))
(code_label 82 81 83 10 12 "" [1 uses])
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 84 83 85 10 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 85 84 86 10 (set (reg:SI 0 r0)
        (const_int 25 [0x19])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:140 -1
     (nil))
(call_insn 86 85 87 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>) [0 atomTimerDelay S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:140 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 87 86 88 10 (set (reg:SI 153)
        (symbol_ref:SI ("test_thread_func") [flags 0x3]  <function_decl 0x2b922609e700 test_thread_func>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 88 87 89 10 (set (reg/f:SI 154)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 89 88 90 10 (set (reg:SI 155)
        (plus:SI (reg/f:SI 154)
            (const_int 2208 [0x8a0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 90 89 91 10 (set (reg:SI 156)
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 91 90 92 10 (set (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 156)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 92 91 93 10 (set (reg:SI 157)
        (const_int 1024 [0x400])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 93 92 94 10 (set (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 157)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 94 93 95 10 (set (reg/f:SI 158)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 95 94 96 10 (set (reg:SI 159)
        (plus:SI (reg/f:SI 158)
            (const_int 2048 [0x800]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 96 95 97 10 (set (mem:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 159)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 97 96 98 10 (set (reg:SI 3 r3)
        (const_int 3 [0x3])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 98 97 99 10 (set (reg:SI 2 r2)
        (reg:SI 153)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 99 98 100 10 (set (reg:SI 1 r1)
        (const_int 16 [0x10])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 100 99 101 10 (set (reg:SI 0 r0)
        (reg:SI 155)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(call_insn 101 100 102 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomThreadCreate") [flags 0x41]  <function_decl 0x2b9226027d00 atomThreadCreate>) [0 atomThreadCreate S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomThreadCreate") [flags 0x41]  <function_decl 0x2b9226027d00 atomThreadCreate>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem/f:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32]))
                            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                                            (const_int 4 [0x4])) [0  S4 A32]))
                                (expr_list:QI (use (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                                                (const_int 8 [0x8])) [0  S1 A32]))
                                    (nil))))))))))
(insn 102 101 103 10 (set (reg:SI 160)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 103 102 104 10 (set (reg:SI 115 [ D.5811 ])
        (reg:SI 160)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(insn 104 103 105 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ D.5811 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (nil))
(jump_insn 105 104 106 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 112)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:143 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 112)
(note 106 105 107 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 11 (set (reg:SI 161)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0x2b92260baf30 *.LC2>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:148 -1
     (nil))
(insn 108 107 109 11 (set (reg:SI 0 r0)
        (reg:SI 161)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:148 -1
     (nil))
(call_insn 109 108 110 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:148 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 110 109 111 11 (set (reg/v:SI 110 [ failures ])
        (plus:SI (reg/v:SI 110 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:149 -1
     (nil))
(debug_insn 111 110 112 11 (var_location:SI failures (reg/v:SI 110 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:149 -1
     (nil))
(code_label 112 111 113 12 13 "" [1 uses])
(note 113 112 114 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 12 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 115 114 116 12 (set (reg:SI 0 r0)
        (const_int 25 [0x19])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:153 -1
     (nil))
(call_insn 116 115 117 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>) [0 atomTimerDelay S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:153 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 117 116 118 12 (set (reg:SI 162)
        (symbol_ref:SI ("test_thread_func") [flags 0x3]  <function_decl 0x2b922609e700 test_thread_func>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 118 117 119 12 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 119 118 120 12 (set (reg:SI 164)
        (plus:SI (reg/f:SI 163)
            (const_int 3312 [0xcf0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 120 119 121 12 (set (reg:SI 165)
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 121 120 122 12 (set (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 165)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 122 121 123 12 (set (reg:SI 166)
        (const_int 1024 [0x400])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 123 122 124 12 (set (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 166)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 124 123 125 12 (set (reg/f:SI 167)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 125 124 126 12 (set (reg:SI 168)
        (plus:SI (reg/f:SI 167)
            (const_int 3072 [0xc00]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 126 125 127 12 (set (mem:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 168)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 127 126 128 12 (set (reg:SI 3 r3)
        (const_int 4 [0x4])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 128 127 129 12 (set (reg:SI 2 r2)
        (reg:SI 162)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 129 128 130 12 (set (reg:SI 1 r1)
        (const_int 16 [0x10])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 130 129 131 12 (set (reg:SI 0 r0)
        (reg:SI 164)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(call_insn 131 130 132 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomThreadCreate") [flags 0x41]  <function_decl 0x2b9226027d00 atomThreadCreate>) [0 atomThreadCreate S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomThreadCreate") [flags 0x41]  <function_decl 0x2b9226027d00 atomThreadCreate>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem/f:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32]))
                            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                                            (const_int 4 [0x4])) [0  S4 A32]))
                                (expr_list:QI (use (mem:SI (plus:SI (reg/f:SI 107 virtual-outgoing-args)
                                                (const_int 8 [0x8])) [0  S1 A32]))
                                    (nil))))))))))
(insn 132 131 133 12 (set (reg:SI 169)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 133 132 134 12 (set (reg:SI 116 [ D.5811 ])
        (reg:SI 169)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(insn 134 133 135 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ D.5811 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (nil))
(jump_insn 135 134 136 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:156 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 142)
(note 136 135 137 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 137 136 138 13 (set (reg:SI 170)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0x2b92260baf30 *.LC2>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:161 -1
     (nil))
(insn 138 137 139 13 (set (reg:SI 0 r0)
        (reg:SI 170)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:161 -1
     (nil))
(call_insn 139 138 140 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:161 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 140 139 141 13 (set (reg/v:SI 110 [ failures ])
        (plus:SI (reg/v:SI 110 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:162 -1
     (nil))
(debug_insn 141 140 142 13 (var_location:SI failures (reg/v:SI 110 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:162 -1
     (nil))
(code_label 142 141 143 14 14 "" [1 uses])
(note 143 142 144 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 145 14 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 145 144 146 14 (set (reg:SI 0 r0)
        (const_int 25 [0x19])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:166 -1
     (nil))
(call_insn 146 145 147 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>) [0 atomTimerDelay S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:166 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 147 146 148 14 (set (reg/f:SI 171)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:174 -1
     (nil))
(insn 148 147 149 14 (set (reg:SI 172)
        (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:174 -1
     (nil))
(insn 149 148 150 14 (set (reg:QI 173)
        (subreg:QI (reg:SI 172) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:174 -1
     (nil))
(insn 150 149 151 14 (set (mem/v/c:QI (reg/f:SI 171) [0 wake_cnt+0 S1 A8])
        (reg:QI 173)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:174 -1
     (nil))
(debug_insn 151 150 152 14 (var_location:SI count (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:177 -1
     (nil))
(debug_insn 152 151 153 14 (var_location:SI count (const_int 0 [0])) -1
     (nil))
(debug_insn 153 152 5 14 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 5 153 186 14 (set (reg:SI 111 [ D.5810 ])
        (const_int 4 [0x4])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:174 -1
     (nil))
(code_label 186 5 154 15 16 "" [1 uses])
(note 154 186 155 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 155 154 156 15 (var_location:SI count (minus:SI (const_int 4 [0x4])
        (reg:SI 111 [ D.5810 ]))) -1
     (nil))
(debug_insn 156 155 157 15 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 157 156 158 15 (set (reg:SI 174)
        (const_int 102 [0x66])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:186 -1
     (nil))
(insn 158 157 159 15 (set (reg:QI 175)
        (subreg:QI (reg:SI 174) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:186 -1
     (nil))
(insn 159 158 160 15 (set (mem/c:QI (plus:SI (reg/f:SI 105 virtual-stack-vars)
                (const_int -1 [0xffffffffffffffff])) [0 msg+0 S1 A8])
        (reg:QI 175)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:186 -1
     (nil))
(insn 160 159 161 15 (set (reg:SI 176)
        (plus:SI (reg/f:SI 105 virtual-stack-vars)
            (const_int -1 [0xffffffffffffffff]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (nil))
(insn 161 160 162 15 (set (reg/f:SI 177)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (nil))
(insn 162 161 163 15 (set (reg:SI 2 r2)
        (reg:SI 176)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (nil))
(insn 163 162 164 15 (set (reg:SI 1 r1)
        (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (nil))
(insn 164 163 165 15 (set (reg:SI 0 r0)
        (reg/f:SI 177)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (nil))
(call_insn 165 164 166 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomQueuePut") [flags 0x41]  <function_decl 0x2b922609e600 atomQueuePut>) [0 atomQueuePut S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomQueuePut") [flags 0x41]  <function_decl 0x2b922609e600 atomQueuePut>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 166 165 167 15 (set (reg:SI 178)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (nil))
(insn 167 166 168 15 (set (reg:SI 117 [ D.5811 ])
        (reg:SI 178)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (nil))
(insn 168 167 169 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ D.5811 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (nil))
(jump_insn 169 168 170 15 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 176)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:187 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 176)
(note 170 169 171 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 16 (set (reg:SI 179)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82]  <var_decl 0x2b92260baea0 *.LC3>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:189 -1
     (nil))
(insn 172 171 173 16 (set (reg:SI 0 r0)
        (reg:SI 179)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:189 -1
     (nil))
(call_insn 173 172 174 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:189 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 174 173 175 16 (set (reg/v:SI 110 [ failures ])
        (plus:SI (reg/v:SI 110 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:190 -1
     (nil))
(debug_insn 175 174 176 16 (var_location:SI failures (reg/v:SI 110 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:190 -1
     (nil))
(code_label 176 175 177 17 15 "" [1 uses])
(note 177 176 178 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 178 177 179 17 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 179 178 180 17 (set (reg:SI 0 r0)
        (const_int 25 [0x19])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:199 -1
     (nil))
(call_insn 180 179 181 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>) [0 atomTimerDelay S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:199 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b9226027000 atomTimerDelay>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 181 180 182 17 (var_location:SI D#1 (minus:SI (const_int 5 [0x5])
        (reg:SI 111 [ D.5810 ]))) -1
     (nil))
(debug_insn 182 181 183 17 (var_location:SI count (debug_expr:SI D#1)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:177 -1
     (nil))
(debug_insn 183 182 184 17 (var_location:SI count (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 184 183 185 17 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 185 184 187 17 (set (reg:SI 111 [ D.5810 ])
        (plus:SI (reg:SI 111 [ D.5810 ])
            (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(insn 187 185 188 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 111 [ D.5810 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:177 -1
     (nil))
(jump_insn 188 187 189 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 186)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:177 -1
     (int_list:REG_BR_PROB 7500 (nil))
 -> 186)
(note 189 188 190 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 190 189 191 18 (set (reg/f:SI 180)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(insn 191 190 192 18 (set (reg:SI 182)
        (zero_extend:SI (mem/v/j/c:QI (reg/f:SI 180) [0 wake_order+0 S1 A8]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(insn 192 191 193 18 (set (reg:QI 181)
        (subreg:QI (reg:SI 182) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(insn 193 192 194 18 (set (reg:SI 118 [ D.5811 ])
        (zero_extend:SI (reg:QI 181))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(insn 194 193 195 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ D.5811 ])
            (const_int 3 [0x3]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(jump_insn 195 194 196 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 249)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (int_list:REG_BR_PROB 2800 (nil))
 -> 249)
(note 196 195 197 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 197 196 199 19 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(insn 199 197 200 19 (set (reg:SI 186)
        (zero_extend:SI (mem/v/j/c:QI (plus:SI (reg/f:SI 183)
                    (const_int 1 [0x1])) [0 wake_order+1 S1 A8]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(insn 200 199 201 19 (set (reg:QI 185)
        (subreg:QI (reg:SI 186) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(insn 201 200 202 19 (set (reg:SI 119 [ D.5811 ])
        (zero_extend:SI (reg:QI 185))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(insn 202 201 203 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ D.5811 ])
            (const_int 4 [0x4]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (nil))
(jump_insn 203 202 204 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 249)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:204 -1
     (int_list:REG_BR_PROB 2800 (nil))
 -> 249)
(note 204 203 205 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 205 204 207 20 (set (reg/f:SI 187)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(insn 207 205 208 20 (set (reg:SI 190)
        (zero_extend:SI (mem/v/j/c:QI (plus:SI (reg/f:SI 187)
                    (const_int 2 [0x2])) [0 wake_order+2 S1 A8]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(insn 208 207 209 20 (set (reg:QI 189)
        (subreg:QI (reg:SI 190) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(insn 209 208 210 20 (set (reg:SI 120 [ D.5811 ])
        (zero_extend:SI (reg:QI 189))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(insn 210 209 211 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ D.5811 ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(jump_insn 211 210 212 20 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 249)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (int_list:REG_BR_PROB 2800 (nil))
 -> 249)
(note 212 211 213 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 213 212 215 21 (set (reg/f:SI 191)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(insn 215 213 216 21 (set (reg:SI 194)
        (zero_extend:SI (mem/v/j/c:QI (plus:SI (reg/f:SI 191)
                    (const_int 3 [0x3])) [0 wake_order+3 S1 A8]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(insn 216 215 217 21 (set (reg:QI 193)
        (subreg:QI (reg:SI 194) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(insn 217 216 218 21 (set (reg:SI 121 [ D.5811 ])
        (zero_extend:SI (reg:QI 193))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(insn 218 217 219 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ D.5811 ])
            (const_int 2 [0x2]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (nil))
(jump_insn 219 218 220 21 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 249)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:205 -1
     (int_list:REG_BR_PROB 4877 (nil))
 -> 249)
(note 220 219 221 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 221 220 222 22 (set (reg/f:SI 195)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 222 221 223 22 (set (reg:SI 197)
        (zero_extend:SI (mem/v/j/c:QI (reg/f:SI 195) [0 wake_order+0 S1 A8]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 223 222 224 22 (set (reg:QI 196)
        (subreg:QI (reg:SI 197) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 224 223 225 22 (set (reg:SI 122 [ D.5811 ])
        (zero_extend:SI (reg:QI 196))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 225 224 227 22 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 227 225 228 22 (set (reg:SI 201)
        (zero_extend:SI (mem/v/j/c:QI (plus:SI (reg/f:SI 198)
                    (const_int 1 [0x1])) [0 wake_order+1 S1 A8]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 228 227 229 22 (set (reg:QI 200)
        (subreg:QI (reg:SI 201) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 229 228 230 22 (set (reg:SI 124 [ D.5811 ])
        (zero_extend:SI (reg:QI 200))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 230 229 232 22 (set (reg/f:SI 202)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 232 230 233 22 (set (reg:SI 205)
        (zero_extend:SI (mem/v/j/c:QI (plus:SI (reg/f:SI 202)
                    (const_int 2 [0x2])) [0 wake_order+2 S1 A8]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 233 232 234 22 (set (reg:QI 204)
        (subreg:QI (reg:SI 205) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 234 233 235 22 (set (reg:SI 126 [ D.5811 ])
        (zero_extend:SI (reg:QI 204))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 235 234 237 22 (set (reg/f:SI 206)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 237 235 238 22 (set (reg:SI 209)
        (zero_extend:SI (mem/v/j/c:QI (plus:SI (reg/f:SI 206)
                    (const_int 3 [0x3])) [0 wake_order+3 S1 A8]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 238 237 239 22 (set (reg:QI 208)
        (subreg:QI (reg:SI 209) 0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 239 238 240 22 (set (reg:SI 128 [ D.5811 ])
        (zero_extend:SI (reg:QI 208))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:208 -1
     (nil))
(insn 240 239 241 22 (set (reg:SI 210)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82]  <var_decl 0x2b92260eb000 *.LC4>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:207 -1
     (nil))
(insn 241 240 242 22 (set (mem:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 128 [ D.5811 ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:207 -1
     (nil))
(insn 242 241 243 22 (set (reg:SI 3 r3)
        (reg:SI 126 [ D.5811 ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:207 -1
     (nil))
(insn 243 242 244 22 (set (reg:SI 2 r2)
        (reg:SI 124 [ D.5811 ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:207 -1
     (nil))
(insn 244 243 245 22 (set (reg:SI 1 r1)
        (reg:SI 122 [ D.5811 ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:207 -1
     (nil))
(insn 245 244 246 22 (set (reg:SI 0 r0)
        (reg:SI 210)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:207 -1
     (nil))
(call_insn 246 245 247 22 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x2b9225d68e00 printf>) [0 __builtin_printf S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:207 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x2b9225d68e00 printf>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (expr_list:SI (use (mem:SI (reg/f:SI 107 virtual-outgoing-args) [0  S4 A32]))
                            (nil))))))))
(insn 247 246 248 22 (set (reg/v:SI 110 [ failures ])
        (plus:SI (reg/v:SI 110 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:209 -1
     (nil))
(debug_insn 248 247 249 22 (var_location:SI failures (reg/v:SI 110 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:209 -1
     (nil))
(code_label 249 248 250 23 17 "" [4 uses])
(note 250 249 251 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 251 250 252 23 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 252 251 253 23 (set (reg/f:SI 211)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:213 -1
     (nil))
(insn 253 252 254 23 (set (reg:SI 0 r0)
        (reg/f:SI 211)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:213 -1
     (nil))
(call_insn 254 253 255 23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomQueueDelete") [flags 0x41]  <function_decl 0x2b922609e400 atomQueueDelete>) [0 atomQueueDelete S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:213 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomQueueDelete") [flags 0x41]  <function_decl 0x2b922609e400 atomQueueDelete>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 255 254 256 23 (set (reg:SI 212)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:213 -1
     (nil))
(insn 256 255 257 23 (set (reg:SI 130 [ D.5811 ])
        (reg:SI 212)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:213 -1
     (nil))
(insn 257 256 258 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ D.5811 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:213 -1
     (nil))
(jump_insn 258 257 259 23 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:213 -1
     (int_list:REG_BR_PROB 6102 (nil))
 -> 265)
(note 259 258 260 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 24 (set (reg:SI 213)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82]  <var_decl 0x2b92260eb090 *.LC5>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:215 -1
     (nil))
(insn 261 260 262 24 (set (reg:SI 0 r0)
        (reg:SI 213)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:215 -1
     (nil))
(call_insn 262 261 263 24 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:215 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b9225d6b500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 263 262 264 24 (set (reg/v:SI 110 [ failures ])
        (plus:SI (reg/v:SI 110 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:216 -1
     (nil))
(debug_insn 264 263 265 24 (var_location:SI failures (reg/v:SI 110 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:216 -1
     (nil))
(code_label 265 264 266 25 10 "" [2 uses])
(note 266 265 267 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 267 266 268 25 (var_location:SI failures (reg/v:SI 110 [ failures ])) -1
     (nil))
(insn 268 267 272 25 (set (reg:SI 132 [ <retval> ])
        (reg/v:SI 110 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:254 -1
     (nil))
(insn 272 268 273 25 (set (reg/i:SI 0 r0)
        (reg:SI 132 [ <retval> ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:256 -1
     (nil))
(insn 273 272 0 25 (use (reg/i:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/queue5.c:256 -1
     (nil))
