#ifndef __HI_BBP_TDSDRX_H__
#define __HI_BBP_TDSDRX_H__ 
#define HI_BBP_TDSDRX_CLK_MSR_FRAC_OFFSET (0x10)
#define HI_BBP_TDSDRX_CLK_MSR_INTE_OFFSET (0x14)
#define HI_BBP_TDSDRX_SFRM_FRAML_OFFSET (0x18)
#define HI_BBP_TDSDRX_WAKEUP_32K_CNT_OFFSET (0x1C)
#define HI_BBP_TDSDRX_SWITCH_32K_CNT_OFFSET (0x20)
#define HI_BBP_TDSDRX_SLEEP_MODE_OFFSET (0x24)
#define HI_BBP_TDSDRX_SLEEP_START_OFFSET (0x28)
#define HI_BBP_TDSDRX_SWITCH_FORCE_START_OFFSET (0x2C)
#define HI_BBP_TDSDRX_ARM_SLEEP_INT_MSK_OFFSET (0x40)
#define HI_BBP_TDSDRX_ARM_SLEEP_INT_CLEAR_OFFSET (0x44)
#define HI_BBP_TDSDRX_ARM_SLEEP_INT_ALM_OFFSET (0x48)
#define HI_BBP_TDSDRX_DRX_CFG1_OFFSET (0x100)
#define HI_BBP_TDSDRX_DRX_CFG2_OFFSET (0x104)
#define HI_BBP_TDSDRX_DRX_CFG3_OFFSET (0x108)
#define HI_BBP_TDSDRX_DRX_CFG4_OFFSET (0x10C)
#define HI_BBP_TDSDRX_CLK_SWITCH_STATE_OFFSET (0x200)
#define HI_BBP_TDSDRX_AWAKE_TYPE_OFFSET (0x204)
#define HI_BBP_TDSDRX_DRX_SFN_ACC_OFFSET (0x208)
#define HI_BBP_TDSDRX_SLP_TIME_CUR_OFFSET (0x20C)
#define HI_BBP_TDSDRX_ARM_INT_STATE_OFFSET (0x220)
#endif
