
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ipcmk_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014a8 <.init>:
  4014a8:	stp	x29, x30, [sp, #-16]!
  4014ac:	mov	x29, sp
  4014b0:	bl	401dd4 <ferror@plt+0x524>
  4014b4:	ldp	x29, x30, [sp], #16
  4014b8:	ret

Disassembly of section .plt:

00000000004014c0 <memcpy@plt-0x20>:
  4014c0:	stp	x16, x30, [sp, #-16]!
  4014c4:	adrp	x16, 414000 <ferror@plt+0x12750>
  4014c8:	ldr	x17, [x16, #4088]
  4014cc:	add	x16, x16, #0xff8
  4014d0:	br	x17
  4014d4:	nop
  4014d8:	nop
  4014dc:	nop

00000000004014e0 <memcpy@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4014e4:	ldr	x17, [x16]
  4014e8:	add	x16, x16, #0x0
  4014ec:	br	x17

00000000004014f0 <_exit@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4014f4:	ldr	x17, [x16, #8]
  4014f8:	add	x16, x16, #0x8
  4014fc:	br	x17

0000000000401500 <strtoul@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13750>
  401504:	ldr	x17, [x16, #16]
  401508:	add	x16, x16, #0x10
  40150c:	br	x17

0000000000401510 <strlen@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13750>
  401514:	ldr	x17, [x16, #24]
  401518:	add	x16, x16, #0x18
  40151c:	br	x17

0000000000401520 <fputs@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13750>
  401524:	ldr	x17, [x16, #32]
  401528:	add	x16, x16, #0x20
  40152c:	br	x17

0000000000401530 <exit@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13750>
  401534:	ldr	x17, [x16, #40]
  401538:	add	x16, x16, #0x28
  40153c:	br	x17

0000000000401540 <dup@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13750>
  401544:	ldr	x17, [x16, #48]
  401548:	add	x16, x16, #0x30
  40154c:	br	x17

0000000000401550 <strtoimax@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13750>
  401554:	ldr	x17, [x16, #56]
  401558:	add	x16, x16, #0x38
  40155c:	br	x17

0000000000401560 <strtod@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13750>
  401564:	ldr	x17, [x16, #64]
  401568:	add	x16, x16, #0x40
  40156c:	br	x17

0000000000401570 <semget@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13750>
  401574:	ldr	x17, [x16, #72]
  401578:	add	x16, x16, #0x48
  40157c:	br	x17

0000000000401580 <getuid@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13750>
  401584:	ldr	x17, [x16, #80]
  401588:	add	x16, x16, #0x50
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13750>
  401594:	ldr	x17, [x16, #88]
  401598:	add	x16, x16, #0x58
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015a4:	ldr	x17, [x16, #96]
  4015a8:	add	x16, x16, #0x60
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015b4:	ldr	x17, [x16, #104]
  4015b8:	add	x16, x16, #0x68
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015c4:	ldr	x17, [x16, #112]
  4015c8:	add	x16, x16, #0x70
  4015cc:	br	x17

00000000004015d0 <fileno@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015d4:	ldr	x17, [x16, #120]
  4015d8:	add	x16, x16, #0x78
  4015dc:	br	x17

00000000004015e0 <getpid@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015e4:	ldr	x17, [x16, #128]
  4015e8:	add	x16, x16, #0x80
  4015ec:	br	x17

00000000004015f0 <malloc@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4015f4:	ldr	x17, [x16, #136]
  4015f8:	add	x16, x16, #0x88
  4015fc:	br	x17

0000000000401600 <open@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13750>
  401604:	ldr	x17, [x16, #144]
  401608:	add	x16, x16, #0x90
  40160c:	br	x17

0000000000401610 <getppid@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13750>
  401614:	ldr	x17, [x16, #152]
  401618:	add	x16, x16, #0x98
  40161c:	br	x17

0000000000401620 <strncmp@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13750>
  401624:	ldr	x17, [x16, #160]
  401628:	add	x16, x16, #0xa0
  40162c:	br	x17

0000000000401630 <bindtextdomain@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13750>
  401634:	ldr	x17, [x16, #168]
  401638:	add	x16, x16, #0xa8
  40163c:	br	x17

0000000000401640 <__libc_start_main@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13750>
  401644:	ldr	x17, [x16, #176]
  401648:	add	x16, x16, #0xb0
  40164c:	br	x17

0000000000401650 <fgetc@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13750>
  401654:	ldr	x17, [x16, #184]
  401658:	add	x16, x16, #0xb8
  40165c:	br	x17

0000000000401660 <gettimeofday@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13750>
  401664:	ldr	x17, [x16, #192]
  401668:	add	x16, x16, #0xc0
  40166c:	br	x17

0000000000401670 <random@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13750>
  401674:	ldr	x17, [x16, #200]
  401678:	add	x16, x16, #0xc8
  40167c:	br	x17

0000000000401680 <strdup@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13750>
  401684:	ldr	x17, [x16, #208]
  401688:	add	x16, x16, #0xd0
  40168c:	br	x17

0000000000401690 <close@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13750>
  401694:	ldr	x17, [x16, #216]
  401698:	add	x16, x16, #0xd8
  40169c:	br	x17

00000000004016a0 <__gmon_start__@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016a4:	ldr	x17, [x16, #224]
  4016a8:	add	x16, x16, #0xe0
  4016ac:	br	x17

00000000004016b0 <strtoumax@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016b4:	ldr	x17, [x16, #232]
  4016b8:	add	x16, x16, #0xe8
  4016bc:	br	x17

00000000004016c0 <abort@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016c4:	ldr	x17, [x16, #240]
  4016c8:	add	x16, x16, #0xf0
  4016cc:	br	x17

00000000004016d0 <textdomain@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016d4:	ldr	x17, [x16, #248]
  4016d8:	add	x16, x16, #0xf8
  4016dc:	br	x17

00000000004016e0 <getopt_long@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016e4:	ldr	x17, [x16, #256]
  4016e8:	add	x16, x16, #0x100
  4016ec:	br	x17

00000000004016f0 <msgget@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4016f4:	ldr	x17, [x16, #264]
  4016f8:	add	x16, x16, #0x108
  4016fc:	br	x17

0000000000401700 <strcmp@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13750>
  401704:	ldr	x17, [x16, #272]
  401708:	add	x16, x16, #0x110
  40170c:	br	x17

0000000000401710 <warn@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x13750>
  401714:	ldr	x17, [x16, #280]
  401718:	add	x16, x16, #0x118
  40171c:	br	x17

0000000000401720 <__ctype_b_loc@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x13750>
  401724:	ldr	x17, [x16, #288]
  401728:	add	x16, x16, #0x120
  40172c:	br	x17

0000000000401730 <strtol@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x13750>
  401734:	ldr	x17, [x16, #296]
  401738:	add	x16, x16, #0x128
  40173c:	br	x17

0000000000401740 <free@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x13750>
  401744:	ldr	x17, [x16, #304]
  401748:	add	x16, x16, #0x130
  40174c:	br	x17

0000000000401750 <shmget@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x13750>
  401754:	ldr	x17, [x16, #312]
  401758:	add	x16, x16, #0x138
  40175c:	br	x17

0000000000401760 <nanosleep@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x13750>
  401764:	ldr	x17, [x16, #320]
  401768:	add	x16, x16, #0x140
  40176c:	br	x17

0000000000401770 <vasprintf@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x13750>
  401774:	ldr	x17, [x16, #328]
  401778:	add	x16, x16, #0x148
  40177c:	br	x17

0000000000401780 <strndup@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x13750>
  401784:	ldr	x17, [x16, #336]
  401788:	add	x16, x16, #0x150
  40178c:	br	x17

0000000000401790 <strspn@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x13750>
  401794:	ldr	x17, [x16, #344]
  401798:	add	x16, x16, #0x158
  40179c:	br	x17

00000000004017a0 <strchr@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017a4:	ldr	x17, [x16, #352]
  4017a8:	add	x16, x16, #0x160
  4017ac:	br	x17

00000000004017b0 <fcntl@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017b4:	ldr	x17, [x16, #360]
  4017b8:	add	x16, x16, #0x168
  4017bc:	br	x17

00000000004017c0 <fflush@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017c4:	ldr	x17, [x16, #368]
  4017c8:	add	x16, x16, #0x170
  4017cc:	br	x17

00000000004017d0 <warnx@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017d4:	ldr	x17, [x16, #376]
  4017d8:	add	x16, x16, #0x178
  4017dc:	br	x17

00000000004017e0 <read@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017e4:	ldr	x17, [x16, #384]
  4017e8:	add	x16, x16, #0x180
  4017ec:	br	x17

00000000004017f0 <jrand48@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4017f4:	ldr	x17, [x16, #392]
  4017f8:	add	x16, x16, #0x188
  4017fc:	br	x17

0000000000401800 <dcgettext@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x13750>
  401804:	ldr	x17, [x16, #400]
  401808:	add	x16, x16, #0x190
  40180c:	br	x17

0000000000401810 <srandom@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x13750>
  401814:	ldr	x17, [x16, #408]
  401818:	add	x16, x16, #0x198
  40181c:	br	x17

0000000000401820 <errx@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x13750>
  401824:	ldr	x17, [x16, #416]
  401828:	add	x16, x16, #0x1a0
  40182c:	br	x17

0000000000401830 <getrandom@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x13750>
  401834:	ldr	x17, [x16, #424]
  401838:	add	x16, x16, #0x1a8
  40183c:	br	x17

0000000000401840 <strcspn@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x13750>
  401844:	ldr	x17, [x16, #432]
  401848:	add	x16, x16, #0x1b0
  40184c:	br	x17

0000000000401850 <printf@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x13750>
  401854:	ldr	x17, [x16, #440]
  401858:	add	x16, x16, #0x1b8
  40185c:	br	x17

0000000000401860 <__errno_location@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x13750>
  401864:	ldr	x17, [x16, #448]
  401868:	add	x16, x16, #0x1c0
  40186c:	br	x17

0000000000401870 <syscall@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x13750>
  401874:	ldr	x17, [x16, #456]
  401878:	add	x16, x16, #0x1c8
  40187c:	br	x17

0000000000401880 <fprintf@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x13750>
  401884:	ldr	x17, [x16, #464]
  401888:	add	x16, x16, #0x1d0
  40188c:	br	x17

0000000000401890 <err@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x13750>
  401894:	ldr	x17, [x16, #472]
  401898:	add	x16, x16, #0x1d8
  40189c:	br	x17

00000000004018a0 <setlocale@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4018a4:	ldr	x17, [x16, #480]
  4018a8:	add	x16, x16, #0x1e0
  4018ac:	br	x17

00000000004018b0 <ferror@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x13750>
  4018b4:	ldr	x17, [x16, #488]
  4018b8:	add	x16, x16, #0x1e8
  4018bc:	br	x17

Disassembly of section .text:

00000000004018c0 <.text>:
  4018c0:	stp	x29, x30, [sp, #-128]!
  4018c4:	mov	x29, sp
  4018c8:	stp	x19, x20, [sp, #16]
  4018cc:	adrp	x19, 403000 <ferror@plt+0x1750>
  4018d0:	add	x19, x19, #0xb46
  4018d4:	stp	x21, x22, [sp, #32]
  4018d8:	mov	w20, #0x0                   	// #0
  4018dc:	mov	w21, #0x0                   	// #0
  4018e0:	stp	x23, x24, [sp, #48]
  4018e4:	mov	x22, #0x0                   	// #0
  4018e8:	mov	w23, #0x0                   	// #0
  4018ec:	stp	x25, x26, [sp, #64]
  4018f0:	mov	w25, w0
  4018f4:	mov	x26, x1
  4018f8:	mov	w0, #0x6                   	// #6
  4018fc:	adrp	x1, 403000 <ferror@plt+0x1750>
  401900:	add	x1, x1, #0xcc9
  401904:	stp	x27, x28, [sp, #80]
  401908:	bl	4018a0 <setlocale@plt>
  40190c:	adrp	x1, 403000 <ferror@plt+0x1750>
  401910:	add	x1, x1, #0xb34
  401914:	mov	x0, x19
  401918:	bl	401630 <bindtextdomain@plt>
  40191c:	mov	x0, x19
  401920:	adrp	x28, 403000 <ferror@plt+0x1750>
  401924:	bl	4016d0 <textdomain@plt>
  401928:	adrp	x27, 403000 <ferror@plt+0x1750>
  40192c:	adrp	x0, 401000 <memcpy@plt-0x4e0>
  401930:	add	x28, x28, #0xe58
  401934:	add	x0, x0, #0xf1c
  401938:	add	x27, x27, #0xd81
  40193c:	bl	403af0 <ferror@plt+0x2240>
  401940:	mov	w24, #0x0                   	// #0
  401944:	adrp	x0, 403000 <ferror@plt+0x1750>
  401948:	mov	w19, #0x1a4                 	// #420
  40194c:	add	x0, x0, #0xe40
  401950:	str	x0, [sp, #104]
  401954:	mov	x3, x28
  401958:	mov	x2, x27
  40195c:	mov	x1, x26
  401960:	mov	w0, w25
  401964:	mov	x4, #0x0                   	// #0
  401968:	bl	4016e0 <getopt_long@plt>
  40196c:	cmn	w0, #0x1
  401970:	b.ne	40199c <ferror@plt+0xec>  // b.any
  401974:	orr	w0, w21, w23
  401978:	orr	w0, w0, w24
  40197c:	cbnz	w0, 401c50 <ferror@plt+0x3a0>
  401980:	adrp	x1, 403000 <ferror@plt+0x1750>
  401984:	add	x1, x1, #0xd8c
  401988:	mov	w2, #0x5                   	// #5
  40198c:	mov	x0, #0x0                   	// #0
  401990:	bl	401800 <dcgettext@plt>
  401994:	bl	4017d0 <warnx@plt>
  401998:	b	4019dc <ferror@plt+0x12c>
  40199c:	cmp	w0, #0x56
  4019a0:	b.gt	4019cc <ferror@plt+0x11c>
  4019a4:	cmp	w0, #0x4c
  4019a8:	b.le	4019dc <ferror@plt+0x12c>
  4019ac:	sub	w0, w0, #0x4d
  4019b0:	cmp	w0, #0x9
  4019b4:	b.hi	4019dc <ferror@plt+0x12c>  // b.pmore
  4019b8:	ldr	x1, [sp, #104]
  4019bc:	ldrh	w0, [x1, w0, uxtw #1]
  4019c0:	adr	x1, 4019cc <ferror@plt+0x11c>
  4019c4:	add	x0, x1, w0, sxth #2
  4019c8:	br	x0
  4019cc:	cmp	w0, #0x68
  4019d0:	b.eq	401a98 <ferror@plt+0x1e8>  // b.none
  4019d4:	cmp	w0, #0x70
  4019d8:	b.eq	401a7c <ferror@plt+0x1cc>  // b.none
  4019dc:	adrp	x0, 415000 <ferror@plt+0x13750>
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	adrp	x1, 403000 <ferror@plt+0x1750>
  4019e8:	add	x1, x1, #0xd5a
  4019ec:	ldr	x19, [x0, #520]
  4019f0:	mov	x0, #0x0                   	// #0
  4019f4:	bl	401800 <dcgettext@plt>
  4019f8:	adrp	x1, 415000 <ferror@plt+0x13750>
  4019fc:	ldr	x2, [x1, #544]
  401a00:	mov	x1, x0
  401a04:	mov	x0, x19
  401a08:	bl	401880 <fprintf@plt>
  401a0c:	mov	w0, #0x1                   	// #1
  401a10:	b	401c18 <ferror@plt+0x368>
  401a14:	adrp	x0, 415000 <ferror@plt+0x13750>
  401a18:	mov	w2, #0x5                   	// #5
  401a1c:	adrp	x1, 403000 <ferror@plt+0x1750>
  401a20:	add	x1, x1, #0xb51
  401a24:	ldr	x22, [x0, #528]
  401a28:	mov	x0, #0x0                   	// #0
  401a2c:	bl	401800 <dcgettext@plt>
  401a30:	mov	w24, #0x1                   	// #1
  401a34:	mov	x1, x0
  401a38:	mov	x0, x22
  401a3c:	bl	402e60 <ferror@plt+0x15b0>
  401a40:	mov	x22, x0
  401a44:	b	401954 <ferror@plt+0xa4>
  401a48:	adrp	x0, 415000 <ferror@plt+0x13750>
  401a4c:	mov	w2, #0x5                   	// #5
  401a50:	adrp	x1, 403000 <ferror@plt+0x1750>
  401a54:	add	x1, x1, #0xb66
  401a58:	ldr	x20, [x0, #528]
  401a5c:	mov	x0, #0x0                   	// #0
  401a60:	bl	401800 <dcgettext@plt>
  401a64:	mov	w23, #0x1                   	// #1
  401a68:	mov	x1, x0
  401a6c:	mov	x0, x20
  401a70:	bl	402bb8 <ferror@plt+0x1308>
  401a74:	mov	w20, w0
  401a78:	b	401954 <ferror@plt+0xa4>
  401a7c:	adrp	x0, 415000 <ferror@plt+0x13750>
  401a80:	mov	w2, #0x8                   	// #8
  401a84:	mov	x1, #0x0                   	// #0
  401a88:	ldr	x0, [x0, #528]
  401a8c:	bl	401500 <strtoul@plt>
  401a90:	mov	w19, w0
  401a94:	b	401954 <ferror@plt+0xa4>
  401a98:	adrp	x0, 415000 <ferror@plt+0x13750>
  401a9c:	mov	w2, #0x5                   	// #5
  401aa0:	adrp	x1, 403000 <ferror@plt+0x1750>
  401aa4:	add	x1, x1, #0xb7f
  401aa8:	ldr	x19, [x0, #536]
  401aac:	mov	x0, #0x0                   	// #0
  401ab0:	bl	401800 <dcgettext@plt>
  401ab4:	mov	x1, x19
  401ab8:	bl	401520 <fputs@plt>
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	adrp	x1, 403000 <ferror@plt+0x1750>
  401ac4:	mov	x0, #0x0                   	// #0
  401ac8:	add	x1, x1, #0xb88
  401acc:	bl	401800 <dcgettext@plt>
  401ad0:	adrp	x1, 415000 <ferror@plt+0x13750>
  401ad4:	ldr	x2, [x1, #544]
  401ad8:	mov	x1, x0
  401adc:	mov	x0, x19
  401ae0:	bl	401880 <fprintf@plt>
  401ae4:	mov	x1, x19
  401ae8:	mov	w0, #0xa                   	// #10
  401aec:	bl	4015a0 <fputc@plt>
  401af0:	mov	w2, #0x5                   	// #5
  401af4:	adrp	x1, 403000 <ferror@plt+0x1750>
  401af8:	mov	x0, #0x0                   	// #0
  401afc:	add	x1, x1, #0xb97
  401b00:	bl	401800 <dcgettext@plt>
  401b04:	mov	x1, x19
  401b08:	bl	401520 <fputs@plt>
  401b0c:	mov	w2, #0x5                   	// #5
  401b10:	adrp	x1, 403000 <ferror@plt+0x1750>
  401b14:	mov	x0, #0x0                   	// #0
  401b18:	add	x1, x1, #0xbb6
  401b1c:	bl	401800 <dcgettext@plt>
  401b20:	mov	x1, x19
  401b24:	bl	401520 <fputs@plt>
  401b28:	mov	w2, #0x5                   	// #5
  401b2c:	adrp	x1, 403000 <ferror@plt+0x1750>
  401b30:	mov	x0, #0x0                   	// #0
  401b34:	add	x1, x1, #0xbc1
  401b38:	bl	401800 <dcgettext@plt>
  401b3c:	mov	x1, x19
  401b40:	bl	401520 <fputs@plt>
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	adrp	x1, 403000 <ferror@plt+0x1750>
  401b4c:	mov	x0, #0x0                   	// #0
  401b50:	add	x1, x1, #0xc08
  401b54:	bl	401800 <dcgettext@plt>
  401b58:	mov	x1, x19
  401b5c:	bl	401520 <fputs@plt>
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	adrp	x1, 403000 <ferror@plt+0x1750>
  401b68:	mov	x0, #0x0                   	// #0
  401b6c:	add	x1, x1, #0xc51
  401b70:	bl	401800 <dcgettext@plt>
  401b74:	mov	x1, x19
  401b78:	bl	401520 <fputs@plt>
  401b7c:	mov	w2, #0x5                   	// #5
  401b80:	adrp	x1, 403000 <ferror@plt+0x1750>
  401b84:	mov	x0, #0x0                   	// #0
  401b88:	add	x1, x1, #0xc81
  401b8c:	bl	401800 <dcgettext@plt>
  401b90:	mov	x1, x19
  401b94:	bl	401520 <fputs@plt>
  401b98:	mov	x1, x19
  401b9c:	mov	w0, #0xa                   	// #10
  401ba0:	bl	4015a0 <fputc@plt>
  401ba4:	mov	w2, #0x5                   	// #5
  401ba8:	adrp	x1, 403000 <ferror@plt+0x1750>
  401bac:	mov	x0, #0x0                   	// #0
  401bb0:	add	x1, x1, #0xcca
  401bb4:	bl	401800 <dcgettext@plt>
  401bb8:	mov	x19, x0
  401bbc:	mov	w2, #0x5                   	// #5
  401bc0:	adrp	x1, 403000 <ferror@plt+0x1750>
  401bc4:	mov	x0, #0x0                   	// #0
  401bc8:	add	x1, x1, #0xcdc
  401bcc:	bl	401800 <dcgettext@plt>
  401bd0:	mov	x4, x0
  401bd4:	adrp	x3, 403000 <ferror@plt+0x1750>
  401bd8:	add	x3, x3, #0xcec
  401bdc:	mov	x2, x19
  401be0:	adrp	x1, 403000 <ferror@plt+0x1750>
  401be4:	adrp	x0, 403000 <ferror@plt+0x1750>
  401be8:	add	x1, x1, #0xcfb
  401bec:	add	x0, x0, #0xd07
  401bf0:	bl	401850 <printf@plt>
  401bf4:	mov	w2, #0x5                   	// #5
  401bf8:	adrp	x1, 403000 <ferror@plt+0x1750>
  401bfc:	mov	x0, #0x0                   	// #0
  401c00:	add	x1, x1, #0xd18
  401c04:	bl	401800 <dcgettext@plt>
  401c08:	adrp	x1, 403000 <ferror@plt+0x1750>
  401c0c:	add	x1, x1, #0xd33
  401c10:	bl	401850 <printf@plt>
  401c14:	mov	w0, #0x0                   	// #0
  401c18:	bl	401530 <exit@plt>
  401c1c:	mov	w2, #0x5                   	// #5
  401c20:	adrp	x1, 403000 <ferror@plt+0x1750>
  401c24:	mov	x0, #0x0                   	// #0
  401c28:	add	x1, x1, #0xd3c
  401c2c:	bl	401800 <dcgettext@plt>
  401c30:	adrp	x1, 415000 <ferror@plt+0x13750>
  401c34:	adrp	x2, 403000 <ferror@plt+0x1750>
  401c38:	add	x2, x2, #0xd48
  401c3c:	ldr	x1, [x1, #544]
  401c40:	bl	401850 <printf@plt>
  401c44:	b	401c14 <ferror@plt+0x364>
  401c48:	mov	w21, #0x1                   	// #1
  401c4c:	b	401954 <ferror@plt+0xa4>
  401c50:	orr	w19, w19, #0x200
  401c54:	cbz	w24, 401d7c <ferror@plt+0x4cc>
  401c58:	add	x0, sp, #0x7c
  401c5c:	mov	x1, #0x4                   	// #4
  401c60:	bl	4020f8 <ferror@plt+0x848>
  401c64:	ldr	w0, [sp, #124]
  401c68:	mov	w2, w19
  401c6c:	mov	x1, x22
  401c70:	bl	401750 <shmget@plt>
  401c74:	mov	w22, w0
  401c78:	cmn	w0, #0x1
  401c7c:	mov	w2, #0x5                   	// #5
  401c80:	b.ne	401ca0 <ferror@plt+0x3f0>  // b.any
  401c84:	adrp	x1, 403000 <ferror@plt+0x1750>
  401c88:	add	x1, x1, #0xd96
  401c8c:	mov	x0, #0x0                   	// #0
  401c90:	bl	401800 <dcgettext@plt>
  401c94:	mov	x1, x0
  401c98:	mov	w0, #0x1                   	// #1
  401c9c:	bl	401890 <err@plt>
  401ca0:	adrp	x1, 403000 <ferror@plt+0x1750>
  401ca4:	mov	x0, #0x0                   	// #0
  401ca8:	add	x1, x1, #0xdb1
  401cac:	bl	401800 <dcgettext@plt>
  401cb0:	mov	w1, w22
  401cb4:	bl	401850 <printf@plt>
  401cb8:	cbz	w21, 401d08 <ferror@plt+0x458>
  401cbc:	add	x0, sp, #0x7c
  401cc0:	mov	x1, #0x4                   	// #4
  401cc4:	bl	4020f8 <ferror@plt+0x848>
  401cc8:	ldr	w0, [sp, #124]
  401ccc:	mov	w1, w19
  401cd0:	bl	4016f0 <msgget@plt>
  401cd4:	mov	w21, w0
  401cd8:	cmn	w0, #0x1
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	b.ne	401cf0 <ferror@plt+0x440>  // b.any
  401ce4:	adrp	x1, 403000 <ferror@plt+0x1750>
  401ce8:	add	x1, x1, #0xdc7
  401cec:	b	401c8c <ferror@plt+0x3dc>
  401cf0:	adrp	x1, 403000 <ferror@plt+0x1750>
  401cf4:	mov	x0, #0x0                   	// #0
  401cf8:	add	x1, x1, #0xde3
  401cfc:	bl	401800 <dcgettext@plt>
  401d00:	mov	w1, w21
  401d04:	bl	401850 <printf@plt>
  401d08:	cbz	w23, 401d5c <ferror@plt+0x4ac>
  401d0c:	add	x0, sp, #0x7c
  401d10:	mov	x1, #0x4                   	// #4
  401d14:	bl	4020f8 <ferror@plt+0x848>
  401d18:	ldr	w0, [sp, #124]
  401d1c:	mov	w2, w19
  401d20:	mov	w1, w20
  401d24:	bl	401570 <semget@plt>
  401d28:	mov	w19, w0
  401d2c:	cmn	w0, #0x1
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	b.ne	401d44 <ferror@plt+0x494>  // b.any
  401d38:	adrp	x1, 403000 <ferror@plt+0x1750>
  401d3c:	add	x1, x1, #0xdf9
  401d40:	b	401c8c <ferror@plt+0x3dc>
  401d44:	adrp	x1, 403000 <ferror@plt+0x1750>
  401d48:	mov	x0, #0x0                   	// #0
  401d4c:	add	x1, x1, #0xe11
  401d50:	bl	401800 <dcgettext@plt>
  401d54:	mov	w1, w19
  401d58:	bl	401850 <printf@plt>
  401d5c:	mov	w0, #0x0                   	// #0
  401d60:	ldp	x19, x20, [sp, #16]
  401d64:	ldp	x21, x22, [sp, #32]
  401d68:	ldp	x23, x24, [sp, #48]
  401d6c:	ldp	x25, x26, [sp, #64]
  401d70:	ldp	x27, x28, [sp, #80]
  401d74:	ldp	x29, x30, [sp], #128
  401d78:	ret
  401d7c:	cbnz	w21, 401cbc <ferror@plt+0x40c>
  401d80:	b	401d0c <ferror@plt+0x45c>
  401d84:	mov	x29, #0x0                   	// #0
  401d88:	mov	x30, #0x0                   	// #0
  401d8c:	mov	x5, x0
  401d90:	ldr	x1, [sp]
  401d94:	add	x2, sp, #0x8
  401d98:	mov	x6, sp
  401d9c:	movz	x0, #0x0, lsl #48
  401da0:	movk	x0, #0x0, lsl #32
  401da4:	movk	x0, #0x40, lsl #16
  401da8:	movk	x0, #0x18c0
  401dac:	movz	x3, #0x0, lsl #48
  401db0:	movk	x3, #0x0, lsl #32
  401db4:	movk	x3, #0x40, lsl #16
  401db8:	movk	x3, #0x3a68
  401dbc:	movz	x4, #0x0, lsl #48
  401dc0:	movk	x4, #0x0, lsl #32
  401dc4:	movk	x4, #0x40, lsl #16
  401dc8:	movk	x4, #0x3ae8
  401dcc:	bl	401640 <__libc_start_main@plt>
  401dd0:	bl	4016c0 <abort@plt>
  401dd4:	adrp	x0, 414000 <ferror@plt+0x12750>
  401dd8:	ldr	x0, [x0, #4064]
  401ddc:	cbz	x0, 401de4 <ferror@plt+0x534>
  401de0:	b	4016a0 <__gmon_start__@plt>
  401de4:	ret
  401de8:	adrp	x0, 415000 <ferror@plt+0x13750>
  401dec:	add	x1, x0, #0x208
  401df0:	adrp	x0, 415000 <ferror@plt+0x13750>
  401df4:	add	x0, x0, #0x208
  401df8:	cmp	x1, x0
  401dfc:	b.eq	401e28 <ferror@plt+0x578>  // b.none
  401e00:	sub	sp, sp, #0x10
  401e04:	adrp	x1, 403000 <ferror@plt+0x1750>
  401e08:	ldr	x1, [x1, #2840]
  401e0c:	str	x1, [sp, #8]
  401e10:	cbz	x1, 401e20 <ferror@plt+0x570>
  401e14:	mov	x16, x1
  401e18:	add	sp, sp, #0x10
  401e1c:	br	x16
  401e20:	add	sp, sp, #0x10
  401e24:	ret
  401e28:	ret
  401e2c:	adrp	x0, 415000 <ferror@plt+0x13750>
  401e30:	add	x1, x0, #0x208
  401e34:	adrp	x0, 415000 <ferror@plt+0x13750>
  401e38:	add	x0, x0, #0x208
  401e3c:	sub	x1, x1, x0
  401e40:	mov	x2, #0x2                   	// #2
  401e44:	asr	x1, x1, #3
  401e48:	sdiv	x1, x1, x2
  401e4c:	cbz	x1, 401e78 <ferror@plt+0x5c8>
  401e50:	sub	sp, sp, #0x10
  401e54:	adrp	x2, 403000 <ferror@plt+0x1750>
  401e58:	ldr	x2, [x2, #2848]
  401e5c:	str	x2, [sp, #8]
  401e60:	cbz	x2, 401e70 <ferror@plt+0x5c0>
  401e64:	mov	x16, x2
  401e68:	add	sp, sp, #0x10
  401e6c:	br	x16
  401e70:	add	sp, sp, #0x10
  401e74:	ret
  401e78:	ret
  401e7c:	stp	x29, x30, [sp, #-32]!
  401e80:	mov	x29, sp
  401e84:	str	x19, [sp, #16]
  401e88:	adrp	x19, 415000 <ferror@plt+0x13750>
  401e8c:	ldrb	w0, [x19, #552]
  401e90:	cbnz	w0, 401ea0 <ferror@plt+0x5f0>
  401e94:	bl	401de8 <ferror@plt+0x538>
  401e98:	mov	w0, #0x1                   	// #1
  401e9c:	strb	w0, [x19, #552]
  401ea0:	ldr	x19, [sp, #16]
  401ea4:	ldp	x29, x30, [sp], #32
  401ea8:	ret
  401eac:	b	401e2c <ferror@plt+0x57c>
  401eb0:	stp	x29, x30, [sp, #-32]!
  401eb4:	mov	x29, sp
  401eb8:	stp	x19, x20, [sp, #16]
  401ebc:	mov	x19, x0
  401ec0:	bl	401860 <__errno_location@plt>
  401ec4:	str	wzr, [x0]
  401ec8:	mov	x20, x0
  401ecc:	mov	x0, x19
  401ed0:	bl	4018b0 <ferror@plt>
  401ed4:	cbz	w0, 401ef0 <ferror@plt+0x640>
  401ed8:	ldr	w0, [x20]
  401edc:	cmp	w0, #0x9
  401ee0:	csetm	w0, ne  // ne = any
  401ee4:	ldp	x19, x20, [sp, #16]
  401ee8:	ldp	x29, x30, [sp], #32
  401eec:	ret
  401ef0:	mov	x0, x19
  401ef4:	bl	4017c0 <fflush@plt>
  401ef8:	cbnz	w0, 401ed8 <ferror@plt+0x628>
  401efc:	mov	x0, x19
  401f00:	bl	4015d0 <fileno@plt>
  401f04:	tbnz	w0, #31, 401ed8 <ferror@plt+0x628>
  401f08:	bl	401540 <dup@plt>
  401f0c:	tbnz	w0, #31, 401ed8 <ferror@plt+0x628>
  401f10:	bl	401690 <close@plt>
  401f14:	cbz	w0, 401ee4 <ferror@plt+0x634>
  401f18:	b	401ed8 <ferror@plt+0x628>
  401f1c:	stp	x29, x30, [sp, #-16]!
  401f20:	adrp	x0, 415000 <ferror@plt+0x13750>
  401f24:	mov	x29, sp
  401f28:	ldr	x0, [x0, #536]
  401f2c:	bl	401eb0 <ferror@plt+0x600>
  401f30:	cbz	w0, 401f78 <ferror@plt+0x6c8>
  401f34:	bl	401860 <__errno_location@plt>
  401f38:	ldr	w0, [x0]
  401f3c:	cmp	w0, #0x20
  401f40:	b.eq	401f78 <ferror@plt+0x6c8>  // b.none
  401f44:	adrp	x1, 403000 <ferror@plt+0x1750>
  401f48:	mov	w2, #0x5                   	// #5
  401f4c:	add	x1, x1, #0xb28
  401f50:	cbz	w0, 401f68 <ferror@plt+0x6b8>
  401f54:	mov	x0, #0x0                   	// #0
  401f58:	bl	401800 <dcgettext@plt>
  401f5c:	bl	401710 <warn@plt>
  401f60:	mov	w0, #0x1                   	// #1
  401f64:	bl	4014f0 <_exit@plt>
  401f68:	mov	x0, #0x0                   	// #0
  401f6c:	bl	401800 <dcgettext@plt>
  401f70:	bl	4017d0 <warnx@plt>
  401f74:	b	401f60 <ferror@plt+0x6b0>
  401f78:	adrp	x0, 415000 <ferror@plt+0x13750>
  401f7c:	ldr	x0, [x0, #520]
  401f80:	bl	401eb0 <ferror@plt+0x600>
  401f84:	cbnz	w0, 401f60 <ferror@plt+0x6b0>
  401f88:	ldp	x29, x30, [sp], #16
  401f8c:	ret
  401f90:	stp	x29, x30, [sp, #-48]!
  401f94:	mov	x1, #0x0                   	// #0
  401f98:	mov	x29, sp
  401f9c:	stp	x19, x20, [sp, #16]
  401fa0:	add	x20, sp, #0x20
  401fa4:	mov	x0, x20
  401fa8:	bl	401660 <gettimeofday@plt>
  401fac:	bl	4015e0 <getpid@plt>
  401fb0:	mov	w19, w0
  401fb4:	bl	401580 <getuid@plt>
  401fb8:	ldp	x1, x2, [sp, #32]
  401fbc:	eor	w0, w0, w19, lsl #16
  401fc0:	eor	w1, w1, w2
  401fc4:	eor	w0, w1, w0
  401fc8:	bl	401810 <srandom@plt>
  401fcc:	bl	4015e0 <getpid@plt>
  401fd0:	mov	w1, w0
  401fd4:	ldr	x3, [sp, #32]
  401fd8:	movz	x0, #0x0, lsl #16
  401fdc:	movk	x0, #0x10
  401fe0:	nop
  401fe4:	nop
  401fe8:	mrs	x2, tpidr_el0
  401fec:	eor	w1, w1, w3
  401ff0:	add	x19, x2, x0
  401ff4:	strh	w1, [x2, x0]
  401ff8:	bl	401610 <getppid@plt>
  401ffc:	ldr	x1, [sp, #40]
  402000:	eor	w0, w0, w1
  402004:	strh	w0, [x19, #2]
  402008:	ldr	x0, [sp, #32]
  40200c:	eor	x1, x1, x0
  402010:	mov	x0, x20
  402014:	asr	x1, x1, #16
  402018:	strh	w1, [x19, #4]
  40201c:	mov	x1, #0x0                   	// #0
  402020:	bl	401660 <gettimeofday@plt>
  402024:	ldp	x19, x0, [sp, #32]
  402028:	eor	w19, w19, w0
  40202c:	and	w19, w19, #0x1f
  402030:	cbnz	w19, 402040 <ferror@plt+0x790>
  402034:	ldp	x19, x20, [sp, #16]
  402038:	ldp	x29, x30, [sp], #48
  40203c:	ret
  402040:	sub	w19, w19, #0x1
  402044:	bl	401670 <random@plt>
  402048:	b	402030 <ferror@plt+0x780>
  40204c:	stp	x29, x30, [sp, #-32]!
  402050:	mov	x29, sp
  402054:	stp	x19, x20, [sp, #16]
  402058:	mov	w20, w0
  40205c:	mov	w19, w1
  402060:	bl	401670 <random@plt>
  402064:	sub	w1, w19, w20
  402068:	add	w1, w1, #0x1
  40206c:	sxtw	x1, w1
  402070:	sdiv	x2, x0, x1
  402074:	msub	x0, x2, x1, x0
  402078:	add	w0, w20, w0
  40207c:	ldp	x19, x20, [sp, #16]
  402080:	ldp	x29, x30, [sp], #32
  402084:	ret
  402088:	stp	x29, x30, [sp, #-32]!
  40208c:	mov	w1, #0x80000               	// #524288
  402090:	adrp	x0, 403000 <ferror@plt+0x1750>
  402094:	mov	x29, sp
  402098:	add	x0, x0, #0xf38
  40209c:	str	x19, [sp, #16]
  4020a0:	bl	401600 <open@plt>
  4020a4:	cmn	w0, #0x1
  4020a8:	b.ne	4020c0 <ferror@plt+0x810>  // b.any
  4020ac:	mov	w1, #0x800                 	// #2048
  4020b0:	adrp	x0, 403000 <ferror@plt+0x1750>
  4020b4:	movk	w1, #0x8, lsl #16
  4020b8:	add	x0, x0, #0xf45
  4020bc:	bl	401600 <open@plt>
  4020c0:	mov	w19, w0
  4020c4:	tbnz	w0, #31, 4020e4 <ferror@plt+0x834>
  4020c8:	mov	w1, #0x1                   	// #1
  4020cc:	bl	4017b0 <fcntl@plt>
  4020d0:	tbnz	w0, #31, 4020e4 <ferror@plt+0x834>
  4020d4:	orr	w2, w0, #0x1
  4020d8:	mov	w1, #0x2                   	// #2
  4020dc:	mov	w0, w19
  4020e0:	bl	4017b0 <fcntl@plt>
  4020e4:	bl	401f90 <ferror@plt+0x6e0>
  4020e8:	mov	w0, w19
  4020ec:	ldr	x19, [sp, #16]
  4020f0:	ldp	x29, x30, [sp], #32
  4020f4:	ret
  4020f8:	stp	x29, x30, [sp, #-96]!
  4020fc:	mov	x29, sp
  402100:	stp	x19, x20, [sp, #16]
  402104:	mov	x19, x0
  402108:	stp	x21, x22, [sp, #32]
  40210c:	mov	x21, x1
  402110:	mov	x20, x21
  402114:	mov	x22, x19
  402118:	stp	x23, x24, [sp, #48]
  40211c:	mov	w24, #0x0                   	// #0
  402120:	stp	x25, x26, [sp, #64]
  402124:	mov	x25, #0x5940                	// #22848
  402128:	bl	401860 <__errno_location@plt>
  40212c:	add	x26, sp, #0x50
  402130:	mov	x23, x0
  402134:	movk	x25, #0x773, lsl #16
  402138:	cbnz	x20, 4021e0 <ferror@plt+0x930>
  40213c:	ldr	w0, [x23]
  402140:	cmp	w0, #0x26
  402144:	b.ne	402154 <ferror@plt+0x8a4>  // b.any
  402148:	bl	402088 <ferror@plt+0x7d8>
  40214c:	mov	w23, w0
  402150:	tbz	w0, #31, 40228c <ferror@plt+0x9dc>
  402154:	add	x21, x19, x21
  402158:	mov	x20, x19
  40215c:	bl	401f90 <ferror@plt+0x6e0>
  402160:	cmp	x20, x21
  402164:	b.ne	4022a0 <ferror@plt+0x9f0>  // b.any
  402168:	mrs	x20, tpidr_el0
  40216c:	movz	x0, #0x0, lsl #16
  402170:	movk	x0, #0x10
  402174:	nop
  402178:	nop
  40217c:	add	x22, x20, x0
  402180:	ldr	w0, [x20, x0]
  402184:	ldrsh	w23, [x22, #4]
  402188:	str	w0, [sp, #80]
  40218c:	ldrh	w0, [x22, #4]
  402190:	strh	w0, [sp, #84]
  402194:	mov	x0, #0xb2                  	// #178
  402198:	bl	401870 <syscall@plt>
  40219c:	eor	w23, w23, w0
  4021a0:	strh	w23, [x22, #4]
  4021a4:	add	x22, sp, #0x50
  4021a8:	cmp	x19, x21
  4021ac:	b.ne	4022b8 <ferror@plt+0xa08>  // b.any
  4021b0:	movz	x0, #0x0, lsl #16
  4021b4:	movk	x0, #0x10
  4021b8:	nop
  4021bc:	nop
  4021c0:	ldr	w1, [sp, #80]
  4021c4:	str	w1, [x20, x0]
  4021c8:	ldp	x19, x20, [sp, #16]
  4021cc:	ldp	x21, x22, [sp, #32]
  4021d0:	ldp	x23, x24, [sp, #48]
  4021d4:	ldp	x25, x26, [sp, #64]
  4021d8:	ldp	x29, x30, [sp], #96
  4021dc:	ret
  4021e0:	str	wzr, [x23]
  4021e4:	mov	x1, x20
  4021e8:	mov	x0, x22
  4021ec:	mov	w2, #0x1                   	// #1
  4021f0:	bl	401830 <getrandom@plt>
  4021f4:	cmp	w0, #0x0
  4021f8:	b.le	40220c <ferror@plt+0x95c>
  4021fc:	sub	x20, x20, w0, sxtw
  402200:	add	x22, x22, w0, sxtw
  402204:	mov	w24, #0x0                   	// #0
  402208:	b	402138 <ferror@plt+0x888>
  40220c:	ldr	w0, [x23]
  402210:	cmp	w0, #0xb
  402214:	b.ne	40213c <ferror@plt+0x88c>  // b.any
  402218:	cmp	w24, #0x7
  40221c:	b.gt	40213c <ferror@plt+0x88c>
  402220:	mov	x0, x26
  402224:	add	w24, w24, #0x1
  402228:	mov	x1, #0x0                   	// #0
  40222c:	stp	xzr, x25, [sp, #80]
  402230:	bl	401760 <nanosleep@plt>
  402234:	b	402138 <ferror@plt+0x888>
  402238:	add	w24, w24, #0x1
  40223c:	mov	x0, x26
  402240:	mov	x1, #0x0                   	// #0
  402244:	stp	xzr, x25, [sp, #80]
  402248:	bl	401760 <nanosleep@plt>
  40224c:	cbz	x20, 402270 <ferror@plt+0x9c0>
  402250:	mov	x2, x20
  402254:	mov	x1, x22
  402258:	mov	w0, w23
  40225c:	bl	4017e0 <read@plt>
  402260:	cmp	x0, #0x0
  402264:	b.gt	40227c <ferror@plt+0x9cc>
  402268:	cmp	w24, #0x8
  40226c:	b.le	402238 <ferror@plt+0x988>
  402270:	mov	w0, w23
  402274:	bl	401690 <close@plt>
  402278:	b	402154 <ferror@plt+0x8a4>
  40227c:	sub	x20, x20, x0
  402280:	add	x22, x22, x0
  402284:	mov	w24, #0x0                   	// #0
  402288:	b	40224c <ferror@plt+0x99c>
  40228c:	mov	x25, #0x5940                	// #22848
  402290:	add	x26, sp, #0x50
  402294:	mov	w24, #0x0                   	// #0
  402298:	movk	x25, #0x773, lsl #16
  40229c:	b	40224c <ferror@plt+0x99c>
  4022a0:	bl	401670 <random@plt>
  4022a4:	asr	x1, x0, #7
  4022a8:	ldrb	w0, [x20], #1
  4022ac:	eor	w0, w0, w1
  4022b0:	sturb	w0, [x20, #-1]
  4022b4:	b	402160 <ferror@plt+0x8b0>
  4022b8:	mov	x0, x22
  4022bc:	bl	4017f0 <jrand48@plt>
  4022c0:	asr	x1, x0, #7
  4022c4:	ldrb	w0, [x19], #1
  4022c8:	eor	w0, w0, w1
  4022cc:	sturb	w0, [x19, #-1]
  4022d0:	b	4021a8 <ferror@plt+0x8f8>
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	adrp	x1, 403000 <ferror@plt+0x1750>
  4022dc:	mov	x0, #0x0                   	// #0
  4022e0:	add	x1, x1, #0xf51
  4022e4:	b	401800 <dcgettext@plt>
  4022e8:	str	xzr, [x1]
  4022ec:	cbz	x0, 402324 <ferror@plt+0xa74>
  4022f0:	ldrsb	w2, [x0]
  4022f4:	cmp	w2, #0x2f
  4022f8:	b.ne	402344 <ferror@plt+0xa94>  // b.any
  4022fc:	ldrsb	w2, [x0, #1]
  402300:	cmp	w2, #0x2f
  402304:	b.eq	402328 <ferror@plt+0xa78>  // b.none
  402308:	mov	x2, #0x1                   	// #1
  40230c:	str	x2, [x1]
  402310:	add	x2, x0, x2
  402314:	ldrsb	w3, [x2]
  402318:	cmp	w3, #0x2f
  40231c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402320:	b.ne	402330 <ferror@plt+0xa80>  // b.any
  402324:	ret
  402328:	add	x0, x0, #0x1
  40232c:	b	4022ec <ferror@plt+0xa3c>
  402330:	ldr	x3, [x1]
  402334:	add	x2, x2, #0x1
  402338:	add	x3, x3, #0x1
  40233c:	str	x3, [x1]
  402340:	b	402314 <ferror@plt+0xa64>
  402344:	cbnz	w2, 402308 <ferror@plt+0xa58>
  402348:	mov	x0, #0x0                   	// #0
  40234c:	b	402324 <ferror@plt+0xa74>
  402350:	stp	x29, x30, [sp, #-64]!
  402354:	mov	x29, sp
  402358:	stp	x21, x22, [sp, #32]
  40235c:	mov	x22, x0
  402360:	str	x23, [sp, #48]
  402364:	mov	x23, x1
  402368:	stp	x19, x20, [sp, #16]
  40236c:	mov	x20, #0x0                   	// #0
  402370:	mov	w19, #0x0                   	// #0
  402374:	ldrsb	w1, [x22, x20]
  402378:	mov	w21, w20
  40237c:	cbz	w1, 402398 <ferror@plt+0xae8>
  402380:	cbnz	w19, 4023b4 <ferror@plt+0xb04>
  402384:	cmp	w1, #0x5c
  402388:	b.eq	4023c0 <ferror@plt+0xb10>  // b.none
  40238c:	mov	x0, x23
  402390:	bl	4017a0 <strchr@plt>
  402394:	cbz	x0, 4023b8 <ferror@plt+0xb08>
  402398:	sub	w0, w21, w19
  40239c:	ldp	x19, x20, [sp, #16]
  4023a0:	sxtw	x0, w0
  4023a4:	ldp	x21, x22, [sp, #32]
  4023a8:	ldr	x23, [sp, #48]
  4023ac:	ldp	x29, x30, [sp], #64
  4023b0:	ret
  4023b4:	mov	w19, #0x0                   	// #0
  4023b8:	add	x20, x20, #0x1
  4023bc:	b	402374 <ferror@plt+0xac4>
  4023c0:	mov	w19, #0x1                   	// #1
  4023c4:	b	4023b8 <ferror@plt+0xb08>
  4023c8:	stp	x29, x30, [sp, #-64]!
  4023cc:	mov	x29, sp
  4023d0:	stp	x19, x20, [sp, #16]
  4023d4:	mov	x19, x0
  4023d8:	stp	x21, x22, [sp, #32]
  4023dc:	mov	x21, x1
  4023e0:	mov	w22, w2
  4023e4:	str	xzr, [sp, #56]
  4023e8:	bl	401860 <__errno_location@plt>
  4023ec:	str	wzr, [x0]
  4023f0:	mov	x20, x0
  4023f4:	cbz	x19, 402430 <ferror@plt+0xb80>
  4023f8:	ldrsb	w0, [x19]
  4023fc:	cbz	w0, 402430 <ferror@plt+0xb80>
  402400:	add	x1, sp, #0x38
  402404:	mov	w2, w22
  402408:	mov	x0, x19
  40240c:	bl	4016b0 <strtoumax@plt>
  402410:	ldr	w1, [x20]
  402414:	cbnz	w1, 402430 <ferror@plt+0xb80>
  402418:	ldr	x1, [sp, #56]
  40241c:	cmp	x1, x19
  402420:	b.eq	402430 <ferror@plt+0xb80>  // b.none
  402424:	cbz	x1, 40245c <ferror@plt+0xbac>
  402428:	ldrsb	w1, [x1]
  40242c:	cbz	w1, 40245c <ferror@plt+0xbac>
  402430:	ldr	w1, [x20]
  402434:	adrp	x0, 415000 <ferror@plt+0x13750>
  402438:	mov	x3, x19
  40243c:	mov	x2, x21
  402440:	cmp	w1, #0x22
  402444:	ldr	w0, [x0, #512]
  402448:	adrp	x1, 403000 <ferror@plt+0x1750>
  40244c:	add	x1, x1, #0xf66
  402450:	b.ne	402458 <ferror@plt+0xba8>  // b.any
  402454:	bl	401890 <err@plt>
  402458:	bl	401820 <errx@plt>
  40245c:	ldp	x19, x20, [sp, #16]
  402460:	ldp	x21, x22, [sp, #32]
  402464:	ldp	x29, x30, [sp], #64
  402468:	ret
  40246c:	stp	x29, x30, [sp, #-32]!
  402470:	mov	x29, sp
  402474:	stp	x19, x20, [sp, #16]
  402478:	mov	x19, x1
  40247c:	mov	x20, x0
  402480:	bl	401860 <__errno_location@plt>
  402484:	mov	w1, #0x22                  	// #34
  402488:	str	w1, [x0]
  40248c:	adrp	x0, 415000 <ferror@plt+0x13750>
  402490:	adrp	x1, 403000 <ferror@plt+0x1750>
  402494:	mov	x3, x20
  402498:	mov	x2, x19
  40249c:	ldr	w0, [x0, #512]
  4024a0:	add	x1, x1, #0xf66
  4024a4:	bl	401890 <err@plt>
  4024a8:	stp	x29, x30, [sp, #-32]!
  4024ac:	mov	x29, sp
  4024b0:	stp	x19, x20, [sp, #16]
  4024b4:	mov	x20, x1
  4024b8:	mov	x19, x0
  4024bc:	bl	4023c8 <ferror@plt+0xb18>
  4024c0:	mov	x1, #0xffffffff            	// #4294967295
  4024c4:	cmp	x0, x1
  4024c8:	b.ls	4024d8 <ferror@plt+0xc28>  // b.plast
  4024cc:	mov	x1, x20
  4024d0:	mov	x0, x19
  4024d4:	bl	40246c <ferror@plt+0xbbc>
  4024d8:	ldp	x19, x20, [sp, #16]
  4024dc:	ldp	x29, x30, [sp], #32
  4024e0:	ret
  4024e4:	adrp	x1, 415000 <ferror@plt+0x13750>
  4024e8:	str	w0, [x1, #512]
  4024ec:	ret
  4024f0:	stp	x29, x30, [sp, #-128]!
  4024f4:	mov	x29, sp
  4024f8:	stp	x19, x20, [sp, #16]
  4024fc:	stp	x21, x22, [sp, #32]
  402500:	stp	x23, x24, [sp, #48]
  402504:	stp	x25, x26, [sp, #64]
  402508:	stp	x27, x28, [sp, #80]
  40250c:	str	xzr, [x1]
  402510:	cbnz	x0, 402528 <ferror@plt+0xc78>
  402514:	mov	w23, #0xffffffea            	// #-22
  402518:	bl	401860 <__errno_location@plt>
  40251c:	neg	w1, w23
  402520:	str	w1, [x0]
  402524:	b	402824 <ferror@plt+0xf74>
  402528:	mov	x21, x0
  40252c:	ldrsb	w0, [x0]
  402530:	cbz	w0, 402514 <ferror@plt+0xc64>
  402534:	mov	x20, x1
  402538:	mov	x22, x2
  40253c:	bl	401720 <__ctype_b_loc@plt>
  402540:	mov	x25, x0
  402544:	mov	x0, x21
  402548:	ldr	x3, [x25]
  40254c:	ldrb	w2, [x0]
  402550:	ldrsb	w1, [x0]
  402554:	ldrh	w2, [x3, x2, lsl #1]
  402558:	tbnz	w2, #13, 4025bc <ferror@plt+0xd0c>
  40255c:	cmp	w1, #0x2d
  402560:	b.eq	402514 <ferror@plt+0xc64>  // b.none
  402564:	bl	401860 <__errno_location@plt>
  402568:	mov	x24, x0
  40256c:	add	x26, sp, #0x78
  402570:	mov	x0, x21
  402574:	mov	x1, x26
  402578:	mov	w2, #0x0                   	// #0
  40257c:	str	wzr, [x24]
  402580:	str	xzr, [sp, #120]
  402584:	bl	4016b0 <strtoumax@plt>
  402588:	ldr	w23, [x24]
  40258c:	ldr	x28, [sp, #120]
  402590:	mov	x19, x0
  402594:	cmp	x28, x21
  402598:	b.eq	4025ac <ferror@plt+0xcfc>  // b.none
  40259c:	cbz	w23, 4025c4 <ferror@plt+0xd14>
  4025a0:	sub	x0, x0, #0x1
  4025a4:	cmn	x0, #0x3
  4025a8:	b.ls	4025c4 <ferror@plt+0xd14>  // b.plast
  4025ac:	cbz	w23, 402514 <ferror@plt+0xc64>
  4025b0:	neg	w23, w23
  4025b4:	tbnz	w23, #31, 402518 <ferror@plt+0xc68>
  4025b8:	b	402824 <ferror@plt+0xf74>
  4025bc:	add	x0, x0, #0x1
  4025c0:	b	40254c <ferror@plt+0xc9c>
  4025c4:	cbz	x28, 40281c <ferror@plt+0xf6c>
  4025c8:	ldrsb	w0, [x28]
  4025cc:	cbz	w0, 40281c <ferror@plt+0xf6c>
  4025d0:	mov	w21, #0x0                   	// #0
  4025d4:	mov	x27, #0x0                   	// #0
  4025d8:	ldrsb	w0, [x28, #1]
  4025dc:	cmp	w0, #0x69
  4025e0:	b.ne	4026b8 <ferror@plt+0xe08>  // b.any
  4025e4:	ldrsb	w0, [x28, #2]
  4025e8:	and	w0, w0, #0xffffffdf
  4025ec:	cmp	w0, #0x42
  4025f0:	b.ne	4025fc <ferror@plt+0xd4c>  // b.any
  4025f4:	ldrsb	w0, [x28, #3]
  4025f8:	cbz	w0, 4027c4 <ferror@plt+0xf14>
  4025fc:	bl	4015c0 <localeconv@plt>
  402600:	mov	x3, x0
  402604:	cbz	x0, 4027a0 <ferror@plt+0xef0>
  402608:	ldr	x3, [x0]
  40260c:	cbz	x3, 4027a0 <ferror@plt+0xef0>
  402610:	mov	x0, x3
  402614:	str	x3, [sp, #104]
  402618:	bl	401510 <strlen@plt>
  40261c:	mov	x23, x0
  402620:	ldr	x3, [sp, #104]
  402624:	cbnz	x27, 402514 <ferror@plt+0xc64>
  402628:	ldrsb	w0, [x28]
  40262c:	cbz	w0, 402514 <ferror@plt+0xc64>
  402630:	cbz	x3, 402514 <ferror@plt+0xc64>
  402634:	mov	x2, x23
  402638:	mov	x1, x28
  40263c:	mov	x0, x3
  402640:	bl	401620 <strncmp@plt>
  402644:	cbnz	w0, 402514 <ferror@plt+0xc64>
  402648:	add	x23, x28, x23
  40264c:	sub	w1, w21, w23
  402650:	ldrsb	w0, [x23]
  402654:	add	w21, w1, w23
  402658:	cmp	w0, #0x30
  40265c:	b.eq	4027a8 <ferror@plt+0xef8>  // b.none
  402660:	ldr	x1, [x25]
  402664:	ldrh	w0, [x1, w0, sxtw #1]
  402668:	tbz	w0, #11, 4027b0 <ferror@plt+0xf00>
  40266c:	str	wzr, [x24]
  402670:	mov	x0, x23
  402674:	mov	x1, x26
  402678:	mov	w2, #0x0                   	// #0
  40267c:	str	xzr, [sp, #120]
  402680:	bl	4016b0 <strtoumax@plt>
  402684:	mov	x27, x0
  402688:	ldr	x0, [sp, #120]
  40268c:	cmp	x0, x23
  402690:	ldr	w23, [x24]
  402694:	b.eq	4025ac <ferror@plt+0xcfc>  // b.none
  402698:	cbz	w23, 4027bc <ferror@plt+0xf0c>
  40269c:	sub	x1, x27, #0x1
  4026a0:	cmn	x1, #0x3
  4026a4:	b.hi	4025ac <ferror@plt+0xcfc>  // b.pmore
  4026a8:	cbz	x0, 402514 <ferror@plt+0xc64>
  4026ac:	ldrsb	w0, [x0]
  4026b0:	cbnz	w0, 4027b4 <ferror@plt+0xf04>
  4026b4:	b	402514 <ferror@plt+0xc64>
  4026b8:	and	w1, w0, #0xffffffdf
  4026bc:	cmp	w1, #0x42
  4026c0:	b.ne	4025f8 <ferror@plt+0xd48>  // b.any
  4026c4:	ldrsb	w0, [x28, #2]
  4026c8:	cbnz	w0, 4025fc <ferror@plt+0xd4c>
  4026cc:	mov	w24, #0x3e8                 	// #1000
  4026d0:	adrp	x3, 403000 <ferror@plt+0x1750>
  4026d4:	ldrsb	w25, [x28]
  4026d8:	add	x23, x3, #0xf6f
  4026dc:	mov	w1, w25
  4026e0:	mov	x0, x23
  4026e4:	bl	4017a0 <strchr@plt>
  4026e8:	mov	x3, x0
  4026ec:	cbz	x0, 4027cc <ferror@plt+0xf1c>
  4026f0:	sub	x3, x3, x23
  4026f4:	sxtw	x4, w24
  4026f8:	add	w3, w3, #0x1
  4026fc:	mov	w1, w3
  402700:	mov	w0, w3
  402704:	cbnz	w0, 4027ec <ferror@plt+0xf3c>
  402708:	mov	w23, #0x0                   	// #0
  40270c:	cbz	x22, 402714 <ferror@plt+0xe64>
  402710:	str	w3, [x22]
  402714:	cmp	x27, #0x0
  402718:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40271c:	b.eq	402798 <ferror@plt+0xee8>  // b.none
  402720:	sxtw	x0, w24
  402724:	mov	x2, #0x1                   	// #1
  402728:	umulh	x3, x2, x0
  40272c:	sub	w1, w1, #0x1
  402730:	cbnz	x3, 40273c <ferror@plt+0xe8c>
  402734:	mul	x2, x2, x0
  402738:	cbnz	w1, 402728 <ferror@plt+0xe78>
  40273c:	mov	x0, #0xa                   	// #10
  402740:	mov	x1, x0
  402744:	cmp	x27, x0
  402748:	b.hi	402808 <ferror@plt+0xf58>  // b.pmore
  40274c:	mov	w1, #0x0                   	// #0
  402750:	mov	x3, #0xa                   	// #10
  402754:	cmp	w21, w1
  402758:	b.ne	402810 <ferror@plt+0xf60>  // b.any
  40275c:	mov	x3, #0x1                   	// #1
  402760:	mov	x4, #0xa                   	// #10
  402764:	udiv	x1, x27, x4
  402768:	mov	x6, x27
  40276c:	msub	x5, x1, x4, x27
  402770:	mov	x27, x1
  402774:	mov	x1, x3
  402778:	mul	x3, x3, x4
  40277c:	cbz	x5, 402790 <ferror@plt+0xee0>
  402780:	udiv	x1, x0, x1
  402784:	udiv	x1, x1, x5
  402788:	udiv	x1, x2, x1
  40278c:	add	x19, x19, x1
  402790:	cmp	x6, #0x9
  402794:	b.hi	402764 <ferror@plt+0xeb4>  // b.pmore
  402798:	str	x19, [x20]
  40279c:	b	4025b4 <ferror@plt+0xd04>
  4027a0:	mov	x23, #0x0                   	// #0
  4027a4:	b	402624 <ferror@plt+0xd74>
  4027a8:	add	x23, x23, #0x1
  4027ac:	b	402650 <ferror@plt+0xda0>
  4027b0:	str	x23, [sp, #120]
  4027b4:	ldr	x28, [sp, #120]
  4027b8:	b	4025d8 <ferror@plt+0xd28>
  4027bc:	cbnz	x27, 4026a8 <ferror@plt+0xdf8>
  4027c0:	b	4027b4 <ferror@plt+0xf04>
  4027c4:	mov	w24, #0x400                 	// #1024
  4027c8:	b	4026d0 <ferror@plt+0xe20>
  4027cc:	adrp	x3, 403000 <ferror@plt+0x1750>
  4027d0:	add	x23, x3, #0xf78
  4027d4:	mov	w1, w25
  4027d8:	mov	x0, x23
  4027dc:	bl	4017a0 <strchr@plt>
  4027e0:	mov	x3, x0
  4027e4:	cbnz	x0, 4026f0 <ferror@plt+0xe40>
  4027e8:	b	402514 <ferror@plt+0xc64>
  4027ec:	umulh	x2, x19, x4
  4027f0:	sub	w0, w0, #0x1
  4027f4:	cbnz	x2, 402800 <ferror@plt+0xf50>
  4027f8:	mul	x19, x19, x4
  4027fc:	b	402704 <ferror@plt+0xe54>
  402800:	mov	w23, #0xffffffde            	// #-34
  402804:	b	40270c <ferror@plt+0xe5c>
  402808:	mul	x0, x0, x1
  40280c:	b	402744 <ferror@plt+0xe94>
  402810:	mul	x0, x0, x3
  402814:	add	w1, w1, #0x1
  402818:	b	402754 <ferror@plt+0xea4>
  40281c:	mov	w23, #0x0                   	// #0
  402820:	str	x19, [x20]
  402824:	mov	w0, w23
  402828:	ldp	x19, x20, [sp, #16]
  40282c:	ldp	x21, x22, [sp, #32]
  402830:	ldp	x23, x24, [sp, #48]
  402834:	ldp	x25, x26, [sp, #64]
  402838:	ldp	x27, x28, [sp, #80]
  40283c:	ldp	x29, x30, [sp], #128
  402840:	ret
  402844:	mov	x2, #0x0                   	// #0
  402848:	b	4024f0 <ferror@plt+0xc40>
  40284c:	stp	x29, x30, [sp, #-48]!
  402850:	mov	x29, sp
  402854:	stp	x19, x20, [sp, #16]
  402858:	mov	x20, x1
  40285c:	mov	x19, x0
  402860:	stp	x21, x22, [sp, #32]
  402864:	mov	x21, x0
  402868:	cbz	x19, 4028c4 <ferror@plt+0x1014>
  40286c:	ldrsb	w22, [x19]
  402870:	cbnz	w22, 4028a0 <ferror@plt+0xff0>
  402874:	cbnz	x20, 4028c8 <ferror@plt+0x1018>
  402878:	cmp	x19, #0x0
  40287c:	ccmp	x21, x19, #0x2, ne  // ne = any
  402880:	b.cs	40288c <ferror@plt+0xfdc>  // b.hs, b.nlast
  402884:	ldrsb	w0, [x19]
  402888:	cbz	w0, 4028bc <ferror@plt+0x100c>
  40288c:	mov	w0, #0x0                   	// #0
  402890:	ldp	x19, x20, [sp, #16]
  402894:	ldp	x21, x22, [sp, #32]
  402898:	ldp	x29, x30, [sp], #48
  40289c:	ret
  4028a0:	bl	401720 <__ctype_b_loc@plt>
  4028a4:	ubfiz	x22, x22, #1, #8
  4028a8:	ldr	x0, [x0]
  4028ac:	ldrh	w0, [x0, x22]
  4028b0:	tbz	w0, #11, 402874 <ferror@plt+0xfc4>
  4028b4:	add	x19, x19, #0x1
  4028b8:	b	402868 <ferror@plt+0xfb8>
  4028bc:	mov	w0, #0x1                   	// #1
  4028c0:	b	402890 <ferror@plt+0xfe0>
  4028c4:	cbz	x20, 40288c <ferror@plt+0xfdc>
  4028c8:	str	x19, [x20]
  4028cc:	b	402878 <ferror@plt+0xfc8>
  4028d0:	stp	x29, x30, [sp, #-48]!
  4028d4:	mov	x29, sp
  4028d8:	stp	x19, x20, [sp, #16]
  4028dc:	mov	x20, x1
  4028e0:	mov	x19, x0
  4028e4:	stp	x21, x22, [sp, #32]
  4028e8:	mov	x21, x0
  4028ec:	cbz	x19, 402948 <ferror@plt+0x1098>
  4028f0:	ldrsb	w22, [x19]
  4028f4:	cbnz	w22, 402924 <ferror@plt+0x1074>
  4028f8:	cbnz	x20, 40294c <ferror@plt+0x109c>
  4028fc:	cmp	x19, #0x0
  402900:	ccmp	x21, x19, #0x2, ne  // ne = any
  402904:	b.cs	402910 <ferror@plt+0x1060>  // b.hs, b.nlast
  402908:	ldrsb	w0, [x19]
  40290c:	cbz	w0, 402940 <ferror@plt+0x1090>
  402910:	mov	w0, #0x0                   	// #0
  402914:	ldp	x19, x20, [sp, #16]
  402918:	ldp	x21, x22, [sp, #32]
  40291c:	ldp	x29, x30, [sp], #48
  402920:	ret
  402924:	bl	401720 <__ctype_b_loc@plt>
  402928:	ubfiz	x22, x22, #1, #8
  40292c:	ldr	x0, [x0]
  402930:	ldrh	w0, [x0, x22]
  402934:	tbz	w0, #12, 4028f8 <ferror@plt+0x1048>
  402938:	add	x19, x19, #0x1
  40293c:	b	4028ec <ferror@plt+0x103c>
  402940:	mov	w0, #0x1                   	// #1
  402944:	b	402914 <ferror@plt+0x1064>
  402948:	cbz	x20, 402910 <ferror@plt+0x1060>
  40294c:	str	x19, [x20]
  402950:	b	4028fc <ferror@plt+0x104c>
  402954:	stp	x29, x30, [sp, #-128]!
  402958:	mov	x29, sp
  40295c:	stp	x19, x20, [sp, #16]
  402960:	mov	x19, x0
  402964:	add	x0, sp, #0x80
  402968:	mov	x20, x1
  40296c:	stp	x21, x22, [sp, #32]
  402970:	add	x21, sp, #0x80
  402974:	stp	x0, x0, [sp, #48]
  402978:	add	x0, sp, #0x50
  40297c:	str	x0, [sp, #64]
  402980:	mov	w0, #0xffffffd0            	// #-48
  402984:	str	w0, [sp, #72]
  402988:	str	wzr, [sp, #76]
  40298c:	stp	x2, x3, [sp, #80]
  402990:	stp	x4, x5, [sp, #96]
  402994:	stp	x6, x7, [sp, #112]
  402998:	ldr	w1, [sp, #72]
  40299c:	ldr	x0, [sp, #48]
  4029a0:	tbnz	w1, #31, 402a04 <ferror@plt+0x1154>
  4029a4:	add	x1, x0, #0xf
  4029a8:	and	x1, x1, #0xfffffffffffffff8
  4029ac:	str	x1, [sp, #48]
  4029b0:	ldr	x1, [x0]
  4029b4:	cbz	x1, 402a34 <ferror@plt+0x1184>
  4029b8:	ldr	w2, [sp, #72]
  4029bc:	ldr	x0, [sp, #48]
  4029c0:	tbnz	w2, #31, 402a1c <ferror@plt+0x116c>
  4029c4:	add	x2, x0, #0xf
  4029c8:	and	x2, x2, #0xfffffffffffffff8
  4029cc:	str	x2, [sp, #48]
  4029d0:	ldr	x22, [x0]
  4029d4:	cbz	x22, 402a34 <ferror@plt+0x1184>
  4029d8:	mov	x0, x19
  4029dc:	bl	401700 <strcmp@plt>
  4029e0:	cbz	w0, 402a50 <ferror@plt+0x11a0>
  4029e4:	mov	x1, x22
  4029e8:	mov	x0, x19
  4029ec:	bl	401700 <strcmp@plt>
  4029f0:	cbnz	w0, 402998 <ferror@plt+0x10e8>
  4029f4:	ldp	x19, x20, [sp, #16]
  4029f8:	ldp	x21, x22, [sp, #32]
  4029fc:	ldp	x29, x30, [sp], #128
  402a00:	ret
  402a04:	add	w2, w1, #0x8
  402a08:	str	w2, [sp, #72]
  402a0c:	cmp	w2, #0x0
  402a10:	b.gt	4029a4 <ferror@plt+0x10f4>
  402a14:	add	x0, x21, w1, sxtw
  402a18:	b	4029b0 <ferror@plt+0x1100>
  402a1c:	add	w3, w2, #0x8
  402a20:	str	w3, [sp, #72]
  402a24:	cmp	w3, #0x0
  402a28:	b.gt	4029c4 <ferror@plt+0x1114>
  402a2c:	add	x0, x21, w2, sxtw
  402a30:	b	4029d0 <ferror@plt+0x1120>
  402a34:	adrp	x0, 415000 <ferror@plt+0x13750>
  402a38:	adrp	x1, 403000 <ferror@plt+0x1750>
  402a3c:	mov	x3, x19
  402a40:	mov	x2, x20
  402a44:	ldr	w0, [x0, #512]
  402a48:	add	x1, x1, #0xf66
  402a4c:	bl	401820 <errx@plt>
  402a50:	mov	w0, #0x1                   	// #1
  402a54:	b	4029f4 <ferror@plt+0x1144>
  402a58:	add	x1, x0, x1
  402a5c:	sxtb	w2, w2
  402a60:	cmp	x0, x1
  402a64:	b.eq	402a70 <ferror@plt+0x11c0>  // b.none
  402a68:	ldrsb	w3, [x0]
  402a6c:	cbnz	w3, 402a78 <ferror@plt+0x11c8>
  402a70:	mov	x0, #0x0                   	// #0
  402a74:	ret
  402a78:	cmp	w2, w3
  402a7c:	b.eq	402a74 <ferror@plt+0x11c4>  // b.none
  402a80:	add	x0, x0, #0x1
  402a84:	b	402a60 <ferror@plt+0x11b0>
  402a88:	stp	x29, x30, [sp, #-32]!
  402a8c:	mov	w2, #0xa                   	// #10
  402a90:	mov	x29, sp
  402a94:	stp	x19, x20, [sp, #16]
  402a98:	mov	x20, x1
  402a9c:	mov	x19, x0
  402aa0:	bl	4024a8 <ferror@plt+0xbf8>
  402aa4:	mov	w1, #0xffff                	// #65535
  402aa8:	cmp	w0, w1
  402aac:	b.ls	402abc <ferror@plt+0x120c>  // b.plast
  402ab0:	mov	x1, x20
  402ab4:	mov	x0, x19
  402ab8:	bl	40246c <ferror@plt+0xbbc>
  402abc:	ldp	x19, x20, [sp, #16]
  402ac0:	ldp	x29, x30, [sp], #32
  402ac4:	ret
  402ac8:	stp	x29, x30, [sp, #-32]!
  402acc:	mov	w2, #0x10                  	// #16
  402ad0:	mov	x29, sp
  402ad4:	stp	x19, x20, [sp, #16]
  402ad8:	mov	x20, x1
  402adc:	mov	x19, x0
  402ae0:	bl	4024a8 <ferror@plt+0xbf8>
  402ae4:	mov	w1, #0xffff                	// #65535
  402ae8:	cmp	w0, w1
  402aec:	b.ls	402afc <ferror@plt+0x124c>  // b.plast
  402af0:	mov	x1, x20
  402af4:	mov	x0, x19
  402af8:	bl	40246c <ferror@plt+0xbbc>
  402afc:	ldp	x19, x20, [sp, #16]
  402b00:	ldp	x29, x30, [sp], #32
  402b04:	ret
  402b08:	mov	w2, #0xa                   	// #10
  402b0c:	b	4024a8 <ferror@plt+0xbf8>
  402b10:	mov	w2, #0x10                  	// #16
  402b14:	b	4024a8 <ferror@plt+0xbf8>
  402b18:	stp	x29, x30, [sp, #-64]!
  402b1c:	mov	x29, sp
  402b20:	stp	x19, x20, [sp, #16]
  402b24:	mov	x19, x0
  402b28:	str	x21, [sp, #32]
  402b2c:	mov	x21, x1
  402b30:	str	xzr, [sp, #56]
  402b34:	bl	401860 <__errno_location@plt>
  402b38:	str	wzr, [x0]
  402b3c:	mov	x20, x0
  402b40:	cbz	x19, 402b7c <ferror@plt+0x12cc>
  402b44:	ldrsb	w0, [x19]
  402b48:	cbz	w0, 402b7c <ferror@plt+0x12cc>
  402b4c:	add	x1, sp, #0x38
  402b50:	mov	x0, x19
  402b54:	mov	w2, #0xa                   	// #10
  402b58:	bl	401550 <strtoimax@plt>
  402b5c:	ldr	w1, [x20]
  402b60:	cbnz	w1, 402b7c <ferror@plt+0x12cc>
  402b64:	ldr	x1, [sp, #56]
  402b68:	cmp	x1, x19
  402b6c:	b.eq	402b7c <ferror@plt+0x12cc>  // b.none
  402b70:	cbz	x1, 402ba8 <ferror@plt+0x12f8>
  402b74:	ldrsb	w1, [x1]
  402b78:	cbz	w1, 402ba8 <ferror@plt+0x12f8>
  402b7c:	ldr	w1, [x20]
  402b80:	adrp	x0, 415000 <ferror@plt+0x13750>
  402b84:	mov	x3, x19
  402b88:	mov	x2, x21
  402b8c:	cmp	w1, #0x22
  402b90:	ldr	w0, [x0, #512]
  402b94:	adrp	x1, 403000 <ferror@plt+0x1750>
  402b98:	add	x1, x1, #0xf66
  402b9c:	b.ne	402ba4 <ferror@plt+0x12f4>  // b.any
  402ba0:	bl	401890 <err@plt>
  402ba4:	bl	401820 <errx@plt>
  402ba8:	ldp	x19, x20, [sp, #16]
  402bac:	ldr	x21, [sp, #32]
  402bb0:	ldp	x29, x30, [sp], #64
  402bb4:	ret
  402bb8:	stp	x29, x30, [sp, #-32]!
  402bbc:	mov	x29, sp
  402bc0:	stp	x19, x20, [sp, #16]
  402bc4:	mov	x19, x1
  402bc8:	mov	x20, x0
  402bcc:	bl	402b18 <ferror@plt+0x1268>
  402bd0:	mov	x1, #0x80000000            	// #2147483648
  402bd4:	add	x1, x0, x1
  402bd8:	mov	x2, #0xffffffff            	// #4294967295
  402bdc:	cmp	x1, x2
  402be0:	b.ls	402c0c <ferror@plt+0x135c>  // b.plast
  402be4:	bl	401860 <__errno_location@plt>
  402be8:	mov	w1, #0x22                  	// #34
  402bec:	str	w1, [x0]
  402bf0:	adrp	x0, 415000 <ferror@plt+0x13750>
  402bf4:	adrp	x1, 403000 <ferror@plt+0x1750>
  402bf8:	mov	x3, x20
  402bfc:	mov	x2, x19
  402c00:	ldr	w0, [x0, #512]
  402c04:	add	x1, x1, #0xf66
  402c08:	bl	401890 <err@plt>
  402c0c:	ldp	x19, x20, [sp, #16]
  402c10:	ldp	x29, x30, [sp], #32
  402c14:	ret
  402c18:	stp	x29, x30, [sp, #-32]!
  402c1c:	mov	x29, sp
  402c20:	stp	x19, x20, [sp, #16]
  402c24:	mov	x19, x1
  402c28:	mov	x20, x0
  402c2c:	bl	402bb8 <ferror@plt+0x1308>
  402c30:	add	w2, w0, #0x8, lsl #12
  402c34:	mov	w1, #0xffff                	// #65535
  402c38:	cmp	w2, w1
  402c3c:	b.ls	402c68 <ferror@plt+0x13b8>  // b.plast
  402c40:	bl	401860 <__errno_location@plt>
  402c44:	mov	w1, #0x22                  	// #34
  402c48:	str	w1, [x0]
  402c4c:	adrp	x0, 415000 <ferror@plt+0x13750>
  402c50:	adrp	x1, 403000 <ferror@plt+0x1750>
  402c54:	mov	x3, x20
  402c58:	mov	x2, x19
  402c5c:	ldr	w0, [x0, #512]
  402c60:	add	x1, x1, #0xf66
  402c64:	bl	401890 <err@plt>
  402c68:	ldp	x19, x20, [sp, #16]
  402c6c:	ldp	x29, x30, [sp], #32
  402c70:	ret
  402c74:	mov	w2, #0xa                   	// #10
  402c78:	b	4023c8 <ferror@plt+0xb18>
  402c7c:	mov	w2, #0x10                  	// #16
  402c80:	b	4023c8 <ferror@plt+0xb18>
  402c84:	stp	x29, x30, [sp, #-64]!
  402c88:	mov	x29, sp
  402c8c:	stp	x19, x20, [sp, #16]
  402c90:	mov	x19, x0
  402c94:	str	x21, [sp, #32]
  402c98:	mov	x21, x1
  402c9c:	str	xzr, [sp, #56]
  402ca0:	bl	401860 <__errno_location@plt>
  402ca4:	str	wzr, [x0]
  402ca8:	mov	x20, x0
  402cac:	cbz	x19, 402ce4 <ferror@plt+0x1434>
  402cb0:	ldrsb	w0, [x19]
  402cb4:	cbz	w0, 402ce4 <ferror@plt+0x1434>
  402cb8:	mov	x0, x19
  402cbc:	add	x1, sp, #0x38
  402cc0:	bl	401560 <strtod@plt>
  402cc4:	ldr	w0, [x20]
  402cc8:	cbnz	w0, 402ce4 <ferror@plt+0x1434>
  402ccc:	ldr	x0, [sp, #56]
  402cd0:	cmp	x0, x19
  402cd4:	b.eq	402ce4 <ferror@plt+0x1434>  // b.none
  402cd8:	cbz	x0, 402d10 <ferror@plt+0x1460>
  402cdc:	ldrsb	w0, [x0]
  402ce0:	cbz	w0, 402d10 <ferror@plt+0x1460>
  402ce4:	ldr	w1, [x20]
  402ce8:	adrp	x0, 415000 <ferror@plt+0x13750>
  402cec:	mov	x3, x19
  402cf0:	mov	x2, x21
  402cf4:	cmp	w1, #0x22
  402cf8:	ldr	w0, [x0, #512]
  402cfc:	adrp	x1, 403000 <ferror@plt+0x1750>
  402d00:	add	x1, x1, #0xf66
  402d04:	b.ne	402d0c <ferror@plt+0x145c>  // b.any
  402d08:	bl	401890 <err@plt>
  402d0c:	bl	401820 <errx@plt>
  402d10:	ldp	x19, x20, [sp, #16]
  402d14:	ldr	x21, [sp, #32]
  402d18:	ldp	x29, x30, [sp], #64
  402d1c:	ret
  402d20:	stp	x29, x30, [sp, #-64]!
  402d24:	mov	x29, sp
  402d28:	stp	x19, x20, [sp, #16]
  402d2c:	mov	x19, x0
  402d30:	str	x21, [sp, #32]
  402d34:	mov	x21, x1
  402d38:	str	xzr, [sp, #56]
  402d3c:	bl	401860 <__errno_location@plt>
  402d40:	str	wzr, [x0]
  402d44:	mov	x20, x0
  402d48:	cbz	x19, 402d84 <ferror@plt+0x14d4>
  402d4c:	ldrsb	w0, [x19]
  402d50:	cbz	w0, 402d84 <ferror@plt+0x14d4>
  402d54:	add	x1, sp, #0x38
  402d58:	mov	x0, x19
  402d5c:	mov	w2, #0xa                   	// #10
  402d60:	bl	401730 <strtol@plt>
  402d64:	ldr	w1, [x20]
  402d68:	cbnz	w1, 402d84 <ferror@plt+0x14d4>
  402d6c:	ldr	x1, [sp, #56]
  402d70:	cmp	x1, x19
  402d74:	b.eq	402d84 <ferror@plt+0x14d4>  // b.none
  402d78:	cbz	x1, 402db0 <ferror@plt+0x1500>
  402d7c:	ldrsb	w1, [x1]
  402d80:	cbz	w1, 402db0 <ferror@plt+0x1500>
  402d84:	ldr	w1, [x20]
  402d88:	adrp	x0, 415000 <ferror@plt+0x13750>
  402d8c:	mov	x3, x19
  402d90:	mov	x2, x21
  402d94:	cmp	w1, #0x22
  402d98:	ldr	w0, [x0, #512]
  402d9c:	adrp	x1, 403000 <ferror@plt+0x1750>
  402da0:	add	x1, x1, #0xf66
  402da4:	b.ne	402dac <ferror@plt+0x14fc>  // b.any
  402da8:	bl	401890 <err@plt>
  402dac:	bl	401820 <errx@plt>
  402db0:	ldp	x19, x20, [sp, #16]
  402db4:	ldr	x21, [sp, #32]
  402db8:	ldp	x29, x30, [sp], #64
  402dbc:	ret
  402dc0:	stp	x29, x30, [sp, #-64]!
  402dc4:	mov	x29, sp
  402dc8:	stp	x19, x20, [sp, #16]
  402dcc:	mov	x19, x0
  402dd0:	str	x21, [sp, #32]
  402dd4:	mov	x21, x1
  402dd8:	str	xzr, [sp, #56]
  402ddc:	bl	401860 <__errno_location@plt>
  402de0:	str	wzr, [x0]
  402de4:	mov	x20, x0
  402de8:	cbz	x19, 402e24 <ferror@plt+0x1574>
  402dec:	ldrsb	w0, [x19]
  402df0:	cbz	w0, 402e24 <ferror@plt+0x1574>
  402df4:	add	x1, sp, #0x38
  402df8:	mov	x0, x19
  402dfc:	mov	w2, #0xa                   	// #10
  402e00:	bl	401500 <strtoul@plt>
  402e04:	ldr	w1, [x20]
  402e08:	cbnz	w1, 402e24 <ferror@plt+0x1574>
  402e0c:	ldr	x1, [sp, #56]
  402e10:	cmp	x1, x19
  402e14:	b.eq	402e24 <ferror@plt+0x1574>  // b.none
  402e18:	cbz	x1, 402e50 <ferror@plt+0x15a0>
  402e1c:	ldrsb	w1, [x1]
  402e20:	cbz	w1, 402e50 <ferror@plt+0x15a0>
  402e24:	ldr	w1, [x20]
  402e28:	adrp	x0, 415000 <ferror@plt+0x13750>
  402e2c:	mov	x3, x19
  402e30:	mov	x2, x21
  402e34:	cmp	w1, #0x22
  402e38:	ldr	w0, [x0, #512]
  402e3c:	adrp	x1, 403000 <ferror@plt+0x1750>
  402e40:	add	x1, x1, #0xf66
  402e44:	b.ne	402e4c <ferror@plt+0x159c>  // b.any
  402e48:	bl	401890 <err@plt>
  402e4c:	bl	401820 <errx@plt>
  402e50:	ldp	x19, x20, [sp, #16]
  402e54:	ldr	x21, [sp, #32]
  402e58:	ldp	x29, x30, [sp], #64
  402e5c:	ret
  402e60:	stp	x29, x30, [sp, #-48]!
  402e64:	mov	x29, sp
  402e68:	stp	x19, x20, [sp, #16]
  402e6c:	mov	x19, x1
  402e70:	mov	x20, x0
  402e74:	add	x1, sp, #0x28
  402e78:	bl	402844 <ferror@plt+0xf94>
  402e7c:	cbnz	w0, 402e90 <ferror@plt+0x15e0>
  402e80:	ldp	x19, x20, [sp, #16]
  402e84:	ldr	x0, [sp, #40]
  402e88:	ldp	x29, x30, [sp], #48
  402e8c:	ret
  402e90:	bl	401860 <__errno_location@plt>
  402e94:	mov	x1, x0
  402e98:	adrp	x0, 415000 <ferror@plt+0x13750>
  402e9c:	mov	x3, x20
  402ea0:	ldr	w2, [x1]
  402ea4:	adrp	x1, 403000 <ferror@plt+0x1750>
  402ea8:	ldr	w0, [x0, #512]
  402eac:	cbz	w2, 402ebc <ferror@plt+0x160c>
  402eb0:	mov	x2, x19
  402eb4:	add	x1, x1, #0xf66
  402eb8:	bl	401890 <err@plt>
  402ebc:	mov	x2, x19
  402ec0:	add	x1, x1, #0xf66
  402ec4:	bl	401820 <errx@plt>
  402ec8:	stp	x29, x30, [sp, #-32]!
  402ecc:	mov	x29, sp
  402ed0:	str	x19, [sp, #16]
  402ed4:	mov	x19, x1
  402ed8:	mov	x1, x2
  402edc:	bl	402c84 <ferror@plt+0x13d4>
  402ee0:	fcvtzs	d1, d0
  402ee4:	mov	x0, #0x848000000000        	// #145685290680320
  402ee8:	movk	x0, #0x412e, lsl #48
  402eec:	str	d1, [x19]
  402ef0:	scvtf	d1, d1
  402ef4:	fsub	d0, d0, d1
  402ef8:	fmov	d1, x0
  402efc:	fmul	d0, d0, d1
  402f00:	fcvtzs	d0, d0
  402f04:	str	d0, [x19, #8]
  402f08:	ldr	x19, [sp, #16]
  402f0c:	ldp	x29, x30, [sp], #32
  402f10:	ret
  402f14:	mov	w3, w0
  402f18:	mov	x0, x1
  402f1c:	and	w1, w3, #0xf000
  402f20:	cmp	w1, #0x4, lsl #12
  402f24:	b.ne	403054 <ferror@plt+0x17a4>  // b.any
  402f28:	mov	w1, #0x64                  	// #100
  402f2c:	mov	w2, #0x1                   	// #1
  402f30:	strb	w1, [x0]
  402f34:	and	x4, x2, #0xffff
  402f38:	add	w5, w2, #0x1
  402f3c:	and	x5, x5, #0x3
  402f40:	tst	x3, #0x100
  402f44:	mov	w6, #0x2d                  	// #45
  402f48:	mov	w1, #0x72                  	// #114
  402f4c:	csel	w1, w1, w6, ne  // ne = any
  402f50:	tst	x3, #0x80
  402f54:	strb	w1, [x0, x4]
  402f58:	mov	w1, #0x77                  	// #119
  402f5c:	csel	w1, w1, w6, ne  // ne = any
  402f60:	strb	w1, [x0, x5]
  402f64:	add	w4, w2, #0x2
  402f68:	and	w1, w3, #0x40
  402f6c:	and	w4, w4, #0xffff
  402f70:	tbz	w3, #11, 4030bc <ferror@plt+0x180c>
  402f74:	cmp	w1, #0x0
  402f78:	mov	w5, #0x53                  	// #83
  402f7c:	mov	w1, #0x73                  	// #115
  402f80:	csel	w1, w1, w5, ne  // ne = any
  402f84:	and	x4, x4, #0xffff
  402f88:	add	w5, w2, #0x3
  402f8c:	and	x5, x5, #0x7
  402f90:	tst	x3, #0x20
  402f94:	mov	w6, #0x2d                  	// #45
  402f98:	strb	w1, [x0, x4]
  402f9c:	add	w4, w2, #0x4
  402fa0:	and	x4, x4, #0xf
  402fa4:	mov	w1, #0x72                  	// #114
  402fa8:	csel	w1, w1, w6, ne  // ne = any
  402fac:	tst	x3, #0x10
  402fb0:	strb	w1, [x0, x5]
  402fb4:	mov	w1, #0x77                  	// #119
  402fb8:	csel	w1, w1, w6, ne  // ne = any
  402fbc:	strb	w1, [x0, x4]
  402fc0:	add	w5, w2, #0x5
  402fc4:	and	w1, w3, #0x8
  402fc8:	and	w5, w5, #0xffff
  402fcc:	tbz	w3, #10, 4030cc <ferror@plt+0x181c>
  402fd0:	cmp	w1, #0x0
  402fd4:	mov	w4, #0x53                  	// #83
  402fd8:	mov	w1, #0x73                  	// #115
  402fdc:	csel	w1, w1, w4, ne  // ne = any
  402fe0:	and	x5, x5, #0xffff
  402fe4:	add	w4, w2, #0x6
  402fe8:	and	x4, x4, #0xf
  402fec:	tst	x3, #0x4
  402ff0:	mov	w6, #0x2d                  	// #45
  402ff4:	strb	w1, [x0, x5]
  402ff8:	add	w5, w2, #0x7
  402ffc:	and	x5, x5, #0xf
  403000:	mov	w1, #0x72                  	// #114
  403004:	csel	w1, w1, w6, ne  // ne = any
  403008:	tst	x3, #0x2
  40300c:	strb	w1, [x0, x4]
  403010:	mov	w1, #0x77                  	// #119
  403014:	csel	w1, w1, w6, ne  // ne = any
  403018:	strb	w1, [x0, x5]
  40301c:	add	w4, w2, #0x8
  403020:	and	w1, w3, #0x1
  403024:	and	w4, w4, #0xffff
  403028:	tbz	w3, #9, 4030dc <ferror@plt+0x182c>
  40302c:	cmp	w1, #0x0
  403030:	mov	w3, #0x54                  	// #84
  403034:	mov	w1, #0x74                  	// #116
  403038:	csel	w1, w1, w3, ne  // ne = any
  40303c:	and	x3, x4, #0xffff
  403040:	add	w2, w2, #0x9
  403044:	and	x2, x2, #0xffff
  403048:	strb	w1, [x0, x3]
  40304c:	strb	wzr, [x0, x2]
  403050:	ret
  403054:	cmp	w1, #0xa, lsl #12
  403058:	b.ne	403064 <ferror@plt+0x17b4>  // b.any
  40305c:	mov	w1, #0x6c                  	// #108
  403060:	b	402f2c <ferror@plt+0x167c>
  403064:	cmp	w1, #0x2, lsl #12
  403068:	b.ne	403074 <ferror@plt+0x17c4>  // b.any
  40306c:	mov	w1, #0x63                  	// #99
  403070:	b	402f2c <ferror@plt+0x167c>
  403074:	cmp	w1, #0x6, lsl #12
  403078:	b.ne	403084 <ferror@plt+0x17d4>  // b.any
  40307c:	mov	w1, #0x62                  	// #98
  403080:	b	402f2c <ferror@plt+0x167c>
  403084:	cmp	w1, #0xc, lsl #12
  403088:	b.ne	403094 <ferror@plt+0x17e4>  // b.any
  40308c:	mov	w1, #0x73                  	// #115
  403090:	b	402f2c <ferror@plt+0x167c>
  403094:	cmp	w1, #0x1, lsl #12
  403098:	b.ne	4030a4 <ferror@plt+0x17f4>  // b.any
  40309c:	mov	w1, #0x70                  	// #112
  4030a0:	b	402f2c <ferror@plt+0x167c>
  4030a4:	cmp	w1, #0x8, lsl #12
  4030a8:	b.ne	4030b4 <ferror@plt+0x1804>  // b.any
  4030ac:	mov	w1, #0x2d                  	// #45
  4030b0:	b	402f2c <ferror@plt+0x167c>
  4030b4:	mov	w2, #0x0                   	// #0
  4030b8:	b	402f34 <ferror@plt+0x1684>
  4030bc:	cmp	w1, #0x0
  4030c0:	mov	w1, #0x78                  	// #120
  4030c4:	csel	w1, w1, w6, ne  // ne = any
  4030c8:	b	402f84 <ferror@plt+0x16d4>
  4030cc:	cmp	w1, #0x0
  4030d0:	mov	w1, #0x78                  	// #120
  4030d4:	csel	w1, w1, w6, ne  // ne = any
  4030d8:	b	402fe0 <ferror@plt+0x1730>
  4030dc:	cmp	w1, #0x0
  4030e0:	mov	w1, #0x78                  	// #120
  4030e4:	csel	w1, w1, w6, ne  // ne = any
  4030e8:	b	40303c <ferror@plt+0x178c>
  4030ec:	stp	x29, x30, [sp, #-96]!
  4030f0:	mov	x29, sp
  4030f4:	stp	x19, x20, [sp, #16]
  4030f8:	stp	x21, x22, [sp, #32]
  4030fc:	add	x21, sp, #0x38
  403100:	tbz	w0, #1, 403214 <ferror@plt+0x1964>
  403104:	add	x4, x21, #0x1
  403108:	mov	w2, #0x20                  	// #32
  40310c:	strb	w2, [sp, #56]
  403110:	mov	w2, #0xa                   	// #10
  403114:	mov	x3, #0x1                   	// #1
  403118:	lsl	x5, x3, x2
  40311c:	cmp	x1, x5
  403120:	b.cc	403130 <ferror@plt+0x1880>  // b.lo, b.ul, b.last
  403124:	add	w2, w2, #0xa
  403128:	cmp	w2, #0x46
  40312c:	b.ne	403118 <ferror@plt+0x1868>  // b.any
  403130:	subs	w5, w2, #0xa
  403134:	b.eq	40321c <ferror@plt+0x196c>  // b.none
  403138:	mov	w3, #0xa                   	// #10
  40313c:	udiv	w3, w5, w3
  403140:	sxtw	x3, w3
  403144:	adrp	x6, 403000 <ferror@plt+0x1750>
  403148:	add	x6, x6, #0xf83
  40314c:	ldrsb	w6, [x3, x6]
  403150:	cbz	w5, 403224 <ferror@plt+0x1974>
  403154:	mov	x19, #0xffffffffffffffff    	// #-1
  403158:	lsr	x20, x1, x5
  40315c:	lsl	x19, x19, x5
  403160:	bic	x1, x1, x19
  403164:	mov	x3, x4
  403168:	strb	w6, [x3], #1
  40316c:	tbz	w0, #0, 403184 <ferror@plt+0x18d4>
  403170:	cmp	w6, #0x42
  403174:	b.eq	403184 <ferror@plt+0x18d4>  // b.none
  403178:	add	x3, x4, #0x3
  40317c:	mov	w5, #0x4269                	// #17001
  403180:	sturh	w5, [x4, #1]
  403184:	strb	wzr, [x3]
  403188:	add	x22, sp, #0x40
  40318c:	cbz	x1, 403248 <ferror@plt+0x1998>
  403190:	sub	w2, w2, #0x14
  403194:	lsr	x1, x1, x2
  403198:	tbz	w0, #2, 403230 <ferror@plt+0x1980>
  40319c:	add	x1, x1, #0x5
  4031a0:	mov	x0, #0xa                   	// #10
  4031a4:	udiv	x19, x1, x0
  4031a8:	udiv	x1, x19, x0
  4031ac:	msub	x0, x1, x0, x19
  4031b0:	cmp	x0, #0x0
  4031b4:	csel	x19, x19, x1, ne  // ne = any
  4031b8:	cbz	x19, 403248 <ferror@plt+0x1998>
  4031bc:	bl	4015c0 <localeconv@plt>
  4031c0:	cbz	x0, 4031d4 <ferror@plt+0x1924>
  4031c4:	ldr	x4, [x0]
  4031c8:	cbz	x4, 4031d4 <ferror@plt+0x1924>
  4031cc:	ldrsb	w1, [x4]
  4031d0:	cbnz	w1, 4031dc <ferror@plt+0x192c>
  4031d4:	adrp	x0, 403000 <ferror@plt+0x1750>
  4031d8:	add	x4, x0, #0xf81
  4031dc:	adrp	x2, 403000 <ferror@plt+0x1750>
  4031e0:	mov	x6, x21
  4031e4:	mov	x5, x19
  4031e8:	mov	w3, w20
  4031ec:	add	x2, x2, #0xf8b
  4031f0:	mov	x0, x22
  4031f4:	mov	x1, #0x20                  	// #32
  4031f8:	bl	4015b0 <snprintf@plt>
  4031fc:	mov	x0, x22
  403200:	bl	401680 <strdup@plt>
  403204:	ldp	x19, x20, [sp, #16]
  403208:	ldp	x21, x22, [sp, #32]
  40320c:	ldp	x29, x30, [sp], #96
  403210:	ret
  403214:	mov	x4, x21
  403218:	b	403110 <ferror@plt+0x1860>
  40321c:	mov	x3, #0x0                   	// #0
  403220:	b	403144 <ferror@plt+0x1894>
  403224:	mov	w20, w1
  403228:	mov	x1, #0x0                   	// #0
  40322c:	b	403164 <ferror@plt+0x18b4>
  403230:	add	x1, x1, #0x32
  403234:	mov	x19, #0x64                  	// #100
  403238:	udiv	x19, x1, x19
  40323c:	cmp	x19, #0xa
  403240:	b.ne	4031b8 <ferror@plt+0x1908>  // b.any
  403244:	add	w20, w20, #0x1
  403248:	mov	x4, x21
  40324c:	mov	w3, w20
  403250:	mov	x0, x22
  403254:	adrp	x2, 403000 <ferror@plt+0x1750>
  403258:	mov	x1, #0x20                  	// #32
  40325c:	add	x2, x2, #0xf95
  403260:	bl	4015b0 <snprintf@plt>
  403264:	b	4031fc <ferror@plt+0x194c>
  403268:	cbnz	x0, 40328c <ferror@plt+0x19dc>
  40326c:	mov	w0, #0xffffffff            	// #-1
  403270:	ret
  403274:	mov	w0, #0xffffffff            	// #-1
  403278:	ldp	x19, x20, [sp, #16]
  40327c:	ldp	x21, x22, [sp, #32]
  403280:	ldp	x23, x24, [sp, #48]
  403284:	ldp	x29, x30, [sp], #64
  403288:	ret
  40328c:	stp	x29, x30, [sp, #-64]!
  403290:	mov	x29, sp
  403294:	stp	x19, x20, [sp, #16]
  403298:	mov	x19, x0
  40329c:	stp	x21, x22, [sp, #32]
  4032a0:	stp	x23, x24, [sp, #48]
  4032a4:	ldrsb	w0, [x0]
  4032a8:	cbz	w0, 403274 <ferror@plt+0x19c4>
  4032ac:	cmp	x1, #0x0
  4032b0:	mov	x22, x1
  4032b4:	mov	x23, x2
  4032b8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4032bc:	b.eq	403274 <ferror@plt+0x19c4>  // b.none
  4032c0:	mov	x24, x3
  4032c4:	cbz	x3, 403274 <ferror@plt+0x19c4>
  4032c8:	mov	x0, #0x0                   	// #0
  4032cc:	mov	x20, #0x0                   	// #0
  4032d0:	ldrsb	w1, [x19]
  4032d4:	cbnz	w1, 4032e0 <ferror@plt+0x1a30>
  4032d8:	mov	x0, x20
  4032dc:	b	403278 <ferror@plt+0x19c8>
  4032e0:	cmp	x23, x20
  4032e4:	b.ls	403348 <ferror@plt+0x1a98>  // b.plast
  4032e8:	cmp	x0, #0x0
  4032ec:	csel	x0, x0, x19, ne  // ne = any
  4032f0:	cmp	w1, #0x2c
  4032f4:	ldrsb	w1, [x19, #1]
  4032f8:	csel	x21, x19, xzr, eq  // eq = none
  4032fc:	cbnz	w1, 40333c <ferror@plt+0x1a8c>
  403300:	add	x21, x19, #0x1
  403304:	cmp	x0, x21
  403308:	b.cs	403274 <ferror@plt+0x19c4>  // b.hs, b.nlast
  40330c:	sub	x1, x21, x0
  403310:	blr	x24
  403314:	mov	w1, w0
  403318:	cmn	w0, #0x1
  40331c:	b.eq	403274 <ferror@plt+0x19c4>  // b.none
  403320:	str	w1, [x22, x20, lsl #2]
  403324:	add	x0, x20, #0x1
  403328:	ldrsb	w1, [x21]
  40332c:	cbz	w1, 403278 <ferror@plt+0x19c8>
  403330:	mov	x20, x0
  403334:	mov	x0, #0x0                   	// #0
  403338:	b	403340 <ferror@plt+0x1a90>
  40333c:	cbnz	x21, 403304 <ferror@plt+0x1a54>
  403340:	add	x19, x19, #0x1
  403344:	b	4032d0 <ferror@plt+0x1a20>
  403348:	mov	w0, #0xfffffffe            	// #-2
  40334c:	b	403278 <ferror@plt+0x19c8>
  403350:	cbz	x0, 4033c4 <ferror@plt+0x1b14>
  403354:	stp	x29, x30, [sp, #-32]!
  403358:	mov	x29, sp
  40335c:	str	x19, [sp, #16]
  403360:	mov	x19, x3
  403364:	mov	x3, x4
  403368:	ldrsb	w4, [x0]
  40336c:	cbz	w4, 4033cc <ferror@plt+0x1b1c>
  403370:	cbz	x19, 4033cc <ferror@plt+0x1b1c>
  403374:	ldr	x5, [x19]
  403378:	cmp	x5, x2
  40337c:	b.hi	4033cc <ferror@plt+0x1b1c>  // b.pmore
  403380:	cmp	w4, #0x2b
  403384:	b.ne	4033bc <ferror@plt+0x1b0c>  // b.any
  403388:	add	x0, x0, #0x1
  40338c:	ldr	x4, [x19]
  403390:	sub	x2, x2, x4
  403394:	add	x1, x1, x4, lsl #2
  403398:	bl	403268 <ferror@plt+0x19b8>
  40339c:	cmp	w0, #0x0
  4033a0:	b.le	4033b0 <ferror@plt+0x1b00>
  4033a4:	ldr	x1, [x19]
  4033a8:	add	x1, x1, w0, sxtw
  4033ac:	str	x1, [x19]
  4033b0:	ldr	x19, [sp, #16]
  4033b4:	ldp	x29, x30, [sp], #32
  4033b8:	ret
  4033bc:	str	xzr, [x19]
  4033c0:	b	40338c <ferror@plt+0x1adc>
  4033c4:	mov	w0, #0xffffffff            	// #-1
  4033c8:	ret
  4033cc:	mov	w0, #0xffffffff            	// #-1
  4033d0:	b	4033b0 <ferror@plt+0x1b00>
  4033d4:	cmp	x0, #0x0
  4033d8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4033dc:	b.eq	403494 <ferror@plt+0x1be4>  // b.none
  4033e0:	stp	x29, x30, [sp, #-64]!
  4033e4:	mov	x29, sp
  4033e8:	stp	x19, x20, [sp, #16]
  4033ec:	mov	x20, x1
  4033f0:	stp	x21, x22, [sp, #32]
  4033f4:	str	x23, [sp, #48]
  4033f8:	cbz	x1, 40349c <ferror@plt+0x1bec>
  4033fc:	mov	x22, x2
  403400:	mov	x19, x0
  403404:	mov	w23, #0x1                   	// #1
  403408:	mov	x0, #0x0                   	// #0
  40340c:	ldrsb	w1, [x19]
  403410:	cbz	w1, 403468 <ferror@plt+0x1bb8>
  403414:	cmp	x0, #0x0
  403418:	csel	x0, x0, x19, ne  // ne = any
  40341c:	cmp	w1, #0x2c
  403420:	ldrsb	w1, [x19, #1]
  403424:	csel	x21, x19, xzr, eq  // eq = none
  403428:	cbnz	w1, 403480 <ferror@plt+0x1bd0>
  40342c:	add	x21, x19, #0x1
  403430:	cmp	x0, x21
  403434:	b.cs	4034a4 <ferror@plt+0x1bf4>  // b.hs, b.nlast
  403438:	sub	x1, x21, x0
  40343c:	blr	x22
  403440:	tbnz	w0, #31, 40346c <ferror@plt+0x1bbc>
  403444:	asr	w1, w0, #3
  403448:	and	w3, w0, #0x7
  40344c:	sxtw	x1, w1
  403450:	lsl	w3, w23, w3
  403454:	ldrb	w0, [x20, x1]
  403458:	orr	w3, w3, w0
  40345c:	strb	w3, [x20, x1]
  403460:	ldrsb	w0, [x21]
  403464:	cbnz	w0, 40348c <ferror@plt+0x1bdc>
  403468:	mov	w0, #0x0                   	// #0
  40346c:	ldp	x19, x20, [sp, #16]
  403470:	ldp	x21, x22, [sp, #32]
  403474:	ldr	x23, [sp, #48]
  403478:	ldp	x29, x30, [sp], #64
  40347c:	ret
  403480:	cbnz	x21, 403430 <ferror@plt+0x1b80>
  403484:	add	x19, x19, #0x1
  403488:	b	40340c <ferror@plt+0x1b5c>
  40348c:	mov	x0, #0x0                   	// #0
  403490:	b	403484 <ferror@plt+0x1bd4>
  403494:	mov	w0, #0xffffffea            	// #-22
  403498:	ret
  40349c:	mov	w0, #0xffffffea            	// #-22
  4034a0:	b	40346c <ferror@plt+0x1bbc>
  4034a4:	mov	w0, #0xffffffff            	// #-1
  4034a8:	b	40346c <ferror@plt+0x1bbc>
  4034ac:	cmp	x0, #0x0
  4034b0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4034b4:	b.eq	403550 <ferror@plt+0x1ca0>  // b.none
  4034b8:	stp	x29, x30, [sp, #-48]!
  4034bc:	mov	x29, sp
  4034c0:	stp	x19, x20, [sp, #16]
  4034c4:	mov	x20, x1
  4034c8:	stp	x21, x22, [sp, #32]
  4034cc:	cbz	x1, 403558 <ferror@plt+0x1ca8>
  4034d0:	mov	x22, x2
  4034d4:	mov	x19, x0
  4034d8:	mov	x0, #0x0                   	// #0
  4034dc:	ldrsb	w1, [x19]
  4034e0:	cbz	w1, 403528 <ferror@plt+0x1c78>
  4034e4:	cmp	x0, #0x0
  4034e8:	csel	x0, x0, x19, ne  // ne = any
  4034ec:	cmp	w1, #0x2c
  4034f0:	ldrsb	w1, [x19, #1]
  4034f4:	csel	x21, x19, xzr, eq  // eq = none
  4034f8:	cbnz	w1, 40353c <ferror@plt+0x1c8c>
  4034fc:	add	x21, x19, #0x1
  403500:	cmp	x0, x21
  403504:	b.cs	403560 <ferror@plt+0x1cb0>  // b.hs, b.nlast
  403508:	sub	x1, x21, x0
  40350c:	blr	x22
  403510:	tbnz	x0, #63, 40352c <ferror@plt+0x1c7c>
  403514:	ldr	x1, [x20]
  403518:	orr	x0, x1, x0
  40351c:	str	x0, [x20]
  403520:	ldrsb	w0, [x21]
  403524:	cbnz	w0, 403548 <ferror@plt+0x1c98>
  403528:	mov	w0, #0x0                   	// #0
  40352c:	ldp	x19, x20, [sp, #16]
  403530:	ldp	x21, x22, [sp, #32]
  403534:	ldp	x29, x30, [sp], #48
  403538:	ret
  40353c:	cbnz	x21, 403500 <ferror@plt+0x1c50>
  403540:	add	x19, x19, #0x1
  403544:	b	4034dc <ferror@plt+0x1c2c>
  403548:	mov	x0, #0x0                   	// #0
  40354c:	b	403540 <ferror@plt+0x1c90>
  403550:	mov	w0, #0xffffffea            	// #-22
  403554:	ret
  403558:	mov	w0, #0xffffffea            	// #-22
  40355c:	b	40352c <ferror@plt+0x1c7c>
  403560:	mov	w0, #0xffffffff            	// #-1
  403564:	b	40352c <ferror@plt+0x1c7c>
  403568:	stp	x29, x30, [sp, #-80]!
  40356c:	mov	x29, sp
  403570:	stp	x19, x20, [sp, #16]
  403574:	stp	x21, x22, [sp, #32]
  403578:	stp	x23, x24, [sp, #48]
  40357c:	str	xzr, [sp, #72]
  403580:	cbnz	x0, 40359c <ferror@plt+0x1cec>
  403584:	mov	w0, #0x0                   	// #0
  403588:	ldp	x19, x20, [sp, #16]
  40358c:	ldp	x21, x22, [sp, #32]
  403590:	ldp	x23, x24, [sp, #48]
  403594:	ldp	x29, x30, [sp], #80
  403598:	ret
  40359c:	str	w3, [x1]
  4035a0:	mov	x19, x0
  4035a4:	str	w3, [x2]
  4035a8:	mov	x23, x1
  4035ac:	mov	x21, x2
  4035b0:	mov	w22, w3
  4035b4:	bl	401860 <__errno_location@plt>
  4035b8:	str	wzr, [x0]
  4035bc:	mov	x20, x0
  4035c0:	add	x24, sp, #0x48
  4035c4:	ldrsb	w0, [x19]
  4035c8:	cmp	w0, #0x3a
  4035cc:	b.ne	403610 <ferror@plt+0x1d60>  // b.any
  4035d0:	add	x19, x19, #0x1
  4035d4:	mov	x1, x24
  4035d8:	mov	x0, x19
  4035dc:	mov	w2, #0xa                   	// #10
  4035e0:	bl	401730 <strtol@plt>
  4035e4:	str	w0, [x21]
  4035e8:	ldr	w0, [x20]
  4035ec:	cbnz	w0, 403608 <ferror@plt+0x1d58>
  4035f0:	ldr	x0, [sp, #72]
  4035f4:	cbz	x0, 403608 <ferror@plt+0x1d58>
  4035f8:	ldrsb	w1, [x0]
  4035fc:	cbnz	w1, 403608 <ferror@plt+0x1d58>
  403600:	cmp	x0, x19
  403604:	b.ne	403584 <ferror@plt+0x1cd4>  // b.any
  403608:	mov	w0, #0xffffffff            	// #-1
  40360c:	b	403588 <ferror@plt+0x1cd8>
  403610:	mov	x1, x24
  403614:	mov	x0, x19
  403618:	mov	w2, #0xa                   	// #10
  40361c:	bl	401730 <strtol@plt>
  403620:	str	w0, [x23]
  403624:	str	w0, [x21]
  403628:	ldr	w0, [x20]
  40362c:	cbnz	w0, 403608 <ferror@plt+0x1d58>
  403630:	ldr	x4, [sp, #72]
  403634:	cbz	x4, 403608 <ferror@plt+0x1d58>
  403638:	cmp	x4, x19
  40363c:	b.eq	403608 <ferror@plt+0x1d58>  // b.none
  403640:	ldrsb	w1, [x4]
  403644:	cmp	w1, #0x3a
  403648:	b.ne	40365c <ferror@plt+0x1dac>  // b.any
  40364c:	ldrsb	w1, [x4, #1]
  403650:	cbnz	w1, 403664 <ferror@plt+0x1db4>
  403654:	str	w22, [x21]
  403658:	b	403588 <ferror@plt+0x1cd8>
  40365c:	cmp	w1, #0x2d
  403660:	b.ne	403584 <ferror@plt+0x1cd4>  // b.any
  403664:	add	x19, x4, #0x1
  403668:	str	wzr, [x20]
  40366c:	str	xzr, [sp, #72]
  403670:	b	4035d4 <ferror@plt+0x1d24>
  403674:	stp	x29, x30, [sp, #-80]!
  403678:	mov	x29, sp
  40367c:	stp	x19, x20, [sp, #16]
  403680:	mov	x19, x1
  403684:	stp	x21, x22, [sp, #32]
  403688:	add	x22, sp, #0x40
  40368c:	str	x23, [sp, #48]
  403690:	add	x23, sp, #0x48
  403694:	cmp	x0, #0x0
  403698:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40369c:	b.ne	4036a8 <ferror@plt+0x1df8>  // b.any
  4036a0:	mov	w0, #0x0                   	// #0
  4036a4:	b	403730 <ferror@plt+0x1e80>
  4036a8:	mov	x1, x22
  4036ac:	bl	4022e8 <ferror@plt+0xa38>
  4036b0:	mov	x1, x23
  4036b4:	mov	x20, x0
  4036b8:	mov	x0, x19
  4036bc:	bl	4022e8 <ferror@plt+0xa38>
  4036c0:	mov	x19, x0
  4036c4:	ldp	x21, x0, [sp, #64]
  4036c8:	adds	x1, x21, x0
  4036cc:	b.eq	40372c <ferror@plt+0x1e7c>  // b.none
  4036d0:	cmp	x1, #0x1
  4036d4:	b.ne	4036f8 <ferror@plt+0x1e48>  // b.any
  4036d8:	cbz	x20, 4036e8 <ferror@plt+0x1e38>
  4036dc:	ldrsb	w1, [x20]
  4036e0:	cmp	w1, #0x2f
  4036e4:	b.eq	40372c <ferror@plt+0x1e7c>  // b.none
  4036e8:	cbz	x19, 4036a0 <ferror@plt+0x1df0>
  4036ec:	ldrsb	w1, [x19]
  4036f0:	cmp	w1, #0x2f
  4036f4:	b.eq	40372c <ferror@plt+0x1e7c>  // b.none
  4036f8:	cmp	x20, #0x0
  4036fc:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403700:	b.eq	4036a0 <ferror@plt+0x1df0>  // b.none
  403704:	cmp	x21, x0
  403708:	b.ne	4036a0 <ferror@plt+0x1df0>  // b.any
  40370c:	mov	x2, x21
  403710:	mov	x1, x19
  403714:	mov	x0, x20
  403718:	bl	401620 <strncmp@plt>
  40371c:	cbnz	w0, 4036a0 <ferror@plt+0x1df0>
  403720:	add	x0, x20, x21
  403724:	add	x19, x19, x21
  403728:	b	403694 <ferror@plt+0x1de4>
  40372c:	mov	w0, #0x1                   	// #1
  403730:	ldp	x19, x20, [sp, #16]
  403734:	ldp	x21, x22, [sp, #32]
  403738:	ldr	x23, [sp, #48]
  40373c:	ldp	x29, x30, [sp], #80
  403740:	ret
  403744:	stp	x29, x30, [sp, #-64]!
  403748:	mov	x29, sp
  40374c:	stp	x19, x20, [sp, #16]
  403750:	stp	x21, x22, [sp, #32]
  403754:	mov	x21, x1
  403758:	orr	x1, x0, x1
  40375c:	stp	x23, x24, [sp, #48]
  403760:	cbnz	x1, 403780 <ferror@plt+0x1ed0>
  403764:	adrp	x0, 403000 <ferror@plt+0x1750>
  403768:	add	x0, x0, #0xcc9
  40376c:	ldp	x19, x20, [sp, #16]
  403770:	ldp	x21, x22, [sp, #32]
  403774:	ldp	x23, x24, [sp, #48]
  403778:	ldp	x29, x30, [sp], #64
  40377c:	b	401680 <strdup@plt>
  403780:	mov	x23, x0
  403784:	mov	x22, x2
  403788:	cbnz	x0, 4037a8 <ferror@plt+0x1ef8>
  40378c:	mov	x0, x21
  403790:	mov	x1, x2
  403794:	ldp	x19, x20, [sp, #16]
  403798:	ldp	x21, x22, [sp, #32]
  40379c:	ldp	x23, x24, [sp, #48]
  4037a0:	ldp	x29, x30, [sp], #64
  4037a4:	b	401780 <strndup@plt>
  4037a8:	cbz	x21, 40376c <ferror@plt+0x1ebc>
  4037ac:	bl	401510 <strlen@plt>
  4037b0:	mov	x20, x0
  4037b4:	mvn	x0, x0
  4037b8:	cmp	x22, x0
  4037bc:	b.hi	40380c <ferror@plt+0x1f5c>  // b.pmore
  4037c0:	add	x24, x22, x20
  4037c4:	add	x0, x24, #0x1
  4037c8:	bl	4015f0 <malloc@plt>
  4037cc:	mov	x19, x0
  4037d0:	cbz	x0, 4037f4 <ferror@plt+0x1f44>
  4037d4:	mov	x2, x20
  4037d8:	mov	x1, x23
  4037dc:	bl	4014e0 <memcpy@plt>
  4037e0:	mov	x2, x22
  4037e4:	mov	x1, x21
  4037e8:	add	x0, x19, x20
  4037ec:	bl	4014e0 <memcpy@plt>
  4037f0:	strb	wzr, [x19, x24]
  4037f4:	mov	x0, x19
  4037f8:	ldp	x19, x20, [sp, #16]
  4037fc:	ldp	x21, x22, [sp, #32]
  403800:	ldp	x23, x24, [sp, #48]
  403804:	ldp	x29, x30, [sp], #64
  403808:	ret
  40380c:	mov	x19, #0x0                   	// #0
  403810:	b	4037f4 <ferror@plt+0x1f44>
  403814:	stp	x29, x30, [sp, #-32]!
  403818:	mov	x29, sp
  40381c:	stp	x19, x20, [sp, #16]
  403820:	mov	x20, x0
  403824:	mov	x19, x1
  403828:	cbz	x1, 40384c <ferror@plt+0x1f9c>
  40382c:	mov	x0, x1
  403830:	bl	401510 <strlen@plt>
  403834:	mov	x2, x0
  403838:	mov	x1, x19
  40383c:	mov	x0, x20
  403840:	ldp	x19, x20, [sp, #16]
  403844:	ldp	x29, x30, [sp], #32
  403848:	b	403744 <ferror@plt+0x1e94>
  40384c:	mov	x2, #0x0                   	// #0
  403850:	b	403838 <ferror@plt+0x1f88>
  403854:	stp	x29, x30, [sp, #-288]!
  403858:	mov	x29, sp
  40385c:	str	x19, [sp, #16]
  403860:	mov	x19, x0
  403864:	add	x0, sp, #0x120
  403868:	stp	x0, x0, [sp, #80]
  40386c:	add	x0, sp, #0xf0
  403870:	str	x0, [sp, #96]
  403874:	mov	w0, #0xffffffd0            	// #-48
  403878:	str	w0, [sp, #104]
  40387c:	mov	w0, #0xffffff80            	// #-128
  403880:	str	w0, [sp, #108]
  403884:	add	x0, sp, #0x48
  403888:	stp	x2, x3, [sp, #240]
  40388c:	ldp	x2, x3, [sp, #80]
  403890:	stp	x2, x3, [sp, #32]
  403894:	ldp	x2, x3, [sp, #96]
  403898:	stp	x2, x3, [sp, #48]
  40389c:	add	x2, sp, #0x20
  4038a0:	str	q0, [sp, #112]
  4038a4:	str	q1, [sp, #128]
  4038a8:	str	q2, [sp, #144]
  4038ac:	str	q3, [sp, #160]
  4038b0:	str	q4, [sp, #176]
  4038b4:	str	q5, [sp, #192]
  4038b8:	str	q6, [sp, #208]
  4038bc:	str	q7, [sp, #224]
  4038c0:	stp	x4, x5, [sp, #256]
  4038c4:	stp	x6, x7, [sp, #272]
  4038c8:	bl	401770 <vasprintf@plt>
  4038cc:	tbnz	w0, #31, 4038fc <ferror@plt+0x204c>
  4038d0:	ldr	x1, [sp, #72]
  4038d4:	sxtw	x2, w0
  4038d8:	mov	x0, x19
  4038dc:	bl	403744 <ferror@plt+0x1e94>
  4038e0:	mov	x19, x0
  4038e4:	ldr	x0, [sp, #72]
  4038e8:	bl	401740 <free@plt>
  4038ec:	mov	x0, x19
  4038f0:	ldr	x19, [sp, #16]
  4038f4:	ldp	x29, x30, [sp], #288
  4038f8:	ret
  4038fc:	mov	x19, #0x0                   	// #0
  403900:	b	4038ec <ferror@plt+0x203c>
  403904:	stp	x29, x30, [sp, #-80]!
  403908:	mov	x29, sp
  40390c:	stp	x23, x24, [sp, #48]
  403910:	ldr	x23, [x0]
  403914:	stp	x19, x20, [sp, #16]
  403918:	mov	x20, x0
  40391c:	stp	x21, x22, [sp, #32]
  403920:	ldrsb	w0, [x23]
  403924:	cbz	w0, 403950 <ferror@plt+0x20a0>
  403928:	mov	x0, x23
  40392c:	mov	x22, x1
  403930:	mov	x21, x2
  403934:	mov	w24, w3
  403938:	mov	x1, x2
  40393c:	bl	401790 <strspn@plt>
  403940:	add	x19, x23, x0
  403944:	ldrsb	w23, [x23, x0]
  403948:	cbnz	w23, 403958 <ferror@plt+0x20a8>
  40394c:	str	x19, [x20]
  403950:	mov	x19, #0x0                   	// #0
  403954:	b	4039c4 <ferror@plt+0x2114>
  403958:	cbz	w24, 403a0c <ferror@plt+0x215c>
  40395c:	adrp	x0, 403000 <ferror@plt+0x1750>
  403960:	mov	w1, w23
  403964:	add	x0, x0, #0xf9a
  403968:	bl	4017a0 <strchr@plt>
  40396c:	cbz	x0, 4039dc <ferror@plt+0x212c>
  403970:	add	x1, sp, #0x48
  403974:	add	x24, x19, #0x1
  403978:	mov	x0, x24
  40397c:	strb	w23, [sp, #72]
  403980:	strb	wzr, [sp, #73]
  403984:	bl	402350 <ferror@plt+0xaa0>
  403988:	add	x1, x19, x0
  40398c:	str	x0, [x22]
  403990:	ldrsb	w1, [x1, #1]
  403994:	cbz	w1, 40394c <ferror@plt+0x209c>
  403998:	cmp	w23, w1
  40399c:	b.ne	40394c <ferror@plt+0x209c>  // b.any
  4039a0:	add	x0, x0, #0x2
  4039a4:	add	x22, x19, x0
  4039a8:	ldrsb	w1, [x19, x0]
  4039ac:	cbz	w1, 4039bc <ferror@plt+0x210c>
  4039b0:	mov	x0, x21
  4039b4:	bl	4017a0 <strchr@plt>
  4039b8:	cbz	x0, 40394c <ferror@plt+0x209c>
  4039bc:	mov	x19, x24
  4039c0:	str	x22, [x20]
  4039c4:	mov	x0, x19
  4039c8:	ldp	x19, x20, [sp, #16]
  4039cc:	ldp	x21, x22, [sp, #32]
  4039d0:	ldp	x23, x24, [sp, #48]
  4039d4:	ldp	x29, x30, [sp], #80
  4039d8:	ret
  4039dc:	mov	x1, x21
  4039e0:	mov	x0, x19
  4039e4:	bl	402350 <ferror@plt+0xaa0>
  4039e8:	str	x0, [x22]
  4039ec:	add	x22, x19, x0
  4039f0:	ldrsb	w1, [x19, x0]
  4039f4:	cbz	w1, 403a04 <ferror@plt+0x2154>
  4039f8:	mov	x0, x21
  4039fc:	bl	4017a0 <strchr@plt>
  403a00:	cbz	x0, 40394c <ferror@plt+0x209c>
  403a04:	str	x22, [x20]
  403a08:	b	4039c4 <ferror@plt+0x2114>
  403a0c:	mov	x1, x21
  403a10:	mov	x0, x19
  403a14:	bl	401840 <strcspn@plt>
  403a18:	str	x0, [x22]
  403a1c:	add	x0, x19, x0
  403a20:	str	x0, [x20]
  403a24:	b	4039c4 <ferror@plt+0x2114>
  403a28:	stp	x29, x30, [sp, #-32]!
  403a2c:	mov	x29, sp
  403a30:	str	x19, [sp, #16]
  403a34:	mov	x19, x0
  403a38:	mov	x0, x19
  403a3c:	bl	401650 <fgetc@plt>
  403a40:	cmn	w0, #0x1
  403a44:	b.eq	403a60 <ferror@plt+0x21b0>  // b.none
  403a48:	cmp	w0, #0xa
  403a4c:	b.ne	403a38 <ferror@plt+0x2188>  // b.any
  403a50:	mov	w0, #0x0                   	// #0
  403a54:	ldr	x19, [sp, #16]
  403a58:	ldp	x29, x30, [sp], #32
  403a5c:	ret
  403a60:	mov	w0, #0x1                   	// #1
  403a64:	b	403a54 <ferror@plt+0x21a4>
  403a68:	stp	x29, x30, [sp, #-64]!
  403a6c:	mov	x29, sp
  403a70:	stp	x19, x20, [sp, #16]
  403a74:	adrp	x20, 414000 <ferror@plt+0x12750>
  403a78:	add	x20, x20, #0xdf0
  403a7c:	stp	x21, x22, [sp, #32]
  403a80:	adrp	x21, 414000 <ferror@plt+0x12750>
  403a84:	add	x21, x21, #0xde8
  403a88:	sub	x20, x20, x21
  403a8c:	mov	w22, w0
  403a90:	stp	x23, x24, [sp, #48]
  403a94:	mov	x23, x1
  403a98:	mov	x24, x2
  403a9c:	bl	4014a8 <memcpy@plt-0x38>
  403aa0:	cmp	xzr, x20, asr #3
  403aa4:	b.eq	403ad0 <ferror@plt+0x2220>  // b.none
  403aa8:	asr	x20, x20, #3
  403aac:	mov	x19, #0x0                   	// #0
  403ab0:	ldr	x3, [x21, x19, lsl #3]
  403ab4:	mov	x2, x24
  403ab8:	add	x19, x19, #0x1
  403abc:	mov	x1, x23
  403ac0:	mov	w0, w22
  403ac4:	blr	x3
  403ac8:	cmp	x20, x19
  403acc:	b.ne	403ab0 <ferror@plt+0x2200>  // b.any
  403ad0:	ldp	x19, x20, [sp, #16]
  403ad4:	ldp	x21, x22, [sp, #32]
  403ad8:	ldp	x23, x24, [sp, #48]
  403adc:	ldp	x29, x30, [sp], #64
  403ae0:	ret
  403ae4:	nop
  403ae8:	ret
  403aec:	nop
  403af0:	adrp	x2, 415000 <ferror@plt+0x13750>
  403af4:	mov	x1, #0x0                   	// #0
  403af8:	ldr	x2, [x2, #504]
  403afc:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403b00 <.fini>:
  403b00:	stp	x29, x30, [sp, #-16]!
  403b04:	mov	x29, sp
  403b08:	ldp	x29, x30, [sp], #16
  403b0c:	ret
