
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M300_W8/run.tcl
# read_verilog -sv runs/M300_W8/sum_signed.sv
# read_xdc runs/M300_W8/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2585483
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.203 ; gain = 241.801 ; free physical = 138298 ; free virtual = 209748
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.438; parent = 2373.280; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.281; parent = 3039.207; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W8/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W8/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3140.172 ; gain = 342.770 ; free physical = 138198 ; free virtual = 209650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.438; parent = 2373.280; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4113.250; parent = 3140.176; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3157.984 ; gain = 360.582 ; free physical = 138199 ; free virtual = 209650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.438; parent = 2373.280; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4131.062; parent = 3157.988; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3157.984 ; gain = 360.582 ; free physical = 138199 ; free virtual = 209650
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.438; parent = 2373.280; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4131.062; parent = 3157.988; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3157.984 ; gain = 0.000 ; free physical = 138199 ; free virtual = 209651
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W8/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W8/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.703 ; gain = 0.000 ; free physical = 138204 ; free virtual = 209655
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3317.703 ; gain = 0.000 ; free physical = 138207 ; free virtual = 209658
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3317.703 ; gain = 520.301 ; free physical = 138272 ; free virtual = 209723
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.462; parent = 2385.304; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.766; parent = 3285.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3317.703 ; gain = 520.301 ; free physical = 138273 ; free virtual = 209724
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.462; parent = 2385.304; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.766; parent = 3285.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3317.703 ; gain = 520.301 ; free physical = 138273 ; free virtual = 209724
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.462; parent = 2385.304; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.766; parent = 3285.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3317.703 ; gain = 520.301 ; free physical = 138279 ; free virtual = 209732
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.462; parent = 2385.304; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.766; parent = 3285.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 5     
	   2 Input   13 Bit       Adders := 9     
	   2 Input   12 Bit       Adders := 19    
	   2 Input   11 Bit       Adders := 37    
	   2 Input   10 Bit       Adders := 75    
	   2 Input    9 Bit       Adders := 150   
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 20    
	               11 Bit    Registers := 37    
	               10 Bit    Registers := 76    
	                9 Bit    Registers := 150   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3317.703 ; gain = 520.301 ; free physical = 138330 ; free virtual = 209789
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.462; parent = 2385.304; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.766; parent = 3285.691; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3676.016 ; gain = 878.613 ; free physical = 137846 ; free virtual = 209305
Synthesis current peak Physical Memory [PSS] (MB): peak = 3212.646; parent = 2958.519; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4649.094; parent = 3676.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3690.016 ; gain = 892.613 ; free physical = 137836 ; free virtual = 209295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3224.708; parent = 2970.581; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4663.094; parent = 3690.020; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3708.047 ; gain = 910.645 ; free physical = 137822 ; free virtual = 209281
Synthesis current peak Physical Memory [PSS] (MB): peak = 3231.165; parent = 2977.038; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.125; parent = 3708.051; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3720.922 ; gain = 923.520 ; free physical = 137835 ; free virtual = 209294
Synthesis current peak Physical Memory [PSS] (MB): peak = 3231.942; parent = 2977.815; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.000; parent = 3720.926; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3720.922 ; gain = 923.520 ; free physical = 137826 ; free virtual = 209285
Synthesis current peak Physical Memory [PSS] (MB): peak = 3231.958; parent = 2977.831; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.000; parent = 3720.926; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3720.922 ; gain = 923.520 ; free physical = 137840 ; free virtual = 209299
Synthesis current peak Physical Memory [PSS] (MB): peak = 3232.954; parent = 2978.827; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.000; parent = 3720.926; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3720.922 ; gain = 923.520 ; free physical = 137840 ; free virtual = 209299
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.017; parent = 2978.890; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.000; parent = 3720.926; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3720.922 ; gain = 923.520 ; free physical = 137841 ; free virtual = 209300
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.017; parent = 2978.890; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.000; parent = 3720.926; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3720.922 ; gain = 923.520 ; free physical = 137841 ; free virtual = 209300
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.017; parent = 2978.890; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.000; parent = 3720.926; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   599|
|3     |LUT1   |   299|
|4     |LUT2   |  2686|
|5     |FDRE   |  3044|
|6     |IBUF   |  2403|
|7     |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3720.922 ; gain = 923.520 ; free physical = 137842 ; free virtual = 209301
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.017; parent = 2978.890; children = 254.158
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4694.000; parent = 3720.926; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3720.922 ; gain = 763.801 ; free physical = 137842 ; free virtual = 209301
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3720.930 ; gain = 923.520 ; free physical = 137843 ; free virtual = 209302
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3734.859 ; gain = 0.000 ; free physical = 137954 ; free virtual = 209413
INFO: [Netlist 29-17] Analyzing 3003 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W8/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M300_W8/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3790.359 ; gain = 0.000 ; free physical = 137889 ; free virtual = 209348
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2404 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2403 instances

Synth Design complete, checksum: 666d6d17
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 3790.359 ; gain = 2085.777 ; free physical = 137999 ; free virtual = 209458
# report_utilization -file runs/M300_W8/util.rpt
# report_timing_summary -file runs/M300_W8/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4537.316 ; gain = 746.957 ; free physical = 137416 ; free virtual = 208875
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:10:09 2025...
