PPA Report for lfsr_parity_gen_pipeline.v (Module: lfsr_parity_gen_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 8
IO Count: 11
Cell Count: 46

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 899.28 MHz
Reg-to-Reg Critical Path Delay: 0.979 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
