Determining the location of the ModelSim executable...

Using: C:\intelFPGA\18.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ev20QUARTUS -c ev20QUARTUS --vector_source="C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/Waveform19.vwf" --testbench_file="C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/simulation/qsim/Waveform19.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Jun 07 00:45:59 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ev20QUARTUS -c ev20QUARTUS --vector_source="C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/Waveform19.vwf" --testbench_file="C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/simulation/qsim/Waveform19.vwf.vt"
Info (119004): Automatically selected device EP4CE15F23C6 for design ev20QUARTUS
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_kqa1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

t[2]" in vector source file when writing test bench files

    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:05

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/simulation/qsim/" ev20QUARTUS -c ev20QUARTUS

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Jun 07 00:46:11 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/simulation/qsim/" ev20QUARTUS -c ev20QUARTUS
Info (119004): Automatically selected device EP4CE15F23C6 for design ev20QUARTUS
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_kqa1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file ev20QUARTUS.vo in folder "C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4654 megabytes
    Info: Processing ended: Sun Jun 07 00:46:21 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/simulation/qsim/ev20QUARTUS.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/18.1/modelsim_ase/win32aloem/vsim -c -do ev20QUARTUS.do

Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do ev20QUARTUS.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:30 on Jun 07,2020
# vlog -work work ev20QUARTUS.vo 

# -- Compiling module ev20main

# 
# Top level modules:
# 	ev20main

# End time: 00:46:31 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:31 on Jun 07,2020
# vlog -work work Waveform19.vwf.vt 

# -- Compiling module ev20main_vlg_vec_tst
# 
# Top level modules:
# 	ev20main_vlg_vec_tst

# End time: 00:46:32 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ev20main_vlg_vec_tst 
# Start time: 00:46:35 on Jun 07,2020
# Loading work.ev20main_vlg_vec_tst
# Loading work.ev20main
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 10298 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25

# Simulation time: 0 ps

# Simulation time: 0 ps

# ** Note: $finish    : Waveform19.vwf.vt(104)
#    Time: 1 us  Iteration: 0  Instance: /ev20main_vlg_vec_tst

# End time: 00:46:45 on Jun 07,2020, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/Waveform19.vwf...

Reading C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/simulation/qsim/ev20QUARTUS.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/malen/Desktop/ELECTRONICA V/Electro_V/MicroEV20/simulation/qsim/ev20QUARTUS_20200607004646.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.