#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May  5 14:03:23 2025
# Process ID         : 28496
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/syn_test
# Command line       : vivado.exe -mode batch -source .\synth_con_wrapper.tcl
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/syn_test/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/syn_test\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 5100 MB
# Total Virtual      : 55721 MB
# Available Virtual  : 30472 MB
#-----------------------------------------------------------
source {.\synth_con_wrapper.tcl}
# create_project wrapper_proj ./wrapper_proj -part xc7z020clg484-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/syn_test/wrapper_proj'
# set_property target_language Verilog [current_project]
# add_files -norecurse {
#     ../rtl/wrapper.vhdl
#     ../rtl/conversion.vhdl
#     ../rtl/zigzag.vhd
#     ../rtl/quantization.v
#     ../rtl/dct8x8_chen_2d.sv
#     ../rtl/dct8_chen_ts.sv
#     ../rtl/fixed_adder.v
#     ../rtl/fixed_multiplier.v
#     ../rtl/fixed_point_array.vhd
# }
# set_property library work [get_files ../rtl/zigzag.vhd]
# set_property library work [get_files ../rtl/conversion.vhdl]
# set_property library work [get_files ../rtl/wrapper.vhdl]
# set_property library work [get_files ../rtl/fixed_point_array.vhd]
# set_property file_type SystemVerilog [get_files ../rtl/dct8x8_chen_2d.sv]
# set_property file_type SystemVerilog [get_files ../rtl/dct8_chen_ts.sv]
# update_compile_order -fileset sources_1
# set_property top wrapper [current_fileset]
# synth_design -top wrapper -part xc7z020clg484-1
Command: synth_design -top wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34872
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1133.477 ; gain = 463.422
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'a' is neither a static name nor a globally static expression [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/conversion.vhdl:68]
WARNING: [Synth 8-9112] actual for formal port 'a' is neither a static name nor a globally static expression [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/conversion.vhdl:75]
WARNING: [Synth 8-9112] actual for formal port 'a' is neither a static name nor a globally static expression [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/conversion.vhdl:82]
ERROR: [Synth 8-2716] syntax error near ':' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl:48]
ERROR: [Synth 8-2716] syntax error near ':' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl:51]
ERROR: [Synth 8-8892] 'dct_state' is already declared in this region [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl:148]
ERROR: [Synth 8-8933] 'dct_state' is not a variable [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl:154]
ERROR: [Synth 8-8933] 'dct_state' is not a variable [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl:185]
ERROR: [Synth 8-8933] 'dct_state' is not a variable [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl:199]
ERROR: [Synth 8-8899] 'dct_state' is illegal in an expression [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl:173]
INFO: [Synth 8-11252] unit 'wrapper_arch' is ignored due to previous errors [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl:241]
INFO: [Synth 8-10443] VHDL file 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl' is ignored due to errors
ERROR: [Synth 8-12189] Failed to read vhdl 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/wrapper.vhdl'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1232.012 ; gain = 561.957
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 3 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon May  5 14:03:37 2025...
