

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Thu May 22 18:56:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.096 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  159017425|  159017425|  0.636 sec|  0.636 sec|  159017425|  159017425|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                     |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_293_1   |  159017424|  159017424|   9938589|          -|          -|    16|        no|
        | + VITIS_LOOP_308_2  |    9785856|    9785856|     38226|          -|          -|   256|        no|
        +---------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:293]   --->   Operation 9 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_9, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_weight, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_8, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %kernel_input, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_6, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%voutput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %voutput" [cnn.cpp:289]   --->   Operation 13 'read' 'voutput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vweight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vweight" [cnn.cpp:289]   --->   Operation 14 'read' 'vweight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%vinput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vinput" [cnn.cpp:289]   --->   Operation 15 'read' 'vinput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln293 = store i5 0, i5 %i0" [cnn.cpp:293]   --->   Operation 16 'store' 'store_ln293' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln293 = br void %VITIS_LOOP_308_2" [cnn.cpp:293]   --->   Operation 17 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i0_1 = load i5 %i0" [cnn.cpp:293]   --->   Operation 18 'load' 'i0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln293 = icmp_eq  i5 %i0_1, i5 16" [cnn.cpp:293]   --->   Operation 19 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%i0_2 = add i5 %i0_1, i5 1" [cnn.cpp:293]   --->   Operation 20 'add' 'i0_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %icmp_ln293, void %VITIS_LOOP_308_2.split, void %for.end81" [cnn.cpp:293]   --->   Operation 21 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i5 %i0_1" [cnn.cpp:293]   --->   Operation 22 'trunc' 'trunc_ln293' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.94ns)   --->   "%call_ln300 = call void @load_weight_S0, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_0_3, i32 %weight_0_4, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_1_3, i32 %weight_1_4, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %weight_2_3, i32 %weight_2_4, i32 %weight_3_0, i32 %weight_3_1, i32 %weight_3_2, i32 %weight_3_3, i32 %weight_3_4, i32 %weight_4_0, i32 %weight_4_1, i32 %weight_4_2, i32 %weight_4_3, i32 %weight_4_4, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln293" [cnn.cpp:300]   --->   Operation 23 'call' 'call_ln300' <Predicate = (!icmp_ln293)> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [2/2] (2.08ns)   --->   "%call_ln307 = call void @load_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln293" [cnn.cpp:307]   --->   Operation 24 'call' 'call_ln307' <Predicate = (!icmp_ln293)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln357 = ret" [cnn.cpp:357]   --->   Operation 25 'ret' 'ret_ln357' <Predicate = (icmp_ln293)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln293 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [cnn.cpp:293]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [cnn.cpp:293]   --->   Operation 27 'specloopname' 'specloopname_ln293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln300 = call void @load_weight_S0, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_0_3, i32 %weight_0_4, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_1_3, i32 %weight_1_4, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %weight_2_3, i32 %weight_2_4, i32 %weight_3_0, i32 %weight_3_1, i32 %weight_3_2, i32 %weight_3_3, i32 %weight_3_4, i32 %weight_4_0, i32 %weight_4_1, i32 %weight_4_2, i32 %weight_4_3, i32 %weight_4_4, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln293" [cnn.cpp:300]   --->   Operation 28 'call' 'call_ln300' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln307 = call void @load_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln293" [cnn.cpp:307]   --->   Operation 29 'call' 'call_ln307' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln308 = br void %VITIS_LOOP_317_3" [cnn.cpp:308]   --->   Operation 30 'br' 'br_ln308' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.79>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i9 %add_ln308, void %VITIS_LOOP_317_3.split, i9 0, void %VITIS_LOOP_308_2.split" [cnn.cpp:308]   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.71ns)   --->   "%icmp_ln308 = icmp_eq  i9 %j, i9 256" [cnn.cpp:308]   --->   Operation 32 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.71ns)   --->   "%add_ln308 = add i9 %j, i9 1" [cnn.cpp:308]   --->   Operation 33 'add' 'add_ln308' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %icmp_ln308, void %VITIS_LOOP_317_3.split, void %for.inc79" [cnn.cpp:308]   --->   Operation 34 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln308 = trunc i9 %j" [cnn.cpp:308]   --->   Operation 35 'trunc' 'trunc_ln308' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (1.92ns)   --->   "%call_ln315 = call void @load_input_S0, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_0_5, i32 %input_0_6, i32 %input_0_7, i32 %input_0_8, i32 %input_0_9, i32 %input_0_10, i32 %input_0_11, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_1_5, i32 %input_1_6, i32 %input_1_7, i32 %input_1_8, i32 %input_1_9, i32 %input_1_10, i32 %input_1_11, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_2_5, i32 %input_2_6, i32 %input_2_7, i32 %input_2_8, i32 %input_2_9, i32 %input_2_10, i32 %input_2_11, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_3_5, i32 %input_3_6, i32 %input_3_7, i32 %input_3_8, i32 %input_3_9, i32 %input_3_10, i32 %input_3_11, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i32 %input_4_5, i32 %input_4_6, i32 %input_4_7, i32 %input_4_8, i32 %input_4_9, i32 %input_4_10, i32 %input_4_11, i32 %input_5_0, i32 %input_5_1, i32 %input_5_2, i32 %input_5_3, i32 %input_5_4, i32 %input_5_5, i32 %input_5_6, i32 %input_5_7, i32 %input_5_8, i32 %input_5_9, i32 %input_5_10, i32 %input_5_11, i32 %input_6_0, i32 %input_6_1, i32 %input_6_2, i32 %input_6_3, i32 %input_6_4, i32 %input_6_5, i32 %input_6_6, i32 %input_6_7, i32 %input_6_8, i32 %input_6_9, i32 %input_6_10, i32 %input_6_11, i32 %input_7_0, i32 %input_7_1, i32 %input_7_2, i32 %input_7_3, i32 %input_7_4, i32 %input_7_5, i32 %input_7_6, i32 %input_7_7, i32 %input_7_8, i32 %input_7_9, i32 %input_7_10, i32 %input_7_11, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln308" [cnn.cpp:315]   --->   Operation 36 'call' 'call_ln315' <Predicate = (!icmp_ln308)> <Delay = 1.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [2/2] (2.08ns)   --->   "%call_ln355 = call void @store_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln293" [cnn.cpp:355]   --->   Operation 37 'call' 'call_ln355' <Predicate = (icmp_ln308)> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln293 = store i5 %i0_2, i5 %i0" [cnn.cpp:293]   --->   Operation 38 'store' 'store_ln293' <Predicate = (icmp_ln308)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln315 = call void @load_input_S0, i32 %input_0_0, i32 %input_0_1, i32 %input_0_2, i32 %input_0_3, i32 %input_0_4, i32 %input_0_5, i32 %input_0_6, i32 %input_0_7, i32 %input_0_8, i32 %input_0_9, i32 %input_0_10, i32 %input_0_11, i32 %input_1_0, i32 %input_1_1, i32 %input_1_2, i32 %input_1_3, i32 %input_1_4, i32 %input_1_5, i32 %input_1_6, i32 %input_1_7, i32 %input_1_8, i32 %input_1_9, i32 %input_1_10, i32 %input_1_11, i32 %input_2_0, i32 %input_2_1, i32 %input_2_2, i32 %input_2_3, i32 %input_2_4, i32 %input_2_5, i32 %input_2_6, i32 %input_2_7, i32 %input_2_8, i32 %input_2_9, i32 %input_2_10, i32 %input_2_11, i32 %input_3_0, i32 %input_3_1, i32 %input_3_2, i32 %input_3_3, i32 %input_3_4, i32 %input_3_5, i32 %input_3_6, i32 %input_3_7, i32 %input_3_8, i32 %input_3_9, i32 %input_3_10, i32 %input_3_11, i32 %input_4_0, i32 %input_4_1, i32 %input_4_2, i32 %input_4_3, i32 %input_4_4, i32 %input_4_5, i32 %input_4_6, i32 %input_4_7, i32 %input_4_8, i32 %input_4_9, i32 %input_4_10, i32 %input_4_11, i32 %input_5_0, i32 %input_5_1, i32 %input_5_2, i32 %input_5_3, i32 %input_5_4, i32 %input_5_5, i32 %input_5_6, i32 %input_5_7, i32 %input_5_8, i32 %input_5_9, i32 %input_5_10, i32 %input_5_11, i32 %input_6_0, i32 %input_6_1, i32 %input_6_2, i32 %input_6_3, i32 %input_6_4, i32 %input_6_5, i32 %input_6_6, i32 %input_6_7, i32 %input_6_8, i32 %input_6_9, i32 %input_6_10, i32 %input_6_11, i32 %input_7_0, i32 %input_7_1, i32 %input_7_2, i32 %input_7_3, i32 %input_7_4, i32 %input_7_5, i32 %input_7_6, i32 %input_7_7, i32 %input_7_8, i32 %input_7_9, i32 %input_7_10, i32 %input_7_11, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln308" [cnn.cpp:315]   --->   Operation 39 'call' 'call_ln315' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln308 = call void @cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5, i8 %trunc_ln308, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_0_3, i32 %weight_0_4, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_1_3, i32 %weight_1_4, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %weight_2_3, i32 %weight_2_4, i32 %weight_3_0, i32 %weight_3_1, i32 %weight_3_2, i32 %weight_3_3, i32 %weight_3_4, i32 %weight_4_0, i32 %weight_4_1, i32 %weight_4_2, i32 %weight_4_3, i32 %weight_4_4, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i32 %input_0_0, i32 %input_0_4, i32 %input_0_8, i32 %input_1_0, i32 %input_1_4, i32 %input_1_8, i32 %input_2_0, i32 %input_2_4, i32 %input_2_8, i32 %input_3_0, i32 %input_3_4, i32 %input_3_8, i32 %input_4_0, i32 %input_4_4, i32 %input_4_8, i32 %input_5_0, i32 %input_5_4, i32 %input_5_8, i32 %input_6_0, i32 %input_6_4, i32 %input_6_8, i32 %input_7_0, i32 %input_7_4, i32 %input_7_8, i32 %input_0_1, i32 %input_0_5, i32 %input_0_9, i32 %input_1_1, i32 %input_1_5, i32 %input_1_9, i32 %input_2_1, i32 %input_2_5, i32 %input_2_9, i32 %input_3_1, i32 %input_3_5, i32 %input_3_9, i32 %input_4_1, i32 %input_4_5, i32 %input_4_9, i32 %input_5_1, i32 %input_5_5, i32 %input_5_9, i32 %input_6_1, i32 %input_6_5, i32 %input_6_9, i32 %input_7_1, i32 %input_7_5, i32 %input_7_9, i32 %input_0_2, i32 %input_0_6, i32 %input_0_10, i32 %input_1_2, i32 %input_1_6, i32 %input_1_10, i32 %input_2_2, i32 %input_2_6, i32 %input_2_10, i32 %input_3_2, i32 %input_3_6, i32 %input_3_10, i32 %input_4_2, i32 %input_4_6, i32 %input_4_10, i32 %input_5_2, i32 %input_5_6, i32 %input_5_10, i32 %input_6_2, i32 %input_6_6, i32 %input_6_10, i32 %input_7_2, i32 %input_7_6, i32 %input_7_10, i32 %input_0_3, i32 %input_0_7, i32 %input_0_11, i32 %input_1_3, i32 %input_1_7, i32 %input_1_11, i32 %input_2_3, i32 %input_2_7, i32 %input_2_11, i32 %input_3_3, i32 %input_3_7, i32 %input_3_11, i32 %input_4_3, i32 %input_4_7, i32 %input_4_11, i32 %input_5_3, i32 %input_5_7, i32 %input_5_11, i32 %input_6_3, i32 %input_6_7, i32 %input_6_11, i32 %input_7_3, i32 %input_7_7, i32 %input_7_11" [cnn.cpp:308]   --->   Operation 40 'call' 'call_ln308' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln308 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [cnn.cpp:308]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln308' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln308 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [cnn.cpp:308]   --->   Operation 42 'specloopname' 'specloopname_ln308' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln308 = call void @cnn_Pipeline_VITIS_LOOP_317_3_VITIS_LOOP_319_4_VITIS_LOOP_320_5, i8 %trunc_ln308, i32 %weight_0_0, i32 %weight_0_1, i32 %weight_0_2, i32 %weight_0_3, i32 %weight_0_4, i32 %weight_1_0, i32 %weight_1_1, i32 %weight_1_2, i32 %weight_1_3, i32 %weight_1_4, i32 %weight_2_0, i32 %weight_2_1, i32 %weight_2_2, i32 %weight_2_3, i32 %weight_2_4, i32 %weight_3_0, i32 %weight_3_1, i32 %weight_3_2, i32 %weight_3_3, i32 %weight_3_4, i32 %weight_4_0, i32 %weight_4_1, i32 %weight_4_2, i32 %weight_4_3, i32 %weight_4_4, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i32 %input_0_0, i32 %input_0_4, i32 %input_0_8, i32 %input_1_0, i32 %input_1_4, i32 %input_1_8, i32 %input_2_0, i32 %input_2_4, i32 %input_2_8, i32 %input_3_0, i32 %input_3_4, i32 %input_3_8, i32 %input_4_0, i32 %input_4_4, i32 %input_4_8, i32 %input_5_0, i32 %input_5_4, i32 %input_5_8, i32 %input_6_0, i32 %input_6_4, i32 %input_6_8, i32 %input_7_0, i32 %input_7_4, i32 %input_7_8, i32 %input_0_1, i32 %input_0_5, i32 %input_0_9, i32 %input_1_1, i32 %input_1_5, i32 %input_1_9, i32 %input_2_1, i32 %input_2_5, i32 %input_2_9, i32 %input_3_1, i32 %input_3_5, i32 %input_3_9, i32 %input_4_1, i32 %input_4_5, i32 %input_4_9, i32 %input_5_1, i32 %input_5_5, i32 %input_5_9, i32 %input_6_1, i32 %input_6_5, i32 %input_6_9, i32 %input_7_1, i32 %input_7_5, i32 %input_7_9, i32 %input_0_2, i32 %input_0_6, i32 %input_0_10, i32 %input_1_2, i32 %input_1_6, i32 %input_1_10, i32 %input_2_2, i32 %input_2_6, i32 %input_2_10, i32 %input_3_2, i32 %input_3_6, i32 %input_3_10, i32 %input_4_2, i32 %input_4_6, i32 %input_4_10, i32 %input_5_2, i32 %input_5_6, i32 %input_5_10, i32 %input_6_2, i32 %input_6_6, i32 %input_6_10, i32 %input_7_2, i32 %input_7_6, i32 %input_7_10, i32 %input_0_3, i32 %input_0_7, i32 %input_0_11, i32 %input_1_3, i32 %input_1_7, i32 %input_1_11, i32 %input_2_3, i32 %input_2_7, i32 %input_2_11, i32 %input_3_3, i32 %input_3_7, i32 %input_3_11, i32 %input_4_3, i32 %input_4_7, i32 %input_4_11, i32 %input_5_3, i32 %input_5_7, i32 %input_5_11, i32 %input_6_3, i32 %input_6_7, i32 %input_6_11, i32 %input_7_3, i32 %input_7_7, i32 %input_7_11" [cnn.cpp:308]   --->   Operation 43 'call' 'call_ln308' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln308 = br void %VITIS_LOOP_317_3" [cnn.cpp:308]   --->   Operation 44 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln355 = call void @store_output_S0, i32 %output_0_0, i32 %output_0_1, i32 %output_0_2, i32 %output_0_3, i32 %output_0_4, i32 %output_0_5, i32 %output_0_6, i32 %output_0_7, i32 %output_1_0, i32 %output_1_1, i32 %output_1_2, i32 %output_1_3, i32 %output_1_4, i32 %output_1_5, i32 %output_1_6, i32 %output_1_7, i32 %output_2_0, i32 %output_2_1, i32 %output_2_2, i32 %output_2_3, i32 %output_2_4, i32 %output_2_5, i32 %output_2_6, i32 %output_2_7, i32 %output_3_0, i32 %output_3_1, i32 %output_3_2, i32 %output_3_3, i32 %output_3_4, i32 %output_3_5, i32 %output_3_6, i32 %output_3_7, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln293" [cnn.cpp:355]   --->   Operation 45 'call' 'call_ln355' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln293 = br void %VITIS_LOOP_308_2" [cnn.cpp:293]   --->   Operation 46 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 5 bit ('i0', cnn.cpp:293) [160]  (0.000 ns)
	'store' operation 0 bit ('store_ln293', cnn.cpp:293) of constant 0 on local variable 'i0', cnn.cpp:293 [167]  (0.387 ns)

 <State 2>: 2.787ns
The critical path consists of the following:
	'load' operation 5 bit ('i0', cnn.cpp:293) on local variable 'i0', cnn.cpp:293 [170]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln293', cnn.cpp:293) [171]  (0.707 ns)
	'call' operation 0 bit ('call_ln307', cnn.cpp:307) to 'load_output_S0' [179]  (2.080 ns)

 <State 3>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 9 bit ('j', cnn.cpp:308) with incoming values : ('add_ln308', cnn.cpp:308) [182]  (0.387 ns)

 <State 4>: 2.795ns
The critical path consists of the following:
	'phi' operation 9 bit ('j', cnn.cpp:308) with incoming values : ('add_ln308', cnn.cpp:308) [182]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln308', cnn.cpp:308) [183]  (0.715 ns)
	'call' operation 0 bit ('call_ln315', cnn.cpp:315) to 'load_input_S0' [190]  (1.924 ns)
	blocking operation 0.156 ns on control path)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
