@article{DBLP:journals/tcsv/MinXC17,
 author = {Biao Min and
Zhe Xu and
Ray C. C. Cheung},
 bibsource = {dblp computer science bibliography, https://dblp.org},
 biburl = {https://dblp.org/rec/journals/tcsv/MinXC17.bib},
 doi = {10.1109/TCSVT.2016.2593618},
 journal = {IEEE Trans. Circuits Syst. Video Technol.},
 number = {12},
 pages = {2702--2713},
 timestamp = {Sat, 31 May 2025 01:00:00 +0200},
 title = {A Fully Pipelined Hardware Architecture for Intra Prediction of HEVC},
 url = {https://doi.org/10.1109/TCSVT.2016.2593618},
 volume = {27},
 year = {2017}
}
