===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.2899 seconds

  ----Wall Time----  ----Name----
    4.2226 ( 11.6%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.4987 (  9.6%)    Parse modules
    0.6794 (  1.9%)    Verify circuit
   19.2002 ( 52.9%)  'firrtl.circuit' Pipeline
    1.5179 (  4.2%)    'firrtl.module' Pipeline
    1.4180 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0999 (  0.3%)      LowerCHIRRTLPass
    0.1243 (  0.3%)    InferWidths
    0.8881 (  2.4%)    InferResets
    0.0569 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0933 (  0.3%)    WireDFT
    0.0954 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7894 (  2.2%)    LowerFIRRTLTypes
    7.9542 ( 21.9%)    'firrtl.module' Pipeline
    0.8672 (  2.4%)      ExpandWhens
    0.0229 (  0.1%)      RemoveInvalid
    6.5915 ( 18.2%)      Canonicalizer
    0.4725 (  1.3%)      InferReadWrite
    0.5765 (  1.6%)    Inliner
    1.1691 (  3.2%)    IMConstProp
    0.0711 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0639 (  0.2%)    BlackBoxReader
    0.0639 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8559 ( 13.4%)    'firrtl.module' Pipeline
    4.8559 ( 13.4%)      Canonicalizer
    0.4699 (  1.3%)    RemoveUnusedPorts
    0.0687 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4445 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.7805 ( 10.4%)  LowerFIRRTLToHW
    0.0686 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.1638 ( 11.5%)  'hw.module' Pipeline
    0.9342 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5613 (  7.1%)    Canonicalizer
    0.6683 (  1.8%)    HWCleanup
    0.8249 (  2.3%)  'hw.module' Pipeline
    0.0827 (  0.2%)    HWLegalizeModules
    0.7422 (  2.0%)    PrettifyVerilog
    3.8794 ( 10.7%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   36.2899 (100.0%)  Total

{
  totalTime: 36.317,
  maxMemory: 697716736
}
