{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 10 09:02:39 2020 " "Info: Processing started: Thu Sep 10 09:02:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Pwm -c Pwm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Pwm -c Pwm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_I " "Info: Assuming node \"Clk_I\" is an undefined clock" {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_I" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_Oo " "Info: Detected ripple clock \"clk_Oo\" as buffer" {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_Oo" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_I register register cpt_duty\[2\] cpt_duty\[7\] 420.17 MHz Internal " "Info: Clock \"Clk_I\" Internal fmax is restricted to 420.17 MHz between source register \"cpt_duty\[2\]\" and destination register \"cpt_duty\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.922 ns + Longest register register " "Info: + Longest register to register delay is 1.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt_duty\[2\] 1 REG LCFF_X1_Y18_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 4; REG Node = 'cpt_duty\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt_duty[2] } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.437 ns) 0.778 ns clk_duty_Oo~1 2 COMB LCCOMB_X1_Y18_N30 2 " "Info: 2: + IC(0.341 ns) + CELL(0.437 ns) = 0.778 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 2; COMB Node = 'clk_duty_Oo~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { cpt_duty[2] clk_duty_Oo~1 } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.179 ns LessThan2~0 3 COMB LCCOMB_X1_Y18_N4 8 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.179 ns; Loc. = LCCOMB_X1_Y18_N4; Fanout = 8; COMB Node = 'LessThan2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { clk_duty_Oo~1 LessThan2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.510 ns) 1.922 ns cpt_duty\[7\] 4 REG LCFF_X1_Y18_N23 3 " "Info: 4: + IC(0.233 ns) + CELL(0.510 ns) = 1.922 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 3; REG Node = 'cpt_duty\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { LessThan2~0 cpt_duty[7] } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.097 ns ( 57.08 % ) " "Info: Total cell delay = 1.097 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 42.92 % ) " "Info: Total interconnect delay = 0.825 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { cpt_duty[2] clk_duty_Oo~1 LessThan2~0 cpt_duty[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { cpt_duty[2] {} clk_duty_Oo~1 {} LessThan2~0 {} cpt_duty[7] {} } { 0.000ns 0.341ns 0.251ns 0.233ns } { 0.000ns 0.437ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I destination 4.315 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_I\" to destination register is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns clk_Oo 2 REG LCFF_X1_Y18_N3 3 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { Clk_I clk_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.000 ns) 2.753 ns clk_Oo~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.753 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { clk_Oo clk_Oo~clkctrl } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.315 ns cpt_duty\[7\] 4 REG LCFF_X1_Y18_N23 3 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 3; REG Node = 'cpt_duty\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk_Oo~clkctrl cpt_duty[7] } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.84 % ) " "Info: Total cell delay = 2.323 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 46.16 % ) " "Info: Total interconnect delay = 1.992 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl cpt_duty[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} cpt_duty[7] {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I source 4.315 ns - Longest register " "Info: - Longest clock path from clock \"Clk_I\" to source register is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns clk_Oo 2 REG LCFF_X1_Y18_N3 3 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { Clk_I clk_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.000 ns) 2.753 ns clk_Oo~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.753 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { clk_Oo clk_Oo~clkctrl } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.315 ns cpt_duty\[2\] 4 REG LCFF_X1_Y18_N13 4 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 4; REG Node = 'cpt_duty\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk_Oo~clkctrl cpt_duty[2] } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.84 % ) " "Info: Total cell delay = 2.323 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 46.16 % ) " "Info: Total interconnect delay = 1.992 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl cpt_duty[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} cpt_duty[2] {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl cpt_duty[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} cpt_duty[7] {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl cpt_duty[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} cpt_duty[2] {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { cpt_duty[2] clk_duty_Oo~1 LessThan2~0 cpt_duty[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { cpt_duty[2] {} clk_duty_Oo~1 {} LessThan2~0 {} cpt_duty[7] {} } { 0.000ns 0.341ns 0.251ns 0.233ns } { 0.000ns 0.437ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl cpt_duty[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} cpt_duty[7] {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl cpt_duty[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} cpt_duty[2] {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt_duty[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { cpt_duty[7] {} } {  } {  } "" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clk_Oo ARst_N_I Clk_I 4.593 ns register " "Info: tsu for register \"clk_Oo\" (data pin = \"ARst_N_I\", clock pin = \"Clk_I\") is 4.593 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.497 ns + Longest pin register " "Info: + Longest pin to register delay is 6.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ARst_N_I 1 PIN PIN_V2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 10; PIN Node = 'ARst_N_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ARst_N_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.123 ns) + CELL(0.438 ns) 6.413 ns clk_Oo~0 2 COMB LCCOMB_X1_Y18_N2 1 " "Info: 2: + IC(5.123 ns) + CELL(0.438 ns) = 6.413 ns; Loc. = LCCOMB_X1_Y18_N2; Fanout = 1; COMB Node = 'clk_Oo~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { ARst_N_I clk_Oo~0 } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.497 ns clk_Oo 3 REG LCFF_X1_Y18_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.497 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_Oo~0 clk_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 21.15 % ) " "Info: Total cell delay = 1.374 ns ( 21.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.123 ns ( 78.85 % ) " "Info: Total interconnect delay = 5.123 ns ( 78.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.497 ns" { ARst_N_I clk_Oo~0 clk_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.497 ns" { ARst_N_I {} ARst_N_I~combout {} clk_Oo~0 {} clk_Oo {} } { 0.000ns 0.000ns 5.123ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I destination 1.868 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_I\" to destination register is 1.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.537 ns) 1.868 ns clk_Oo 2 REG LCFF_X1_Y18_N3 3 " "Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { Clk_I clk_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.23 % ) " "Info: Total cell delay = 1.536 ns ( 82.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 17.77 % ) " "Info: Total interconnect delay = 0.332 ns ( 17.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { Clk_I clk_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.497 ns" { ARst_N_I clk_Oo~0 clk_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.497 ns" { ARst_N_I {} ARst_N_I~combout {} clk_Oo~0 {} clk_Oo {} } { 0.000ns 0.000ns 5.123ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { Clk_I clk_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.868 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_I Pwm clk_duty_Oo 10.511 ns register " "Info: tco from clock \"Clk_I\" to destination pin \"Pwm\" through register \"clk_duty_Oo\" is 10.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I source 4.315 ns + Longest register " "Info: + Longest clock path from clock \"Clk_I\" to source register is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns clk_Oo 2 REG LCFF_X1_Y18_N3 3 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { Clk_I clk_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.000 ns) 2.753 ns clk_Oo~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.753 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { clk_Oo clk_Oo~clkctrl } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.315 ns clk_duty_Oo 4 REG LCFF_X1_Y18_N29 2 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'clk_duty_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk_Oo~clkctrl clk_duty_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.84 % ) " "Info: Total cell delay = 2.323 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 46.16 % ) " "Info: Total interconnect delay = 1.992 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl clk_duty_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} clk_duty_Oo {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.946 ns + Longest register pin " "Info: + Longest register to pin delay is 5.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_duty_Oo 1 REG LCFF_X1_Y18_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'clk_duty_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_duty_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.284 ns) + CELL(2.662 ns) 5.946 ns Pwm 2 PIN PIN_D25 0 " "Info: 2: + IC(3.284 ns) + CELL(2.662 ns) = 5.946 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'Pwm'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.946 ns" { clk_duty_Oo Pwm } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 44.77 % ) " "Info: Total cell delay = 2.662 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.284 ns ( 55.23 % ) " "Info: Total interconnect delay = 3.284 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.946 ns" { clk_duty_Oo Pwm } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.946 ns" { clk_duty_Oo {} Pwm {} } { 0.000ns 3.284ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl clk_duty_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} clk_duty_Oo {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.946 ns" { clk_duty_Oo Pwm } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.946 ns" { clk_duty_Oo {} Pwm {} } { 0.000ns 3.284ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clk_duty_Oo ARst_N_I Clk_I -2.381 ns register " "Info: th for register \"clk_duty_Oo\" (data pin = \"ARst_N_I\", clock pin = \"Clk_I\") is -2.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I destination 4.315 ns + Longest register " "Info: + Longest clock path from clock \"Clk_I\" to destination register is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns clk_Oo 2 REG LCFF_X1_Y18_N3 3 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N3; Fanout = 3; REG Node = 'clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { Clk_I clk_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.000 ns) 2.753 ns clk_Oo~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(0.635 ns) + CELL(0.000 ns) = 2.753 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { clk_Oo clk_Oo~clkctrl } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.315 ns clk_duty_Oo 4 REG LCFF_X1_Y18_N29 2 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'clk_duty_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk_Oo~clkctrl clk_duty_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.84 % ) " "Info: Total cell delay = 2.323 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.992 ns ( 46.16 % ) " "Info: Total interconnect delay = 1.992 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl clk_duty_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} clk_duty_Oo {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.962 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ARst_N_I 1 PIN PIN_V2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 10; PIN Node = 'ARst_N_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ARst_N_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.107 ns) + CELL(0.275 ns) 6.234 ns clk_duty_Oo~0 2 COMB LCCOMB_X1_Y18_N26 1 " "Info: 2: + IC(5.107 ns) + CELL(0.275 ns) = 6.234 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 1; COMB Node = 'clk_duty_Oo~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { ARst_N_I clk_duty_Oo~0 } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 6.878 ns clk_duty_Oo~4 3 COMB LCCOMB_X1_Y18_N28 1 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 6.878 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 1; COMB Node = 'clk_duty_Oo~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { clk_duty_Oo~0 clk_duty_Oo~4 } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.962 ns clk_duty_Oo 4 REG LCFF_X1_Y18_N29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.962 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'clk_duty_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_duty_Oo~4 clk_duty_Oo } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/PWM/Top.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.604 ns ( 23.04 % ) " "Info: Total cell delay = 1.604 ns ( 23.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.358 ns ( 76.96 % ) " "Info: Total interconnect delay = 5.358 ns ( 76.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { ARst_N_I clk_duty_Oo~0 clk_duty_Oo~4 clk_duty_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { ARst_N_I {} ARst_N_I~combout {} clk_duty_Oo~0 {} clk_duty_Oo~4 {} clk_duty_Oo {} } { 0.000ns 0.000ns 5.107ns 0.251ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.315 ns" { Clk_I clk_Oo clk_Oo~clkctrl clk_duty_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.315 ns" { Clk_I {} Clk_I~combout {} clk_Oo {} clk_Oo~clkctrl {} clk_duty_Oo {} } { 0.000ns 0.000ns 0.332ns 0.635ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { ARst_N_I clk_duty_Oo~0 clk_duty_Oo~4 clk_duty_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { ARst_N_I {} ARst_N_I~combout {} clk_duty_Oo~0 {} clk_duty_Oo~4 {} clk_duty_Oo {} } { 0.000ns 0.000ns 5.107ns 0.251ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 10 09:02:39 2020 " "Info: Processing ended: Thu Sep 10 09:02:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
