INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W32_16 opened at Thu May 02 14:49:41 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command     ap_source done; 0.101 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.543 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.657 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.819 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/golden.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/golden.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/inputs.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/inputs.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/labels.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/labels.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/main.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/main.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_weights_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_weights_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/parameters.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/parameters.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 9.386 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 70.883 sec.
Command ap_source done; 71.722 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W32_16 opened at Thu May 02 15:05:22 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.542 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.625 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.778 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/golden.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/golden.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/inputs.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/inputs.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/labels.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/labels.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/main.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/main.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_weights_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_weights_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/parameters.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/parameters.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 53 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 77.169 sec.
Command ap_source done; 77.954 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W32_16 opened at Thu May 02 15:17:50 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.538 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.62 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.763 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/golden.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/golden.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/inputs.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/inputs.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/labels.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/labels.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/main.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/main.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_weights_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_weights_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/parameters.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/parameters.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 36.135 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 96.301 sec.
Command ap_source done; 97.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W32_16 opened at Thu May 02 15:20:20 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.101 sec.
Command     ap_source done; 0.101 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.558 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.64 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.787 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/golden.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/golden.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/inputs.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/inputs.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/labels.dat 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/labels.dat 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/main.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/main.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/cnn.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/conv_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_1_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2_weights.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_2_weights.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_weights_out.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/dense_weights_out.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/flat.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_1.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.cpp 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.cpp 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/max_pool_2.h 
Execute     is_encrypted C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/parameters.h 
Execute     is_xip C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/parameters.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 52.934 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 112.234 sec.
Command ap_source done; 113.027 sec.
Execute cleanup_all 
