# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exer6.srcs/sources_1/new/serial2parallel.vhd" \
"../../../../exer6.srcs/sources_1/new/shift_register.vhd" \
"../../../../exer6.srcs/sim_1/new/serial2parallel_tb.vhd" \

# Do not sort compile order
nosort
