#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jun 29 18:08:39 2024
# Process ID: 33964
# Current directory: D:/CelestiCall/Hardwares/IPModules/Proto_Star
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23000 D:\CelestiCall\Hardwares\IPModules\Proto_Star\Proto_Star.xpr
# Log file: D:/CelestiCall/Hardwares/IPModules/Proto_Star/vivado.log
# Journal file: D:/CelestiCall/Hardwares/IPModules/Proto_Star\vivado.jou
# Running On: DESKTOP-I4589KT, OS: Windows, CPU Frequency: 3693 MHz, CPU Physical cores: 12, Host memory: 34246 MB
#-----------------------------------------------------------
start_gui
open_project D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.xpr
INFO: [Project 1-313] Project file moved from 'D:/CelestiCall/Hardware and Low Level/FPGA Modules and IP/Proto_Star' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CelestiCall/Hardwares/Library_vivado'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'CPU_system_v_tpg_0_0' generated file not found 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_0/CPU_system_v_tpg_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'CPU_system_v_tpg_0_0' generated file not found 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_0/CPU_system_v_tpg_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'CPU_system_v_tpg_0_0' generated file not found 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_0/CPU_system_v_tpg_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'CPU_system_v_tpg_0_0' generated file not found 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_0/CPU_system_v_tpg_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'CPU_system_v_tpg_0_0' generated file not found 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_0/CPU_system_v_tpg_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1538.379 ; gain = 483.129
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/hdl/CPU_system_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/hdl/CPU_system_wrapper.v
open_bd_design {D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/CPU_system.bd}
Reading block design file <D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/CPU_system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:v_tpg:8.2 - v_tpg_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <CPU_system> from block design file <D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/CPU_system.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.637 ; gain = 110.383
startgroup
delete_bd_objs [get_bd_intf_nets v_tpg_0_m_axis_video] [get_bd_intf_nets v_tc_0_vtiming_out] [get_bd_intf_nets v_axi4s_vid_out_0_vid_io_out] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets rgb2dvi_0_TMDS_Clk_p] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_nets rgb2dvi_0_TMDS_Data_n] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets rgb2dvi_0_TMDS_Data_p] [get_bd_nets v_axi4s_vid_out_0_vtg_ce] [get_bd_nets rgb2dvi_0_TMDS_Clk_n]
delete_bd_objs [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_cells v_tpg_0] [get_bd_cells processing_system7_0] [get_bd_cells rgb2dvi_0] [get_bd_cells rst_ps7_0_100M] [get_bd_cells v_axi4s_vid_out_0] [get_bd_cells v_tc_0]
delete_bd_objs [get_bd_ports TMDS_Clk_n_0] [get_bd_ports TMDS_Clk_p_0] [get_bd_ports TMDS_Data_n_0] [get_bd_ports TMDS_Data_p_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports TMDS_Clk_n_0] [get_bd_ports TMDS_Clk_p_0] [get_bd_ports TMDS_Data_n_0] [get_bd_ports TMDS_Data_p_0]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells v_tpg_0] [get_bd_cells processing_system7_0] [get_bd_cells rgb2dvi_0] [get_bd_cells rst_ps7_0_100M] [get_bd_cells v_axi4s_vid_out_0] [get_bd_cells v_tc_0]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells ps7_0_axi_periph]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets rgb2dvi_0_TMDS_Clk_p] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_nets rgb2dvi_0_TMDS_Data_n] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets rgb2dvi_0_TMDS_Data_p] [get_bd_nets v_axi4s_vid_out_0_vtg_ce] [get_bd_nets rgb2dvi_0_TMDS_Clk_n]'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets v_tpg_0_m_axis_video] [get_bd_intf_nets v_tc_0_vtiming_out] [get_bd_intf_nets v_axi4s_vid_out_0_vid_io_out] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR]'
INFO: [Common 17-17] undo 'startgroup'
save_bd_design
Wrote  : <D:\CelestiCall\Hardwares\IPModules\Proto_Star\Proto_Star.srcs\sources_1\bd\CPU_system\CPU_system.bd> 
Wrote  : <D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/ui/bd_7fa7f226.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 12
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <D:\CelestiCall\Hardwares\IPModules\Proto_Star\Proto_Star.srcs\sources_1\bd\CPU_system\CPU_system.bd> 
Verilog Output written to : d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/synth/CPU_system.v
Verilog Output written to : d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/sim/CPU_system.v
Verilog Output written to : d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/hdl/CPU_system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/hw_handoff/CPU_system.hwh
Generated Hardware Definition File d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/synth/CPU_system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP CPU_system_v_tpg_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 73a706d95f61f16c to dir: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0.dcp to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0_sim_netlist.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0_sim_netlist.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0_stub.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0_stub.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_0/CPU_system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CPU_system_auto_pc_0, cache-ID = 73a706d95f61f16c; cache size = 3.604 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_system_v_tpg_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Jun 29 18:21:12 2024] Launched CPU_system_v_tpg_0_0_synth_1...
Run output will be captured here: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/CPU_system_v_tpg_0_0_synth_1/runme.log
[Sat Jun 29 18:21:12 2024] Launched synth_1...
Run output will be captured here: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1978.086 ; gain = 232.207
startgroup
delete_bd_objs [get_bd_intf_nets v_tpg_0_m_axis_video] [get_bd_intf_nets v_tc_0_vtiming_out] [get_bd_intf_nets v_axi4s_vid_out_0_vid_io_out] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_DDR]
delete_bd_objs [get_bd_nets rgb2dvi_0_TMDS_Clk_p] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_nets rgb2dvi_0_TMDS_Data_n] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets rgb2dvi_0_TMDS_Data_p] [get_bd_nets v_axi4s_vid_out_0_vtg_ce] [get_bd_nets rgb2dvi_0_TMDS_Clk_n]
delete_bd_objs [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_cells v_tpg_0] [get_bd_cells processing_system7_0] [get_bd_cells rgb2dvi_0] [get_bd_cells rst_ps7_0_100M] [get_bd_cells v_axi4s_vid_out_0] [get_bd_cells v_tc_0]
delete_bd_objs [get_bd_ports TMDS_Clk_n_0] [get_bd_ports TMDS_Clk_p_0] [get_bd_ports TMDS_Data_n_0] [get_bd_ports TMDS_Data_p_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list \
  CONFIG.PCW_EN_CLK1_PORT {1} \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {40} \
] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2047.766 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:8.2 v_tpg_0
endgroup
set_property location {2 504 -68} [get_bd_cells v_tpg_0]
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tpg_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/v_tpg_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK1_PORT {1} \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {40} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0
endgroup
set_property location {2 440 209} [get_bd_cells v_tc_0]
set_property -dict [list \
  CONFIG.HAS_AXI4_LITE {false} \
  CONFIG.enable_detection {false} \
] [get_bd_cells v_tc_0]
set_property CONFIG.VIDEO_MODE {480p} [get_bd_cells v_tc_0]
connect_bd_net [get_bd_pins v_tc_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {3 943 209} [get_bd_cells v_axi4s_vid_out_0]
set_property CONFIG.C_HAS_ASYNC_CLK {1} [get_bd_cells v_axi4s_vid_out_0]
connect_bd_intf_net [get_bd_intf_pins *tpg*/m_axis_video] [get_bd_intf_pins *axi4s_vid_out_*/video_in]
connect_bd_intf_net [get_bd_intf_pins *axi4s_vid_out*/vtiming_in] [get_bd_intf_pins v_tc*/vtiming_out]
connect_bd_net [get_bd_pins v_axi4s_vid_out*/aclk] [get_bd_pins processing_system7_*/FCLK_CLK0]
connect_bd_net [get_bd_pins v_tpg*/ap_rst_n] [get_bd_pins *axi4s_vid_out_*/aresetn]
connect_bd_net [get_bd_pins v_axi4s_vid_out*/vtg_ce] [get_bd_pins v_tc*/gen_clken]
connect_bd_net [get_bd_pins v_axi4s_vid_out*/vid_io_out_clk] [get_bd_pins processing_system7_*/FCLK_CLK1]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property location {4 1303 210} [get_bd_cells rgb2dvi_0]
set_property CONFIG.kClkRange {3} [get_bd_cells rgb2dvi_0]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2dvi_0/RGB]
connect_bd_net [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
make_bd_pins_external  [get_bd_pins rgb2dvi_0/TMDS_Clk_p]
WARNING: [BD 41-1306] The connection to interface pin </rgb2dvi_0/TMDS_Clk_p> is being overridden by the user with net <rgb2dvi_0_TMDS_Clk_p>. This pin will not be connected as a part of interface connection <TMDS>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rgb2dvi_0/TMDS_Clk_n]
WARNING: [BD 41-1306] The connection to interface pin </rgb2dvi_0/TMDS_Clk_n> is being overridden by the user with net <rgb2dvi_0_TMDS_Clk_n>. This pin will not be connected as a part of interface connection <TMDS>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rgb2dvi_0/TMDS_Data_p]
WARNING: [BD 41-1306] The connection to interface pin </rgb2dvi_0/TMDS_Data_p> is being overridden by the user with net <rgb2dvi_0_TMDS_Data_p>. This pin will not be connected as a part of interface connection <TMDS>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rgb2dvi_0/TMDS_Data_n]
WARNING: [BD 41-1306] The connection to interface pin </rgb2dvi_0/TMDS_Data_n> is being overridden by the user with net <rgb2dvi_0_TMDS_Data_n>. This pin will not be connected as a part of interface connection <TMDS>.
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
generate_target all [get_files  D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/CPU_system.bd]
INFO: [BD 41-1662] The design 'CPU_system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\CelestiCall\Hardwares\IPModules\Proto_Star\Proto_Star.srcs\sources_1\bd\CPU_system\CPU_system.bd> 
Wrote  : <D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/ui/bd_7fa7f226.ui> 
Verilog Output written to : d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/synth/CPU_system.v
Verilog Output written to : d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/sim/CPU_system.v
Verilog Output written to : d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/hdl/CPU_system_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-1971] File named "sim/CPU_system_v_tpg_0_1.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tpg_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
Exporting to file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/hw_handoff/CPU_system.hwh
Generated Hardware Definition File d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/synth/CPU_system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2118.164 ; gain = 39.891
catch { config_ip_cache -export [get_ips -all CPU_system_v_tpg_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_system_v_tpg_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 31448eb58e99a2ec to dir: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/3/1/31448eb58e99a2ec/CPU_system_v_tpg_0_0.dcp to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/3/1/31448eb58e99a2ec/CPU_system_v_tpg_0_0_sim_netlist.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/3/1/31448eb58e99a2ec/CPU_system_v_tpg_0_0_sim_netlist.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/3/1/31448eb58e99a2ec/CPU_system_v_tpg_0_0_stub.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/3/1/31448eb58e99a2ec/CPU_system_v_tpg_0_0_stub.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_tpg_0_1/CPU_system_v_tpg_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CPU_system_v_tpg_0_1, cache-ID = 31448eb58e99a2ec; cache size = 10.172 MB.
catch { config_ip_cache -export [get_ips -all CPU_system_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_system_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 73a706d95f61f16c to dir: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0.dcp to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0_sim_netlist.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0_sim_netlist.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0_stub.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/3/73a706d95f61f16c/CPU_system_auto_pc_0_stub.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_auto_pc_1/CPU_system_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CPU_system_auto_pc_1, cache-ID = 73a706d95f61f16c; cache size = 10.172 MB.
catch { config_ip_cache -export [get_ips -all CPU_system_rst_ps7_0_100M_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_system_rst_ps7_0_100M_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 760c7c39f91b2894 to dir: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/6/760c7c39f91b2894/CPU_system_rst_ps7_0_100M_1.dcp to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/6/760c7c39f91b2894/CPU_system_rst_ps7_0_100M_1_sim_netlist.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/6/760c7c39f91b2894/CPU_system_rst_ps7_0_100M_1_sim_netlist.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/6/760c7c39f91b2894/CPU_system_rst_ps7_0_100M_1_stub.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/7/6/760c7c39f91b2894/CPU_system_rst_ps7_0_100M_1_stub.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rst_ps7_0_100M_2/CPU_system_rst_ps7_0_100M_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CPU_system_rst_ps7_0_100M_2, cache-ID = 760c7c39f91b2894; cache size = 10.172 MB.
catch { config_ip_cache -export [get_ips -all CPU_system_v_tc_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_system_v_tc_0_2
catch { config_ip_cache -export [get_ips -all CPU_system_v_axi4s_vid_out_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_system_v_axi4s_vid_out_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fd71ef1612b7ed8b to dir: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/f/d/fd71ef1612b7ed8b/CPU_system_v_axi4s_vid_out_0_1.dcp to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/f/d/fd71ef1612b7ed8b/CPU_system_v_axi4s_vid_out_0_1_sim_netlist.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/f/d/fd71ef1612b7ed8b/CPU_system_v_axi4s_vid_out_0_1_sim_netlist.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/f/d/fd71ef1612b7ed8b/CPU_system_v_axi4s_vid_out_0_1_stub.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/f/d/fd71ef1612b7ed8b/CPU_system_v_axi4s_vid_out_0_1_stub.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_v_axi4s_vid_out_0_2/CPU_system_v_axi4s_vid_out_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CPU_system_v_axi4s_vid_out_0_2, cache-ID = fd71ef1612b7ed8b; cache size = 10.172 MB.
catch { config_ip_cache -export [get_ips -all CPU_system_rgb2dvi_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_system_rgb2dvi_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 44613a184dccd087 to dir: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/4/4/44613a184dccd087/CPU_system_rgb2dvi_0_1.dcp to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/4/4/44613a184dccd087/CPU_system_rgb2dvi_0_1_sim_netlist.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/4/4/44613a184dccd087/CPU_system_rgb2dvi_0_1_sim_netlist.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/4/4/44613a184dccd087/CPU_system_rgb2dvi_0_1_stub.v to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/ip/2023.2/4/4/44613a184dccd087/CPU_system_rgb2dvi_0_1_stub.vhdl to d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/ip/CPU_system_rgb2dvi_0_2/CPU_system_rgb2dvi_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CPU_system_rgb2dvi_0_2, cache-ID = 44613a184dccd087; cache size = 10.172 MB.
export_ip_user_files -of_objects [get_files D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/CPU_system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/CPU_system.bd]
launch_runs CPU_system_processing_system7_0_3_synth_1 CPU_system_v_tc_0_2_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: CPU_system_v_tc_0_2
[Sat Jun 29 18:41:15 2024] Launched CPU_system_processing_system7_0_3_synth_1, CPU_system_v_tc_0_2_synth_1...
Run output will be captured here:
CPU_system_processing_system7_0_3_synth_1: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/CPU_system_processing_system7_0_3_synth_1/runme.log
CPU_system_v_tc_0_2_synth_1: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/CPU_system_v_tc_0_2_synth_1/runme.log
export_simulation -of_objects [get_files D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/CPU_system.bd] -directory D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.ip_user_files/sim_scripts -ip_user_files_dir D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.ip_user_files -ipstatic_source_dir D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/compile_simlib/modelsim} {questa=D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/compile_simlib/questa} {riviera=D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/compile_simlib/riviera} {activehdl=D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/CPU_system.bd] -top
add_files -norecurse d:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.gen/sources_1/bd/CPU_system/hdl/CPU_system_wrapper.v
make_wrapper -files [get_files D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.srcs/sources_1/bd/CPU_system/CPU_system.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Jun 29 18:52:25 2024] Launched synth_1...
Run output will be captured here: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Sat Jun 29 18:57:08 2024] Launched impl_1...
Run output will be captured here: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Jun 29 19:02:13 2024] Launched impl_1...
Run output will be captured here: D:/CelestiCall/Hardwares/IPModules/Proto_Star/Proto_Star.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/CelestiCall/Hardwares/IPModules/Proto_Star/CPU_system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/CelestiCall/Hardwares/IPModules/Proto_Star/CPU_system_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/CelestiCall/Hardwares/IPModules/Proto_Star/CPU_system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 1 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 29 22:24:00 2024...
