m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/Simucam_USB_3.0_Development/Hardware_FTDI_v2/Hardware_Project/Avalon/FTDI/model
Eavalon_buffer_l_stimuli
Z0 w1544719835
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development
Z5 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd
Z6 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd
l0
L5
VGBQMag0M>1dL24Z0GoiV;3
!s100 FOHiGj>FWLifjlfiMeC9O0
Z7 OV;C;10.5b;63
32
Z8 !s110 1545336400
!i10b 1
Z9 !s108 1545336400.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_L_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 23 avalon_buffer_l_stimuli 0 22 GBQMag0M>1dL24Z0GoiV;3
l57
L20
V2mLV26Xk@o5jADYQRY:z71
!s100 =mOdz3e^;^Cli?gSYjj910
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eavalon_buffer_r_stimuli
R0
R1
R2
R3
R4
Z15 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd
Z16 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd
l0
L5
VOMzeC^Nd?D7J=RaQ7=c>`2
!s100 f`WK0]II6?1^e_[ZFOA@z1
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd|
Z18 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/avalon_buffer_R_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z19 DEx4 work 23 avalon_buffer_r_stimuli 0 22 OMzeC^Nd?D7J=RaQ7=c>`2
l57
L20
VBnEhdJji;DIF3c?UPBFC>1
!s100 fkCd[AZkGXH>P94NPB42e1
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Pavalon_mm_spacewire_pkg
R1
R2
R3
Z20 w1544580623
Z21 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
l0
L5
V6<Ofg`YoP1i0AZ]W`MjnM0
!s100 kAaWo0VY:1VQ=ZfjiIcoS3
R7
32
Z22 !s110 1544709966
!i10b 1
Z23 !s108 1544709966.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_spacewire_read_ent
Z24 w1544580612
Z25 DPx4 work 33 avalon_mm_spacewire_registers_pkg 0 22 B>LgijYRY74JVFbK4kZE11
Z26 DPx4 work 23 avalon_mm_spacewire_pkg 0 22 6<Ofg`YoP1i0AZ]W`MjnM0
R1
R2
R3
R21
Z27 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
Z28 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
l0
L8
VZ9`i`nWke>_jdn:BJ9bEW1
!s100 imIQaY@zfCQDgD_>dec8Q0
R7
32
R22
!i10b 1
R23
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
Z30 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
!i113 1
R12
R13
Artl
R25
R26
R1
R2
R3
Z31 DEx4 work 28 avalon_mm_spacewire_read_ent 0 22 Z9`i`nWke>_jdn:BJ9bEW1
l23
L19
VahUeM?PAN48f:k;z3iC?B0
!s100 V6nKNo^c0YFkE3>4CbDfF1
R7
32
R22
!i10b 1
R23
R29
R30
!i113 1
R12
R13
Pavalon_mm_spacewire_registers_pkg
R1
R2
R3
Z32 w1544631576
R21
Z33 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
Z34 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
l0
L5
VB>LgijYRY74JVFbK4kZE11
!s100 NflOUaXJZklj69f_CeU;?1
R7
32
Z35 !s110 1544709965
!i10b 1
Z36 !s108 1544709965.000000
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
Z38 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R25
R1
R2
R3
l0
L129
V?OAHOY`fhhUBfkN^lGIR20
!s100 3NL5CJdVE1EEkLlJ]Nl5z1
R7
32
R35
!i10b 1
R36
R37
R38
!i113 1
R12
R13
Eavalon_mm_spacewire_write_ent
Z39 w1544580793
R25
R26
R1
R2
R3
R21
Z40 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
Z41 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
l0
L8
VcXbezF=EF<<TJSPQe]]:b3
!s100 gYULFP=LMU;mR6@=eOEZ03
R7
32
R22
!i10b 1
R23
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
Z43 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
!i113 1
R12
R13
Artl
R25
R26
R1
R2
R3
Z44 DEx4 work 29 avalon_mm_spacewire_write_ent 0 22 cXbezF=EF<<TJSPQe]]:b3
l20
L18
V>9Rl?[QWE3Sm=kCG`N>2B2
!s100 QW=6LH74U3n9l;6B069S^3
R7
32
R22
!i10b 1
R23
R42
R43
!i113 1
R12
R13
Pavalon_mm_windowing_pkg
R1
R2
R3
R20
R21
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
l0
L5
VYhNMhRhV4lTdUdT2ifiNO3
!s100 TY?l7GJ8MXAJkhW]9iF6?0
R7
32
R22
!i10b 1
R23
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_windowing_write_ent
Z45 w1544712928
Z46 DPx4 work 23 avalon_mm_windowing_pkg 0 22 YhNMhRhV4lTdUdT2ifiNO3
R1
R2
R3
R21
Z47 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
Z48 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
l0
L7
V`c>i2IT^@i50JG7nI758_3
!s100 l:_n9JIYhG^>=8z3TRm:<2
R7
32
Z49 !s110 1544712936
!i10b 1
Z50 !s108 1544712936.000000
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
Z52 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
!i113 1
R12
R13
Artl
R46
R1
R2
R3
Z53 DEx4 work 29 avalon_mm_windowing_write_ent 0 22 `c>i2IT^@i50JG7nI758_3
l25
L20
VXX[mgB>_F^?5?QQPdaj@?1
!s100 f=dI9D7PdZ<@ZomeFR93G1
R7
32
R49
!i10b 1
R50
R51
R52
!i113 1
R12
R13
Eavalon_stimuli
Z54 w1544629597
R1
R2
R3
R21
Z55 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd
Z56 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd
l0
L5
V8oHc5Hzlf:nnbc=jF<KZ83
!s100 IHJ55O0nO4c2NBiR]J2I:2
R7
32
Z57 !s110 1544632060
!i10b 1
Z58 !s108 1544632060.000000
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd|
Z60 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Testbench/avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 14 avalon_stimuli 0 22 8oHc5Hzlf:nnbc=jF<KZ83
l14
L12
VhVL:XHzN?PXj=>aQK9a>33
!s100 ^]URz9zORP^664aDlU0E30
R7
32
R57
!i10b 1
R58
R59
R60
!i113 1
R12
R13
Ecomm_v1_01_top
Z61 w1544710857
Z62 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z63 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R25
R26
R46
R1
R2
R3
R21
Z64 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/comm_v1_01_top.vhd
Z65 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/comm_v1_01_top.vhd
l0
L20
VD7?fHnmDlEY@_M7CXh=F20
!s100 BYO<>?]AXY8JKa1KSoB2:2
R7
32
Z66 !s110 1544711141
!i10b 1
Z67 !s108 1544711141.000000
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/comm_v1_01_top.vhd|
Z69 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/comm_v1_01_top.vhd|
!i113 1
R12
R13
Artl
Z70 DEx4 work 13 spw_codec_ent 0 22 mM9Bb;F8@F>1hY04bEK4H3
Z71 DEx4 work 19 data_controller_ent 0 22 FUzo:4[P[o3KM6A<DYLI?0
Z72 DPx4 work 18 windowing_fifo_pkg 0 22 ?kea1T2[W`L2efh1T3T943
Z73 DEx4 work 20 windowing_buffer_ent 0 22 cFQh;@W3L0?C1Fh9iSW0n1
R53
R44
R31
R62
R63
R25
R26
R46
R1
R2
R3
Z74 DEx4 work 14 comm_v1_01_top 0 22 D7?fHnmDlEY@_M7CXh=F20
l109
L46
VYIn1]SoG38GBoio<;57Zz3
!s100 DSllbI=d7kGZ6IlZg:XOX0
R7
32
R66
!i10b 1
R67
R68
R69
!i113 1
R12
R13
Econfig_avalon_stimuli
R0
R25
R1
R2
R3
R4
Z75 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd
Z76 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd
l0
L7
VdCn3?1bHd2Ye59=ocKX7Z3
!s100 7?dhYc;2^@ll_WooJSGk[1
R7
32
Z77 !s110 1545336399
!i10b 1
Z78 !s108 1545336397.000000
Z79 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd|
Z80 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/config_avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R25
R1
R2
R3
Z81 DEx4 work 21 config_avalon_stimuli 0 22 dCn3?1bHd2Ye59=ocKX7Z3
l41
L24
Vzbc9V_aQoJ7O<a>gDFQ143
!s100 QKiQ9R`e>@X:6zTKbBhRo3
R7
32
R77
!i10b 1
R78
R79
R80
!i113 1
R12
R13
Edata_controller_ent
Z82 w1544708915
R1
R2
R3
R21
Z83 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_ent.vhd
Z84 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_ent.vhd
l0
L5
VFUzo:4[P[o3KM6A<DYLI?0
!s100 @2WS=E::JGk``BSP1jR=S2
R7
32
Z85 !s110 1544709967
!i10b 1
Z86 !s108 1544709967.000000
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_ent.vhd|
Z88 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R71
l59
L29
V^LiYe8ARaVViVia>Z3X@;3
!s100 J>DL8FlT0kon@Z0:1eF`O2
R7
32
R85
!i10b 1
R86
R87
R88
!i113 1
R12
R13
Pdata_controller_pkg
R1
R2
R3
Z89 w1544631650
R21
Z90 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_pkg.vhd
Z91 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_pkg.vhd
l0
L5
VRga=V477L<ec3>FiHG<iV2
!s100 BH3=IZ^m:VHFjN;A3jPn70
R7
32
R85
!i10b 1
R86
Z92 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_pkg.vhd|
Z93 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/DATA_CONTROLLER/data_controller_pkg.vhd|
!i113 1
R12
R13
Bbody
DPx4 work 19 data_controller_pkg 0 22 Rga=V477L<ec3>FiHG<iV2
R1
R2
R3
l0
L55
VJ^F0dni9c99@XZWhA^V4k1
!s100 O6MkVjI@HHZdLN3n_o__A0
R7
32
R85
!i10b 1
R86
R92
R93
!i113 1
R12
R13
Espw_codec_ent
R20
R63
R62
R1
R2
R3
R21
Z94 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec.vhd
Z95 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec.vhd
l0
L8
VmM9Bb;F8@F>1hY04bEK4H3
!s100 2b3eY?Y:@8XN6U3cHK=zF0
R7
32
Z96 !s110 1544709969
!i10b 1
Z97 !s108 1544709969.000000
Z98 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec.vhd|
Z99 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec.vhd|
!i113 1
R12
R13
Artl
Z100 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R63
R62
R1
R2
R3
R70
l28
L26
V:EZI17JhO9R9PoYA6[44G0
!s100 W1jF3Vd^G]:8m9<R4D4jP1
R7
32
R96
!i10b 1
R97
R98
R99
!i113 1
R12
R13
Pspw_codec_pkg
R62
R1
R2
R3
R20
R21
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R7
32
Z101 !s110 1544709968
!i10b 1
Z102 !s108 1544709968.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R12
R13
Espwlink
Z103 w1544112588
R62
R1
R2
R3
R21
Z104 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z105 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R7
32
R101
!i10b 1
R102
Z106 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z107 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R12
R13
Aspwlink_arch
R62
R1
R2
R3
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R7
32
R101
!i10b 1
R102
R106
R107
!i113 1
R12
R13
Pspwpkg
R2
R3
R103
R21
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R7
32
R85
!i10b 1
R86
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R12
R13
Espwram
R103
R1
R2
R3
R21
Z108 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z109 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R7
32
R85
!i10b 1
R86
Z110 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z111 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R12
R13
Aspwram_arch
R1
R2
R3
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R7
32
R85
!i10b 1
R86
R110
R111
!i113 1
R12
R13
Espwrecv
R103
R62
R1
R2
R3
R21
Z112 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z113 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R7
32
R85
!i10b 1
R86
Z114 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z115 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R12
R13
Aspwrecv_arch
R62
R1
R2
R3
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R7
32
R85
!i10b 1
R86
R114
R115
!i113 1
R12
R13
Espwrecvfront_fast
R103
R62
R1
R2
R3
R21
Z116 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z117 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R7
32
R101
!i10b 1
R102
Z118 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z119 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R62
R1
R2
R3
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R7
32
R101
!i10b 1
R102
R118
R119
!i113 1
R12
R13
Espwrecvfront_generic
R103
R1
R2
R3
R21
Z120 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z121 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R7
32
R101
!i10b 1
R102
Z122 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z123 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R1
R2
R3
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R7
32
R101
!i10b 1
R102
R122
R123
!i113 1
R12
R13
Espwstream
R103
R62
R1
R2
R3
R21
Z124 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z125 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R7
32
R101
!i10b 1
R102
Z126 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z127 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R12
R13
Aspwstream_arch
R62
R1
R2
R3
R100
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R7
32
R101
!i10b 1
R102
R126
R127
!i113 1
R12
R13
Espwxmit
R103
R62
R1
R2
R3
R21
Z128 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z129 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R7
32
R101
!i10b 1
R102
Z130 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z131 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R12
R13
Aspwxmit_arch
R62
R1
R2
R3
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R7
32
R101
!i10b 1
R102
R130
R131
!i113 1
R12
R13
Espwxmit_fast
R103
R62
R1
R2
R3
R21
Z132 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z133 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R7
32
R101
!i10b 1
R102
Z134 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z135 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R12
R13
Aspwxmit_fast_arch
R62
R1
R2
R3
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R7
32
R101
!i10b 1
R102
R134
R135
!i113 1
R12
R13
Estreamtest
R103
R62
R1
R2
R3
R21
Z136 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z137 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R7
32
R101
!i10b 1
R102
Z138 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z139 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R12
R13
Astreamtest_arch
R62
R1
R2
R3
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R7
32
R101
!i10b 1
R102
R138
R139
!i113 1
R12
R13
Esyncdff
R103
R2
R3
R21
Z140 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z141 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R7
32
R85
!i10b 1
R86
Z142 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z143 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R12
R13
Asyncdff_arch
R2
R3
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R7
32
R85
!i10b 1
R86
R142
R143
!i113 1
R12
R13
Etestbench_top
R0
R1
R2
R3
R4
Z144 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd
Z145 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R7
32
R8
!i10b 1
R9
Z146 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd|
Z147 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_1/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R62
R63
R26
R46
R74
R14
R19
R25
R81
R1
R2
R3
Z148 DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l45
L8
Z149 Ve1?EiY;fjgl0jf[_HD8m=2
Z150 !s100 5[]]@aPHlHB@K49>d@Aa@2
R7
32
R8
!i10b 1
R9
R146
R147
!i113 1
R12
R13
Ewindowing_buffer_ent
Z151 w1544661248
R72
R1
R2
R3
R21
Z152 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_buffer_ent.vhd
Z153 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_buffer_ent.vhd
l0
L8
VcFQh;@W3L0?C1Fh9iSW0n1
!s100 _cB:D`BD7KdHfj4l6<Bdf1
R7
32
R85
!i10b 1
R86
Z154 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
Z155 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z156 DEx4 work 23 windowing_mask_fifo_ent 0 22 D;3W4jJ_F8S`LSYW9>@hL3
Z157 DEx4 work 23 windowing_data_fifo_ent 0 22 aU2B`Z55COCGN2hGE=enM1
R72
R1
R2
R3
R73
l69
L25
V1NE3PVF>cN:fb7>RE2=>C0
!s100 24n:Zdi4nC8@0mm`H`zTD2
R7
32
R85
!i10b 1
R86
R154
R155
!i113 1
R12
R13
Ewindowing_data_fifo_ent
Z158 w1544141537
R72
R1
R2
R3
R21
Z159 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
Z160 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
l0
L7
VaU2B`Z55COCGN2hGE=enM1
!s100 c5;m@K;b]1aHF5L3TCXo70
R7
32
R85
!i10b 1
R23
Z161 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
Z162 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z163 DEx4 work 22 windowing_data_sc_fifo 0 22 eJQCLm]]J7hF@=P?W[lDa3
R72
R1
R2
R3
R157
l24
L18
VoR199b?ZO1AickZbCI@WO1
!s100 UeoAU?kWk5Sd6d6]jNBeJ2
R7
32
R85
!i10b 1
R23
R161
R162
!i113 1
R12
R13
Ewindowing_data_sc_fifo
Z164 w1544131918
R2
R3
R21
Z165 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
Z166 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
l0
L43
VeJQCLm]]J7hF@=P?W[lDa3
!s100 jA1gS4a[RPagEhOD@[X7:1
R7
32
R22
!i10b 1
R23
Z167 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
Z168 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R163
l96
L60
ViIGS0XRPIk[[fQ6<z`A[C0
!s100 ?V><2>5:8WR7dhLg2NU[=3
R7
32
R22
!i10b 1
R23
R167
R168
!i113 1
R12
R13
Pwindowing_fifo_pkg
R1
R2
R3
Z169 w1544631629
R21
Z170 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
Z171 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
l0
L5
V?kea1T2[W`L2efh1T3T943
!s100 AW`PTQW;[m>mXjZ:?DN7M1
R7
32
R22
!i10b 1
R23
Z172 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
Z173 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
!i113 1
R12
R13
Bbody
R72
R1
R2
R3
l0
L73
VL<CXnKeFJi]BR1oQ59UI;1
!s100 of_SO5Qk6A91_Qc=mKJ5Y0
R7
32
R22
!i10b 1
R23
R172
R173
!i113 1
R12
R13
Ewindowing_mask_fifo_ent
R158
R72
R1
R2
R3
R21
Z174 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
Z175 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
l0
L7
VD;3W4jJ_F8S`LSYW9>@hL3
!s100 Eg9HMNDl4ch4WmCM?;zgQ1
R7
32
R85
!i10b 1
R86
Z176 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
Z177 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z178 DEx4 work 22 windowing_mask_sc_fifo 0 22 4@bjVhb@O3DXTkK>1l9c^3
R72
R1
R2
R3
R156
l24
L18
V>6L^[Mf[0@GJzMMm]zb>T1
!s100 `@=fdhR3KUB_5m:zL:[o42
R7
32
R85
!i10b 1
R86
R176
R177
!i113 1
R12
R13
Ewindowing_mask_sc_fifo
Z179 w1544131919
R2
R3
R21
Z180 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
Z181 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
l0
L43
V4@bjVhb@O3DXTkK>1l9c^3
!s100 >ZUH4Y>O9:`24gIIPWWF63
R7
32
R22
!i10b 1
R23
Z182 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
Z183 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1.1/Development/Communications_Module_v1.1/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R178
l96
L60
V=P>Q8hdEC8mf@l9eCWHOc3
!s100 m@aBfjK7D^4ZHXzE;OlVB2
R7
32
R22
!i10b 1
R23
R182
R183
!i113 1
R12
R13
