
FRA262STUIII.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cc8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  08006e68  08006e68  00016e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007488  08007488  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  08007488  08007488  00017488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007490  08007490  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007490  08007490  00017490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007494  08007494  00017494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08007498  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  200000a0  08007538  000200a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000588  08007538  00020588  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00164d3c  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036ea  00000000  00000000  00184e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00051247  00000000  00000000  001884f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c48  00000000  00000000  001d9740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00008978  00000000  00000000  001da388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002bb11  00000000  00000000  001e2d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    003da40b  00000000  00000000  0020e811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  005e8c1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003770  00000000  00000000  005e8c6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a0 	.word	0x200000a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006e50 	.word	0x08006e50

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a4 	.word	0x200000a4
 80001dc:	08006e50 	.word	0x08006e50

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2f>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000854:	bf24      	itt	cs
 8000856:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800085a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800085e:	d90d      	bls.n	800087c <__aeabi_d2f+0x30>
 8000860:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000864:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000868:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800086c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000870:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000874:	bf08      	it	eq
 8000876:	f020 0001 	biceq.w	r0, r0, #1
 800087a:	4770      	bx	lr
 800087c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000880:	d121      	bne.n	80008c6 <__aeabi_d2f+0x7a>
 8000882:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000886:	bfbc      	itt	lt
 8000888:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800088c:	4770      	bxlt	lr
 800088e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000892:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000896:	f1c2 0218 	rsb	r2, r2, #24
 800089a:	f1c2 0c20 	rsb	ip, r2, #32
 800089e:	fa10 f30c 	lsls.w	r3, r0, ip
 80008a2:	fa20 f002 	lsr.w	r0, r0, r2
 80008a6:	bf18      	it	ne
 80008a8:	f040 0001 	orrne.w	r0, r0, #1
 80008ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008b4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008b8:	ea40 000c 	orr.w	r0, r0, ip
 80008bc:	fa23 f302 	lsr.w	r3, r3, r2
 80008c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008c4:	e7cc      	b.n	8000860 <__aeabi_d2f+0x14>
 80008c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ca:	d107      	bne.n	80008dc <__aeabi_d2f+0x90>
 80008cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008d0:	bf1e      	ittt	ne
 80008d2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80008d6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80008da:	4770      	bxne	lr
 80008dc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80008e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000900:	f000 b974 	b.w	8000bec <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	4604      	mov	r4, r0
 8000924:	468e      	mov	lr, r1
 8000926:	2b00      	cmp	r3, #0
 8000928:	d14d      	bne.n	80009c6 <__udivmoddi4+0xaa>
 800092a:	428a      	cmp	r2, r1
 800092c:	4694      	mov	ip, r2
 800092e:	d969      	bls.n	8000a04 <__udivmoddi4+0xe8>
 8000930:	fab2 f282 	clz	r2, r2
 8000934:	b152      	cbz	r2, 800094c <__udivmoddi4+0x30>
 8000936:	fa01 f302 	lsl.w	r3, r1, r2
 800093a:	f1c2 0120 	rsb	r1, r2, #32
 800093e:	fa20 f101 	lsr.w	r1, r0, r1
 8000942:	fa0c fc02 	lsl.w	ip, ip, r2
 8000946:	ea41 0e03 	orr.w	lr, r1, r3
 800094a:	4094      	lsls	r4, r2
 800094c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000950:	0c21      	lsrs	r1, r4, #16
 8000952:	fbbe f6f8 	udiv	r6, lr, r8
 8000956:	fa1f f78c 	uxth.w	r7, ip
 800095a:	fb08 e316 	mls	r3, r8, r6, lr
 800095e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000962:	fb06 f107 	mul.w	r1, r6, r7
 8000966:	4299      	cmp	r1, r3
 8000968:	d90a      	bls.n	8000980 <__udivmoddi4+0x64>
 800096a:	eb1c 0303 	adds.w	r3, ip, r3
 800096e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000972:	f080 811f 	bcs.w	8000bb4 <__udivmoddi4+0x298>
 8000976:	4299      	cmp	r1, r3
 8000978:	f240 811c 	bls.w	8000bb4 <__udivmoddi4+0x298>
 800097c:	3e02      	subs	r6, #2
 800097e:	4463      	add	r3, ip
 8000980:	1a5b      	subs	r3, r3, r1
 8000982:	b2a4      	uxth	r4, r4
 8000984:	fbb3 f0f8 	udiv	r0, r3, r8
 8000988:	fb08 3310 	mls	r3, r8, r0, r3
 800098c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000990:	fb00 f707 	mul.w	r7, r0, r7
 8000994:	42a7      	cmp	r7, r4
 8000996:	d90a      	bls.n	80009ae <__udivmoddi4+0x92>
 8000998:	eb1c 0404 	adds.w	r4, ip, r4
 800099c:	f100 33ff 	add.w	r3, r0, #4294967295
 80009a0:	f080 810a 	bcs.w	8000bb8 <__udivmoddi4+0x29c>
 80009a4:	42a7      	cmp	r7, r4
 80009a6:	f240 8107 	bls.w	8000bb8 <__udivmoddi4+0x29c>
 80009aa:	4464      	add	r4, ip
 80009ac:	3802      	subs	r0, #2
 80009ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009b2:	1be4      	subs	r4, r4, r7
 80009b4:	2600      	movs	r6, #0
 80009b6:	b11d      	cbz	r5, 80009c0 <__udivmoddi4+0xa4>
 80009b8:	40d4      	lsrs	r4, r2
 80009ba:	2300      	movs	r3, #0
 80009bc:	e9c5 4300 	strd	r4, r3, [r5]
 80009c0:	4631      	mov	r1, r6
 80009c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c6:	428b      	cmp	r3, r1
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0xc2>
 80009ca:	2d00      	cmp	r5, #0
 80009cc:	f000 80ef 	beq.w	8000bae <__udivmoddi4+0x292>
 80009d0:	2600      	movs	r6, #0
 80009d2:	e9c5 0100 	strd	r0, r1, [r5]
 80009d6:	4630      	mov	r0, r6
 80009d8:	4631      	mov	r1, r6
 80009da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009de:	fab3 f683 	clz	r6, r3
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d14a      	bne.n	8000a7c <__udivmoddi4+0x160>
 80009e6:	428b      	cmp	r3, r1
 80009e8:	d302      	bcc.n	80009f0 <__udivmoddi4+0xd4>
 80009ea:	4282      	cmp	r2, r0
 80009ec:	f200 80f9 	bhi.w	8000be2 <__udivmoddi4+0x2c6>
 80009f0:	1a84      	subs	r4, r0, r2
 80009f2:	eb61 0303 	sbc.w	r3, r1, r3
 80009f6:	2001      	movs	r0, #1
 80009f8:	469e      	mov	lr, r3
 80009fa:	2d00      	cmp	r5, #0
 80009fc:	d0e0      	beq.n	80009c0 <__udivmoddi4+0xa4>
 80009fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a02:	e7dd      	b.n	80009c0 <__udivmoddi4+0xa4>
 8000a04:	b902      	cbnz	r2, 8000a08 <__udivmoddi4+0xec>
 8000a06:	deff      	udf	#255	; 0xff
 8000a08:	fab2 f282 	clz	r2, r2
 8000a0c:	2a00      	cmp	r2, #0
 8000a0e:	f040 8092 	bne.w	8000b36 <__udivmoddi4+0x21a>
 8000a12:	eba1 010c 	sub.w	r1, r1, ip
 8000a16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a1a:	fa1f fe8c 	uxth.w	lr, ip
 8000a1e:	2601      	movs	r6, #1
 8000a20:	0c20      	lsrs	r0, r4, #16
 8000a22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a26:	fb07 1113 	mls	r1, r7, r3, r1
 8000a2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a2e:	fb0e f003 	mul.w	r0, lr, r3
 8000a32:	4288      	cmp	r0, r1
 8000a34:	d908      	bls.n	8000a48 <__udivmoddi4+0x12c>
 8000a36:	eb1c 0101 	adds.w	r1, ip, r1
 8000a3a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000a3e:	d202      	bcs.n	8000a46 <__udivmoddi4+0x12a>
 8000a40:	4288      	cmp	r0, r1
 8000a42:	f200 80cb 	bhi.w	8000bdc <__udivmoddi4+0x2c0>
 8000a46:	4643      	mov	r3, r8
 8000a48:	1a09      	subs	r1, r1, r0
 8000a4a:	b2a4      	uxth	r4, r4
 8000a4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a50:	fb07 1110 	mls	r1, r7, r0, r1
 8000a54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a58:	fb0e fe00 	mul.w	lr, lr, r0
 8000a5c:	45a6      	cmp	lr, r4
 8000a5e:	d908      	bls.n	8000a72 <__udivmoddi4+0x156>
 8000a60:	eb1c 0404 	adds.w	r4, ip, r4
 8000a64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a68:	d202      	bcs.n	8000a70 <__udivmoddi4+0x154>
 8000a6a:	45a6      	cmp	lr, r4
 8000a6c:	f200 80bb 	bhi.w	8000be6 <__udivmoddi4+0x2ca>
 8000a70:	4608      	mov	r0, r1
 8000a72:	eba4 040e 	sub.w	r4, r4, lr
 8000a76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a7a:	e79c      	b.n	80009b6 <__udivmoddi4+0x9a>
 8000a7c:	f1c6 0720 	rsb	r7, r6, #32
 8000a80:	40b3      	lsls	r3, r6
 8000a82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a92:	431c      	orrs	r4, r3
 8000a94:	40f9      	lsrs	r1, r7
 8000a96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000aa2:	0c20      	lsrs	r0, r4, #16
 8000aa4:	fa1f fe8c 	uxth.w	lr, ip
 8000aa8:	fb09 1118 	mls	r1, r9, r8, r1
 8000aac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ab0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ab4:	4288      	cmp	r0, r1
 8000ab6:	fa02 f206 	lsl.w	r2, r2, r6
 8000aba:	d90b      	bls.n	8000ad4 <__udivmoddi4+0x1b8>
 8000abc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ac0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ac4:	f080 8088 	bcs.w	8000bd8 <__udivmoddi4+0x2bc>
 8000ac8:	4288      	cmp	r0, r1
 8000aca:	f240 8085 	bls.w	8000bd8 <__udivmoddi4+0x2bc>
 8000ace:	f1a8 0802 	sub.w	r8, r8, #2
 8000ad2:	4461      	add	r1, ip
 8000ad4:	1a09      	subs	r1, r1, r0
 8000ad6:	b2a4      	uxth	r4, r4
 8000ad8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000adc:	fb09 1110 	mls	r1, r9, r0, r1
 8000ae0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ae4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ae8:	458e      	cmp	lr, r1
 8000aea:	d908      	bls.n	8000afe <__udivmoddi4+0x1e2>
 8000aec:	eb1c 0101 	adds.w	r1, ip, r1
 8000af0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000af4:	d26c      	bcs.n	8000bd0 <__udivmoddi4+0x2b4>
 8000af6:	458e      	cmp	lr, r1
 8000af8:	d96a      	bls.n	8000bd0 <__udivmoddi4+0x2b4>
 8000afa:	3802      	subs	r0, #2
 8000afc:	4461      	add	r1, ip
 8000afe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b02:	fba0 9402 	umull	r9, r4, r0, r2
 8000b06:	eba1 010e 	sub.w	r1, r1, lr
 8000b0a:	42a1      	cmp	r1, r4
 8000b0c:	46c8      	mov	r8, r9
 8000b0e:	46a6      	mov	lr, r4
 8000b10:	d356      	bcc.n	8000bc0 <__udivmoddi4+0x2a4>
 8000b12:	d053      	beq.n	8000bbc <__udivmoddi4+0x2a0>
 8000b14:	b15d      	cbz	r5, 8000b2e <__udivmoddi4+0x212>
 8000b16:	ebb3 0208 	subs.w	r2, r3, r8
 8000b1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000b1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000b22:	fa22 f306 	lsr.w	r3, r2, r6
 8000b26:	40f1      	lsrs	r1, r6
 8000b28:	431f      	orrs	r7, r3
 8000b2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000b2e:	2600      	movs	r6, #0
 8000b30:	4631      	mov	r1, r6
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	f1c2 0320 	rsb	r3, r2, #32
 8000b3a:	40d8      	lsrs	r0, r3
 8000b3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b40:	fa21 f303 	lsr.w	r3, r1, r3
 8000b44:	4091      	lsls	r1, r2
 8000b46:	4301      	orrs	r1, r0
 8000b48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b4c:	fa1f fe8c 	uxth.w	lr, ip
 8000b50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b54:	fb07 3610 	mls	r6, r7, r0, r3
 8000b58:	0c0b      	lsrs	r3, r1, #16
 8000b5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b62:	429e      	cmp	r6, r3
 8000b64:	fa04 f402 	lsl.w	r4, r4, r2
 8000b68:	d908      	bls.n	8000b7c <__udivmoddi4+0x260>
 8000b6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b72:	d22f      	bcs.n	8000bd4 <__udivmoddi4+0x2b8>
 8000b74:	429e      	cmp	r6, r3
 8000b76:	d92d      	bls.n	8000bd4 <__udivmoddi4+0x2b8>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	4463      	add	r3, ip
 8000b7c:	1b9b      	subs	r3, r3, r6
 8000b7e:	b289      	uxth	r1, r1
 8000b80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b84:	fb07 3316 	mls	r3, r7, r6, r3
 8000b88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b90:	428b      	cmp	r3, r1
 8000b92:	d908      	bls.n	8000ba6 <__udivmoddi4+0x28a>
 8000b94:	eb1c 0101 	adds.w	r1, ip, r1
 8000b98:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b9c:	d216      	bcs.n	8000bcc <__udivmoddi4+0x2b0>
 8000b9e:	428b      	cmp	r3, r1
 8000ba0:	d914      	bls.n	8000bcc <__udivmoddi4+0x2b0>
 8000ba2:	3e02      	subs	r6, #2
 8000ba4:	4461      	add	r1, ip
 8000ba6:	1ac9      	subs	r1, r1, r3
 8000ba8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000bac:	e738      	b.n	8000a20 <__udivmoddi4+0x104>
 8000bae:	462e      	mov	r6, r5
 8000bb0:	4628      	mov	r0, r5
 8000bb2:	e705      	b.n	80009c0 <__udivmoddi4+0xa4>
 8000bb4:	4606      	mov	r6, r0
 8000bb6:	e6e3      	b.n	8000980 <__udivmoddi4+0x64>
 8000bb8:	4618      	mov	r0, r3
 8000bba:	e6f8      	b.n	80009ae <__udivmoddi4+0x92>
 8000bbc:	454b      	cmp	r3, r9
 8000bbe:	d2a9      	bcs.n	8000b14 <__udivmoddi4+0x1f8>
 8000bc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000bc4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000bc8:	3801      	subs	r0, #1
 8000bca:	e7a3      	b.n	8000b14 <__udivmoddi4+0x1f8>
 8000bcc:	4646      	mov	r6, r8
 8000bce:	e7ea      	b.n	8000ba6 <__udivmoddi4+0x28a>
 8000bd0:	4620      	mov	r0, r4
 8000bd2:	e794      	b.n	8000afe <__udivmoddi4+0x1e2>
 8000bd4:	4640      	mov	r0, r8
 8000bd6:	e7d1      	b.n	8000b7c <__udivmoddi4+0x260>
 8000bd8:	46d0      	mov	r8, sl
 8000bda:	e77b      	b.n	8000ad4 <__udivmoddi4+0x1b8>
 8000bdc:	3b02      	subs	r3, #2
 8000bde:	4461      	add	r1, ip
 8000be0:	e732      	b.n	8000a48 <__udivmoddi4+0x12c>
 8000be2:	4630      	mov	r0, r6
 8000be4:	e709      	b.n	80009fa <__udivmoddi4+0xde>
 8000be6:	4464      	add	r4, ip
 8000be8:	3802      	subs	r0, #2
 8000bea:	e742      	b.n	8000a72 <__udivmoddi4+0x156>

08000bec <__aeabi_idiv0>:
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>:
    * \code
    * quaternion.fromRotationMatrix((Matrix3f() << axis0, axis1, axis2).finished());
    * \endcode
    */
  EIGEN_DEVICE_FUNC
  inline XprType& finished() {
 8000bf0:	b508      	push	{r3, lr}
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8000bf2:	68c2      	ldr	r2, [r0, #12]
 8000bf4:	6843      	ldr	r3, [r0, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	2b03      	cmp	r3, #3
 8000bfa:	d103      	bne.n	8000c04 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x14>
 8000bfc:	6883      	ldr	r3, [r0, #8]
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d100      	bne.n	8000c04 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x14>
           && m_col == m_xpr.cols()
           && "Too few coefficients passed to comma initializer (operator<<)");
      return m_xpr;
  }
 8000c02:	bd08      	pop	{r3, pc}
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8000c04:	4b02      	ldr	r3, [pc, #8]	; (8000c10 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x20>)
 8000c06:	4a03      	ldr	r2, [pc, #12]	; (8000c14 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x24>)
 8000c08:	4803      	ldr	r0, [pc, #12]	; (8000c18 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0+0x28>)
 8000c0a:	217a      	movs	r1, #122	; 0x7a
 8000c0c:	f005 f8e2 	bl	8005dd4 <__assert_func>
 8000c10:	08006e68 	.word	0x08006e68
 8000c14:	08006f08 	.word	0x08006f08
 8000c18:	08006f70 	.word	0x08006f70

08000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>:
  inline XprType& finished() {
 8000c1c:	b508      	push	{r3, lr}
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8000c1e:	68c2      	ldr	r2, [r0, #12]
 8000c20:	6843      	ldr	r3, [r0, #4]
 8000c22:	4413      	add	r3, r2
 8000c24:	2b03      	cmp	r3, #3
 8000c26:	d103      	bne.n	8000c30 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x14>
 8000c28:	6883      	ldr	r3, [r0, #8]
 8000c2a:	2b03      	cmp	r3, #3
 8000c2c:	d100      	bne.n	8000c30 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x14>
  }
 8000c2e:	bd08      	pop	{r3, pc}
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8000c30:	4b02      	ldr	r3, [pc, #8]	; (8000c3c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x20>)
 8000c32:	4a03      	ldr	r2, [pc, #12]	; (8000c40 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x24>)
 8000c34:	4803      	ldr	r0, [pc, #12]	; (8000c44 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0+0x28>)
 8000c36:	217a      	movs	r1, #122	; 0x7a
 8000c38:	f005 f8cc 	bl	8005dd4 <__assert_func>
 8000c3c:	08006e68 	.word	0x08006e68
 8000c40:	08006fb8 	.word	0x08006fb8
 8000c44:	08006f70 	.word	0x08006f70

08000c48 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c48:	b500      	push	{lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4a:	2300      	movs	r3, #0
{
 8000c4c:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4e:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8000c52:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c56:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000c5a:	e9cd 3304 	strd	r3, r3, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5e:	4926      	ldr	r1, [pc, #152]	; (8000cf8 <_Z18SystemClock_Configv+0xb0>)
 8000c60:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c62:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c66:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c68:	4a24      	ldr	r2, [pc, #144]	; (8000cfc <_Z18SystemClock_Configv+0xb4>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c6a:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8000c6e:	6408      	str	r0, [r1, #64]	; 0x40
 8000c70:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000c72:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8000c76:	9100      	str	r1, [sp, #0]
 8000c78:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	6813      	ldr	r3, [r2, #0]
 8000c7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c82:	6013      	str	r3, [r2, #0]
 8000c84:	6813      	ldr	r3, [r2, #0]
 8000c86:	f403 4340 	and.w	r3, r3, #49152	; 0xc000

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c8a:	2102      	movs	r1, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c8c:	9301      	str	r3, [sp, #4]
 8000c8e:	9801      	ldr	r0, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c90:	9108      	str	r1, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c92:	2002      	movs	r0, #2
 8000c94:	2100      	movs	r1, #0
 8000c96:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8000c9a:	2008      	movs	r0, #8
 8000c9c:	2164      	movs	r1, #100	; 0x64
 8000c9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8000ca2:	2002      	movs	r0, #2
 8000ca4:	2104      	movs	r1, #4
 8000ca6:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000caa:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cac:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 100;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cae:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cb0:	e9cd 230b 	strd	r2, r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb4:	f003 fda8 	bl	8004808 <HAL_RCC_OscConfig>
 8000cb8:	b108      	cbz	r0, 8000cbe <_Z18SystemClock_Configv+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cba:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <_Z18SystemClock_Configv+0x74>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cbe:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8000ce8 <_Z18SystemClock_Configv+0xa0>
 8000cc2:	ed8d 7b02 	vstr	d7, [sp, #8]
 8000cc6:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8000cf0 <_Z18SystemClock_Configv+0xa8>
 8000cca:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ccc:	2103      	movs	r1, #3
 8000cce:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cd0:	ed8d 7b04 	vstr	d7, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cd4:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000cd6:	f003 ffaf 	bl	8004c38 <HAL_RCC_ClockConfig>
 8000cda:	b108      	cbz	r0, 8000ce0 <_Z18SystemClock_Configv+0x98>
 8000cdc:	b672      	cpsid	i
  while (1)
 8000cde:	e7fe      	b.n	8000cde <_Z18SystemClock_Configv+0x96>
}
 8000ce0:	b015      	add	sp, #84	; 0x54
 8000ce2:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ce6:	bf00      	nop
 8000ce8:	0000000f 	.word	0x0000000f
 8000cec:	00000002 	.word	0x00000002
 8000cf0:	00000000 	.word	0x00000000
 8000cf4:	00001000 	.word	0x00001000
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40007000 	.word	0x40007000

08000d00 <_Z10Unwrappingv>:
void Unwrapping(){
 8000d00:	b538      	push	{r3, r4, r5, lr}
{return _micros + htim11.Instance->CNT;}
 8000d02:	4b33      	ldr	r3, [pc, #204]	; (8000dd0 <_Z10Unwrappingv+0xd0>)
 8000d04:	4933      	ldr	r1, [pc, #204]	; (8000dd4 <_Z10Unwrappingv+0xd4>)
 8000d06:	681d      	ldr	r5, [r3, #0]
	if(micros() - TimeUnwrap >= 1000){
 8000d08:	4c33      	ldr	r4, [pc, #204]	; (8000dd8 <_Z10Unwrappingv+0xd8>)
{return _micros + htim11.Instance->CNT;}
 8000d0a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	if(micros() - TimeUnwrap >= 1000){
 8000d0c:	6820      	ldr	r0, [r4, #0]
{return _micros + htim11.Instance->CNT;}
 8000d0e:	e9d1 2100 	ldrd	r2, r1, [r1]
	if(micros() - TimeUnwrap >= 1000){
 8000d12:	1a1b      	subs	r3, r3, r0
 8000d14:	eb60 0000 	sbc.w	r0, r0, r0
 8000d18:	189b      	adds	r3, r3, r2
 8000d1a:	eb41 0100 	adc.w	r1, r1, r0
 8000d1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000d22:	f171 0300 	sbcs.w	r3, r1, #0
 8000d26:	d337      	bcc.n	8000d98 <_Z10Unwrappingv+0x98>
		Pn=BinPosXI*0.006136;
 8000d28:	492c      	ldr	r1, [pc, #176]	; (8000ddc <_Z10Unwrappingv+0xdc>)
{return _micros + htim11.Instance->CNT;}
 8000d2a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
		Pn=BinPosXI*0.006136;
 8000d2c:	8808      	ldrh	r0, [r1, #0]
{return _micros + htim11.Instance->CNT;}
 8000d2e:	189b      	adds	r3, r3, r2
		TimeUnwrap = micros();
 8000d30:	6023      	str	r3, [r4, #0]
		Pn=BinPosXI*0.006136;
 8000d32:	f7ff fd21 	bl	8000778 <__aeabi_i2d>
 8000d36:	a324      	add	r3, pc, #144	; (adr r3, 8000dc8 <_Z10Unwrappingv+0xc8>)
 8000d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d3c:	f7ff faa0 	bl	8000280 <__aeabi_dmul>
 8000d40:	f7ff fd84 	bl	800084c <__aeabi_d2f>
		if(Pn-P_n <= -1*e){
 8000d44:	4a26      	ldr	r2, [pc, #152]	; (8000de0 <_Z10Unwrappingv+0xe0>)
 8000d46:	4b27      	ldr	r3, [pc, #156]	; (8000de4 <_Z10Unwrappingv+0xe4>)
 8000d48:	ed92 7a00 	vldr	s14, [r2]
 8000d4c:	edd3 6a00 	vldr	s13, [r3]
		Pn=BinPosXI*0.006136;
 8000d50:	4b25      	ldr	r3, [pc, #148]	; (8000de8 <_Z10Unwrappingv+0xe8>)
 8000d52:	ee07 0a90 	vmov	s15, r0
		if(Pn-P_n <= -1*e){
 8000d56:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000d5a:	eeb1 6a66 	vneg.f32	s12, s13
 8000d5e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8000d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		Pn=BinPosXI*0.006136;
 8000d66:	6018      	str	r0, [r3, #0]
		if(Pn-P_n <= -1*e){
 8000d68:	d817      	bhi.n	8000d9a <_Z10Unwrappingv+0x9a>
			P0=P_0+P_max;
 8000d6a:	4920      	ldr	r1, [pc, #128]	; (8000dec <_Z10Unwrappingv+0xec>)
 8000d6c:	4b20      	ldr	r3, [pc, #128]	; (8000df0 <_Z10Unwrappingv+0xf0>)
 8000d6e:	edd1 6a00 	vldr	s13, [r1]
 8000d72:	ed93 7a00 	vldr	s14, [r3]
 8000d76:	491f      	ldr	r1, [pc, #124]	; (8000df4 <_Z10Unwrappingv+0xf4>)
 8000d78:	ee37 7a26 	vadd.f32	s14, s14, s13
 8000d7c:	ed81 7a00 	vstr	s14, [r1]
		OutUnwrap=Pn+P0;
 8000d80:	481d      	ldr	r0, [pc, #116]	; (8000df8 <_Z10Unwrappingv+0xf8>)
		CurrentEn=BinPosXI*0.006136;
 8000d82:	491e      	ldr	r1, [pc, #120]	; (8000dfc <_Z10Unwrappingv+0xfc>)
		P_n=Pn;
 8000d84:	edc2 7a00 	vstr	s15, [r2]
		OutUnwrap=Pn+P0;
 8000d88:	ee77 6a87 	vadd.f32	s13, s15, s14
		CurrentEn=BinPosXI*0.006136;
 8000d8c:	edc1 7a00 	vstr	s15, [r1]
		OutUnwrap=Pn+P0;
 8000d90:	edc0 6a00 	vstr	s13, [r0]
		P_0=P0;
 8000d94:	ed83 7a00 	vstr	s14, [r3]
}
 8000d98:	bd38      	pop	{r3, r4, r5, pc}
		else if(Pn-P_n >= e){
 8000d9a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8000d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			P0=P_0-P_max;
 8000da2:	4b13      	ldr	r3, [pc, #76]	; (8000df0 <_Z10Unwrappingv+0xf0>)
		else if(Pn-P_n >= e){
 8000da4:	db0a      	blt.n	8000dbc <_Z10Unwrappingv+0xbc>
			P0=P_0-P_max;
 8000da6:	4911      	ldr	r1, [pc, #68]	; (8000dec <_Z10Unwrappingv+0xec>)
 8000da8:	ed93 7a00 	vldr	s14, [r3]
 8000dac:	edd1 6a00 	vldr	s13, [r1]
 8000db0:	4910      	ldr	r1, [pc, #64]	; (8000df4 <_Z10Unwrappingv+0xf4>)
 8000db2:	ee37 7a66 	vsub.f32	s14, s14, s13
 8000db6:	ed81 7a00 	vstr	s14, [r1]
 8000dba:	e7e1      	b.n	8000d80 <_Z10Unwrappingv+0x80>
			P0=P_0;
 8000dbc:	490d      	ldr	r1, [pc, #52]	; (8000df4 <_Z10Unwrappingv+0xf4>)
 8000dbe:	ed93 7a00 	vldr	s14, [r3]
 8000dc2:	ed81 7a00 	vstr	s14, [r1]
 8000dc6:	e7db      	b.n	8000d80 <_Z10Unwrappingv+0x80>
 8000dc8:	f540895d 	.word	0xf540895d
 8000dcc:	3f79220f 	.word	0x3f79220f
 8000dd0:	200003e0 	.word	0x200003e0
 8000dd4:	200002d8 	.word	0x200002d8
 8000dd8:	200002a8 	.word	0x200002a8
 8000ddc:	200000ec 	.word	0x200000ec
 8000de0:	2000024c 	.word	0x2000024c
 8000de4:	2000002c 	.word	0x2000002c
 8000de8:	20000250 	.word	0x20000250
 8000dec:	20000008 	.word	0x20000008
 8000df0:	20000248 	.word	0x20000248
 8000df4:	20000244 	.word	0x20000244
 8000df8:	20000218 	.word	0x20000218
 8000dfc:	200000fc 	.word	0x200000fc

08000e00 <_Z11PIDVelocityv>:
{return _micros + htim11.Instance->CNT;}
 8000e00:	4b2c      	ldr	r3, [pc, #176]	; (8000eb4 <_Z11PIDVelocityv+0xb4>)
 8000e02:	492d      	ldr	r1, [pc, #180]	; (8000eb8 <_Z11PIDVelocityv+0xb8>)
void PIDVelocity(){
 8000e04:	b430      	push	{r4, r5}
{return _micros + htim11.Instance->CNT;}
 8000e06:	681d      	ldr	r5, [r3, #0]
	if(micros() - TimeStampPID_V >= 1000){
 8000e08:	4c2c      	ldr	r4, [pc, #176]	; (8000ebc <_Z11PIDVelocityv+0xbc>)
{return _micros + htim11.Instance->CNT;}
 8000e0a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	if(micros() - TimeStampPID_V >= 1000){
 8000e0c:	6820      	ldr	r0, [r4, #0]
{return _micros + htim11.Instance->CNT;}
 8000e0e:	e9d1 2100 	ldrd	r2, r1, [r1]
	if(micros() - TimeStampPID_V >= 1000){
 8000e12:	1a1b      	subs	r3, r3, r0
 8000e14:	eb60 0000 	sbc.w	r0, r0, r0
 8000e18:	189b      	adds	r3, r3, r2
 8000e1a:	eb41 0100 	adc.w	r1, r1, r0
 8000e1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e22:	f171 0300 	sbcs.w	r3, r1, #0
 8000e26:	d342      	bcc.n	8000eae <_Z11PIDVelocityv+0xae>
		ErrVelo[0] = OutVelocity + ufromposit - KalV ;
 8000e28:	4b25      	ldr	r3, [pc, #148]	; (8000ec0 <_Z11PIDVelocityv+0xc0>)
 8000e2a:	4926      	ldr	r1, [pc, #152]	; (8000ec4 <_Z11PIDVelocityv+0xc4>)
 8000e2c:	ed93 7a00 	vldr	s14, [r3]
 8000e30:	ed91 6a00 	vldr	s12, [r1]
 8000e34:	4924      	ldr	r1, [pc, #144]	; (8000ec8 <_Z11PIDVelocityv+0xc8>)
		SumAll = (K_P_V + K_D_V + K_I_V)*ErrVelo[0]-(K_P_V+2*K_D_V)*ErrVelo[1]+K_D_V*ErrVelo[2] ;
 8000e36:	4825      	ldr	r0, [pc, #148]	; (8000ecc <_Z11PIDVelocityv+0xcc>)
		ErrVelo[0] = OutVelocity + ufromposit - KalV ;
 8000e38:	4b25      	ldr	r3, [pc, #148]	; (8000ed0 <_Z11PIDVelocityv+0xd0>)
		SumAll = (K_P_V + K_D_V + K_I_V)*ErrVelo[0]-(K_P_V+2*K_D_V)*ErrVelo[1]+K_D_V*ErrVelo[2] ;
 8000e3a:	edd0 6a00 	vldr	s13, [r0]
 8000e3e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000e42:	edd3 4a01 	vldr	s9, [r3, #4]
 8000e46:	4823      	ldr	r0, [pc, #140]	; (8000ed4 <_Z11PIDVelocityv+0xd4>)
		ErrVelo[2] = ErrVelo[1] ;
 8000e48:	edc3 4a02 	vstr	s9, [r3, #8]
		ErrVelo[0] = OutVelocity + ufromposit - KalV ;
 8000e4c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8000e50:	ed91 6a00 	vldr	s12, [r1]
{return _micros + htim11.Instance->CNT;}
 8000e54:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000e56:	188a      	adds	r2, r1, r2
		SumAll = (K_P_V + K_D_V + K_I_V)*ErrVelo[0]-(K_P_V+2*K_D_V)*ErrVelo[1]+K_D_V*ErrVelo[2] ;
 8000e58:	491f      	ldr	r1, [pc, #124]	; (8000ed8 <_Z11PIDVelocityv+0xd8>)
		TimeStampPID_V = micros();
 8000e5a:	6022      	str	r2, [r4, #0]
		SumAll = (K_P_V + K_D_V + K_I_V)*ErrVelo[0]-(K_P_V+2*K_D_V)*ErrVelo[1]+K_D_V*ErrVelo[2] ;
 8000e5c:	ed91 5a00 	vldr	s10, [r1]
 8000e60:	4a1e      	ldr	r2, [pc, #120]	; (8000edc <_Z11PIDVelocityv+0xdc>)
		u_contr = Vcontr[0] ; //Out motor
 8000e62:	491f      	ldr	r1, [pc, #124]	; (8000ee0 <_Z11PIDVelocityv+0xe0>)
		ErrVelo[0] = OutVelocity + ufromposit - KalV ;
 8000e64:	ee37 7a46 	vsub.f32	s14, s14, s12
		SumAll = (K_P_V + K_D_V + K_I_V)*ErrVelo[0]-(K_P_V+2*K_D_V)*ErrVelo[1]+K_D_V*ErrVelo[2] ;
 8000e68:	ee76 5a85 	vadd.f32	s11, s13, s10
 8000e6c:	ed92 6a00 	vldr	s12, [r2]
		Vcontr[0] = Vcontr[1] + SumAll ;
 8000e70:	4a1c      	ldr	r2, [pc, #112]	; (8000ee4 <_Z11PIDVelocityv+0xe4>)
		ErrVelo[0] = OutVelocity + ufromposit - KalV ;
 8000e72:	ed83 7a00 	vstr	s14, [r3]
		SumAll = (K_P_V + K_D_V + K_I_V)*ErrVelo[0]-(K_P_V+2*K_D_V)*ErrVelo[1]+K_D_V*ErrVelo[2] ;
 8000e76:	ee75 5a86 	vadd.f32	s11, s11, s12
 8000e7a:	ee65 7a27 	vmul.f32	s15, s10, s15
 8000e7e:	eeb0 4a00 	vmov.f32	s8, #0	; 0x40000000  2.0
 8000e82:	eee5 6a04 	vfma.f32	s13, s10, s8
 8000e86:	eee7 7a25 	vfma.f32	s15, s14, s11
 8000e8a:	eeb0 6a66 	vmov.f32	s12, s13
 8000e8e:	eee6 7a64 	vfms.f32	s15, s12, s9
		Vcontr[0] = Vcontr[1] + SumAll ;
 8000e92:	edd2 6a01 	vldr	s13, [r2, #4]
		ErrVelo[1] = ErrVelo[0] ;
 8000e96:	ed83 7a01 	vstr	s14, [r3, #4]
		Vcontr[0] = Vcontr[1] + SumAll ;
 8000e9a:	ee37 7aa6 	vadd.f32	s14, s15, s13
		SumAll = (K_P_V + K_D_V + K_I_V)*ErrVelo[0]-(K_P_V+2*K_D_V)*ErrVelo[1]+K_D_V*ErrVelo[2] ;
 8000e9e:	edc0 7a00 	vstr	s15, [r0]
		Vcontr[0] = Vcontr[1] + SumAll ;
 8000ea2:	ed82 7a00 	vstr	s14, [r2]
		u_contr = Vcontr[0] ; //Out motor
 8000ea6:	ed81 7a00 	vstr	s14, [r1]
		Vcontr[1] = Vcontr[0] ;
 8000eaa:	ed82 7a01 	vstr	s14, [r2, #4]
}
 8000eae:	bc30      	pop	{r4, r5}
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	200003e0 	.word	0x200003e0
 8000eb8:	200002d8 	.word	0x200002d8
 8000ebc:	200002a4 	.word	0x200002a4
 8000ec0:	2000021c 	.word	0x2000021c
 8000ec4:	2000056c 	.word	0x2000056c
 8000ec8:	200001ec 	.word	0x200001ec
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	2000018c 	.word	0x2000018c
 8000ed4:	20000294 	.word	0x20000294
 8000ed8:	200001dc 	.word	0x200001dc
 8000edc:	200001e0 	.word	0x200001e0
 8000ee0:	20000568 	.word	0x20000568
 8000ee4:	200002ac 	.word	0x200002ac

08000ee8 <_Z12MotDrvCytronv>:
{return _micros + htim11.Instance->CNT;}
 8000ee8:	4b2b      	ldr	r3, [pc, #172]	; (8000f98 <_Z12MotDrvCytronv+0xb0>)
 8000eea:	492c      	ldr	r1, [pc, #176]	; (8000f9c <_Z12MotDrvCytronv+0xb4>)
void MotDrvCytron(){
 8000eec:	b570      	push	{r4, r5, r6, lr}
{return _micros + htim11.Instance->CNT;}
 8000eee:	681e      	ldr	r6, [r3, #0]
	if(micros() - TimeDrive >= 1000){
 8000ef0:	4d2b      	ldr	r5, [pc, #172]	; (8000fa0 <_Z12MotDrvCytronv+0xb8>)
{return _micros + htim11.Instance->CNT;}
 8000ef2:	6a73      	ldr	r3, [r6, #36]	; 0x24
	if(micros() - TimeDrive >= 1000){
 8000ef4:	6828      	ldr	r0, [r5, #0]
{return _micros + htim11.Instance->CNT;}
 8000ef6:	680a      	ldr	r2, [r1, #0]
 8000ef8:	6849      	ldr	r1, [r1, #4]
	if(micros() - TimeDrive >= 1000){
 8000efa:	1a1b      	subs	r3, r3, r0
 8000efc:	eb60 0000 	sbc.w	r0, r0, r0
 8000f00:	189b      	adds	r3, r3, r2
 8000f02:	eb41 0100 	adc.w	r1, r1, r0
 8000f06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f0a:	f171 0300 	sbcs.w	r3, r1, #0
 8000f0e:	d32b      	bcc.n	8000f68 <_Z12MotDrvCytronv+0x80>
{return _micros + htim11.Instance->CNT;}
 8000f10:	6a73      	ldr	r3, [r6, #36]	; 0x24
		u_contr = u_contr*833.3;
 8000f12:	4e24      	ldr	r6, [pc, #144]	; (8000fa4 <_Z12MotDrvCytronv+0xbc>)
{return _micros + htim11.Instance->CNT;}
 8000f14:	189b      	adds	r3, r3, r2
		u_contr = u_contr*833.3;
 8000f16:	6830      	ldr	r0, [r6, #0]
		TimeDrive = micros();
 8000f18:	602b      	str	r3, [r5, #0]
		u_contr = u_contr*833.3;
 8000f1a:	f7ff fc3f 	bl	800079c <__aeabi_f2d>
 8000f1e:	a31c      	add	r3, pc, #112	; (adr r3, 8000f90 <_Z12MotDrvCytronv+0xa8>)
 8000f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f24:	f7ff f9ac 	bl	8000280 <__aeabi_dmul>
 8000f28:	f7ff fc90 	bl	800084c <__aeabi_d2f>
 8000f2c:	ee07 0a90 	vmov	s15, r0
		if(u_contr < 0){
 8000f30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		u_contr = u_contr*833.3;
 8000f38:	6030      	str	r0, [r6, #0]
		if(u_contr < 0){
 8000f3a:	d404      	bmi.n	8000f46 <_Z12MotDrvCytronv+0x5e>
		else if(u_contr > 0) {
 8000f3c:	dd06      	ble.n	8000f4c <_Z12MotDrvCytronv+0x64>
			mot_dirctn = 0;
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	; (8000fa8 <_Z12MotDrvCytronv+0xc0>)
 8000f40:	2400      	movs	r4, #0
 8000f42:	701c      	strb	r4, [r3, #0]
 8000f44:	e002      	b.n	8000f4c <_Z12MotDrvCytronv+0x64>
			mot_dirctn= 1;
 8000f46:	4b18      	ldr	r3, [pc, #96]	; (8000fa8 <_Z12MotDrvCytronv+0xc0>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	701a      	strb	r2, [r3, #0]
		PWMOut= (int)fabsf(u_contr); // Absolute int
 8000f4c:	eef0 7ae7 	vabs.f32	s15, s15
 8000f50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f54:	4a15      	ldr	r2, [pc, #84]	; (8000fac <_Z12MotDrvCytronv+0xc4>)
 8000f56:	ee17 3a90 	vmov	r3, s15
		if(PWMOut> 5000){
 8000f5a:	f241 3188 	movw	r1, #5000	; 0x1388
		PWMOut= (int)fabsf(u_contr); // Absolute int
 8000f5e:	b29b      	uxth	r3, r3
		if(PWMOut> 5000){
 8000f60:	428b      	cmp	r3, r1
		PWMOut= (int)fabsf(u_contr); // Absolute int
 8000f62:	8013      	strh	r3, [r2, #0]
		if(PWMOut> 5000){
 8000f64:	d901      	bls.n	8000f6a <_Z12MotDrvCytronv+0x82>
			PWMOut = 5000; // saturate 50% gear 1:6 - 120rpm => 10rpm
 8000f66:	8011      	strh	r1, [r2, #0]
}
 8000f68:	bd70      	pop	{r4, r5, r6, pc}
		if(PWMOut < 1600 && fabsf(ErrPos[0]) >= 4){
 8000f6a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8000f6e:	d2fb      	bcs.n	8000f68 <_Z12MotDrvCytronv+0x80>
 8000f70:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <_Z12MotDrvCytronv+0xc8>)
 8000f72:	edd3 7a00 	vldr	s15, [r3]
 8000f76:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8000f7a:	eef0 7ae7 	vabs.f32	s15, s15
 8000f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			PWMOut = 1600;  //pvnt too low pwm that can't drive mot
 8000f86:	bfa4      	itt	ge
 8000f88:	f44f 63c8 	movge.w	r3, #1600	; 0x640
 8000f8c:	8013      	strhge	r3, [r2, #0]
}
 8000f8e:	bd70      	pop	{r4, r5, r6, pc}
 8000f90:	66666666 	.word	0x66666666
 8000f94:	408a0a66 	.word	0x408a0a66
 8000f98:	200003e0 	.word	0x200003e0
 8000f9c:	200002d8 	.word	0x200002d8
 8000fa0:	20000298 	.word	0x20000298
 8000fa4:	20000568 	.word	0x20000568
 8000fa8:	200004fc 	.word	0x200004fc
 8000fac:	20000004 	.word	0x20000004
 8000fb0:	20000184 	.word	0x20000184

08000fb4 <HAL_GPIO_EXTI_Callback>:
	if(GPIO_Pin == GPIO_PIN_11){
 8000fb4:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000fb8:	b510      	push	{r4, lr}
	if(GPIO_Pin == GPIO_PIN_11){
 8000fba:	d01c      	beq.n	8000ff6 <HAL_GPIO_EXTI_Callback+0x42>
	if(GPIO_Pin == GPIO_PIN_10){
 8000fbc:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8000fc0:	d007      	beq.n	8000fd2 <HAL_GPIO_EXTI_Callback+0x1e>
	if(GPIO_Pin == GPIO_PIN_13){
 8000fc2:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8000fc6:	d110      	bne.n	8000fea <HAL_GPIO_EXTI_Callback+0x36>
		bluecounter++;
 8000fc8:	4a14      	ldr	r2, [pc, #80]	; (800101c <HAL_GPIO_EXTI_Callback+0x68>)
 8000fca:	7813      	ldrb	r3, [r2, #0]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	7013      	strb	r3, [r2, #0]
}
 8000fd0:	bd10      	pop	{r4, pc}
		if(grandState == work){grandState = stopnd;}
 8000fd2:	4a13      	ldr	r2, [pc, #76]	; (8001020 <HAL_GPIO_EXTI_Callback+0x6c>)
		PWMOut = 0;
 8000fd4:	4c13      	ldr	r4, [pc, #76]	; (8001024 <HAL_GPIO_EXTI_Callback+0x70>)
		if(grandState == work){grandState = stopnd;}
 8000fd6:	7811      	ldrb	r1, [r2, #0]
		bluecounter = 0;
 8000fd8:	4810      	ldr	r0, [pc, #64]	; (800101c <HAL_GPIO_EXTI_Callback+0x68>)
		PWMOut = 0;
 8000fda:	2300      	movs	r3, #0
		if(grandState == work){grandState = stopnd;}
 8000fdc:	2901      	cmp	r1, #1
		PWMOut = 0;
 8000fde:	8023      	strh	r3, [r4, #0]
		bluecounter = 0;
 8000fe0:	7003      	strb	r3, [r0, #0]
		if(grandState == work){grandState = stopnd;}
 8000fe2:	d1f5      	bne.n	8000fd0 <HAL_GPIO_EXTI_Callback+0x1c>
 8000fe4:	2304      	movs	r3, #4
 8000fe6:	7013      	strb	r3, [r2, #0]
}
 8000fe8:	bd10      	pop	{r4, pc}
		if(GPIO_Pin == GPIO_PIN_2){
 8000fea:	2804      	cmp	r0, #4
 8000fec:	d1f0      	bne.n	8000fd0 <HAL_GPIO_EXTI_Callback+0x1c>
			TargetDeg = 0 + POSOFFSET;
 8000fee:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <HAL_GPIO_EXTI_Callback+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
}
 8000ff4:	bd10      	pop	{r4, pc}
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000ff6:	480d      	ldr	r0, [pc, #52]	; (800102c <HAL_GPIO_EXTI_Callback+0x78>)
		bluecounter = 0;
 8000ff8:	4c08      	ldr	r4, [pc, #32]	; (800101c <HAL_GPIO_EXTI_Callback+0x68>)
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000ffa:	2120      	movs	r1, #32
 8000ffc:	f001 ff1a 	bl	8002e34 <HAL_GPIO_TogglePin>
		counter_e++;
 8001000:	490b      	ldr	r1, [pc, #44]	; (8001030 <HAL_GPIO_EXTI_Callback+0x7c>)
		grandState = emer;
 8001002:	4807      	ldr	r0, [pc, #28]	; (8001020 <HAL_GPIO_EXTI_Callback+0x6c>)
		counter_e++;
 8001004:	780b      	ldrb	r3, [r1, #0]
		grandState = emer;
 8001006:	f04f 0c03 	mov.w	ip, #3
		bluecounter = 0;
 800100a:	2200      	movs	r2, #0
		grandState = emer;
 800100c:	f880 c000 	strb.w	ip, [r0]
		counter_e++;
 8001010:	3301      	adds	r3, #1
		PWMOut = 0;
 8001012:	4804      	ldr	r0, [pc, #16]	; (8001024 <HAL_GPIO_EXTI_Callback+0x70>)
		counter_e++;
 8001014:	700b      	strb	r3, [r1, #0]
		bluecounter = 0;
 8001016:	7022      	strb	r2, [r4, #0]
		PWMOut = 0;
 8001018:	8002      	strh	r2, [r0, #0]
}
 800101a:	bd10      	pop	{r4, pc}
 800101c:	200002e0 	.word	0x200002e0
 8001020:	200002d0 	.word	0x200002d0
 8001024:	20000004 	.word	0x20000004
 8001028:	20000010 	.word	0x20000010
 800102c:	40020000 	.word	0x40020000
 8001030:	20000324 	.word	0x20000324

08001034 <HAL_TIM_PeriodElapsedCallback>:
 if(htim == &htim11)
 8001034:	4b07      	ldr	r3, [pc, #28]	; (8001054 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001036:	4283      	cmp	r3, r0
 8001038:	d000      	beq.n	800103c <HAL_TIM_PeriodElapsedCallback+0x8>
}
 800103a:	4770      	bx	lr
 {_micros += 65535;}
 800103c:	4a06      	ldr	r2, [pc, #24]	; (8001058 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800103e:	e9d2 3100 	ldrd	r3, r1, [r2]
 8001042:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001046:	181b      	adds	r3, r3, r0
 8001048:	f141 0100 	adc.w	r1, r1, #0
 800104c:	e9c2 3100 	strd	r3, r1, [r2]
}
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	200003e0 	.word	0x200003e0
 8001058:	200002d8 	.word	0x200002d8

0800105c <Error_Handler>:
 800105c:	b672      	cpsid	i
  while (1)
 800105e:	e7fe      	b.n	800105e <Error_Handler+0x2>

08001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>:
  CommaInitializer& operator,(const Scalar& s)
 8001060:	b538      	push	{r3, r4, r5, lr}
    if (m_col==m_xpr.cols())
 8001062:	6883      	ldr	r3, [r0, #8]
 8001064:	6802      	ldr	r2, [r0, #0]
 8001066:	2b03      	cmp	r3, #3
 8001068:	d011      	beq.n	800108e <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x2e>
    eigen_assert(m_col<m_xpr.cols()
 800106a:	2b02      	cmp	r3, #2
 800106c:	dc25      	bgt.n	80010ba <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x5a>
    eigen_assert(m_currentBlockRows==1);
 800106e:	68c4      	ldr	r4, [r0, #12]
 8001070:	2c01      	cmp	r4, #1
 8001072:	d11c      	bne.n	80010ae <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x4e>
 8001074:	6844      	ldr	r4, [r0, #4]
    m_xpr.coeffRef(m_row, m_col++) = s;
 8001076:	f8d1 c000 	ldr.w	ip, [r1]
    EIGEN_STRONG_INLINE Scalar& coeffRef(Index rowId, Index colId)
    {
      if(Flags & RowMajorBit)
        return m_storage.data()[colId + rowId * m_storage.cols()];
      else // column-major
        return m_storage.data()[rowId + colId * m_storage.rows()];
 800107a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800107e:	4421      	add	r1, r4
 8001080:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8001084:	3301      	adds	r3, #1
 8001086:	6083      	str	r3, [r0, #8]
 8001088:	f8c2 c000 	str.w	ip, [r2]
  }
 800108c:	bd38      	pop	{r3, r4, r5, pc}
      m_row+=m_currentBlockRows;
 800108e:	68c3      	ldr	r3, [r0, #12]
 8001090:	6844      	ldr	r4, [r0, #4]
 8001092:	441c      	add	r4, r3
      m_currentBlockRows = 1;
 8001094:	2501      	movs	r5, #1
      m_col = 0;
 8001096:	2300      	movs	r3, #0
      eigen_assert(m_row<m_xpr.rows()
 8001098:	2c02      	cmp	r4, #2
      m_col = 0;
 800109a:	e9c0 4301 	strd	r4, r3, [r0, #4]
      m_currentBlockRows = 1;
 800109e:	60c5      	str	r5, [r0, #12]
      eigen_assert(m_row<m_xpr.rows()
 80010a0:	dde9      	ble.n	8001076 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x16>
 80010a2:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x68>)
 80010a4:	4a09      	ldr	r2, [pc, #36]	; (80010cc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x6c>)
 80010a6:	480a      	ldr	r0, [pc, #40]	; (80010d0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x70>)
 80010a8:	2148      	movs	r1, #72	; 0x48
 80010aa:	f004 fe93 	bl	8005dd4 <__assert_func>
    eigen_assert(m_currentBlockRows==1);
 80010ae:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x74>)
 80010b0:	4a06      	ldr	r2, [pc, #24]	; (80010cc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x6c>)
 80010b2:	4807      	ldr	r0, [pc, #28]	; (80010d0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x70>)
 80010b4:	214d      	movs	r1, #77	; 0x4d
 80010b6:	f004 fe8d 	bl	8005dd4 <__assert_func>
    eigen_assert(m_col<m_xpr.cols()
 80010ba:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x78>)
 80010bc:	4a03      	ldr	r2, [pc, #12]	; (80010cc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x6c>)
 80010be:	4804      	ldr	r0, [pc, #16]	; (80010d0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf+0x70>)
 80010c0:	214b      	movs	r1, #75	; 0x4b
 80010c2:	f004 fe87 	bl	8005dd4 <__assert_func>
 80010c6:	bf00      	nop
 80010c8:	08007020 	.word	0x08007020
 80010cc:	08007070 	.word	0x08007070
 80010d0:	08006f70 	.word	0x08006f70
 80010d4:	0800718c 	.word	0x0800718c
 80010d8:	08007134 	.word	0x08007134

080010dc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>:
  CommaInitializer& operator,(const Scalar& s)
 80010dc:	b538      	push	{r3, r4, r5, lr}
    if (m_col==m_xpr.cols())
 80010de:	6883      	ldr	r3, [r0, #8]
 80010e0:	6802      	ldr	r2, [r0, #0]
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d011      	beq.n	800110a <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x2e>
    eigen_assert(m_col<m_xpr.cols()
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	dc24      	bgt.n	8001134 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x58>
    eigen_assert(m_currentBlockRows==1);
 80010ea:	68c4      	ldr	r4, [r0, #12]
 80010ec:	2c01      	cmp	r4, #1
 80010ee:	d11b      	bne.n	8001128 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x4c>
 80010f0:	6844      	ldr	r4, [r0, #4]
    m_xpr.coeffRef(m_row, m_col++) = s;
 80010f2:	f8d1 c000 	ldr.w	ip, [r1]
 80010f6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80010fa:	4421      	add	r1, r4
 80010fc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8001100:	3301      	adds	r3, #1
 8001102:	6083      	str	r3, [r0, #8]
 8001104:	f8c2 c000 	str.w	ip, [r2]
  }
 8001108:	bd38      	pop	{r3, r4, r5, pc}
      m_row+=m_currentBlockRows;
 800110a:	6844      	ldr	r4, [r0, #4]
 800110c:	68c5      	ldr	r5, [r0, #12]
      m_currentBlockRows = 1;
 800110e:	60c3      	str	r3, [r0, #12]
      m_row+=m_currentBlockRows;
 8001110:	442c      	add	r4, r5
      m_col = 0;
 8001112:	2300      	movs	r3, #0
      eigen_assert(m_row<m_xpr.rows()
 8001114:	2c02      	cmp	r4, #2
      m_col = 0;
 8001116:	e9c0 4301 	strd	r4, r3, [r0, #4]
      eigen_assert(m_row<m_xpr.rows()
 800111a:	ddea      	ble.n	80010f2 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x16>
 800111c:	4b08      	ldr	r3, [pc, #32]	; (8001140 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x64>)
 800111e:	4a09      	ldr	r2, [pc, #36]	; (8001144 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x68>)
 8001120:	4809      	ldr	r0, [pc, #36]	; (8001148 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x6c>)
 8001122:	2148      	movs	r1, #72	; 0x48
 8001124:	f004 fe56 	bl	8005dd4 <__assert_func>
    eigen_assert(m_currentBlockRows==1);
 8001128:	4b08      	ldr	r3, [pc, #32]	; (800114c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x70>)
 800112a:	4a06      	ldr	r2, [pc, #24]	; (8001144 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x68>)
 800112c:	4806      	ldr	r0, [pc, #24]	; (8001148 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x6c>)
 800112e:	214d      	movs	r1, #77	; 0x4d
 8001130:	f004 fe50 	bl	8005dd4 <__assert_func>
    eigen_assert(m_col<m_xpr.cols()
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x74>)
 8001136:	4a03      	ldr	r2, [pc, #12]	; (8001144 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x68>)
 8001138:	4803      	ldr	r0, [pc, #12]	; (8001148 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf+0x6c>)
 800113a:	214b      	movs	r1, #75	; 0x4b
 800113c:	f004 fe4a 	bl	8005dd4 <__assert_func>
 8001140:	08007020 	.word	0x08007020
 8001144:	080071a4 	.word	0x080071a4
 8001148:	08006f70 	.word	0x08006f70
 800114c:	0800718c 	.word	0x0800718c
 8001150:	08007134 	.word	0x08007134

08001154 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf>:
    if (m_col==m_xpr.cols())
 8001154:	6882      	ldr	r2, [r0, #8]
 8001156:	2a03      	cmp	r2, #3
  CommaInitializer& operator,(const Scalar& s)
 8001158:	b538      	push	{r3, r4, r5, lr}
    if (m_col==m_xpr.cols())
 800115a:	6804      	ldr	r4, [r0, #0]
 800115c:	d00f      	beq.n	800117e <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x2a>
    eigen_assert(m_col<m_xpr.cols()
 800115e:	2a02      	cmp	r2, #2
 8001160:	dc23      	bgt.n	80011aa <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x56>
    eigen_assert(m_currentBlockRows==1);
 8001162:	68c3      	ldr	r3, [r0, #12]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d11a      	bne.n	800119e <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x4a>
 8001168:	6843      	ldr	r3, [r0, #4]
    m_xpr.coeffRef(m_row, m_col++) = s;
 800116a:	6809      	ldr	r1, [r1, #0]
        return m_storage.data()[colId + rowId * m_storage.cols()];
 800116c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001170:	4413      	add	r3, r2
 8001172:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001176:	3201      	adds	r2, #1
 8001178:	6082      	str	r2, [r0, #8]
 800117a:	6019      	str	r1, [r3, #0]
  }
 800117c:	bd38      	pop	{r3, r4, r5, pc}
      m_row+=m_currentBlockRows;
 800117e:	68c2      	ldr	r2, [r0, #12]
 8001180:	6843      	ldr	r3, [r0, #4]
 8001182:	4413      	add	r3, r2
      m_col = 0;
 8001184:	2200      	movs	r2, #0
      m_currentBlockRows = 1;
 8001186:	2501      	movs	r5, #1
      eigen_assert(m_row<m_xpr.rows()
 8001188:	4293      	cmp	r3, r2
      m_col = 0;
 800118a:	e9c0 3201 	strd	r3, r2, [r0, #4]
      m_currentBlockRows = 1;
 800118e:	60c5      	str	r5, [r0, #12]
      eigen_assert(m_row<m_xpr.rows()
 8001190:	ddeb      	ble.n	800116a <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x16>
 8001192:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x64>)
 8001194:	4a09      	ldr	r2, [pc, #36]	; (80011bc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x68>)
 8001196:	480a      	ldr	r0, [pc, #40]	; (80011c0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x6c>)
 8001198:	2148      	movs	r1, #72	; 0x48
 800119a:	f004 fe1b 	bl	8005dd4 <__assert_func>
    eigen_assert(m_currentBlockRows==1);
 800119e:	4b09      	ldr	r3, [pc, #36]	; (80011c4 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x70>)
 80011a0:	4a06      	ldr	r2, [pc, #24]	; (80011bc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x68>)
 80011a2:	4807      	ldr	r0, [pc, #28]	; (80011c0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x6c>)
 80011a4:	214d      	movs	r1, #77	; 0x4d
 80011a6:	f004 fe15 	bl	8005dd4 <__assert_func>
    eigen_assert(m_col<m_xpr.cols()
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x74>)
 80011ac:	4a03      	ldr	r2, [pc, #12]	; (80011bc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x68>)
 80011ae:	4804      	ldr	r0, [pc, #16]	; (80011c0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf+0x6c>)
 80011b0:	214b      	movs	r1, #75	; 0x4b
 80011b2:	f004 fe0f 	bl	8005dd4 <__assert_func>
 80011b6:	bf00      	nop
 80011b8:	08007020 	.word	0x08007020
 80011bc:	08007268 	.word	0x08007268
 80011c0:	08006f70 	.word	0x08006f70
 80011c4:	0800718c 	.word	0x0800718c
 80011c8:	08007134 	.word	0x08007134

080011cc <_ZN5Eigen8internal26call_dense_assignment_loopINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEENS_13CwiseBinaryOpINS0_13scalar_sum_opIffEEKNS_7ProductINS7_IS3_S3_Li0EEENS_9TransposeIS3_EELi0EEEKS3_EENS0_9assign_opIffEEEEvRT_RKT0_RKT1_>:
    dst.resize(dstRows, dstCols);
  eigen_assert(dst.rows() == dstRows && dst.cols() == dstCols);
}

template<typename DstXprType, typename SrcXprType, typename Functor>
EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void call_dense_assignment_loop(DstXprType& dst, const SrcXprType& src, const Functor &func)
 80011cc:	b430      	push	{r4, r5}
    typedef typename internal::ref_selector<Rhs>::type RhsNested;
    typedef typename internal::remove_all<LhsNested>::type LhsNestedCleaned;
    typedef typename internal::remove_all<RhsNested>::type RhsNestedCleaned;

    EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE
    Product(const Lhs& lhs, const Rhs& rhs) : m_lhs(lhs), m_rhs(rhs)
 80011ce:	e9d1 4500 	ldrd	r4, r5, [r1]
  }

  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE
  CoeffReturnType coeff(Index row, Index col) const
  {
    return m_data[col * colStride() + row * rowStride()];
 80011d2:	ed94 3a03 	vldr	s6, [r4, #12]
 80011d6:	ed95 7a04 	vldr	s14, [r5, #16]
 80011da:	edd4 7a00 	vldr	s15, [r4]
 80011de:	ed95 0a03 	vldr	s0, [r5, #12]
 80011e2:	ed95 2a01 	vldr	s4, [r5, #4]
 80011e6:	edd5 5a00 	vldr	s11, [r5]
 80011ea:	edd5 4a06 	vldr	s9, [r5, #24]
 80011ee:	ed94 5a04 	vldr	s10, [r4, #16]
 80011f2:	ed94 4a06 	vldr	s8, [r4, #24]
 80011f6:	ed94 6a05 	vldr	s12, [r4, #20]
 80011fa:	688a      	ldr	r2, [r1, #8]
 80011fc:	ed95 1a02 	vldr	s2, [r5, #8]
 8001200:	edd4 1a02 	vldr	s3, [r4, #8]
 8001204:	edd4 0a07 	vldr	s1, [r4, #28]
    /** \returns the left hand side nested expression */
    EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE
    const _LhsNested& lhs() const { return m_lhs; }
    /** \returns the right hand side nested expression */
    EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE
    const _RhsNested& rhs() const { return m_rhs; }
 8001208:	68cb      	ldr	r3, [r1, #12]
 800120a:	ed2d 8b04 	vpush	{d8-d9}
#else
  scalar_product_op() {
    EIGEN_SCALAR_BINARY_OP_PLUGIN
  }
#endif
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800120e:	ee63 6a07 	vmul.f32	s13, s6, s14
 8001212:	ed95 8a07 	vldr	s16, [r5, #28]
 8001216:	edd4 8a01 	vldr	s17, [r4, #4]
 800121a:	ed95 9a05 	vldr	s18, [r5, #20]
 800121e:	eee7 6a80 	vfma.f32	s13, s15, s0
 8001222:	b090      	sub	sp, #64	; 0x40
 8001224:	ee63 2a02 	vmul.f32	s5, s6, s4
 8001228:	ee23 3a08 	vmul.f32	s6, s6, s16
 800122c:	eee7 2aa5 	vfma.f32	s5, s15, s11
 8001230:	eea7 3aa4 	vfma.f32	s6, s15, s9
 8001234:	ee62 3a05 	vmul.f32	s7, s4, s10
 8001238:	ee65 7a07 	vmul.f32	s15, s10, s14
 800123c:	ee25 5a08 	vmul.f32	s10, s10, s16
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001240:	eee4 6a09 	vfma.f32	s13, s8, s18
 8001244:	eea8 5aa4 	vfma.f32	s10, s17, s9
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001248:	ee22 2a06 	vmul.f32	s4, s4, s12
 800124c:	ee26 7a07 	vmul.f32	s14, s12, s14
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001250:	eee4 2a01 	vfma.f32	s5, s8, s2
  CoeffReturnType coeff(Index row, Index col) const
 8001254:	eee5 3aa8 	vfma.f32	s7, s11, s17
 8001258:	eea5 2aa1 	vfma.f32	s4, s11, s3
 800125c:	eee8 7a80 	vfma.f32	s15, s17, s0
    return m_data[col * colStride() + row * rowStride()];
 8001260:	edd2 5a03 	vldr	s11, [r2, #12]
 8001264:	edd4 8a08 	vldr	s17, [r4, #32]
 8001268:	eea1 7a80 	vfma.f32	s14, s3, s0
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800126c:	ee26 6a08 	vmul.f32	s12, s12, s16
 8001270:	ed95 0a08 	vldr	s0, [r5, #32]
 8001274:	ed92 8a06 	vldr	s16, [r2, #24]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001278:	eea0 5a80 	vfma.f32	s10, s1, s0
 800127c:	eea1 6aa4 	vfma.f32	s12, s3, s9
 8001280:	edd2 1a00 	vldr	s3, [r2]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001284:	ee66 4aa5 	vmul.f32	s9, s13, s11
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001288:	eea4 3a00 	vfma.f32	s6, s8, s0
 800128c:	eee2 4aa1 	vfma.f32	s9, s5, s3
 8001290:	eea8 7a89 	vfma.f32	s14, s17, s18
 8001294:	eeb0 4a45 	vmov.f32	s8, s10
 8001298:	eee0 7a89 	vfma.f32	s15, s1, s18
 800129c:	eea8 6a80 	vfma.f32	s12, s17, s0
 80012a0:	ed93 5a00 	vldr	s10, [r3]
 80012a4:	ed92 9a01 	vldr	s18, [r2, #4]
 80012a8:	ed92 0a02 	vldr	s0, [r2, #8]
 80012ac:	eee1 3a20 	vfma.f32	s7, s2, s1
 80012b0:	eea1 2a28 	vfma.f32	s4, s2, s17
 80012b4:	ee34 5a85 	vadd.f32	s10, s9, s10
 80012b8:	ed92 1a07 	vldr	s2, [r2, #28]
 80012bc:	eef0 4a46 	vmov.f32	s9, s12
 80012c0:	eea3 5a08 	vfma.f32	s10, s6, s16
 80012c4:	ed92 6a04 	vldr	s12, [r2, #16]
 80012c8:	edd2 8a05 	vldr	s17, [r2, #20]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80012cc:	ee67 0aa5 	vmul.f32	s1, s15, s11
 80012d0:	ee67 5a25 	vmul.f32	s11, s14, s11
 80012d4:	eee3 0aa1 	vfma.f32	s1, s7, s3
 80012d8:	eee2 5a21 	vfma.f32	s11, s4, s3
 80012dc:	ee67 1a06 	vmul.f32	s3, s14, s12
 80012e0:	ee27 7a28 	vmul.f32	s14, s14, s17
 80012e4:	eee2 1a09 	vfma.f32	s3, s4, s18
 80012e8:	eea2 7a00 	vfma.f32	s14, s4, s0
 80012ec:	ed92 2a08 	vldr	s4, [r2, #32]
  *
  */
template<typename DstScalar,typename SrcScalar> struct assign_op {

  EIGEN_EMPTY_STRUCT_CTOR(assign_op)
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 80012f0:	ed80 5a00 	vstr	s10, [r0]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80012f4:	ed93 5a01 	vldr	s10, [r3, #4]
 80012f8:	ee30 5a85 	vadd.f32	s10, s1, s10
 80012fc:	eea4 5a08 	vfma.f32	s10, s8, s16
 8001300:	ed80 5a01 	vstr	s10, [r0, #4]
 8001304:	ed93 5a02 	vldr	s10, [r3, #8]
 8001308:	ee75 5a85 	vadd.f32	s11, s11, s10
 800130c:	eee4 5a88 	vfma.f32	s11, s9, s16
 8001310:	edc0 5a02 	vstr	s11, [r0, #8]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001314:	ee66 5a86 	vmul.f32	s11, s13, s12
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001318:	ed93 5a03 	vldr	s10, [r3, #12]
 800131c:	eee2 5a89 	vfma.f32	s11, s5, s18
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001320:	ee27 6a86 	vmul.f32	s12, s15, s12
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001324:	ee75 5a85 	vadd.f32	s11, s11, s10
 8001328:	eea3 6a89 	vfma.f32	s12, s7, s18
 800132c:	eee3 5a01 	vfma.f32	s11, s6, s2
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001330:	ee66 6aa8 	vmul.f32	s13, s13, s17
 8001334:	edc0 5a03 	vstr	s11, [r0, #12]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001338:	edd3 5a04 	vldr	s11, [r3, #16]
 800133c:	ee36 6a25 	vadd.f32	s12, s12, s11
 8001340:	eee2 6a80 	vfma.f32	s13, s5, s0
 8001344:	eea4 6a01 	vfma.f32	s12, s8, s2
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001348:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800134c:	ed80 6a04 	vstr	s12, [r0, #16]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001350:	ed93 6a05 	vldr	s12, [r3, #20]
 8001354:	ee31 6a86 	vadd.f32	s12, s3, s12
 8001358:	eee3 7a80 	vfma.f32	s15, s7, s0
 800135c:	eea4 6a81 	vfma.f32	s12, s9, s2
 8001360:	ed80 6a05 	vstr	s12, [r0, #20]
 8001364:	ed93 6a06 	vldr	s12, [r3, #24]
 8001368:	ee76 6a86 	vadd.f32	s13, s13, s12
 800136c:	eee3 6a02 	vfma.f32	s13, s6, s4
 8001370:	edc0 6a06 	vstr	s13, [r0, #24]
 8001374:	edd3 6a07 	vldr	s13, [r3, #28]
 8001378:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800137c:	eee4 7a02 	vfma.f32	s15, s8, s4
 8001380:	edc0 7a07 	vstr	s15, [r0, #28]
 8001384:	edd3 7a08 	vldr	s15, [r3, #32]
 8001388:	ee37 7a27 	vadd.f32	s14, s14, s15
 800138c:	eea4 7a82 	vfma.f32	s14, s9, s4
 8001390:	ed80 7a08 	vstr	s14, [r0, #32]

  typedef generic_dense_assignment_kernel<DstEvaluatorType,SrcEvaluatorType,Functor> Kernel;
  Kernel kernel(dstEvaluator, srcEvaluator, func, dst.const_cast_derived());

  dense_assignment_loop<Kernel>::run(kernel);
}
 8001394:	b010      	add	sp, #64	; 0x40
 8001396:	ecbd 8b04 	vpop	{d8-d9}
 800139a:	bc30      	pop	{r4, r5}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop

080013a0 <_Z12Kalmanfilterv>:
void Kalmanfilter(){
 80013a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
{return _micros + htim11.Instance->CNT;}
 80013a4:	4fda      	ldr	r7, [pc, #872]	; (8001710 <_Z12Kalmanfilterv+0x370>)
	 if(micros() - TimeStampKalman >= 1000){
 80013a6:	4ddb      	ldr	r5, [pc, #876]	; (8001714 <_Z12Kalmanfilterv+0x374>)
{return _micros + htim11.Instance->CNT;}
 80013a8:	6838      	ldr	r0, [r7, #0]
 80013aa:	4cdb      	ldr	r4, [pc, #876]	; (8001718 <_Z12Kalmanfilterv+0x378>)
	 if(micros() - TimeStampKalman >= 1000){
 80013ac:	682a      	ldr	r2, [r5, #0]
	 Pos1=OutUnwrap;
 80013ae:	f8df 83b4 	ldr.w	r8, [pc, #948]	; 8001764 <_Z12Kalmanfilterv+0x3c4>
{return _micros + htim11.Instance->CNT;}
 80013b2:	6a43      	ldr	r3, [r0, #36]	; 0x24
	 Pos1=OutUnwrap;
 80013b4:	4ed9      	ldr	r6, [pc, #868]	; (800171c <_Z12Kalmanfilterv+0x37c>)
{return _micros + htim11.Instance->CNT;}
 80013b6:	6821      	ldr	r1, [r4, #0]
	 if(micros() - TimeStampKalman >= 1000){
 80013b8:	1a9b      	subs	r3, r3, r2
	 Pos1=OutUnwrap;
 80013ba:	f8d8 2000 	ldr.w	r2, [r8]
 80013be:	6032      	str	r2, [r6, #0]
{return _micros + htim11.Instance->CNT;}
 80013c0:	6862      	ldr	r2, [r4, #4]
	 if(micros() - TimeStampKalman >= 1000){
 80013c2:	eb6c 0c0c 	sbc.w	ip, ip, ip
void Kalmanfilter(){
 80013c6:	ed2d 8b0a 	vpush	{d8-d12}
	 if(micros() - TimeStampKalman >= 1000){
 80013ca:	185b      	adds	r3, r3, r1
 80013cc:	eb42 020c 	adc.w	r2, r2, ip
 80013d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013d4:	f172 0300 	sbcs.w	r3, r2, #0
void Kalmanfilter(){
 80013d8:	b087      	sub	sp, #28
	 if(micros() - TimeStampKalman >= 1000){
 80013da:	d204      	bcs.n	80013e6 <_Z12Kalmanfilterv+0x46>
}
 80013dc:	b007      	add	sp, #28
 80013de:	ecbd 8b0a 	vpop	{d8-d12}
 80013e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
{return _micros + htim11.Instance->CNT;}
 80013e6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80013e8:	f8df a37c 	ldr.w	sl, [pc, #892]	; 8001768 <_Z12Kalmanfilterv+0x3c8>
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80013ec:	4acc      	ldr	r2, [pc, #816]	; (8001720 <_Z12Kalmanfilterv+0x380>)
 80013ee:	edda 7a01 	vldr	s15, [sl, #4]
 80013f2:	ed9a 6a00 	vldr	s12, [sl]
      : m_lhs(aLhs), m_rhs(aRhs), m_functor(func)
 80013f6:	f8df 9374 	ldr.w	r9, [pc, #884]	; 800176c <_Z12Kalmanfilterv+0x3cc>
 80013fa:	f8df b374 	ldr.w	fp, [pc, #884]	; 8001770 <_Z12Kalmanfilterv+0x3d0>
  {
#ifndef EIGEN_NO_DEBUG
    internal::check_for_aliasing(dst, src);
#endif

    call_dense_assignment_loop(dst, src, func);
 80013fe:	48c9      	ldr	r0, [pc, #804]	; (8001724 <_Z12Kalmanfilterv+0x384>)
 8001400:	185b      	adds	r3, r3, r1
		 TimeStampKalman = micros();
 8001402:	602b      	str	r3, [r5, #0]
 8001404:	4bc8      	ldr	r3, [pc, #800]	; (8001728 <_Z12Kalmanfilterv+0x388>)
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	edd3 2a05 	vldr	s5, [r3, #20]
 800140c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001410:	ed93 7a04 	vldr	s14, [r3, #16]
 8001414:	ed93 3a00 	vldr	s6, [r3]
 8001418:	edd3 3a01 	vldr	s7, [r3, #4]
 800141c:	ed93 4a02 	vldr	s8, [r3, #8]
 8001420:	edd3 4a06 	vldr	s9, [r3, #24]
 8001424:	ed93 5a07 	vldr	s10, [r3, #28]
 8001428:	edd3 5a08 	vldr	s11, [r3, #32]
 800142c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001430:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001434:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8001438:	eee3 6a06 	vfma.f32	s13, s6, s12
 800143c:	a901      	add	r1, sp, #4
 800143e:	eea6 7a23 	vfma.f32	s14, s12, s7
 8001442:	eee6 7a04 	vfma.f32	s15, s12, s8
 8001446:	ed9a 6a02 	vldr	s12, [sl, #8]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 800144a:	eee4 6a86 	vfma.f32	s13, s9, s12
 800144e:	eea6 7a05 	vfma.f32	s14, s12, s10
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001452:	edd2 4a00 	vldr	s9, [r2]
 8001456:	ed92 5a01 	vldr	s10, [r2, #4]
 800145a:	edcb 6a00 	vstr	s13, [fp]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 800145e:	eee6 7a25 	vfma.f32	s15, s12, s11
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001462:	edd2 5a02 	vldr	s11, [r2, #8]
namespace internal {

template<typename Scalar>
struct scalar_constant_op {
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE scalar_constant_op(const scalar_constant_op& other) : m_other(other.m_other) { }
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE scalar_constant_op(const Scalar& other) : m_other(other) { }
 8001466:	4ab1      	ldr	r2, [pc, #708]	; (800172c <_Z12Kalmanfilterv+0x38c>)
 8001468:	ed8b 7a01 	vstr	s14, [fp, #4]
 800146c:	ed92 6a00 	vldr	s12, [r2]
 8001470:	4aaf      	ldr	r2, [pc, #700]	; (8001730 <_Z12Kalmanfilterv+0x390>)
 8001472:	edcb 7a02 	vstr	s15, [fp, #8]
 8001476:	ee66 3a24 	vmul.f32	s7, s12, s9
 800147a:	ee26 4a05 	vmul.f32	s8, s12, s10
 800147e:	ee26 6a25 	vmul.f32	s12, s12, s11
 8001482:	ee64 1aa3 	vmul.f32	s3, s9, s7
 8001486:	ee24 2a84 	vmul.f32	s4, s9, s8
 800148a:	ee63 2a85 	vmul.f32	s5, s7, s10
 800148e:	ee25 3a04 	vmul.f32	s6, s10, s8
 8001492:	ee64 4a86 	vmul.f32	s9, s9, s12
 8001496:	ee25 5a06 	vmul.f32	s10, s10, s12
 800149a:	ee63 3aa5 	vmul.f32	s7, s7, s11
 800149e:	ee24 4a25 	vmul.f32	s8, s8, s11
 80014a2:	ee25 6a86 	vmul.f32	s12, s11, s12
 80014a6:	edc2 1a00 	vstr	s3, [r2]
 80014aa:	ed82 2a01 	vstr	s4, [r2, #4]
 80014ae:	edc2 4a02 	vstr	s9, [r2, #8]
 80014b2:	edc2 2a03 	vstr	s5, [r2, #12]
 80014b6:	ed82 3a04 	vstr	s6, [r2, #16]
 80014ba:	ed82 5a05 	vstr	s10, [r2, #20]
 80014be:	edc2 3a06 	vstr	s7, [r2, #24]
 80014c2:	ed82 4a07 	vstr	s8, [r2, #28]
 80014c6:	ed82 6a08 	vstr	s12, [r2, #32]
 80014ca:	e9cd 9302 	strd	r9, r3, [sp, #8]
 80014ce:	9204      	str	r2, [sp, #16]
 80014d0:	466a      	mov	r2, sp
 80014d2:	f7ff fe7b 	bl	80011cc <_ZN5Eigen8internal26call_dense_assignment_loopINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEENS_13CwiseBinaryOpINS0_13scalar_sum_opIffEEKNS_7ProductINS7_IS3_S3_Li0EEENS_9TransposeIS3_EELi0EEEKS3_EENS0_9assign_opIffEEEEvRT_RKT0_RKT1_>
 80014d6:	4893      	ldr	r0, [pc, #588]	; (8001724 <_Z12Kalmanfilterv+0x384>)
 80014d8:	4b96      	ldr	r3, [pc, #600]	; (8001734 <_Z12Kalmanfilterv+0x394>)
 80014da:	edd0 0a04 	vldr	s1, [r0, #16]
 80014de:	ed93 8a01 	vldr	s16, [r3, #4]
 80014e2:	ed93 1a00 	vldr	s2, [r3]
 80014e6:	ed90 2a03 	vldr	s4, [r0, #12]
 80014ea:	ed90 7a01 	vldr	s14, [r0, #4]
 80014ee:	ed90 9a00 	vldr	s18, [r0]
 80014f2:	ed93 0a02 	vldr	s0, [r3, #8]
 80014f6:	ed90 3a05 	vldr	s6, [r0, #20]
 80014fa:	edd0 8a02 	vldr	s17, [r0, #8]
 80014fe:	edd0 2a06 	vldr	s5, [r0, #24]
 8001502:	edd0 3a08 	vldr	s7, [r0, #32]
 8001506:	edd0 1a07 	vldr	s3, [r0, #28]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 800150a:	4b8b      	ldr	r3, [pc, #556]	; (8001738 <_Z12Kalmanfilterv+0x398>)
 800150c:	ed9b 5a02 	vldr	s10, [fp, #8]
 8001510:	edd3 5a00 	vldr	s11, [r3]
 8001514:	eddb 4a01 	vldr	s9, [fp, #4]
    m_xpr.coeffRef(0,0) = s;
 8001518:	edd8 9a00 	vldr	s19, [r8]
 800151c:	ed9b 4a00 	vldr	s8, [fp]
 8001520:	4b86      	ldr	r3, [pc, #536]	; (800173c <_Z12Kalmanfilterv+0x39c>)
 8001522:	4a87      	ldr	r2, [pc, #540]	; (8001740 <_Z12Kalmanfilterv+0x3a0>)
 8001524:	ed93 ba05 	vldr	s22, [r3, #20]
 8001528:	ed93 ca06 	vldr	s24, [r3, #24]
		 DiffVelo=(Pos1-Pos2)/Dt;
 800152c:	4885      	ldr	r0, [pc, #532]	; (8001744 <_Z12Kalmanfilterv+0x3a4>)
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800152e:	ee28 6a20 	vmul.f32	s12, s16, s1
 8001532:	ee68 7a07 	vmul.f32	s15, s16, s14
 8001536:	eef0 6a46 	vmov.f32	s13, s12
 800153a:	eee1 6a02 	vfma.f32	s13, s2, s4
 800153e:	eee9 7a01 	vfma.f32	s15, s18, s2
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001542:	eee0 6a03 	vfma.f32	s13, s0, s6
 8001546:	eee0 7a28 	vfma.f32	s15, s0, s17
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800154a:	ee68 6a26 	vmul.f32	s13, s16, s13
  EIGEN_DEVICE_FUNC
  static inline void run(const MatrixType& matrix, ResultType& result)
  {
    typedef typename MatrixType::Scalar Scalar;
    internal::evaluator<MatrixType> matrixEval(matrix);
    result.coeffRef(0,0) = Scalar(1) / matrixEval.coeff(0,0);
 800154e:	eeb7 aa00 	vmov.f32	s20, #112	; 0x3f800000  1.0
 8001552:	eee1 6a27 	vfma.f32	s13, s2, s15
 8001556:	ee61 7a22 	vmul.f32	s15, s2, s5
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 800155a:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800155e:	eee0 7a23 	vfma.f32	s15, s0, s7
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 8001562:	ee62 ba08 	vmul.f32	s23, s4, s16
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001566:	eee8 7a21 	vfma.f32	s15, s16, s3
 800156a:	eee9 ba01 	vfma.f32	s23, s18, s2
 800156e:	eee0 6a27 	vfma.f32	s13, s0, s15
 8001572:	eea1 6a07 	vfma.f32	s12, s2, s14
 8001576:	eeca aa26 	vdiv.f32	s21, s20, s13
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800157a:	ee65 6a00 	vmul.f32	s13, s10, s0
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 800157e:	eee2 ba80 	vfma.f32	s23, s5, s0
 8001582:	eee4 6a88 	vfma.f32	s13, s9, s16
 8001586:	eea0 6a21 	vfma.f32	s12, s0, s3
    dst.coeffRef(0,0) += (lhs.transpose().cwiseProduct(rhs)).sum();
  }

  template<typename Dst>
  static EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void subTo(Dst& dst, const Lhs& lhs, const Rhs& rhs)
  { dst.coeffRef(0,0) -= (lhs.transpose().cwiseProduct(rhs)).sum(); }
 800158a:	ee79 6ae6 	vsub.f32	s13, s19, s13
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800158e:	ee6a baab 	vmul.f32	s23, s21, s23
 8001592:	eee4 6a41 	vfms.f32	s13, s8, s2
 8001596:	ee68 5a03 	vmul.f32	s11, s16, s6
 800159a:	ee6a 7a86 	vmul.f32	s15, s21, s12
  *
  */
template<typename DstScalar,typename SrcScalar> struct add_assign_op {

  EIGEN_EMPTY_STRUCT_CTOR(add_assign_op)
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a += b; }
 800159e:	eeb0 6a44 	vmov.f32	s12, s8
 80015a2:	eeab 6aa6 	vfma.f32	s12, s23, s13
 80015a6:	eee1 5a28 	vfma.f32	s11, s2, s17
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 80015aa:	ed8a 6a00 	vstr	s12, [sl]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80015ae:	eee0 5a23 	vfma.f32	s11, s0, s7
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a += b; }
 80015b2:	eeb0 6a64 	vmov.f32	s12, s9
 80015b6:	eea7 6aa6 	vfma.f32	s12, s15, s13
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 80015ba:	ee6a 5aa5 	vmul.f32	s11, s21, s11
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 80015be:	ed8a 6a01 	vstr	s12, [sl, #4]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a += b; }
 80015c2:	eeb0 6a45 	vmov.f32	s12, s10
 80015c6:	eea5 6aa6 	vfma.f32	s12, s11, s13
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 80015ca:	edc2 ba00 	vstr	s23, [r2]
 80015ce:	edd3 6a04 	vldr	s13, [r3, #16]
 80015d2:	edc2 7a01 	vstr	s15, [r2, #4]
 80015d6:	edc2 5a02 	vstr	s11, [r2, #8]
 80015da:	ed8a 6a02 	vstr	s12, [sl, #8]
 80015de:	4a5a      	ldr	r2, [pc, #360]	; (8001748 <_Z12Kalmanfilterv+0x3a8>)
 80015e0:	ed93 6a03 	vldr	s12, [r3, #12]
 80015e4:	edc2 9a00 	vstr	s19, [r2]
  *
  */
template<typename DstScalar,typename SrcScalar> struct sub_assign_op {

  EIGEN_EMPTY_STRUCT_CTOR(sub_assign_op)
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a -= b; }
 80015e8:	eea8 ba65 	vfms.f32	s22, s16, s11
 80015ec:	eea8 6a6b 	vfms.f32	s12, s16, s23
 80015f0:	eee8 6a67 	vfms.f32	s13, s16, s15
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 80015f4:	edd3 9a07 	vldr	s19, [r3, #28]
 80015f8:	ed93 8a08 	vldr	s16, [r3, #32]
 80015fc:	edd3 aa01 	vldr	s21, [r3, #4]
 8001600:	ed93 aa02 	vldr	s20, [r3, #8]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a -= b; }
 8001604:	eee0 9a67 	vfms.f32	s19, s0, s15
 8001608:	eea0 8a65 	vfms.f32	s16, s0, s11
 800160c:	eea0 ca6b 	vfms.f32	s24, s0, s23
 8001610:	ed93 0a00 	vldr	s0, [r3]
{return _micros + htim11.Instance->CNT;}
 8001614:	683b      	ldr	r3, [r7, #0]
		 runtime = micros()-TimeStampKalman;
 8001616:	682a      	ldr	r2, [r5, #0]
{return _micros + htim11.Instance->CNT;}
 8001618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		 DiffVelo=(Pos1-Pos2)/Dt;
 800161a:	4d4c      	ldr	r5, [pc, #304]	; (800174c <_Z12Kalmanfilterv+0x3ac>)
 800161c:	eea1 0a6b 	vfms.f32	s0, s2, s23
		 runtime = micros()-TimeStampKalman;
 8001620:	1a9a      	subs	r2, r3, r2
 8001622:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001626:	eee1 aa67 	vfms.f32	s21, s2, s15
 800162a:	eb61 0101 	sbc.w	r1, r1, r1
 800162e:	189b      	adds	r3, r3, r2
 8001630:	ee67 7a06 	vmul.f32	s15, s14, s12
 8001634:	eea1 aa65 	vfms.f32	s20, s2, s11
 8001638:	eb41 0204 	adc.w	r2, r1, r4
 800163c:	4944      	ldr	r1, [pc, #272]	; (8001750 <_Z12Kalmanfilterv+0x3b0>)
		 DiffVelo=(Pos1-Pos2)/Dt;
 800163e:	edd6 5a00 	vldr	s11, [r6]
		 KalP = X(0,0);
 8001642:	4c44      	ldr	r4, [pc, #272]	; (8001754 <_Z12Kalmanfilterv+0x3b4>)
		 runtime = micros()-TimeStampKalman;
 8001644:	600b      	str	r3, [r1, #0]
 8001646:	eee9 7a00 	vfma.f32	s15, s18, s0
		 KalA = X(2,0);
 800164a:	4b43      	ldr	r3, [pc, #268]	; (8001758 <_Z12Kalmanfilterv+0x3b8>)
		 runtime = micros()-TimeStampKalman;
 800164c:	604a      	str	r2, [r1, #4]
		 KalP = X(0,0);
 800164e:	ed84 4a00 	vstr	s8, [r4]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001652:	eee8 7a8c 	vfma.f32	s15, s17, s24
		 KalA = X(2,0);
 8001656:	ed83 5a00 	vstr	s10, [r3]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE void assignCoeff(DstScalar& a, const SrcScalar& b) const { a = b; }
 800165a:	edc9 7a00 	vstr	s15, [r9]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800165e:	ee67 7a26 	vmul.f32	s15, s14, s13
 8001662:	ee27 7a0b 	vmul.f32	s14, s14, s22
 8001666:	eee9 7a2a 	vfma.f32	s15, s18, s21
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 800166a:	eea9 7a0a 	vfma.f32	s14, s18, s20
 800166e:	eee8 7aa9 	vfma.f32	s15, s17, s19
 8001672:	eea8 7a88 	vfma.f32	s14, s17, s16
 8001676:	edc9 7a01 	vstr	s15, [r9, #4]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800167a:	ee60 7a86 	vmul.f32	s15, s1, s12
 800167e:	ee21 6a86 	vmul.f32	s12, s3, s12
 8001682:	eee2 7a00 	vfma.f32	s15, s4, s0
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 8001686:	eea2 6a80 	vfma.f32	s12, s5, s0
 800168a:	eee3 7a0c 	vfma.f32	s15, s6, s24
 800168e:	eea3 6a8c 	vfma.f32	s12, s7, s24
 8001692:	ed89 7a02 	vstr	s14, [r9, #8]
 8001696:	ed89 6a06 	vstr	s12, [r9, #24]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a * b; }
 800169a:	ee20 6aa6 	vmul.f32	s12, s1, s13
 800169e:	ee20 7a8b 	vmul.f32	s14, s1, s22
 80016a2:	eea2 6a2a 	vfma.f32	s12, s4, s21
 80016a6:	ee61 6aa6 	vmul.f32	s13, s3, s13
 80016aa:	edc9 7a03 	vstr	s15, [r9, #12]
 80016ae:	ee61 7a8b 	vmul.f32	s15, s3, s22
 80016b2:	eee2 6aaa 	vfma.f32	s13, s5, s21
 80016b6:	eee2 7a8a 	vfma.f32	s15, s5, s20
 80016ba:	eea2 7a0a 	vfma.f32	s14, s4, s20
 80016be:	eef0 1a46 	vmov.f32	s3, s12
		 DiffVelo=(Pos1-Pos2)/Dt;
 80016c2:	ed90 6a00 	vldr	s12, [r0]
		 Pos2=Pos1;
 80016c6:	edc0 5a00 	vstr	s11, [r0]
  EIGEN_DEVICE_FUNC EIGEN_STRONG_INLINE result_type operator() (const LhsScalar& a, const RhsScalar& b) const { return a + b; }
 80016ca:	eef0 2a61 	vmov.f32	s5, s3
 80016ce:	eee3 2a29 	vfma.f32	s5, s6, s19
		 KalV = X(1,0);
 80016d2:	4822      	ldr	r0, [pc, #136]	; (800175c <_Z12Kalmanfilterv+0x3bc>)
 80016d4:	eea3 7a08 	vfma.f32	s14, s6, s16
 80016d8:	eee3 6aa9 	vfma.f32	s13, s7, s19
 80016dc:	eee3 7a88 	vfma.f32	s15, s7, s16
		 DiffVelo=(Pos1-Pos2)/Dt;
 80016e0:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80016e4:	eddf 5a1e 	vldr	s11, [pc, #120]	; 8001760 <_Z12Kalmanfilterv+0x3c0>
 80016e8:	edc9 2a04 	vstr	s5, [r9, #16]
 80016ec:	ee26 6a25 	vmul.f32	s12, s12, s11
 80016f0:	ed89 7a05 	vstr	s14, [r9, #20]
 80016f4:	ed85 6a00 	vstr	s12, [r5]
 80016f8:	edc9 6a07 	vstr	s13, [r9, #28]
 80016fc:	edc9 7a08 	vstr	s15, [r9, #32]
		 KalV = X(1,0);
 8001700:	edc0 4a00 	vstr	s9, [r0]
}
 8001704:	b007      	add	sp, #28
 8001706:	ecbd 8b0a 	vpop	{d8-d12}
 800170a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800170e:	bf00      	nop
 8001710:	200003e0 	.word	0x200003e0
 8001714:	200002a0 	.word	0x200002a0
 8001718:	200002d8 	.word	0x200002d8
 800171c:	20000254 	.word	0x20000254
 8001720:	20000198 	.word	0x20000198
 8001724:	20000220 	.word	0x20000220
 8001728:	200000bc 	.word	0x200000bc
 800172c:	2000000c 	.word	0x2000000c
 8001730:	2000025c 	.word	0x2000025c
 8001734:	200000f0 	.word	0x200000f0
 8001738:	20000280 	.word	0x20000280
 800173c:	200001a8 	.word	0x200001a8
 8001740:	200001d0 	.word	0x200001d0
 8001744:	20000258 	.word	0x20000258
 8001748:	200002cc 	.word	0x200002cc
 800174c:	20000180 	.word	0x20000180
 8001750:	20000508 	.word	0x20000508
 8001754:	200001e8 	.word	0x200001e8
 8001758:	200001e4 	.word	0x200001e4
 800175c:	200001ec 	.word	0x200001ec
 8001760:	447a0000 	.word	0x447a0000
 8001764:	20000218 	.word	0x20000218
 8001768:	200002c0 	.word	0x200002c0
 800176c:	200001f4 	.word	0x200001f4
 8001770:	200002b4 	.word	0x200002b4

08001774 <_Z13GrandStatumixv>:
void GrandStatumix(){
 8001774:	b530      	push	{r4, r5, lr}
	if (grandState != Ready){
 8001776:	4c50      	ldr	r4, [pc, #320]	; (80018b8 <_Z13GrandStatumixv+0x144>)
 8001778:	7823      	ldrb	r3, [r4, #0]
void GrandStatumix(){
 800177a:	b085      	sub	sp, #20
	if (grandState != Ready){
 800177c:	b9d3      	cbnz	r3, 80017b4 <_Z13GrandStatumixv+0x40>
			HAL_GPIO_WritePin(PLamp_Blue_GPIO_Port, PLamp_Blue_Pin, GPIO_PIN_RESET);
 800177e:	484f      	ldr	r0, [pc, #316]	; (80018bc <_Z13GrandStatumixv+0x148>)
 8001780:	2200      	movs	r2, #0
 8001782:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001786:	f001 fb51 	bl	8002e2c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(PLamp_Yellow_GPIO_Port, PLamp_Yellow_Pin, GPIO_PIN_RESET);
 800178a:	484c      	ldr	r0, [pc, #304]	; (80018bc <_Z13GrandStatumixv+0x148>)
	stop_sense = HAL_GPIO_ReadPin(Stop_Sense_GPIO_Port, Stop_Sense_Pin);
 800178c:	4d4c      	ldr	r5, [pc, #304]	; (80018c0 <_Z13GrandStatumixv+0x14c>)
				HAL_GPIO_WritePin(PLamp_Yellow_GPIO_Port, PLamp_Yellow_Pin, GPIO_PIN_RESET);
 800178e:	2200      	movs	r2, #0
 8001790:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001794:	f001 fb4a 	bl	8002e2c <HAL_GPIO_WritePin>
	stop_sense = HAL_GPIO_ReadPin(Stop_Sense_GPIO_Port, Stop_Sense_Pin);
 8001798:	484a      	ldr	r0, [pc, #296]	; (80018c4 <_Z13GrandStatumixv+0x150>)
 800179a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800179e:	f001 fb3f 	bl	8002e20 <HAL_GPIO_ReadPin>
	switch(grandState){
 80017a2:	7823      	ldrb	r3, [r4, #0]
	stop_sense = HAL_GPIO_ReadPin(Stop_Sense_GPIO_Port, Stop_Sense_Pin);
 80017a4:	7028      	strb	r0, [r5, #0]
	switch(grandState){
 80017a6:	3b01      	subs	r3, #1
 80017a8:	2b03      	cmp	r3, #3
 80017aa:	d85f      	bhi.n	800186c <_Z13GrandStatumixv+0xf8>
 80017ac:	e8df f003 	tbb	[pc, r3]
 80017b0:	0c1d4b35 	.word	0x0c1d4b35
		HAL_GPIO_WritePin(PLamp_Green_GPIO_Port, PLamp_Green_Pin, GPIO_PIN_RESET);
 80017b4:	4841      	ldr	r0, [pc, #260]	; (80018bc <_Z13GrandStatumixv+0x148>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017bc:	f001 fb36 	bl	8002e2c <HAL_GPIO_WritePin>
	if (grandState != work){
 80017c0:	7823      	ldrb	r3, [r4, #0]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d0e1      	beq.n	800178a <_Z13GrandStatumixv+0x16>
 80017c6:	e7da      	b.n	800177e <_Z13GrandStatumixv+0xa>
			HAL_GPIO_WritePin(PLamp_Yellow_GPIO_Port, PLamp_Yellow_Pin, GPIO_PIN_SET);
 80017c8:	483c      	ldr	r0, [pc, #240]	; (80018bc <_Z13GrandStatumixv+0x148>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017d0:	f001 fb2c 	bl	8002e2c <HAL_GPIO_WritePin>
			if (stop_sense == 1){
 80017d4:	782b      	ldrb	r3, [r5, #0]
			PWMOut = 0;
 80017d6:	483c      	ldr	r0, [pc, #240]	; (80018c8 <_Z13GrandStatumixv+0x154>)
			Integral = 0;
 80017d8:	4a3c      	ldr	r2, [pc, #240]	; (80018cc <_Z13GrandStatumixv+0x158>)
 80017da:	2100      	movs	r1, #0
			PWMOut = 0;
 80017dc:	2500      	movs	r5, #0
			if (stop_sense == 1){
 80017de:	2b01      	cmp	r3, #1
			PWMOut = 0;
 80017e0:	8005      	strh	r5, [r0, #0]
			Integral = 0;
 80017e2:	6011      	str	r1, [r2, #0]
			if (stop_sense == 1){
 80017e4:	d05e      	beq.n	80018a4 <_Z13GrandStatumixv+0x130>
}
 80017e6:	b005      	add	sp, #20
 80017e8:	bd30      	pop	{r4, r5, pc}
		if (pwr_sense == 0){
 80017ea:	4a39      	ldr	r2, [pc, #228]	; (80018d0 <_Z13GrandStatumixv+0x15c>)
		PWMOut = 0;
 80017ec:	4b36      	ldr	r3, [pc, #216]	; (80018c8 <_Z13GrandStatumixv+0x154>)
		if (pwr_sense == 0){
 80017ee:	7815      	ldrb	r5, [r2, #0]
		PWMOut = 0;
 80017f0:	2200      	movs	r2, #0
 80017f2:	801a      	strh	r2, [r3, #0]
		if (pwr_sense == 0){
 80017f4:	2d00      	cmp	r5, #0
 80017f6:	d1f6      	bne.n	80017e6 <_Z13GrandStatumixv+0x72>
			HAL_Delay(100);
 80017f8:	2064      	movs	r0, #100	; 0x64
			grandState = Ready;
 80017fa:	7025      	strb	r5, [r4, #0]
			HAL_Delay(100);
 80017fc:	f000 ffb6 	bl	800276c <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, ADDR_IOXT, 0x00, I2C_MEMADD_SIZE_8BIT, Setting,
 8001800:	4b34      	ldr	r3, [pc, #208]	; (80018d4 <_Z13GrandStatumixv+0x160>)
 8001802:	9300      	str	r3, [sp, #0]
 8001804:	2164      	movs	r1, #100	; 0x64
 8001806:	2216      	movs	r2, #22
 8001808:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800180c:	2301      	movs	r3, #1
 800180e:	462a      	mov	r2, r5
 8001810:	2140      	movs	r1, #64	; 0x40
 8001812:	4831      	ldr	r0, [pc, #196]	; (80018d8 <_Z13GrandStatumixv+0x164>)
 8001814:	f001 fe36 	bl	8003484 <HAL_I2C_Mem_Write>
}
 8001818:	e7e5      	b.n	80017e6 <_Z13GrandStatumixv+0x72>
		HAL_GPIO_WritePin(PLamp_Blue_GPIO_Port, PLamp_Blue_Pin, GPIO_PIN_SET);
 800181a:	4828      	ldr	r0, [pc, #160]	; (80018bc <_Z13GrandStatumixv+0x148>)
 800181c:	2201      	movs	r2, #1
 800181e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001822:	f001 fb03 	bl	8002e2c <HAL_GPIO_WritePin>
		if (pwr_sense == 1){
 8001826:	4b2a      	ldr	r3, [pc, #168]	; (80018d0 <_Z13GrandStatumixv+0x15c>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d03e      	beq.n	80018ac <_Z13GrandStatumixv+0x138>
		if (stop_sense == 0){
 800182e:	782b      	ldrb	r3, [r5, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d1d8      	bne.n	80017e6 <_Z13GrandStatumixv+0x72>
			PWMOut = 0;
 8001834:	4824      	ldr	r0, [pc, #144]	; (80018c8 <_Z13GrandStatumixv+0x154>)
			u_contr = 0;}
 8001836:	4a29      	ldr	r2, [pc, #164]	; (80018dc <_Z13GrandStatumixv+0x168>)
			PWMOut = 0;
 8001838:	8003      	strh	r3, [r0, #0]
			u_contr = 0;}
 800183a:	2100      	movs	r1, #0
			grandState = stopnd;
 800183c:	2504      	movs	r5, #4
 800183e:	7025      	strb	r5, [r4, #0]
			u_contr = 0;}
 8001840:	6011      	str	r1, [r2, #0]
}
 8001842:	b005      	add	sp, #20
 8001844:	bd30      	pop	{r4, r5, pc}
		HAL_GPIO_WritePin(PLamp_Yellow_GPIO_Port, PLamp_Yellow_Pin, GPIO_PIN_SET);
 8001846:	2201      	movs	r2, #1
 8001848:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800184c:	481b      	ldr	r0, [pc, #108]	; (80018bc <_Z13GrandStatumixv+0x148>)
 800184e:	f001 faed 	bl	8002e2c <HAL_GPIO_WritePin>
		if (stop_sense == 1){
 8001852:	782a      	ldrb	r2, [r5, #0]
		PWMOut = 0;
 8001854:	491c      	ldr	r1, [pc, #112]	; (80018c8 <_Z13GrandStatumixv+0x154>)
 8001856:	2300      	movs	r3, #0
		if (stop_sense == 1){
 8001858:	2a01      	cmp	r2, #1
		PWMOut = 0;
 800185a:	800b      	strh	r3, [r1, #0]
		if (stop_sense == 1){
 800185c:	d1c3      	bne.n	80017e6 <_Z13GrandStatumixv+0x72>
			mot_dirctn%=2;
 800185e:	4a20      	ldr	r2, [pc, #128]	; (80018e0 <_Z13GrandStatumixv+0x16c>)
			grandState = Ready;
 8001860:	7023      	strb	r3, [r4, #0]
			mot_dirctn%=2;
 8001862:	7813      	ldrb	r3, [r2, #0]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	7013      	strb	r3, [r2, #0]
 800186a:	e7bc      	b.n	80017e6 <_Z13GrandStatumixv+0x72>
		HAL_GPIO_WritePin(PLamp_Green_GPIO_Port, PLamp_Green_Pin, GPIO_PIN_SET);
 800186c:	4813      	ldr	r0, [pc, #76]	; (80018bc <_Z13GrandStatumixv+0x148>)
 800186e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001872:	2201      	movs	r2, #1
 8001874:	f001 fada 	bl	8002e2c <HAL_GPIO_WritePin>
		PWMOut = 5000;
 8001878:	4b13      	ldr	r3, [pc, #76]	; (80018c8 <_Z13GrandStatumixv+0x154>)
 800187a:	f241 3288 	movw	r2, #5000	; 0x1388
 800187e:	801a      	strh	r2, [r3, #0]
		Unwrapping();
 8001880:	f7ff fa3e 	bl	8000d00 <_Z10Unwrappingv>
		Kalmanfilter();
 8001884:	f7ff fd8c 	bl	80013a0 <_Z12Kalmanfilterv>
		if (pwr_sense == 1){grandState = emer;}
 8001888:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <_Z13GrandStatumixv+0x15c>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b01      	cmp	r3, #1
 800188e:	bf04      	itt	eq
 8001890:	2303      	moveq	r3, #3
 8001892:	7023      	strbeq	r3, [r4, #0]
		if (stop_sense == 0){grandState = stop;}
 8001894:	782b      	ldrb	r3, [r5, #0]
 8001896:	b90b      	cbnz	r3, 800189c <_Z13GrandStatumixv+0x128>
 8001898:	2302      	movs	r3, #2
 800189a:	7023      	strb	r3, [r4, #0]
		if (bluecounter != 0){grandState = work;} // can go work from ready only
 800189c:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <_Z13GrandStatumixv+0x170>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d0a0      	beq.n	80017e6 <_Z13GrandStatumixv+0x72>
 80018a4:	2301      	movs	r3, #1
 80018a6:	7023      	strb	r3, [r4, #0]
}
 80018a8:	b005      	add	sp, #20
 80018aa:	bd30      	pop	{r4, r5, pc}
			u_contr = 0;}
 80018ac:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <_Z13GrandStatumixv+0x168>)
 80018ae:	2200      	movs	r2, #0
			grandState = emer;
 80018b0:	2103      	movs	r1, #3
 80018b2:	7021      	strb	r1, [r4, #0]
			u_contr = 0;}
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	e7ba      	b.n	800182e <_Z13GrandStatumixv+0xba>
 80018b8:	200002d0 	.word	0x200002d0
 80018bc:	40020400 	.word	0x40020400
 80018c0:	20000550 	.word	0x20000550
 80018c4:	40020800 	.word	0x40020800
 80018c8:	20000004 	.word	0x20000004
 80018cc:	200001cc 	.word	0x200001cc
 80018d0:	20000506 	.word	0x20000506
 80018d4:	20000014 	.word	0x20000014
 80018d8:	2000038c 	.word	0x2000038c
 80018dc:	20000568 	.word	0x20000568
 80018e0:	200004fc 	.word	0x200004fc
 80018e4:	200002e0 	.word	0x200002e0

080018e8 <main>:
{
 80018e8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 80018ec:	4ba9      	ldr	r3, [pc, #676]	; (8001b94 <main+0x2ac>)
	A << 1 ,   Dt    ,   (Dt*Dt)/2 ,
 80018ee:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 8001bcc <main+0x2e4>
 80018f2:	f8df 92dc 	ldr.w	r9, [pc, #732]	; 8001bd0 <main+0x2e8>
{
 80018f6:	b09d      	sub	sp, #116	; 0x74
    m_xpr.coeffRef(0,0) = s;
 80018f8:	f04f 577e 	mov.w	r7, #1065353216	; 0x3f800000
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 80018fc:	2601      	movs	r6, #1
    m_xpr.coeffRef(0,0) = s;
 80018fe:	601f      	str	r7, [r3, #0]
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001900:	2500      	movs	r5, #0
	A << 1 ,   Dt    ,   (Dt*Dt)/2 ,
 8001902:	a908      	add	r1, sp, #32
 8001904:	a814      	add	r0, sp, #80	; 0x50
 8001906:	e9cd 3514 	strd	r3, r5, [sp, #80]	; 0x50
 800190a:	e9cd 6616 	strd	r6, r6, [sp, #88]	; 0x58
 800190e:	f8cd 8020 	str.w	r8, [sp, #32]
 8001912:	f7ff fba5 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001916:	a909      	add	r1, sp, #36	; 0x24
	     0 ,    1    ,      Dt    ,
 8001918:	2400      	movs	r4, #0
	A << 1 ,   Dt    ,   (Dt*Dt)/2 ,
 800191a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800191e:	f7ff fb9f 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
	     0 ,    1    ,      Dt    ,
 8001922:	a90a      	add	r1, sp, #40	; 0x28
 8001924:	940a      	str	r4, [sp, #40]	; 0x28
 8001926:	f7ff fb9b 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 800192a:	a90b      	add	r1, sp, #44	; 0x2c
 800192c:	970b      	str	r7, [sp, #44]	; 0x2c
 800192e:	f7ff fb97 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001932:	a90c      	add	r1, sp, #48	; 0x30
 8001934:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8001938:	f7ff fb92 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 ,    0    ,      1     ;
 800193c:	a90d      	add	r1, sp, #52	; 0x34
 800193e:	940d      	str	r4, [sp, #52]	; 0x34
 8001940:	f7ff fb8e 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001944:	a90e      	add	r1, sp, #56	; 0x38
 8001946:	940e      	str	r4, [sp, #56]	; 0x38
 8001948:	f7ff fb8a 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 800194c:	a910      	add	r1, sp, #64	; 0x40
 800194e:	9710      	str	r7, [sp, #64]	; 0x40
 8001950:	f7ff fb86 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
    finished();
 8001954:	a814      	add	r0, sp, #80	; 0x50
 8001956:	f7ff f961 	bl	8000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 800195a:	4b8f      	ldr	r3, [pc, #572]	; (8001b98 <main+0x2b0>)
 800195c:	9314      	str	r3, [sp, #80]	; 0x50
    m_xpr.coeffRef(0,0) = s;
 800195e:	601c      	str	r4, [r3, #0]
	X << 0 ,    0    ,      0     ;
 8001960:	a90e      	add	r1, sp, #56	; 0x38
 8001962:	a814      	add	r0, sp, #80	; 0x50
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001964:	e9cd 5615 	strd	r5, r6, [sp, #84]	; 0x54
 8001968:	9617      	str	r6, [sp, #92]	; 0x5c
 800196a:	940e      	str	r4, [sp, #56]	; 0x38
 800196c:	f7ff fbb6 	bl	80010dc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
 8001970:	a910      	add	r1, sp, #64	; 0x40
 8001972:	9410      	str	r4, [sp, #64]	; 0x40
 8001974:	f7ff fbb2 	bl	80010dc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
    finished();
 8001978:	a814      	add	r0, sp, #80	; 0x50
 800197a:	f7ff f939 	bl	8000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 800197e:	4b87      	ldr	r3, [pc, #540]	; (8001b9c <main+0x2b4>)
 8001980:	9314      	str	r3, [sp, #80]	; 0x50
    m_xpr.coeffRef(0,0) = s;
 8001982:	601c      	str	r4, [r3, #0]
	X1 << 0 ,    0    ,      0     ;
 8001984:	a90e      	add	r1, sp, #56	; 0x38
 8001986:	a814      	add	r0, sp, #80	; 0x50
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001988:	e9cd 5615 	strd	r5, r6, [sp, #84]	; 0x54
 800198c:	9617      	str	r6, [sp, #92]	; 0x5c
 800198e:	940e      	str	r4, [sp, #56]	; 0x38
 8001990:	f7ff fba4 	bl	80010dc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
 8001994:	a910      	add	r1, sp, #64	; 0x40
 8001996:	9410      	str	r4, [sp, #64]	; 0x40
 8001998:	f7ff fba0 	bl	80010dc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
    finished();
 800199c:	a814      	add	r0, sp, #80	; 0x50
 800199e:	f7ff f927 	bl	8000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 80019a2:	4b7f      	ldr	r3, [pc, #508]	; (8001ba0 <main+0x2b8>)
 80019a4:	9314      	str	r3, [sp, #80]	; 0x50
    m_xpr.coeffRef(0,0) = s;
 80019a6:	601c      	str	r4, [r3, #0]
	P << 0 , 	0 	 , 		0     ,
 80019a8:	a908      	add	r1, sp, #32
 80019aa:	a814      	add	r0, sp, #80	; 0x50
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 80019ac:	e9cd 5615 	strd	r5, r6, [sp, #84]	; 0x54
 80019b0:	9617      	str	r6, [sp, #92]	; 0x5c
 80019b2:	9408      	str	r4, [sp, #32]
 80019b4:	f7ff fb54 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 80019b8:	a909      	add	r1, sp, #36	; 0x24
 80019ba:	9409      	str	r4, [sp, #36]	; 0x24
 80019bc:	f7ff fb50 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
	     0 ,    0    ,  	0     ,
 80019c0:	a90a      	add	r1, sp, #40	; 0x28
 80019c2:	940a      	str	r4, [sp, #40]	; 0x28
 80019c4:	f7ff fb4c 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 80019c8:	a90b      	add	r1, sp, #44	; 0x2c
 80019ca:	940b      	str	r4, [sp, #44]	; 0x2c
 80019cc:	f7ff fb48 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 80019d0:	a90c      	add	r1, sp, #48	; 0x30
 80019d2:	940c      	str	r4, [sp, #48]	; 0x30
 80019d4:	f7ff fb44 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 ,    0    ,      0     ;
 80019d8:	a90d      	add	r1, sp, #52	; 0x34
 80019da:	940d      	str	r4, [sp, #52]	; 0x34
 80019dc:	f7ff fb40 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 80019e0:	a90e      	add	r1, sp, #56	; 0x38
 80019e2:	940e      	str	r4, [sp, #56]	; 0x38
 80019e4:	f7ff fb3c 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 80019e8:	a910      	add	r1, sp, #64	; 0x40
 80019ea:	9410      	str	r4, [sp, #64]	; 0x40
 80019ec:	f7ff fb38 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
    finished();
 80019f0:	a814      	add	r0, sp, #80	; 0x50
 80019f2:	f7ff f913 	bl	8000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 80019f6:	4b6b      	ldr	r3, [pc, #428]	; (8001ba4 <main+0x2bc>)
 80019f8:	9314      	str	r3, [sp, #80]	; 0x50
    m_xpr.coeffRef(0,0) = s;
 80019fa:	601c      	str	r4, [r3, #0]
	O << 0 , 	0 	 , 		0     ,
 80019fc:	a908      	add	r1, sp, #32
 80019fe:	a814      	add	r0, sp, #80	; 0x50
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001a00:	e9cd 5615 	strd	r5, r6, [sp, #84]	; 0x54
 8001a04:	9617      	str	r6, [sp, #92]	; 0x5c
 8001a06:	9408      	str	r4, [sp, #32]
 8001a08:	f7ff fb2a 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a0c:	a909      	add	r1, sp, #36	; 0x24
 8001a0e:	9409      	str	r4, [sp, #36]	; 0x24
 8001a10:	f7ff fb26 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
	     0 ,    0    ,  	0     ,
 8001a14:	a90a      	add	r1, sp, #40	; 0x28
 8001a16:	940a      	str	r4, [sp, #40]	; 0x28
 8001a18:	f7ff fb22 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a1c:	a90b      	add	r1, sp, #44	; 0x2c
 8001a1e:	940b      	str	r4, [sp, #44]	; 0x2c
 8001a20:	f7ff fb1e 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a24:	a90c      	add	r1, sp, #48	; 0x30
 8001a26:	940c      	str	r4, [sp, #48]	; 0x30
 8001a28:	f7ff fb1a 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 ,    0    ,      0     ;
 8001a2c:	a90d      	add	r1, sp, #52	; 0x34
 8001a2e:	940d      	str	r4, [sp, #52]	; 0x34
 8001a30:	f7ff fb16 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a34:	a90e      	add	r1, sp, #56	; 0x38
 8001a36:	940e      	str	r4, [sp, #56]	; 0x38
 8001a38:	f7ff fb12 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a3c:	a910      	add	r1, sp, #64	; 0x40
 8001a3e:	9410      	str	r4, [sp, #64]	; 0x40
 8001a40:	f7ff fb0e 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
    finished();
 8001a44:	a814      	add	r0, sp, #80	; 0x50
 8001a46:	f7ff f8e9 	bl	8000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001a4a:	4b57      	ldr	r3, [pc, #348]	; (8001ba8 <main+0x2c0>)
 8001a4c:	9314      	str	r3, [sp, #80]	; 0x50
    m_xpr.coeffRef(0,0) = s;
 8001a4e:	601f      	str	r7, [r3, #0]
	I << 1 , 0 , 0 ,
 8001a50:	a908      	add	r1, sp, #32
 8001a52:	a814      	add	r0, sp, #80	; 0x50
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001a54:	e9cd 5615 	strd	r5, r6, [sp, #84]	; 0x54
 8001a58:	9617      	str	r6, [sp, #92]	; 0x5c
 8001a5a:	9408      	str	r4, [sp, #32]
 8001a5c:	f7ff fb00 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a60:	a909      	add	r1, sp, #36	; 0x24
 8001a62:	9409      	str	r4, [sp, #36]	; 0x24
 8001a64:	f7ff fafc 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 , 1 , 0 ,
 8001a68:	a90a      	add	r1, sp, #40	; 0x28
 8001a6a:	940a      	str	r4, [sp, #40]	; 0x28
 8001a6c:	f7ff faf8 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a70:	a90b      	add	r1, sp, #44	; 0x2c
 8001a72:	970b      	str	r7, [sp, #44]	; 0x2c
 8001a74:	f7ff faf4 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a78:	a90c      	add	r1, sp, #48	; 0x30
 8001a7a:	940c      	str	r4, [sp, #48]	; 0x30
 8001a7c:	f7ff faf0 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
		 0 , 0 , 1 ;
 8001a80:	a90d      	add	r1, sp, #52	; 0x34
 8001a82:	940d      	str	r4, [sp, #52]	; 0x34
 8001a84:	f7ff faec 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a88:	a90e      	add	r1, sp, #56	; 0x38
 8001a8a:	940e      	str	r4, [sp, #56]	; 0x38
 8001a8c:	f7ff fae8 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
 8001a90:	a910      	add	r1, sp, #64	; 0x40
 8001a92:	9710      	str	r7, [sp, #64]	; 0x40
 8001a94:	f7ff fae4 	bl	8001060 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEEcmERKf>
    finished();
 8001a98:	a814      	add	r0, sp, #80	; 0x50
 8001a9a:	f7ff f8bf 	bl	8000c1c <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi3ELi0ELi3ELi3EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001a9e:	4b43      	ldr	r3, [pc, #268]	; (8001bac <main+0x2c4>)
    m_xpr.coeffRef(0,0) = s;
 8001aa0:	4a43      	ldr	r2, [pc, #268]	; (8001bb0 <main+0x2c8>)
 8001aa2:	601c      	str	r4, [r3, #0]
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001aa4:	9314      	str	r3, [sp, #80]	; 0x50
    m_xpr.coeffRef(0,0) = s;
 8001aa6:	4b43      	ldr	r3, [pc, #268]	; (8001bb4 <main+0x2cc>)
 8001aa8:	6014      	str	r4, [r2, #0]
 8001aaa:	4a43      	ldr	r2, [pc, #268]	; (8001bb8 <main+0x2d0>)
 8001aac:	601a      	str	r2, [r3, #0]
	B << 0 , 0 , 0 ;
 8001aae:	a90e      	add	r1, sp, #56	; 0x38
 8001ab0:	a814      	add	r0, sp, #80	; 0x50
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001ab2:	e9cd 5615 	strd	r5, r6, [sp, #84]	; 0x54
 8001ab6:	9617      	str	r6, [sp, #92]	; 0x5c
 8001ab8:	940e      	str	r4, [sp, #56]	; 0x38
 8001aba:	f7ff fb0f 	bl	80010dc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
 8001abe:	a910      	add	r1, sp, #64	; 0x40
 8001ac0:	9410      	str	r4, [sp, #64]	; 0x40
 8001ac2:	f7ff fb0b 	bl	80010dc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
    finished();
 8001ac6:	a814      	add	r0, sp, #80	; 0x50
 8001ac8:	f7ff f892 	bl	8000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001acc:	4b3b      	ldr	r3, [pc, #236]	; (8001bbc <main+0x2d4>)
 8001ace:	9314      	str	r3, [sp, #80]	; 0x50
    m_xpr.coeffRef(0,0) = s;
 8001ad0:	601f      	str	r7, [r3, #0]
	C << 1 , 0 , 0 ;
 8001ad2:	a90e      	add	r1, sp, #56	; 0x38
 8001ad4:	a814      	add	r0, sp, #80	; 0x50
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001ad6:	e9cd 5615 	strd	r5, r6, [sp, #84]	; 0x54
 8001ada:	9617      	str	r6, [sp, #92]	; 0x5c
 8001adc:	940e      	str	r4, [sp, #56]	; 0x38
 8001ade:	f7ff fb39 	bl	8001154 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf>
 8001ae2:	a910      	add	r1, sp, #64	; 0x40
 8001ae4:	9410      	str	r4, [sp, #64]	; 0x40
 8001ae6:	f7ff fb35 	bl	8001154 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi1ELi3ELi1ELi1ELi3EEEEcmERKf>
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8001aea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001aec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8001aee:	4413      	add	r3, r2
 8001af0:	42b3      	cmp	r3, r6
 8001af2:	f040 81a7 	bne.w	8001e44 <main+0x55c>
 8001af6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8001af8:	2a03      	cmp	r2, #3
 8001afa:	f040 81a3 	bne.w	8001e44 <main+0x55c>
    : m_xpr(xpr), m_row(0), m_col(1), m_currentBlockRows(1)
 8001afe:	e9cd 5315 	strd	r5, r3, [sp, #84]	; 0x54
 8001b02:	9317      	str	r3, [sp, #92]	; 0x5c
 8001b04:	4b2e      	ldr	r3, [pc, #184]	; (8001bc0 <main+0x2d8>)
 8001b06:	9314      	str	r3, [sp, #80]	; 0x50
    m_xpr.coeffRef(0,0) = s;
 8001b08:	f8c3 9000 	str.w	r9, [r3]
	G << (Dt*Dt)/2 , Dt , 1 ;
 8001b0c:	a90e      	add	r1, sp, #56	; 0x38
 8001b0e:	a814      	add	r0, sp, #80	; 0x50
 8001b10:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8001b14:	f7ff fae2 	bl	80010dc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
 8001b18:	a910      	add	r1, sp, #64	; 0x40
 8001b1a:	9710      	str	r7, [sp, #64]	; 0x40
 8001b1c:	f7ff fade 	bl	80010dc <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEEcmERKf>
    finished();
 8001b20:	a814      	add	r0, sp, #80	; 0x50
 8001b22:	f7ff f865 	bl	8000bf0 <_ZN5Eigen16CommaInitializerINS_6MatrixIfLi3ELi1ELi0ELi3ELi1EEEE8finishedEv.isra.0>
  HAL_Init();
 8001b26:	f000 fdf5 	bl	8002714 <HAL_Init>
  SystemClock_Config();
 8001b2a:	f7ff f88d 	bl	8000c48 <_Z18SystemClock_Configv>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2e:	e9cd 5514 	strd	r5, r5, [sp, #80]	; 0x50
 8001b32:	e9cd 5516 	strd	r5, r5, [sp, #88]	; 0x58
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b36:	4c23      	ldr	r4, [pc, #140]	; (8001bc4 <main+0x2dc>)
 8001b38:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3a:	9518      	str	r5, [sp, #96]	; 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b3e:	4822      	ldr	r0, [pc, #136]	; (8001bc8 <main+0x2e0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b40:	f043 0304 	orr.w	r3, r3, #4
 8001b44:	6323      	str	r3, [r4, #48]	; 0x30
 8001b46:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	9309      	str	r3, [sp, #36]	; 0x24
 8001b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b50:	950a      	str	r5, [sp, #40]	; 0x28
 8001b52:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b58:	6323      	str	r3, [r4, #48]	; 0x30
 8001b5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b60:	930a      	str	r3, [sp, #40]	; 0x28
 8001b62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b64:	950b      	str	r5, [sp, #44]	; 0x2c
 8001b66:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	6323      	str	r3, [r4, #48]	; 0x30
 8001b6e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	930b      	str	r3, [sp, #44]	; 0x2c
 8001b76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b78:	950c      	str	r5, [sp, #48]	; 0x30
 8001b7a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b7c:	f043 0302 	orr.w	r3, r3, #2
 8001b80:	6323      	str	r3, [r4, #48]	; 0x30
 8001b82:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	930c      	str	r3, [sp, #48]	; 0x30
 8001b8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b8c:	950d      	str	r5, [sp, #52]	; 0x34
 8001b8e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b90:	e020      	b.n	8001bd4 <main+0x2ec>
 8001b92:	bf00      	nop
 8001b94:	200000bc 	.word	0x200000bc
 8001b98:	200002b4 	.word	0x200002b4
 8001b9c:	200002c0 	.word	0x200002c0
 8001ba0:	20000220 	.word	0x20000220
 8001ba4:	200001f4 	.word	0x200001f4
 8001ba8:	200001a8 	.word	0x200001a8
 8001bac:	200000e0 	.word	0x200000e0
 8001bb0:	20000100 	.word	0x20000100
 8001bb4:	20000280 	.word	0x20000280
 8001bb8:	41200000 	.word	0x41200000
 8001bbc:	200000f0 	.word	0x200000f0
 8001bc0:	20000198 	.word	0x20000198
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	40020000 	.word	0x40020000
 8001bcc:	3a83126f 	.word	0x3a83126f
 8001bd0:	350637bd 	.word	0x350637bd
 8001bd4:	f043 0308 	orr.w	r3, r3, #8
 8001bd8:	6323      	str	r3, [r4, #48]	; 0x30
 8001bda:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001bdc:	f003 0308 	and.w	r3, r3, #8
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001be0:	462a      	mov	r2, r5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001be2:	930d      	str	r3, [sp, #52]	; 0x34
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001be4:	2120      	movs	r1, #32
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001be6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001be8:	f001 f920 	bl	8002e2c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, Mot_dir_Pin|PLamp_Green_Pin|PLamp_Blue_Pin|PLamp_Yellow_Pin, GPIO_PIN_RESET);
 8001bec:	462a      	mov	r2, r5
 8001bee:	48a0      	ldr	r0, [pc, #640]	; (8001e70 <main+0x588>)
 8001bf0:	f24e 0104 	movw	r1, #57348	; 0xe004
 8001bf4:	f001 f91a 	bl	8002e2c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin|EXTI11_Stop_Pin;
 8001bf8:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8001bfc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c00:	489c      	ldr	r0, [pc, #624]	; (8001e74 <main+0x58c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	9516      	str	r5, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c04:	a914      	add	r1, sp, #80	; 0x50
  GPIO_InitStruct.Pin = B1_Pin|EXTI11_Stop_Pin;
 8001c06:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c0a:	f04f 0800 	mov.w	r8, #0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c0e:	f001 f815 	bl	8002c3c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c12:	f04f 0900 	mov.w	r9, #0
 8001c16:	2220      	movs	r2, #32
 8001c18:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001c1a:	4897      	ldr	r0, [pc, #604]	; (8001e78 <main+0x590>)
 8001c1c:	a914      	add	r1, sp, #80	; 0x50
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c1e:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8001c22:	e9cd 8916 	strd	r8, r9, [sp, #88]	; 0x58
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001c26:	f001 f809 	bl	8002c3c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Pwr_Sense_Pin;
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	2300      	movs	r3, #0
  HAL_GPIO_Init(Pwr_Sense_GPIO_Port, &GPIO_InitStruct);
 8001c2e:	4890      	ldr	r0, [pc, #576]	; (8001e70 <main+0x588>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	9516      	str	r5, [sp, #88]	; 0x58
  HAL_GPIO_Init(Pwr_Sense_GPIO_Port, &GPIO_InitStruct);
 8001c32:	a914      	add	r1, sp, #80	; 0x50
  GPIO_InitStruct.Pin = Pwr_Sense_Pin;
 8001c34:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  HAL_GPIO_Init(Pwr_Sense_GPIO_Port, &GPIO_InitStruct);
 8001c38:	f001 f800 	bl	8002c3c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Mot_dir_Pin|PLamp_Green_Pin|PLamp_Blue_Pin|PLamp_Yellow_Pin;
 8001c3c:	f24e 0204 	movw	r2, #57348	; 0xe004
 8001c40:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c42:	488b      	ldr	r0, [pc, #556]	; (8001e70 <main+0x588>)
 8001c44:	a914      	add	r1, sp, #80	; 0x50
  GPIO_InitStruct.Pin = Mot_dir_Pin|PLamp_Green_Pin|PLamp_Blue_Pin|PLamp_Yellow_Pin;
 8001c46:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8001c4a:	e9cd 8916 	strd	r8, r9, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4e:	f000 fff5 	bl	8002c3c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EXTI10_Emer_Pin;
 8001c52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c56:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(EXTI10_Emer_GPIO_Port, &GPIO_InitStruct);
 8001c5a:	4886      	ldr	r0, [pc, #536]	; (8001e74 <main+0x58c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	9516      	str	r5, [sp, #88]	; 0x58
  HAL_GPIO_Init(EXTI10_Emer_GPIO_Port, &GPIO_InitStruct);
 8001c5e:	a914      	add	r1, sp, #80	; 0x50
  GPIO_InitStruct.Pin = EXTI10_Emer_Pin;
 8001c60:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  HAL_GPIO_Init(EXTI10_Emer_GPIO_Port, &GPIO_InitStruct);
 8001c64:	f000 ffea 	bl	8002c3c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Stop_Sense_Pin;
 8001c68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c6c:	2300      	movs	r3, #0
  HAL_GPIO_Init(Stop_Sense_GPIO_Port, &GPIO_InitStruct);
 8001c6e:	4881      	ldr	r0, [pc, #516]	; (8001e74 <main+0x58c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	9516      	str	r5, [sp, #88]	; 0x58
  HAL_GPIO_Init(Stop_Sense_GPIO_Port, &GPIO_InitStruct);
 8001c72:	a914      	add	r1, sp, #80	; 0x50
  GPIO_InitStruct.Pin = Stop_Sense_Pin;
 8001c74:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  HAL_GPIO_Init(Stop_Sense_GPIO_Port, &GPIO_InitStruct);
 8001c78:	f000 ffe0 	bl	8002c3c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = EXTI2_SetZero_Pin;
 8001c7c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c80:	2204      	movs	r2, #4
  HAL_GPIO_Init(EXTI2_SetZero_GPIO_Port, &GPIO_InitStruct);
 8001c82:	487e      	ldr	r0, [pc, #504]	; (8001e7c <main+0x594>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	9516      	str	r5, [sp, #88]	; 0x58
  HAL_GPIO_Init(EXTI2_SetZero_GPIO_Port, &GPIO_InitStruct);
 8001c86:	a914      	add	r1, sp, #80	; 0x50
  GPIO_InitStruct.Pin = EXTI2_SetZero_Pin;
 8001c88:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  HAL_GPIO_Init(EXTI2_SetZero_GPIO_Port, &GPIO_InitStruct);
 8001c8c:	f000 ffd6 	bl	8002c3c <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001c90:	462a      	mov	r2, r5
 8001c92:	4629      	mov	r1, r5
 8001c94:	2008      	movs	r0, #8
 8001c96:	f000 fd8d 	bl	80027b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001c9a:	2008      	movs	r0, #8
 8001c9c:	f000 fdc8 	bl	8002830 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ca0:	462a      	mov	r2, r5
 8001ca2:	4629      	mov	r1, r5
 8001ca4:	2028      	movs	r0, #40	; 0x28
 8001ca6:	f000 fd85 	bl	80027b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001caa:	2028      	movs	r0, #40	; 0x28
 8001cac:	f000 fdc0 	bl	8002830 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8001cb0:	4873      	ldr	r0, [pc, #460]	; (8001e80 <main+0x598>)
  huart2.Init.BaudRate = 115200;
 8001cb2:	f8df e1f8 	ldr.w	lr, [pc, #504]	; 8001eac <main+0x5c4>
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cb6:	6105      	str	r5, [r0, #16]
  huart2.Init.BaudRate = 115200;
 8001cb8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001cbc:	e9c0 e300 	strd	lr, r3, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cc0:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cc2:	e9c0 5502 	strd	r5, r5, [r0, #8]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc6:	e9c0 5506 	strd	r5, r5, [r0, #24]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cca:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ccc:	f003 ffe8 	bl	8005ca0 <HAL_UART_Init>
 8001cd0:	4605      	mov	r5, r0
 8001cd2:	bb30      	cbnz	r0, 8001d22 <main+0x43a>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cd4:	9008      	str	r0, [sp, #32]
 8001cd6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001cd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cdc:	6323      	str	r3, [r4, #48]	; 0x30
 8001cde:	6b23      	ldr	r3, [r4, #48]	; 0x30
  hi2c1.Instance = I2C1;
 8001ce0:	4c68      	ldr	r4, [pc, #416]	; (8001e84 <main+0x59c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ce2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	4601      	mov	r1, r0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cea:	9308      	str	r3, [sp, #32]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001cec:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cee:	9b08      	ldr	r3, [sp, #32]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001cf0:	f000 fd60 	bl	80027b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001cf4:	2010      	movs	r0, #16
 8001cf6:	f000 fd9b 	bl	8002830 <HAL_NVIC_EnableIRQ>
  hi2c1.Init.ClockSpeed = 400000;
 8001cfa:	4b63      	ldr	r3, [pc, #396]	; (8001e88 <main+0x5a0>)
 8001cfc:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 8001eb0 <main+0x5c8>
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d00:	4620      	mov	r0, r4
  hi2c1.Init.ClockSpeed = 400000;
 8001d02:	e9c4 c300 	strd	ip, r3, [r4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 8001d0a:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hi2c1.Init.OwnAddress2 = 0;
 8001d0e:	e9c4 5505 	strd	r5, r5, [r4, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d12:	e9c4 5507 	strd	r5, r5, [r4, #28]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d16:	6123      	str	r3, [r4, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d18:	f001 faec 	bl	80032f4 <HAL_I2C_Init>
 8001d1c:	b118      	cbz	r0, 8001d26 <main+0x43e>
 8001d1e:	b672      	cpsid	i
  while (1)
 8001d20:	e7fe      	b.n	8001d20 <main+0x438>
 8001d22:	b672      	cpsid	i
 8001d24:	e7fe      	b.n	8001d24 <main+0x43c>
  htim11.Instance = TIM11;
 8001d26:	4d59      	ldr	r5, [pc, #356]	; (8001e8c <main+0x5a4>)
  htim11.Init.Prescaler = 99;
 8001d28:	4b59      	ldr	r3, [pc, #356]	; (8001e90 <main+0x5a8>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d2a:	60a8      	str	r0, [r5, #8]
  htim11.Init.Prescaler = 99;
 8001d2c:	2763      	movs	r7, #99	; 0x63
 8001d2e:	e9c5 3700 	strd	r3, r7, [r5]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d32:	6128      	str	r0, [r5, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d34:	61a8      	str	r0, [r5, #24]
  htim11.Init.Period = 65535;
 8001d36:	f64f 73ff 	movw	r3, #65535	; 0xffff
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001d3a:	4628      	mov	r0, r5
  htim11.Init.Period = 65535;
 8001d3c:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001d3e:	f003 f839 	bl	8004db4 <HAL_TIM_Base_Init>
 8001d42:	b9d0      	cbnz	r0, 8001d7a <main+0x492>
  htim2.Instance = TIM2;
 8001d44:	4e53      	ldr	r6, [pc, #332]	; (8001e94 <main+0x5ac>)
 8001d46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4a:	e9cd 0014 	strd	r0, r0, [sp, #80]	; 0x50
 8001d4e:	e9cd 0016 	strd	r0, r0, [sp, #88]	; 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d52:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001d56:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
 8001d5a:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d5e:	e9c6 7001 	strd	r7, r0, [r6, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d62:	6130      	str	r0, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d64:	61b0      	str	r0, [r6, #24]
  htim2.Instance = TIM2;
 8001d66:	6033      	str	r3, [r6, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d68:	4630      	mov	r0, r6
  htim2.Init.Period = 4294967295;
 8001d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6e:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d70:	f003 f820 	bl	8004db4 <HAL_TIM_Base_Init>
 8001d74:	b118      	cbz	r0, 8001d7e <main+0x496>
 8001d76:	b672      	cpsid	i
  while (1)
 8001d78:	e7fe      	b.n	8001d78 <main+0x490>
 8001d7a:	b672      	cpsid	i
 8001d7c:	e7fe      	b.n	8001d7c <main+0x494>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d82:	a914      	add	r1, sp, #80	; 0x50
 8001d84:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d86:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d88:	f003 fd2e 	bl	80057e8 <HAL_TIM_ConfigClockSource>
 8001d8c:	b108      	cbz	r0, 8001d92 <main+0x4aa>
 8001d8e:	b672      	cpsid	i
  while (1)
 8001d90:	e7fe      	b.n	8001d90 <main+0x4a8>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001d92:	4630      	mov	r0, r6
 8001d94:	f003 f9d4 	bl	8005140 <HAL_TIM_IC_Init>
 8001d98:	b108      	cbz	r0, 8001d9e <main+0x4b6>
 8001d9a:	b672      	cpsid	i
  while (1)
 8001d9c:	e7fe      	b.n	8001d9c <main+0x4b4>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d9e:	a90e      	add	r1, sp, #56	; 0x38
 8001da0:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da2:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001da6:	f003 ff3f 	bl	8005c28 <HAL_TIMEx_MasterConfigSynchronization>
 8001daa:	4602      	mov	r2, r0
 8001dac:	b108      	cbz	r0, 8001db2 <main+0x4ca>
 8001dae:	b672      	cpsid	i
  while (1)
 8001db0:	e7fe      	b.n	8001db0 <main+0x4c8>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001db2:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001db6:	a910      	add	r1, sp, #64	; 0x40
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001db8:	f04f 0800 	mov.w	r8, #0
 8001dbc:	f04f 0901 	mov.w	r9, #1
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001dc0:	4630      	mov	r0, r6
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001dc2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001dc6:	f003 fb33 	bl	8005430 <HAL_TIM_IC_ConfigChannel>
 8001dca:	b108      	cbz	r0, 8001dd0 <main+0x4e8>
 8001dcc:	b672      	cpsid	i
  while (1)
 8001dce:	e7fe      	b.n	8001dce <main+0x4e6>
  htim4.Instance = TIM4;
 8001dd0:	4f31      	ldr	r7, [pc, #196]	; (8001e98 <main+0x5b0>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 8001dd8:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ddc:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001de0:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
 8001de4:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
 8001de8:	e9cd 3318 	strd	r3, r3, [sp, #96]	; 0x60
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dec:	e9c7 3301 	strd	r3, r3, [r7, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001df0:	931a      	str	r3, [sp, #104]	; 0x68
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df2:	613b      	str	r3, [r7, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df4:	61bb      	str	r3, [r7, #24]
  htim4.Instance = TIM4;
 8001df6:	4b29      	ldr	r3, [pc, #164]	; (8001e9c <main+0x5b4>)
 8001df8:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001dfa:	4638      	mov	r0, r7
  htim4.Init.Period = 9999;
 8001dfc:	f242 730f 	movw	r3, #9999	; 0x270f
 8001e00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e02:	f002 ffd7 	bl	8004db4 <HAL_TIM_Base_Init>
 8001e06:	b108      	cbz	r0, 8001e0c <main+0x524>
 8001e08:	b672      	cpsid	i
  while (1)
 8001e0a:	e7fe      	b.n	8001e0a <main+0x522>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e10:	a910      	add	r1, sp, #64	; 0x40
 8001e12:	4638      	mov	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e14:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e16:	f003 fce7 	bl	80057e8 <HAL_TIM_ConfigClockSource>
 8001e1a:	b108      	cbz	r0, 8001e20 <main+0x538>
 8001e1c:	b672      	cpsid	i
  while (1)
 8001e1e:	e7fe      	b.n	8001e1e <main+0x536>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001e20:	4638      	mov	r0, r7
 8001e22:	f003 f8ab 	bl	8004f7c <HAL_TIM_PWM_Init>
 8001e26:	b108      	cbz	r0, 8001e2c <main+0x544>
 8001e28:	b672      	cpsid	i
  while (1)
 8001e2a:	e7fe      	b.n	8001e2a <main+0x542>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e30:	a90e      	add	r1, sp, #56	; 0x38
 8001e32:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e34:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e38:	f003 fef6 	bl	8005c28 <HAL_TIMEx_MasterConfigSynchronization>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	b138      	cbz	r0, 8001e50 <main+0x568>
 8001e40:	b672      	cpsid	i
  while (1)
 8001e42:	e7fe      	b.n	8001e42 <main+0x55a>
      eigen_assert(((m_row+m_currentBlockRows) == m_xpr.rows() || m_xpr.cols() == 0)
 8001e44:	4b16      	ldr	r3, [pc, #88]	; (8001ea0 <main+0x5b8>)
 8001e46:	4a17      	ldr	r2, [pc, #92]	; (8001ea4 <main+0x5bc>)
 8001e48:	4817      	ldr	r0, [pc, #92]	; (8001ea8 <main+0x5c0>)
 8001e4a:	217a      	movs	r1, #122	; 0x7a
 8001e4c:	f003 ffc2 	bl	8005dd4 <__assert_func>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e50:	9016      	str	r0, [sp, #88]	; 0x58
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e52:	9018      	str	r0, [sp, #96]	; 0x60
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e54:	f04f 0860 	mov.w	r8, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e58:	a914      	add	r1, sp, #80	; 0x50
 8001e5a:	4638      	mov	r0, r7
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e5c:	f04f 0900 	mov.w	r9, #0
 8001e60:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e64:	f003 fbba 	bl	80055dc <HAL_TIM_PWM_ConfigChannel>
 8001e68:	4680      	mov	r8, r0
 8001e6a:	b318      	cbz	r0, 8001eb4 <main+0x5cc>
 8001e6c:	b672      	cpsid	i
  while (1)
 8001e6e:	e7fe      	b.n	8001e6e <main+0x586>
 8001e70:	40020400 	.word	0x40020400
 8001e74:	40020800 	.word	0x40020800
 8001e78:	40020000 	.word	0x40020000
 8001e7c:	40020c00 	.word	0x40020c00
 8001e80:	200004b8 	.word	0x200004b8
 8001e84:	2000038c 	.word	0x2000038c
 8001e88:	00061a80 	.word	0x00061a80
 8001e8c:	200003e0 	.word	0x200003e0
 8001e90:	40014800 	.word	0x40014800
 8001e94:	20000428 	.word	0x20000428
 8001e98:	20000470 	.word	0x20000470
 8001e9c:	40000800 	.word	0x40000800
 8001ea0:	08006e68 	.word	0x08006e68
 8001ea4:	0800732c 	.word	0x0800732c
 8001ea8:	08006f70 	.word	0x08006f70
 8001eac:	40004400 	.word	0x40004400
 8001eb0:	40005400 	.word	0x40005400
  HAL_TIM_MspPostInit(&htim4);
 8001eb4:	4638      	mov	r0, r7
 8001eb6:	f000 facf 	bl	8002458 <HAL_TIM_MspPostInit>
  	HAL_TIM_Base_Start_IT(&htim11); // micro timer
 8001eba:	48be      	ldr	r0, [pc, #760]	; (80021b4 <main+0x8cc>)
	MeanTime =sum / (float)(CAPTURENUM-3);
 8001ebc:	eddf 8abe 	vldr	s17, [pc, #760]	; 80021b8 <main+0x8d0>
 8001ec0:	f8df b378 	ldr.w	fp, [pc, #888]	; 800223c <main+0x954>
	  	  pwr_sense = HAL_GPIO_ReadPin(Pwr_Sense_GPIO_Port, Pwr_Sense_Pin);
 8001ec4:	f8df a378 	ldr.w	sl, [pc, #888]	; 8002240 <main+0x958>
  	HAL_TIM_Base_Start_IT(&htim11); // micro timer
 8001ec8:	f003 f822 	bl	8004f10 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start(&htim2); // Speed
 8001ecc:	48bb      	ldr	r0, [pc, #748]	; (80021bc <main+0x8d4>)
 8001ece:	f002 ffef 	bl	8004eb0 <HAL_TIM_Base_Start>
    HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*) &capturedata,
 8001ed2:	4abb      	ldr	r2, [pc, #748]	; (80021c0 <main+0x8d8>)
 8001ed4:	48b9      	ldr	r0, [pc, #740]	; (80021bc <main+0x8d4>)
 8001ed6:	2310      	movs	r3, #16
 8001ed8:	4641      	mov	r1, r8
 8001eda:	f003 f9af 	bl	800523c <HAL_TIM_IC_Start_DMA>
    HAL_TIM_Base_Start(&htim4);
 8001ede:	4638      	mov	r0, r7
 8001ee0:	f002 ffe6 	bl	8004eb0 <HAL_TIM_Base_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001ee4:	4641      	mov	r1, r8
 8001ee6:	4638      	mov	r0, r7
 8001ee8:	f003 f8c6 	bl	8005078 <HAL_TIM_PWM_Start>
    HAL_Delay(100);
 8001eec:	2064      	movs	r0, #100	; 0x64
 8001eee:	f000 fc3d 	bl	800276c <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, ADDR_IOXT, 0x00, I2C_MEMADD_SIZE_8BIT, Setting,
 8001ef2:	4bb4      	ldr	r3, [pc, #720]	; (80021c4 <main+0x8dc>)
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	2164      	movs	r1, #100	; 0x64
 8001ef8:	2316      	movs	r3, #22
 8001efa:	e9cd 3101 	strd	r3, r1, [sp, #4]
 8001efe:	4642      	mov	r2, r8
 8001f00:	2301      	movs	r3, #1
 8001f02:	48b1      	ldr	r0, [pc, #708]	; (80021c8 <main+0x8e0>)
 8001f04:	f8df 833c 	ldr.w	r8, [pc, #828]	; 8002244 <main+0x95c>
 8001f08:	2140      	movs	r1, #64	; 0x40
 8001f0a:	f001 fabb 	bl	8003484 <HAL_I2C_Mem_Write>
 8001f0e:	4baf      	ldr	r3, [pc, #700]	; (80021cc <main+0x8e4>)
 8001f10:	9306      	str	r3, [sp, #24]
	  	  if(micros() - TimeStampGrand >= 1000){
 8001f12:	4baf      	ldr	r3, [pc, #700]	; (80021d0 <main+0x8e8>)
{return _micros + htim11.Instance->CNT;}
 8001f14:	6828      	ldr	r0, [r5, #0]
	  	  if(micros() - TimeStampGrand >= 1000){
 8001f16:	681a      	ldr	r2, [r3, #0]
{return _micros + htim11.Instance->CNT;}
 8001f18:	6a43      	ldr	r3, [r0, #36]	; 0x24
	  	  if(micros() - TimeStampGrand >= 1000){
 8001f1a:	1a9b      	subs	r3, r3, r2
{return _micros + htim11.Instance->CNT;}
 8001f1c:	e9d8 2100 	ldrd	r2, r1, [r8]
	  	  if(micros() - TimeStampGrand >= 1000){
 8001f20:	eb6c 0c0c 	sbc.w	ip, ip, ip
 8001f24:	189b      	adds	r3, r3, r2
 8001f26:	eb41 010c 	adc.w	r1, r1, ip
 8001f2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f2e:	f171 0300 	sbcs.w	r3, r1, #0
 8001f32:	f080 8138 	bcs.w	80021a6 <main+0x8be>
	  	  if (micros()-timeStampSR > 1000)      // don't use 1 millisec
 8001f36:	4ba7      	ldr	r3, [pc, #668]	; (80021d4 <main+0x8ec>)
{return _micros + htim11.Instance->CNT;}
 8001f38:	6828      	ldr	r0, [r5, #0]
	  	  if (micros()-timeStampSR > 1000)      // don't use 1 millisec
 8001f3a:	681a      	ldr	r2, [r3, #0]
{return _micros + htim11.Instance->CNT;}
 8001f3c:	6a43      	ldr	r3, [r0, #36]	; 0x24
	  	  if (micros()-timeStampSR > 1000)      // don't use 1 millisec
 8001f3e:	1a9b      	subs	r3, r3, r2
{return _micros + htim11.Instance->CNT;}
 8001f40:	e9d8 2100 	ldrd	r2, r1, [r8]
	  	  if (micros()-timeStampSR > 1000)      // don't use 1 millisec
 8001f44:	eb6c 0c0c 	sbc.w	ip, ip, ip
 8001f48:	189b      	adds	r3, r3, r2
 8001f4a:	eb41 010c 	adc.w	r1, r1, ip
 8001f4e:	f240 3ce9 	movw	ip, #1001	; 0x3e9
 8001f52:	4563      	cmp	r3, ip
 8001f54:	f171 0100 	sbcs.w	r1, r1, #0
 8001f58:	f0c0 80e1 	bcc.w	800211e <main+0x836>
{return _micros + htim11.Instance->CNT;}
 8001f5c:	6a43      	ldr	r3, [r0, #36]	; 0x24
	  	              flag_absenc = 1;
 8001f5e:	499e      	ldr	r1, [pc, #632]	; (80021d8 <main+0x8f0>)
{return _micros + htim11.Instance->CNT;}
 8001f60:	189b      	adds	r3, r3, r2
	  	              timeStampSR = micros();           //set new time stamp
 8001f62:	4a9c      	ldr	r2, [pc, #624]	; (80021d4 <main+0x8ec>)
 8001f64:	6013      	str	r3, [r2, #0]
	if(flag_absenc != 0 && hi2c1.State == HAL_I2C_STATE_READY){
 8001f66:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
	  	              flag_absenc = 1;
 8001f6a:	2201      	movs	r2, #1
	if(flag_absenc != 0 && hi2c1.State == HAL_I2C_STATE_READY){
 8001f6c:	2b20      	cmp	r3, #32
	  	              flag_absenc = 1;
 8001f6e:	700a      	strb	r2, [r1, #0]
	if(flag_absenc != 0 && hi2c1.State == HAL_I2C_STATE_READY){
 8001f70:	f000 8109 	beq.w	8002186 <main+0x89e>
	uint32_t CapPos =CAPTURENUM -  __HAL_DMA_GET_COUNTER(htim2.hdma[TIM_DMA_ID_CC1]);
 8001f74:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8001f76:	4899      	ldr	r0, [pc, #612]	; (80021dc <main+0x8f4>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6859      	ldr	r1, [r3, #4]
	uint32_t sum = 0 ;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	f1c1 0213 	rsb	r2, r1, #19
 8001f82:	f1c1 0120 	rsb	r1, r1, #32
		DiffTime[i]  = capturedata[(CapPos+1+i)%CAPTURENUM]-capturedata[(CapPos+i)%CAPTURENUM];
 8001f86:	469e      	mov	lr, r3
 8001f88:	9105      	str	r1, [sp, #20]
 8001f8a:	f102 3cff 	add.w	ip, r2, #4294967295
 8001f8e:	498c      	ldr	r1, [pc, #560]	; (80021c0 <main+0x8d8>)
 8001f90:	f8c0 e004 	str.w	lr, [r0, #4]
 8001f94:	f00c 0c0f 	and.w	ip, ip, #15
 8001f98:	3008      	adds	r0, #8
 8001f9a:	f851 902c 	ldr.w	r9, [r1, ip, lsl #2]
 8001f9e:	f002 0c0f 	and.w	ip, r2, #15
	for(register int i=2 ;i < CAPTURENUM-1;i++)
 8001fa2:	3201      	adds	r2, #1
		DiffTime[i]  = capturedata[(CapPos+1+i)%CAPTURENUM]-capturedata[(CapPos+i)%CAPTURENUM];
 8001fa4:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
	for(register int i=2 ;i < CAPTURENUM-1;i++)
 8001fa8:	9905      	ldr	r1, [sp, #20]
		DiffTime[i]  = capturedata[(CapPos+1+i)%CAPTURENUM]-capturedata[(CapPos+i)%CAPTURENUM];
 8001faa:	ebac 0c09 	sub.w	ip, ip, r9
	for(register int i=2 ;i < CAPTURENUM-1;i++)
 8001fae:	4291      	cmp	r1, r2
		DiffTime[i]  = capturedata[(CapPos+1+i)%CAPTURENUM]-capturedata[(CapPos+i)%CAPTURENUM];
 8001fb0:	f840 cc08 	str.w	ip, [r0, #-8]
		sum += DiffTime[i];
 8001fb4:	4463      	add	r3, ip
	for(register int i=2 ;i < CAPTURENUM-1;i++)
 8001fb6:	d1e8      	bne.n	8001f8a <main+0x6a2>
	MeanTime =sum / (float)(CAPTURENUM-3);
 8001fb8:	ee07 3a90 	vmov	s15, r3
	RoundNum = (60000000.0 / MeanTime)/1024.0; // round per min detect by 1024 clk
 8001fbc:	ed9f 6a88 	vldr	s12, [pc, #544]	; 80021e0 <main+0x8f8>
	MeanTime =sum / (float)(CAPTURENUM-3);
 8001fc0:	4b88      	ldr	r3, [pc, #544]	; (80021e4 <main+0x8fc>)
 8001fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
	  	  pwr_sense = HAL_GPIO_ReadPin(Pwr_Sense_GPIO_Port, Pwr_Sense_Pin);
 8001fc6:	2102      	movs	r1, #2
	RoundNum = (60000000.0 / MeanTime)/1024.0; // round per min detect by 1024 clk
 8001fc8:	ee86 7a27 	vdiv.f32	s14, s12, s15
	  	  pwr_sense = HAL_GPIO_ReadPin(Pwr_Sense_GPIO_Port, Pwr_Sense_Pin);
 8001fcc:	4650      	mov	r0, sl
	MeanTime =sum / (float)(CAPTURENUM-3);
 8001fce:	ee67 6aa8 	vmul.f32	s13, s15, s17
 8001fd2:	edc3 6a00 	vstr	s13, [r3]
	RoundNum = (60000000.0 / MeanTime)/1024.0; // round per min detect by 1024 clk
 8001fd6:	4b84      	ldr	r3, [pc, #528]	; (80021e8 <main+0x900>)
 8001fd8:	ed83 7a00 	vstr	s14, [r3]
	  	  pwr_sense = HAL_GPIO_ReadPin(Pwr_Sense_GPIO_Port, Pwr_Sense_Pin);
 8001fdc:	f000 ff20 	bl	8002e20 <HAL_GPIO_ReadPin>
 8001fe0:	4b82      	ldr	r3, [pc, #520]	; (80021ec <main+0x904>)
{return _micros + htim11.Instance->CNT;}
 8001fe2:	f8d8 1004 	ldr.w	r1, [r8, #4]
	  	if(micros() - timestampve >= 10000){
 8001fe6:	f8db 2000 	ldr.w	r2, [fp]
	  	  pwr_sense = HAL_GPIO_ReadPin(Pwr_Sense_GPIO_Port, Pwr_Sense_Pin);
 8001fea:	7018      	strb	r0, [r3, #0]
{return _micros + htim11.Instance->CNT;}
 8001fec:	f8d8 9000 	ldr.w	r9, [r8]
 8001ff0:	682b      	ldr	r3, [r5, #0]
 8001ff2:	9105      	str	r1, [sp, #20]
	  	if(micros() - timestampve >= 10000){
 8001ff4:	ebb9 0c02 	subs.w	ip, r9, r2
{return _micros + htim11.Instance->CNT;}
 8001ff8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001ffa:	460a      	mov	r2, r1
	  	if(micros() - timestampve >= 10000){
 8001ffc:	f8db 1004 	ldr.w	r1, [fp, #4]
 8002000:	eb62 0101 	sbc.w	r1, r2, r1
 8002004:	eb1c 0200 	adds.w	r2, ip, r0
 8002008:	f242 7010 	movw	r0, #10000	; 0x2710
 800200c:	f141 0100 	adc.w	r1, r1, #0
 8002010:	4282      	cmp	r2, r0
 8002012:	f171 0200 	sbcs.w	r2, r1, #0
 8002016:	d232      	bcs.n	800207e <main+0x796>
	  	 if(micros() - timestampPWM >= 500){
 8002018:	4875      	ldr	r0, [pc, #468]	; (80021f0 <main+0x908>)
{return _micros + htim11.Instance->CNT;}
 800201a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	  	 if(micros() - timestampPWM >= 500){
 800201c:	6801      	ldr	r1, [r0, #0]
 800201e:	1a52      	subs	r2, r2, r1
 8002020:	eb61 0101 	sbc.w	r1, r1, r1
 8002024:	eb12 0c09 	adds.w	ip, r2, r9
 8002028:	9a05      	ldr	r2, [sp, #20]
 800202a:	eb42 0101 	adc.w	r1, r2, r1
 800202e:	f5bc 7ffa 	cmp.w	ip, #500	; 0x1f4
 8002032:	f171 0200 	sbcs.w	r2, r1, #0
 8002036:	d311      	bcc.n	800205c <main+0x774>
{return _micros + htim11.Instance->CNT;}
 8002038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  	  		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWMOut);
 800203a:	496e      	ldr	r1, [pc, #440]	; (80021f4 <main+0x90c>)
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	8809      	ldrh	r1, [r1, #0]
 8002040:	6351      	str	r1, [r2, #52]	; 0x34
{return _micros + htim11.Instance->CNT;}
 8002042:	eb13 0309 	adds.w	r3, r3, r9
	  		  	  timestampPWM = micros(); // stamp
 8002046:	6003      	str	r3, [r0, #0]
	  	  		if (mot_dirctn == 0){
 8002048:	4b6b      	ldr	r3, [pc, #428]	; (80021f8 <main+0x910>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	f040 80fb 	bne.w	8002248 <main+0x960>
						HAL_GPIO_WritePin(Mot_dir_GPIO_Port, Mot_dir_Pin, GPIO_PIN_SET);
 8002052:	2201      	movs	r2, #1
 8002054:	2104      	movs	r1, #4
 8002056:	4650      	mov	r0, sl
 8002058:	f000 fee8 	bl	8002e2c <HAL_GPIO_WritePin>
	  	 if (grandState ==  work){
 800205c:	4b67      	ldr	r3, [pc, #412]	; (80021fc <main+0x914>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b01      	cmp	r3, #1
 8002062:	f47f af56 	bne.w	8001f12 <main+0x62a>
	  		 Unwrapping();
 8002066:	f7fe fe4b 	bl	8000d00 <_Z10Unwrappingv>
	OutVelocity = 0.523598775 ;
 800206a:	4a65      	ldr	r2, [pc, #404]	; (8002200 <main+0x918>)
 800206c:	4b65      	ldr	r3, [pc, #404]	; (8002204 <main+0x91c>)
 800206e:	6013      	str	r3, [r2, #0]
	  		 Kalmanfilter();
 8002070:	f7ff f996 	bl	80013a0 <_Z12Kalmanfilterv>
	  		 PIDVelocity();
 8002074:	f7fe fec4 	bl	8000e00 <_Z11PIDVelocityv>
	  		 MotDrvCytron();
 8002078:	f7fe ff36 	bl	8000ee8 <_Z12MotDrvCytronv>
 800207c:	e749      	b.n	8001f12 <main+0x62a>
	  			  posSpeedlog[1] = posSpeedlog[0];
 800207e:	4862      	ldr	r0, [pc, #392]	; (8002208 <main+0x920>)
	  			  posSpeedlog[0] = BinPosXI;
 8002080:	4962      	ldr	r1, [pc, #392]	; (800220c <main+0x924>)
	  			  posSpeedlog[1] = posSpeedlog[0];
 8002082:	8802      	ldrh	r2, [r0, #0]
	  			  posSpeedlog[0] = BinPosXI;
 8002084:	8809      	ldrh	r1, [r1, #0]
	  			  posSpeedlog[1] = posSpeedlog[0];
 8002086:	8042      	strh	r2, [r0, #2]
	  			  deltaar = (fabsf(posSpeedlog[1]-posSpeedlog[0])) / 1024.0;
 8002088:	1a52      	subs	r2, r2, r1
 800208a:	ee07 2a90 	vmov	s15, r2
 800208e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002092:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8002210 <main+0x928>
 8002096:	4a5f      	ldr	r2, [pc, #380]	; (8002214 <main+0x92c>)
	  			  RoundNumnd = deltaar*100.0*60.0;
 8002098:	ed9f 8a5f 	vldr	s16, [pc, #380]	; 8002218 <main+0x930>
{return _micros + htim11.Instance->CNT;}
 800209c:	9307      	str	r3, [sp, #28]
	  			  deltaar = (fabsf(posSpeedlog[1]-posSpeedlog[0])) / 1024.0;
 800209e:	eef0 7ae7 	vabs.f32	s15, s15
 80020a2:	ee67 7a87 	vmul.f32	s15, s15, s14
	  			  posSpeedlog[0] = BinPosXI;
 80020a6:	8001      	strh	r1, [r0, #0]
	  			  RoundNumnd = deltaar*100.0*60.0;
 80020a8:	ee27 8a88 	vmul.f32	s16, s15, s16
	  			  deltaar = (fabsf(posSpeedlog[1]-posSpeedlog[0])) / 1024.0;
 80020ac:	edc2 7a00 	vstr	s15, [r2]
	  			  RoundNumnd = deltaar*100.0*60.0;
 80020b0:	4a5a      	ldr	r2, [pc, #360]	; (800221c <main+0x934>)
		speedsmoothlog[j] = speedsmoothlog[j-1];
 80020b2:	4946      	ldr	r1, [pc, #280]	; (80021cc <main+0x8e4>)
	  			  RoundNumnd = deltaar*100.0*60.0;
 80020b4:	ed82 8a00 	vstr	s16, [r2]
{return _micros + htim11.Instance->CNT;}
 80020b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020ba:	9b05      	ldr	r3, [sp, #20]
 80020bc:	eb12 0209 	adds.w	r2, r2, r9
	  			  timestampve = micros();
 80020c0:	f8cb 2000 	str.w	r2, [fp]
{return _micros + htim11.Instance->CNT;}
 80020c4:	f143 0200 	adc.w	r2, r3, #0
	  			  timestampve = micros();
 80020c8:	f8cb 2004 	str.w	r2, [fp, #4]
		speedsmoothlog[j] = speedsmoothlog[j-1];
 80020cc:	1d08      	adds	r0, r1, #4
 80020ce:	223c      	movs	r2, #60	; 0x3c
 80020d0:	f003 feda 	bl	8005e88 <memmove>
	speedsmoothlog[0] = inpdat;
 80020d4:	9b06      	ldr	r3, [sp, #24]
	float summa = 0.0;
 80020d6:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8002220 <main+0x938>
	speedsmoothlog[0] = inpdat;
 80020da:	ed83 8a00 	vstr	s16, [r3]
	for (int k = 0; k < CAPTURENUM;k++){
 80020de:	4b3b      	ldr	r3, [pc, #236]	; (80021cc <main+0x8e4>)
 80020e0:	9306      	str	r3, [sp, #24]
 80020e2:	4618      	mov	r0, r3
		if (speedsmoothlog[k]>=500){errcut++;}
 80020e4:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8002224 <main+0x93c>
	int errcut = 0;
 80020e8:	9b07      	ldr	r3, [sp, #28]
	speedsmoothlog[0] = inpdat;
 80020ea:	2110      	movs	r1, #16
	int errcut = 0;
 80020ec:	2200      	movs	r2, #0
		if (speedsmoothlog[k]>=500){errcut++;}
 80020ee:	ecf0 7a01 	vldmia	r0!, {s15}
 80020f2:	eef4 7ae6 	vcmpe.f32	s15, s13
 80020f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		else{summa+= speedsmoothlog[k];}
 80020fa:	bfb4      	ite	lt
 80020fc:	ee37 7a27 	vaddlt.f32	s14, s14, s15
		if (speedsmoothlog[k]>=500){errcut++;}
 8002100:	3201      	addge	r2, #1
	for (int k = 0; k < CAPTURENUM;k++){
 8002102:	3901      	subs	r1, #1
 8002104:	d1f3      	bne.n	80020ee <main+0x806>
	RoundNumnd_sm =  summa / (CAPTURENUM-errcut);
 8002106:	f1c2 0210 	rsb	r2, r2, #16
 800210a:	ee07 2a90 	vmov	s15, r2
 800210e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002112:	4a45      	ldr	r2, [pc, #276]	; (8002228 <main+0x940>)
 8002114:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002118:	edc2 6a00 	vstr	s13, [r2]
}
 800211c:	e77c      	b.n	8002018 <main+0x730>
	if(flag_absenc != 0 && hi2c1.State == HAL_I2C_STATE_READY){
 800211e:	4b2e      	ldr	r3, [pc, #184]	; (80021d8 <main+0x8f0>)
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	f43f af26 	beq.w	8001f74 <main+0x68c>
 8002128:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800212c:	2a20      	cmp	r2, #32
 800212e:	f47f af21 	bne.w	8001f74 <main+0x68c>
		switch(flag_absenc){
 8002132:	2b02      	cmp	r3, #2
 8002134:	f000 808e 	beq.w	8002254 <main+0x96c>
 8002138:	2b03      	cmp	r3, #3
 800213a:	d121      	bne.n	8002180 <main+0x898>
			GrayCBitx = (RawEnBitB << 8) | RawEnBitA;
 800213c:	4b3b      	ldr	r3, [pc, #236]	; (800222c <main+0x944>)
 800213e:	781a      	ldrb	r2, [r3, #0]
 8002140:	4b3b      	ldr	r3, [pc, #236]	; (8002230 <main+0x948>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002148:	4a3a      	ldr	r2, [pc, #232]	; (8002234 <main+0x94c>)
 800214a:	8013      	strh	r3, [r2, #0]
			GrayCBitXI = ~GrayCBitx & 0b0000001111111111;
 800214c:	43db      	mvns	r3, r3
 800214e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002152:	4b39      	ldr	r3, [pc, #228]	; (8002238 <main+0x950>)
    binaryout = (grayx >> (numbit-1))&0x01;
 8002154:	2108      	movs	r1, #8
			GrayCBitXI = ~GrayCBitx & 0b0000001111111111;
 8002156:	801a      	strh	r2, [r3, #0]
    binaryout = (grayx >> (numbit-1))&0x01;
 8002158:	0a53      	lsrs	r3, r2, #9
        int cp2 = grayx >> (numbit-(i+1))&0x01; //
 800215a:	fa42 f001 	asr.w	r0, r2, r1
        int cp1 = binaryout&0x01 ;//>> (numbit-i)
 800215e:	f003 0c01 	and.w	ip, r3, #1
        int cp2 = grayx >> (numbit-(i+1))&0x01; //
 8002162:	f000 0001 	and.w	r0, r0, #1
            {binaryout = (binaryout << 1) + 0; } //qd = 0;
 8002166:	005b      	lsls	r3, r3, #1
        if (cp1 == cp2)
 8002168:	4560      	cmp	r0, ip
            {binaryout = (binaryout << 1) + 1; } //qd = 1;
 800216a:	bf18      	it	ne
 800216c:	3301      	addne	r3, #1
    for (int i = 1; i < numbit ;i++){
 800216e:	3901      	subs	r1, #1
            {binaryout = (binaryout << 1) + 1; } //qd = 1;
 8002170:	b29b      	uxth	r3, r3
    for (int i = 1; i < numbit ;i++){
 8002172:	d2f2      	bcs.n	800215a <main+0x872>
			BinPosXI = GraytoBinario(GrayCBitXI, 10);
 8002174:	4a25      	ldr	r2, [pc, #148]	; (800220c <main+0x924>)
 8002176:	8013      	strh	r3, [r2, #0]
			flag_absenc = 0;
 8002178:	4a17      	ldr	r2, [pc, #92]	; (80021d8 <main+0x8f0>)
 800217a:	2300      	movs	r3, #0
 800217c:	7013      	strb	r3, [r2, #0]
}
 800217e:	e6f9      	b.n	8001f74 <main+0x68c>
		switch(flag_absenc){
 8002180:	2b01      	cmp	r3, #1
 8002182:	f47f aef7 	bne.w	8001f74 <main+0x68c>
			HAL_I2C_Mem_Read(&hi2c1, ADDR_IOXT, 0x12, I2C_MEMADD_SIZE_8BIT,
 8002186:	4b2a      	ldr	r3, [pc, #168]	; (8002230 <main+0x948>)
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	2264      	movs	r2, #100	; 0x64
 800218c:	2301      	movs	r3, #1
 800218e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002192:	480d      	ldr	r0, [pc, #52]	; (80021c8 <main+0x8e0>)
 8002194:	2212      	movs	r2, #18
 8002196:	2140      	movs	r1, #64	; 0x40
 8002198:	f001 fa68 	bl	800366c <HAL_I2C_Mem_Read>
			flag_absenc = 2;
 800219c:	4b0e      	ldr	r3, [pc, #56]	; (80021d8 <main+0x8f0>)
 800219e:	f04f 0202 	mov.w	r2, #2
 80021a2:	701a      	strb	r2, [r3, #0]
		break;
 80021a4:	e6e6      	b.n	8001f74 <main+0x68c>
{return _micros + htim11.Instance->CNT;}
 80021a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80021a8:	189b      	adds	r3, r3, r2
	  		TimeStampGrand = micros();
 80021aa:	4a09      	ldr	r2, [pc, #36]	; (80021d0 <main+0x8e8>)
 80021ac:	6013      	str	r3, [r2, #0]
	  		GrandStatumix();
 80021ae:	f7ff fae1 	bl	8001774 <_Z13GrandStatumixv>
 80021b2:	e6c0      	b.n	8001f36 <main+0x64e>
 80021b4:	200003e0 	.word	0x200003e0
 80021b8:	3d9d89d9 	.word	0x3d9d89d9
 80021bc:	20000428 	.word	0x20000428
 80021c0:	200002e4 	.word	0x200002e4
 80021c4:	20000014 	.word	0x20000014
 80021c8:	2000038c 	.word	0x2000038c
 80021cc:	20000510 	.word	0x20000510
 80021d0:	2000029c 	.word	0x2000029c
 80021d4:	20000554 	.word	0x20000554
 80021d8:	200002d1 	.word	0x200002d1
 80021dc:	20000118 	.word	0x20000118
 80021e0:	4939f76b 	.word	0x4939f76b
 80021e4:	200001f0 	.word	0x200001f0
 80021e8:	20000288 	.word	0x20000288
 80021ec:	20000506 	.word	0x20000506
 80021f0:	20000558 	.word	0x20000558
 80021f4:	20000004 	.word	0x20000004
 80021f8:	200004fc 	.word	0x200004fc
 80021fc:	200002d0 	.word	0x200002d0
 8002200:	2000021c 	.word	0x2000021c
 8002204:	3f060a92 	.word	0x3f060a92
 8002208:	20000500 	.word	0x20000500
 800220c:	200000ec 	.word	0x200000ec
 8002210:	3a800000 	.word	0x3a800000
 8002214:	20000328 	.word	0x20000328
 8002218:	45bb8000 	.word	0x45bb8000
 800221c:	2000028c 	.word	0x2000028c
 8002220:	00000000 	.word	0x00000000
 8002224:	43fa0000 	.word	0x43fa0000
 8002228:	20000290 	.word	0x20000290
 800222c:	20000285 	.word	0x20000285
 8002230:	20000284 	.word	0x20000284
 8002234:	200001a6 	.word	0x200001a6
 8002238:	200001a4 	.word	0x200001a4
 800223c:	20000560 	.word	0x20000560
 8002240:	40020400 	.word	0x40020400
 8002244:	200002d8 	.word	0x200002d8
						HAL_GPIO_WritePin(Mot_dir_GPIO_Port, Mot_dir_Pin, GPIO_PIN_RESET);
 8002248:	2200      	movs	r2, #0
 800224a:	2104      	movs	r1, #4
 800224c:	4650      	mov	r0, sl
 800224e:	f000 fded 	bl	8002e2c <HAL_GPIO_WritePin>
 8002252:	e703      	b.n	800205c <main+0x774>
			HAL_I2C_Mem_Read(&hi2c1, ADDR_IOXT, 0x13, I2C_MEMADD_SIZE_8BIT,
 8002254:	4b07      	ldr	r3, [pc, #28]	; (8002274 <main+0x98c>)
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	2264      	movs	r2, #100	; 0x64
 800225a:	2301      	movs	r3, #1
 800225c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002260:	4805      	ldr	r0, [pc, #20]	; (8002278 <main+0x990>)
 8002262:	2213      	movs	r2, #19
 8002264:	2140      	movs	r1, #64	; 0x40
 8002266:	f001 fa01 	bl	800366c <HAL_I2C_Mem_Read>
			flag_absenc = 3;
 800226a:	4a04      	ldr	r2, [pc, #16]	; (800227c <main+0x994>)
 800226c:	2303      	movs	r3, #3
 800226e:	7013      	strb	r3, [r2, #0]
		break;
 8002270:	e680      	b.n	8001f74 <main+0x68c>
 8002272:	bf00      	nop
 8002274:	20000285 	.word	0x20000285
 8002278:	2000038c 	.word	0x2000038c
 800227c:	200002d1 	.word	0x200002d1

08002280 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002280:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002282:	4b0d      	ldr	r3, [pc, #52]	; (80022b8 <HAL_MspInit+0x38>)
 8002284:	2100      	movs	r1, #0
 8002286:	9100      	str	r1, [sp, #0]
 8002288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800228a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800228e:	645a      	str	r2, [r3, #68]	; 0x44
 8002290:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002292:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002296:	9200      	str	r2, [sp, #0]
 8002298:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800229a:	9101      	str	r1, [sp, #4]
 800229c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800229e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80022a2:	641a      	str	r2, [r3, #64]	; 0x40
 80022a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022aa:	9301      	str	r3, [sp, #4]
 80022ac:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022ae:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022b0:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022b2:	f000 ba6d 	b.w	8002790 <HAL_NVIC_SetPriorityGrouping>
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800

080022bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022bc:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 80022be:	4b20      	ldr	r3, [pc, #128]	; (8002340 <HAL_I2C_MspInit+0x84>)
 80022c0:	6802      	ldr	r2, [r0, #0]
{
 80022c2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 80022c6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c8:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80022cc:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80022d0:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 80022d2:	d001      	beq.n	80022d8 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80022d4:	b009      	add	sp, #36	; 0x24
 80022d6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022d8:	4d1a      	ldr	r5, [pc, #104]	; (8002344 <HAL_I2C_MspInit+0x88>)
 80022da:	9400      	str	r4, [sp, #0]
 80022dc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022de:	481a      	ldr	r0, [pc, #104]	; (8002348 <HAL_I2C_MspInit+0x8c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e0:	f043 0302 	orr.w	r3, r3, #2
 80022e4:	632b      	str	r3, [r5, #48]	; 0x30
 80022e6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80022ee:	f44f 7240 	mov.w	r2, #768	; 0x300
 80022f2:	2312      	movs	r3, #18
 80022f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f8:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022fa:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022fc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022fe:	2304      	movs	r3, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002300:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002302:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002304:	f000 fc9a 	bl	8002c3c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002308:	9401      	str	r4, [sp, #4]
 800230a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800230c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002310:	642b      	str	r3, [r5, #64]	; 0x40
 8002312:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8002314:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002318:	4622      	mov	r2, r4
 800231a:	4621      	mov	r1, r4
    __HAL_RCC_I2C1_CLK_ENABLE();
 800231c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800231e:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002320:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002322:	f000 fa47 	bl	80027b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002326:	201f      	movs	r0, #31
 8002328:	f000 fa82 	bl	8002830 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800232c:	4622      	mov	r2, r4
 800232e:	4621      	mov	r1, r4
 8002330:	2020      	movs	r0, #32
 8002332:	f000 fa3f 	bl	80027b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002336:	2020      	movs	r0, #32
 8002338:	f000 fa7a 	bl	8002830 <HAL_NVIC_EnableIRQ>
}
 800233c:	b009      	add	sp, #36	; 0x24
 800233e:	bd30      	pop	{r4, r5, pc}
 8002340:	40005400 	.word	0x40005400
 8002344:	40023800 	.word	0x40023800
 8002348:	40020400 	.word	0x40020400

0800234c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800234c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM2)
 800234e:	6803      	ldr	r3, [r0, #0]
{
 8002350:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002352:	2400      	movs	r4, #0
  if(htim_base->Instance==TIM2)
 8002354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002358:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800235c:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002360:	9408      	str	r4, [sp, #32]
  if(htim_base->Instance==TIM2)
 8002362:	d029      	beq.n	80023b8 <HAL_TIM_Base_MspInit+0x6c>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8002364:	4a36      	ldr	r2, [pc, #216]	; (8002440 <HAL_TIM_Base_MspInit+0xf4>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d004      	beq.n	8002374 <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 800236a:	4a36      	ldr	r2, [pc, #216]	; (8002444 <HAL_TIM_Base_MspInit+0xf8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d00e      	beq.n	800238e <HAL_TIM_Base_MspInit+0x42>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002370:	b00a      	add	sp, #40	; 0x28
 8002372:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002374:	4b34      	ldr	r3, [pc, #208]	; (8002448 <HAL_TIM_Base_MspInit+0xfc>)
 8002376:	9402      	str	r4, [sp, #8]
 8002378:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800237a:	f042 0204 	orr.w	r2, r2, #4
 800237e:	641a      	str	r2, [r3, #64]	; 0x40
 8002380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002382:	f003 0304 	and.w	r3, r3, #4
 8002386:	9302      	str	r3, [sp, #8]
 8002388:	9b02      	ldr	r3, [sp, #8]
}
 800238a:	b00a      	add	sp, #40	; 0x28
 800238c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM11_CLK_ENABLE();
 800238e:	4b2e      	ldr	r3, [pc, #184]	; (8002448 <HAL_TIM_Base_MspInit+0xfc>)
 8002390:	9403      	str	r4, [sp, #12]
 8002392:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002394:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002398:	645a      	str	r2, [r3, #68]	; 0x44
 800239a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80023a0:	4622      	mov	r2, r4
    __HAL_RCC_TIM11_CLK_ENABLE();
 80023a2:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80023a4:	4621      	mov	r1, r4
 80023a6:	201a      	movs	r0, #26
    __HAL_RCC_TIM11_CLK_ENABLE();
 80023a8:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80023aa:	f000 fa03 	bl	80027b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80023ae:	201a      	movs	r0, #26
 80023b0:	f000 fa3e 	bl	8002830 <HAL_NVIC_EnableIRQ>
}
 80023b4:	b00a      	add	sp, #40	; 0x28
 80023b6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023b8:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80023bc:	9400      	str	r4, [sp, #0]
 80023be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 80023c0:	4e22      	ldr	r6, [pc, #136]	; (800244c <HAL_TIM_Base_MspInit+0x100>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023c2:	f042 0201 	orr.w	r2, r2, #1
 80023c6:	641a      	str	r2, [r3, #64]	; 0x40
 80023c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023ca:	f002 0201 	and.w	r2, r2, #1
 80023ce:	9200      	str	r2, [sp, #0]
 80023d0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d2:	9401      	str	r4, [sp, #4]
 80023d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023d6:	f042 0201 	orr.w	r2, r2, #1
 80023da:	631a      	str	r2, [r3, #48]	; 0x30
 80023dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = TIM2_CH1_VINCp_Pin;
 80023e4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80023e8:	2302      	movs	r3, #2
 80023ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80023ee:	4605      	mov	r5, r0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023f0:	2301      	movs	r3, #1
    HAL_GPIO_Init(TIM2_CH1_VINCp_GPIO_Port, &GPIO_InitStruct);
 80023f2:	4817      	ldr	r0, [pc, #92]	; (8002450 <HAL_TIM_Base_MspInit+0x104>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023f4:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(TIM2_CH1_VINCp_GPIO_Port, &GPIO_InitStruct);
 80023f6:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f8:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(TIM2_CH1_VINCp_GPIO_Port, &GPIO_InitStruct);
 80023fa:	f000 fc1f 	bl	8002c3c <HAL_GPIO_Init>
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 80023fe:	4a15      	ldr	r2, [pc, #84]	; (8002454 <HAL_TIM_Base_MspInit+0x108>)
 8002400:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8002404:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002408:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800240c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002410:	e9c6 2304 	strd	r2, r3, [r6, #16]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002414:	4630      	mov	r0, r6
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002416:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800241a:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800241e:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002422:	e9c6 2306 	strd	r2, r3, [r6, #24]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002426:	e9c6 4408 	strd	r4, r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800242a:	f000 fa29 	bl	8002880 <HAL_DMA_Init>
 800242e:	b918      	cbnz	r0, 8002438 <HAL_TIM_Base_MspInit+0xec>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002430:	626e      	str	r6, [r5, #36]	; 0x24
 8002432:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8002434:	b00a      	add	sp, #40	; 0x28
 8002436:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8002438:	f7fe fe10 	bl	800105c <Error_Handler>
 800243c:	e7f8      	b.n	8002430 <HAL_TIM_Base_MspInit+0xe4>
 800243e:	bf00      	nop
 8002440:	40000800 	.word	0x40000800
 8002444:	40014800 	.word	0x40014800
 8002448:	40023800 	.word	0x40023800
 800244c:	2000032c 	.word	0x2000032c
 8002450:	40020000 	.word	0x40020000
 8002454:	40026088 	.word	0x40026088

08002458 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002458:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM4)
 800245a:	4a15      	ldr	r2, [pc, #84]	; (80024b0 <HAL_TIM_MspPostInit+0x58>)
 800245c:	6801      	ldr	r1, [r0, #0]
{
 800245e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002460:	2300      	movs	r3, #0
  if(htim->Instance==TIM4)
 8002462:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002464:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002468:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800246c:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM4)
 800246e:	d002      	beq.n	8002476 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002470:	b009      	add	sp, #36	; 0x24
 8002472:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002476:	f502 320c 	add.w	r2, r2, #143360	; 0x23000
 800247a:	9301      	str	r3, [sp, #4]
 800247c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(TIM4_CH1_PWMMOT_GPIO_Port, &GPIO_InitStruct);
 800247e:	480d      	ldr	r0, [pc, #52]	; (80024b4 <HAL_TIM_MspPostInit+0x5c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002480:	f043 0302 	orr.w	r3, r3, #2
 8002484:	6313      	str	r3, [r2, #48]	; 0x30
 8002486:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = TIM4_CH1_PWMMOT_Pin;
 8002488:	ed9f 7b07 	vldr	d7, [pc, #28]	; 80024a8 <HAL_TIM_MspPostInit+0x50>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800248c:	f003 0302 	and.w	r3, r3, #2
 8002490:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(TIM4_CH1_PWMMOT_GPIO_Port, &GPIO_InitStruct);
 8002492:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002494:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = TIM4_CH1_PWMMOT_Pin;
 8002496:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800249a:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800249c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(TIM4_CH1_PWMMOT_GPIO_Port, &GPIO_InitStruct);
 800249e:	f000 fbcd 	bl	8002c3c <HAL_GPIO_Init>
}
 80024a2:	b009      	add	sp, #36	; 0x24
 80024a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80024a8:	00000040 	.word	0x00000040
 80024ac:	00000002 	.word	0x00000002
 80024b0:	40000800 	.word	0x40000800
 80024b4:	40020400 	.word	0x40020400

080024b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024b8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 80024ba:	4a1b      	ldr	r2, [pc, #108]	; (8002528 <HAL_UART_MspInit+0x70>)
 80024bc:	6801      	ldr	r1, [r0, #0]
{
 80024be:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c0:	2300      	movs	r3, #0
  if(huart->Instance==USART2)
 80024c2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80024c8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80024cc:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART2)
 80024ce:	d001      	beq.n	80024d4 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80024d0:	b008      	add	sp, #32
 80024d2:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80024d4:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 80024d8:	9300      	str	r3, [sp, #0]
 80024da:	6c10      	ldr	r0, [r2, #64]	; 0x40
 80024dc:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80024e0:	6410      	str	r0, [r2, #64]	; 0x40
 80024e2:	6c10      	ldr	r0, [r2, #64]	; 0x40
 80024e4:	f400 3000 	and.w	r0, r0, #131072	; 0x20000
 80024e8:	9000      	str	r0, [sp, #0]
 80024ea:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ec:	9301      	str	r3, [sp, #4]
 80024ee:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f0:	480e      	ldr	r0, [pc, #56]	; (800252c <HAL_UART_MspInit+0x74>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f2:	f043 0301 	orr.w	r3, r3, #1
 80024f6:	6313      	str	r3, [r2, #48]	; 0x30
 80024f8:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80024fa:	ed9f 7b09 	vldr	d7, [pc, #36]	; 8002520 <HAL_UART_MspInit+0x68>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002504:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002506:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002508:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800250a:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800250e:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002512:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002514:	f000 fb92 	bl	8002c3c <HAL_GPIO_Init>
}
 8002518:	b008      	add	sp, #32
 800251a:	bd10      	pop	{r4, pc}
 800251c:	f3af 8000 	nop.w
 8002520:	0000000c 	.word	0x0000000c
 8002524:	00000002 	.word	0x00000002
 8002528:	40004400 	.word	0x40004400
 800252c:	40020000 	.word	0x40020000

08002530 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002530:	e7fe      	b.n	8002530 <NMI_Handler>
 8002532:	bf00      	nop

08002534 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002534:	e7fe      	b.n	8002534 <HardFault_Handler>
 8002536:	bf00      	nop

08002538 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002538:	e7fe      	b.n	8002538 <MemManage_Handler>
 800253a:	bf00      	nop

0800253c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800253c:	e7fe      	b.n	800253c <BusFault_Handler>
 800253e:	bf00      	nop

08002540 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002540:	e7fe      	b.n	8002540 <UsageFault_Handler>
 8002542:	bf00      	nop

08002544 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop

08002548 <DebugMon_Handler>:
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop

0800254c <PendSV_Handler>:
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop

08002550 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002550:	f000 b8fa 	b.w	8002748 <HAL_IncTick>

08002554 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI2_SetZero_Pin);
 8002554:	2004      	movs	r0, #4
 8002556:	f000 bc77 	b.w	8002e48 <HAL_GPIO_EXTI_IRQHandler>
 800255a:	bf00      	nop

0800255c <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800255c:	4801      	ldr	r0, [pc, #4]	; (8002564 <DMA1_Stream5_IRQHandler+0x8>)
 800255e:	f000 ba79 	b.w	8002a54 <HAL_DMA_IRQHandler>
 8002562:	bf00      	nop
 8002564:	2000032c 	.word	0x2000032c

08002568 <TIM1_TRG_COM_TIM11_IRQHandler>:
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002568:	4801      	ldr	r0, [pc, #4]	; (8002570 <TIM1_TRG_COM_TIM11_IRQHandler+0x8>)
 800256a:	f003 ba6f 	b.w	8005a4c <HAL_TIM_IRQHandler>
 800256e:	bf00      	nop
 8002570:	200003e0 	.word	0x200003e0

08002574 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002574:	4801      	ldr	r0, [pc, #4]	; (800257c <I2C1_EV_IRQHandler+0x8>)
 8002576:	f001 bbc9 	b.w	8003d0c <HAL_I2C_EV_IRQHandler>
 800257a:	bf00      	nop
 800257c:	2000038c 	.word	0x2000038c

08002580 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002580:	4801      	ldr	r0, [pc, #4]	; (8002588 <I2C1_ER_IRQHandler+0x8>)
 8002582:	f002 b879 	b.w	8004678 <HAL_I2C_ER_IRQHandler>
 8002586:	bf00      	nop
 8002588:	2000038c 	.word	0x2000038c

0800258c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800258c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI10_Emer_Pin);
 800258e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002592:	f000 fc59 	bl	8002e48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI11_Stop_Pin);
 8002596:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800259a:	f000 fc55 	bl	8002e48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800259e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80025a2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80025a6:	f000 bc4f 	b.w	8002e48 <HAL_GPIO_EXTI_IRQHandler>
 80025aa:	bf00      	nop

080025ac <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80025ac:	2001      	movs	r0, #1
 80025ae:	4770      	bx	lr

080025b0 <_kill>:

int _kill(int pid, int sig)
{
 80025b0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80025b2:	f003 fc2d 	bl	8005e10 <__errno>
 80025b6:	2316      	movs	r3, #22
 80025b8:	6003      	str	r3, [r0, #0]
	return -1;
}
 80025ba:	f04f 30ff 	mov.w	r0, #4294967295
 80025be:	bd08      	pop	{r3, pc}

080025c0 <_exit>:

void _exit (int status)
{
 80025c0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80025c2:	f003 fc25 	bl	8005e10 <__errno>
 80025c6:	2316      	movs	r3, #22
 80025c8:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80025ca:	e7fe      	b.n	80025ca <_exit+0xa>

080025cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025cc:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ce:	1e16      	subs	r6, r2, #0
 80025d0:	dd07      	ble.n	80025e2 <_read+0x16>
 80025d2:	460c      	mov	r4, r1
 80025d4:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80025d6:	f3af 8000 	nop.w
 80025da:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025de:	42a5      	cmp	r5, r4
 80025e0:	d1f9      	bne.n	80025d6 <_read+0xa>
	}

return len;
}
 80025e2:	4630      	mov	r0, r6
 80025e4:	bd70      	pop	{r4, r5, r6, pc}
 80025e6:	bf00      	nop

080025e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025e8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ea:	1e16      	subs	r6, r2, #0
 80025ec:	dd07      	ble.n	80025fe <_write+0x16>
 80025ee:	460c      	mov	r4, r1
 80025f0:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80025f2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80025f6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025fa:	42ac      	cmp	r4, r5
 80025fc:	d1f9      	bne.n	80025f2 <_write+0xa>
	}
	return len;
}
 80025fe:	4630      	mov	r0, r6
 8002600:	bd70      	pop	{r4, r5, r6, pc}
 8002602:	bf00      	nop

08002604 <_close>:

int _close(int file)
{
	return -1;
}
 8002604:	f04f 30ff 	mov.w	r0, #4294967295
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop

0800260c <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800260c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002610:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002612:	2000      	movs	r0, #0
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop

08002618 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002618:	2001      	movs	r0, #1
 800261a:	4770      	bx	lr

0800261c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800261c:	2000      	movs	r0, #0
 800261e:	4770      	bx	lr

08002620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002620:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002622:	4c0c      	ldr	r4, [pc, #48]	; (8002654 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002624:	4b0c      	ldr	r3, [pc, #48]	; (8002658 <_sbrk+0x38>)
 8002626:	490d      	ldr	r1, [pc, #52]	; (800265c <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8002628:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800262a:	1a59      	subs	r1, r3, r1
  if (NULL == __sbrk_heap_end)
 800262c:	b12a      	cbz	r2, 800263a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800262e:	4410      	add	r0, r2
 8002630:	4288      	cmp	r0, r1
 8002632:	d807      	bhi.n	8002644 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002634:	6020      	str	r0, [r4, #0]

  return (void *)prev_heap_end;
}
 8002636:	4610      	mov	r0, r2
 8002638:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800263a:	4a09      	ldr	r2, [pc, #36]	; (8002660 <_sbrk+0x40>)
 800263c:	6022      	str	r2, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800263e:	4410      	add	r0, r2
 8002640:	4288      	cmp	r0, r1
 8002642:	d9f7      	bls.n	8002634 <_sbrk+0x14>
    errno = ENOMEM;
 8002644:	f003 fbe4 	bl	8005e10 <__errno>
 8002648:	230c      	movs	r3, #12
    return (void *)-1;
 800264a:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 800264e:	6003      	str	r3, [r0, #0]
}
 8002650:	4610      	mov	r0, r2
 8002652:	bd10      	pop	{r4, pc}
 8002654:	20000570 	.word	0x20000570
 8002658:	20020000 	.word	0x20020000
 800265c:	00000400 	.word	0x00000400
 8002660:	20000588 	.word	0x20000588

08002664 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002664:	4a03      	ldr	r2, [pc, #12]	; (8002674 <SystemInit+0x10>)
 8002666:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800266a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800266e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002672:	4770      	bx	lr
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002678:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800267c:	480d      	ldr	r0, [pc, #52]	; (80026b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800267e:	490e      	ldr	r1, [pc, #56]	; (80026b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002680:	4a0e      	ldr	r2, [pc, #56]	; (80026bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002682:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002684:	e002      	b.n	800268c <LoopCopyDataInit>

08002686 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002686:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002688:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800268a:	3304      	adds	r3, #4

0800268c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800268c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800268e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002690:	d3f9      	bcc.n	8002686 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002692:	4a0b      	ldr	r2, [pc, #44]	; (80026c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002694:	4c0b      	ldr	r4, [pc, #44]	; (80026c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002696:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002698:	e001      	b.n	800269e <LoopFillZerobss>

0800269a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800269a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800269c:	3204      	adds	r2, #4

0800269e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800269e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026a0:	d3fb      	bcc.n	800269a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80026a2:	f7ff ffdf 	bl	8002664 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026a6:	f003 fbcb 	bl	8005e40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026aa:	f7ff f91d 	bl	80018e8 <main>
  bx  lr    
 80026ae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80026b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026b8:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 80026bc:	08007498 	.word	0x08007498
  ldr r2, =_sbss
 80026c0:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 80026c4:	20000588 	.word	0x20000588

080026c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026c8:	e7fe      	b.n	80026c8 <ADC_IRQHandler>
	...

080026cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026cc:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026ce:	4a0e      	ldr	r2, [pc, #56]	; (8002708 <HAL_InitTick+0x3c>)
 80026d0:	4b0e      	ldr	r3, [pc, #56]	; (800270c <HAL_InitTick+0x40>)
 80026d2:	7812      	ldrb	r2, [r2, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
{
 80026d6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026dc:	fbb0 f0f2 	udiv	r0, r0, r2
 80026e0:	fbb3 f0f0 	udiv	r0, r3, r0
 80026e4:	f000 f8b2 	bl	800284c <HAL_SYSTICK_Config>
 80026e8:	b908      	cbnz	r0, 80026ee <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026ea:	2d0f      	cmp	r5, #15
 80026ec:	d901      	bls.n	80026f2 <HAL_InitTick+0x26>
    return HAL_ERROR;
 80026ee:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80026f0:	bd38      	pop	{r3, r4, r5, pc}
 80026f2:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026f4:	4602      	mov	r2, r0
 80026f6:	4629      	mov	r1, r5
 80026f8:	f04f 30ff 	mov.w	r0, #4294967295
 80026fc:	f000 f85a 	bl	80027b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002700:	4b03      	ldr	r3, [pc, #12]	; (8002710 <HAL_InitTick+0x44>)
 8002702:	4620      	mov	r0, r4
 8002704:	601d      	str	r5, [r3, #0]
}
 8002706:	bd38      	pop	{r3, r4, r5, pc}
 8002708:	20000034 	.word	0x20000034
 800270c:	20000030 	.word	0x20000030
 8002710:	20000038 	.word	0x20000038

08002714 <HAL_Init>:
{
 8002714:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002716:	4b0b      	ldr	r3, [pc, #44]	; (8002744 <HAL_Init+0x30>)
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800271e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002726:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800272e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002730:	2003      	movs	r0, #3
 8002732:	f000 f82d 	bl	8002790 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002736:	2000      	movs	r0, #0
 8002738:	f7ff ffc8 	bl	80026cc <HAL_InitTick>
  HAL_MspInit();
 800273c:	f7ff fda0 	bl	8002280 <HAL_MspInit>
}
 8002740:	2000      	movs	r0, #0
 8002742:	bd08      	pop	{r3, pc}
 8002744:	40023c00 	.word	0x40023c00

08002748 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002748:	4a03      	ldr	r2, [pc, #12]	; (8002758 <HAL_IncTick+0x10>)
 800274a:	4b04      	ldr	r3, [pc, #16]	; (800275c <HAL_IncTick+0x14>)
 800274c:	6811      	ldr	r1, [r2, #0]
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	440b      	add	r3, r1
 8002752:	6013      	str	r3, [r2, #0]
}
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	20000574 	.word	0x20000574
 800275c:	20000034 	.word	0x20000034

08002760 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002760:	4b01      	ldr	r3, [pc, #4]	; (8002768 <HAL_GetTick+0x8>)
 8002762:	6818      	ldr	r0, [r3, #0]
}
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	20000574 	.word	0x20000574

0800276c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800276c:	b538      	push	{r3, r4, r5, lr}
 800276e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002770:	f7ff fff6 	bl	8002760 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002774:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002776:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002778:	d002      	beq.n	8002780 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800277a:	4b04      	ldr	r3, [pc, #16]	; (800278c <HAL_Delay+0x20>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002780:	f7ff ffee 	bl	8002760 <HAL_GetTick>
 8002784:	1b43      	subs	r3, r0, r5
 8002786:	42a3      	cmp	r3, r4
 8002788:	d3fa      	bcc.n	8002780 <HAL_Delay+0x14>
  {
  }
}
 800278a:	bd38      	pop	{r3, r4, r5, pc}
 800278c:	20000034 	.word	0x20000034

08002790 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002790:	4907      	ldr	r1, [pc, #28]	; (80027b0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002792:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002794:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002796:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800279a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800279e:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027a0:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027a2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80027aa:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b4:	4b1c      	ldr	r3, [pc, #112]	; (8002828 <HAL_NVIC_SetPriority+0x74>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027bc:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027be:	f1c3 0e07 	rsb	lr, r3, #7
 80027c2:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027c6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027ca:	bf28      	it	cs
 80027cc:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027d0:	f1bc 0f06 	cmp.w	ip, #6
 80027d4:	d91b      	bls.n	800280e <HAL_NVIC_SetPriority+0x5a>
 80027d6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027d8:	f04f 3cff 	mov.w	ip, #4294967295
 80027dc:	fa0c fc03 	lsl.w	ip, ip, r3
 80027e0:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	f04f 3cff 	mov.w	ip, #4294967295
 80027e8:	fa0c fc0e 	lsl.w	ip, ip, lr
 80027ec:	ea21 010c 	bic.w	r1, r1, ip
 80027f0:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80027f2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f4:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80027f8:	db0c      	blt.n	8002814 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027fa:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80027fe:	0109      	lsls	r1, r1, #4
 8002800:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002804:	b2c9      	uxtb	r1, r1
 8002806:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800280a:	f85d fb04 	ldr.w	pc, [sp], #4
 800280e:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002810:	4613      	mov	r3, r2
 8002812:	e7e7      	b.n	80027e4 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002814:	4b05      	ldr	r3, [pc, #20]	; (800282c <HAL_NVIC_SetPriority+0x78>)
 8002816:	f000 000f 	and.w	r0, r0, #15
 800281a:	0109      	lsls	r1, r1, #4
 800281c:	4403      	add	r3, r0
 800281e:	b2c9      	uxtb	r1, r1
 8002820:	7619      	strb	r1, [r3, #24]
 8002822:	f85d fb04 	ldr.w	pc, [sp], #4
 8002826:	bf00      	nop
 8002828:	e000ed00 	.word	0xe000ed00
 800282c:	e000ecfc 	.word	0xe000ecfc

08002830 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002830:	2800      	cmp	r0, #0
 8002832:	db08      	blt.n	8002846 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002834:	0941      	lsrs	r1, r0, #5
 8002836:	4a04      	ldr	r2, [pc, #16]	; (8002848 <HAL_NVIC_EnableIRQ+0x18>)
 8002838:	f000 001f 	and.w	r0, r0, #31
 800283c:	2301      	movs	r3, #1
 800283e:	fa03 f000 	lsl.w	r0, r3, r0
 8002842:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002846:	4770      	bx	lr
 8002848:	e000e100 	.word	0xe000e100

0800284c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800284c:	3801      	subs	r0, #1
 800284e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002852:	d210      	bcs.n	8002876 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002854:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002856:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285a:	4c08      	ldr	r4, [pc, #32]	; (800287c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800285c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285e:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8002862:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002866:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002868:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800286a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800286c:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 800286e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002872:	6119      	str	r1, [r3, #16]
 8002874:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002876:	2001      	movs	r0, #1
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	e000ed00 	.word	0xe000ed00

08002880 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002880:	b538      	push	{r3, r4, r5, lr}
 8002882:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002884:	f7ff ff6c 	bl	8002760 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002888:	2c00      	cmp	r4, #0
 800288a:	d052      	beq.n	8002932 <HAL_DMA_Init+0xb2>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800288c:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 800288e:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002890:	2102      	movs	r1, #2
 8002892:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8002896:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	f022 0201 	bic.w	r2, r2, #1
 80028a0:	4605      	mov	r5, r0
 80028a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028a4:	e005      	b.n	80028b2 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028a6:	f7ff ff5b 	bl	8002760 <HAL_GetTick>
 80028aa:	1b43      	subs	r3, r0, r5
 80028ac:	2b05      	cmp	r3, #5
 80028ae:	d839      	bhi.n	8002924 <HAL_DMA_Init+0xa4>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028b0:	6823      	ldr	r3, [r4, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	07d1      	lsls	r1, r2, #31
 80028b6:	d4f6      	bmi.n	80028a6 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028b8:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 80028bc:	68e1      	ldr	r1, [r4, #12]
 80028be:	4302      	orrs	r2, r0
 80028c0:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028c2:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028c6:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028c8:	432a      	orrs	r2, r5
 80028ca:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028cc:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 80028ce:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028d0:	4302      	orrs	r2, r0
 80028d2:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028d4:	4933      	ldr	r1, [pc, #204]	; (80029a4 <HAL_DMA_Init+0x124>)
 80028d6:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80028d8:	6a25      	ldr	r5, [r4, #32]
 80028da:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028dc:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028de:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80028e0:	2904      	cmp	r1, #4
 80028e2:	d028      	beq.n	8002936 <HAL_DMA_Init+0xb6>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028e4:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028e6:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028e8:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028ec:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80028ee:	b2d8      	uxtb	r0, r3
 80028f0:	4a2d      	ldr	r2, [pc, #180]	; (80029a8 <HAL_DMA_Init+0x128>)
  hdma->Instance->FCR = tmp;
 80028f2:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80028f4:	3810      	subs	r0, #16
 80028f6:	fba2 5200 	umull	r5, r2, r2, r0
 80028fa:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80028fc:	492b      	ldr	r1, [pc, #172]	; (80029ac <HAL_DMA_Init+0x12c>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80028fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002902:	5c89      	ldrb	r1, [r1, r2]
 8002904:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002906:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 800290a:	285f      	cmp	r0, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800290c:	bf88      	it	hi
 800290e:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002910:	223f      	movs	r2, #63	; 0x3f
 8002912:	408a      	lsls	r2, r1
 8002914:	65a3      	str	r3, [r4, #88]	; 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002916:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002918:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 800291a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800291c:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800291e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8002922:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002924:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002926:	2220      	movs	r2, #32
 8002928:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800292a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 800292e:	4618      	mov	r0, r3
}
 8002930:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002932:	2001      	movs	r0, #1
}
 8002934:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002936:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	; 0x2c
 800293a:	4329      	orrs	r1, r5
 800293c:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 800293e:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002940:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8002942:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002944:	f021 0107 	bic.w	r1, r1, #7
 8002948:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 800294a:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800294e:	2d00      	cmp	r5, #0
 8002950:	d0cd      	beq.n	80028ee <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002952:	b178      	cbz	r0, 8002974 <HAL_DMA_Init+0xf4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002954:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8002958:	d016      	beq.n	8002988 <HAL_DMA_Init+0x108>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800295a:	2a02      	cmp	r2, #2
 800295c:	d903      	bls.n	8002966 <HAL_DMA_Init+0xe6>
 800295e:	2a03      	cmp	r2, #3
 8002960:	d1c5      	bne.n	80028ee <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002962:	01ea      	lsls	r2, r5, #7
 8002964:	d5c3      	bpl.n	80028ee <HAL_DMA_Init+0x6e>
        hdma->State = HAL_DMA_STATE_READY;
 8002966:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002968:	2240      	movs	r2, #64	; 0x40
 800296a:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800296c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8002970:	4618      	mov	r0, r3
}
 8002972:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8002974:	2a01      	cmp	r2, #1
 8002976:	d003      	beq.n	8002980 <HAL_DMA_Init+0x100>
 8002978:	f032 0202 	bics.w	r2, r2, #2
 800297c:	d1b7      	bne.n	80028ee <HAL_DMA_Init+0x6e>
 800297e:	e7f0      	b.n	8002962 <HAL_DMA_Init+0xe2>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002980:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8002984:	d1b3      	bne.n	80028ee <HAL_DMA_Init+0x6e>
 8002986:	e7ee      	b.n	8002966 <HAL_DMA_Init+0xe6>
    switch (tmp)
 8002988:	2a03      	cmp	r2, #3
 800298a:	d8b0      	bhi.n	80028ee <HAL_DMA_Init+0x6e>
 800298c:	a001      	add	r0, pc, #4	; (adr r0, 8002994 <HAL_DMA_Init+0x114>)
 800298e:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002992:	bf00      	nop
 8002994:	08002967 	.word	0x08002967
 8002998:	08002963 	.word	0x08002963
 800299c:	08002967 	.word	0x08002967
 80029a0:	08002981 	.word	0x08002981
 80029a4:	f010803f 	.word	0xf010803f
 80029a8:	aaaaaaab 	.word	0xaaaaaaab
 80029ac:	080073ac 	.word	0x080073ac

080029b0 <HAL_DMA_Start_IT>:
{
 80029b0:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 80029b2:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029b6:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 80029b8:	2c01      	cmp	r4, #1
 80029ba:	d035      	beq.n	8002a28 <HAL_DMA_Start_IT+0x78>
  if(HAL_DMA_STATE_READY == hdma->State)
 80029bc:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  __HAL_LOCK(hdma);
 80029c0:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80029c4:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 80029c6:	f880 c034 	strb.w	ip, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80029ca:	d005      	beq.n	80029d8 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 80029cc:	2300      	movs	r3, #0
 80029ce:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 80029d2:	bc70      	pop	{r4, r5, r6}
    status = HAL_BUSY;
 80029d4:	2002      	movs	r0, #2
}
 80029d6:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 80029d8:	2602      	movs	r6, #2
 80029da:	f880 6035 	strb.w	r6, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80029de:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029e0:	2600      	movs	r6, #0
 80029e2:	6546      	str	r6, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80029e4:	6826      	ldr	r6, [r4, #0]
 80029e6:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 80029ea:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80029ec:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029ee:	6883      	ldr	r3, [r0, #8]
 80029f0:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80029f2:	bf0e      	itee	eq
 80029f4:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80029f6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80029f8:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029fa:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80029fc:	bf08      	it	eq
 80029fe:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a00:	233f      	movs	r3, #63	; 0x3f
 8002a02:	4093      	lsls	r3, r2
 8002a04:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a06:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002a08:	6c02      	ldr	r2, [r0, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a0a:	f043 0316 	orr.w	r3, r3, #22
 8002a0e:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002a10:	b11a      	cbz	r2, 8002a1a <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a12:	6823      	ldr	r3, [r4, #0]
 8002a14:	f043 0308 	orr.w	r3, r3, #8
 8002a18:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002a1a:	6823      	ldr	r3, [r4, #0]
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8002a20:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002a22:	6023      	str	r3, [r4, #0]
}
 8002a24:	bc70      	pop	{r4, r5, r6}
 8002a26:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8002a28:	2002      	movs	r0, #2
}
 8002a2a:	bc70      	pop	{r4, r5, r6}
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop

08002a30 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a30:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d003      	beq.n	8002a40 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a38:	2380      	movs	r3, #128	; 0x80
 8002a3a:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002a3c:	2001      	movs	r0, #1
 8002a3e:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8002a40:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a42:	2305      	movs	r3, #5
 8002a44:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8002a48:	6813      	ldr	r3, [r2, #0]
 8002a4a:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 8002a4e:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8002a50:	6013      	str	r3, [r2, #0]
}
 8002a52:	4770      	bx	lr

08002a54 <HAL_DMA_IRQHandler>:
{
 8002a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a58:	b082      	sub	sp, #8
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a5a:	4a74      	ldr	r2, [pc, #464]	; (8002c2c <HAL_DMA_IRQHandler+0x1d8>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a5c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a5e:	6815      	ldr	r5, [r2, #0]
  __IO uint32_t count = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a64:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8002a66:	6834      	ldr	r4, [r6, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a68:	2208      	movs	r2, #8
 8002a6a:	409a      	lsls	r2, r3
 8002a6c:	4222      	tst	r2, r4
{
 8002a6e:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a70:	d004      	beq.n	8002a7c <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a72:	6801      	ldr	r1, [r0, #0]
 8002a74:	680f      	ldr	r7, [r1, #0]
 8002a76:	0778      	lsls	r0, r7, #29
 8002a78:	f100 808a 	bmi.w	8002b90 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	4222      	tst	r2, r4
 8002a82:	d004      	beq.n	8002a8e <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a84:	f8d8 1000 	ldr.w	r1, [r8]
 8002a88:	6949      	ldr	r1, [r1, #20]
 8002a8a:	0609      	lsls	r1, r1, #24
 8002a8c:	d478      	bmi.n	8002b80 <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a8e:	2204      	movs	r2, #4
 8002a90:	409a      	lsls	r2, r3
 8002a92:	4222      	tst	r2, r4
 8002a94:	d004      	beq.n	8002aa0 <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a96:	f8d8 1000 	ldr.w	r1, [r8]
 8002a9a:	6809      	ldr	r1, [r1, #0]
 8002a9c:	078f      	lsls	r7, r1, #30
 8002a9e:	d467      	bmi.n	8002b70 <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002aa0:	2210      	movs	r2, #16
 8002aa2:	409a      	lsls	r2, r3
 8002aa4:	4222      	tst	r2, r4
 8002aa6:	d004      	beq.n	8002ab2 <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002aa8:	f8d8 1000 	ldr.w	r1, [r8]
 8002aac:	680f      	ldr	r7, [r1, #0]
 8002aae:	0738      	lsls	r0, r7, #28
 8002ab0:	d449      	bmi.n	8002b46 <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	409a      	lsls	r2, r3
 8002ab6:	4222      	tst	r2, r4
 8002ab8:	d017      	beq.n	8002aea <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002aba:	f8d8 1000 	ldr.w	r1, [r8]
 8002abe:	680c      	ldr	r4, [r1, #0]
 8002ac0:	06e0      	lsls	r0, r4, #27
 8002ac2:	d512      	bpl.n	8002aea <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ac4:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ac6:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 8002aca:	2a05      	cmp	r2, #5
 8002acc:	d073      	beq.n	8002bb6 <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ace:	680b      	ldr	r3, [r1, #0]
 8002ad0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ad4:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ad6:	f000 8090 	beq.w	8002bfa <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ada:	0319      	lsls	r1, r3, #12
 8002adc:	f140 809b 	bpl.w	8002c16 <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 8002ae0:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8002ae4:	b10b      	cbz	r3, 8002aea <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 8002ae6:	4640      	mov	r0, r8
 8002ae8:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002aea:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8002aee:	b33b      	cbz	r3, 8002b40 <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002af0:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8002af4:	07da      	lsls	r2, r3, #31
 8002af6:	d51b      	bpl.n	8002b30 <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8002af8:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002afc:	494c      	ldr	r1, [pc, #304]	; (8002c30 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8002afe:	2305      	movs	r3, #5
 8002b00:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002b04:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b06:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 8002b0a:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b0e:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	e002      	b.n	8002b1a <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002b14:	6813      	ldr	r3, [r2, #0]
 8002b16:	07db      	lsls	r3, r3, #31
 8002b18:	d504      	bpl.n	8002b24 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 8002b1a:	9b01      	ldr	r3, [sp, #4]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	42ab      	cmp	r3, r5
 8002b20:	9301      	str	r3, [sp, #4]
 8002b22:	d9f7      	bls.n	8002b14 <HAL_DMA_IRQHandler+0xc0>
      hdma->State = HAL_DMA_STATE_READY;
 8002b24:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8002b26:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8002b28:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8002b2c:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8002b30:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8002b34:	b123      	cbz	r3, 8002b40 <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 8002b36:	4640      	mov	r0, r8
}
 8002b38:	b002      	add	sp, #8
 8002b3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 8002b3e:	4718      	bx	r3
}
 8002b40:	b002      	add	sp, #8
 8002b42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b46:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b48:	680a      	ldr	r2, [r1, #0]
 8002b4a:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b4e:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b50:	d12a      	bne.n	8002ba8 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b52:	05d7      	lsls	r7, r2, #23
 8002b54:	d403      	bmi.n	8002b5e <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b56:	680a      	ldr	r2, [r1, #0]
 8002b58:	f022 0208 	bic.w	r2, r2, #8
 8002b5c:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002b5e:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8002b62:	2a00      	cmp	r2, #0
 8002b64:	d0a5      	beq.n	8002ab2 <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 8002b66:	4640      	mov	r0, r8
 8002b68:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b6a:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 8002b6e:	e7a0      	b.n	8002ab2 <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b70:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b72:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8002b76:	f042 0204 	orr.w	r2, r2, #4
 8002b7a:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8002b7e:	e78f      	b.n	8002aa0 <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b80:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b82:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8002b86:	f042 0202 	orr.w	r2, r2, #2
 8002b8a:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8002b8e:	e77e      	b.n	8002a8e <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b90:	680f      	ldr	r7, [r1, #0]
 8002b92:	f027 0704 	bic.w	r7, r7, #4
 8002b96:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b98:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b9a:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8002b9e:	f042 0201 	orr.w	r2, r2, #1
 8002ba2:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8002ba6:	e769      	b.n	8002a7c <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ba8:	0312      	lsls	r2, r2, #12
 8002baa:	d5d8      	bpl.n	8002b5e <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002bac:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8002bb0:	2a00      	cmp	r2, #0
 8002bb2:	d1d8      	bne.n	8002b66 <HAL_DMA_IRQHandler+0x112>
 8002bb4:	e77d      	b.n	8002ab2 <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bb6:	680a      	ldr	r2, [r1, #0]
 8002bb8:	f022 0216 	bic.w	r2, r2, #22
 8002bbc:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bbe:	694a      	ldr	r2, [r1, #20]
 8002bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bc4:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bc6:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8002bca:	b352      	cbz	r2, 8002c22 <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bcc:	680a      	ldr	r2, [r1, #0]
 8002bce:	f022 0208 	bic.w	r2, r2, #8
 8002bd2:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bd4:	223f      	movs	r2, #63	; 0x3f
 8002bd6:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8002bda:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bde:	60b3      	str	r3, [r6, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8002be0:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 8002be2:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 8002be4:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8002be8:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8002bec:	2900      	cmp	r1, #0
 8002bee:	d0a7      	beq.n	8002b40 <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 8002bf0:	4640      	mov	r0, r8
}
 8002bf2:	b002      	add	sp, #8
 8002bf4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8002bf8:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bfa:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002bfe:	f47f af6f 	bne.w	8002ae0 <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c02:	680a      	ldr	r2, [r1, #0]
 8002c04:	f022 0210 	bic.w	r2, r2, #16
 8002c08:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8002c10:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
 8002c14:	e764      	b.n	8002ae0 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 8002c16:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f47f af63 	bne.w	8002ae6 <HAL_DMA_IRQHandler+0x92>
 8002c20:	e763      	b.n	8002aea <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c22:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8002c26:	2a00      	cmp	r2, #0
 8002c28:	d1d0      	bne.n	8002bcc <HAL_DMA_IRQHandler+0x178>
 8002c2a:	e7d3      	b.n	8002bd4 <HAL_DMA_IRQHandler+0x180>
 8002c2c:	20000030 	.word	0x20000030
 8002c30:	1b4e81b5 	.word	0x1b4e81b5

08002c34 <HAL_DMA_GetState>:
  return hdma->State;
 8002c34:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop

08002c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c40:	2200      	movs	r2, #0
 8002c42:	680c      	ldr	r4, [r1, #0]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c44:	4e70      	ldr	r6, [pc, #448]	; (8002e08 <HAL_GPIO_Init+0x1cc>)
{
 8002c46:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c48:	4613      	mov	r3, r2
    ioposition = 0x01U << position;
 8002c4a:	f04f 0a01 	mov.w	sl, #1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4e:	4689      	mov	r9, r1
 8002c50:	e004      	b.n	8002c5c <HAL_GPIO_Init+0x20>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c52:	3301      	adds	r3, #1
 8002c54:	2b10      	cmp	r3, #16
 8002c56:	f102 0202 	add.w	r2, r2, #2
 8002c5a:	d078      	beq.n	8002d4e <HAL_GPIO_Init+0x112>
    ioposition = 0x01U << position;
 8002c5c:	fa0a f103 	lsl.w	r1, sl, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c60:	ea01 0b04 	and.w	fp, r1, r4
    if(iocurrent == ioposition)
 8002c64:	43a1      	bics	r1, r4
 8002c66:	d1f4      	bne.n	8002c52 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c68:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8002c6c:	f00c 0103 	and.w	r1, ip, #3
 8002c70:	1e4d      	subs	r5, r1, #1
 8002c72:	2d01      	cmp	r5, #1
 8002c74:	d96e      	bls.n	8002d54 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c76:	2903      	cmp	r1, #3
 8002c78:	f040 80ae 	bne.w	8002dd8 <HAL_GPIO_Init+0x19c>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c7c:	4091      	lsls	r1, r2
 8002c7e:	43cd      	mvns	r5, r1
      temp = GPIOx->MODER;
 8002c80:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c82:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c84:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c86:	f41c 3f40 	tst.w	ip, #196608	; 0x30000
      GPIOx->MODER = temp;
 8002c8a:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c8c:	d0e1      	beq.n	8002c52 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c8e:	4d5f      	ldr	r5, [pc, #380]	; (8002e0c <HAL_GPIO_Init+0x1d0>)
 8002c90:	2100      	movs	r1, #0
 8002c92:	9103      	str	r1, [sp, #12]
 8002c94:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8002c96:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002c9a:	6469      	str	r1, [r5, #68]	; 0x44
 8002c9c:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8002c9e:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8002ca2:	9103      	str	r1, [sp, #12]
 8002ca4:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002ca6:	f023 0103 	bic.w	r1, r3, #3
 8002caa:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002cae:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cb2:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002cb6:	f8d1 e008 	ldr.w	lr, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cba:	00bf      	lsls	r7, r7, #2
 8002cbc:	250f      	movs	r5, #15
 8002cbe:	40bd      	lsls	r5, r7
 8002cc0:	ea2e 0805 	bic.w	r8, lr, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cc4:	4d52      	ldr	r5, [pc, #328]	; (8002e10 <HAL_GPIO_Init+0x1d4>)
 8002cc6:	42a8      	cmp	r0, r5
 8002cc8:	d017      	beq.n	8002cfa <HAL_GPIO_Init+0xbe>
 8002cca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002cce:	42a8      	cmp	r0, r5
 8002cd0:	f000 8086 	beq.w	8002de0 <HAL_GPIO_Init+0x1a4>
 8002cd4:	4d4f      	ldr	r5, [pc, #316]	; (8002e14 <HAL_GPIO_Init+0x1d8>)
 8002cd6:	42a8      	cmp	r0, r5
 8002cd8:	f000 8087 	beq.w	8002dea <HAL_GPIO_Init+0x1ae>
 8002cdc:	4d4e      	ldr	r5, [pc, #312]	; (8002e18 <HAL_GPIO_Init+0x1dc>)
 8002cde:	42a8      	cmp	r0, r5
 8002ce0:	f000 808a 	beq.w	8002df8 <HAL_GPIO_Init+0x1bc>
 8002ce4:	4d4d      	ldr	r5, [pc, #308]	; (8002e1c <HAL_GPIO_Init+0x1e0>)
 8002ce6:	42a8      	cmp	r0, r5
 8002ce8:	bf0c      	ite	eq
 8002cea:	f04f 0e04 	moveq.w	lr, #4
 8002cee:	f04f 0e07 	movne.w	lr, #7
 8002cf2:	fa0e f707 	lsl.w	r7, lr, r7
 8002cf6:	ea48 0807 	orr.w	r8, r8, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cfa:	f8c1 8008 	str.w	r8, [r1, #8]
        temp = EXTI->RTSR;
 8002cfe:	68b1      	ldr	r1, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 8002d00:	ea6f 070b 	mvn.w	r7, fp
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d04:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8002d08:	bf0c      	ite	eq
 8002d0a:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8002d0c:	ea4b 0101 	orrne.w	r1, fp, r1
        }
        EXTI->RTSR = temp;
 8002d10:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 8002d12:	68f5      	ldr	r5, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d14:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 8002d18:	bf0c      	ite	eq
 8002d1a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002d1c:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->FTSR = temp;
 8002d20:	60f5      	str	r5, [r6, #12]

        temp = EXTI->EMR;
 8002d22:	6875      	ldr	r5, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d24:	f41c 3f00 	tst.w	ip, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8002d28:	bf0c      	ite	eq
 8002d2a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8002d2c:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->EMR = temp;
 8002d30:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d32:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d34:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d38:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 8002d3c:	bf0c      	ite	eq
 8002d3e:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 8002d40:	ea4b 0101 	orrne.w	r1, fp, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d44:	2b10      	cmp	r3, #16
        }
        EXTI->IMR = temp;
 8002d46:	6031      	str	r1, [r6, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d48:	f102 0202 	add.w	r2, r2, #2
 8002d4c:	d186      	bne.n	8002c5c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002d4e:	b005      	add	sp, #20
 8002d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d54:	f8d9 500c 	ldr.w	r5, [r9, #12]
        temp = GPIOx->OSPEEDR; 
 8002d58:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d5a:	fa05 f802 	lsl.w	r8, r5, r2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d5e:	2503      	movs	r5, #3
 8002d60:	fa05 fe02 	lsl.w	lr, r5, r2
 8002d64:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d68:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OSPEEDR = temp;
 8002d6c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002d6e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d70:	ea6f 050e 	mvn.w	r5, lr
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d74:	ea27 0e0b 	bic.w	lr, r7, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d78:	f3cc 1700 	ubfx	r7, ip, #4, #1
 8002d7c:	409f      	lsls	r7, r3
 8002d7e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002d82:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8002d84:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d86:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d8a:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8002d8e:	4097      	lsls	r7, r2
 8002d90:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d94:	2902      	cmp	r1, #2
        GPIOx->PUPDR = temp;
 8002d96:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d98:	fa01 f102 	lsl.w	r1, r1, r2
 8002d9c:	f47f af70 	bne.w	8002c80 <HAL_GPIO_Init+0x44>
        temp = GPIOx->AFR[position >> 3U];
 8002da0:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8002da4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002da8:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002dac:	f8de 7020 	ldr.w	r7, [lr, #32]
 8002db0:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002db2:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002db6:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002dba:	fa07 f708 	lsl.w	r7, r7, r8
 8002dbe:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002dc0:	270f      	movs	r7, #15
 8002dc2:	fa07 f808 	lsl.w	r8, r7, r8
 8002dc6:	9f00      	ldr	r7, [sp, #0]
 8002dc8:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002dcc:	9f01      	ldr	r7, [sp, #4]
 8002dce:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8002dd2:	f8ce 7020 	str.w	r7, [lr, #32]
 8002dd6:	e753      	b.n	8002c80 <HAL_GPIO_Init+0x44>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dd8:	2503      	movs	r5, #3
 8002dda:	4095      	lsls	r5, r2
 8002ddc:	43ed      	mvns	r5, r5
 8002dde:	e7d1      	b.n	8002d84 <HAL_GPIO_Init+0x148>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002de0:	fa0a f707 	lsl.w	r7, sl, r7
 8002de4:	ea48 0807 	orr.w	r8, r8, r7
 8002de8:	e787      	b.n	8002cfa <HAL_GPIO_Init+0xbe>
 8002dea:	f04f 0e02 	mov.w	lr, #2
 8002dee:	fa0e f707 	lsl.w	r7, lr, r7
 8002df2:	ea48 0807 	orr.w	r8, r8, r7
 8002df6:	e780      	b.n	8002cfa <HAL_GPIO_Init+0xbe>
 8002df8:	f04f 0e03 	mov.w	lr, #3
 8002dfc:	fa0e f707 	lsl.w	r7, lr, r7
 8002e00:	ea48 0807 	orr.w	r8, r8, r7
 8002e04:	e779      	b.n	8002cfa <HAL_GPIO_Init+0xbe>
 8002e06:	bf00      	nop
 8002e08:	40013c00 	.word	0x40013c00
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	40020000 	.word	0x40020000
 8002e14:	40020800 	.word	0x40020800
 8002e18:	40020c00 	.word	0x40020c00
 8002e1c:	40021000 	.word	0x40021000

08002e20 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e20:	6903      	ldr	r3, [r0, #16]
 8002e22:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002e24:	bf14      	ite	ne
 8002e26:	2001      	movne	r0, #1
 8002e28:	2000      	moveq	r0, #0
 8002e2a:	4770      	bx	lr

08002e2c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e2c:	b902      	cbnz	r2, 8002e30 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e2e:	0409      	lsls	r1, r1, #16
 8002e30:	6181      	str	r1, [r0, #24]
  }
}
 8002e32:	4770      	bx	lr

08002e34 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e34:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e36:	ea01 0203 	and.w	r2, r1, r3
 8002e3a:	ea21 0103 	bic.w	r1, r1, r3
 8002e3e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002e42:	6181      	str	r1, [r0, #24]
}
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop

08002e48 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002e48:	4a04      	ldr	r2, [pc, #16]	; (8002e5c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8002e4a:	6951      	ldr	r1, [r2, #20]
 8002e4c:	4201      	tst	r1, r0
 8002e4e:	d100      	bne.n	8002e52 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8002e50:	4770      	bx	lr
{
 8002e52:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e54:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e56:	f7fe f8ad 	bl	8000fb4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e5a:	bd08      	pop	{r3, pc}
 8002e5c:	40013c00 	.word	0x40013c00

08002e60 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e64:	6804      	ldr	r4, [r0, #0]
{
 8002e66:	b083      	sub	sp, #12
 8002e68:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e6a:	6823      	ldr	r3, [r4, #0]
{
 8002e6c:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 8002e70:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8002e78:	4606      	mov	r6, r0
 8002e7a:	468a      	mov	sl, r1
 8002e7c:	4617      	mov	r7, r2
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e7e:	6023      	str	r3, [r4, #0]
  * @param  Status The new Flag status (SET or RESET).
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8002e80:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002e84:	d135      	bne.n	8002ef2 <I2C_RequestMemoryWrite+0x92>
{
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e86:	6965      	ldr	r5, [r4, #20]
 8002e88:	07e8      	lsls	r0, r5, #31
 8002e8a:	d5fc      	bpl.n	8002e86 <I2C_RequestMemoryWrite+0x26>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002e8c:	f00a 01fe 	and.w	r1, sl, #254	; 0xfe
 8002e90:	6121      	str	r1, [r4, #16]
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8002e92:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002e96:	d003      	beq.n	8002ea0 <I2C_RequestMemoryWrite+0x40>
 8002e98:	e04e      	b.n	8002f38 <I2C_RequestMemoryWrite+0xd8>
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e9a:	6961      	ldr	r1, [r4, #20]
 8002e9c:	054d      	lsls	r5, r1, #21
 8002e9e:	d45c      	bmi.n	8002f5a <I2C_RequestMemoryWrite+0xfa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ea0:	6961      	ldr	r1, [r4, #20]
 8002ea2:	078b      	lsls	r3, r1, #30
 8002ea4:	d5f9      	bpl.n	8002e9a <I2C_RequestMemoryWrite+0x3a>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	9301      	str	r3, [sp, #4]
 8002eaa:	6963      	ldr	r3, [r4, #20]
 8002eac:	9301      	str	r3, [sp, #4]
 8002eae:	69a3      	ldr	r3, [r4, #24]
 8002eb0:	9301      	str	r3, [sp, #4]
 8002eb2:	9b01      	ldr	r3, [sp, #4]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002eb4:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002eb8:	f040 8087 	bne.w	8002fca <I2C_RequestMemoryWrite+0x16a>
 8002ebc:	6963      	ldr	r3, [r4, #20]
 8002ebe:	061a      	lsls	r2, r3, #24
 8002ec0:	d463      	bmi.n	8002f8a <I2C_RequestMemoryWrite+0x12a>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ec2:	6963      	ldr	r3, [r4, #20]
 8002ec4:	055b      	lsls	r3, r3, #21
 8002ec6:	d5f9      	bpl.n	8002ebc <I2C_RequestMemoryWrite+0x5c>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ec8:	2200      	movs	r2, #0
    hi2c->State               = HAL_I2C_STATE_READY;
 8002eca:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ecc:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8002ed0:	6161      	str	r1, [r4, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ed2:	6332      	str	r2, [r6, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ed4:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ed8:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002edc:	6c33      	ldr	r3, [r6, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ede:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ee2:	f043 0304 	orr.w	r3, r3, #4
 8002ee6:	6433      	str	r3, [r6, #64]	; 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ee8:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	d066      	beq.n	8002fbc <I2C_RequestMemoryWrite+0x15c>
    return HAL_ERROR;
 8002eee:	2001      	movs	r0, #1
 8002ef0:	e01f      	b.n	8002f32 <I2C_RequestMemoryWrite+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ef2:	6963      	ldr	r3, [r4, #20]
 8002ef4:	07d9      	lsls	r1, r3, #31
 8002ef6:	d4c9      	bmi.n	8002e8c <I2C_RequestMemoryWrite+0x2c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ef8:	f7ff fc32 	bl	8002760 <HAL_GetTick>
 8002efc:	eba0 000b 	sub.w	r0, r0, fp
 8002f00:	4581      	cmp	r9, r0
 8002f02:	d304      	bcc.n	8002f0e <I2C_RequestMemoryWrite+0xae>
 8002f04:	f1b9 0f00 	cmp.w	r9, #0
 8002f08:	d001      	beq.n	8002f0e <I2C_RequestMemoryWrite+0xae>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f0a:	6834      	ldr	r4, [r6, #0]
 8002f0c:	e7b8      	b.n	8002e80 <I2C_RequestMemoryWrite+0x20>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002f0e:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8002f10:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002f12:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002f14:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f18:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f1c:	6c32      	ldr	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f1e:	6831      	ldr	r1, [r6, #0]
        __HAL_UNLOCK(hi2c);
 8002f20:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f24:	f042 0220 	orr.w	r2, r2, #32
 8002f28:	6432      	str	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f2a:	680b      	ldr	r3, [r1, #0]
 8002f2c:	05dc      	lsls	r4, r3, #23
 8002f2e:	d435      	bmi.n	8002f9c <I2C_RequestMemoryWrite+0x13c>
    return HAL_TIMEOUT;
 8002f30:	2003      	movs	r0, #3
}
 8002f32:	b003      	add	sp, #12
 8002f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f38:	6963      	ldr	r3, [r4, #20]
 8002f3a:	0798      	lsls	r0, r3, #30
 8002f3c:	d4b3      	bmi.n	8002ea6 <I2C_RequestMemoryWrite+0x46>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f3e:	6963      	ldr	r3, [r4, #20]
 8002f40:	055a      	lsls	r2, r3, #21
 8002f42:	d40a      	bmi.n	8002f5a <I2C_RequestMemoryWrite+0xfa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f44:	f7ff fc0c 	bl	8002760 <HAL_GetTick>
 8002f48:	eba0 000b 	sub.w	r0, r0, fp
 8002f4c:	4581      	cmp	r9, r0
 8002f4e:	d34e      	bcc.n	8002fee <I2C_RequestMemoryWrite+0x18e>
 8002f50:	f1b9 0f00 	cmp.w	r9, #0
 8002f54:	d04b      	beq.n	8002fee <I2C_RequestMemoryWrite+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f56:	6834      	ldr	r4, [r6, #0]
 8002f58:	e79b      	b.n	8002e92 <I2C_RequestMemoryWrite+0x32>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f5a:	6823      	ldr	r3, [r4, #0]
 8002f5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f60:	6023      	str	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f62:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f64:	f46f 6180 	mvn.w	r1, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f68:	2320      	movs	r3, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f6a:	6161      	str	r1, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f6c:	6332      	str	r2, [r6, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f6e:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f72:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f76:	6c33      	ldr	r3, [r6, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002f78:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f7c:	f043 0304 	orr.w	r3, r3, #4
    return HAL_ERROR;
 8002f80:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f82:	6433      	str	r3, [r6, #64]	; 0x40
}
 8002f84:	b003      	add	sp, #12
 8002f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f8a:	f1b8 0f01 	cmp.w	r8, #1
 8002f8e:	d109      	bne.n	8002fa4 <I2C_RequestMemoryWrite+0x144>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f90:	b2ff      	uxtb	r7, r7
  return HAL_OK;
 8002f92:	2000      	movs	r0, #0
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002f94:	6127      	str	r7, [r4, #16]
}
 8002f96:	b003      	add	sp, #12
 8002f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fa0:	6433      	str	r3, [r6, #64]	; 0x40
 8002fa2:	e7c5      	b.n	8002f30 <I2C_RequestMemoryWrite+0xd0>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002fa4:	0a3b      	lsrs	r3, r7, #8
 8002fa6:	6123      	str	r3, [r4, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fa8:	f1b9 3fff 	cmp.w	r9, #4294967295
 8002fac:	d12e      	bne.n	800300c <I2C_RequestMemoryWrite+0x1ac>
 8002fae:	6963      	ldr	r3, [r4, #20]
 8002fb0:	0619      	lsls	r1, r3, #24
 8002fb2:	d4ed      	bmi.n	8002f90 <I2C_RequestMemoryWrite+0x130>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fb4:	6963      	ldr	r3, [r4, #20]
 8002fb6:	055a      	lsls	r2, r3, #21
 8002fb8:	d5f9      	bpl.n	8002fae <I2C_RequestMemoryWrite+0x14e>
 8002fba:	e785      	b.n	8002ec8 <I2C_RequestMemoryWrite+0x68>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fbc:	6832      	ldr	r2, [r6, #0]
 8002fbe:	6813      	ldr	r3, [r2, #0]
 8002fc0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 8002fc4:	2001      	movs	r0, #1
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fc6:	6013      	str	r3, [r2, #0]
 8002fc8:	e7b3      	b.n	8002f32 <I2C_RequestMemoryWrite+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fca:	6963      	ldr	r3, [r4, #20]
 8002fcc:	061d      	lsls	r5, r3, #24
 8002fce:	d4dc      	bmi.n	8002f8a <I2C_RequestMemoryWrite+0x12a>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fd0:	6963      	ldr	r3, [r4, #20]
 8002fd2:	0559      	lsls	r1, r3, #21
 8002fd4:	f53f af78 	bmi.w	8002ec8 <I2C_RequestMemoryWrite+0x68>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fd8:	f7ff fbc2 	bl	8002760 <HAL_GetTick>
 8002fdc:	eba0 000b 	sub.w	r0, r0, fp
 8002fe0:	4581      	cmp	r9, r0
 8002fe2:	d325      	bcc.n	8003030 <I2C_RequestMemoryWrite+0x1d0>
 8002fe4:	f1b9 0f00 	cmp.w	r9, #0
 8002fe8:	d022      	beq.n	8003030 <I2C_RequestMemoryWrite+0x1d0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fea:	6834      	ldr	r4, [r6, #0]
 8002fec:	e762      	b.n	8002eb4 <I2C_RequestMemoryWrite+0x54>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002fee:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ff0:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ff2:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ff4:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ff8:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ffc:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002ffe:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003002:	f043 0320 	orr.w	r3, r3, #32
 8003006:	6433      	str	r3, [r6, #64]	; 0x40
    return HAL_ERROR;
 8003008:	2001      	movs	r0, #1
 800300a:	e792      	b.n	8002f32 <I2C_RequestMemoryWrite+0xd2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800300c:	6963      	ldr	r3, [r4, #20]
 800300e:	061b      	lsls	r3, r3, #24
 8003010:	d4be      	bmi.n	8002f90 <I2C_RequestMemoryWrite+0x130>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003012:	6963      	ldr	r3, [r4, #20]
 8003014:	0558      	lsls	r0, r3, #21
 8003016:	f53f af57 	bmi.w	8002ec8 <I2C_RequestMemoryWrite+0x68>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800301a:	f7ff fba1 	bl	8002760 <HAL_GetTick>
 800301e:	eba0 000b 	sub.w	r0, r0, fp
 8003022:	4581      	cmp	r9, r0
 8003024:	d304      	bcc.n	8003030 <I2C_RequestMemoryWrite+0x1d0>
 8003026:	f1b9 0f00 	cmp.w	r9, #0
 800302a:	d001      	beq.n	8003030 <I2C_RequestMemoryWrite+0x1d0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800302c:	6834      	ldr	r4, [r6, #0]
 800302e:	e7bb      	b.n	8002fa8 <I2C_RequestMemoryWrite+0x148>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003030:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003032:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003034:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003036:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800303a:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800303e:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003040:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003044:	f043 0320 	orr.w	r3, r3, #32
 8003048:	6433      	str	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 800304a:	e74d      	b.n	8002ee8 <I2C_RequestMemoryWrite+0x88>

0800304c <I2C_RequestMemoryRead>:
{
 800304c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003050:	6804      	ldr	r4, [r0, #0]
{
 8003052:	4698      	mov	r8, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003054:	6823      	ldr	r3, [r4, #0]
 8003056:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800305a:	6023      	str	r3, [r4, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800305c:	6823      	ldr	r3, [r4, #0]
{
 800305e:	b083      	sub	sp, #12
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8003064:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003068:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800306c:	6023      	str	r3, [r4, #0]
{
 800306e:	4606      	mov	r6, r0
 8003070:	468b      	mov	fp, r1
 8003072:	4617      	mov	r7, r2
 8003074:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003078:	d139      	bne.n	80030ee <I2C_RequestMemoryRead+0xa2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800307a:	6965      	ldr	r5, [r4, #20]
 800307c:	07eb      	lsls	r3, r5, #31
 800307e:	d5fc      	bpl.n	800307a <I2C_RequestMemoryRead+0x2e>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003080:	f00b 03fe 	and.w	r3, fp, #254	; 0xfe
 8003084:	6123      	str	r3, [r4, #16]
 8003086:	fa5f fb8b 	uxtb.w	fp, fp
 800308a:	f1ba 3fff 	cmp.w	sl, #4294967295
 800308e:	d003      	beq.n	8003098 <I2C_RequestMemoryRead+0x4c>
 8003090:	e068      	b.n	8003164 <I2C_RequestMemoryRead+0x118>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003092:	6961      	ldr	r1, [r4, #20]
 8003094:	054a      	lsls	r2, r1, #21
 8003096:	d450      	bmi.n	800313a <I2C_RequestMemoryRead+0xee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003098:	6961      	ldr	r1, [r4, #20]
 800309a:	0789      	lsls	r1, r1, #30
 800309c:	d5f9      	bpl.n	8003092 <I2C_RequestMemoryRead+0x46>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800309e:	2300      	movs	r3, #0
 80030a0:	9301      	str	r3, [sp, #4]
 80030a2:	6963      	ldr	r3, [r4, #20]
 80030a4:	9301      	str	r3, [sp, #4]
 80030a6:	69a3      	ldr	r3, [r4, #24]
 80030a8:	9301      	str	r3, [sp, #4]
 80030aa:	9b01      	ldr	r3, [sp, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030ac:	f1ba 3fff 	cmp.w	sl, #4294967295
 80030b0:	f040 80b8 	bne.w	8003224 <I2C_RequestMemoryRead+0x1d8>
 80030b4:	6963      	ldr	r3, [r4, #20]
 80030b6:	0618      	lsls	r0, r3, #24
 80030b8:	d467      	bmi.n	800318a <I2C_RequestMemoryRead+0x13e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030ba:	6963      	ldr	r3, [r4, #20]
 80030bc:	0559      	lsls	r1, r3, #21
 80030be:	d5f9      	bpl.n	80030b4 <I2C_RequestMemoryRead+0x68>
    hi2c->PreviousState       = I2C_STATE_NONE;
 80030c0:	2200      	movs	r2, #0
    hi2c->State               = HAL_I2C_STATE_READY;
 80030c2:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030c4:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 80030c8:	6161      	str	r1, [r4, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80030ca:	6332      	str	r2, [r6, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80030cc:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030d0:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030d4:	6c33      	ldr	r3, [r6, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 80030d6:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030da:	f043 0304 	orr.w	r3, r3, #4
 80030de:	6433      	str	r3, [r6, #64]	; 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030e0:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d06c      	beq.n	80031c0 <I2C_RequestMemoryRead+0x174>
    return HAL_ERROR;
 80030e6:	2001      	movs	r0, #1
}
 80030e8:	b003      	add	sp, #12
 80030ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030ee:	6963      	ldr	r3, [r4, #20]
 80030f0:	07dd      	lsls	r5, r3, #31
 80030f2:	d4c5      	bmi.n	8003080 <I2C_RequestMemoryRead+0x34>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f4:	f7ff fb34 	bl	8002760 <HAL_GetTick>
 80030f8:	eba0 0009 	sub.w	r0, r0, r9
 80030fc:	4582      	cmp	sl, r0
 80030fe:	d304      	bcc.n	800310a <I2C_RequestMemoryRead+0xbe>
 8003100:	f1ba 0f00 	cmp.w	sl, #0
 8003104:	d001      	beq.n	800310a <I2C_RequestMemoryRead+0xbe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003106:	6834      	ldr	r4, [r6, #0]
 8003108:	e7b4      	b.n	8003074 <I2C_RequestMemoryRead+0x28>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800310a:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800310c:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800310e:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003110:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003114:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003118:	6c32      	ldr	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800311a:	6831      	ldr	r1, [r6, #0]
        __HAL_UNLOCK(hi2c);
 800311c:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003120:	f042 0220 	orr.w	r2, r2, #32
 8003124:	6432      	str	r2, [r6, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003126:	680b      	ldr	r3, [r1, #0]
 8003128:	05dc      	lsls	r4, r3, #23
 800312a:	d502      	bpl.n	8003132 <I2C_RequestMemoryRead+0xe6>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800312c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003130:	6433      	str	r3, [r6, #64]	; 0x40
    return HAL_TIMEOUT;
 8003132:	2003      	movs	r0, #3
}
 8003134:	b003      	add	sp, #12
 8003136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003140:	6023      	str	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003142:	2200      	movs	r2, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8003144:	2320      	movs	r3, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003146:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 800314a:	6161      	str	r1, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800314c:	6332      	str	r2, [r6, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800314e:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003152:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003156:	6c33      	ldr	r3, [r6, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003158:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800315c:	f043 0304 	orr.w	r3, r3, #4
 8003160:	6433      	str	r3, [r6, #64]	; 0x40
 8003162:	e7c0      	b.n	80030e6 <I2C_RequestMemoryRead+0x9a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003164:	6963      	ldr	r3, [r4, #20]
 8003166:	079b      	lsls	r3, r3, #30
 8003168:	d499      	bmi.n	800309e <I2C_RequestMemoryRead+0x52>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800316a:	6963      	ldr	r3, [r4, #20]
 800316c:	0558      	lsls	r0, r3, #21
 800316e:	d4e4      	bmi.n	800313a <I2C_RequestMemoryRead+0xee>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003170:	f7ff faf6 	bl	8002760 <HAL_GetTick>
 8003174:	eba0 0009 	sub.w	r0, r0, r9
 8003178:	4582      	cmp	sl, r0
 800317a:	f0c0 808b 	bcc.w	8003294 <I2C_RequestMemoryRead+0x248>
 800317e:	f1ba 0f00 	cmp.w	sl, #0
 8003182:	f000 8087 	beq.w	8003294 <I2C_RequestMemoryRead+0x248>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003186:	6834      	ldr	r4, [r6, #0]
 8003188:	e77f      	b.n	800308a <I2C_RequestMemoryRead+0x3e>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800318a:	f1b8 0f01 	cmp.w	r8, #1
 800318e:	d10b      	bne.n	80031a8 <I2C_RequestMemoryRead+0x15c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003190:	b2ff      	uxtb	r7, r7
 8003192:	6127      	str	r7, [r4, #16]
 8003194:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003198:	d16a      	bne.n	8003270 <I2C_RequestMemoryRead+0x224>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800319a:	6963      	ldr	r3, [r4, #20]
 800319c:	061b      	lsls	r3, r3, #24
 800319e:	d416      	bmi.n	80031ce <I2C_RequestMemoryRead+0x182>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031a0:	6963      	ldr	r3, [r4, #20]
 80031a2:	055f      	lsls	r7, r3, #21
 80031a4:	d5f9      	bpl.n	800319a <I2C_RequestMemoryRead+0x14e>
 80031a6:	e78b      	b.n	80030c0 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80031a8:	0a3b      	lsrs	r3, r7, #8
 80031aa:	6123      	str	r3, [r4, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031ac:	f1ba 3fff 	cmp.w	sl, #4294967295
 80031b0:	d17f      	bne.n	80032b2 <I2C_RequestMemoryRead+0x266>
 80031b2:	6963      	ldr	r3, [r4, #20]
 80031b4:	061d      	lsls	r5, r3, #24
 80031b6:	d4eb      	bmi.n	8003190 <I2C_RequestMemoryRead+0x144>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031b8:	6963      	ldr	r3, [r4, #20]
 80031ba:	0558      	lsls	r0, r3, #21
 80031bc:	d5f9      	bpl.n	80031b2 <I2C_RequestMemoryRead+0x166>
 80031be:	e77f      	b.n	80030c0 <I2C_RequestMemoryRead+0x74>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c0:	6832      	ldr	r2, [r6, #0]
 80031c2:	6813      	ldr	r3, [r2, #0]
 80031c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    return HAL_ERROR;
 80031c8:	2001      	movs	r0, #1
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ca:	6013      	str	r3, [r2, #0]
 80031cc:	e78c      	b.n	80030e8 <I2C_RequestMemoryRead+0x9c>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ce:	6823      	ldr	r3, [r4, #0]
 80031d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031d4:	6023      	str	r3, [r4, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 80031d6:	f1ba 3fff 	cmp.w	sl, #4294967295
 80031da:	d113      	bne.n	8003204 <I2C_RequestMemoryRead+0x1b8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031dc:	6963      	ldr	r3, [r4, #20]
 80031de:	07d8      	lsls	r0, r3, #31
 80031e0:	d5fc      	bpl.n	80031dc <I2C_RequestMemoryRead+0x190>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80031e2:	f04b 0301 	orr.w	r3, fp, #1
 80031e6:	6123      	str	r3, [r4, #16]
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 80031e8:	f1ba 3fff 	cmp.w	sl, #4294967295
 80031ec:	d003      	beq.n	80031f6 <I2C_RequestMemoryRead+0x1aa>
 80031ee:	e02b      	b.n	8003248 <I2C_RequestMemoryRead+0x1fc>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80031f0:	6963      	ldr	r3, [r4, #20]
 80031f2:	055b      	lsls	r3, r3, #21
 80031f4:	d4a1      	bmi.n	800313a <I2C_RequestMemoryRead+0xee>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031f6:	6963      	ldr	r3, [r4, #20]
 80031f8:	43db      	mvns	r3, r3
 80031fa:	f013 0302 	ands.w	r3, r3, #2
 80031fe:	d1f7      	bne.n	80031f0 <I2C_RequestMemoryRead+0x1a4>
  return HAL_OK;
 8003200:	4618      	mov	r0, r3
 8003202:	e771      	b.n	80030e8 <I2C_RequestMemoryRead+0x9c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003204:	6963      	ldr	r3, [r4, #20]
 8003206:	07d9      	lsls	r1, r3, #31
 8003208:	d4eb      	bmi.n	80031e2 <I2C_RequestMemoryRead+0x196>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800320a:	f7ff faa9 	bl	8002760 <HAL_GetTick>
 800320e:	eba0 0009 	sub.w	r0, r0, r9
 8003212:	4582      	cmp	sl, r0
 8003214:	f4ff af79 	bcc.w	800310a <I2C_RequestMemoryRead+0xbe>
 8003218:	f1ba 0f00 	cmp.w	sl, #0
 800321c:	f43f af75 	beq.w	800310a <I2C_RequestMemoryRead+0xbe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003220:	6834      	ldr	r4, [r6, #0]
 8003222:	e7d8      	b.n	80031d6 <I2C_RequestMemoryRead+0x18a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003224:	6963      	ldr	r3, [r4, #20]
 8003226:	061a      	lsls	r2, r3, #24
 8003228:	d4af      	bmi.n	800318a <I2C_RequestMemoryRead+0x13e>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800322a:	6963      	ldr	r3, [r4, #20]
 800322c:	055d      	lsls	r5, r3, #21
 800322e:	f53f af47 	bmi.w	80030c0 <I2C_RequestMemoryRead+0x74>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003232:	f7ff fa95 	bl	8002760 <HAL_GetTick>
 8003236:	eba0 0009 	sub.w	r0, r0, r9
 800323a:	4582      	cmp	sl, r0
 800323c:	d34c      	bcc.n	80032d8 <I2C_RequestMemoryRead+0x28c>
 800323e:	f1ba 0f00 	cmp.w	sl, #0
 8003242:	d049      	beq.n	80032d8 <I2C_RequestMemoryRead+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003244:	6834      	ldr	r4, [r6, #0]
 8003246:	e731      	b.n	80030ac <I2C_RequestMemoryRead+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003248:	6963      	ldr	r3, [r4, #20]
 800324a:	43db      	mvns	r3, r3
 800324c:	f013 0302 	ands.w	r3, r3, #2
 8003250:	d0d6      	beq.n	8003200 <I2C_RequestMemoryRead+0x1b4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003252:	6963      	ldr	r3, [r4, #20]
 8003254:	055a      	lsls	r2, r3, #21
 8003256:	f53f af70 	bmi.w	800313a <I2C_RequestMemoryRead+0xee>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800325a:	f7ff fa81 	bl	8002760 <HAL_GetTick>
 800325e:	eba0 0009 	sub.w	r0, r0, r9
 8003262:	4582      	cmp	sl, r0
 8003264:	d316      	bcc.n	8003294 <I2C_RequestMemoryRead+0x248>
 8003266:	f1ba 0f00 	cmp.w	sl, #0
 800326a:	d013      	beq.n	8003294 <I2C_RequestMemoryRead+0x248>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800326c:	6834      	ldr	r4, [r6, #0]
 800326e:	e7bb      	b.n	80031e8 <I2C_RequestMemoryRead+0x19c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003270:	6963      	ldr	r3, [r4, #20]
 8003272:	061d      	lsls	r5, r3, #24
 8003274:	d4ab      	bmi.n	80031ce <I2C_RequestMemoryRead+0x182>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003276:	6963      	ldr	r3, [r4, #20]
 8003278:	055a      	lsls	r2, r3, #21
 800327a:	f53f af21 	bmi.w	80030c0 <I2C_RequestMemoryRead+0x74>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800327e:	f7ff fa6f 	bl	8002760 <HAL_GetTick>
 8003282:	eba0 0009 	sub.w	r0, r0, r9
 8003286:	4582      	cmp	sl, r0
 8003288:	d326      	bcc.n	80032d8 <I2C_RequestMemoryRead+0x28c>
 800328a:	f1ba 0f00 	cmp.w	sl, #0
 800328e:	d023      	beq.n	80032d8 <I2C_RequestMemoryRead+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003290:	6834      	ldr	r4, [r6, #0]
 8003292:	e77f      	b.n	8003194 <I2C_RequestMemoryRead+0x148>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003294:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003296:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003298:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800329a:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800329e:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032a2:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80032a4:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032a8:	f043 0320 	orr.w	r3, r3, #32
 80032ac:	6433      	str	r3, [r6, #64]	; 0x40
    return HAL_ERROR;
 80032ae:	2001      	movs	r0, #1
 80032b0:	e71a      	b.n	80030e8 <I2C_RequestMemoryRead+0x9c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032b2:	6963      	ldr	r3, [r4, #20]
 80032b4:	0619      	lsls	r1, r3, #24
 80032b6:	f53f af6b 	bmi.w	8003190 <I2C_RequestMemoryRead+0x144>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032ba:	6963      	ldr	r3, [r4, #20]
 80032bc:	055b      	lsls	r3, r3, #21
 80032be:	f53f aeff 	bmi.w	80030c0 <I2C_RequestMemoryRead+0x74>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032c2:	f7ff fa4d 	bl	8002760 <HAL_GetTick>
 80032c6:	eba0 0009 	sub.w	r0, r0, r9
 80032ca:	4582      	cmp	sl, r0
 80032cc:	d304      	bcc.n	80032d8 <I2C_RequestMemoryRead+0x28c>
 80032ce:	f1ba 0f00 	cmp.w	sl, #0
 80032d2:	d001      	beq.n	80032d8 <I2C_RequestMemoryRead+0x28c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032d4:	6834      	ldr	r4, [r6, #0]
 80032d6:	e769      	b.n	80031ac <I2C_RequestMemoryRead+0x160>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80032d8:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80032da:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80032dc:	6332      	str	r2, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80032de:	f886 303d 	strb.w	r3, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032e2:	f886 203e 	strb.w	r2, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032e6:	6c33      	ldr	r3, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80032e8:	f886 203c 	strb.w	r2, [r6, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032ec:	f043 0320 	orr.w	r3, r3, #32
 80032f0:	6433      	str	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 80032f2:	e6f5      	b.n	80030e0 <I2C_RequestMemoryRead+0x94>

080032f4 <HAL_I2C_Init>:
  if (hi2c == NULL)
 80032f4:	2800      	cmp	r0, #0
 80032f6:	f000 80b9 	beq.w	800346c <HAL_I2C_Init+0x178>
{
 80032fa:	b570      	push	{r4, r5, r6, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032fc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003300:	4604      	mov	r4, r0
 8003302:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003306:	2b00      	cmp	r3, #0
 8003308:	f000 8098 	beq.w	800343c <HAL_I2C_Init+0x148>
  __HAL_I2C_DISABLE(hi2c);
 800330c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800330e:	2224      	movs	r2, #36	; 0x24
 8003310:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	f022 0201 	bic.w	r2, r2, #1
 800331a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003322:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800332a:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800332c:	f001 fd22 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003330:	6863      	ldr	r3, [r4, #4]
 8003332:	494f      	ldr	r1, [pc, #316]	; (8003470 <HAL_I2C_Init+0x17c>)
 8003334:	428b      	cmp	r3, r1
 8003336:	d84f      	bhi.n	80033d8 <HAL_I2C_Init+0xe4>
 8003338:	4a4e      	ldr	r2, [pc, #312]	; (8003474 <HAL_I2C_Init+0x180>)
 800333a:	4290      	cmp	r0, r2
 800333c:	d97c      	bls.n	8003438 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 800333e:	4d4e      	ldr	r5, [pc, #312]	; (8003478 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003340:	005a      	lsls	r2, r3, #1
  freqrange = I2C_FREQRANGE(pclk1);
 8003342:	fba5 3500 	umull	r3, r5, r5, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003346:	1e43      	subs	r3, r0, #1
 8003348:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800334c:	6822      	ldr	r2, [r4, #0]
 800334e:	6850      	ldr	r0, [r2, #4]
 8003350:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
 8003354:	ea40 4095 	orr.w	r0, r0, r5, lsr #18
 8003358:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800335a:	0ca9      	lsrs	r1, r5, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800335c:	f101 0c01 	add.w	ip, r1, #1
 8003360:	6a11      	ldr	r1, [r2, #32]
 8003362:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003366:	ea41 010c 	orr.w	r1, r1, ip
 800336a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800336c:	69d1      	ldr	r1, [r2, #28]
 800336e:	f640 7efc 	movw	lr, #4092	; 0xffc
 8003372:	3301      	adds	r3, #1
 8003374:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8003378:	ea13 0f0e 	tst.w	r3, lr
 800337c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003380:	d161      	bne.n	8003446 <HAL_I2C_Init+0x152>
 8003382:	2304      	movs	r3, #4
 8003384:	430b      	orrs	r3, r1
 8003386:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003388:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 800338c:	6811      	ldr	r1, [r2, #0]
 800338e:	4303      	orrs	r3, r0
 8003390:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8003394:	430b      	orrs	r3, r1
 8003396:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003398:	6891      	ldr	r1, [r2, #8]
 800339a:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 800339e:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80033a2:	4303      	orrs	r3, r0
 80033a4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80033a8:	430b      	orrs	r3, r1
 80033aa:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033ac:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80033b0:	68d1      	ldr	r1, [r2, #12]
 80033b2:	4303      	orrs	r3, r0
 80033b4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80033b8:	430b      	orrs	r3, r1
 80033ba:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80033bc:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033be:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 80033c0:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 80033c4:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 80033c6:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033c8:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033ca:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033ce:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 80033d4:	4618      	mov	r0, r3
}
 80033d6:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80033d8:	4a28      	ldr	r2, [pc, #160]	; (800347c <HAL_I2C_Init+0x188>)
 80033da:	4290      	cmp	r0, r2
 80033dc:	d92c      	bls.n	8003438 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 80033de:	4d26      	ldr	r5, [pc, #152]	; (8003478 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033e0:	4e27      	ldr	r6, [pc, #156]	; (8003480 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 80033e2:	fba5 2c00 	umull	r2, ip, r5, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033e6:	6822      	ldr	r2, [r4, #0]
 80033e8:	6855      	ldr	r5, [r2, #4]
 80033ea:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80033ee:	ea45 459c 	orr.w	r5, r5, ip, lsr #18
 80033f2:	6055      	str	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80033f4:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033f8:	f44f 7596 	mov.w	r5, #300	; 0x12c
 80033fc:	fb05 f101 	mul.w	r1, r5, r1
 8003400:	fba6 5101 	umull	r5, r1, r6, r1
 8003404:	6a15      	ldr	r5, [r2, #32]
 8003406:	0989      	lsrs	r1, r1, #6
 8003408:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800340c:	3101      	adds	r1, #1
 800340e:	4329      	orrs	r1, r5
 8003410:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003412:	69d1      	ldr	r1, [r2, #28]
 8003414:	68a5      	ldr	r5, [r4, #8]
 8003416:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 800341a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800341e:	b9ad      	cbnz	r5, 800344c <HAL_I2C_Init+0x158>
 8003420:	3801      	subs	r0, #1
 8003422:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003426:	fbb0 f3f3 	udiv	r3, r0, r3
 800342a:	3301      	adds	r3, #1
 800342c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003430:	b1d3      	cbz	r3, 8003468 <HAL_I2C_Init+0x174>
 8003432:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003436:	e7a5      	b.n	8003384 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8003438:	2001      	movs	r0, #1
}
 800343a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800343c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8003440:	f7fe ff3c 	bl	80022bc <HAL_I2C_MspInit>
 8003444:	e762      	b.n	800330c <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003446:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800344a:	e79b      	b.n	8003384 <HAL_I2C_Init+0x90>
 800344c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003450:	3801      	subs	r0, #1
 8003452:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003456:	fbb0 f3f3 	udiv	r3, r0, r3
 800345a:	3301      	adds	r3, #1
 800345c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003460:	b113      	cbz	r3, 8003468 <HAL_I2C_Init+0x174>
 8003462:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003466:	e78d      	b.n	8003384 <HAL_I2C_Init+0x90>
 8003468:	2301      	movs	r3, #1
 800346a:	e78b      	b.n	8003384 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 800346c:	2001      	movs	r0, #1
}
 800346e:	4770      	bx	lr
 8003470:	000186a0 	.word	0x000186a0
 8003474:	001e847f 	.word	0x001e847f
 8003478:	431bde83 	.word	0x431bde83
 800347c:	003d08ff 	.word	0x003d08ff
 8003480:	10624dd3 	.word	0x10624dd3

08003484 <HAL_I2C_Mem_Write>:
{
 8003484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003488:	4604      	mov	r4, r0
 800348a:	b083      	sub	sp, #12
 800348c:	4699      	mov	r9, r3
 800348e:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8003492:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8003494:	460f      	mov	r7, r1
 8003496:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8003498:	f7ff f962 	bl	8002760 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800349c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80034a0:	2b20      	cmp	r3, #32
 80034a2:	d004      	beq.n	80034ae <HAL_I2C_Mem_Write+0x2a>
      return HAL_BUSY;
 80034a4:	2702      	movs	r7, #2
}
 80034a6:	4638      	mov	r0, r7
 80034a8:	b003      	add	sp, #12
 80034aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034ae:	4605      	mov	r5, r0
 80034b0:	e005      	b.n	80034be <HAL_I2C_Mem_Write+0x3a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b2:	f7ff f955 	bl	8002760 <HAL_GetTick>
 80034b6:	1b40      	subs	r0, r0, r5
 80034b8:	2819      	cmp	r0, #25
 80034ba:	f200 80aa 	bhi.w	8003612 <HAL_I2C_Mem_Write+0x18e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034be:	6820      	ldr	r0, [r4, #0]
 80034c0:	6983      	ldr	r3, [r0, #24]
 80034c2:	ea6f 0c03 	mvn.w	ip, r3
 80034c6:	f01c 0b02 	ands.w	fp, ip, #2
 80034ca:	d0f2      	beq.n	80034b2 <HAL_I2C_Mem_Write+0x2e>
    __HAL_LOCK(hi2c);
 80034cc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d0e7      	beq.n	80034a4 <HAL_I2C_Mem_Write+0x20>
 80034d4:	2301      	movs	r3, #1
 80034d6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034da:	6803      	ldr	r3, [r0, #0]
 80034dc:	07db      	lsls	r3, r3, #31
 80034de:	d571      	bpl.n	80035c4 <HAL_I2C_Mem_Write+0x140>
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034e0:	4639      	mov	r1, r7
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034e2:	6807      	ldr	r7, [r0, #0]
 80034e4:	f427 6700 	bic.w	r7, r7, #2048	; 0x800
 80034e8:	6007      	str	r7, [r0, #0]
    hi2c->pBuffPtr    = pData;
 80034ea:	980c      	ldr	r0, [sp, #48]	; 0x30
 80034ec:	6260      	str	r0, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034ee:	2021      	movs	r0, #33	; 0x21
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034f0:	e9cd 6500 	strd	r6, r5, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034f4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034f8:	2040      	movs	r0, #64	; 0x40
 80034fa:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034fe:	2000      	movs	r0, #0
 8003500:	6420      	str	r0, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8003502:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003506:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8003508:	8520      	strh	r0, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800350a:	4857      	ldr	r0, [pc, #348]	; (8003668 <HAL_I2C_Mem_Write+0x1e4>)
 800350c:	62e0      	str	r0, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800350e:	464b      	mov	r3, r9
 8003510:	4642      	mov	r2, r8
 8003512:	4620      	mov	r0, r4
 8003514:	f7ff fca4 	bl	8002e60 <I2C_RequestMemoryWrite>
 8003518:	4607      	mov	r7, r0
 800351a:	b9f8      	cbnz	r0, 800355c <HAL_I2C_Mem_Write+0xd8>
    while (hi2c->XferSize > 0U)
 800351c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800351e:	2b00      	cmp	r3, #0
 8003520:	f000 80a0 	beq.w	8003664 <HAL_I2C_Mem_Write+0x1e0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003524:	6823      	ldr	r3, [r4, #0]
 8003526:	1c72      	adds	r2, r6, #1
 8003528:	d158      	bne.n	80035dc <HAL_I2C_Mem_Write+0x158>
 800352a:	695a      	ldr	r2, [r3, #20]
 800352c:	0610      	lsls	r0, r2, #24
 800352e:	d41a      	bmi.n	8003566 <HAL_I2C_Mem_Write+0xe2>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003530:	695a      	ldr	r2, [r3, #20]
 8003532:	0551      	lsls	r1, r2, #21
 8003534:	d5f9      	bpl.n	800352a <HAL_I2C_Mem_Write+0xa6>
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003536:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003538:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 800353c:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800353e:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003540:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003542:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003546:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800354a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 800354c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003550:	f043 0304 	orr.w	r3, r3, #4
 8003554:	6423      	str	r3, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003556:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003558:	2b04      	cmp	r3, #4
 800355a:	d038      	beq.n	80035ce <HAL_I2C_Mem_Write+0x14a>
      return HAL_ERROR;
 800355c:	2701      	movs	r7, #1
}
 800355e:	4638      	mov	r0, r7
 8003560:	b003      	add	sp, #12
 8003562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003566:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800356a:	f8b4 e028 	ldrh.w	lr, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800356e:	4661      	mov	r1, ip
      hi2c->XferSize--;
 8003570:	f10e 30ff 	add.w	r0, lr, #4294967295
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003574:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003578:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 800357a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800357c:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800357e:	3a01      	subs	r2, #1
 8003580:	b292      	uxth	r2, r2
 8003582:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8003584:	b282      	uxth	r2, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003586:	6958      	ldr	r0, [r3, #20]
      hi2c->XferSize--;
 8003588:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800358a:	0740      	lsls	r0, r0, #29
 800358c:	d517      	bpl.n	80035be <HAL_I2C_Mem_Write+0x13a>
 800358e:	b942      	cbnz	r2, 80035a2 <HAL_I2C_Mem_Write+0x11e>
 8003590:	1c72      	adds	r2, r6, #1
 8003592:	d159      	bne.n	8003648 <HAL_I2C_Mem_Write+0x1c4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003594:	695a      	ldr	r2, [r3, #20]
 8003596:	0750      	lsls	r0, r2, #29
 8003598:	d449      	bmi.n	800362e <HAL_I2C_Mem_Write+0x1aa>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800359a:	695a      	ldr	r2, [r3, #20]
 800359c:	0551      	lsls	r1, r2, #21
 800359e:	d5f9      	bpl.n	8003594 <HAL_I2C_Mem_Write+0x110>
 80035a0:	e7c9      	b.n	8003536 <HAL_I2C_Mem_Write+0xb2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035a2:	f89c 1001 	ldrb.w	r1, [ip, #1]
 80035a6:	6119      	str	r1, [r3, #16]
        hi2c->pBuffPtr++;
 80035a8:	f10c 0102 	add.w	r1, ip, #2
 80035ac:	6261      	str	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80035ae:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80035b0:	f1ae 0202 	sub.w	r2, lr, #2
        hi2c->XferCount--;
 80035b4:	3901      	subs	r1, #1
        hi2c->XferSize--;
 80035b6:	b292      	uxth	r2, r2
        hi2c->XferCount--;
 80035b8:	b289      	uxth	r1, r1
        hi2c->XferSize--;
 80035ba:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80035bc:	8561      	strh	r1, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80035be:	2a00      	cmp	r2, #0
 80035c0:	d1b1      	bne.n	8003526 <HAL_I2C_Mem_Write+0xa2>
 80035c2:	e7e5      	b.n	8003590 <HAL_I2C_Mem_Write+0x10c>
      __HAL_I2C_ENABLE(hi2c);
 80035c4:	6803      	ldr	r3, [r0, #0]
 80035c6:	f043 0301 	orr.w	r3, r3, #1
 80035ca:	6003      	str	r3, [r0, #0]
 80035cc:	e788      	b.n	80034e0 <HAL_I2C_Mem_Write+0x5c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ce:	6822      	ldr	r2, [r4, #0]
 80035d0:	6813      	ldr	r3, [r2, #0]
 80035d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 80035d6:	2701      	movs	r7, #1
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	e764      	b.n	80034a6 <HAL_I2C_Mem_Write+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035dc:	695a      	ldr	r2, [r3, #20]
 80035de:	0612      	lsls	r2, r2, #24
 80035e0:	d4c1      	bmi.n	8003566 <HAL_I2C_Mem_Write+0xe2>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035e2:	695a      	ldr	r2, [r3, #20]
 80035e4:	0551      	lsls	r1, r2, #21
 80035e6:	d4a6      	bmi.n	8003536 <HAL_I2C_Mem_Write+0xb2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035e8:	f7ff f8ba 	bl	8002760 <HAL_GetTick>
 80035ec:	1b40      	subs	r0, r0, r5
 80035ee:	4286      	cmp	r6, r0
 80035f0:	d301      	bcc.n	80035f6 <HAL_I2C_Mem_Write+0x172>
 80035f2:	2e00      	cmp	r6, #0
 80035f4:	d196      	bne.n	8003524 <HAL_I2C_Mem_Write+0xa0>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80035f6:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80035f8:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80035fa:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80035fc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003600:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003604:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003606:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800360a:	f043 0320 	orr.w	r3, r3, #32
 800360e:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003610:	e7a1      	b.n	8003556 <HAL_I2C_Mem_Write+0xd2>
        hi2c->State             = HAL_I2C_STATE_READY;
 8003612:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003614:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003618:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800361c:	f884 b03e 	strb.w	fp, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003620:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003622:	f884 b03c 	strb.w	fp, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003626:	f043 0320 	orr.w	r3, r3, #32
 800362a:	6423      	str	r3, [r4, #64]	; 0x40
 800362c:	e73a      	b.n	80034a4 <HAL_I2C_Mem_Write+0x20>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800362e:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003630:	2100      	movs	r1, #0
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003632:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    hi2c->State = HAL_I2C_STATE_READY;
 8003636:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003638:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800363a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 800363e:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003642:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    return HAL_OK;
 8003646:	e72e      	b.n	80034a6 <HAL_I2C_Mem_Write+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003648:	695a      	ldr	r2, [r3, #20]
 800364a:	0752      	lsls	r2, r2, #29
 800364c:	d4ef      	bmi.n	800362e <HAL_I2C_Mem_Write+0x1aa>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800364e:	695a      	ldr	r2, [r3, #20]
 8003650:	0551      	lsls	r1, r2, #21
 8003652:	f53f af70 	bmi.w	8003536 <HAL_I2C_Mem_Write+0xb2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003656:	f7ff f883 	bl	8002760 <HAL_GetTick>
 800365a:	1b40      	subs	r0, r0, r5
 800365c:	4286      	cmp	r6, r0
 800365e:	d3ca      	bcc.n	80035f6 <HAL_I2C_Mem_Write+0x172>
 8003660:	2e00      	cmp	r6, #0
 8003662:	d0c8      	beq.n	80035f6 <HAL_I2C_Mem_Write+0x172>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003664:	6823      	ldr	r3, [r4, #0]
 8003666:	e793      	b.n	8003590 <HAL_I2C_Mem_Write+0x10c>
 8003668:	ffff0000 	.word	0xffff0000

0800366c <HAL_I2C_Mem_Read>:
{
 800366c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003670:	4604      	mov	r4, r0
 8003672:	b087      	sub	sp, #28
 8003674:	4699      	mov	r9, r3
 8003676:	f8bd a044 	ldrh.w	sl, [sp, #68]	; 0x44
 800367a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800367c:	460f      	mov	r7, r1
 800367e:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8003680:	f7ff f86e 	bl	8002760 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003684:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003688:	2b20      	cmp	r3, #32
 800368a:	d004      	beq.n	8003696 <HAL_I2C_Mem_Read+0x2a>
      return HAL_BUSY;
 800368c:	2702      	movs	r7, #2
}
 800368e:	4638      	mov	r0, r7
 8003690:	b007      	add	sp, #28
 8003692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003696:	4606      	mov	r6, r0
 8003698:	e005      	b.n	80036a6 <HAL_I2C_Mem_Read+0x3a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800369a:	f7ff f861 	bl	8002760 <HAL_GetTick>
 800369e:	1b80      	subs	r0, r0, r6
 80036a0:	2819      	cmp	r0, #25
 80036a2:	f200 80d2 	bhi.w	800384a <HAL_I2C_Mem_Read+0x1de>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036a6:	f8d4 c000 	ldr.w	ip, [r4]
 80036aa:	f8dc 0018 	ldr.w	r0, [ip, #24]
 80036ae:	43c0      	mvns	r0, r0
 80036b0:	f010 0b02 	ands.w	fp, r0, #2
 80036b4:	d0f1      	beq.n	800369a <HAL_I2C_Mem_Read+0x2e>
    __HAL_LOCK(hi2c);
 80036b6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d0e6      	beq.n	800368c <HAL_I2C_Mem_Read+0x20>
 80036be:	2301      	movs	r3, #1
 80036c0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036c4:	f8dc 3000 	ldr.w	r3, [ip]
 80036c8:	07d9      	lsls	r1, r3, #31
 80036ca:	d537      	bpl.n	800373c <HAL_I2C_Mem_Read+0xd0>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036cc:	f8dc 0000 	ldr.w	r0, [ip]
 80036d0:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 80036d4:	f8cc 0000 	str.w	r0, [ip]
    hi2c->pBuffPtr    = pData;
 80036d8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80036da:	6260      	str	r0, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036dc:	2022      	movs	r0, #34	; 0x22
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036de:	e9cd 5600 	strd	r5, r6, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036e2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036e6:	2040      	movs	r0, #64	; 0x40
 80036e8:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036ec:	2000      	movs	r0, #0
 80036ee:	6420      	str	r0, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 80036f0:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036f4:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 80036f6:	8520      	strh	r0, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036f8:	4893      	ldr	r0, [pc, #588]	; (8003948 <HAL_I2C_Mem_Read+0x2dc>)
 80036fa:	62e0      	str	r0, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036fc:	4639      	mov	r1, r7
 80036fe:	464b      	mov	r3, r9
 8003700:	4642      	mov	r2, r8
 8003702:	4620      	mov	r0, r4
 8003704:	f7ff fca2 	bl	800304c <I2C_RequestMemoryRead>
 8003708:	4607      	mov	r7, r0
 800370a:	2800      	cmp	r0, #0
 800370c:	f040 80ab 	bne.w	8003866 <HAL_I2C_Mem_Read+0x1fa>
    if (hi2c->XferSize == 0U)
 8003710:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8003712:	b9d2      	cbnz	r2, 800374a <HAL_I2C_Mem_Read+0xde>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003714:	6823      	ldr	r3, [r4, #0]
 8003716:	9002      	str	r0, [sp, #8]
 8003718:	695a      	ldr	r2, [r3, #20]
 800371a:	9202      	str	r2, [sp, #8]
 800371c:	699a      	ldr	r2, [r3, #24]
 800371e:	9202      	str	r2, [sp, #8]
 8003720:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003728:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800372a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800372c:	2220      	movs	r2, #32
 800372e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8003732:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003736:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 800373a:	e7a8      	b.n	800368e <HAL_I2C_Mem_Read+0x22>
      __HAL_I2C_ENABLE(hi2c);
 800373c:	f8dc 3000 	ldr.w	r3, [ip]
 8003740:	f043 0301 	orr.w	r3, r3, #1
 8003744:	f8cc 3000 	str.w	r3, [ip]
 8003748:	e7c0      	b.n	80036cc <HAL_I2C_Mem_Read+0x60>
    else if (hi2c->XferSize == 1U)
 800374a:	2a01      	cmp	r2, #1
 800374c:	f000 812c 	beq.w	80039a8 <HAL_I2C_Mem_Read+0x33c>
    else if (hi2c->XferSize == 2U)
 8003750:	2a02      	cmp	r2, #2
 8003752:	f000 80bd 	beq.w	80038d0 <HAL_I2C_Mem_Read+0x264>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003756:	6823      	ldr	r3, [r4, #0]
 8003758:	9005      	str	r0, [sp, #20]
 800375a:	6959      	ldr	r1, [r3, #20]
 800375c:	9105      	str	r1, [sp, #20]
 800375e:	6999      	ldr	r1, [r3, #24]
 8003760:	9105      	str	r1, [sp, #20]
 8003762:	9905      	ldr	r1, [sp, #20]
      if (hi2c->XferSize <= 3U)
 8003764:	2a03      	cmp	r2, #3
 8003766:	d849      	bhi.n	80037fc <HAL_I2C_Mem_Read+0x190>
        if (hi2c->XferSize == 1U)
 8003768:	2a01      	cmp	r2, #1
 800376a:	f000 80eb 	beq.w	8003944 <HAL_I2C_Mem_Read+0x2d8>
        else if (hi2c->XferSize == 2U)
 800376e:	2a02      	cmp	r2, #2
 8003770:	f000 8089 	beq.w	8003886 <HAL_I2C_Mem_Read+0x21a>
 8003774:	1c69      	adds	r1, r5, #1
 8003776:	f040 80bb 	bne.w	80038f0 <HAL_I2C_Mem_Read+0x284>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800377a:	695a      	ldr	r2, [r3, #20]
 800377c:	0752      	lsls	r2, r2, #29
 800377e:	d5fc      	bpl.n	800377a <HAL_I2C_Mem_Read+0x10e>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003780:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003782:	6a61      	ldr	r1, [r4, #36]	; 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003784:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003788:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 800378e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 8003790:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003792:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003794:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 8003796:	3101      	adds	r1, #1
          hi2c->XferSize--;
 8003798:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 800379a:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 800379c:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800379e:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80037a0:	8563      	strh	r3, [r4, #42]	; 0x2a
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 80037a2:	1c69      	adds	r1, r5, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037a4:	6822      	ldr	r2, [r4, #0]
 80037a6:	f040 80af 	bne.w	8003908 <HAL_I2C_Mem_Read+0x29c>
 80037aa:	6953      	ldr	r3, [r2, #20]
 80037ac:	075b      	lsls	r3, r3, #29
 80037ae:	d5fc      	bpl.n	80037aa <HAL_I2C_Mem_Read+0x13e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b0:	6813      	ldr	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037b2:	6a61      	ldr	r1, [r4, #36]	; 0x24
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037b8:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037ba:	6913      	ldr	r3, [r2, #16]
 80037bc:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 80037be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 80037c0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 80037c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c4:	6821      	ldr	r1, [r4, #0]
          hi2c->XferCount--;
 80037c6:	3b01      	subs	r3, #1
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037cc:	6909      	ldr	r1, [r1, #16]
          hi2c->XferSize--;
 80037ce:	1e53      	subs	r3, r2, #1
          hi2c->pBuffPtr++;
 80037d0:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 80037d4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 80037d6:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037da:	7041      	strb	r1, [r0, #1]
          hi2c->XferSize--;
 80037dc:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80037de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 80037e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80037e2:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 80037e4:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 80037e6:	3101      	adds	r1, #1
          hi2c->XferSize--;
 80037e8:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 80037ea:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 80037ec:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80037ee:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80037f0:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80037f2:	2a00      	cmp	r2, #0
 80037f4:	d099      	beq.n	800372a <HAL_I2C_Mem_Read+0xbe>
      if (hi2c->XferSize <= 3U)
 80037f6:	2a03      	cmp	r2, #3
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037f8:	6823      	ldr	r3, [r4, #0]
      if (hi2c->XferSize <= 3U)
 80037fa:	d9b5      	bls.n	8003768 <HAL_I2C_Mem_Read+0xfc>
 80037fc:	b95d      	cbnz	r5, 8003816 <HAL_I2C_Mem_Read+0x1aa>
 80037fe:	e0c5      	b.n	800398c <HAL_I2C_Mem_Read+0x320>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003800:	695a      	ldr	r2, [r3, #20]
 8003802:	06d0      	lsls	r0, r2, #27
 8003804:	f100 80b2 	bmi.w	800396c <HAL_I2C_Mem_Read+0x300>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003808:	f7fe ffaa 	bl	8002760 <HAL_GetTick>
 800380c:	1b80      	subs	r0, r0, r6
 800380e:	4285      	cmp	r5, r0
 8003810:	f0c0 8086 	bcc.w	8003920 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003814:	6823      	ldr	r3, [r4, #0]
 8003816:	695a      	ldr	r2, [r3, #20]
 8003818:	0652      	lsls	r2, r2, #25
 800381a:	d5f1      	bpl.n	8003800 <HAL_I2C_Mem_Read+0x194>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800381c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 8003822:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003824:	6820      	ldr	r0, [r4, #0]
        hi2c->XferSize--;
 8003826:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8003828:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800382a:	3b01      	subs	r3, #1
 800382c:	b29b      	uxth	r3, r3
 800382e:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003830:	6943      	ldr	r3, [r0, #20]
        hi2c->XferSize--;
 8003832:	3a01      	subs	r2, #1
 8003834:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 8003836:	f101 0c01 	add.w	ip, r1, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800383a:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 800383c:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 800383e:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003842:	d5d6      	bpl.n	80037f2 <HAL_I2C_Mem_Read+0x186>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003844:	6903      	ldr	r3, [r0, #16]
 8003846:	704b      	strb	r3, [r1, #1]
 8003848:	e036      	b.n	80038b8 <HAL_I2C_Mem_Read+0x24c>
        hi2c->State             = HAL_I2C_STATE_READY;
 800384a:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800384c:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003850:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003854:	f884 b03e 	strb.w	fp, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003858:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800385a:	f884 b03c 	strb.w	fp, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800385e:	f043 0320 	orr.w	r3, r3, #32
 8003862:	6423      	str	r3, [r4, #64]	; 0x40
 8003864:	e712      	b.n	800368c <HAL_I2C_Mem_Read+0x20>
      return HAL_ERROR;
 8003866:	2701      	movs	r7, #1
}
 8003868:	4638      	mov	r0, r7
 800386a:	b007      	add	sp, #28
 800386c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003870:	695a      	ldr	r2, [r3, #20]
 8003872:	0750      	lsls	r0, r2, #29
 8003874:	d40c      	bmi.n	8003890 <HAL_I2C_Mem_Read+0x224>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003876:	f7fe ff73 	bl	8002760 <HAL_GetTick>
 800387a:	1b80      	subs	r0, r0, r6
 800387c:	4285      	cmp	r5, r0
 800387e:	d34f      	bcc.n	8003920 <HAL_I2C_Mem_Read+0x2b4>
 8003880:	2d00      	cmp	r5, #0
 8003882:	d04d      	beq.n	8003920 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	1c69      	adds	r1, r5, #1
 8003888:	d1f2      	bne.n	8003870 <HAL_I2C_Mem_Read+0x204>
 800388a:	695a      	ldr	r2, [r3, #20]
 800388c:	0752      	lsls	r2, r2, #29
 800388e:	d5fc      	bpl.n	800388a <HAL_I2C_Mem_Read+0x21e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003896:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003898:	691a      	ldr	r2, [r3, #16]
 800389a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800389c:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 800389e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 80038a0:	6a62      	ldr	r2, [r4, #36]	; 0x24
          hi2c->XferCount--;
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	8563      	strh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 80038a8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80038aa:	3b01      	subs	r3, #1
 80038ac:	8523      	strh	r3, [r4, #40]	; 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038ae:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 80038b0:	1c51      	adds	r1, r2, #1
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038b2:	691b      	ldr	r3, [r3, #16]
          hi2c->pBuffPtr++;
 80038b4:	6261      	str	r1, [r4, #36]	; 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038b6:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 80038b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80038ba:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->pBuffPtr++;
 80038bc:	3301      	adds	r3, #1
 80038be:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferCount--;
 80038c0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->XferSize--;
 80038c2:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 80038c4:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 80038c6:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 80038c8:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 80038ca:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80038cc:	8563      	strh	r3, [r4, #42]	; 0x2a
 80038ce:	e790      	b.n	80037f2 <HAL_I2C_Mem_Read+0x186>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038d0:	6823      	ldr	r3, [r4, #0]
 80038d2:	6819      	ldr	r1, [r3, #0]
 80038d4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80038d8:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038da:	6819      	ldr	r1, [r3, #0]
 80038dc:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80038e0:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e2:	9004      	str	r0, [sp, #16]
 80038e4:	6959      	ldr	r1, [r3, #20]
 80038e6:	9104      	str	r1, [sp, #16]
 80038e8:	6999      	ldr	r1, [r3, #24]
 80038ea:	9104      	str	r1, [sp, #16]
 80038ec:	9904      	ldr	r1, [sp, #16]
 80038ee:	e739      	b.n	8003764 <HAL_I2C_Mem_Read+0xf8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038f0:	695a      	ldr	r2, [r3, #20]
 80038f2:	0750      	lsls	r0, r2, #29
 80038f4:	f53f af44 	bmi.w	8003780 <HAL_I2C_Mem_Read+0x114>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038f8:	f7fe ff32 	bl	8002760 <HAL_GetTick>
 80038fc:	1b80      	subs	r0, r0, r6
 80038fe:	4285      	cmp	r5, r0
 8003900:	d30e      	bcc.n	8003920 <HAL_I2C_Mem_Read+0x2b4>
 8003902:	b16d      	cbz	r5, 8003920 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003904:	6823      	ldr	r3, [r4, #0]
 8003906:	e735      	b.n	8003774 <HAL_I2C_Mem_Read+0x108>
 8003908:	6953      	ldr	r3, [r2, #20]
 800390a:	0758      	lsls	r0, r3, #29
 800390c:	f53f af50 	bmi.w	80037b0 <HAL_I2C_Mem_Read+0x144>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003910:	f7fe ff26 	bl	8002760 <HAL_GetTick>
 8003914:	1b80      	subs	r0, r0, r6
 8003916:	4285      	cmp	r5, r0
 8003918:	d302      	bcc.n	8003920 <HAL_I2C_Mem_Read+0x2b4>
 800391a:	2d00      	cmp	r5, #0
 800391c:	f47f af41 	bne.w	80037a2 <HAL_I2C_Mem_Read+0x136>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003920:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003922:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003924:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003926:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800392a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800392e:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003930:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8003934:	2701      	movs	r7, #1
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003936:	f043 0320 	orr.w	r3, r3, #32
}
 800393a:	4638      	mov	r0, r7
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800393c:	6423      	str	r3, [r4, #64]	; 0x40
}
 800393e:	b007      	add	sp, #28
 8003940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003944:	b95d      	cbnz	r5, 800395e <HAL_I2C_Mem_Read+0x2f2>
 8003946:	e02b      	b.n	80039a0 <HAL_I2C_Mem_Read+0x334>
 8003948:	ffff0000 	.word	0xffff0000
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800394c:	695a      	ldr	r2, [r3, #20]
 800394e:	06d2      	lsls	r2, r2, #27
 8003950:	d40c      	bmi.n	800396c <HAL_I2C_Mem_Read+0x300>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003952:	f7fe ff05 	bl	8002760 <HAL_GetTick>
 8003956:	1b80      	subs	r0, r0, r6
 8003958:	4285      	cmp	r5, r0
 800395a:	d3e1      	bcc.n	8003920 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800395c:	6823      	ldr	r3, [r4, #0]
 800395e:	695a      	ldr	r2, [r3, #20]
 8003960:	0651      	lsls	r1, r2, #25
 8003962:	d5f3      	bpl.n	800394c <HAL_I2C_Mem_Read+0x2e0>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003964:	691a      	ldr	r2, [r3, #16]
 8003966:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003968:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 800396a:	e7a5      	b.n	80038b8 <HAL_I2C_Mem_Read+0x24c>
      hi2c->PreviousState       = I2C_STATE_NONE;
 800396c:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800396e:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 8003972:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003974:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003976:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003978:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800397c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003980:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003982:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003984:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8003988:	2701      	movs	r7, #1
 800398a:	e680      	b.n	800368e <HAL_I2C_Mem_Read+0x22>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800398c:	695a      	ldr	r2, [r3, #20]
 800398e:	0652      	lsls	r2, r2, #25
 8003990:	f53f af44 	bmi.w	800381c <HAL_I2C_Mem_Read+0x1b0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003994:	695a      	ldr	r2, [r3, #20]
 8003996:	06d1      	lsls	r1, r2, #27
 8003998:	d4e8      	bmi.n	800396c <HAL_I2C_Mem_Read+0x300>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800399a:	f7fe fee1 	bl	8002760 <HAL_GetTick>
 800399e:	e7bf      	b.n	8003920 <HAL_I2C_Mem_Read+0x2b4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039a0:	695a      	ldr	r2, [r3, #20]
 80039a2:	0650      	lsls	r0, r2, #25
 80039a4:	d5f6      	bpl.n	8003994 <HAL_I2C_Mem_Read+0x328>
 80039a6:	e7dd      	b.n	8003964 <HAL_I2C_Mem_Read+0x2f8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a8:	6823      	ldr	r3, [r4, #0]
 80039aa:	6819      	ldr	r1, [r3, #0]
 80039ac:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80039b0:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039b2:	9003      	str	r0, [sp, #12]
 80039b4:	6959      	ldr	r1, [r3, #20]
 80039b6:	9103      	str	r1, [sp, #12]
 80039b8:	6999      	ldr	r1, [r3, #24]
 80039ba:	9103      	str	r1, [sp, #12]
 80039bc:	9903      	ldr	r1, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039be:	6819      	ldr	r1, [r3, #0]
 80039c0:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80039c4:	6019      	str	r1, [r3, #0]
 80039c6:	e6cd      	b.n	8003764 <HAL_I2C_Mem_Read+0xf8>

080039c8 <HAL_I2C_MasterTxCpltCallback>:
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop

080039cc <HAL_I2C_MasterRxCpltCallback>:
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop

080039d0 <HAL_I2C_SlaveTxCpltCallback>:
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop

080039d4 <HAL_I2C_SlaveRxCpltCallback>:
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop

080039d8 <HAL_I2C_AddrCallback>:
}
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop

080039dc <HAL_I2C_ListenCpltCallback>:
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop

080039e0 <HAL_I2C_MemTxCpltCallback>:
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop

080039e4 <I2C_MemoryTransmit_TXE_BTF>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039e4:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if (hi2c->EventCount == 0U)
 80039e8:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 80039ea:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 80039ec:	b959      	cbnz	r1, 8003a06 <I2C_MemoryTransmit_TXE_BTF+0x22>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80039ee:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80039f0:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80039f2:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80039f4:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80039f6:	d00d      	beq.n	8003a14 <I2C_MemoryTransmit_TXE_BTF+0x30>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80039f8:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80039fc:	610a      	str	r2, [r1, #16]
      hi2c->EventCount++;
 80039fe:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003a00:	3201      	adds	r2, #1
 8003a02:	6502      	str	r2, [r0, #80]	; 0x50
 8003a04:	4770      	bx	lr
  else if (hi2c->EventCount == 1U)
 8003a06:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003a08:	2901      	cmp	r1, #1
 8003a0a:	d009      	beq.n	8003a20 <I2C_MemoryTransmit_TXE_BTF+0x3c>
  else if (hi2c->EventCount == 2U)
 8003a0c:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003a0e:	2902      	cmp	r1, #2
 8003a10:	d00e      	beq.n	8003a30 <I2C_MemoryTransmit_TXE_BTF+0x4c>
 8003a12:	4770      	bx	lr
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8003a18:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003a1a:	3202      	adds	r2, #2
 8003a1c:	6502      	str	r2, [r0, #80]	; 0x50
 8003a1e:	4770      	bx	lr
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003a20:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003a22:	6801      	ldr	r1, [r0, #0]
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8003a28:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003a2a:	3201      	adds	r2, #1
 8003a2c:	6502      	str	r2, [r0, #80]	; 0x50
 8003a2e:	4770      	bx	lr
 8003a30:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003a32:	2a22      	cmp	r2, #34	; 0x22
 8003a34:	d01f      	beq.n	8003a76 <I2C_MemoryTransmit_TXE_BTF+0x92>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a36:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003a38:	b289      	uxth	r1, r1
 8003a3a:	b9c1      	cbnz	r1, 8003a6e <I2C_MemoryTransmit_TXE_BTF+0x8a>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a3c:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8003a3e:	b289      	uxth	r1, r1
 8003a40:	2900      	cmp	r1, #0
 8003a42:	d1e6      	bne.n	8003a12 <I2C_MemoryTransmit_TXE_BTF+0x2e>
 8003a44:	2a21      	cmp	r2, #33	; 0x21
 8003a46:	d1e4      	bne.n	8003a12 <I2C_MemoryTransmit_TXE_BTF+0x2e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a48:	6802      	ldr	r2, [r0, #0]
{
 8003a4a:	b510      	push	{r4, lr}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a4c:	6854      	ldr	r4, [r2, #4]
 8003a4e:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 8003a52:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a54:	6814      	ldr	r4, [r2, #0]
 8003a56:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8003a5a:	6014      	str	r4, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8003a5c:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8003a5e:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003a60:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a64:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003a68:	f7ff ffba 	bl	80039e0 <HAL_I2C_MemTxCpltCallback>
}
 8003a6c:	bd10      	pop	{r4, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a6e:	2a21      	cmp	r2, #33	; 0x21
 8003a70:	d00a      	beq.n	8003a88 <I2C_MemoryTransmit_TXE_BTF+0xa4>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a74:	4770      	bx	lr
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003a76:	6801      	ldr	r1, [r0, #0]
 8003a78:	680a      	ldr	r2, [r1, #0]
 8003a7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a7e:	600a      	str	r2, [r1, #0]
      hi2c->EventCount++;
 8003a80:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8003a82:	3201      	adds	r2, #1
 8003a84:	6502      	str	r2, [r0, #80]	; 0x50
 8003a86:	4770      	bx	lr
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a88:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003a8a:	6802      	ldr	r2, [r0, #0]
 8003a8c:	f811 0b01 	ldrb.w	r0, [r1], #1
 8003a90:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 8003a92:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003a94:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003a96:	3a01      	subs	r2, #1
 8003a98:	b292      	uxth	r2, r2
 8003a9a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop

08003aa0 <HAL_I2C_MemRxCpltCallback>:
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop

08003aa4 <HAL_I2C_ErrorCallback>:
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop

08003aa8 <HAL_I2C_AbortCpltCallback>:
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop

08003aac <I2C_DMAAbort>:
{
 8003aac:	b570      	push	{r4, r5, r6, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003aae:	4b3a      	ldr	r3, [pc, #232]	; (8003b98 <I2C_DMAAbort+0xec>)
 8003ab0:	493a      	ldr	r1, [pc, #232]	; (8003b9c <I2C_DMAAbort+0xf0>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003ab4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003ab6:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003ab8:	08db      	lsrs	r3, r3, #3
  __IO uint32_t count = 0U;
 8003aba:	2200      	movs	r2, #0
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003abc:	fba1 1303 	umull	r1, r3, r1, r3
  __IO uint32_t count = 0U;
 8003ac0:	9201      	str	r2, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003ac2:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ac4:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003ac8:	6802      	ldr	r2, [r0, #0]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003aca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003ace:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ad2:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003ad4:	9301      	str	r3, [sp, #4]
 8003ad6:	e005      	b.n	8003ae4 <I2C_DMAAbort+0x38>
    count--;
 8003ad8:	9b01      	ldr	r3, [sp, #4]
 8003ada:	3b01      	subs	r3, #1
 8003adc:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003ade:	6813      	ldr	r3, [r2, #0]
 8003ae0:	059b      	lsls	r3, r3, #22
 8003ae2:	d506      	bpl.n	8003af2 <I2C_DMAAbort+0x46>
    if (count == 0U)
 8003ae4:	9b01      	ldr	r3, [sp, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1f6      	bne.n	8003ad8 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003aea:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003aec:	f043 0320 	orr.w	r3, r3, #32
 8003af0:	6403      	str	r3, [r0, #64]	; 0x40
  if (hi2c->hdmatx != NULL)
 8003af2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003af4:	b34c      	cbz	r4, 8003b4a <I2C_DMAAbort+0x9e>
  if (hi2c->hdmarx != NULL)
 8003af6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003af8:	2500      	movs	r5, #0
 8003afa:	63e5      	str	r5, [r4, #60]	; 0x3c
  if (hi2c->hdmarx != NULL)
 8003afc:	b1f3      	cbz	r3, 8003b3c <I2C_DMAAbort+0x90>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003afe:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003b00:	63dd      	str	r5, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b02:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 8003b06:	6016      	str	r6, [r2, #0]
  hi2c->XferCount = 0U;
 8003b08:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003b0a:	6525      	str	r5, [r4, #80]	; 0x50
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003b0c:	2400      	movs	r4, #0
 8003b0e:	651c      	str	r4, [r3, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8003b10:	6813      	ldr	r3, [r2, #0]
 8003b12:	f023 0301 	bic.w	r3, r3, #1
 8003b16:	6013      	str	r3, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003b18:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003b1c:	2b60      	cmp	r3, #96	; 0x60
 8003b1e:	d02a      	beq.n	8003b76 <I2C_DMAAbort+0xca>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b20:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8003b24:	2928      	cmp	r1, #40	; 0x28
 8003b26:	d019      	beq.n	8003b5c <I2C_DMAAbort+0xb0>
      hi2c->State = HAL_I2C_STATE_READY;
 8003b28:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b2a:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003b2c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b30:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003b34:	f7ff ffb6 	bl	8003aa4 <HAL_I2C_ErrorCallback>
}
 8003b38:	b002      	add	sp, #8
 8003b3a:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b3c:	6815      	ldr	r5, [r2, #0]
 8003b3e:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003b42:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003b44:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003b46:	6523      	str	r3, [r4, #80]	; 0x50
  if (hi2c->hdmarx != NULL)
 8003b48:	e7e2      	b.n	8003b10 <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8003b4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003b4c:	b1f3      	cbz	r3, 8003b8c <I2C_DMAAbort+0xe0>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b4e:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003b50:	63dc      	str	r4, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b52:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8003b56:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8003b58:	8544      	strh	r4, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003b5a:	e7d7      	b.n	8003b0c <I2C_DMAAbort+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8003b5c:	6813      	ldr	r3, [r2, #0]
 8003b5e:	f043 0301 	orr.w	r3, r3, #1
 8003b62:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b64:	6813      	ldr	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003b66:	2400      	movs	r4, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b68:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b6c:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003b6e:	6304      	str	r4, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b70:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
 8003b74:	e7de      	b.n	8003b34 <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003b76:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003b78:	2220      	movs	r2, #32
 8003b7a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003b7e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003b82:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8003b84:	f7ff ff90 	bl	8003aa8 <HAL_I2C_AbortCpltCallback>
}
 8003b88:	b002      	add	sp, #8
 8003b8a:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b8c:	6814      	ldr	r4, [r2, #0]
 8003b8e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8003b92:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8003b94:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003b96:	e7bb      	b.n	8003b10 <I2C_DMAAbort+0x64>
 8003b98:	20000030 	.word	0x20000030
 8003b9c:	14f8b589 	.word	0x14f8b589

08003ba0 <I2C_ITError>:
{
 8003ba0:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ba2:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003ba6:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003baa:	2b10      	cmp	r3, #16
{
 8003bac:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bae:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003bb0:	d039      	beq.n	8003c26 <I2C_ITError+0x86>
 8003bb2:	b2d9      	uxtb	r1, r3
 8003bb4:	2940      	cmp	r1, #64	; 0x40
 8003bb6:	d036      	beq.n	8003c26 <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003bb8:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8003bbc:	2928      	cmp	r1, #40	; 0x28
 8003bbe:	d03d      	beq.n	8003c3c <I2C_ITError+0x9c>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003bc0:	6823      	ldr	r3, [r4, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003bc2:	6859      	ldr	r1, [r3, #4]
 8003bc4:	0508      	lsls	r0, r1, #20
 8003bc6:	d407      	bmi.n	8003bd8 <I2C_ITError+0x38>
 8003bc8:	2a60      	cmp	r2, #96	; 0x60
 8003bca:	d005      	beq.n	8003bd8 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 8003bcc:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bce:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8003bd0:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8003bd8:	2200      	movs	r2, #0
 8003bda:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003bdc:	685a      	ldr	r2, [r3, #4]
 8003bde:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003be2:	d134      	bne.n	8003c4e <I2C_ITError+0xae>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003be4:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8003be8:	2960      	cmp	r1, #96	; 0x60
 8003bea:	d075      	beq.n	8003cd8 <I2C_ITError+0x138>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003bec:	695a      	ldr	r2, [r3, #20]
 8003bee:	0650      	lsls	r0, r2, #25
 8003bf0:	d505      	bpl.n	8003bfe <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003bf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8003bfe:	4620      	mov	r0, r4
 8003c00:	f7ff ff50 	bl	8003aa4 <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 8003c04:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003c06:	0719      	lsls	r1, r3, #28
 8003c08:	d004      	beq.n	8003c14 <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c0a:	6822      	ldr	r2, [r4, #0]
 8003c0c:	6853      	ldr	r3, [r2, #4]
 8003c0e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003c12:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8003c14:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003c18:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003c1a:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8003c1c:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003c1e:	d501      	bpl.n	8003c24 <I2C_ITError+0x84>
 8003c20:	2b28      	cmp	r3, #40	; 0x28
 8003c22:	d02f      	beq.n	8003c84 <I2C_ITError+0xe4>
}
 8003c24:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003c26:	2a22      	cmp	r2, #34	; 0x22
 8003c28:	d1c6      	bne.n	8003bb8 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003c2a:	6823      	ldr	r3, [r4, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c32:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003c34:	685a      	ldr	r2, [r3, #4]
 8003c36:	0512      	lsls	r2, r2, #20
 8003c38:	d5c8      	bpl.n	8003bcc <I2C_ITError+0x2c>
 8003c3a:	e7cd      	b.n	8003bd8 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003c40:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c42:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8003c4c:	d0ca      	beq.n	8003be4 <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003c4e:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003c50:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003c52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c56:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003c58:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d01e      	beq.n	8003c9e <I2C_ITError+0xfe>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003c60:	4b28      	ldr	r3, [pc, #160]	; (8003d04 <I2C_ITError+0x164>)
 8003c62:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003c64:	f7fe fee4 	bl	8002a30 <HAL_DMA_Abort_IT>
 8003c68:	2800      	cmp	r0, #0
 8003c6a:	d0cb      	beq.n	8003c04 <I2C_ITError+0x64>
        __HAL_I2C_DISABLE(hi2c);
 8003c6c:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003c6e:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8003c70:	6813      	ldr	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003c72:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003c74:	f023 0301 	bic.w	r3, r3, #1
 8003c78:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003c7a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003c7e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003c80:	4798      	blx	r3
 8003c82:	e7bf      	b.n	8003c04 <I2C_ITError+0x64>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c84:	2300      	movs	r3, #0
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003c86:	4920      	ldr	r1, [pc, #128]	; (8003d08 <I2C_ITError+0x168>)
 8003c88:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8003c8a:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8003c8c:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8003c8e:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8003c90:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003c94:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8003c98:	f7ff fea0 	bl	80039dc <HAL_I2C_ListenCpltCallback>
}
 8003c9c:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003c9e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003ca0:	4b18      	ldr	r3, [pc, #96]	; (8003d04 <I2C_ITError+0x164>)
 8003ca2:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003ca4:	f7fe fec4 	bl	8002a30 <HAL_DMA_Abort_IT>
 8003ca8:	2800      	cmp	r0, #0
 8003caa:	d0ab      	beq.n	8003c04 <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003cac:	6823      	ldr	r3, [r4, #0]
 8003cae:	695a      	ldr	r2, [r3, #20]
 8003cb0:	0651      	lsls	r1, r2, #25
 8003cb2:	d506      	bpl.n	8003cc2 <I2C_ITError+0x122>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cb4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003cb6:	691b      	ldr	r3, [r3, #16]
 8003cb8:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8003cba:	6a62      	ldr	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8003cbc:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 8003cbe:	3201      	adds	r2, #1
 8003cc0:	6262      	str	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8003cc2:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003cc4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8003cc6:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8003cca:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8003ccc:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003cce:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003cd2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003cd4:	4798      	blx	r3
 8003cd6:	e795      	b.n	8003c04 <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 8003cd8:	2120      	movs	r1, #32
 8003cda:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cde:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003ce0:	695a      	ldr	r2, [r3, #20]
 8003ce2:	0652      	lsls	r2, r2, #25
 8003ce4:	d506      	bpl.n	8003cf4 <I2C_ITError+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ce6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003cec:	6a62      	ldr	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8003cee:	6823      	ldr	r3, [r4, #0]
      hi2c->pBuffPtr++;
 8003cf0:	3201      	adds	r2, #1
 8003cf2:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	f022 0201 	bic.w	r2, r2, #1
    HAL_I2C_AbortCpltCallback(hi2c);
 8003cfa:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8003cfc:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8003cfe:	f7ff fed3 	bl	8003aa8 <HAL_I2C_AbortCpltCallback>
 8003d02:	e77f      	b.n	8003c04 <I2C_ITError+0x64>
 8003d04:	08003aad 	.word	0x08003aad
 8003d08:	ffff0000 	.word	0xffff0000

08003d0c <HAL_I2C_EV_IRQHandler>:
{
 8003d0c:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003d0e:	6803      	ldr	r3, [r0, #0]
{
 8003d10:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003d12:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d14:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d16:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d1a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003d1e:	2910      	cmp	r1, #16
{
 8003d20:	b08e      	sub	sp, #56	; 0x38
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d22:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d24:	fa5f fc81 	uxtb.w	ip, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003d28:	d024      	beq.n	8003d74 <HAL_I2C_EV_IRQHandler+0x68>
 8003d2a:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
 8003d2e:	d021      	beq.n	8003d74 <HAL_I2C_EV_IRQHandler+0x68>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d30:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003d32:	2900      	cmp	r1, #0
 8003d34:	f000 8096 	beq.w	8003e64 <HAL_I2C_EV_IRQHandler+0x158>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d38:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8003d3a:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d3c:	f011 0f02 	tst.w	r1, #2
 8003d40:	f3c1 0640 	ubfx	r6, r1, #1, #1
 8003d44:	d059      	beq.n	8003dfa <HAL_I2C_EV_IRQHandler+0xee>
 8003d46:	0586      	lsls	r6, r0, #22
 8003d48:	d559      	bpl.n	8003dfe <HAL_I2C_EV_IRQHandler+0xf2>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d4a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003d4c:	b102      	cbz	r2, 8003d50 <HAL_I2C_EV_IRQHandler+0x44>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d4e:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d50:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003d54:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8003d58:	2a28      	cmp	r2, #40	; 0x28
 8003d5a:	f000 821f 	beq.w	800419c <HAL_I2C_EV_IRQHandler+0x490>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d5e:	2200      	movs	r2, #0
 8003d60:	920c      	str	r2, [sp, #48]	; 0x30
 8003d62:	6959      	ldr	r1, [r3, #20]
 8003d64:	910c      	str	r1, [sp, #48]	; 0x30
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	930c      	str	r3, [sp, #48]	; 0x30
 8003d6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003d6c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8003d70:	b00e      	add	sp, #56	; 0x38
 8003d72:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d74:	699e      	ldr	r6, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d76:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003d78:	f011 0f01 	tst.w	r1, #1
 8003d7c:	d11a      	bne.n	8003db4 <HAL_I2C_EV_IRQHandler+0xa8>
 8003d7e:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 8003d82:	d0f5      	beq.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 8003d84:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 8003d88:	d0f2      	beq.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d8a:	070d      	lsls	r5, r1, #28
 8003d8c:	d56d      	bpl.n	8003e6a <HAL_I2C_EV_IRQHandler+0x15e>
 8003d8e:	0585      	lsls	r5, r0, #22
 8003d90:	f140 8083 	bpl.w	8003e9a <HAL_I2C_EV_IRQHandler+0x18e>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003d94:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003d96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d98:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003d9a:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003d9c:	2900      	cmp	r1, #0
 8003d9e:	f000 81e4 	beq.w	800416a <HAL_I2C_EV_IRQHandler+0x45e>
 8003da2:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8003da4:	2a00      	cmp	r2, #0
 8003da6:	f000 81e0 	beq.w	800416a <HAL_I2C_EV_IRQHandler+0x45e>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003db0:	605a      	str	r2, [r3, #4]
 8003db2:	e7dd      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003db4:	0585      	lsls	r5, r0, #22
 8003db6:	d56e      	bpl.n	8003e96 <HAL_I2C_EV_IRQHandler+0x18a>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003db8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003dba:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8003dbe:	f000 81ea 	beq.w	8004196 <HAL_I2C_EV_IRQHandler+0x48a>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003dc2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003dc4:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003dc8:	bf04      	itt	eq
 8003dca:	2208      	moveq	r2, #8
 8003dcc:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003dce:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003dd2:	2a40      	cmp	r2, #64	; 0x40
 8003dd4:	f000 81d8 	beq.w	8004188 <HAL_I2C_EV_IRQHandler+0x47c>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003dd8:	6922      	ldr	r2, [r4, #16]
 8003dda:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003dde:	f000 81b3 	beq.w	8004148 <HAL_I2C_EV_IRQHandler+0x43c>
      if (hi2c->EventCount == 0U)
 8003de2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003de4:	2a00      	cmp	r2, #0
 8003de6:	f040 81ef 	bne.w	80041c8 <HAL_I2C_EV_IRQHandler+0x4bc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003dea:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003dec:	11d2      	asrs	r2, r2, #7
 8003dee:	f002 0206 	and.w	r2, r2, #6
 8003df2:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003df6:	611a      	str	r2, [r3, #16]
 8003df8:	e7ba      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dfa:	06cd      	lsls	r5, r1, #27
 8003dfc:	d47c      	bmi.n	8003ef8 <HAL_I2C_EV_IRQHandler+0x1ec>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003dfe:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8003e02:	2a21      	cmp	r2, #33	; 0x21
 8003e04:	f000 80f5 	beq.w	8003ff2 <HAL_I2C_EV_IRQHandler+0x2e6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e08:	064e      	lsls	r6, r1, #25
 8003e0a:	f140 8132 	bpl.w	8004072 <HAL_I2C_EV_IRQHandler+0x366>
 8003e0e:	0545      	lsls	r5, r0, #21
 8003e10:	f140 812f 	bpl.w	8004072 <HAL_I2C_EV_IRQHandler+0x366>
 8003e14:	0749      	lsls	r1, r1, #29
 8003e16:	f100 812f 	bmi.w	8004078 <HAL_I2C_EV_IRQHandler+0x36c>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e1a:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003e1e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003e20:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e22:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8003e24:	2a00      	cmp	r2, #0
 8003e26:	d0a3      	beq.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e28:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8003e2e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003e30:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e38:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8003e3a:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e3c:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8003e3e:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d195      	bne.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 8003e44:	292a      	cmp	r1, #42	; 0x2a
 8003e46:	d193      	bne.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e48:	6822      	ldr	r2, [r4, #0]
 8003e4a:	6853      	ldr	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e4c:	2522      	movs	r5, #34	; 0x22
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e4e:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e54:	6053      	str	r3, [r2, #4]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e56:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003e58:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e5a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e5e:	f7ff fdb9 	bl	80039d4 <HAL_I2C_SlaveRxCpltCallback>
 8003e62:	e785      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003e64:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003e66:	6959      	ldr	r1, [r3, #20]
 8003e68:	e768      	b.n	8003d3c <HAL_I2C_EV_IRQHandler+0x30>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e6a:	078d      	lsls	r5, r1, #30
 8003e6c:	d515      	bpl.n	8003e9a <HAL_I2C_EV_IRQHandler+0x18e>
 8003e6e:	0585      	lsls	r5, r0, #22
 8003e70:	d513      	bpl.n	8003e9a <HAL_I2C_EV_IRQHandler+0x18e>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003e72:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003e76:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003e78:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e7a:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8003e7e:	2922      	cmp	r1, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003e80:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e82:	f000 81b3 	beq.w	80041ec <HAL_I2C_EV_IRQHandler+0x4e0>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e86:	2200      	movs	r2, #0
 8003e88:	920a      	str	r2, [sp, #40]	; 0x28
 8003e8a:	695a      	ldr	r2, [r3, #20]
 8003e8c:	920a      	str	r2, [sp, #40]	; 0x28
 8003e8e:	699b      	ldr	r3, [r3, #24]
 8003e90:	930a      	str	r3, [sp, #40]	; 0x28
 8003e92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e94:	e76c      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e96:	070d      	lsls	r5, r1, #28
 8003e98:	d5e7      	bpl.n	8003e6a <HAL_I2C_EV_IRQHandler+0x15e>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003e9a:	0775      	lsls	r5, r6, #29
 8003e9c:	f140 80f5 	bpl.w	800408a <HAL_I2C_EV_IRQHandler+0x37e>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003ea0:	685d      	ldr	r5, [r3, #4]
 8003ea2:	052e      	lsls	r6, r5, #20
 8003ea4:	f53f af64 	bmi.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ea8:	060d      	lsls	r5, r1, #24
 8003eaa:	f140 8115 	bpl.w	80040d8 <HAL_I2C_EV_IRQHandler+0x3cc>
 8003eae:	0546      	lsls	r6, r0, #21
 8003eb0:	f140 8112 	bpl.w	80040d8 <HAL_I2C_EV_IRQHandler+0x3cc>
 8003eb4:	074d      	lsls	r5, r1, #29
 8003eb6:	f100 8112 	bmi.w	80040de <HAL_I2C_EV_IRQHandler+0x3d2>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003eba:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ebe:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ec0:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003ec4:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ec6:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ec8:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003eca:	2800      	cmp	r0, #0
 8003ecc:	f040 823b 	bne.w	8004346 <HAL_I2C_EV_IRQHandler+0x63a>
 8003ed0:	2a21      	cmp	r2, #33	; 0x21
 8003ed2:	f000 8341 	beq.w	8004558 <HAL_I2C_EV_IRQHandler+0x84c>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003ed6:	2940      	cmp	r1, #64	; 0x40
 8003ed8:	f47f af4a 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003edc:	2a22      	cmp	r2, #34	; 0x22
 8003ede:	f47f af47 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    if (hi2c->XferCount == 0U)
 8003ee2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003ee4:	b292      	uxth	r2, r2
 8003ee6:	2a00      	cmp	r2, #0
 8003ee8:	f000 8270 	beq.w	80043cc <HAL_I2C_EV_IRQHandler+0x6c0>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003eec:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003ef0:	2a40      	cmp	r2, #64	; 0x40
 8003ef2:	f040 80b4 	bne.w	800405e <HAL_I2C_EV_IRQHandler+0x352>
 8003ef6:	e0fc      	b.n	80040f2 <HAL_I2C_EV_IRQHandler+0x3e6>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ef8:	0585      	lsls	r5, r0, #22
 8003efa:	d580      	bpl.n	8003dfe <HAL_I2C_EV_IRQHandler+0xf2>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003efc:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f06:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003f08:	960d      	str	r6, [sp, #52]	; 0x34
 8003f0a:	695a      	ldr	r2, [r3, #20]
 8003f0c:	920d      	str	r2, [sp, #52]	; 0x34
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	f042 0201 	orr.w	r2, r2, #1
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f1e:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	0511      	lsls	r1, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f24:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f26:	d521      	bpl.n	8003f6c <HAL_I2C_EV_IRQHandler+0x260>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f28:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8003f2c:	2a22      	cmp	r2, #34	; 0x22
 8003f2e:	f000 817a 	beq.w	8004226 <HAL_I2C_EV_IRQHandler+0x51a>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003f32:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003f34:	6802      	ldr	r2, [r0, #0]
 8003f36:	6852      	ldr	r2, [r2, #4]
 8003f38:	b292      	uxth	r2, r2
 8003f3a:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8003f3c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003f3e:	b292      	uxth	r2, r2
 8003f40:	b11a      	cbz	r2, 8003f4a <HAL_I2C_EV_IRQHandler+0x23e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f42:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003f44:	f042 0204 	orr.w	r2, r2, #4
 8003f48:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f50:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003f52:	f7fe fe6f 	bl	8002c34 <HAL_DMA_GetState>
 8003f56:	2801      	cmp	r0, #1
 8003f58:	d008      	beq.n	8003f6c <HAL_I2C_EV_IRQHandler+0x260>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f5a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003f5c:	4b99      	ldr	r3, [pc, #612]	; (80041c4 <HAL_I2C_EV_IRQHandler+0x4b8>)
 8003f5e:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f60:	f7fe fd66 	bl	8002a30 <HAL_DMA_Abort_IT>
 8003f64:	b110      	cbz	r0, 8003f6c <HAL_I2C_EV_IRQHandler+0x260>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003f66:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003f68:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003f6a:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8003f6c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	b313      	cbz	r3, 8003fb8 <HAL_I2C_EV_IRQHandler+0x2ac>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	695a      	ldr	r2, [r3, #20]
 8003f76:	0752      	lsls	r2, r2, #29
 8003f78:	d50a      	bpl.n	8003f90 <HAL_I2C_EV_IRQHandler+0x284>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f7a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003f80:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003f82:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003f84:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8003f86:	1c59      	adds	r1, r3, #1
      hi2c->XferCount--;
 8003f88:	b292      	uxth	r2, r2
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f8a:	6823      	ldr	r3, [r4, #0]
      hi2c->pBuffPtr++;
 8003f8c:	6261      	str	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003f8e:	8562      	strh	r2, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f90:	695a      	ldr	r2, [r3, #20]
 8003f92:	0656      	lsls	r6, r2, #25
 8003f94:	d509      	bpl.n	8003faa <HAL_I2C_EV_IRQHandler+0x29e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f96:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8003f9c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003f9e:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003fa0:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 8003fa2:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8003fa4:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8003fa6:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003fa8:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 8003faa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	b11b      	cbz	r3, 8003fb8 <HAL_I2C_EV_IRQHandler+0x2ac>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003fb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003fb2:	f043 0304 	orr.w	r3, r3, #4
 8003fb6:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003fb8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f040 80de 	bne.w	800417c <HAL_I2C_EV_IRQHandler+0x470>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003fc0:	2d2a      	cmp	r5, #42	; 0x2a
 8003fc2:	f000 8151 	beq.w	8004268 <HAL_I2C_EV_IRQHandler+0x55c>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003fc6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003fca:	2b28      	cmp	r3, #40	; 0x28
 8003fcc:	f000 8154 	beq.w	8004278 <HAL_I2C_EV_IRQHandler+0x56c>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003fd0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003fd2:	2b22      	cmp	r3, #34	; 0x22
 8003fd4:	d002      	beq.n	8003fdc <HAL_I2C_EV_IRQHandler+0x2d0>
 8003fd6:	2d22      	cmp	r5, #34	; 0x22
 8003fd8:	f47f aeca 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003fdc:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003fde:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003fe0:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003fe2:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8003fe4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003fec:	f7ff fcf2 	bl	80039d4 <HAL_I2C_SlaveRxCpltCallback>
 8003ff0:	e6be      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ff2:	060d      	lsls	r5, r1, #24
 8003ff4:	d528      	bpl.n	8004048 <HAL_I2C_EV_IRQHandler+0x33c>
 8003ff6:	0546      	lsls	r6, r0, #21
 8003ff8:	d526      	bpl.n	8004048 <HAL_I2C_EV_IRQHandler+0x33c>
 8003ffa:	074d      	lsls	r5, r1, #29
 8003ffc:	d427      	bmi.n	800404e <HAL_I2C_EV_IRQHandler+0x342>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ffe:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8004002:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8004004:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004006:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8004008:	2900      	cmp	r1, #0
 800400a:	f43f aeb1 	beq.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800400e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004010:	f811 5b01 	ldrb.w	r5, [r1], #1
 8004014:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8004016:	6261      	str	r1, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8004018:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 800401a:	3901      	subs	r1, #1
 800401c:	b289      	uxth	r1, r1
 800401e:	8561      	strh	r1, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004020:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8004022:	b289      	uxth	r1, r1
 8004024:	2900      	cmp	r1, #0
 8004026:	f47f aea3 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 800402a:	2829      	cmp	r0, #41	; 0x29
 800402c:	f47f aea0 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004030:	6859      	ldr	r1, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004032:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004034:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004038:	6059      	str	r1, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800403a:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800403c:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800403e:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004042:	f7ff fcc5 	bl	80039d0 <HAL_I2C_SlaveTxCpltCallback>
 8004046:	e693      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004048:	0749      	lsls	r1, r1, #29
 800404a:	f57f ae91 	bpl.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 800404e:	0582      	lsls	r2, r0, #22
 8004050:	f57f ae8e 	bpl.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
  if (hi2c->XferCount != 0U)
 8004054:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004056:	b292      	uxth	r2, r2
 8004058:	2a00      	cmp	r2, #0
 800405a:	f43f ae89 	beq.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800405e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004060:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004064:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8004066:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004068:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 800406a:	3b01      	subs	r3, #1
 800406c:	b29b      	uxth	r3, r3
 800406e:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004070:	e67e      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004072:	074a      	lsls	r2, r1, #29
 8004074:	f57f ae7c 	bpl.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 8004078:	0586      	lsls	r6, r0, #22
 800407a:	f57f ae79 	bpl.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
  if (hi2c->XferCount != 0U)
 800407e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004080:	b292      	uxth	r2, r2
 8004082:	2a00      	cmp	r2, #0
 8004084:	f43f ae74 	beq.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 8004088:	e01b      	b.n	80040c2 <HAL_I2C_EV_IRQHandler+0x3b6>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	0515      	lsls	r5, r2, #20
 800408e:	f53f ae6f 	bmi.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004092:	064a      	lsls	r2, r1, #25
 8004094:	d433      	bmi.n	80040fe <HAL_I2C_EV_IRQHandler+0x3f2>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004096:	0749      	lsls	r1, r1, #29
 8004098:	f57f ae6a 	bpl.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 800409c:	0582      	lsls	r2, r0, #22
 800409e:	f57f ae67 	bpl.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80040a2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 80040a4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80040a6:	b292      	uxth	r2, r2
 80040a8:	2a04      	cmp	r2, #4
 80040aa:	f000 8119 	beq.w	80042e0 <HAL_I2C_EV_IRQHandler+0x5d4>
  else if (hi2c->XferCount == 3U)
 80040ae:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80040b0:	b292      	uxth	r2, r2
 80040b2:	2a03      	cmp	r2, #3
 80040b4:	f000 8159 	beq.w	800436a <HAL_I2C_EV_IRQHandler+0x65e>
  else if (hi2c->XferCount == 2U)
 80040b8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80040ba:	b292      	uxth	r2, r2
 80040bc:	2a02      	cmp	r2, #2
 80040be:	f000 818a 	beq.w	80043d6 <HAL_I2C_EV_IRQHandler+0x6ca>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040c2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80040c8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80040ca:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80040cc:	3b01      	subs	r3, #1
    hi2c->pBuffPtr++;
 80040ce:	3201      	adds	r2, #1
    hi2c->XferCount--;
 80040d0:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 80040d2:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80040d4:	8563      	strh	r3, [r4, #42]	; 0x2a
      }
 80040d6:	e64b      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040d8:	0749      	lsls	r1, r1, #29
 80040da:	f57f ae49 	bpl.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 80040de:	0586      	lsls	r6, r0, #22
 80040e0:	f57f ae46 	bpl.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80040e4:	2a21      	cmp	r2, #33	; 0x21
 80040e6:	f000 8103 	beq.w	80042f0 <HAL_I2C_EV_IRQHandler+0x5e4>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80040ea:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
 80040ee:	f47f ae3f 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80040f2:	4620      	mov	r0, r4
}
 80040f4:	b00e      	add	sp, #56	; 0x38
 80040f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80040fa:	f7ff bc73 	b.w	80039e4 <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80040fe:	0546      	lsls	r6, r0, #21
 8004100:	d5c9      	bpl.n	8004096 <HAL_I2C_EV_IRQHandler+0x38a>
 8004102:	074d      	lsls	r5, r1, #29
 8004104:	f3c1 0280 	ubfx	r2, r1, #2, #1
 8004108:	d4c8      	bmi.n	800409c <HAL_I2C_EV_IRQHandler+0x390>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800410a:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800410e:	2922      	cmp	r1, #34	; 0x22
 8004110:	f47f ae2e 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    tmp = hi2c->XferCount;
 8004114:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8004116:	b289      	uxth	r1, r1
    if (tmp > 3U)
 8004118:	2903      	cmp	r1, #3
 800411a:	f240 81cc 	bls.w	80044b6 <HAL_I2C_EV_IRQHandler+0x7aa>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800411e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8004124:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004126:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004128:	3b01      	subs	r3, #1
 800412a:	b29b      	uxth	r3, r3
 800412c:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 800412e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004130:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8004132:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 8004134:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 8004136:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 8004138:	f47f ae1a 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800413c:	6822      	ldr	r2, [r4, #0]
 800413e:	6853      	ldr	r3, [r2, #4]
 8004140:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004144:	6053      	str	r3, [r2, #4]
 8004146:	e613      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004148:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800414c:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800414e:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004150:	bf16      	itet	ne
 8004152:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004156:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800415a:	b2d2      	uxtbne	r2, r2
 800415c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800415e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004160:	b11a      	cbz	r2, 800416a <HAL_I2C_EV_IRQHandler+0x45e>
 8004162:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004164:	2a00      	cmp	r2, #0
 8004166:	f47f ae20 	bne.w	8003daa <HAL_I2C_EV_IRQHandler+0x9e>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800416a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800416c:	2a00      	cmp	r2, #0
 800416e:	f43f adff 	beq.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 8004172:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004174:	2a00      	cmp	r2, #0
 8004176:	f47f ae18 	bne.w	8003daa <HAL_I2C_EV_IRQHandler+0x9e>
 800417a:	e5f9      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    I2C_ITError(hi2c);
 800417c:	4620      	mov	r0, r4
}
 800417e:	b00e      	add	sp, #56	; 0x38
 8004180:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    I2C_ITError(hi2c);
 8004184:	f7ff bd0c 	b.w	8003ba0 <I2C_ITError>
    if (hi2c->EventCount == 0U)
 8004188:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800418a:	bb4a      	cbnz	r2, 80041e0 <HAL_I2C_EV_IRQHandler+0x4d4>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800418c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800418e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004192:	611a      	str	r2, [r3, #16]
 8004194:	e5ec      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004196:	2201      	movs	r2, #1
 8004198:	62e2      	str	r2, [r4, #44]	; 0x2c
 800419a:	e618      	b.n	8003dce <HAL_I2C_EV_IRQHandler+0xc2>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800419c:	685a      	ldr	r2, [r3, #4]
 800419e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041a2:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80041a4:	062e      	lsls	r6, r5, #24
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80041a6:	ea6f 0195 	mvn.w	r1, r5, lsr #2
    __HAL_UNLOCK(hi2c);
 80041aa:	f04f 0300 	mov.w	r3, #0
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80041ae:	bf54      	ite	pl
 80041b0:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80041b2:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 80041b4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80041b8:	f001 0101 	and.w	r1, r1, #1
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80041bc:	4620      	mov	r0, r4
 80041be:	f7ff fc0b 	bl	80039d8 <HAL_I2C_AddrCallback>
 80041c2:	e5d5      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 80041c4:	08003aad 	.word	0x08003aad
      else if (hi2c->EventCount == 1U)
 80041c8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80041ca:	2a01      	cmp	r2, #1
 80041cc:	f47f add0 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80041d0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80041d2:	11d2      	asrs	r2, r2, #7
 80041d4:	f002 0206 	and.w	r2, r2, #6
 80041d8:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 80041dc:	611a      	str	r2, [r3, #16]
 80041de:	e5c7      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80041e0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80041e2:	f042 0201 	orr.w	r2, r2, #1
 80041e6:	b2d2      	uxtb	r2, r2
 80041e8:	611a      	str	r2, [r3, #16]
 80041ea:	e5c1      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80041ec:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80041ee:	b911      	cbnz	r1, 80041f6 <HAL_I2C_EV_IRQHandler+0x4ea>
 80041f0:	2a40      	cmp	r2, #64	; 0x40
 80041f2:	f000 80a1 	beq.w	8004338 <HAL_I2C_EV_IRQHandler+0x62c>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80041f6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80041f8:	b922      	cbnz	r2, 8004204 <HAL_I2C_EV_IRQHandler+0x4f8>
 80041fa:	6921      	ldr	r1, [r4, #16]
 80041fc:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 8004200:	f000 80a5 	beq.w	800434e <HAL_I2C_EV_IRQHandler+0x642>
      if (hi2c->XferCount == 0U)
 8004204:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004206:	b292      	uxth	r2, r2
 8004208:	2a00      	cmp	r2, #0
 800420a:	d142      	bne.n	8004292 <HAL_I2C_EV_IRQHandler+0x586>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800420c:	9203      	str	r2, [sp, #12]
 800420e:	695a      	ldr	r2, [r3, #20]
 8004210:	9203      	str	r2, [sp, #12]
 8004212:	699a      	ldr	r2, [r3, #24]
 8004214:	9203      	str	r2, [sp, #12]
 8004216:	9a03      	ldr	r2, [sp, #12]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800421e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	6523      	str	r3, [r4, #80]	; 0x50
 8004224:	e5a4      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004226:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004228:	6802      	ldr	r2, [r0, #0]
 800422a:	6852      	ldr	r2, [r2, #4]
 800422c:	b292      	uxth	r2, r2
 800422e:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8004230:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004232:	b292      	uxth	r2, r2
 8004234:	b11a      	cbz	r2, 800423e <HAL_I2C_EV_IRQHandler+0x532>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004236:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004238:	f042 0204 	orr.w	r2, r2, #4
 800423c:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800423e:	685a      	ldr	r2, [r3, #4]
 8004240:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004244:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004246:	f7fe fcf5 	bl	8002c34 <HAL_DMA_GetState>
 800424a:	2801      	cmp	r0, #1
 800424c:	f43f ae8e 	beq.w	8003f6c <HAL_I2C_EV_IRQHandler+0x260>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004250:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004252:	4ba1      	ldr	r3, [pc, #644]	; (80044d8 <HAL_I2C_EV_IRQHandler+0x7cc>)
 8004254:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004256:	f7fe fbeb 	bl	8002a30 <HAL_DMA_Abort_IT>
 800425a:	2800      	cmp	r0, #0
 800425c:	f43f ae86 	beq.w	8003f6c <HAL_I2C_EV_IRQHandler+0x260>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004260:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004262:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004264:	4798      	blx	r3
 8004266:	e681      	b.n	8003f6c <HAL_I2C_EV_IRQHandler+0x260>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004268:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 800426a:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800426c:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800426e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004272:	f7ff fbaf 	bl	80039d4 <HAL_I2C_SlaveRxCpltCallback>
 8004276:	e6a6      	b.n	8003fc6 <HAL_I2C_EV_IRQHandler+0x2ba>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004278:	2300      	movs	r3, #0
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800427a:	4998      	ldr	r1, [pc, #608]	; (80044dc <HAL_I2C_EV_IRQHandler+0x7d0>)
 800427c:	62e1      	str	r1, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 800427e:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8004280:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 8004282:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 8004284:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004288:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800428c:	f7ff fba6 	bl	80039dc <HAL_I2C_ListenCpltCallback>
 8004290:	e56e      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      else if (hi2c->XferCount == 1U)
 8004292:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004294:	b292      	uxth	r2, r2
 8004296:	2a01      	cmp	r2, #1
 8004298:	d076      	beq.n	8004388 <HAL_I2C_EV_IRQHandler+0x67c>
      else if (hi2c->XferCount == 2U)
 800429a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800429c:	b292      	uxth	r2, r2
 800429e:	2a02      	cmp	r2, #2
 80042a0:	f000 80eb 	beq.w	800447a <HAL_I2C_EV_IRQHandler+0x76e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042aa:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	0512      	lsls	r2, r2, #20
 80042b0:	d50e      	bpl.n	80042d0 <HAL_I2C_EV_IRQHandler+0x5c4>
 80042b2:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80042b6:	d007      	beq.n	80042c8 <HAL_I2C_EV_IRQHandler+0x5bc>
 80042b8:	3801      	subs	r0, #1
 80042ba:	281f      	cmp	r0, #31
 80042bc:	d808      	bhi.n	80042d0 <HAL_I2C_EV_IRQHandler+0x5c4>
 80042be:	4a88      	ldr	r2, [pc, #544]	; (80044e0 <HAL_I2C_EV_IRQHandler+0x7d4>)
 80042c0:	fa22 f000 	lsr.w	r0, r2, r0
 80042c4:	07c6      	lsls	r6, r0, #31
 80042c6:	d503      	bpl.n	80042d0 <HAL_I2C_EV_IRQHandler+0x5c4>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80042ce:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d0:	2200      	movs	r2, #0
 80042d2:	9209      	str	r2, [sp, #36]	; 0x24
 80042d4:	695a      	ldr	r2, [r3, #20]
 80042d6:	9209      	str	r2, [sp, #36]	; 0x24
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	9309      	str	r3, [sp, #36]	; 0x24
 80042dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042de:	e79f      	b.n	8004220 <HAL_I2C_EV_IRQHandler+0x514>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042e0:	685a      	ldr	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042e8:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 80042ee:	e6eb      	b.n	80040c8 <HAL_I2C_EV_IRQHandler+0x3bc>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042f0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80042f2:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80042f6:	2a21      	cmp	r2, #33	; 0x21
 80042f8:	f47f ad3a 	bne.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    if (hi2c->XferCount != 0U)
 80042fc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80042fe:	b292      	uxth	r2, r2
 8004300:	2a00      	cmp	r2, #0
 8004302:	f47f aeac 	bne.w	800405e <HAL_I2C_EV_IRQHandler+0x352>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004306:	2908      	cmp	r1, #8
 8004308:	f000 809f 	beq.w	800444a <HAL_I2C_EV_IRQHandler+0x73e>
 800430c:	2920      	cmp	r1, #32
 800430e:	f000 809c 	beq.w	800444a <HAL_I2C_EV_IRQHandler+0x73e>
 8004312:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8004316:	f000 8098 	beq.w	800444a <HAL_I2C_EV_IRQHandler+0x73e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800431a:	6859      	ldr	r1, [r3, #4]
 800431c:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8004320:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004322:	2011      	movs	r0, #17
        hi2c->State = HAL_I2C_STATE_READY;
 8004324:	2320      	movs	r3, #32
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004326:	6320      	str	r0, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004328:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800432c:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 800432e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004332:	f7ff fb49 	bl	80039c8 <HAL_I2C_MasterTxCpltCallback>
 8004336:	e51b      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004338:	9101      	str	r1, [sp, #4]
 800433a:	695a      	ldr	r2, [r3, #20]
 800433c:	9201      	str	r2, [sp, #4]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	9301      	str	r3, [sp, #4]
 8004342:	9b01      	ldr	r3, [sp, #4]
 8004344:	e514      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004346:	2a21      	cmp	r2, #33	; 0x21
 8004348:	f43f adcb 	beq.w	8003ee2 <HAL_I2C_EV_IRQHandler+0x1d6>
 800434c:	e5c3      	b.n	8003ed6 <HAL_I2C_EV_IRQHandler+0x1ca>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800434e:	9202      	str	r2, [sp, #8]
 8004350:	695a      	ldr	r2, [r3, #20]
 8004352:	9202      	str	r2, [sp, #8]
 8004354:	699a      	ldr	r2, [r3, #24]
 8004356:	9202      	str	r2, [sp, #8]
 8004358:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004360:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004362:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8004364:	3301      	adds	r3, #1
 8004366:	6523      	str	r3, [r4, #80]	; 0x50
 8004368:	e502      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800436a:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800436c:	2904      	cmp	r1, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800436e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004372:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004374:	f43f aea5 	beq.w	80040c2 <HAL_I2C_EV_IRQHandler+0x3b6>
 8004378:	2902      	cmp	r1, #2
 800437a:	f43f aea2 	beq.w	80040c2 <HAL_I2C_EV_IRQHandler+0x3b6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004384:	601a      	str	r2, [r3, #0]
 8004386:	e69c      	b.n	80040c2 <HAL_I2C_EV_IRQHandler+0x3b6>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004388:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 800438c:	f000 8103 	beq.w	8004596 <HAL_I2C_EV_IRQHandler+0x88a>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004390:	2808      	cmp	r0, #8
 8004392:	f000 80d1 	beq.w	8004538 <HAL_I2C_EV_IRQHandler+0x82c>
 8004396:	2820      	cmp	r0, #32
 8004398:	f000 80ce 	beq.w	8004538 <HAL_I2C_EV_IRQHandler+0x82c>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800439c:	2d12      	cmp	r5, #18
 800439e:	f000 813d 	beq.w	800461c <HAL_I2C_EV_IRQHandler+0x910>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80043a2:	2810      	cmp	r0, #16
 80043a4:	f200 813c 	bhi.w	8004620 <HAL_I2C_EV_IRQHandler+0x914>
 80043a8:	4a4e      	ldr	r2, [pc, #312]	; (80044e4 <HAL_I2C_EV_IRQHandler+0x7d8>)
 80043aa:	fa22 f000 	lsr.w	r0, r2, r0
 80043ae:	07c1      	lsls	r1, r0, #31
 80043b0:	f140 8136 	bpl.w	8004620 <HAL_I2C_EV_IRQHandler+0x914>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043ba:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043bc:	2200      	movs	r2, #0
 80043be:	9206      	str	r2, [sp, #24]
 80043c0:	695a      	ldr	r2, [r3, #20]
 80043c2:	9206      	str	r2, [sp, #24]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	9306      	str	r3, [sp, #24]
 80043c8:	9b06      	ldr	r3, [sp, #24]
 80043ca:	e729      	b.n	8004220 <HAL_I2C_EV_IRQHandler+0x514>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043d2:	605a      	str	r2, [r3, #4]
 80043d4:	e4cc      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80043d6:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043d8:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80043da:	f000 80d8 	beq.w	800458e <HAL_I2C_EV_IRQHandler+0x882>
 80043de:	2910      	cmp	r1, #16
 80043e0:	f000 80d5 	beq.w	800458e <HAL_I2C_EV_IRQHandler+0x882>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80043e4:	2904      	cmp	r1, #4
 80043e6:	f000 810a 	beq.w	80045fe <HAL_I2C_EV_IRQHandler+0x8f2>
 80043ea:	2902      	cmp	r1, #2
 80043ec:	f000 8107 	beq.w	80045fe <HAL_I2C_EV_IRQHandler+0x8f2>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043f4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 80043fc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80043fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004400:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 8004402:	3b01      	subs	r3, #1
 8004404:	b29b      	uxth	r3, r3
 8004406:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004408:	690b      	ldr	r3, [r1, #16]
    hi2c->pBuffPtr++;
 800440a:	1c51      	adds	r1, r2, #1
 800440c:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800440e:	7053      	strb	r3, [r2, #1]
    hi2c->XferCount--;
 8004410:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004412:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 8004414:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8004416:	3b01      	subs	r3, #1
 8004418:	b29b      	uxth	r3, r3
 800441a:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800441c:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 800441e:	3201      	adds	r2, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004420:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->State = HAL_I2C_STATE_READY;
 8004424:	2020      	movs	r0, #32
    hi2c->pBuffPtr++;
 8004426:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004428:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800442a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800442e:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8004432:	2b40      	cmp	r3, #64	; 0x40
 8004434:	f000 80c3 	beq.w	80045be <HAL_I2C_EV_IRQHandler+0x8b2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004438:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800443a:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800443c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004440:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004442:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004444:	f7ff fac2 	bl	80039cc <HAL_I2C_MasterRxCpltCallback>
 8004448:	e492      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800444a:	6859      	ldr	r1, [r3, #4]
 800444c:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8004450:	6059      	str	r1, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004452:	6819      	ldr	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004454:	2200      	movs	r2, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8004456:	2020      	movs	r0, #32
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004458:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800445c:	6019      	str	r1, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800445e:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004460:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004464:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004468:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800446c:	2b40      	cmp	r3, #64	; 0x40
          HAL_I2C_MemTxCpltCallback(hi2c);
 800446e:	4620      	mov	r0, r4
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004470:	f47f af5f 	bne.w	8004332 <HAL_I2C_EV_IRQHandler+0x626>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004474:	f7ff fab4 	bl	80039e0 <HAL_I2C_MemTxCpltCallback>
 8004478:	e47a      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800447a:	2810      	cmp	r0, #16
 800447c:	f240 80a8 	bls.w	80045d0 <HAL_I2C_EV_IRQHandler+0x8c4>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004486:	601a      	str	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800448e:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004490:	685a      	ldr	r2, [r3, #4]
 8004492:	0516      	lsls	r6, r2, #20
 8004494:	d507      	bpl.n	80044a6 <HAL_I2C_EV_IRQHandler+0x79a>
 8004496:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 800449a:	f040 80a6 	bne.w	80045ea <HAL_I2C_EV_IRQHandler+0x8de>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80044a4:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a6:	2200      	movs	r2, #0
 80044a8:	9208      	str	r2, [sp, #32]
 80044aa:	695a      	ldr	r2, [r3, #20]
 80044ac:	9208      	str	r2, [sp, #32]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	9308      	str	r3, [sp, #32]
 80044b2:	9b08      	ldr	r3, [sp, #32]
 80044b4:	e6b4      	b.n	8004220 <HAL_I2C_EV_IRQHandler+0x514>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80044b6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80044b8:	2802      	cmp	r0, #2
 80044ba:	d087      	beq.n	80043cc <HAL_I2C_EV_IRQHandler+0x6c0>
 80044bc:	2901      	cmp	r1, #1
 80044be:	d885      	bhi.n	80043cc <HAL_I2C_EV_IRQHandler+0x6c0>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80044c0:	4909      	ldr	r1, [pc, #36]	; (80044e8 <HAL_I2C_EV_IRQHandler+0x7dc>)
  __IO uint32_t count = 0U;
 80044c2:	920b      	str	r2, [sp, #44]	; 0x2c
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80044c4:	6809      	ldr	r1, [r1, #0]
 80044c6:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80044ca:	fbb1 f1f0 	udiv	r1, r1, r0
 80044ce:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80044d2:	910b      	str	r1, [sp, #44]	; 0x2c
 80044d4:	e00f      	b.n	80044f6 <HAL_I2C_EV_IRQHandler+0x7ea>
 80044d6:	bf00      	nop
 80044d8:	08003aad 	.word	0x08003aad
 80044dc:	ffff0000 	.word	0xffff0000
 80044e0:	80008081 	.word	0x80008081
 80044e4:	00010014 	.word	0x00010014
 80044e8:	20000030 	.word	0x20000030
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 80044f2:	f000 809a 	beq.w	800462a <HAL_I2C_EV_IRQHandler+0x91e>
    count--;
 80044f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80044f8:	3a01      	subs	r2, #1
 80044fa:	920b      	str	r2, [sp, #44]	; 0x2c
    if (count == 0U)
 80044fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80044fe:	2900      	cmp	r1, #0
 8004500:	d1f4      	bne.n	80044ec <HAL_I2C_EV_IRQHandler+0x7e0>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004502:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004504:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004506:	f042 0220 	orr.w	r2, r2, #32
 800450a:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004512:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 8004518:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 800451a:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800451c:	3b01      	subs	r3, #1
        hi2c->pBuffPtr++;
 800451e:	3201      	adds	r2, #1
        hi2c->XferCount--;
 8004520:	b29b      	uxth	r3, r3
        hi2c->State = HAL_I2C_STATE_READY;
 8004522:	2020      	movs	r0, #32
        hi2c->XferCount--;
 8004524:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 8004526:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8004528:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        HAL_I2C_ErrorCallback(hi2c);
 800452c:	4620      	mov	r0, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800452e:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004532:	f7ff fab7 	bl	8003aa4 <HAL_I2C_ErrorCallback>
 8004536:	e41b      	b.n	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004538:	681a      	ldr	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800453a:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800453c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004540:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004542:	9107      	str	r1, [sp, #28]
 8004544:	695a      	ldr	r2, [r3, #20]
 8004546:	9207      	str	r2, [sp, #28]
 8004548:	699a      	ldr	r2, [r3, #24]
 800454a:	9207      	str	r2, [sp, #28]
 800454c:	9a07      	ldr	r2, [sp, #28]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	e663      	b.n	8004220 <HAL_I2C_EV_IRQHandler+0x514>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004558:	2d08      	cmp	r5, #8
 800455a:	f43f af76 	beq.w	800444a <HAL_I2C_EV_IRQHandler+0x73e>
 800455e:	2d20      	cmp	r5, #32
 8004560:	f43f af73 	beq.w	800444a <HAL_I2C_EV_IRQHandler+0x73e>
 8004564:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 8004568:	f43f af6f 	beq.w	800444a <HAL_I2C_EV_IRQHandler+0x73e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004572:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004574:	2011      	movs	r0, #17
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004576:	2100      	movs	r1, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8004578:	2320      	movs	r3, #32
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800457a:	6320      	str	r0, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800457c:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004580:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 8004582:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004586:	f7ff fa1f 	bl	80039c8 <HAL_I2C_MasterTxCpltCallback>
 800458a:	f7ff bbf1 	b.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800458e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	e72f      	b.n	80043f6 <HAL_I2C_EV_IRQHandler+0x6ea>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800459c:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800459e:	685a      	ldr	r2, [r3, #4]
 80045a0:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80045a4:	d02f      	beq.n	8004606 <HAL_I2C_EV_IRQHandler+0x8fa>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045a6:	681a      	ldr	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045a8:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045ae:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045b0:	9104      	str	r1, [sp, #16]
 80045b2:	695a      	ldr	r2, [r3, #20]
 80045b4:	9204      	str	r2, [sp, #16]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	9304      	str	r3, [sp, #16]
 80045ba:	9b04      	ldr	r3, [sp, #16]
 80045bc:	e630      	b.n	8004220 <HAL_I2C_EV_IRQHandler+0x514>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045be:	2300      	movs	r3, #0
 80045c0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 80045c4:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 80045c6:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80045c8:	f7ff fa6a 	bl	8003aa0 <HAL_I2C_MemRxCpltCallback>
 80045cc:	f7ff bbd0 	b.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80045d0:	4a27      	ldr	r2, [pc, #156]	; (8004670 <HAL_I2C_EV_IRQHandler+0x964>)
 80045d2:	40c2      	lsrs	r2, r0
 80045d4:	07d2      	lsls	r2, r2, #31
 80045d6:	f57f af53 	bpl.w	8004480 <HAL_I2C_EV_IRQHandler+0x774>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80045e0:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80045e2:	685a      	ldr	r2, [r3, #4]
 80045e4:	0515      	lsls	r5, r2, #20
 80045e6:	f57f af5e 	bpl.w	80044a6 <HAL_I2C_EV_IRQHandler+0x79a>
 80045ea:	3801      	subs	r0, #1
 80045ec:	281f      	cmp	r0, #31
 80045ee:	f63f af5a 	bhi.w	80044a6 <HAL_I2C_EV_IRQHandler+0x79a>
 80045f2:	4a20      	ldr	r2, [pc, #128]	; (8004674 <HAL_I2C_EV_IRQHandler+0x968>)
 80045f4:	40c2      	lsrs	r2, r0
 80045f6:	07d1      	lsls	r1, r2, #31
 80045f8:	f57f af55 	bpl.w	80044a6 <HAL_I2C_EV_IRQHandler+0x79a>
 80045fc:	e74f      	b.n	800449e <HAL_I2C_EV_IRQHandler+0x792>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004602:	601a      	str	r2, [r3, #0]
 8004604:	e6f7      	b.n	80043f6 <HAL_I2C_EV_IRQHandler+0x6ea>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004606:	9205      	str	r2, [sp, #20]
 8004608:	695a      	ldr	r2, [r3, #20]
 800460a:	9205      	str	r2, [sp, #20]
 800460c:	699a      	ldr	r2, [r3, #24]
 800460e:	9205      	str	r2, [sp, #20]
 8004610:	9a05      	ldr	r2, [sp, #20]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004618:	601a      	str	r2, [r3, #0]
 800461a:	e601      	b.n	8004220 <HAL_I2C_EV_IRQHandler+0x514>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800461c:	2801      	cmp	r0, #1
 800461e:	d18b      	bne.n	8004538 <HAL_I2C_EV_IRQHandler+0x82c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	e6c8      	b.n	80043bc <HAL_I2C_EV_IRQHandler+0x6b0>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800462a:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800462c:	6a60      	ldr	r0, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800462e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004632:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004634:	6859      	ldr	r1, [r3, #4]
 8004636:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800463a:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 8004640:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004642:	3b01      	subs	r3, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8004644:	2120      	movs	r1, #32
        hi2c->XferCount--;
 8004646:	b29b      	uxth	r3, r3
 8004648:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800464a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->pBuffPtr++;
 800464e:	6a63      	ldr	r3, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004650:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 8004654:	3301      	adds	r3, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004656:	2940      	cmp	r1, #64	; 0x40
        hi2c->pBuffPtr++;
 8004658:	6263      	str	r3, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800465a:	f47f aeee 	bne.w	800443a <HAL_I2C_EV_IRQHandler+0x72e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800465e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004662:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 8004664:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004666:	f7ff fa1b 	bl	8003aa0 <HAL_I2C_MemRxCpltCallback>
 800466a:	f7ff bb81 	b.w	8003d70 <HAL_I2C_EV_IRQHandler+0x64>
 800466e:	bf00      	nop
 8004670:	00010014 	.word	0x00010014
 8004674:	80008081 	.word	0x80008081

08004678 <HAL_I2C_ER_IRQHandler>:
{
 8004678:	b530      	push	{r4, r5, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800467a:	6803      	ldr	r3, [r0, #0]
 800467c:	695c      	ldr	r4, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800467e:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004680:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004684:	05e5      	lsls	r5, r4, #23
{
 8004686:	b083      	sub	sp, #12
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004688:	fa5f fc81 	uxtb.w	ip, r1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800468c:	d533      	bpl.n	80046f6 <HAL_I2C_ER_IRQHandler+0x7e>
 800468e:	05d1      	lsls	r1, r2, #23
 8004690:	ea4f 2e12 	mov.w	lr, r2, lsr #8
 8004694:	d52f      	bpl.n	80046f6 <HAL_I2C_ER_IRQHandler+0x7e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004696:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800469a:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800469c:	05a2      	lsls	r2, r4, #22
 800469e:	d43c      	bmi.n	800471a <HAL_I2C_ER_IRQHandler+0xa2>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80046a0:	0562      	lsls	r2, r4, #21
 80046a2:	d572      	bpl.n	800478a <HAL_I2C_ER_IRQHandler+0x112>
    error |= HAL_I2C_ERROR_BERR;
 80046a4:	2101      	movs	r1, #1
    tmp2 = hi2c->XferCount;
 80046a6:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
    tmp3 = hi2c->State;
 80046a8:	f890 e03d 	ldrb.w	lr, [r0, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 80046ac:	6b05      	ldr	r5, [r0, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80046ae:	f1bc 0f20 	cmp.w	ip, #32
    tmp2 = hi2c->XferCount;
 80046b2:	b292      	uxth	r2, r2
    tmp3 = hi2c->State;
 80046b4:	fa5f fe8e 	uxtb.w	lr, lr
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80046b8:	d03d      	beq.n	8004736 <HAL_I2C_ER_IRQHandler+0xbe>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80046be:	f1bc 0f10 	cmp.w	ip, #16
      error |= HAL_I2C_ERROR_AF;
 80046c2:	f041 0104 	orr.w	r1, r1, #4
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046c6:	615a      	str	r2, [r3, #20]
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80046c8:	d002      	beq.n	80046d0 <HAL_I2C_ER_IRQHandler+0x58>
 80046ca:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
 80046ce:	d103      	bne.n	80046d8 <HAL_I2C_ER_IRQHandler+0x60>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046d6:	601a      	str	r2, [r3, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80046d8:	0522      	lsls	r2, r4, #20
 80046da:	d504      	bpl.n	80046e6 <HAL_I2C_ER_IRQHandler+0x6e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80046dc:	f46f 6200 	mvn.w	r2, #2048	; 0x800
    error |= HAL_I2C_ERROR_OVR;
 80046e0:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80046e4:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode |= error;
 80046e6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80046e8:	4319      	orrs	r1, r3
 80046ea:	6401      	str	r1, [r0, #64]	; 0x40
}
 80046ec:	b003      	add	sp, #12
 80046ee:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    I2C_ITError(hi2c);
 80046f2:	f7ff ba55 	b.w	8003ba0 <I2C_ITError>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80046f6:	05a5      	lsls	r5, r4, #22
 80046f8:	d503      	bpl.n	8004702 <HAL_I2C_ER_IRQHandler+0x8a>
 80046fa:	05d1      	lsls	r1, r2, #23
 80046fc:	ea4f 2e12 	mov.w	lr, r2, lsr #8
 8004700:	d417      	bmi.n	8004732 <HAL_I2C_ER_IRQHandler+0xba>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004702:	0565      	lsls	r5, r4, #21
 8004704:	f3c4 2180 	ubfx	r1, r4, #10, #1
 8004708:	d403      	bmi.n	8004712 <HAL_I2C_ER_IRQHandler+0x9a>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800470a:	0524      	lsls	r4, r4, #20
 800470c:	d434      	bmi.n	8004778 <HAL_I2C_ER_IRQHandler+0x100>
}
 800470e:	b003      	add	sp, #12
 8004710:	bd30      	pop	{r4, r5, pc}
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004712:	05d1      	lsls	r1, r2, #23
 8004714:	d5fb      	bpl.n	800470e <HAL_I2C_ER_IRQHandler+0x96>
 8004716:	2100      	movs	r1, #0
 8004718:	e7c5      	b.n	80046a6 <HAL_I2C_ER_IRQHandler+0x2e>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800471a:	2103      	movs	r1, #3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800471c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004720:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004722:	0562      	lsls	r2, r4, #21
 8004724:	d4bf      	bmi.n	80046a6 <HAL_I2C_ER_IRQHandler+0x2e>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004726:	0524      	lsls	r4, r4, #20
 8004728:	d5dd      	bpl.n	80046e6 <HAL_I2C_ER_IRQHandler+0x6e>
 800472a:	f01e 0f01 	tst.w	lr, #1
 800472e:	d1d5      	bne.n	80046dc <HAL_I2C_ER_IRQHandler+0x64>
 8004730:	e7d9      	b.n	80046e6 <HAL_I2C_ER_IRQHandler+0x6e>
 8004732:	2102      	movs	r1, #2
 8004734:	e7f2      	b.n	800471c <HAL_I2C_ER_IRQHandler+0xa4>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004736:	b9ca      	cbnz	r2, 800476c <HAL_I2C_ER_IRQHandler+0xf4>
 8004738:	f00e 02f7 	and.w	r2, lr, #247	; 0xf7
 800473c:	2a21      	cmp	r2, #33	; 0x21
 800473e:	d004      	beq.n	800474a <HAL_I2C_ER_IRQHandler+0xd2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004740:	f1be 0f28 	cmp.w	lr, #40	; 0x28
 8004744:	d112      	bne.n	800476c <HAL_I2C_ER_IRQHandler+0xf4>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004746:	2d21      	cmp	r5, #33	; 0x21
 8004748:	d110      	bne.n	800476c <HAL_I2C_ER_IRQHandler+0xf4>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800474a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800474e:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004750:	2d08      	cmp	r5, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004752:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004754:	d01e      	beq.n	8004794 <HAL_I2C_ER_IRQHandler+0x11c>
 8004756:	2d20      	cmp	r5, #32
 8004758:	d01c      	beq.n	8004794 <HAL_I2C_ER_IRQHandler+0x11c>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800475a:	2a21      	cmp	r2, #33	; 0x21
 800475c:	d037      	beq.n	80047ce <HAL_I2C_ER_IRQHandler+0x156>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800475e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004762:	615a      	str	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004764:	0525      	lsls	r5, r4, #20
 8004766:	d50c      	bpl.n	8004782 <HAL_I2C_ER_IRQHandler+0x10a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004768:	6803      	ldr	r3, [r0, #0]
 800476a:	e7b7      	b.n	80046dc <HAL_I2C_ER_IRQHandler+0x64>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800476c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004770:	615a      	str	r2, [r3, #20]
      error |= HAL_I2C_ERROR_AF;
 8004772:	f041 0104 	orr.w	r1, r1, #4
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004776:	e7af      	b.n	80046d8 <HAL_I2C_ER_IRQHandler+0x60>
 8004778:	ea4f 2e12 	mov.w	lr, r2, lsr #8
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800477c:	f01e 0f01 	tst.w	lr, #1
 8004780:	d1ac      	bne.n	80046dc <HAL_I2C_ER_IRQHandler+0x64>
  if (error != HAL_I2C_ERROR_NONE)
 8004782:	2900      	cmp	r1, #0
 8004784:	d1af      	bne.n	80046e6 <HAL_I2C_ER_IRQHandler+0x6e>
}
 8004786:	b003      	add	sp, #12
 8004788:	bd30      	pop	{r4, r5, pc}
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800478a:	0525      	lsls	r5, r4, #20
    error |= HAL_I2C_ERROR_BERR;
 800478c:	f04f 0101 	mov.w	r1, #1
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004790:	d4f4      	bmi.n	800477c <HAL_I2C_ER_IRQHandler+0x104>
 8004792:	e7a8      	b.n	80046e6 <HAL_I2C_ER_IRQHandler+0x6e>
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004794:	2a28      	cmp	r2, #40	; 0x28
 8004796:	d1e0      	bne.n	800475a <HAL_I2C_ER_IRQHandler+0xe2>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004798:	4a1a      	ldr	r2, [pc, #104]	; (8004804 <HAL_I2C_ER_IRQHandler+0x18c>)
 800479a:	62c2      	str	r2, [r0, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800479c:	685a      	ldr	r2, [r3, #4]
 800479e:	9101      	str	r1, [sp, #4]
 80047a0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80047a4:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047aa:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ac:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80047ae:	9000      	str	r0, [sp, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047b4:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80047b6:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 80047b8:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80047ba:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80047bc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80047c0:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80047c4:	f7ff f90a 	bl	80039dc <HAL_I2C_ListenCpltCallback>
 80047c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047cc:	e7ca      	b.n	8004764 <HAL_I2C_ER_IRQHandler+0xec>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80047ce:	4d0d      	ldr	r5, [pc, #52]	; (8004804 <HAL_I2C_ER_IRQHandler+0x18c>)
 80047d0:	62c5      	str	r5, [r0, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047d2:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80047d4:	2220      	movs	r2, #32
 80047d6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80047da:	2200      	movs	r2, #0
 80047dc:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047e0:	685a      	ldr	r2, [r3, #4]
 80047e2:	9101      	str	r1, [sp, #4]
 80047e4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80047e8:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047ee:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047f0:	681a      	ldr	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047f2:	9000      	str	r0, [sp, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047f8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047fa:	f7ff f8e9 	bl	80039d0 <HAL_I2C_SlaveTxCpltCallback>
 80047fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004802:	e7af      	b.n	8004764 <HAL_I2C_ER_IRQHandler+0xec>
 8004804:	ffff0000 	.word	0xffff0000

08004808 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004808:	2800      	cmp	r0, #0
 800480a:	f000 81a2 	beq.w	8004b52 <HAL_RCC_OscConfig+0x34a>
{
 800480e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004812:	6803      	ldr	r3, [r0, #0]
 8004814:	07dd      	lsls	r5, r3, #31
{
 8004816:	b082      	sub	sp, #8
 8004818:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800481a:	d52f      	bpl.n	800487c <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800481c:	499e      	ldr	r1, [pc, #632]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 800481e:	688a      	ldr	r2, [r1, #8]
 8004820:	f002 020c 	and.w	r2, r2, #12
 8004824:	2a04      	cmp	r2, #4
 8004826:	f000 80ed 	beq.w	8004a04 <HAL_RCC_OscConfig+0x1fc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800482a:	688a      	ldr	r2, [r1, #8]
 800482c:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004830:	2a08      	cmp	r2, #8
 8004832:	f000 80e3 	beq.w	80049fc <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004836:	6863      	ldr	r3, [r4, #4]
 8004838:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800483c:	f000 80ec 	beq.w	8004a18 <HAL_RCC_OscConfig+0x210>
 8004840:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004844:	f000 8175 	beq.w	8004b32 <HAL_RCC_OscConfig+0x32a>
 8004848:	4d93      	ldr	r5, [pc, #588]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 800484a:	682a      	ldr	r2, [r5, #0]
 800484c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004850:	602a      	str	r2, [r5, #0]
 8004852:	682a      	ldr	r2, [r5, #0]
 8004854:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004858:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800485a:	2b00      	cmp	r3, #0
 800485c:	f040 80e1 	bne.w	8004a22 <HAL_RCC_OscConfig+0x21a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004860:	f7fd ff7e 	bl	8002760 <HAL_GetTick>
 8004864:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004866:	e005      	b.n	8004874 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004868:	f7fd ff7a 	bl	8002760 <HAL_GetTick>
 800486c:	1b80      	subs	r0, r0, r6
 800486e:	2864      	cmp	r0, #100	; 0x64
 8004870:	f200 8101 	bhi.w	8004a76 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004874:	682b      	ldr	r3, [r5, #0]
 8004876:	039b      	lsls	r3, r3, #14
 8004878:	d4f6      	bmi.n	8004868 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800487a:	6823      	ldr	r3, [r4, #0]
 800487c:	079f      	lsls	r7, r3, #30
 800487e:	d528      	bpl.n	80048d2 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004880:	4a85      	ldr	r2, [pc, #532]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 8004882:	6891      	ldr	r1, [r2, #8]
 8004884:	f011 0f0c 	tst.w	r1, #12
 8004888:	f000 8090 	beq.w	80049ac <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800488c:	6891      	ldr	r1, [r2, #8]
 800488e:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004892:	2908      	cmp	r1, #8
 8004894:	f000 8086 	beq.w	80049a4 <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004898:	68e3      	ldr	r3, [r4, #12]
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 810e 	beq.w	8004abc <HAL_RCC_OscConfig+0x2b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048a0:	4b7e      	ldr	r3, [pc, #504]	; (8004a9c <HAL_RCC_OscConfig+0x294>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048a2:	4e7d      	ldr	r6, [pc, #500]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_ENABLE();
 80048a4:	2201      	movs	r2, #1
 80048a6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80048a8:	f7fd ff5a 	bl	8002760 <HAL_GetTick>
 80048ac:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ae:	e005      	b.n	80048bc <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048b0:	f7fd ff56 	bl	8002760 <HAL_GetTick>
 80048b4:	1b40      	subs	r0, r0, r5
 80048b6:	2802      	cmp	r0, #2
 80048b8:	f200 80dd 	bhi.w	8004a76 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048bc:	6833      	ldr	r3, [r6, #0]
 80048be:	0798      	lsls	r0, r3, #30
 80048c0:	d5f6      	bpl.n	80048b0 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048c2:	6833      	ldr	r3, [r6, #0]
 80048c4:	6922      	ldr	r2, [r4, #16]
 80048c6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80048ca:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80048ce:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048d0:	6823      	ldr	r3, [r4, #0]
 80048d2:	071a      	lsls	r2, r3, #28
 80048d4:	d451      	bmi.n	800497a <HAL_RCC_OscConfig+0x172>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048d6:	0758      	lsls	r0, r3, #29
 80048d8:	d52f      	bpl.n	800493a <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048da:	4a6f      	ldr	r2, [pc, #444]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 80048dc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80048de:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 80048e2:	d07f      	beq.n	80049e4 <HAL_RCC_OscConfig+0x1dc>
    FlagStatus       pwrclkchanged = RESET;
 80048e4:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048e6:	4e6e      	ldr	r6, [pc, #440]	; (8004aa0 <HAL_RCC_OscConfig+0x298>)
 80048e8:	6833      	ldr	r3, [r6, #0]
 80048ea:	05d9      	lsls	r1, r3, #23
 80048ec:	f140 80b3 	bpl.w	8004a56 <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048f0:	68a3      	ldr	r3, [r4, #8]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	f000 80c3 	beq.w	8004a7e <HAL_RCC_OscConfig+0x276>
 80048f8:	2b05      	cmp	r3, #5
 80048fa:	f000 812c 	beq.w	8004b56 <HAL_RCC_OscConfig+0x34e>
 80048fe:	4e66      	ldr	r6, [pc, #408]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 8004900:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8004902:	f022 0201 	bic.w	r2, r2, #1
 8004906:	6732      	str	r2, [r6, #112]	; 0x70
 8004908:	6f32      	ldr	r2, [r6, #112]	; 0x70
 800490a:	f022 0204 	bic.w	r2, r2, #4
 800490e:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004910:	2b00      	cmp	r3, #0
 8004912:	f040 80b9 	bne.w	8004a88 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004916:	f7fd ff23 	bl	8002760 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800491a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800491e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004920:	e005      	b.n	800492e <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004922:	f7fd ff1d 	bl	8002760 <HAL_GetTick>
 8004926:	1bc0      	subs	r0, r0, r7
 8004928:	4540      	cmp	r0, r8
 800492a:	f200 80a4 	bhi.w	8004a76 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800492e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8004930:	0798      	lsls	r0, r3, #30
 8004932:	d4f6      	bmi.n	8004922 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004934:	2d00      	cmp	r5, #0
 8004936:	f040 8106 	bne.w	8004b46 <HAL_RCC_OscConfig+0x33e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800493a:	69a0      	ldr	r0, [r4, #24]
 800493c:	b1c8      	cbz	r0, 8004972 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800493e:	4d56      	ldr	r5, [pc, #344]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 8004940:	68ab      	ldr	r3, [r5, #8]
 8004942:	f003 030c 	and.w	r3, r3, #12
 8004946:	2b08      	cmp	r3, #8
 8004948:	f000 80c9 	beq.w	8004ade <HAL_RCC_OscConfig+0x2d6>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800494c:	4b53      	ldr	r3, [pc, #332]	; (8004a9c <HAL_RCC_OscConfig+0x294>)
 800494e:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004950:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8004952:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004954:	f000 8109 	beq.w	8004b6a <HAL_RCC_OscConfig+0x362>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004958:	f7fd ff02 	bl	8002760 <HAL_GetTick>
 800495c:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800495e:	e005      	b.n	800496c <HAL_RCC_OscConfig+0x164>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004960:	f7fd fefe 	bl	8002760 <HAL_GetTick>
 8004964:	1b00      	subs	r0, r0, r4
 8004966:	2802      	cmp	r0, #2
 8004968:	f200 8085 	bhi.w	8004a76 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496c:	682b      	ldr	r3, [r5, #0]
 800496e:	019b      	lsls	r3, r3, #6
 8004970:	d4f6      	bmi.n	8004960 <HAL_RCC_OscConfig+0x158>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004972:	2000      	movs	r0, #0
}
 8004974:	b002      	add	sp, #8
 8004976:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800497a:	6963      	ldr	r3, [r4, #20]
 800497c:	b30b      	cbz	r3, 80049c2 <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 800497e:	4b47      	ldr	r3, [pc, #284]	; (8004a9c <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004980:	4e45      	ldr	r6, [pc, #276]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_ENABLE();
 8004982:	2201      	movs	r2, #1
 8004984:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8004988:	f7fd feea 	bl	8002760 <HAL_GetTick>
 800498c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800498e:	e004      	b.n	800499a <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004990:	f7fd fee6 	bl	8002760 <HAL_GetTick>
 8004994:	1b40      	subs	r0, r0, r5
 8004996:	2802      	cmp	r0, #2
 8004998:	d86d      	bhi.n	8004a76 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800499a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800499c:	079b      	lsls	r3, r3, #30
 800499e:	d5f7      	bpl.n	8004990 <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049a0:	6823      	ldr	r3, [r4, #0]
 80049a2:	e798      	b.n	80048d6 <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049a4:	6852      	ldr	r2, [r2, #4]
 80049a6:	0256      	lsls	r6, r2, #9
 80049a8:	f53f af76 	bmi.w	8004898 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ac:	4a3a      	ldr	r2, [pc, #232]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 80049ae:	6812      	ldr	r2, [r2, #0]
 80049b0:	0795      	lsls	r5, r2, #30
 80049b2:	d544      	bpl.n	8004a3e <HAL_RCC_OscConfig+0x236>
 80049b4:	68e2      	ldr	r2, [r4, #12]
 80049b6:	2a01      	cmp	r2, #1
 80049b8:	d041      	beq.n	8004a3e <HAL_RCC_OscConfig+0x236>
        return HAL_ERROR;
 80049ba:	2001      	movs	r0, #1
}
 80049bc:	b002      	add	sp, #8
 80049be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80049c2:	4a36      	ldr	r2, [pc, #216]	; (8004a9c <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049c4:	4e34      	ldr	r6, [pc, #208]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_DISABLE();
 80049c6:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 80049ca:	f7fd fec9 	bl	8002760 <HAL_GetTick>
 80049ce:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049d0:	e004      	b.n	80049dc <HAL_RCC_OscConfig+0x1d4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049d2:	f7fd fec5 	bl	8002760 <HAL_GetTick>
 80049d6:	1b40      	subs	r0, r0, r5
 80049d8:	2802      	cmp	r0, #2
 80049da:	d84c      	bhi.n	8004a76 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049dc:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80049de:	079f      	lsls	r7, r3, #30
 80049e0:	d4f7      	bmi.n	80049d2 <HAL_RCC_OscConfig+0x1ca>
 80049e2:	e7dd      	b.n	80049a0 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 80049e4:	9301      	str	r3, [sp, #4]
 80049e6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80049e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ec:	6413      	str	r3, [r2, #64]	; 0x40
 80049ee:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80049f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f4:	9301      	str	r3, [sp, #4]
 80049f6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80049f8:	2501      	movs	r5, #1
 80049fa:	e774      	b.n	80048e6 <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049fc:	684a      	ldr	r2, [r1, #4]
 80049fe:	0250      	lsls	r0, r2, #9
 8004a00:	f57f af19 	bpl.w	8004836 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a04:	4a24      	ldr	r2, [pc, #144]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 8004a06:	6812      	ldr	r2, [r2, #0]
 8004a08:	0391      	lsls	r1, r2, #14
 8004a0a:	f57f af37 	bpl.w	800487c <HAL_RCC_OscConfig+0x74>
 8004a0e:	6862      	ldr	r2, [r4, #4]
 8004a10:	2a00      	cmp	r2, #0
 8004a12:	f47f af33 	bne.w	800487c <HAL_RCC_OscConfig+0x74>
 8004a16:	e7d0      	b.n	80049ba <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a18:	4a1f      	ldr	r2, [pc, #124]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 8004a1a:	6813      	ldr	r3, [r2, #0]
 8004a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a20:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004a22:	f7fd fe9d 	bl	8002760 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a26:	4e1c      	ldr	r6, [pc, #112]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 8004a28:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a2a:	e004      	b.n	8004a36 <HAL_RCC_OscConfig+0x22e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a2c:	f7fd fe98 	bl	8002760 <HAL_GetTick>
 8004a30:	1b40      	subs	r0, r0, r5
 8004a32:	2864      	cmp	r0, #100	; 0x64
 8004a34:	d81f      	bhi.n	8004a76 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a36:	6833      	ldr	r3, [r6, #0]
 8004a38:	039a      	lsls	r2, r3, #14
 8004a3a:	d5f7      	bpl.n	8004a2c <HAL_RCC_OscConfig+0x224>
 8004a3c:	e71d      	b.n	800487a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a3e:	4916      	ldr	r1, [pc, #88]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 8004a40:	6920      	ldr	r0, [r4, #16]
 8004a42:	680a      	ldr	r2, [r1, #0]
 8004a44:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8004a48:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8004a4c:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a4e:	071a      	lsls	r2, r3, #28
 8004a50:	f57f af41 	bpl.w	80048d6 <HAL_RCC_OscConfig+0xce>
 8004a54:	e791      	b.n	800497a <HAL_RCC_OscConfig+0x172>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a56:	6833      	ldr	r3, [r6, #0]
 8004a58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a5c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004a5e:	f7fd fe7f 	bl	8002760 <HAL_GetTick>
 8004a62:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a64:	6833      	ldr	r3, [r6, #0]
 8004a66:	05da      	lsls	r2, r3, #23
 8004a68:	f53f af42 	bmi.w	80048f0 <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a6c:	f7fd fe78 	bl	8002760 <HAL_GetTick>
 8004a70:	1bc0      	subs	r0, r0, r7
 8004a72:	2802      	cmp	r0, #2
 8004a74:	d9f6      	bls.n	8004a64 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8004a76:	2003      	movs	r0, #3
}
 8004a78:	b002      	add	sp, #8
 8004a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a7e:	4a06      	ldr	r2, [pc, #24]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
 8004a80:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004a82:	f043 0301 	orr.w	r3, r3, #1
 8004a86:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004a88:	f7fd fe6a 	bl	8002760 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a8c:	4f02      	ldr	r7, [pc, #8]	; (8004a98 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 8004a8e:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a90:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a94:	e00b      	b.n	8004aae <HAL_RCC_OscConfig+0x2a6>
 8004a96:	bf00      	nop
 8004a98:	40023800 	.word	0x40023800
 8004a9c:	42470000 	.word	0x42470000
 8004aa0:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aa4:	f7fd fe5c 	bl	8002760 <HAL_GetTick>
 8004aa8:	1b80      	subs	r0, r0, r6
 8004aaa:	4540      	cmp	r0, r8
 8004aac:	d8e3      	bhi.n	8004a76 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ab0:	079b      	lsls	r3, r3, #30
 8004ab2:	d5f7      	bpl.n	8004aa4 <HAL_RCC_OscConfig+0x29c>
    if(pwrclkchanged == SET)
 8004ab4:	2d00      	cmp	r5, #0
 8004ab6:	f43f af40 	beq.w	800493a <HAL_RCC_OscConfig+0x132>
 8004aba:	e044      	b.n	8004b46 <HAL_RCC_OscConfig+0x33e>
        __HAL_RCC_HSI_DISABLE();
 8004abc:	4a42      	ldr	r2, [pc, #264]	; (8004bc8 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004abe:	4e43      	ldr	r6, [pc, #268]	; (8004bcc <HAL_RCC_OscConfig+0x3c4>)
        __HAL_RCC_HSI_DISABLE();
 8004ac0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004ac2:	f7fd fe4d 	bl	8002760 <HAL_GetTick>
 8004ac6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ac8:	e004      	b.n	8004ad4 <HAL_RCC_OscConfig+0x2cc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004aca:	f7fd fe49 	bl	8002760 <HAL_GetTick>
 8004ace:	1b40      	subs	r0, r0, r5
 8004ad0:	2802      	cmp	r0, #2
 8004ad2:	d8d0      	bhi.n	8004a76 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ad4:	6833      	ldr	r3, [r6, #0]
 8004ad6:	0799      	lsls	r1, r3, #30
 8004ad8:	d4f7      	bmi.n	8004aca <HAL_RCC_OscConfig+0x2c2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ada:	6823      	ldr	r3, [r4, #0]
 8004adc:	e6f9      	b.n	80048d2 <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ade:	2801      	cmp	r0, #1
 8004ae0:	f43f af48 	beq.w	8004974 <HAL_RCC_OscConfig+0x16c>
        pll_config = RCC->PLLCFGR;
 8004ae4:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ae6:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ae8:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aec:	4291      	cmp	r1, r2
 8004aee:	f47f af64 	bne.w	80049ba <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004af2:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004af4:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004af8:	4291      	cmp	r1, r2
 8004afa:	f47f af5e 	bne.w	80049ba <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004afe:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004b00:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8004b04:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b06:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004b0a:	f47f af56 	bne.w	80049ba <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b0e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004b10:	0852      	lsrs	r2, r2, #1
 8004b12:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8004b16:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b18:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004b1c:	f47f af4d 	bne.w	80049ba <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b20:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004b22:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b26:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8004b2a:	bf14      	ite	ne
 8004b2c:	2001      	movne	r0, #1
 8004b2e:	2000      	moveq	r0, #0
 8004b30:	e720      	b.n	8004974 <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b32:	4b26      	ldr	r3, [pc, #152]	; (8004bcc <HAL_RCC_OscConfig+0x3c4>)
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004b3a:	601a      	str	r2, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004b42:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b44:	e76d      	b.n	8004a22 <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b46:	4a21      	ldr	r2, [pc, #132]	; (8004bcc <HAL_RCC_OscConfig+0x3c4>)
 8004b48:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004b4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b4e:	6413      	str	r3, [r2, #64]	; 0x40
 8004b50:	e6f3      	b.n	800493a <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 8004b52:	2001      	movs	r0, #1
}
 8004b54:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b56:	4b1d      	ldr	r3, [pc, #116]	; (8004bcc <HAL_RCC_OscConfig+0x3c4>)
 8004b58:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b5a:	f042 0204 	orr.w	r2, r2, #4
 8004b5e:	671a      	str	r2, [r3, #112]	; 0x70
 8004b60:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b62:	f042 0201 	orr.w	r2, r2, #1
 8004b66:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b68:	e78e      	b.n	8004a88 <HAL_RCC_OscConfig+0x280>
        tickstart = HAL_GetTick();
 8004b6a:	f7fd fdf9 	bl	8002760 <HAL_GetTick>
 8004b6e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b70:	e005      	b.n	8004b7e <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b72:	f7fd fdf5 	bl	8002760 <HAL_GetTick>
 8004b76:	1b80      	subs	r0, r0, r6
 8004b78:	2802      	cmp	r0, #2
 8004b7a:	f63f af7c 	bhi.w	8004a76 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b7e:	682b      	ldr	r3, [r5, #0]
 8004b80:	0199      	lsls	r1, r3, #6
 8004b82:	d4f6      	bmi.n	8004b72 <HAL_RCC_OscConfig+0x36a>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b84:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8004b88:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004b8a:	430b      	orrs	r3, r1
 8004b8c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004b90:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 8004b94:	0852      	lsrs	r2, r2, #1
 8004b96:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004b9a:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004b9c:	490a      	ldr	r1, [pc, #40]	; (8004bc8 <HAL_RCC_OscConfig+0x3c0>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004ba2:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ba4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004ba6:	660a      	str	r2, [r1, #96]	; 0x60
        tickstart = HAL_GetTick();
 8004ba8:	f7fd fdda 	bl	8002760 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bac:	4d07      	ldr	r5, [pc, #28]	; (8004bcc <HAL_RCC_OscConfig+0x3c4>)
        tickstart = HAL_GetTick();
 8004bae:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bb0:	e005      	b.n	8004bbe <HAL_RCC_OscConfig+0x3b6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bb2:	f7fd fdd5 	bl	8002760 <HAL_GetTick>
 8004bb6:	1b00      	subs	r0, r0, r4
 8004bb8:	2802      	cmp	r0, #2
 8004bba:	f63f af5c 	bhi.w	8004a76 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bbe:	682b      	ldr	r3, [r5, #0]
 8004bc0:	019a      	lsls	r2, r3, #6
 8004bc2:	d5f6      	bpl.n	8004bb2 <HAL_RCC_OscConfig+0x3aa>
 8004bc4:	e6d5      	b.n	8004972 <HAL_RCC_OscConfig+0x16a>
 8004bc6:	bf00      	nop
 8004bc8:	42470000 	.word	0x42470000
 8004bcc:	40023800 	.word	0x40023800

08004bd0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bd0:	4916      	ldr	r1, [pc, #88]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8004bd2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bd4:	688b      	ldr	r3, [r1, #8]
 8004bd6:	f003 030c 	and.w	r3, r3, #12
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d01b      	beq.n	8004c16 <HAL_RCC_GetSysClockFreq+0x46>
 8004bde:	2b08      	cmp	r3, #8
 8004be0:	d117      	bne.n	8004c12 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004be2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004be4:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004be6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004be8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bec:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bf0:	d113      	bne.n	8004c1a <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bf2:	480f      	ldr	r0, [pc, #60]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x60>)
 8004bf4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004bf8:	fba1 0100 	umull	r0, r1, r1, r0
 8004bfc:	f7fb fe76 	bl	80008ec <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c00:	4b0a      	ldr	r3, [pc, #40]	; (8004c2c <HAL_RCC_GetSysClockFreq+0x5c>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004c08:	3301      	adds	r3, #1
 8004c0a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8004c0c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004c10:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8004c12:	4807      	ldr	r0, [pc, #28]	; (8004c30 <HAL_RCC_GetSysClockFreq+0x60>)
}
 8004c14:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c16:	4807      	ldr	r0, [pc, #28]	; (8004c34 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8004c18:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c1a:	4806      	ldr	r0, [pc, #24]	; (8004c34 <HAL_RCC_GetSysClockFreq+0x64>)
 8004c1c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004c20:	2300      	movs	r3, #0
 8004c22:	fba1 0100 	umull	r0, r1, r1, r0
 8004c26:	f7fb fe61 	bl	80008ec <__aeabi_uldivmod>
 8004c2a:	e7e9      	b.n	8004c00 <HAL_RCC_GetSysClockFreq+0x30>
 8004c2c:	40023800 	.word	0x40023800
 8004c30:	00f42400 	.word	0x00f42400
 8004c34:	007a1200 	.word	0x007a1200

08004c38 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004c38:	2800      	cmp	r0, #0
 8004c3a:	f000 8087 	beq.w	8004d4c <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c3e:	4a48      	ldr	r2, [pc, #288]	; (8004d60 <HAL_RCC_ClockConfig+0x128>)
 8004c40:	6813      	ldr	r3, [r2, #0]
 8004c42:	f003 0307 	and.w	r3, r3, #7
 8004c46:	428b      	cmp	r3, r1
{
 8004c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c4c:	460d      	mov	r5, r1
 8004c4e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c50:	d209      	bcs.n	8004c66 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c52:	b2cb      	uxtb	r3, r1
 8004c54:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c56:	6813      	ldr	r3, [r2, #0]
 8004c58:	f003 0307 	and.w	r3, r3, #7
 8004c5c:	428b      	cmp	r3, r1
 8004c5e:	d002      	beq.n	8004c66 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004c60:	2001      	movs	r0, #1
}
 8004c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c66:	6823      	ldr	r3, [r4, #0]
 8004c68:	0798      	lsls	r0, r3, #30
 8004c6a:	d514      	bpl.n	8004c96 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c6c:	0759      	lsls	r1, r3, #29
 8004c6e:	d504      	bpl.n	8004c7a <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c70:	493c      	ldr	r1, [pc, #240]	; (8004d64 <HAL_RCC_ClockConfig+0x12c>)
 8004c72:	688a      	ldr	r2, [r1, #8]
 8004c74:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004c78:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c7a:	071a      	lsls	r2, r3, #28
 8004c7c:	d504      	bpl.n	8004c88 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c7e:	4939      	ldr	r1, [pc, #228]	; (8004d64 <HAL_RCC_ClockConfig+0x12c>)
 8004c80:	688a      	ldr	r2, [r1, #8]
 8004c82:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004c86:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c88:	4936      	ldr	r1, [pc, #216]	; (8004d64 <HAL_RCC_ClockConfig+0x12c>)
 8004c8a:	68a0      	ldr	r0, [r4, #8]
 8004c8c:	688a      	ldr	r2, [r1, #8]
 8004c8e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004c92:	4302      	orrs	r2, r0
 8004c94:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c96:	07df      	lsls	r7, r3, #31
 8004c98:	d521      	bpl.n	8004cde <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c9a:	6862      	ldr	r2, [r4, #4]
 8004c9c:	2a01      	cmp	r2, #1
 8004c9e:	d057      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ca0:	1e93      	subs	r3, r2, #2
 8004ca2:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ca4:	4b2f      	ldr	r3, [pc, #188]	; (8004d64 <HAL_RCC_ClockConfig+0x12c>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ca8:	d94d      	bls.n	8004d46 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004caa:	0799      	lsls	r1, r3, #30
 8004cac:	d5d8      	bpl.n	8004c60 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cae:	4e2d      	ldr	r6, [pc, #180]	; (8004d64 <HAL_RCC_ClockConfig+0x12c>)
 8004cb0:	68b3      	ldr	r3, [r6, #8]
 8004cb2:	f023 0303 	bic.w	r3, r3, #3
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004cba:	f7fd fd51 	bl	8002760 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cbe:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8004cc2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cc4:	e004      	b.n	8004cd0 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cc6:	f7fd fd4b 	bl	8002760 <HAL_GetTick>
 8004cca:	1bc0      	subs	r0, r0, r7
 8004ccc:	4540      	cmp	r0, r8
 8004cce:	d844      	bhi.n	8004d5a <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cd0:	68b3      	ldr	r3, [r6, #8]
 8004cd2:	6862      	ldr	r2, [r4, #4]
 8004cd4:	f003 030c 	and.w	r3, r3, #12
 8004cd8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004cdc:	d1f3      	bne.n	8004cc6 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cde:	4a20      	ldr	r2, [pc, #128]	; (8004d60 <HAL_RCC_ClockConfig+0x128>)
 8004ce0:	6813      	ldr	r3, [r2, #0]
 8004ce2:	f003 0307 	and.w	r3, r3, #7
 8004ce6:	42ab      	cmp	r3, r5
 8004ce8:	d906      	bls.n	8004cf8 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cea:	b2eb      	uxtb	r3, r5
 8004cec:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cee:	6813      	ldr	r3, [r2, #0]
 8004cf0:	f003 0307 	and.w	r3, r3, #7
 8004cf4:	42ab      	cmp	r3, r5
 8004cf6:	d1b3      	bne.n	8004c60 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	075a      	lsls	r2, r3, #29
 8004cfc:	d506      	bpl.n	8004d0c <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cfe:	4919      	ldr	r1, [pc, #100]	; (8004d64 <HAL_RCC_ClockConfig+0x12c>)
 8004d00:	68e0      	ldr	r0, [r4, #12]
 8004d02:	688a      	ldr	r2, [r1, #8]
 8004d04:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8004d08:	4302      	orrs	r2, r0
 8004d0a:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d0c:	071b      	lsls	r3, r3, #28
 8004d0e:	d507      	bpl.n	8004d20 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d10:	4a14      	ldr	r2, [pc, #80]	; (8004d64 <HAL_RCC_ClockConfig+0x12c>)
 8004d12:	6921      	ldr	r1, [r4, #16]
 8004d14:	6893      	ldr	r3, [r2, #8]
 8004d16:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004d1a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004d1e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d20:	f7ff ff56 	bl	8004bd0 <HAL_RCC_GetSysClockFreq>
 8004d24:	4a0f      	ldr	r2, [pc, #60]	; (8004d64 <HAL_RCC_ClockConfig+0x12c>)
 8004d26:	4c10      	ldr	r4, [pc, #64]	; (8004d68 <HAL_RCC_ClockConfig+0x130>)
 8004d28:	6892      	ldr	r2, [r2, #8]
 8004d2a:	4910      	ldr	r1, [pc, #64]	; (8004d6c <HAL_RCC_ClockConfig+0x134>)
 8004d2c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004d30:	4603      	mov	r3, r0
 8004d32:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8004d34:	480e      	ldr	r0, [pc, #56]	; (8004d70 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d36:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8004d38:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d3a:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8004d3c:	f7fd fcc6 	bl	80026cc <HAL_InitTick>
  return HAL_OK;
 8004d40:	2000      	movs	r0, #0
}
 8004d42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d46:	0198      	lsls	r0, r3, #6
 8004d48:	d4b1      	bmi.n	8004cae <HAL_RCC_ClockConfig+0x76>
 8004d4a:	e789      	b.n	8004c60 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8004d4c:	2001      	movs	r0, #1
}
 8004d4e:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d50:	4b04      	ldr	r3, [pc, #16]	; (8004d64 <HAL_RCC_ClockConfig+0x12c>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	039e      	lsls	r6, r3, #14
 8004d56:	d4aa      	bmi.n	8004cae <HAL_RCC_ClockConfig+0x76>
 8004d58:	e782      	b.n	8004c60 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8004d5a:	2003      	movs	r0, #3
 8004d5c:	e781      	b.n	8004c62 <HAL_RCC_ClockConfig+0x2a>
 8004d5e:	bf00      	nop
 8004d60:	40023c00 	.word	0x40023c00
 8004d64:	40023800 	.word	0x40023800
 8004d68:	08007394 	.word	0x08007394
 8004d6c:	20000030 	.word	0x20000030
 8004d70:	20000038 	.word	0x20000038

08004d74 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d74:	4b04      	ldr	r3, [pc, #16]	; (8004d88 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8004d76:	4905      	ldr	r1, [pc, #20]	; (8004d8c <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	4a05      	ldr	r2, [pc, #20]	; (8004d90 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004d7c:	6808      	ldr	r0, [r1, #0]
 8004d7e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004d82:	5cd3      	ldrb	r3, [r2, r3]
}
 8004d84:	40d8      	lsrs	r0, r3
 8004d86:	4770      	bx	lr
 8004d88:	40023800 	.word	0x40023800
 8004d8c:	20000030 	.word	0x20000030
 8004d90:	080073a4 	.word	0x080073a4

08004d94 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d94:	4b04      	ldr	r3, [pc, #16]	; (8004da8 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8004d96:	4905      	ldr	r1, [pc, #20]	; (8004dac <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	4a05      	ldr	r2, [pc, #20]	; (8004db0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004d9c:	6808      	ldr	r0, [r1, #0]
 8004d9e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004da2:	5cd3      	ldrb	r3, [r2, r3]
}
 8004da4:	40d8      	lsrs	r0, r3
 8004da6:	4770      	bx	lr
 8004da8:	40023800 	.word	0x40023800
 8004dac:	20000030 	.word	0x20000030
 8004db0:	080073a4 	.word	0x080073a4

08004db4 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004db4:	2800      	cmp	r0, #0
 8004db6:	d076      	beq.n	8004ea6 <HAL_TIM_Base_Init+0xf2>
{
 8004db8:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dba:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004dbe:	4604      	mov	r4, r0
 8004dc0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d055      	beq.n	8004e74 <HAL_TIM_Base_Init+0xc0>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dc8:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dca:	4938      	ldr	r1, [pc, #224]	; (8004eac <HAL_TIM_Base_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004dcc:	2302      	movs	r3, #2
 8004dce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dd2:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004dd4:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dd6:	d052      	beq.n	8004e7e <HAL_TIM_Base_Init+0xca>
 8004dd8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004ddc:	d021      	beq.n	8004e22 <HAL_TIM_Base_Init+0x6e>
 8004dde:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8004de2:	428a      	cmp	r2, r1
 8004de4:	d01d      	beq.n	8004e22 <HAL_TIM_Base_Init+0x6e>
 8004de6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004dea:	428a      	cmp	r2, r1
 8004dec:	d019      	beq.n	8004e22 <HAL_TIM_Base_Init+0x6e>
 8004dee:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004df2:	428a      	cmp	r2, r1
 8004df4:	d015      	beq.n	8004e22 <HAL_TIM_Base_Init+0x6e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004df6:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8004dfa:	428a      	cmp	r2, r1
 8004dfc:	d015      	beq.n	8004e2a <HAL_TIM_Base_Init+0x76>
 8004dfe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004e02:	428a      	cmp	r2, r1
 8004e04:	d011      	beq.n	8004e2a <HAL_TIM_Base_Init+0x76>
 8004e06:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004e0a:	428a      	cmp	r2, r1
 8004e0c:	d00d      	beq.n	8004e2a <HAL_TIM_Base_Init+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e0e:	69a0      	ldr	r0, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e10:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e16:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8004e18:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e1a:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e1c:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004e1e:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e20:	e010      	b.n	8004e44 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8004e22:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004e28:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e2a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e2c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e32:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e38:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e3a:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8004e3c:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8004e3e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e40:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004e42:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e44:	2301      	movs	r3, #1
 8004e46:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e48:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e4c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8004e50:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8004e54:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8004e58:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e64:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004e68:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8004e6c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004e70:	2000      	movs	r0, #0
}
 8004e72:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004e74:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004e78:	f7fd fa68 	bl	800234c <HAL_TIM_Base_MspInit>
 8004e7c:	e7a4      	b.n	8004dc8 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8004e7e:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e80:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004e86:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e8c:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e8e:	69a1      	ldr	r1, [r4, #24]
 8004e90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e94:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8004e96:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e98:	68e3      	ldr	r3, [r4, #12]
 8004e9a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004e9c:	6863      	ldr	r3, [r4, #4]
 8004e9e:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8004ea0:	6963      	ldr	r3, [r4, #20]
 8004ea2:	6313      	str	r3, [r2, #48]	; 0x30
 8004ea4:	e7ce      	b.n	8004e44 <HAL_TIM_Base_Init+0x90>
    return HAL_ERROR;
 8004ea6:	2001      	movs	r0, #1
}
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	40010000 	.word	0x40010000

08004eb0 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004eb0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d124      	bne.n	8004f02 <HAL_TIM_Base_Start+0x52>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eb8:	6803      	ldr	r3, [r0, #0]
 8004eba:	4a14      	ldr	r2, [pc, #80]	; (8004f0c <HAL_TIM_Base_Start+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004ebc:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ebe:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec0:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ec4:	d012      	beq.n	8004eec <HAL_TIM_Base_Start+0x3c>
 8004ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eca:	d00f      	beq.n	8004eec <HAL_TIM_Base_Start+0x3c>
 8004ecc:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d00b      	beq.n	8004eec <HAL_TIM_Base_Start+0x3c>
 8004ed4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d007      	beq.n	8004eec <HAL_TIM_Base_Start+0x3c>
 8004edc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d003      	beq.n	8004eec <HAL_TIM_Base_Start+0x3c>
 8004ee4:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d104      	bne.n	8004ef6 <HAL_TIM_Base_Start+0x46>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eec:	689a      	ldr	r2, [r3, #8]
 8004eee:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ef2:	2a06      	cmp	r2, #6
 8004ef4:	d007      	beq.n	8004f06 <HAL_TIM_Base_Start+0x56>
    __HAL_TIM_ENABLE(htim);
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8004efc:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8004efe:	601a      	str	r2, [r3, #0]
 8004f00:	4770      	bx	lr
    return HAL_ERROR;
 8004f02:	2001      	movs	r0, #1
 8004f04:	4770      	bx	lr
  return HAL_OK;
 8004f06:	2000      	movs	r0, #0
}
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	40010000 	.word	0x40010000

08004f10 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004f10:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d127      	bne.n	8004f68 <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f18:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f1a:	4915      	ldr	r1, [pc, #84]	; (8004f70 <HAL_TIM_Base_Start_IT+0x60>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004f1c:	2202      	movs	r2, #2
 8004f1e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f22:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f24:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f26:	f042 0201 	orr.w	r2, r2, #1
 8004f2a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f2c:	d011      	beq.n	8004f52 <HAL_TIM_Base_Start_IT+0x42>
 8004f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f32:	d00e      	beq.n	8004f52 <HAL_TIM_Base_Start_IT+0x42>
 8004f34:	4a0f      	ldr	r2, [pc, #60]	; (8004f74 <HAL_TIM_Base_Start_IT+0x64>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d00b      	beq.n	8004f52 <HAL_TIM_Base_Start_IT+0x42>
 8004f3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d007      	beq.n	8004f52 <HAL_TIM_Base_Start_IT+0x42>
 8004f42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d003      	beq.n	8004f52 <HAL_TIM_Base_Start_IT+0x42>
 8004f4a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d104      	bne.n	8004f5c <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f52:	689a      	ldr	r2, [r3, #8]
 8004f54:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f58:	2a06      	cmp	r2, #6
 8004f5a:	d007      	beq.n	8004f6c <HAL_TIM_Base_Start_IT+0x5c>
    __HAL_TIM_ENABLE(htim);
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8004f62:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	4770      	bx	lr
    return HAL_ERROR;
 8004f68:	2001      	movs	r0, #1
 8004f6a:	4770      	bx	lr
  return HAL_OK;
 8004f6c:	2000      	movs	r0, #0
}
 8004f6e:	4770      	bx	lr
 8004f70:	40010000 	.word	0x40010000
 8004f74:	40000400 	.word	0x40000400

08004f78 <HAL_TIM_PWM_MspInit>:
 8004f78:	4770      	bx	lr
 8004f7a:	bf00      	nop

08004f7c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004f7c:	2800      	cmp	r0, #0
 8004f7e:	d076      	beq.n	800506e <HAL_TIM_PWM_Init+0xf2>
{
 8004f80:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004f82:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004f86:	4604      	mov	r4, r0
 8004f88:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d055      	beq.n	800503c <HAL_TIM_PWM_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f90:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f92:	4938      	ldr	r1, [pc, #224]	; (8005074 <HAL_TIM_PWM_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004f94:	2302      	movs	r3, #2
 8004f96:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f9a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8004f9c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f9e:	d052      	beq.n	8005046 <HAL_TIM_PWM_Init+0xca>
 8004fa0:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8004fa4:	d021      	beq.n	8004fea <HAL_TIM_PWM_Init+0x6e>
 8004fa6:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8004faa:	428a      	cmp	r2, r1
 8004fac:	d01d      	beq.n	8004fea <HAL_TIM_PWM_Init+0x6e>
 8004fae:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004fb2:	428a      	cmp	r2, r1
 8004fb4:	d019      	beq.n	8004fea <HAL_TIM_PWM_Init+0x6e>
 8004fb6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004fba:	428a      	cmp	r2, r1
 8004fbc:	d015      	beq.n	8004fea <HAL_TIM_PWM_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fbe:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8004fc2:	428a      	cmp	r2, r1
 8004fc4:	d015      	beq.n	8004ff2 <HAL_TIM_PWM_Init+0x76>
 8004fc6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004fca:	428a      	cmp	r2, r1
 8004fcc:	d011      	beq.n	8004ff2 <HAL_TIM_PWM_Init+0x76>
 8004fce:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004fd2:	428a      	cmp	r2, r1
 8004fd4:	d00d      	beq.n	8004ff2 <HAL_TIM_PWM_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fd6:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fd8:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fde:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8004fe0:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8004fe2:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fe4:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004fe6:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fe8:	e010      	b.n	800500c <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8004fea:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004ff0:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ff2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ff4:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ff6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ffa:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ffc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005000:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005002:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005004:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005006:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005008:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800500a:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 800500c:	2301      	movs	r3, #1
 800500e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005010:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005014:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005018:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800501c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005020:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005024:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800502c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005030:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005034:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005038:	2000      	movs	r0, #0
}
 800503a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800503c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005040:	f7ff ff9a 	bl	8004f78 <HAL_TIM_PWM_MspInit>
 8005044:	e7a4      	b.n	8004f90 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8005046:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005048:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800504a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800504e:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8005050:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005054:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005056:	69a1      	ldr	r1, [r4, #24]
 8005058:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800505c:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800505e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005060:	68e3      	ldr	r3, [r4, #12]
 8005062:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005064:	6863      	ldr	r3, [r4, #4]
 8005066:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005068:	6963      	ldr	r3, [r4, #20]
 800506a:	6313      	str	r3, [r2, #48]	; 0x30
 800506c:	e7ce      	b.n	800500c <HAL_TIM_PWM_Init+0x90>
    return HAL_ERROR;
 800506e:	2001      	movs	r0, #1
}
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	40010000 	.word	0x40010000

08005078 <HAL_TIM_PWM_Start>:
 8005078:	bb99      	cbnz	r1, 80050e2 <HAL_TIM_PWM_Start+0x6a>
 800507a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800507e:	2b01      	cmp	r3, #1
 8005080:	d143      	bne.n	800510a <HAL_TIM_PWM_Start+0x92>
 8005082:	2302      	movs	r3, #2
 8005084:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8005088:	6803      	ldr	r3, [r0, #0]
 800508a:	2201      	movs	r2, #1
 800508c:	6a18      	ldr	r0, [r3, #32]
 800508e:	f001 011f 	and.w	r1, r1, #31
 8005092:	fa02 f101 	lsl.w	r1, r2, r1
 8005096:	ea20 0001 	bic.w	r0, r0, r1
 800509a:	6218      	str	r0, [r3, #32]
 800509c:	6a18      	ldr	r0, [r3, #32]
 800509e:	4a25      	ldr	r2, [pc, #148]	; (8005134 <HAL_TIM_PWM_Start+0xbc>)
 80050a0:	4301      	orrs	r1, r0
 80050a2:	4293      	cmp	r3, r2
 80050a4:	6219      	str	r1, [r3, #32]
 80050a6:	d040      	beq.n	800512a <HAL_TIM_PWM_Start+0xb2>
 80050a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050ac:	d00e      	beq.n	80050cc <HAL_TIM_PWM_Start+0x54>
 80050ae:	4a22      	ldr	r2, [pc, #136]	; (8005138 <HAL_TIM_PWM_Start+0xc0>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d00b      	beq.n	80050cc <HAL_TIM_PWM_Start+0x54>
 80050b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d007      	beq.n	80050cc <HAL_TIM_PWM_Start+0x54>
 80050bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d003      	beq.n	80050cc <HAL_TIM_PWM_Start+0x54>
 80050c4:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d104      	bne.n	80050d6 <HAL_TIM_PWM_Start+0x5e>
 80050cc:	689a      	ldr	r2, [r3, #8]
 80050ce:	f002 0207 	and.w	r2, r2, #7
 80050d2:	2a06      	cmp	r2, #6
 80050d4:	d027      	beq.n	8005126 <HAL_TIM_PWM_Start+0xae>
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	f042 0201 	orr.w	r2, r2, #1
 80050dc:	2000      	movs	r0, #0
 80050de:	601a      	str	r2, [r3, #0]
 80050e0:	4770      	bx	lr
 80050e2:	2904      	cmp	r1, #4
 80050e4:	d013      	beq.n	800510e <HAL_TIM_PWM_Start+0x96>
 80050e6:	2908      	cmp	r1, #8
 80050e8:	d00b      	beq.n	8005102 <HAL_TIM_PWM_Start+0x8a>
 80050ea:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d10b      	bne.n	800510a <HAL_TIM_PWM_Start+0x92>
 80050f2:	2904      	cmp	r1, #4
 80050f4:	d00f      	beq.n	8005116 <HAL_TIM_PWM_Start+0x9e>
 80050f6:	2908      	cmp	r1, #8
 80050f8:	d011      	beq.n	800511e <HAL_TIM_PWM_Start+0xa6>
 80050fa:	2302      	movs	r3, #2
 80050fc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8005100:	e7c2      	b.n	8005088 <HAL_TIM_PWM_Start+0x10>
 8005102:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005106:	2b01      	cmp	r3, #1
 8005108:	d009      	beq.n	800511e <HAL_TIM_PWM_Start+0xa6>
 800510a:	2001      	movs	r0, #1
 800510c:	4770      	bx	lr
 800510e:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8005112:	2b01      	cmp	r3, #1
 8005114:	d1f9      	bne.n	800510a <HAL_TIM_PWM_Start+0x92>
 8005116:	2302      	movs	r3, #2
 8005118:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800511c:	e7b4      	b.n	8005088 <HAL_TIM_PWM_Start+0x10>
 800511e:	2302      	movs	r3, #2
 8005120:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8005124:	e7b0      	b.n	8005088 <HAL_TIM_PWM_Start+0x10>
 8005126:	2000      	movs	r0, #0
 8005128:	4770      	bx	lr
 800512a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800512c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005130:	645a      	str	r2, [r3, #68]	; 0x44
 8005132:	e7cb      	b.n	80050cc <HAL_TIM_PWM_Start+0x54>
 8005134:	40010000 	.word	0x40010000
 8005138:	40000400 	.word	0x40000400

0800513c <HAL_TIM_IC_MspInit>:
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop

08005140 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8005140:	2800      	cmp	r0, #0
 8005142:	d076      	beq.n	8005232 <HAL_TIM_IC_Init+0xf2>
{
 8005144:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005146:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800514a:	4604      	mov	r4, r0
 800514c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005150:	2b00      	cmp	r3, #0
 8005152:	d055      	beq.n	8005200 <HAL_TIM_IC_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005154:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005156:	4938      	ldr	r1, [pc, #224]	; (8005238 <HAL_TIM_IC_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005158:	2302      	movs	r3, #2
 800515a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800515e:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005160:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005162:	d052      	beq.n	800520a <HAL_TIM_IC_Init+0xca>
 8005164:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005168:	d021      	beq.n	80051ae <HAL_TIM_IC_Init+0x6e>
 800516a:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800516e:	428a      	cmp	r2, r1
 8005170:	d01d      	beq.n	80051ae <HAL_TIM_IC_Init+0x6e>
 8005172:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005176:	428a      	cmp	r2, r1
 8005178:	d019      	beq.n	80051ae <HAL_TIM_IC_Init+0x6e>
 800517a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800517e:	428a      	cmp	r2, r1
 8005180:	d015      	beq.n	80051ae <HAL_TIM_IC_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005182:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005186:	428a      	cmp	r2, r1
 8005188:	d015      	beq.n	80051b6 <HAL_TIM_IC_Init+0x76>
 800518a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800518e:	428a      	cmp	r2, r1
 8005190:	d011      	beq.n	80051b6 <HAL_TIM_IC_Init+0x76>
 8005192:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005196:	428a      	cmp	r2, r1
 8005198:	d00d      	beq.n	80051b6 <HAL_TIM_IC_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800519a:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800519c:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800519e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051a2:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 80051a4:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 80051a6:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051a8:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80051aa:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051ac:	e010      	b.n	80051d0 <HAL_TIM_IC_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 80051ae:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80051b4:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051b6:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051b8:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051be:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051c4:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051c6:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80051c8:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80051ca:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051cc:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80051ce:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80051d0:	2301      	movs	r3, #1
 80051d2:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051d4:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051d8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80051dc:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80051e0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80051e4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051f0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80051f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80051f8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80051fc:	2000      	movs	r0, #0
}
 80051fe:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005200:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8005204:	f7ff ff9a 	bl	800513c <HAL_TIM_IC_MspInit>
 8005208:	e7a4      	b.n	8005154 <HAL_TIM_IC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 800520a:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800520c:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800520e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005212:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8005214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005218:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800521a:	69a1      	ldr	r1, [r4, #24]
 800521c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005220:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005222:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005224:	68e3      	ldr	r3, [r4, #12]
 8005226:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005228:	6863      	ldr	r3, [r4, #4]
 800522a:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800522c:	6963      	ldr	r3, [r4, #20]
 800522e:	6313      	str	r3, [r2, #48]	; 0x30
 8005230:	e7ce      	b.n	80051d0 <HAL_TIM_IC_Init+0x90>
    return HAL_ERROR;
 8005232:	2001      	movs	r0, #1
}
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	40010000 	.word	0x40010000

0800523c <HAL_TIM_IC_Start_DMA>:
{
 800523c:	b570      	push	{r4, r5, r6, lr}
 800523e:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005240:	2900      	cmp	r1, #0
 8005242:	d156      	bne.n	80052f2 <HAL_TIM_IC_Start_DMA+0xb6>
 8005244:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005248:	f894 c042 	ldrb.w	ip, [r4, #66]	; 0x42
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800524c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800524e:	fa5f fc8c 	uxtb.w	ip, ip
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8005252:	2802      	cmp	r0, #2
 8005254:	d048      	beq.n	80052e8 <HAL_TIM_IC_Start_DMA+0xac>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8005256:	f1bc 0f02 	cmp.w	ip, #2
 800525a:	d066      	beq.n	800532a <HAL_TIM_IC_Start_DMA+0xee>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800525c:	2801      	cmp	r0, #1
 800525e:	d146      	bne.n	80052ee <HAL_TIM_IC_Start_DMA+0xb2>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8005260:	f1bc 0f01 	cmp.w	ip, #1
 8005264:	d143      	bne.n	80052ee <HAL_TIM_IC_Start_DMA+0xb2>
    if ((pData == NULL) && (Length > 0U))
 8005266:	2a00      	cmp	r2, #0
 8005268:	d03f      	beq.n	80052ea <HAL_TIM_IC_Start_DMA+0xae>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800526a:	2900      	cmp	r1, #0
 800526c:	d15f      	bne.n	800532e <HAL_TIM_IC_Start_DMA+0xf2>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800526e:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8005270:	4d6b      	ldr	r5, [pc, #428]	; (8005420 <HAL_TIM_IC_Start_DMA+0x1e4>)
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005272:	2002      	movs	r0, #2
 8005274:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005278:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800527c:	6a08      	ldr	r0, [r1, #32]
 800527e:	f020 0001 	bic.w	r0, r0, #1
 8005282:	6208      	str	r0, [r1, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005284:	6a08      	ldr	r0, [r1, #32]
 8005286:	f040 0001 	orr.w	r0, r0, #1
 800528a:	6208      	str	r0, [r1, #32]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800528c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800528e:	63c5      	str	r5, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005290:	4d64      	ldr	r5, [pc, #400]	; (8005424 <HAL_TIM_IC_Start_DMA+0x1e8>)
 8005292:	6405      	str	r5, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005294:	4d64      	ldr	r5, [pc, #400]	; (8005428 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8005296:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8005298:	3134      	adds	r1, #52	; 0x34
 800529a:	f7fd fb89 	bl	80029b0 <HAL_DMA_Start_IT>
 800529e:	bb30      	cbnz	r0, 80052ee <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80052a0:	6825      	ldr	r5, [r4, #0]
 80052a2:	68eb      	ldr	r3, [r5, #12]
 80052a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052a8:	60eb      	str	r3, [r5, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052aa:	4b60      	ldr	r3, [pc, #384]	; (800542c <HAL_TIM_IC_Start_DMA+0x1f0>)
 80052ac:	429d      	cmp	r5, r3
 80052ae:	d012      	beq.n	80052d6 <HAL_TIM_IC_Start_DMA+0x9a>
 80052b0:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80052b4:	d00f      	beq.n	80052d6 <HAL_TIM_IC_Start_DMA+0x9a>
 80052b6:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 80052ba:	429d      	cmp	r5, r3
 80052bc:	d00b      	beq.n	80052d6 <HAL_TIM_IC_Start_DMA+0x9a>
 80052be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052c2:	429d      	cmp	r5, r3
 80052c4:	d007      	beq.n	80052d6 <HAL_TIM_IC_Start_DMA+0x9a>
 80052c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052ca:	429d      	cmp	r5, r3
 80052cc:	d003      	beq.n	80052d6 <HAL_TIM_IC_Start_DMA+0x9a>
 80052ce:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 80052d2:	429d      	cmp	r5, r3
 80052d4:	d104      	bne.n	80052e0 <HAL_TIM_IC_Start_DMA+0xa4>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052d6:	68ab      	ldr	r3, [r5, #8]
 80052d8:	f003 0307 	and.w	r3, r3, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052dc:	2b06      	cmp	r3, #6
 80052de:	d003      	beq.n	80052e8 <HAL_TIM_IC_Start_DMA+0xac>
    __HAL_TIM_ENABLE(htim);
 80052e0:	682b      	ldr	r3, [r5, #0]
 80052e2:	f043 0301 	orr.w	r3, r3, #1
 80052e6:	602b      	str	r3, [r5, #0]
}
 80052e8:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) && (Length > 0U))
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d0bd      	beq.n	800526a <HAL_TIM_IC_Start_DMA+0x2e>
    return HAL_ERROR;
 80052ee:	2001      	movs	r0, #1
}
 80052f0:	bd70      	pop	{r4, r5, r6, pc}
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80052f2:	2904      	cmp	r1, #4
 80052f4:	d009      	beq.n	800530a <HAL_TIM_IC_Start_DMA+0xce>
 80052f6:	2908      	cmp	r1, #8
 80052f8:	d00f      	beq.n	800531a <HAL_TIM_IC_Start_DMA+0xde>
 80052fa:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80052fe:	f894 c045 	ldrb.w	ip, [r4, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005302:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005304:	fa5f fc8c 	uxtb.w	ip, ip
 8005308:	e7a3      	b.n	8005252 <HAL_TIM_IC_Start_DMA+0x16>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800530a:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800530e:	f894 c043 	ldrb.w	ip, [r4, #67]	; 0x43
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005312:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005314:	fa5f fc8c 	uxtb.w	ip, ip
 8005318:	e79b      	b.n	8005252 <HAL_TIM_IC_Start_DMA+0x16>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800531a:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800531e:	f894 c044 	ldrb.w	ip, [r4, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005322:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005324:	fa5f fc8c 	uxtb.w	ip, ip
 8005328:	e793      	b.n	8005252 <HAL_TIM_IC_Start_DMA+0x16>
    return HAL_BUSY;
 800532a:	4660      	mov	r0, ip
}
 800532c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800532e:	2904      	cmp	r1, #4
 8005330:	d040      	beq.n	80053b4 <HAL_TIM_IC_Start_DMA+0x178>
 8005332:	2908      	cmp	r1, #8
 8005334:	d01d      	beq.n	8005372 <HAL_TIM_IC_Start_DMA+0x136>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005336:	6825      	ldr	r5, [r4, #0]
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005338:	2002      	movs	r0, #2
 800533a:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800533e:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 8005342:	6a2e      	ldr	r6, [r5, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005344:	f001 0c1f 	and.w	ip, r1, #31
 8005348:	2001      	movs	r0, #1
 800534a:	fa00 f00c 	lsl.w	r0, r0, ip
  TIMx->CCER &= ~tmp;
 800534e:	ea26 0600 	bic.w	r6, r6, r0
 8005352:	622e      	str	r6, [r5, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005354:	6a2e      	ldr	r6, [r5, #32]
  switch (Channel)
 8005356:	3904      	subs	r1, #4
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005358:	4330      	orrs	r0, r6
 800535a:	6228      	str	r0, [r5, #32]
  switch (Channel)
 800535c:	2908      	cmp	r1, #8
 800535e:	d806      	bhi.n	800536e <HAL_TIM_IC_Start_DMA+0x132>
 8005360:	e8df f001 	tbb	[pc, r1]
 8005364:	05050536 	.word	0x05050536
 8005368:	05050515 	.word	0x05050515
 800536c:	49          	.byte	0x49
 800536d:	00          	.byte	0x00
 800536e:	2001      	movs	r0, #1
 8005370:	e79b      	b.n	80052aa <HAL_TIM_IC_Start_DMA+0x6e>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005372:	6825      	ldr	r5, [r4, #0]
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005374:	2102      	movs	r1, #2
 8005376:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800537a:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
  TIMx->CCER &= ~tmp;
 800537e:	6a29      	ldr	r1, [r5, #32]
 8005380:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8005384:	6229      	str	r1, [r5, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005386:	6a29      	ldr	r1, [r5, #32]
 8005388:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800538c:	6229      	str	r1, [r5, #32]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800538e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8005390:	f105 013c 	add.w	r1, r5, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8005394:	4d22      	ldr	r5, [pc, #136]	; (8005420 <HAL_TIM_IC_Start_DMA+0x1e4>)
 8005396:	63c5      	str	r5, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005398:	4d22      	ldr	r5, [pc, #136]	; (8005424 <HAL_TIM_IC_Start_DMA+0x1e8>)
 800539a:	6405      	str	r5, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800539c:	4d22      	ldr	r5, [pc, #136]	; (8005428 <HAL_TIM_IC_Start_DMA+0x1ec>)
 800539e:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80053a0:	f7fd fb06 	bl	80029b0 <HAL_DMA_Start_IT>
 80053a4:	2800      	cmp	r0, #0
 80053a6:	d1a2      	bne.n	80052ee <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80053a8:	6825      	ldr	r5, [r4, #0]
 80053aa:	68eb      	ldr	r3, [r5, #12]
 80053ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80053b0:	60eb      	str	r3, [r5, #12]
      break;
 80053b2:	e77a      	b.n	80052aa <HAL_TIM_IC_Start_DMA+0x6e>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80053b4:	6825      	ldr	r5, [r4, #0]
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053b6:	2102      	movs	r1, #2
 80053b8:	f884 103f 	strb.w	r1, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053bc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
  TIMx->CCER &= ~tmp;
 80053c0:	6a29      	ldr	r1, [r5, #32]
 80053c2:	f021 0110 	bic.w	r1, r1, #16
 80053c6:	6229      	str	r1, [r5, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053c8:	6a29      	ldr	r1, [r5, #32]
 80053ca:	f041 0110 	orr.w	r1, r1, #16
 80053ce:	6229      	str	r1, [r5, #32]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80053d0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80053d2:	f105 0138 	add.w	r1, r5, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80053d6:	4d12      	ldr	r5, [pc, #72]	; (8005420 <HAL_TIM_IC_Start_DMA+0x1e4>)
 80053d8:	63c5      	str	r5, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80053da:	4d12      	ldr	r5, [pc, #72]	; (8005424 <HAL_TIM_IC_Start_DMA+0x1e8>)
 80053dc:	6405      	str	r5, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80053de:	4d12      	ldr	r5, [pc, #72]	; (8005428 <HAL_TIM_IC_Start_DMA+0x1ec>)
 80053e0:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80053e2:	f7fd fae5 	bl	80029b0 <HAL_DMA_Start_IT>
 80053e6:	2800      	cmp	r0, #0
 80053e8:	d181      	bne.n	80052ee <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80053ea:	6825      	ldr	r5, [r4, #0]
 80053ec:	68eb      	ldr	r3, [r5, #12]
 80053ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053f2:	60eb      	str	r3, [r5, #12]
      break;
 80053f4:	e759      	b.n	80052aa <HAL_TIM_IC_Start_DMA+0x6e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80053f6:	6b20      	ldr	r0, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 80053f8:	f105 0140 	add.w	r1, r5, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80053fc:	4d08      	ldr	r5, [pc, #32]	; (8005420 <HAL_TIM_IC_Start_DMA+0x1e4>)
 80053fe:	63c5      	str	r5, [r0, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005400:	4d08      	ldr	r5, [pc, #32]	; (8005424 <HAL_TIM_IC_Start_DMA+0x1e8>)
 8005402:	6405      	str	r5, [r0, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005404:	4d08      	ldr	r5, [pc, #32]	; (8005428 <HAL_TIM_IC_Start_DMA+0x1ec>)
 8005406:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8005408:	f7fd fad2 	bl	80029b0 <HAL_DMA_Start_IT>
 800540c:	2800      	cmp	r0, #0
 800540e:	f47f af6e 	bne.w	80052ee <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005412:	6825      	ldr	r5, [r4, #0]
 8005414:	68eb      	ldr	r3, [r5, #12]
 8005416:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800541a:	60eb      	str	r3, [r5, #12]
      break;
 800541c:	e745      	b.n	80052aa <HAL_TIM_IC_Start_DMA+0x6e>
 800541e:	bf00      	nop
 8005420:	08005951 	.word	0x08005951
 8005424:	080059e9 	.word	0x080059e9
 8005428:	08005ba5 	.word	0x08005ba5
 800542c:	40010000 	.word	0x40010000

08005430 <HAL_TIM_IC_ConfigChannel>:
{
 8005430:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8005432:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
 8005436:	2801      	cmp	r0, #1
 8005438:	f000 80cc 	beq.w	80055d4 <HAL_TIM_IC_ConfigChannel+0x1a4>
 800543c:	2001      	movs	r0, #1
{
 800543e:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8005440:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8005444:	b15a      	cbz	r2, 800545e <HAL_TIM_IC_ConfigChannel+0x2e>
  else if (Channel == TIM_CHANNEL_2)
 8005446:	2a04      	cmp	r2, #4
 8005448:	d04c      	beq.n	80054e4 <HAL_TIM_IC_ConfigChannel+0xb4>
  else if (Channel == TIM_CHANNEL_3)
 800544a:	2a08      	cmp	r2, #8
 800544c:	f000 809a 	beq.w	8005584 <HAL_TIM_IC_ConfigChannel+0x154>
  else if (Channel == TIM_CHANNEL_4)
 8005450:	2a0c      	cmp	r2, #12
 8005452:	d071      	beq.n	8005538 <HAL_TIM_IC_ConfigChannel+0x108>
  __HAL_UNLOCK(htim);
 8005454:	2200      	movs	r2, #0
 8005456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800545a:	bcf0      	pop	{r4, r5, r6, r7}
 800545c:	4770      	bx	lr
    TIM_TI1_SetConfig(htim->Instance,
 800545e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005460:	f8df c174 	ldr.w	ip, [pc, #372]	; 80055d8 <HAL_TIM_IC_ConfigChannel+0x1a8>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005464:	6a16      	ldr	r6, [r2, #32]
    TIM_TI1_SetConfig(htim->Instance,
 8005466:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005468:	f026 0601 	bic.w	r6, r6, #1
    TIM_TI1_SetConfig(htim->Instance,
 800546c:	e9d1 4500 	ldrd	r4, r5, [r1]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005470:	4562      	cmp	r2, ip
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005472:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005474:	6997      	ldr	r7, [r2, #24]
  tmpccer = TIMx->CCER;
 8005476:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005478:	d015      	beq.n	80054a6 <HAL_TIM_IC_ConfigChannel+0x76>
 800547a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800547e:	d012      	beq.n	80054a6 <HAL_TIM_IC_ConfigChannel+0x76>
 8005480:	f5ac 4c7c 	sub.w	ip, ip, #64512	; 0xfc00
 8005484:	4562      	cmp	r2, ip
 8005486:	d00e      	beq.n	80054a6 <HAL_TIM_IC_ConfigChannel+0x76>
 8005488:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800548c:	4562      	cmp	r2, ip
 800548e:	d00a      	beq.n	80054a6 <HAL_TIM_IC_ConfigChannel+0x76>
 8005490:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 8005494:	4562      	cmp	r2, ip
 8005496:	d006      	beq.n	80054a6 <HAL_TIM_IC_ConfigChannel+0x76>
 8005498:	f50c 3c9a 	add.w	ip, ip, #78848	; 0x13400
 800549c:	4562      	cmp	r2, ip
 800549e:	d002      	beq.n	80054a6 <HAL_TIM_IC_ConfigChannel+0x76>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80054a0:	f047 0c01 	orr.w	ip, r7, #1
 80054a4:	e003      	b.n	80054ae <HAL_TIM_IC_ConfigChannel+0x7e>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80054a6:	f027 0c03 	bic.w	ip, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 80054aa:	ea45 0c0c 	orr.w	ip, r5, ip
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80054ae:	0100      	lsls	r0, r0, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054b0:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80054b4:	b2c0      	uxtb	r0, r0
 80054b6:	ea40 000c 	orr.w	r0, r0, ip
  TIMx->CCMR1 = tmpccmr1;
 80054ba:	6190      	str	r0, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054bc:	f026 050a 	bic.w	r5, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80054c0:	f004 000a 	and.w	r0, r4, #10
 80054c4:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 80054c6:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80054c8:	6990      	ldr	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80054ca:	688c      	ldr	r4, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80054cc:	f020 000c 	bic.w	r0, r0, #12
 80054d0:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80054d2:	6991      	ldr	r1, [r2, #24]
 80054d4:	4321      	orrs	r1, r4
 80054d6:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80054de:	2000      	movs	r0, #0
}
 80054e0:	bcf0      	pop	{r4, r5, r6, r7}
 80054e2:	4770      	bx	lr
    TIM_TI2_SetConfig(htim->Instance,
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	e9d1 0600 	ldrd	r0, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054ea:	6a15      	ldr	r5, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80054ec:	0100      	lsls	r0, r0, #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054ee:	f025 0510 	bic.w	r5, r5, #16
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80054f2:	f000 04a0 	and.w	r4, r0, #160	; 0xa0
    TIM_TI2_SetConfig(htim->Instance,
 80054f6:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054f8:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80054fa:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 = TIMx->CCMR1;
 80054fc:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80054fe:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005502:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005506:	0300      	lsls	r0, r0, #12
 8005508:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800550a:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800550e:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 8005510:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8005512:	6191      	str	r1, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005514:	f020 00a0 	bic.w	r0, r0, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005518:	4320      	orrs	r0, r4
  TIMx->CCER = tmpccer;
 800551a:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800551c:	6994      	ldr	r4, [r2, #24]
 800551e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 8005522:	6194      	str	r4, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005524:	6991      	ldr	r1, [r2, #24]
 8005526:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 800552a:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005532:	2000      	movs	r0, #0
}
 8005534:	bcf0      	pop	{r4, r5, r6, r7}
 8005536:	4770      	bx	lr
    TIM_TI4_SetConfig(htim->Instance,
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	e9d1 0600 	ldrd	r0, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800553e:	6a15      	ldr	r5, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005540:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005542:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005546:	f400 4420 	and.w	r4, r0, #40960	; 0xa000
    TIM_TI4_SetConfig(htim->Instance,
 800554a:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800554c:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800554e:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 = TIMx->CCMR2;
 8005550:	69d1      	ldr	r1, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005552:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005556:	0300      	lsls	r0, r0, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005558:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800555c:	b280      	uxth	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800555e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005562:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 8005564:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR2 = tmpccmr2;
 8005566:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005568:	f420 4020 	bic.w	r0, r0, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800556c:	4320      	orrs	r0, r4
  TIMx->CCER = tmpccer ;
 800556e:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005570:	69d4      	ldr	r4, [r2, #28]
 8005572:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 8005576:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005578:	69d1      	ldr	r1, [r2, #28]
 800557a:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  HAL_StatusTypeDef status = HAL_OK;
 800557e:	2000      	movs	r0, #0
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005580:	61d1      	str	r1, [r2, #28]
 8005582:	e767      	b.n	8005454 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	e9d1 0400 	ldrd	r0, r4, [r1]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800558a:	6a16      	ldr	r6, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800558c:	0200      	lsls	r0, r0, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800558e:	f426 7680 	bic.w	r6, r6, #256	; 0x100
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005592:	f400 6520 	and.w	r5, r0, #2560	; 0xa00
    TIM_TI3_SetConfig(htim->Instance,
 8005596:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005598:	6216      	str	r6, [r2, #32]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800559a:	688e      	ldr	r6, [r1, #8]
  tmpccmr2 = TIMx->CCMR2;
 800559c:	69d1      	ldr	r1, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800559e:	f021 0103 	bic.w	r1, r1, #3
  tmpccmr2 |= TIM_ICSelection;
 80055a2:	4321      	orrs	r1, r4
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80055a4:	0100      	lsls	r0, r0, #4
 80055a6:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80055a8:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80055ac:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 80055ae:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR2 = tmpccmr2;
 80055b0:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80055b2:	f420 6020 	bic.w	r0, r0, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80055b6:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 80055b8:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80055ba:	69d4      	ldr	r4, [r2, #28]
 80055bc:	f024 040c 	bic.w	r4, r4, #12
 80055c0:	61d4      	str	r4, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80055c2:	69d1      	ldr	r1, [r2, #28]
 80055c4:	4331      	orrs	r1, r6
 80055c6:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(htim);
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80055ce:	2000      	movs	r0, #0
}
 80055d0:	bcf0      	pop	{r4, r5, r6, r7}
 80055d2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80055d4:	2002      	movs	r0, #2
}
 80055d6:	4770      	bx	lr
 80055d8:	40010000 	.word	0x40010000

080055dc <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80055dc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	f000 80ca 	beq.w	800577a <HAL_TIM_PWM_ConfigChannel+0x19e>
 80055e6:	2301      	movs	r3, #1
{
 80055e8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 80055ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80055ee:	2a0c      	cmp	r2, #12
 80055f0:	d808      	bhi.n	8005604 <HAL_TIM_PWM_ConfigChannel+0x28>
 80055f2:	e8df f002 	tbb	[pc, r2]
 80055f6:	073d      	.short	0x073d
 80055f8:	07680707 	.word	0x07680707
 80055fc:	07960707 	.word	0x07960707
 8005600:	0707      	.short	0x0707
 8005602:	0e          	.byte	0x0e
 8005603:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8005604:	2300      	movs	r3, #0
 8005606:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800560a:	2201      	movs	r2, #1
}
 800560c:	4610      	mov	r0, r2
 800560e:	bcf0      	pop	{r4, r5, r6, r7}
 8005610:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005612:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005614:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005616:	6a1a      	ldr	r2, [r3, #32]
 8005618:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800561c:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800561e:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005620:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005622:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005624:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005628:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800562c:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800562e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005632:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005636:	4e6b      	ldr	r6, [pc, #428]	; (80057e4 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005638:	42b3      	cmp	r3, r6
 800563a:	f000 80bd 	beq.w	80057b8 <HAL_TIM_PWM_ConfigChannel+0x1dc>
  TIMx->CR2 = tmpcr2;
 800563e:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005640:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8005642:	684c      	ldr	r4, [r1, #4]
 8005644:	641c      	str	r4, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8005646:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005648:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800564a:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800564c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005652:	69dc      	ldr	r4, [r3, #28]
 8005654:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8005658:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800565a:	69d9      	ldr	r1, [r3, #28]
 800565c:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8005660:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 8005662:	2300      	movs	r3, #0
 8005664:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005668:	2200      	movs	r2, #0
}
 800566a:	4610      	mov	r0, r2
 800566c:	bcf0      	pop	{r4, r5, r6, r7}
 800566e:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005670:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8005672:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005674:	6a1a      	ldr	r2, [r3, #32]
 8005676:	f022 0201 	bic.w	r2, r2, #1
 800567a:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800567c:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800567e:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8005680:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005682:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005686:	4334      	orrs	r4, r6
  tmpccer |= OC_Config->OCPolarity;
 8005688:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800568a:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 800568e:	4332      	orrs	r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005690:	4e54      	ldr	r6, [pc, #336]	; (80057e4 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005692:	42b3      	cmp	r3, r6
 8005694:	d074      	beq.n	8005780 <HAL_TIM_PWM_ConfigChannel+0x1a4>
  TIMx->CR2 = tmpcr2;
 8005696:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005698:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800569a:	684c      	ldr	r4, [r1, #4]
 800569c:	635c      	str	r4, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800569e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056a0:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056a2:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056a4:	f042 0208 	orr.w	r2, r2, #8
 80056a8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056aa:	699c      	ldr	r4, [r3, #24]
 80056ac:	f024 0404 	bic.w	r4, r4, #4
 80056b0:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056b2:	6999      	ldr	r1, [r3, #24]
 80056b4:	4329      	orrs	r1, r5
 80056b6:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 80056b8:	2300      	movs	r3, #0
 80056ba:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 80056be:	2200      	movs	r2, #0
}
 80056c0:	4610      	mov	r0, r2
 80056c2:	bcf0      	pop	{r4, r5, r6, r7}
 80056c4:	4770      	bx	lr
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056c6:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056c8:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056ca:	6a1a      	ldr	r2, [r3, #32]
 80056cc:	f022 0210 	bic.w	r2, r2, #16
 80056d0:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80056d2:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80056d4:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80056d6:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056d8:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056dc:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056e0:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80056e2:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056e6:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056ea:	4e3e      	ldr	r6, [pc, #248]	; (80057e4 <HAL_TIM_PWM_ConfigChannel+0x208>)
 80056ec:	42b3      	cmp	r3, r6
 80056ee:	d054      	beq.n	800579a <HAL_TIM_PWM_ConfigChannel+0x1be>
  TIMx->CR2 = tmpcr2;
 80056f0:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80056f2:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80056f4:	684c      	ldr	r4, [r1, #4]
 80056f6:	639c      	str	r4, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80056f8:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056fa:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056fc:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005702:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005704:	699c      	ldr	r4, [r3, #24]
 8005706:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800570a:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800570c:	6999      	ldr	r1, [r3, #24]
 800570e:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8005712:	6199      	str	r1, [r3, #24]
  __HAL_UNLOCK(htim);
 8005714:	2300      	movs	r3, #0
 8005716:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800571a:	2200      	movs	r2, #0
}
 800571c:	4610      	mov	r0, r2
 800571e:	bcf0      	pop	{r4, r5, r6, r7}
 8005720:	4770      	bx	lr
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005722:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8005724:	680e      	ldr	r6, [r1, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005726:	6a1a      	ldr	r2, [r3, #32]
 8005728:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800572c:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800572e:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005730:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005732:	69dc      	ldr	r4, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005734:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005738:	4334      	orrs	r4, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800573a:	688e      	ldr	r6, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800573c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005740:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005744:	4e27      	ldr	r6, [pc, #156]	; (80057e4 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005746:	42b3      	cmp	r3, r6
 8005748:	d03c      	beq.n	80057c4 <HAL_TIM_PWM_ConfigChannel+0x1e8>
  TIMx->CR2 = tmpcr2;
 800574a:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800574c:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800574e:	684c      	ldr	r4, [r1, #4]
 8005750:	63dc      	str	r4, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8005752:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005754:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005756:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005758:	f042 0208 	orr.w	r2, r2, #8
 800575c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800575e:	69dc      	ldr	r4, [r3, #28]
 8005760:	f024 0404 	bic.w	r4, r4, #4
 8005764:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005766:	69d9      	ldr	r1, [r3, #28]
 8005768:	4329      	orrs	r1, r5
 800576a:	61d9      	str	r1, [r3, #28]
  __HAL_UNLOCK(htim);
 800576c:	2300      	movs	r3, #0
 800576e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005772:	2200      	movs	r2, #0
}
 8005774:	4610      	mov	r0, r2
 8005776:	bcf0      	pop	{r4, r5, r6, r7}
 8005778:	4770      	bx	lr
  __HAL_LOCK(htim);
 800577a:	2202      	movs	r2, #2
}
 800577c:	4610      	mov	r0, r2
 800577e:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8005780:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005782:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005786:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8005788:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800578c:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005790:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8005792:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005796:	4335      	orrs	r5, r6
 8005798:	e77d      	b.n	8005696 <HAL_TIM_PWM_ConfigChannel+0xba>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800579a:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800579c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057a0:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057a4:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057a8:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057ac:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 80057ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057b2:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 80057b6:	e79b      	b.n	80056f0 <HAL_TIM_PWM_ConfigChannel+0x114>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057b8:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80057ba:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057be:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 80057c2:	e73c      	b.n	800563e <HAL_TIM_PWM_ConfigChannel+0x62>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057c4:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80057c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057ca:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057ce:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057d2:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057d6:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 80057d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057dc:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 80057e0:	e7b3      	b.n	800574a <HAL_TIM_PWM_ConfigChannel+0x16e>
 80057e2:	bf00      	nop
 80057e4:	40010000 	.word	0x40010000

080057e8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80057e8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d075      	beq.n	80058dc <HAL_TIM_ConfigClockSource+0xf4>
 80057f0:	4602      	mov	r2, r0
{
 80057f2:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80057f4:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80057f6:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80057f8:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 80057fc:	2001      	movs	r0, #1
 80057fe:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8005802:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005804:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005808:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800580c:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800580e:	680b      	ldr	r3, [r1, #0]
 8005810:	2b60      	cmp	r3, #96	; 0x60
 8005812:	d065      	beq.n	80058e0 <HAL_TIM_ConfigClockSource+0xf8>
 8005814:	d824      	bhi.n	8005860 <HAL_TIM_ConfigClockSource+0x78>
 8005816:	2b40      	cmp	r3, #64	; 0x40
 8005818:	d07c      	beq.n	8005914 <HAL_TIM_ConfigClockSource+0x12c>
 800581a:	d94b      	bls.n	80058b4 <HAL_TIM_ConfigClockSource+0xcc>
 800581c:	2b50      	cmp	r3, #80	; 0x50
 800581e:	d117      	bne.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005820:	6848      	ldr	r0, [r1, #4]
 8005822:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005824:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005826:	6a23      	ldr	r3, [r4, #32]
 8005828:	f023 0301 	bic.w	r3, r3, #1
 800582c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800582e:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005830:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005834:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8005838:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800583a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800583e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005840:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005842:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005848:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 800584c:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800584e:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8005850:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8005852:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005854:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005858:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800585c:	bc30      	pop	{r4, r5}
 800585e:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8005860:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005864:	d038      	beq.n	80058d8 <HAL_TIM_ConfigClockSource+0xf0>
 8005866:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800586a:	d110      	bne.n	800588e <HAL_TIM_ConfigClockSource+0xa6>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800586c:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005870:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005872:	432b      	orrs	r3, r5
 8005874:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005876:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800587a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800587e:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8005880:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005882:	68a3      	ldr	r3, [r4, #8]
 8005884:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 8005888:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800588a:	60a3      	str	r3, [r4, #8]
      break;
 800588c:	e7e0      	b.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 800588e:	2b70      	cmp	r3, #112	; 0x70
 8005890:	d1de      	bne.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005892:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005896:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005898:	432b      	orrs	r3, r5
 800589a:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800589c:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058a0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80058a4:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80058a6:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80058a8:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 80058ae:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 80058b0:	60a3      	str	r3, [r4, #8]
      break;
 80058b2:	e7cd      	b.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80058b4:	2b20      	cmp	r3, #32
 80058b6:	d002      	beq.n	80058be <HAL_TIM_ConfigClockSource+0xd6>
 80058b8:	d90a      	bls.n	80058d0 <HAL_TIM_ConfigClockSource+0xe8>
 80058ba:	2b30      	cmp	r3, #48	; 0x30
 80058bc:	d1c8      	bne.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 80058be:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80058c0:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058c4:	430b      	orrs	r3, r1
 80058c6:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 80058ca:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 80058cc:	60a3      	str	r3, [r4, #8]
}
 80058ce:	e7bf      	b.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80058d0:	f033 0110 	bics.w	r1, r3, #16
 80058d4:	d1bc      	bne.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
 80058d6:	e7f2      	b.n	80058be <HAL_TIM_ConfigClockSource+0xd6>
  HAL_StatusTypeDef status = HAL_OK;
 80058d8:	2000      	movs	r0, #0
 80058da:	e7b9      	b.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 80058dc:	2002      	movs	r0, #2
}
 80058de:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058e0:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058e2:	68cb      	ldr	r3, [r1, #12]
 80058e4:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058e6:	f020 0010 	bic.w	r0, r0, #16
 80058ea:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058ec:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058ee:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058f2:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
  tmpccer = TIMx->CCER;
 80058f6:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 80058f8:	61a1      	str	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80058fe:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 8005902:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005904:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800590a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 800590e:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8005910:	60a3      	str	r3, [r4, #8]
}
 8005912:	e79d      	b.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005914:	6848      	ldr	r0, [r1, #4]
 8005916:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005918:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800591a:	6a23      	ldr	r3, [r4, #32]
 800591c:	f023 0301 	bic.w	r3, r3, #1
 8005920:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005922:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005924:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005928:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 800592c:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800592e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005932:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005934:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005936:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005938:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800593c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8005940:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8005942:	60a3      	str	r3, [r4, #8]
}
 8005944:	e784      	b.n	8005850 <HAL_TIM_ConfigClockSource+0x68>
 8005946:	bf00      	nop

08005948 <HAL_TIM_OC_DelayElapsedCallback>:
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop

0800594c <HAL_TIM_IC_CaptureCallback>:
 800594c:	4770      	bx	lr
 800594e:	bf00      	nop

08005950 <TIM_DMACaptureCplt>:
{
 8005950:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005952:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005954:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005956:	4283      	cmp	r3, r0
 8005958:	d01e      	beq.n	8005998 <TIM_DMACaptureCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800595a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800595c:	4283      	cmp	r3, r0
 800595e:	d00b      	beq.n	8005978 <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005960:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005962:	4283      	cmp	r3, r0
 8005964:	d027      	beq.n	80059b6 <TIM_DMACaptureCplt+0x66>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005966:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005968:	4283      	cmp	r3, r0
 800596a:	d02f      	beq.n	80059cc <TIM_DMACaptureCplt+0x7c>
  HAL_TIM_IC_CaptureCallback(htim);
 800596c:	4620      	mov	r0, r4
 800596e:	f7ff ffed 	bl	800594c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005972:	2300      	movs	r3, #0
 8005974:	7723      	strb	r3, [r4, #28]
}
 8005976:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005978:	2202      	movs	r2, #2
 800597a:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800597c:	69db      	ldr	r3, [r3, #28]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1f4      	bne.n	800596c <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005982:	2301      	movs	r3, #1
 8005984:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  HAL_TIM_IC_CaptureCallback(htim);
 8005988:	4620      	mov	r0, r4
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800598a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  HAL_TIM_IC_CaptureCallback(htim);
 800598e:	f7ff ffdd 	bl	800594c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005992:	2300      	movs	r3, #0
 8005994:	7723      	strb	r3, [r4, #28]
}
 8005996:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005998:	2201      	movs	r2, #1
 800599a:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800599c:	69db      	ldr	r3, [r3, #28]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e4      	bne.n	800596c <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80059a2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  HAL_TIM_IC_CaptureCallback(htim);
 80059a6:	4620      	mov	r0, r4
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80059a8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  HAL_TIM_IC_CaptureCallback(htim);
 80059ac:	f7ff ffce 	bl	800594c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059b0:	2300      	movs	r3, #0
 80059b2:	7723      	strb	r3, [r4, #28]
}
 80059b4:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059b6:	2204      	movs	r2, #4
 80059b8:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d1d5      	bne.n	800596c <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80059c0:	2301      	movs	r3, #1
 80059c2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80059c6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80059ca:	e7cf      	b.n	800596c <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059cc:	2208      	movs	r2, #8
 80059ce:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80059d0:	69db      	ldr	r3, [r3, #28]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1ca      	bne.n	800596c <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80059d6:	2301      	movs	r3, #1
 80059d8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80059dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059e0:	e7c4      	b.n	800596c <TIM_DMACaptureCplt+0x1c>
 80059e2:	bf00      	nop

080059e4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop

080059e8 <TIM_DMACaptureHalfCplt>:
{
 80059e8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059ea:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80059ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059ee:	4283      	cmp	r3, r0
 80059f0:	d018      	beq.n	8005a24 <TIM_DMACaptureHalfCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80059f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80059f4:	4283      	cmp	r3, r0
 80059f6:	d00d      	beq.n	8005a14 <TIM_DMACaptureHalfCplt+0x2c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80059f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80059fa:	4283      	cmp	r3, r0
 80059fc:	d01a      	beq.n	8005a34 <TIM_DMACaptureHalfCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80059fe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005a00:	4283      	cmp	r3, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a02:	bf04      	itt	eq
 8005a04:	2308      	moveq	r3, #8
 8005a06:	7723      	strbeq	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005a08:	4620      	mov	r0, r4
 8005a0a:	f7ff ffeb 	bl	80059e4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	7723      	strb	r3, [r4, #28]
}
 8005a12:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a14:	2302      	movs	r3, #2
 8005a16:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005a18:	4620      	mov	r0, r4
 8005a1a:	f7ff ffe3 	bl	80059e4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	7723      	strb	r3, [r4, #28]
}
 8005a22:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a24:	2301      	movs	r3, #1
 8005a26:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005a28:	4620      	mov	r0, r4
 8005a2a:	f7ff ffdb 	bl	80059e4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	7723      	strb	r3, [r4, #28]
}
 8005a32:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a34:	2304      	movs	r3, #4
 8005a36:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005a38:	4620      	mov	r0, r4
 8005a3a:	f7ff ffd3 	bl	80059e4 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	7723      	strb	r3, [r4, #28]
}
 8005a42:	bd10      	pop	{r4, pc}

08005a44 <HAL_TIM_PWM_PulseFinishedCallback>:
 8005a44:	4770      	bx	lr
 8005a46:	bf00      	nop

08005a48 <HAL_TIM_TriggerCallback>:
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop

08005a4c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a4c:	6803      	ldr	r3, [r0, #0]
 8005a4e:	691a      	ldr	r2, [r3, #16]
 8005a50:	0791      	lsls	r1, r2, #30
{
 8005a52:	b510      	push	{r4, lr}
 8005a54:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a56:	d502      	bpl.n	8005a5e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a58:	68da      	ldr	r2, [r3, #12]
 8005a5a:	0792      	lsls	r2, r2, #30
 8005a5c:	d45f      	bmi.n	8005b1e <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a5e:	691a      	ldr	r2, [r3, #16]
 8005a60:	0750      	lsls	r0, r2, #29
 8005a62:	d502      	bpl.n	8005a6a <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	0751      	lsls	r1, r2, #29
 8005a68:	d446      	bmi.n	8005af8 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a6a:	691a      	ldr	r2, [r3, #16]
 8005a6c:	0712      	lsls	r2, r2, #28
 8005a6e:	d502      	bpl.n	8005a76 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a70:	68da      	ldr	r2, [r3, #12]
 8005a72:	0710      	lsls	r0, r2, #28
 8005a74:	d42e      	bmi.n	8005ad4 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a76:	691a      	ldr	r2, [r3, #16]
 8005a78:	06d2      	lsls	r2, r2, #27
 8005a7a:	d502      	bpl.n	8005a82 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	06d0      	lsls	r0, r2, #27
 8005a80:	d418      	bmi.n	8005ab4 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a82:	691a      	ldr	r2, [r3, #16]
 8005a84:	07d1      	lsls	r1, r2, #31
 8005a86:	d502      	bpl.n	8005a8e <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a88:	68da      	ldr	r2, [r3, #12]
 8005a8a:	07d2      	lsls	r2, r2, #31
 8005a8c:	d45d      	bmi.n	8005b4a <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a8e:	691a      	ldr	r2, [r3, #16]
 8005a90:	0610      	lsls	r0, r2, #24
 8005a92:	d502      	bpl.n	8005a9a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a94:	68da      	ldr	r2, [r3, #12]
 8005a96:	0611      	lsls	r1, r2, #24
 8005a98:	d45f      	bmi.n	8005b5a <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a9a:	691a      	ldr	r2, [r3, #16]
 8005a9c:	0652      	lsls	r2, r2, #25
 8005a9e:	d502      	bpl.n	8005aa6 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005aa0:	68da      	ldr	r2, [r3, #12]
 8005aa2:	0650      	lsls	r0, r2, #25
 8005aa4:	d461      	bmi.n	8005b6a <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005aa6:	691a      	ldr	r2, [r3, #16]
 8005aa8:	0691      	lsls	r1, r2, #26
 8005aaa:	d502      	bpl.n	8005ab2 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005aac:	68da      	ldr	r2, [r3, #12]
 8005aae:	0692      	lsls	r2, r2, #26
 8005ab0:	d443      	bmi.n	8005b3a <HAL_TIM_IRQHandler+0xee>
}
 8005ab2:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ab4:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ab8:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005aba:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005abc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005abe:	69db      	ldr	r3, [r3, #28]
 8005ac0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005ac4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ac6:	d064      	beq.n	8005b92 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8005ac8:	f7ff ff40 	bl	800594c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005acc:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005ace:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ad0:	7722      	strb	r2, [r4, #28]
 8005ad2:	e7d6      	b.n	8005a82 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ad4:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ad8:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ada:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005adc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ade:	69db      	ldr	r3, [r3, #28]
 8005ae0:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005ae2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ae4:	d152      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ae6:	f7ff ff2f 	bl	8005948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aea:	4620      	mov	r0, r4
 8005aec:	f7ff ffaa 	bl	8005a44 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005af0:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005af2:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005af4:	7722      	strb	r2, [r4, #28]
 8005af6:	e7be      	b.n	8005a76 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005af8:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005afc:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005afe:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b00:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005b08:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b0a:	d13c      	bne.n	8005b86 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b0c:	f7ff ff1c 	bl	8005948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b10:	4620      	mov	r0, r4
 8005b12:	f7ff ff97 	bl	8005a44 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b16:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b18:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b1a:	7722      	strb	r2, [r4, #28]
 8005b1c:	e7a5      	b.n	8005a6a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b1e:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b22:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b24:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b26:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	079b      	lsls	r3, r3, #30
 8005b2c:	d025      	beq.n	8005b7a <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8005b2e:	f7ff ff0d 	bl	800594c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b32:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b34:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b36:	7722      	strb	r2, [r4, #28]
 8005b38:	e791      	b.n	8005a5e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b3a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8005b3e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b40:	611a      	str	r2, [r3, #16]
}
 8005b42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005b46:	f000 b8a7 	b.w	8005c98 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b4a:	f06f 0201 	mvn.w	r2, #1
 8005b4e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b50:	4620      	mov	r0, r4
 8005b52:	f7fb fa6f 	bl	8001034 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b56:	6823      	ldr	r3, [r4, #0]
 8005b58:	e799      	b.n	8005a8e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b5a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b5e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005b60:	4620      	mov	r0, r4
 8005b62:	f000 f89b 	bl	8005c9c <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	e797      	b.n	8005a9a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b6a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b6e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005b70:	4620      	mov	r0, r4
 8005b72:	f7ff ff69 	bl	8005a48 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	e795      	b.n	8005aa6 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b7a:	f7ff fee5 	bl	8005948 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b7e:	4620      	mov	r0, r4
 8005b80:	f7ff ff60 	bl	8005a44 <HAL_TIM_PWM_PulseFinishedCallback>
 8005b84:	e7d5      	b.n	8005b32 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8005b86:	f7ff fee1 	bl	800594c <HAL_TIM_IC_CaptureCallback>
 8005b8a:	e7c4      	b.n	8005b16 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8005b8c:	f7ff fede 	bl	800594c <HAL_TIM_IC_CaptureCallback>
 8005b90:	e7ae      	b.n	8005af0 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b92:	f7ff fed9 	bl	8005948 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b96:	4620      	mov	r0, r4
 8005b98:	f7ff ff54 	bl	8005a44 <HAL_TIM_PWM_PulseFinishedCallback>
 8005b9c:	e796      	b.n	8005acc <HAL_TIM_IRQHandler+0x80>
 8005b9e:	bf00      	nop

08005ba0 <HAL_TIM_ErrorCallback>:
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop

08005ba4 <TIM_DMAError>:
{
 8005ba4:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ba6:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005ba8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005baa:	4283      	cmp	r3, r0
 8005bac:	d01c      	beq.n	8005be8 <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005bae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005bb0:	4283      	cmp	r3, r0
 8005bb2:	d00e      	beq.n	8005bd2 <TIM_DMAError+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005bb4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005bb6:	4283      	cmp	r3, r0
 8005bb8:	d020      	beq.n	8005bfc <TIM_DMAError+0x58>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005bba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005bbc:	4283      	cmp	r3, r0
 8005bbe:	d028      	beq.n	8005c12 <TIM_DMAError+0x6e>
    htim->State = HAL_TIM_STATE_READY;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 8005bc6:	4620      	mov	r0, r4
 8005bc8:	f7ff ffea 	bl	8005ba0 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	7723      	strb	r3, [r4, #28]
}
 8005bd0:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bd2:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bd4:	2202      	movs	r2, #2
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bd6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005bda:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8005bdc:	4620      	mov	r0, r4
 8005bde:	f7ff ffdf 	bl	8005ba0 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005be2:	2300      	movs	r3, #0
 8005be4:	7723      	strb	r3, [r4, #28]
}
 8005be6:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005be8:	2301      	movs	r3, #1
 8005bea:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bec:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	f7ff ffd5 	bl	8005ba0 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	7723      	strb	r3, [r4, #28]
}
 8005bfa:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005bfc:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bfe:	2204      	movs	r2, #4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005c00:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c04:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8005c06:	4620      	mov	r0, r4
 8005c08:	f7ff ffca 	bl	8005ba0 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	7723      	strb	r3, [r4, #28]
}
 8005c10:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005c12:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c14:	2208      	movs	r2, #8
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005c16:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c1a:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 8005c1c:	4620      	mov	r0, r4
 8005c1e:	f7ff ffbf 	bl	8005ba0 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c22:	2300      	movs	r3, #0
 8005c24:	7723      	strb	r3, [r4, #28]
}
 8005c26:	bd10      	pop	{r4, pc}

08005c28 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c28:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d02f      	beq.n	8005c90 <HAL_TIMEx_MasterConfigSynchronization+0x68>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c30:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005c32:	2202      	movs	r2, #2
{
 8005c34:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005c36:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005c3a:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c3c:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005c3e:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c40:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c44:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c46:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c48:	4a12      	ldr	r2, [pc, #72]	; (8005c94 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d012      	beq.n	8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c52:	d00f      	beq.n	8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c54:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d00b      	beq.n	8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d007      	beq.n	8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d003      	beq.n	8005c74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c6c:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d104      	bne.n	8005c7e <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c74:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c76:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c7a:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c7c:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005c7e:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005c80:	2201      	movs	r2, #1
 8005c82:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005c86:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8005c8a:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8005c8c:	4618      	mov	r0, r3
}
 8005c8e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005c90:	2002      	movs	r0, #2
}
 8005c92:	4770      	bx	lr
 8005c94:	40010000 	.word	0x40010000

08005c98 <HAL_TIMEx_CommutCallback>:
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop

08005c9c <HAL_TIMEx_BreakCallback>:
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop

08005ca0 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	f000 808f 	beq.w	8005dc4 <HAL_UART_Init+0x124>
{
 8005ca6:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ca8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005cac:	4604      	mov	r4, r0
 8005cae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 8081 	beq.w	8005dba <HAL_UART_Init+0x11a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005cb8:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cba:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8005cbc:	2224      	movs	r2, #36	; 0x24
 8005cbe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8005cc2:	68da      	ldr	r2, [r3, #12]
 8005cc4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005cc8:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cca:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ccc:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cce:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8005cd2:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cd4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cd6:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cd8:	4302      	orrs	r2, r0
 8005cda:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8005cdc:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cde:	4302      	orrs	r2, r0
 8005ce0:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8005ce2:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8005ce6:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cea:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005cec:	430a      	orrs	r2, r1
 8005cee:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cf0:	695a      	ldr	r2, [r3, #20]
 8005cf2:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cf4:	4934      	ldr	r1, [pc, #208]	; (8005dc8 <HAL_UART_Init+0x128>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cf6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005cfa:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cfc:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cfe:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d00:	d035      	beq.n	8005d6e <HAL_UART_Init+0xce>
 8005d02:	4a32      	ldr	r2, [pc, #200]	; (8005dcc <HAL_UART_Init+0x12c>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d032      	beq.n	8005d6e <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d08:	f7ff f834 	bl	8004d74 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d0c:	69e3      	ldr	r3, [r4, #28]
 8005d0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d12:	d032      	beq.n	8005d7a <HAL_UART_Init+0xda>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d14:	6863      	ldr	r3, [r4, #4]
 8005d16:	2119      	movs	r1, #25
 8005d18:	009a      	lsls	r2, r3, #2
 8005d1a:	fba0 0101 	umull	r0, r1, r0, r1
 8005d1e:	0f9b      	lsrs	r3, r3, #30
 8005d20:	f7fa fde4 	bl	80008ec <__aeabi_uldivmod>
 8005d24:	492a      	ldr	r1, [pc, #168]	; (8005dd0 <HAL_UART_Init+0x130>)
 8005d26:	fba1 3200 	umull	r3, r2, r1, r0
 8005d2a:	0952      	lsrs	r2, r2, #5
 8005d2c:	2564      	movs	r5, #100	; 0x64
 8005d2e:	fb05 0012 	mls	r0, r5, r2, r0
 8005d32:	0100      	lsls	r0, r0, #4
 8005d34:	3032      	adds	r0, #50	; 0x32
 8005d36:	6823      	ldr	r3, [r4, #0]
 8005d38:	fba1 1000 	umull	r1, r0, r1, r0
 8005d3c:	0112      	lsls	r2, r2, #4
 8005d3e:	eb02 1050 	add.w	r0, r2, r0, lsr #5
 8005d42:	6098      	str	r0, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d44:	691a      	ldr	r2, [r3, #16]
 8005d46:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d4a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d4c:	695a      	ldr	r2, [r3, #20]
 8005d4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d52:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8005d54:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d56:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8005d58:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8005d5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d5e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d60:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005d62:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005d66:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  return HAL_OK;
 8005d6a:	4628      	mov	r0, r5
}
 8005d6c:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d6e:	f7ff f811 	bl	8004d94 <HAL_RCC_GetPCLK2Freq>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d72:	69e3      	ldr	r3, [r4, #28]
 8005d74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d78:	d1cc      	bne.n	8005d14 <HAL_UART_Init+0x74>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d7a:	6862      	ldr	r2, [r4, #4]
 8005d7c:	2119      	movs	r1, #25
 8005d7e:	1892      	adds	r2, r2, r2
 8005d80:	f04f 0300 	mov.w	r3, #0
 8005d84:	415b      	adcs	r3, r3
 8005d86:	fba0 0101 	umull	r0, r1, r0, r1
 8005d8a:	f7fa fdaf 	bl	80008ec <__aeabi_uldivmod>
 8005d8e:	4b10      	ldr	r3, [pc, #64]	; (8005dd0 <HAL_UART_Init+0x130>)
 8005d90:	fba3 2100 	umull	r2, r1, r3, r0
 8005d94:	094d      	lsrs	r5, r1, #5
 8005d96:	2264      	movs	r2, #100	; 0x64
 8005d98:	fb02 0215 	mls	r2, r2, r5, r0
 8005d9c:	00d2      	lsls	r2, r2, #3
 8005d9e:	3232      	adds	r2, #50	; 0x32
 8005da0:	fba3 3202 	umull	r3, r2, r3, r2
 8005da4:	f3c2 1142 	ubfx	r1, r2, #5, #3
 8005da8:	0912      	lsrs	r2, r2, #4
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8005db0:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8005db4:	440a      	add	r2, r1
 8005db6:	609a      	str	r2, [r3, #8]
 8005db8:	e7c4      	b.n	8005d44 <HAL_UART_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 8005dba:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8005dbe:	f7fc fb7b 	bl	80024b8 <HAL_UART_MspInit>
 8005dc2:	e779      	b.n	8005cb8 <HAL_UART_Init+0x18>
    return HAL_ERROR;
 8005dc4:	2001      	movs	r0, #1
}
 8005dc6:	4770      	bx	lr
 8005dc8:	40011000 	.word	0x40011000
 8005dcc:	40011400 	.word	0x40011400
 8005dd0:	51eb851f 	.word	0x51eb851f

08005dd4 <__assert_func>:
 8005dd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005dd6:	4614      	mov	r4, r2
 8005dd8:	461a      	mov	r2, r3
 8005dda:	4b09      	ldr	r3, [pc, #36]	; (8005e00 <__assert_func+0x2c>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4605      	mov	r5, r0
 8005de0:	68d8      	ldr	r0, [r3, #12]
 8005de2:	b14c      	cbz	r4, 8005df8 <__assert_func+0x24>
 8005de4:	4b07      	ldr	r3, [pc, #28]	; (8005e04 <__assert_func+0x30>)
 8005de6:	9100      	str	r1, [sp, #0]
 8005de8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005dec:	4906      	ldr	r1, [pc, #24]	; (8005e08 <__assert_func+0x34>)
 8005dee:	462b      	mov	r3, r5
 8005df0:	f000 f814 	bl	8005e1c <fiprintf>
 8005df4:	f000 fc18 	bl	8006628 <abort>
 8005df8:	4b04      	ldr	r3, [pc, #16]	; (8005e0c <__assert_func+0x38>)
 8005dfa:	461c      	mov	r4, r3
 8005dfc:	e7f3      	b.n	8005de6 <__assert_func+0x12>
 8005dfe:	bf00      	nop
 8005e00:	2000003c 	.word	0x2000003c
 8005e04:	080073b4 	.word	0x080073b4
 8005e08:	080073c1 	.word	0x080073c1
 8005e0c:	080073ef 	.word	0x080073ef

08005e10 <__errno>:
 8005e10:	4b01      	ldr	r3, [pc, #4]	; (8005e18 <__errno+0x8>)
 8005e12:	6818      	ldr	r0, [r3, #0]
 8005e14:	4770      	bx	lr
 8005e16:	bf00      	nop
 8005e18:	2000003c 	.word	0x2000003c

08005e1c <fiprintf>:
 8005e1c:	b40e      	push	{r1, r2, r3}
 8005e1e:	b503      	push	{r0, r1, lr}
 8005e20:	4601      	mov	r1, r0
 8005e22:	ab03      	add	r3, sp, #12
 8005e24:	4805      	ldr	r0, [pc, #20]	; (8005e3c <fiprintf+0x20>)
 8005e26:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e2a:	6800      	ldr	r0, [r0, #0]
 8005e2c:	9301      	str	r3, [sp, #4]
 8005e2e:	f000 f877 	bl	8005f20 <_vfiprintf_r>
 8005e32:	b002      	add	sp, #8
 8005e34:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e38:	b003      	add	sp, #12
 8005e3a:	4770      	bx	lr
 8005e3c:	2000003c 	.word	0x2000003c

08005e40 <__libc_init_array>:
 8005e40:	b570      	push	{r4, r5, r6, lr}
 8005e42:	4d0d      	ldr	r5, [pc, #52]	; (8005e78 <__libc_init_array+0x38>)
 8005e44:	4c0d      	ldr	r4, [pc, #52]	; (8005e7c <__libc_init_array+0x3c>)
 8005e46:	1b64      	subs	r4, r4, r5
 8005e48:	10a4      	asrs	r4, r4, #2
 8005e4a:	2600      	movs	r6, #0
 8005e4c:	42a6      	cmp	r6, r4
 8005e4e:	d109      	bne.n	8005e64 <__libc_init_array+0x24>
 8005e50:	4d0b      	ldr	r5, [pc, #44]	; (8005e80 <__libc_init_array+0x40>)
 8005e52:	4c0c      	ldr	r4, [pc, #48]	; (8005e84 <__libc_init_array+0x44>)
 8005e54:	f000 fffc 	bl	8006e50 <_init>
 8005e58:	1b64      	subs	r4, r4, r5
 8005e5a:	10a4      	asrs	r4, r4, #2
 8005e5c:	2600      	movs	r6, #0
 8005e5e:	42a6      	cmp	r6, r4
 8005e60:	d105      	bne.n	8005e6e <__libc_init_array+0x2e>
 8005e62:	bd70      	pop	{r4, r5, r6, pc}
 8005e64:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e68:	4798      	blx	r3
 8005e6a:	3601      	adds	r6, #1
 8005e6c:	e7ee      	b.n	8005e4c <__libc_init_array+0xc>
 8005e6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e72:	4798      	blx	r3
 8005e74:	3601      	adds	r6, #1
 8005e76:	e7f2      	b.n	8005e5e <__libc_init_array+0x1e>
 8005e78:	08007490 	.word	0x08007490
 8005e7c:	08007490 	.word	0x08007490
 8005e80:	08007490 	.word	0x08007490
 8005e84:	08007494 	.word	0x08007494

08005e88 <memmove>:
 8005e88:	4288      	cmp	r0, r1
 8005e8a:	b510      	push	{r4, lr}
 8005e8c:	eb01 0402 	add.w	r4, r1, r2
 8005e90:	d902      	bls.n	8005e98 <memmove+0x10>
 8005e92:	4284      	cmp	r4, r0
 8005e94:	4623      	mov	r3, r4
 8005e96:	d807      	bhi.n	8005ea8 <memmove+0x20>
 8005e98:	1e43      	subs	r3, r0, #1
 8005e9a:	42a1      	cmp	r1, r4
 8005e9c:	d008      	beq.n	8005eb0 <memmove+0x28>
 8005e9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ea2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ea6:	e7f8      	b.n	8005e9a <memmove+0x12>
 8005ea8:	4402      	add	r2, r0
 8005eaa:	4601      	mov	r1, r0
 8005eac:	428a      	cmp	r2, r1
 8005eae:	d100      	bne.n	8005eb2 <memmove+0x2a>
 8005eb0:	bd10      	pop	{r4, pc}
 8005eb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005eb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005eba:	e7f7      	b.n	8005eac <memmove+0x24>

08005ebc <memset>:
 8005ebc:	4402      	add	r2, r0
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d100      	bne.n	8005ec6 <memset+0xa>
 8005ec4:	4770      	bx	lr
 8005ec6:	f803 1b01 	strb.w	r1, [r3], #1
 8005eca:	e7f9      	b.n	8005ec0 <memset+0x4>

08005ecc <__sfputc_r>:
 8005ecc:	6893      	ldr	r3, [r2, #8]
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	b410      	push	{r4}
 8005ed4:	6093      	str	r3, [r2, #8]
 8005ed6:	da08      	bge.n	8005eea <__sfputc_r+0x1e>
 8005ed8:	6994      	ldr	r4, [r2, #24]
 8005eda:	42a3      	cmp	r3, r4
 8005edc:	db01      	blt.n	8005ee2 <__sfputc_r+0x16>
 8005ede:	290a      	cmp	r1, #10
 8005ee0:	d103      	bne.n	8005eea <__sfputc_r+0x1e>
 8005ee2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ee6:	f000 badf 	b.w	80064a8 <__swbuf_r>
 8005eea:	6813      	ldr	r3, [r2, #0]
 8005eec:	1c58      	adds	r0, r3, #1
 8005eee:	6010      	str	r0, [r2, #0]
 8005ef0:	7019      	strb	r1, [r3, #0]
 8005ef2:	4608      	mov	r0, r1
 8005ef4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <__sfputs_r>:
 8005efa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005efc:	4606      	mov	r6, r0
 8005efe:	460f      	mov	r7, r1
 8005f00:	4614      	mov	r4, r2
 8005f02:	18d5      	adds	r5, r2, r3
 8005f04:	42ac      	cmp	r4, r5
 8005f06:	d101      	bne.n	8005f0c <__sfputs_r+0x12>
 8005f08:	2000      	movs	r0, #0
 8005f0a:	e007      	b.n	8005f1c <__sfputs_r+0x22>
 8005f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f10:	463a      	mov	r2, r7
 8005f12:	4630      	mov	r0, r6
 8005f14:	f7ff ffda 	bl	8005ecc <__sfputc_r>
 8005f18:	1c43      	adds	r3, r0, #1
 8005f1a:	d1f3      	bne.n	8005f04 <__sfputs_r+0xa>
 8005f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f20 <_vfiprintf_r>:
 8005f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f24:	460d      	mov	r5, r1
 8005f26:	b09d      	sub	sp, #116	; 0x74
 8005f28:	4614      	mov	r4, r2
 8005f2a:	4698      	mov	r8, r3
 8005f2c:	4606      	mov	r6, r0
 8005f2e:	b118      	cbz	r0, 8005f38 <_vfiprintf_r+0x18>
 8005f30:	6983      	ldr	r3, [r0, #24]
 8005f32:	b90b      	cbnz	r3, 8005f38 <_vfiprintf_r+0x18>
 8005f34:	f000 fc9a 	bl	800686c <__sinit>
 8005f38:	4b89      	ldr	r3, [pc, #548]	; (8006160 <_vfiprintf_r+0x240>)
 8005f3a:	429d      	cmp	r5, r3
 8005f3c:	d11b      	bne.n	8005f76 <_vfiprintf_r+0x56>
 8005f3e:	6875      	ldr	r5, [r6, #4]
 8005f40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f42:	07d9      	lsls	r1, r3, #31
 8005f44:	d405      	bmi.n	8005f52 <_vfiprintf_r+0x32>
 8005f46:	89ab      	ldrh	r3, [r5, #12]
 8005f48:	059a      	lsls	r2, r3, #22
 8005f4a:	d402      	bmi.n	8005f52 <_vfiprintf_r+0x32>
 8005f4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f4e:	f000 fd2b 	bl	80069a8 <__retarget_lock_acquire_recursive>
 8005f52:	89ab      	ldrh	r3, [r5, #12]
 8005f54:	071b      	lsls	r3, r3, #28
 8005f56:	d501      	bpl.n	8005f5c <_vfiprintf_r+0x3c>
 8005f58:	692b      	ldr	r3, [r5, #16]
 8005f5a:	b9eb      	cbnz	r3, 8005f98 <_vfiprintf_r+0x78>
 8005f5c:	4629      	mov	r1, r5
 8005f5e:	4630      	mov	r0, r6
 8005f60:	f000 faf4 	bl	800654c <__swsetup_r>
 8005f64:	b1c0      	cbz	r0, 8005f98 <_vfiprintf_r+0x78>
 8005f66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f68:	07dc      	lsls	r4, r3, #31
 8005f6a:	d50e      	bpl.n	8005f8a <_vfiprintf_r+0x6a>
 8005f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f70:	b01d      	add	sp, #116	; 0x74
 8005f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f76:	4b7b      	ldr	r3, [pc, #492]	; (8006164 <_vfiprintf_r+0x244>)
 8005f78:	429d      	cmp	r5, r3
 8005f7a:	d101      	bne.n	8005f80 <_vfiprintf_r+0x60>
 8005f7c:	68b5      	ldr	r5, [r6, #8]
 8005f7e:	e7df      	b.n	8005f40 <_vfiprintf_r+0x20>
 8005f80:	4b79      	ldr	r3, [pc, #484]	; (8006168 <_vfiprintf_r+0x248>)
 8005f82:	429d      	cmp	r5, r3
 8005f84:	bf08      	it	eq
 8005f86:	68f5      	ldreq	r5, [r6, #12]
 8005f88:	e7da      	b.n	8005f40 <_vfiprintf_r+0x20>
 8005f8a:	89ab      	ldrh	r3, [r5, #12]
 8005f8c:	0598      	lsls	r0, r3, #22
 8005f8e:	d4ed      	bmi.n	8005f6c <_vfiprintf_r+0x4c>
 8005f90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f92:	f000 fd0a 	bl	80069aa <__retarget_lock_release_recursive>
 8005f96:	e7e9      	b.n	8005f6c <_vfiprintf_r+0x4c>
 8005f98:	2300      	movs	r3, #0
 8005f9a:	9309      	str	r3, [sp, #36]	; 0x24
 8005f9c:	2320      	movs	r3, #32
 8005f9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005fa2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fa6:	2330      	movs	r3, #48	; 0x30
 8005fa8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800616c <_vfiprintf_r+0x24c>
 8005fac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005fb0:	f04f 0901 	mov.w	r9, #1
 8005fb4:	4623      	mov	r3, r4
 8005fb6:	469a      	mov	sl, r3
 8005fb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fbc:	b10a      	cbz	r2, 8005fc2 <_vfiprintf_r+0xa2>
 8005fbe:	2a25      	cmp	r2, #37	; 0x25
 8005fc0:	d1f9      	bne.n	8005fb6 <_vfiprintf_r+0x96>
 8005fc2:	ebba 0b04 	subs.w	fp, sl, r4
 8005fc6:	d00b      	beq.n	8005fe0 <_vfiprintf_r+0xc0>
 8005fc8:	465b      	mov	r3, fp
 8005fca:	4622      	mov	r2, r4
 8005fcc:	4629      	mov	r1, r5
 8005fce:	4630      	mov	r0, r6
 8005fd0:	f7ff ff93 	bl	8005efa <__sfputs_r>
 8005fd4:	3001      	adds	r0, #1
 8005fd6:	f000 80aa 	beq.w	800612e <_vfiprintf_r+0x20e>
 8005fda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fdc:	445a      	add	r2, fp
 8005fde:	9209      	str	r2, [sp, #36]	; 0x24
 8005fe0:	f89a 3000 	ldrb.w	r3, [sl]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 80a2 	beq.w	800612e <_vfiprintf_r+0x20e>
 8005fea:	2300      	movs	r3, #0
 8005fec:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ff4:	f10a 0a01 	add.w	sl, sl, #1
 8005ff8:	9304      	str	r3, [sp, #16]
 8005ffa:	9307      	str	r3, [sp, #28]
 8005ffc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006000:	931a      	str	r3, [sp, #104]	; 0x68
 8006002:	4654      	mov	r4, sl
 8006004:	2205      	movs	r2, #5
 8006006:	f814 1b01 	ldrb.w	r1, [r4], #1
 800600a:	4858      	ldr	r0, [pc, #352]	; (800616c <_vfiprintf_r+0x24c>)
 800600c:	f7fa f8e8 	bl	80001e0 <memchr>
 8006010:	9a04      	ldr	r2, [sp, #16]
 8006012:	b9d8      	cbnz	r0, 800604c <_vfiprintf_r+0x12c>
 8006014:	06d1      	lsls	r1, r2, #27
 8006016:	bf44      	itt	mi
 8006018:	2320      	movmi	r3, #32
 800601a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800601e:	0713      	lsls	r3, r2, #28
 8006020:	bf44      	itt	mi
 8006022:	232b      	movmi	r3, #43	; 0x2b
 8006024:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006028:	f89a 3000 	ldrb.w	r3, [sl]
 800602c:	2b2a      	cmp	r3, #42	; 0x2a
 800602e:	d015      	beq.n	800605c <_vfiprintf_r+0x13c>
 8006030:	9a07      	ldr	r2, [sp, #28]
 8006032:	4654      	mov	r4, sl
 8006034:	2000      	movs	r0, #0
 8006036:	f04f 0c0a 	mov.w	ip, #10
 800603a:	4621      	mov	r1, r4
 800603c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006040:	3b30      	subs	r3, #48	; 0x30
 8006042:	2b09      	cmp	r3, #9
 8006044:	d94e      	bls.n	80060e4 <_vfiprintf_r+0x1c4>
 8006046:	b1b0      	cbz	r0, 8006076 <_vfiprintf_r+0x156>
 8006048:	9207      	str	r2, [sp, #28]
 800604a:	e014      	b.n	8006076 <_vfiprintf_r+0x156>
 800604c:	eba0 0308 	sub.w	r3, r0, r8
 8006050:	fa09 f303 	lsl.w	r3, r9, r3
 8006054:	4313      	orrs	r3, r2
 8006056:	9304      	str	r3, [sp, #16]
 8006058:	46a2      	mov	sl, r4
 800605a:	e7d2      	b.n	8006002 <_vfiprintf_r+0xe2>
 800605c:	9b03      	ldr	r3, [sp, #12]
 800605e:	1d19      	adds	r1, r3, #4
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	9103      	str	r1, [sp, #12]
 8006064:	2b00      	cmp	r3, #0
 8006066:	bfbb      	ittet	lt
 8006068:	425b      	neglt	r3, r3
 800606a:	f042 0202 	orrlt.w	r2, r2, #2
 800606e:	9307      	strge	r3, [sp, #28]
 8006070:	9307      	strlt	r3, [sp, #28]
 8006072:	bfb8      	it	lt
 8006074:	9204      	strlt	r2, [sp, #16]
 8006076:	7823      	ldrb	r3, [r4, #0]
 8006078:	2b2e      	cmp	r3, #46	; 0x2e
 800607a:	d10c      	bne.n	8006096 <_vfiprintf_r+0x176>
 800607c:	7863      	ldrb	r3, [r4, #1]
 800607e:	2b2a      	cmp	r3, #42	; 0x2a
 8006080:	d135      	bne.n	80060ee <_vfiprintf_r+0x1ce>
 8006082:	9b03      	ldr	r3, [sp, #12]
 8006084:	1d1a      	adds	r2, r3, #4
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	9203      	str	r2, [sp, #12]
 800608a:	2b00      	cmp	r3, #0
 800608c:	bfb8      	it	lt
 800608e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006092:	3402      	adds	r4, #2
 8006094:	9305      	str	r3, [sp, #20]
 8006096:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800617c <_vfiprintf_r+0x25c>
 800609a:	7821      	ldrb	r1, [r4, #0]
 800609c:	2203      	movs	r2, #3
 800609e:	4650      	mov	r0, sl
 80060a0:	f7fa f89e 	bl	80001e0 <memchr>
 80060a4:	b140      	cbz	r0, 80060b8 <_vfiprintf_r+0x198>
 80060a6:	2340      	movs	r3, #64	; 0x40
 80060a8:	eba0 000a 	sub.w	r0, r0, sl
 80060ac:	fa03 f000 	lsl.w	r0, r3, r0
 80060b0:	9b04      	ldr	r3, [sp, #16]
 80060b2:	4303      	orrs	r3, r0
 80060b4:	3401      	adds	r4, #1
 80060b6:	9304      	str	r3, [sp, #16]
 80060b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060bc:	482c      	ldr	r0, [pc, #176]	; (8006170 <_vfiprintf_r+0x250>)
 80060be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80060c2:	2206      	movs	r2, #6
 80060c4:	f7fa f88c 	bl	80001e0 <memchr>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	d03f      	beq.n	800614c <_vfiprintf_r+0x22c>
 80060cc:	4b29      	ldr	r3, [pc, #164]	; (8006174 <_vfiprintf_r+0x254>)
 80060ce:	bb1b      	cbnz	r3, 8006118 <_vfiprintf_r+0x1f8>
 80060d0:	9b03      	ldr	r3, [sp, #12]
 80060d2:	3307      	adds	r3, #7
 80060d4:	f023 0307 	bic.w	r3, r3, #7
 80060d8:	3308      	adds	r3, #8
 80060da:	9303      	str	r3, [sp, #12]
 80060dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060de:	443b      	add	r3, r7
 80060e0:	9309      	str	r3, [sp, #36]	; 0x24
 80060e2:	e767      	b.n	8005fb4 <_vfiprintf_r+0x94>
 80060e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80060e8:	460c      	mov	r4, r1
 80060ea:	2001      	movs	r0, #1
 80060ec:	e7a5      	b.n	800603a <_vfiprintf_r+0x11a>
 80060ee:	2300      	movs	r3, #0
 80060f0:	3401      	adds	r4, #1
 80060f2:	9305      	str	r3, [sp, #20]
 80060f4:	4619      	mov	r1, r3
 80060f6:	f04f 0c0a 	mov.w	ip, #10
 80060fa:	4620      	mov	r0, r4
 80060fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006100:	3a30      	subs	r2, #48	; 0x30
 8006102:	2a09      	cmp	r2, #9
 8006104:	d903      	bls.n	800610e <_vfiprintf_r+0x1ee>
 8006106:	2b00      	cmp	r3, #0
 8006108:	d0c5      	beq.n	8006096 <_vfiprintf_r+0x176>
 800610a:	9105      	str	r1, [sp, #20]
 800610c:	e7c3      	b.n	8006096 <_vfiprintf_r+0x176>
 800610e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006112:	4604      	mov	r4, r0
 8006114:	2301      	movs	r3, #1
 8006116:	e7f0      	b.n	80060fa <_vfiprintf_r+0x1da>
 8006118:	ab03      	add	r3, sp, #12
 800611a:	9300      	str	r3, [sp, #0]
 800611c:	462a      	mov	r2, r5
 800611e:	4b16      	ldr	r3, [pc, #88]	; (8006178 <_vfiprintf_r+0x258>)
 8006120:	a904      	add	r1, sp, #16
 8006122:	4630      	mov	r0, r6
 8006124:	f3af 8000 	nop.w
 8006128:	4607      	mov	r7, r0
 800612a:	1c78      	adds	r0, r7, #1
 800612c:	d1d6      	bne.n	80060dc <_vfiprintf_r+0x1bc>
 800612e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006130:	07d9      	lsls	r1, r3, #31
 8006132:	d405      	bmi.n	8006140 <_vfiprintf_r+0x220>
 8006134:	89ab      	ldrh	r3, [r5, #12]
 8006136:	059a      	lsls	r2, r3, #22
 8006138:	d402      	bmi.n	8006140 <_vfiprintf_r+0x220>
 800613a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800613c:	f000 fc35 	bl	80069aa <__retarget_lock_release_recursive>
 8006140:	89ab      	ldrh	r3, [r5, #12]
 8006142:	065b      	lsls	r3, r3, #25
 8006144:	f53f af12 	bmi.w	8005f6c <_vfiprintf_r+0x4c>
 8006148:	9809      	ldr	r0, [sp, #36]	; 0x24
 800614a:	e711      	b.n	8005f70 <_vfiprintf_r+0x50>
 800614c:	ab03      	add	r3, sp, #12
 800614e:	9300      	str	r3, [sp, #0]
 8006150:	462a      	mov	r2, r5
 8006152:	4b09      	ldr	r3, [pc, #36]	; (8006178 <_vfiprintf_r+0x258>)
 8006154:	a904      	add	r1, sp, #16
 8006156:	4630      	mov	r0, r6
 8006158:	f000 f880 	bl	800625c <_printf_i>
 800615c:	e7e4      	b.n	8006128 <_vfiprintf_r+0x208>
 800615e:	bf00      	nop
 8006160:	08007448 	.word	0x08007448
 8006164:	08007468 	.word	0x08007468
 8006168:	08007428 	.word	0x08007428
 800616c:	080073f4 	.word	0x080073f4
 8006170:	080073fe 	.word	0x080073fe
 8006174:	00000000 	.word	0x00000000
 8006178:	08005efb 	.word	0x08005efb
 800617c:	080073fa 	.word	0x080073fa

08006180 <_printf_common>:
 8006180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006184:	4616      	mov	r6, r2
 8006186:	4699      	mov	r9, r3
 8006188:	688a      	ldr	r2, [r1, #8]
 800618a:	690b      	ldr	r3, [r1, #16]
 800618c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006190:	4293      	cmp	r3, r2
 8006192:	bfb8      	it	lt
 8006194:	4613      	movlt	r3, r2
 8006196:	6033      	str	r3, [r6, #0]
 8006198:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800619c:	4607      	mov	r7, r0
 800619e:	460c      	mov	r4, r1
 80061a0:	b10a      	cbz	r2, 80061a6 <_printf_common+0x26>
 80061a2:	3301      	adds	r3, #1
 80061a4:	6033      	str	r3, [r6, #0]
 80061a6:	6823      	ldr	r3, [r4, #0]
 80061a8:	0699      	lsls	r1, r3, #26
 80061aa:	bf42      	ittt	mi
 80061ac:	6833      	ldrmi	r3, [r6, #0]
 80061ae:	3302      	addmi	r3, #2
 80061b0:	6033      	strmi	r3, [r6, #0]
 80061b2:	6825      	ldr	r5, [r4, #0]
 80061b4:	f015 0506 	ands.w	r5, r5, #6
 80061b8:	d106      	bne.n	80061c8 <_printf_common+0x48>
 80061ba:	f104 0a19 	add.w	sl, r4, #25
 80061be:	68e3      	ldr	r3, [r4, #12]
 80061c0:	6832      	ldr	r2, [r6, #0]
 80061c2:	1a9b      	subs	r3, r3, r2
 80061c4:	42ab      	cmp	r3, r5
 80061c6:	dc26      	bgt.n	8006216 <_printf_common+0x96>
 80061c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061cc:	1e13      	subs	r3, r2, #0
 80061ce:	6822      	ldr	r2, [r4, #0]
 80061d0:	bf18      	it	ne
 80061d2:	2301      	movne	r3, #1
 80061d4:	0692      	lsls	r2, r2, #26
 80061d6:	d42b      	bmi.n	8006230 <_printf_common+0xb0>
 80061d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061dc:	4649      	mov	r1, r9
 80061de:	4638      	mov	r0, r7
 80061e0:	47c0      	blx	r8
 80061e2:	3001      	adds	r0, #1
 80061e4:	d01e      	beq.n	8006224 <_printf_common+0xa4>
 80061e6:	6823      	ldr	r3, [r4, #0]
 80061e8:	68e5      	ldr	r5, [r4, #12]
 80061ea:	6832      	ldr	r2, [r6, #0]
 80061ec:	f003 0306 	and.w	r3, r3, #6
 80061f0:	2b04      	cmp	r3, #4
 80061f2:	bf08      	it	eq
 80061f4:	1aad      	subeq	r5, r5, r2
 80061f6:	68a3      	ldr	r3, [r4, #8]
 80061f8:	6922      	ldr	r2, [r4, #16]
 80061fa:	bf0c      	ite	eq
 80061fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006200:	2500      	movne	r5, #0
 8006202:	4293      	cmp	r3, r2
 8006204:	bfc4      	itt	gt
 8006206:	1a9b      	subgt	r3, r3, r2
 8006208:	18ed      	addgt	r5, r5, r3
 800620a:	2600      	movs	r6, #0
 800620c:	341a      	adds	r4, #26
 800620e:	42b5      	cmp	r5, r6
 8006210:	d11a      	bne.n	8006248 <_printf_common+0xc8>
 8006212:	2000      	movs	r0, #0
 8006214:	e008      	b.n	8006228 <_printf_common+0xa8>
 8006216:	2301      	movs	r3, #1
 8006218:	4652      	mov	r2, sl
 800621a:	4649      	mov	r1, r9
 800621c:	4638      	mov	r0, r7
 800621e:	47c0      	blx	r8
 8006220:	3001      	adds	r0, #1
 8006222:	d103      	bne.n	800622c <_printf_common+0xac>
 8006224:	f04f 30ff 	mov.w	r0, #4294967295
 8006228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800622c:	3501      	adds	r5, #1
 800622e:	e7c6      	b.n	80061be <_printf_common+0x3e>
 8006230:	18e1      	adds	r1, r4, r3
 8006232:	1c5a      	adds	r2, r3, #1
 8006234:	2030      	movs	r0, #48	; 0x30
 8006236:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800623a:	4422      	add	r2, r4
 800623c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006240:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006244:	3302      	adds	r3, #2
 8006246:	e7c7      	b.n	80061d8 <_printf_common+0x58>
 8006248:	2301      	movs	r3, #1
 800624a:	4622      	mov	r2, r4
 800624c:	4649      	mov	r1, r9
 800624e:	4638      	mov	r0, r7
 8006250:	47c0      	blx	r8
 8006252:	3001      	adds	r0, #1
 8006254:	d0e6      	beq.n	8006224 <_printf_common+0xa4>
 8006256:	3601      	adds	r6, #1
 8006258:	e7d9      	b.n	800620e <_printf_common+0x8e>
	...

0800625c <_printf_i>:
 800625c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006260:	7e0f      	ldrb	r7, [r1, #24]
 8006262:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006264:	2f78      	cmp	r7, #120	; 0x78
 8006266:	4691      	mov	r9, r2
 8006268:	4680      	mov	r8, r0
 800626a:	460c      	mov	r4, r1
 800626c:	469a      	mov	sl, r3
 800626e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006272:	d807      	bhi.n	8006284 <_printf_i+0x28>
 8006274:	2f62      	cmp	r7, #98	; 0x62
 8006276:	d80a      	bhi.n	800628e <_printf_i+0x32>
 8006278:	2f00      	cmp	r7, #0
 800627a:	f000 80d8 	beq.w	800642e <_printf_i+0x1d2>
 800627e:	2f58      	cmp	r7, #88	; 0x58
 8006280:	f000 80a3 	beq.w	80063ca <_printf_i+0x16e>
 8006284:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006288:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800628c:	e03a      	b.n	8006304 <_printf_i+0xa8>
 800628e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006292:	2b15      	cmp	r3, #21
 8006294:	d8f6      	bhi.n	8006284 <_printf_i+0x28>
 8006296:	a101      	add	r1, pc, #4	; (adr r1, 800629c <_printf_i+0x40>)
 8006298:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800629c:	080062f5 	.word	0x080062f5
 80062a0:	08006309 	.word	0x08006309
 80062a4:	08006285 	.word	0x08006285
 80062a8:	08006285 	.word	0x08006285
 80062ac:	08006285 	.word	0x08006285
 80062b0:	08006285 	.word	0x08006285
 80062b4:	08006309 	.word	0x08006309
 80062b8:	08006285 	.word	0x08006285
 80062bc:	08006285 	.word	0x08006285
 80062c0:	08006285 	.word	0x08006285
 80062c4:	08006285 	.word	0x08006285
 80062c8:	08006415 	.word	0x08006415
 80062cc:	08006339 	.word	0x08006339
 80062d0:	080063f7 	.word	0x080063f7
 80062d4:	08006285 	.word	0x08006285
 80062d8:	08006285 	.word	0x08006285
 80062dc:	08006437 	.word	0x08006437
 80062e0:	08006285 	.word	0x08006285
 80062e4:	08006339 	.word	0x08006339
 80062e8:	08006285 	.word	0x08006285
 80062ec:	08006285 	.word	0x08006285
 80062f0:	080063ff 	.word	0x080063ff
 80062f4:	682b      	ldr	r3, [r5, #0]
 80062f6:	1d1a      	adds	r2, r3, #4
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	602a      	str	r2, [r5, #0]
 80062fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006300:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006304:	2301      	movs	r3, #1
 8006306:	e0a3      	b.n	8006450 <_printf_i+0x1f4>
 8006308:	6820      	ldr	r0, [r4, #0]
 800630a:	6829      	ldr	r1, [r5, #0]
 800630c:	0606      	lsls	r6, r0, #24
 800630e:	f101 0304 	add.w	r3, r1, #4
 8006312:	d50a      	bpl.n	800632a <_printf_i+0xce>
 8006314:	680e      	ldr	r6, [r1, #0]
 8006316:	602b      	str	r3, [r5, #0]
 8006318:	2e00      	cmp	r6, #0
 800631a:	da03      	bge.n	8006324 <_printf_i+0xc8>
 800631c:	232d      	movs	r3, #45	; 0x2d
 800631e:	4276      	negs	r6, r6
 8006320:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006324:	485e      	ldr	r0, [pc, #376]	; (80064a0 <_printf_i+0x244>)
 8006326:	230a      	movs	r3, #10
 8006328:	e019      	b.n	800635e <_printf_i+0x102>
 800632a:	680e      	ldr	r6, [r1, #0]
 800632c:	602b      	str	r3, [r5, #0]
 800632e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006332:	bf18      	it	ne
 8006334:	b236      	sxthne	r6, r6
 8006336:	e7ef      	b.n	8006318 <_printf_i+0xbc>
 8006338:	682b      	ldr	r3, [r5, #0]
 800633a:	6820      	ldr	r0, [r4, #0]
 800633c:	1d19      	adds	r1, r3, #4
 800633e:	6029      	str	r1, [r5, #0]
 8006340:	0601      	lsls	r1, r0, #24
 8006342:	d501      	bpl.n	8006348 <_printf_i+0xec>
 8006344:	681e      	ldr	r6, [r3, #0]
 8006346:	e002      	b.n	800634e <_printf_i+0xf2>
 8006348:	0646      	lsls	r6, r0, #25
 800634a:	d5fb      	bpl.n	8006344 <_printf_i+0xe8>
 800634c:	881e      	ldrh	r6, [r3, #0]
 800634e:	4854      	ldr	r0, [pc, #336]	; (80064a0 <_printf_i+0x244>)
 8006350:	2f6f      	cmp	r7, #111	; 0x6f
 8006352:	bf0c      	ite	eq
 8006354:	2308      	moveq	r3, #8
 8006356:	230a      	movne	r3, #10
 8006358:	2100      	movs	r1, #0
 800635a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800635e:	6865      	ldr	r5, [r4, #4]
 8006360:	60a5      	str	r5, [r4, #8]
 8006362:	2d00      	cmp	r5, #0
 8006364:	bfa2      	ittt	ge
 8006366:	6821      	ldrge	r1, [r4, #0]
 8006368:	f021 0104 	bicge.w	r1, r1, #4
 800636c:	6021      	strge	r1, [r4, #0]
 800636e:	b90e      	cbnz	r6, 8006374 <_printf_i+0x118>
 8006370:	2d00      	cmp	r5, #0
 8006372:	d04d      	beq.n	8006410 <_printf_i+0x1b4>
 8006374:	4615      	mov	r5, r2
 8006376:	fbb6 f1f3 	udiv	r1, r6, r3
 800637a:	fb03 6711 	mls	r7, r3, r1, r6
 800637e:	5dc7      	ldrb	r7, [r0, r7]
 8006380:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006384:	4637      	mov	r7, r6
 8006386:	42bb      	cmp	r3, r7
 8006388:	460e      	mov	r6, r1
 800638a:	d9f4      	bls.n	8006376 <_printf_i+0x11a>
 800638c:	2b08      	cmp	r3, #8
 800638e:	d10b      	bne.n	80063a8 <_printf_i+0x14c>
 8006390:	6823      	ldr	r3, [r4, #0]
 8006392:	07de      	lsls	r6, r3, #31
 8006394:	d508      	bpl.n	80063a8 <_printf_i+0x14c>
 8006396:	6923      	ldr	r3, [r4, #16]
 8006398:	6861      	ldr	r1, [r4, #4]
 800639a:	4299      	cmp	r1, r3
 800639c:	bfde      	ittt	le
 800639e:	2330      	movle	r3, #48	; 0x30
 80063a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063a8:	1b52      	subs	r2, r2, r5
 80063aa:	6122      	str	r2, [r4, #16]
 80063ac:	f8cd a000 	str.w	sl, [sp]
 80063b0:	464b      	mov	r3, r9
 80063b2:	aa03      	add	r2, sp, #12
 80063b4:	4621      	mov	r1, r4
 80063b6:	4640      	mov	r0, r8
 80063b8:	f7ff fee2 	bl	8006180 <_printf_common>
 80063bc:	3001      	adds	r0, #1
 80063be:	d14c      	bne.n	800645a <_printf_i+0x1fe>
 80063c0:	f04f 30ff 	mov.w	r0, #4294967295
 80063c4:	b004      	add	sp, #16
 80063c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ca:	4835      	ldr	r0, [pc, #212]	; (80064a0 <_printf_i+0x244>)
 80063cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80063d0:	6829      	ldr	r1, [r5, #0]
 80063d2:	6823      	ldr	r3, [r4, #0]
 80063d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80063d8:	6029      	str	r1, [r5, #0]
 80063da:	061d      	lsls	r5, r3, #24
 80063dc:	d514      	bpl.n	8006408 <_printf_i+0x1ac>
 80063de:	07df      	lsls	r7, r3, #31
 80063e0:	bf44      	itt	mi
 80063e2:	f043 0320 	orrmi.w	r3, r3, #32
 80063e6:	6023      	strmi	r3, [r4, #0]
 80063e8:	b91e      	cbnz	r6, 80063f2 <_printf_i+0x196>
 80063ea:	6823      	ldr	r3, [r4, #0]
 80063ec:	f023 0320 	bic.w	r3, r3, #32
 80063f0:	6023      	str	r3, [r4, #0]
 80063f2:	2310      	movs	r3, #16
 80063f4:	e7b0      	b.n	8006358 <_printf_i+0xfc>
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	f043 0320 	orr.w	r3, r3, #32
 80063fc:	6023      	str	r3, [r4, #0]
 80063fe:	2378      	movs	r3, #120	; 0x78
 8006400:	4828      	ldr	r0, [pc, #160]	; (80064a4 <_printf_i+0x248>)
 8006402:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006406:	e7e3      	b.n	80063d0 <_printf_i+0x174>
 8006408:	0659      	lsls	r1, r3, #25
 800640a:	bf48      	it	mi
 800640c:	b2b6      	uxthmi	r6, r6
 800640e:	e7e6      	b.n	80063de <_printf_i+0x182>
 8006410:	4615      	mov	r5, r2
 8006412:	e7bb      	b.n	800638c <_printf_i+0x130>
 8006414:	682b      	ldr	r3, [r5, #0]
 8006416:	6826      	ldr	r6, [r4, #0]
 8006418:	6961      	ldr	r1, [r4, #20]
 800641a:	1d18      	adds	r0, r3, #4
 800641c:	6028      	str	r0, [r5, #0]
 800641e:	0635      	lsls	r5, r6, #24
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	d501      	bpl.n	8006428 <_printf_i+0x1cc>
 8006424:	6019      	str	r1, [r3, #0]
 8006426:	e002      	b.n	800642e <_printf_i+0x1d2>
 8006428:	0670      	lsls	r0, r6, #25
 800642a:	d5fb      	bpl.n	8006424 <_printf_i+0x1c8>
 800642c:	8019      	strh	r1, [r3, #0]
 800642e:	2300      	movs	r3, #0
 8006430:	6123      	str	r3, [r4, #16]
 8006432:	4615      	mov	r5, r2
 8006434:	e7ba      	b.n	80063ac <_printf_i+0x150>
 8006436:	682b      	ldr	r3, [r5, #0]
 8006438:	1d1a      	adds	r2, r3, #4
 800643a:	602a      	str	r2, [r5, #0]
 800643c:	681d      	ldr	r5, [r3, #0]
 800643e:	6862      	ldr	r2, [r4, #4]
 8006440:	2100      	movs	r1, #0
 8006442:	4628      	mov	r0, r5
 8006444:	f7f9 fecc 	bl	80001e0 <memchr>
 8006448:	b108      	cbz	r0, 800644e <_printf_i+0x1f2>
 800644a:	1b40      	subs	r0, r0, r5
 800644c:	6060      	str	r0, [r4, #4]
 800644e:	6863      	ldr	r3, [r4, #4]
 8006450:	6123      	str	r3, [r4, #16]
 8006452:	2300      	movs	r3, #0
 8006454:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006458:	e7a8      	b.n	80063ac <_printf_i+0x150>
 800645a:	6923      	ldr	r3, [r4, #16]
 800645c:	462a      	mov	r2, r5
 800645e:	4649      	mov	r1, r9
 8006460:	4640      	mov	r0, r8
 8006462:	47d0      	blx	sl
 8006464:	3001      	adds	r0, #1
 8006466:	d0ab      	beq.n	80063c0 <_printf_i+0x164>
 8006468:	6823      	ldr	r3, [r4, #0]
 800646a:	079b      	lsls	r3, r3, #30
 800646c:	d413      	bmi.n	8006496 <_printf_i+0x23a>
 800646e:	68e0      	ldr	r0, [r4, #12]
 8006470:	9b03      	ldr	r3, [sp, #12]
 8006472:	4298      	cmp	r0, r3
 8006474:	bfb8      	it	lt
 8006476:	4618      	movlt	r0, r3
 8006478:	e7a4      	b.n	80063c4 <_printf_i+0x168>
 800647a:	2301      	movs	r3, #1
 800647c:	4632      	mov	r2, r6
 800647e:	4649      	mov	r1, r9
 8006480:	4640      	mov	r0, r8
 8006482:	47d0      	blx	sl
 8006484:	3001      	adds	r0, #1
 8006486:	d09b      	beq.n	80063c0 <_printf_i+0x164>
 8006488:	3501      	adds	r5, #1
 800648a:	68e3      	ldr	r3, [r4, #12]
 800648c:	9903      	ldr	r1, [sp, #12]
 800648e:	1a5b      	subs	r3, r3, r1
 8006490:	42ab      	cmp	r3, r5
 8006492:	dcf2      	bgt.n	800647a <_printf_i+0x21e>
 8006494:	e7eb      	b.n	800646e <_printf_i+0x212>
 8006496:	2500      	movs	r5, #0
 8006498:	f104 0619 	add.w	r6, r4, #25
 800649c:	e7f5      	b.n	800648a <_printf_i+0x22e>
 800649e:	bf00      	nop
 80064a0:	08007405 	.word	0x08007405
 80064a4:	08007416 	.word	0x08007416

080064a8 <__swbuf_r>:
 80064a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064aa:	460e      	mov	r6, r1
 80064ac:	4614      	mov	r4, r2
 80064ae:	4605      	mov	r5, r0
 80064b0:	b118      	cbz	r0, 80064ba <__swbuf_r+0x12>
 80064b2:	6983      	ldr	r3, [r0, #24]
 80064b4:	b90b      	cbnz	r3, 80064ba <__swbuf_r+0x12>
 80064b6:	f000 f9d9 	bl	800686c <__sinit>
 80064ba:	4b21      	ldr	r3, [pc, #132]	; (8006540 <__swbuf_r+0x98>)
 80064bc:	429c      	cmp	r4, r3
 80064be:	d12b      	bne.n	8006518 <__swbuf_r+0x70>
 80064c0:	686c      	ldr	r4, [r5, #4]
 80064c2:	69a3      	ldr	r3, [r4, #24]
 80064c4:	60a3      	str	r3, [r4, #8]
 80064c6:	89a3      	ldrh	r3, [r4, #12]
 80064c8:	071a      	lsls	r2, r3, #28
 80064ca:	d52f      	bpl.n	800652c <__swbuf_r+0x84>
 80064cc:	6923      	ldr	r3, [r4, #16]
 80064ce:	b36b      	cbz	r3, 800652c <__swbuf_r+0x84>
 80064d0:	6923      	ldr	r3, [r4, #16]
 80064d2:	6820      	ldr	r0, [r4, #0]
 80064d4:	1ac0      	subs	r0, r0, r3
 80064d6:	6963      	ldr	r3, [r4, #20]
 80064d8:	b2f6      	uxtb	r6, r6
 80064da:	4283      	cmp	r3, r0
 80064dc:	4637      	mov	r7, r6
 80064de:	dc04      	bgt.n	80064ea <__swbuf_r+0x42>
 80064e0:	4621      	mov	r1, r4
 80064e2:	4628      	mov	r0, r5
 80064e4:	f000 f92e 	bl	8006744 <_fflush_r>
 80064e8:	bb30      	cbnz	r0, 8006538 <__swbuf_r+0x90>
 80064ea:	68a3      	ldr	r3, [r4, #8]
 80064ec:	3b01      	subs	r3, #1
 80064ee:	60a3      	str	r3, [r4, #8]
 80064f0:	6823      	ldr	r3, [r4, #0]
 80064f2:	1c5a      	adds	r2, r3, #1
 80064f4:	6022      	str	r2, [r4, #0]
 80064f6:	701e      	strb	r6, [r3, #0]
 80064f8:	6963      	ldr	r3, [r4, #20]
 80064fa:	3001      	adds	r0, #1
 80064fc:	4283      	cmp	r3, r0
 80064fe:	d004      	beq.n	800650a <__swbuf_r+0x62>
 8006500:	89a3      	ldrh	r3, [r4, #12]
 8006502:	07db      	lsls	r3, r3, #31
 8006504:	d506      	bpl.n	8006514 <__swbuf_r+0x6c>
 8006506:	2e0a      	cmp	r6, #10
 8006508:	d104      	bne.n	8006514 <__swbuf_r+0x6c>
 800650a:	4621      	mov	r1, r4
 800650c:	4628      	mov	r0, r5
 800650e:	f000 f919 	bl	8006744 <_fflush_r>
 8006512:	b988      	cbnz	r0, 8006538 <__swbuf_r+0x90>
 8006514:	4638      	mov	r0, r7
 8006516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006518:	4b0a      	ldr	r3, [pc, #40]	; (8006544 <__swbuf_r+0x9c>)
 800651a:	429c      	cmp	r4, r3
 800651c:	d101      	bne.n	8006522 <__swbuf_r+0x7a>
 800651e:	68ac      	ldr	r4, [r5, #8]
 8006520:	e7cf      	b.n	80064c2 <__swbuf_r+0x1a>
 8006522:	4b09      	ldr	r3, [pc, #36]	; (8006548 <__swbuf_r+0xa0>)
 8006524:	429c      	cmp	r4, r3
 8006526:	bf08      	it	eq
 8006528:	68ec      	ldreq	r4, [r5, #12]
 800652a:	e7ca      	b.n	80064c2 <__swbuf_r+0x1a>
 800652c:	4621      	mov	r1, r4
 800652e:	4628      	mov	r0, r5
 8006530:	f000 f80c 	bl	800654c <__swsetup_r>
 8006534:	2800      	cmp	r0, #0
 8006536:	d0cb      	beq.n	80064d0 <__swbuf_r+0x28>
 8006538:	f04f 37ff 	mov.w	r7, #4294967295
 800653c:	e7ea      	b.n	8006514 <__swbuf_r+0x6c>
 800653e:	bf00      	nop
 8006540:	08007448 	.word	0x08007448
 8006544:	08007468 	.word	0x08007468
 8006548:	08007428 	.word	0x08007428

0800654c <__swsetup_r>:
 800654c:	4b32      	ldr	r3, [pc, #200]	; (8006618 <__swsetup_r+0xcc>)
 800654e:	b570      	push	{r4, r5, r6, lr}
 8006550:	681d      	ldr	r5, [r3, #0]
 8006552:	4606      	mov	r6, r0
 8006554:	460c      	mov	r4, r1
 8006556:	b125      	cbz	r5, 8006562 <__swsetup_r+0x16>
 8006558:	69ab      	ldr	r3, [r5, #24]
 800655a:	b913      	cbnz	r3, 8006562 <__swsetup_r+0x16>
 800655c:	4628      	mov	r0, r5
 800655e:	f000 f985 	bl	800686c <__sinit>
 8006562:	4b2e      	ldr	r3, [pc, #184]	; (800661c <__swsetup_r+0xd0>)
 8006564:	429c      	cmp	r4, r3
 8006566:	d10f      	bne.n	8006588 <__swsetup_r+0x3c>
 8006568:	686c      	ldr	r4, [r5, #4]
 800656a:	89a3      	ldrh	r3, [r4, #12]
 800656c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006570:	0719      	lsls	r1, r3, #28
 8006572:	d42c      	bmi.n	80065ce <__swsetup_r+0x82>
 8006574:	06dd      	lsls	r5, r3, #27
 8006576:	d411      	bmi.n	800659c <__swsetup_r+0x50>
 8006578:	2309      	movs	r3, #9
 800657a:	6033      	str	r3, [r6, #0]
 800657c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006580:	81a3      	strh	r3, [r4, #12]
 8006582:	f04f 30ff 	mov.w	r0, #4294967295
 8006586:	e03e      	b.n	8006606 <__swsetup_r+0xba>
 8006588:	4b25      	ldr	r3, [pc, #148]	; (8006620 <__swsetup_r+0xd4>)
 800658a:	429c      	cmp	r4, r3
 800658c:	d101      	bne.n	8006592 <__swsetup_r+0x46>
 800658e:	68ac      	ldr	r4, [r5, #8]
 8006590:	e7eb      	b.n	800656a <__swsetup_r+0x1e>
 8006592:	4b24      	ldr	r3, [pc, #144]	; (8006624 <__swsetup_r+0xd8>)
 8006594:	429c      	cmp	r4, r3
 8006596:	bf08      	it	eq
 8006598:	68ec      	ldreq	r4, [r5, #12]
 800659a:	e7e6      	b.n	800656a <__swsetup_r+0x1e>
 800659c:	0758      	lsls	r0, r3, #29
 800659e:	d512      	bpl.n	80065c6 <__swsetup_r+0x7a>
 80065a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065a2:	b141      	cbz	r1, 80065b6 <__swsetup_r+0x6a>
 80065a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065a8:	4299      	cmp	r1, r3
 80065aa:	d002      	beq.n	80065b2 <__swsetup_r+0x66>
 80065ac:	4630      	mov	r0, r6
 80065ae:	f000 fa63 	bl	8006a78 <_free_r>
 80065b2:	2300      	movs	r3, #0
 80065b4:	6363      	str	r3, [r4, #52]	; 0x34
 80065b6:	89a3      	ldrh	r3, [r4, #12]
 80065b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065bc:	81a3      	strh	r3, [r4, #12]
 80065be:	2300      	movs	r3, #0
 80065c0:	6063      	str	r3, [r4, #4]
 80065c2:	6923      	ldr	r3, [r4, #16]
 80065c4:	6023      	str	r3, [r4, #0]
 80065c6:	89a3      	ldrh	r3, [r4, #12]
 80065c8:	f043 0308 	orr.w	r3, r3, #8
 80065cc:	81a3      	strh	r3, [r4, #12]
 80065ce:	6923      	ldr	r3, [r4, #16]
 80065d0:	b94b      	cbnz	r3, 80065e6 <__swsetup_r+0x9a>
 80065d2:	89a3      	ldrh	r3, [r4, #12]
 80065d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80065d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065dc:	d003      	beq.n	80065e6 <__swsetup_r+0x9a>
 80065de:	4621      	mov	r1, r4
 80065e0:	4630      	mov	r0, r6
 80065e2:	f000 fa09 	bl	80069f8 <__smakebuf_r>
 80065e6:	89a0      	ldrh	r0, [r4, #12]
 80065e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80065ec:	f010 0301 	ands.w	r3, r0, #1
 80065f0:	d00a      	beq.n	8006608 <__swsetup_r+0xbc>
 80065f2:	2300      	movs	r3, #0
 80065f4:	60a3      	str	r3, [r4, #8]
 80065f6:	6963      	ldr	r3, [r4, #20]
 80065f8:	425b      	negs	r3, r3
 80065fa:	61a3      	str	r3, [r4, #24]
 80065fc:	6923      	ldr	r3, [r4, #16]
 80065fe:	b943      	cbnz	r3, 8006612 <__swsetup_r+0xc6>
 8006600:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006604:	d1ba      	bne.n	800657c <__swsetup_r+0x30>
 8006606:	bd70      	pop	{r4, r5, r6, pc}
 8006608:	0781      	lsls	r1, r0, #30
 800660a:	bf58      	it	pl
 800660c:	6963      	ldrpl	r3, [r4, #20]
 800660e:	60a3      	str	r3, [r4, #8]
 8006610:	e7f4      	b.n	80065fc <__swsetup_r+0xb0>
 8006612:	2000      	movs	r0, #0
 8006614:	e7f7      	b.n	8006606 <__swsetup_r+0xba>
 8006616:	bf00      	nop
 8006618:	2000003c 	.word	0x2000003c
 800661c:	08007448 	.word	0x08007448
 8006620:	08007468 	.word	0x08007468
 8006624:	08007428 	.word	0x08007428

08006628 <abort>:
 8006628:	b508      	push	{r3, lr}
 800662a:	2006      	movs	r0, #6
 800662c:	f000 fb3c 	bl	8006ca8 <raise>
 8006630:	2001      	movs	r0, #1
 8006632:	f7fb ffc5 	bl	80025c0 <_exit>
	...

08006638 <__sflush_r>:
 8006638:	898a      	ldrh	r2, [r1, #12]
 800663a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800663e:	4605      	mov	r5, r0
 8006640:	0710      	lsls	r0, r2, #28
 8006642:	460c      	mov	r4, r1
 8006644:	d458      	bmi.n	80066f8 <__sflush_r+0xc0>
 8006646:	684b      	ldr	r3, [r1, #4]
 8006648:	2b00      	cmp	r3, #0
 800664a:	dc05      	bgt.n	8006658 <__sflush_r+0x20>
 800664c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800664e:	2b00      	cmp	r3, #0
 8006650:	dc02      	bgt.n	8006658 <__sflush_r+0x20>
 8006652:	2000      	movs	r0, #0
 8006654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006658:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800665a:	2e00      	cmp	r6, #0
 800665c:	d0f9      	beq.n	8006652 <__sflush_r+0x1a>
 800665e:	2300      	movs	r3, #0
 8006660:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006664:	682f      	ldr	r7, [r5, #0]
 8006666:	602b      	str	r3, [r5, #0]
 8006668:	d032      	beq.n	80066d0 <__sflush_r+0x98>
 800666a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800666c:	89a3      	ldrh	r3, [r4, #12]
 800666e:	075a      	lsls	r2, r3, #29
 8006670:	d505      	bpl.n	800667e <__sflush_r+0x46>
 8006672:	6863      	ldr	r3, [r4, #4]
 8006674:	1ac0      	subs	r0, r0, r3
 8006676:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006678:	b10b      	cbz	r3, 800667e <__sflush_r+0x46>
 800667a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800667c:	1ac0      	subs	r0, r0, r3
 800667e:	2300      	movs	r3, #0
 8006680:	4602      	mov	r2, r0
 8006682:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006684:	6a21      	ldr	r1, [r4, #32]
 8006686:	4628      	mov	r0, r5
 8006688:	47b0      	blx	r6
 800668a:	1c43      	adds	r3, r0, #1
 800668c:	89a3      	ldrh	r3, [r4, #12]
 800668e:	d106      	bne.n	800669e <__sflush_r+0x66>
 8006690:	6829      	ldr	r1, [r5, #0]
 8006692:	291d      	cmp	r1, #29
 8006694:	d82c      	bhi.n	80066f0 <__sflush_r+0xb8>
 8006696:	4a2a      	ldr	r2, [pc, #168]	; (8006740 <__sflush_r+0x108>)
 8006698:	40ca      	lsrs	r2, r1
 800669a:	07d6      	lsls	r6, r2, #31
 800669c:	d528      	bpl.n	80066f0 <__sflush_r+0xb8>
 800669e:	2200      	movs	r2, #0
 80066a0:	6062      	str	r2, [r4, #4]
 80066a2:	04d9      	lsls	r1, r3, #19
 80066a4:	6922      	ldr	r2, [r4, #16]
 80066a6:	6022      	str	r2, [r4, #0]
 80066a8:	d504      	bpl.n	80066b4 <__sflush_r+0x7c>
 80066aa:	1c42      	adds	r2, r0, #1
 80066ac:	d101      	bne.n	80066b2 <__sflush_r+0x7a>
 80066ae:	682b      	ldr	r3, [r5, #0]
 80066b0:	b903      	cbnz	r3, 80066b4 <__sflush_r+0x7c>
 80066b2:	6560      	str	r0, [r4, #84]	; 0x54
 80066b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066b6:	602f      	str	r7, [r5, #0]
 80066b8:	2900      	cmp	r1, #0
 80066ba:	d0ca      	beq.n	8006652 <__sflush_r+0x1a>
 80066bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066c0:	4299      	cmp	r1, r3
 80066c2:	d002      	beq.n	80066ca <__sflush_r+0x92>
 80066c4:	4628      	mov	r0, r5
 80066c6:	f000 f9d7 	bl	8006a78 <_free_r>
 80066ca:	2000      	movs	r0, #0
 80066cc:	6360      	str	r0, [r4, #52]	; 0x34
 80066ce:	e7c1      	b.n	8006654 <__sflush_r+0x1c>
 80066d0:	6a21      	ldr	r1, [r4, #32]
 80066d2:	2301      	movs	r3, #1
 80066d4:	4628      	mov	r0, r5
 80066d6:	47b0      	blx	r6
 80066d8:	1c41      	adds	r1, r0, #1
 80066da:	d1c7      	bne.n	800666c <__sflush_r+0x34>
 80066dc:	682b      	ldr	r3, [r5, #0]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d0c4      	beq.n	800666c <__sflush_r+0x34>
 80066e2:	2b1d      	cmp	r3, #29
 80066e4:	d001      	beq.n	80066ea <__sflush_r+0xb2>
 80066e6:	2b16      	cmp	r3, #22
 80066e8:	d101      	bne.n	80066ee <__sflush_r+0xb6>
 80066ea:	602f      	str	r7, [r5, #0]
 80066ec:	e7b1      	b.n	8006652 <__sflush_r+0x1a>
 80066ee:	89a3      	ldrh	r3, [r4, #12]
 80066f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066f4:	81a3      	strh	r3, [r4, #12]
 80066f6:	e7ad      	b.n	8006654 <__sflush_r+0x1c>
 80066f8:	690f      	ldr	r7, [r1, #16]
 80066fa:	2f00      	cmp	r7, #0
 80066fc:	d0a9      	beq.n	8006652 <__sflush_r+0x1a>
 80066fe:	0793      	lsls	r3, r2, #30
 8006700:	680e      	ldr	r6, [r1, #0]
 8006702:	bf08      	it	eq
 8006704:	694b      	ldreq	r3, [r1, #20]
 8006706:	600f      	str	r7, [r1, #0]
 8006708:	bf18      	it	ne
 800670a:	2300      	movne	r3, #0
 800670c:	eba6 0807 	sub.w	r8, r6, r7
 8006710:	608b      	str	r3, [r1, #8]
 8006712:	f1b8 0f00 	cmp.w	r8, #0
 8006716:	dd9c      	ble.n	8006652 <__sflush_r+0x1a>
 8006718:	6a21      	ldr	r1, [r4, #32]
 800671a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800671c:	4643      	mov	r3, r8
 800671e:	463a      	mov	r2, r7
 8006720:	4628      	mov	r0, r5
 8006722:	47b0      	blx	r6
 8006724:	2800      	cmp	r0, #0
 8006726:	dc06      	bgt.n	8006736 <__sflush_r+0xfe>
 8006728:	89a3      	ldrh	r3, [r4, #12]
 800672a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800672e:	81a3      	strh	r3, [r4, #12]
 8006730:	f04f 30ff 	mov.w	r0, #4294967295
 8006734:	e78e      	b.n	8006654 <__sflush_r+0x1c>
 8006736:	4407      	add	r7, r0
 8006738:	eba8 0800 	sub.w	r8, r8, r0
 800673c:	e7e9      	b.n	8006712 <__sflush_r+0xda>
 800673e:	bf00      	nop
 8006740:	20400001 	.word	0x20400001

08006744 <_fflush_r>:
 8006744:	b538      	push	{r3, r4, r5, lr}
 8006746:	690b      	ldr	r3, [r1, #16]
 8006748:	4605      	mov	r5, r0
 800674a:	460c      	mov	r4, r1
 800674c:	b913      	cbnz	r3, 8006754 <_fflush_r+0x10>
 800674e:	2500      	movs	r5, #0
 8006750:	4628      	mov	r0, r5
 8006752:	bd38      	pop	{r3, r4, r5, pc}
 8006754:	b118      	cbz	r0, 800675e <_fflush_r+0x1a>
 8006756:	6983      	ldr	r3, [r0, #24]
 8006758:	b90b      	cbnz	r3, 800675e <_fflush_r+0x1a>
 800675a:	f000 f887 	bl	800686c <__sinit>
 800675e:	4b14      	ldr	r3, [pc, #80]	; (80067b0 <_fflush_r+0x6c>)
 8006760:	429c      	cmp	r4, r3
 8006762:	d11b      	bne.n	800679c <_fflush_r+0x58>
 8006764:	686c      	ldr	r4, [r5, #4]
 8006766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d0ef      	beq.n	800674e <_fflush_r+0xa>
 800676e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006770:	07d0      	lsls	r0, r2, #31
 8006772:	d404      	bmi.n	800677e <_fflush_r+0x3a>
 8006774:	0599      	lsls	r1, r3, #22
 8006776:	d402      	bmi.n	800677e <_fflush_r+0x3a>
 8006778:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800677a:	f000 f915 	bl	80069a8 <__retarget_lock_acquire_recursive>
 800677e:	4628      	mov	r0, r5
 8006780:	4621      	mov	r1, r4
 8006782:	f7ff ff59 	bl	8006638 <__sflush_r>
 8006786:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006788:	07da      	lsls	r2, r3, #31
 800678a:	4605      	mov	r5, r0
 800678c:	d4e0      	bmi.n	8006750 <_fflush_r+0xc>
 800678e:	89a3      	ldrh	r3, [r4, #12]
 8006790:	059b      	lsls	r3, r3, #22
 8006792:	d4dd      	bmi.n	8006750 <_fflush_r+0xc>
 8006794:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006796:	f000 f908 	bl	80069aa <__retarget_lock_release_recursive>
 800679a:	e7d9      	b.n	8006750 <_fflush_r+0xc>
 800679c:	4b05      	ldr	r3, [pc, #20]	; (80067b4 <_fflush_r+0x70>)
 800679e:	429c      	cmp	r4, r3
 80067a0:	d101      	bne.n	80067a6 <_fflush_r+0x62>
 80067a2:	68ac      	ldr	r4, [r5, #8]
 80067a4:	e7df      	b.n	8006766 <_fflush_r+0x22>
 80067a6:	4b04      	ldr	r3, [pc, #16]	; (80067b8 <_fflush_r+0x74>)
 80067a8:	429c      	cmp	r4, r3
 80067aa:	bf08      	it	eq
 80067ac:	68ec      	ldreq	r4, [r5, #12]
 80067ae:	e7da      	b.n	8006766 <_fflush_r+0x22>
 80067b0:	08007448 	.word	0x08007448
 80067b4:	08007468 	.word	0x08007468
 80067b8:	08007428 	.word	0x08007428

080067bc <std>:
 80067bc:	2300      	movs	r3, #0
 80067be:	b510      	push	{r4, lr}
 80067c0:	4604      	mov	r4, r0
 80067c2:	e9c0 3300 	strd	r3, r3, [r0]
 80067c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067ca:	6083      	str	r3, [r0, #8]
 80067cc:	8181      	strh	r1, [r0, #12]
 80067ce:	6643      	str	r3, [r0, #100]	; 0x64
 80067d0:	81c2      	strh	r2, [r0, #14]
 80067d2:	6183      	str	r3, [r0, #24]
 80067d4:	4619      	mov	r1, r3
 80067d6:	2208      	movs	r2, #8
 80067d8:	305c      	adds	r0, #92	; 0x5c
 80067da:	f7ff fb6f 	bl	8005ebc <memset>
 80067de:	4b05      	ldr	r3, [pc, #20]	; (80067f4 <std+0x38>)
 80067e0:	6263      	str	r3, [r4, #36]	; 0x24
 80067e2:	4b05      	ldr	r3, [pc, #20]	; (80067f8 <std+0x3c>)
 80067e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80067e6:	4b05      	ldr	r3, [pc, #20]	; (80067fc <std+0x40>)
 80067e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80067ea:	4b05      	ldr	r3, [pc, #20]	; (8006800 <std+0x44>)
 80067ec:	6224      	str	r4, [r4, #32]
 80067ee:	6323      	str	r3, [r4, #48]	; 0x30
 80067f0:	bd10      	pop	{r4, pc}
 80067f2:	bf00      	nop
 80067f4:	08006ce1 	.word	0x08006ce1
 80067f8:	08006d03 	.word	0x08006d03
 80067fc:	08006d3b 	.word	0x08006d3b
 8006800:	08006d5f 	.word	0x08006d5f

08006804 <_cleanup_r>:
 8006804:	4901      	ldr	r1, [pc, #4]	; (800680c <_cleanup_r+0x8>)
 8006806:	f000 b8af 	b.w	8006968 <_fwalk_reent>
 800680a:	bf00      	nop
 800680c:	08006745 	.word	0x08006745

08006810 <__sfmoreglue>:
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	2268      	movs	r2, #104	; 0x68
 8006814:	1e4d      	subs	r5, r1, #1
 8006816:	4355      	muls	r5, r2
 8006818:	460e      	mov	r6, r1
 800681a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800681e:	f000 f997 	bl	8006b50 <_malloc_r>
 8006822:	4604      	mov	r4, r0
 8006824:	b140      	cbz	r0, 8006838 <__sfmoreglue+0x28>
 8006826:	2100      	movs	r1, #0
 8006828:	e9c0 1600 	strd	r1, r6, [r0]
 800682c:	300c      	adds	r0, #12
 800682e:	60a0      	str	r0, [r4, #8]
 8006830:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006834:	f7ff fb42 	bl	8005ebc <memset>
 8006838:	4620      	mov	r0, r4
 800683a:	bd70      	pop	{r4, r5, r6, pc}

0800683c <__sfp_lock_acquire>:
 800683c:	4801      	ldr	r0, [pc, #4]	; (8006844 <__sfp_lock_acquire+0x8>)
 800683e:	f000 b8b3 	b.w	80069a8 <__retarget_lock_acquire_recursive>
 8006842:	bf00      	nop
 8006844:	20000579 	.word	0x20000579

08006848 <__sfp_lock_release>:
 8006848:	4801      	ldr	r0, [pc, #4]	; (8006850 <__sfp_lock_release+0x8>)
 800684a:	f000 b8ae 	b.w	80069aa <__retarget_lock_release_recursive>
 800684e:	bf00      	nop
 8006850:	20000579 	.word	0x20000579

08006854 <__sinit_lock_acquire>:
 8006854:	4801      	ldr	r0, [pc, #4]	; (800685c <__sinit_lock_acquire+0x8>)
 8006856:	f000 b8a7 	b.w	80069a8 <__retarget_lock_acquire_recursive>
 800685a:	bf00      	nop
 800685c:	2000057a 	.word	0x2000057a

08006860 <__sinit_lock_release>:
 8006860:	4801      	ldr	r0, [pc, #4]	; (8006868 <__sinit_lock_release+0x8>)
 8006862:	f000 b8a2 	b.w	80069aa <__retarget_lock_release_recursive>
 8006866:	bf00      	nop
 8006868:	2000057a 	.word	0x2000057a

0800686c <__sinit>:
 800686c:	b510      	push	{r4, lr}
 800686e:	4604      	mov	r4, r0
 8006870:	f7ff fff0 	bl	8006854 <__sinit_lock_acquire>
 8006874:	69a3      	ldr	r3, [r4, #24]
 8006876:	b11b      	cbz	r3, 8006880 <__sinit+0x14>
 8006878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800687c:	f7ff bff0 	b.w	8006860 <__sinit_lock_release>
 8006880:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006884:	6523      	str	r3, [r4, #80]	; 0x50
 8006886:	4b13      	ldr	r3, [pc, #76]	; (80068d4 <__sinit+0x68>)
 8006888:	4a13      	ldr	r2, [pc, #76]	; (80068d8 <__sinit+0x6c>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	62a2      	str	r2, [r4, #40]	; 0x28
 800688e:	42a3      	cmp	r3, r4
 8006890:	bf04      	itt	eq
 8006892:	2301      	moveq	r3, #1
 8006894:	61a3      	streq	r3, [r4, #24]
 8006896:	4620      	mov	r0, r4
 8006898:	f000 f820 	bl	80068dc <__sfp>
 800689c:	6060      	str	r0, [r4, #4]
 800689e:	4620      	mov	r0, r4
 80068a0:	f000 f81c 	bl	80068dc <__sfp>
 80068a4:	60a0      	str	r0, [r4, #8]
 80068a6:	4620      	mov	r0, r4
 80068a8:	f000 f818 	bl	80068dc <__sfp>
 80068ac:	2200      	movs	r2, #0
 80068ae:	60e0      	str	r0, [r4, #12]
 80068b0:	2104      	movs	r1, #4
 80068b2:	6860      	ldr	r0, [r4, #4]
 80068b4:	f7ff ff82 	bl	80067bc <std>
 80068b8:	68a0      	ldr	r0, [r4, #8]
 80068ba:	2201      	movs	r2, #1
 80068bc:	2109      	movs	r1, #9
 80068be:	f7ff ff7d 	bl	80067bc <std>
 80068c2:	68e0      	ldr	r0, [r4, #12]
 80068c4:	2202      	movs	r2, #2
 80068c6:	2112      	movs	r1, #18
 80068c8:	f7ff ff78 	bl	80067bc <std>
 80068cc:	2301      	movs	r3, #1
 80068ce:	61a3      	str	r3, [r4, #24]
 80068d0:	e7d2      	b.n	8006878 <__sinit+0xc>
 80068d2:	bf00      	nop
 80068d4:	080073f0 	.word	0x080073f0
 80068d8:	08006805 	.word	0x08006805

080068dc <__sfp>:
 80068dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068de:	4607      	mov	r7, r0
 80068e0:	f7ff ffac 	bl	800683c <__sfp_lock_acquire>
 80068e4:	4b1e      	ldr	r3, [pc, #120]	; (8006960 <__sfp+0x84>)
 80068e6:	681e      	ldr	r6, [r3, #0]
 80068e8:	69b3      	ldr	r3, [r6, #24]
 80068ea:	b913      	cbnz	r3, 80068f2 <__sfp+0x16>
 80068ec:	4630      	mov	r0, r6
 80068ee:	f7ff ffbd 	bl	800686c <__sinit>
 80068f2:	3648      	adds	r6, #72	; 0x48
 80068f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80068f8:	3b01      	subs	r3, #1
 80068fa:	d503      	bpl.n	8006904 <__sfp+0x28>
 80068fc:	6833      	ldr	r3, [r6, #0]
 80068fe:	b30b      	cbz	r3, 8006944 <__sfp+0x68>
 8006900:	6836      	ldr	r6, [r6, #0]
 8006902:	e7f7      	b.n	80068f4 <__sfp+0x18>
 8006904:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006908:	b9d5      	cbnz	r5, 8006940 <__sfp+0x64>
 800690a:	4b16      	ldr	r3, [pc, #88]	; (8006964 <__sfp+0x88>)
 800690c:	60e3      	str	r3, [r4, #12]
 800690e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006912:	6665      	str	r5, [r4, #100]	; 0x64
 8006914:	f000 f847 	bl	80069a6 <__retarget_lock_init_recursive>
 8006918:	f7ff ff96 	bl	8006848 <__sfp_lock_release>
 800691c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006920:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006924:	6025      	str	r5, [r4, #0]
 8006926:	61a5      	str	r5, [r4, #24]
 8006928:	2208      	movs	r2, #8
 800692a:	4629      	mov	r1, r5
 800692c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006930:	f7ff fac4 	bl	8005ebc <memset>
 8006934:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006938:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800693c:	4620      	mov	r0, r4
 800693e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006940:	3468      	adds	r4, #104	; 0x68
 8006942:	e7d9      	b.n	80068f8 <__sfp+0x1c>
 8006944:	2104      	movs	r1, #4
 8006946:	4638      	mov	r0, r7
 8006948:	f7ff ff62 	bl	8006810 <__sfmoreglue>
 800694c:	4604      	mov	r4, r0
 800694e:	6030      	str	r0, [r6, #0]
 8006950:	2800      	cmp	r0, #0
 8006952:	d1d5      	bne.n	8006900 <__sfp+0x24>
 8006954:	f7ff ff78 	bl	8006848 <__sfp_lock_release>
 8006958:	230c      	movs	r3, #12
 800695a:	603b      	str	r3, [r7, #0]
 800695c:	e7ee      	b.n	800693c <__sfp+0x60>
 800695e:	bf00      	nop
 8006960:	080073f0 	.word	0x080073f0
 8006964:	ffff0001 	.word	0xffff0001

08006968 <_fwalk_reent>:
 8006968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800696c:	4606      	mov	r6, r0
 800696e:	4688      	mov	r8, r1
 8006970:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006974:	2700      	movs	r7, #0
 8006976:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800697a:	f1b9 0901 	subs.w	r9, r9, #1
 800697e:	d505      	bpl.n	800698c <_fwalk_reent+0x24>
 8006980:	6824      	ldr	r4, [r4, #0]
 8006982:	2c00      	cmp	r4, #0
 8006984:	d1f7      	bne.n	8006976 <_fwalk_reent+0xe>
 8006986:	4638      	mov	r0, r7
 8006988:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800698c:	89ab      	ldrh	r3, [r5, #12]
 800698e:	2b01      	cmp	r3, #1
 8006990:	d907      	bls.n	80069a2 <_fwalk_reent+0x3a>
 8006992:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006996:	3301      	adds	r3, #1
 8006998:	d003      	beq.n	80069a2 <_fwalk_reent+0x3a>
 800699a:	4629      	mov	r1, r5
 800699c:	4630      	mov	r0, r6
 800699e:	47c0      	blx	r8
 80069a0:	4307      	orrs	r7, r0
 80069a2:	3568      	adds	r5, #104	; 0x68
 80069a4:	e7e9      	b.n	800697a <_fwalk_reent+0x12>

080069a6 <__retarget_lock_init_recursive>:
 80069a6:	4770      	bx	lr

080069a8 <__retarget_lock_acquire_recursive>:
 80069a8:	4770      	bx	lr

080069aa <__retarget_lock_release_recursive>:
 80069aa:	4770      	bx	lr

080069ac <__swhatbuf_r>:
 80069ac:	b570      	push	{r4, r5, r6, lr}
 80069ae:	460e      	mov	r6, r1
 80069b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069b4:	2900      	cmp	r1, #0
 80069b6:	b096      	sub	sp, #88	; 0x58
 80069b8:	4614      	mov	r4, r2
 80069ba:	461d      	mov	r5, r3
 80069bc:	da08      	bge.n	80069d0 <__swhatbuf_r+0x24>
 80069be:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	602a      	str	r2, [r5, #0]
 80069c6:	061a      	lsls	r2, r3, #24
 80069c8:	d410      	bmi.n	80069ec <__swhatbuf_r+0x40>
 80069ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069ce:	e00e      	b.n	80069ee <__swhatbuf_r+0x42>
 80069d0:	466a      	mov	r2, sp
 80069d2:	f000 f9eb 	bl	8006dac <_fstat_r>
 80069d6:	2800      	cmp	r0, #0
 80069d8:	dbf1      	blt.n	80069be <__swhatbuf_r+0x12>
 80069da:	9a01      	ldr	r2, [sp, #4]
 80069dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80069e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80069e4:	425a      	negs	r2, r3
 80069e6:	415a      	adcs	r2, r3
 80069e8:	602a      	str	r2, [r5, #0]
 80069ea:	e7ee      	b.n	80069ca <__swhatbuf_r+0x1e>
 80069ec:	2340      	movs	r3, #64	; 0x40
 80069ee:	2000      	movs	r0, #0
 80069f0:	6023      	str	r3, [r4, #0]
 80069f2:	b016      	add	sp, #88	; 0x58
 80069f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080069f8 <__smakebuf_r>:
 80069f8:	898b      	ldrh	r3, [r1, #12]
 80069fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069fc:	079d      	lsls	r5, r3, #30
 80069fe:	4606      	mov	r6, r0
 8006a00:	460c      	mov	r4, r1
 8006a02:	d507      	bpl.n	8006a14 <__smakebuf_r+0x1c>
 8006a04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a08:	6023      	str	r3, [r4, #0]
 8006a0a:	6123      	str	r3, [r4, #16]
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	6163      	str	r3, [r4, #20]
 8006a10:	b002      	add	sp, #8
 8006a12:	bd70      	pop	{r4, r5, r6, pc}
 8006a14:	ab01      	add	r3, sp, #4
 8006a16:	466a      	mov	r2, sp
 8006a18:	f7ff ffc8 	bl	80069ac <__swhatbuf_r>
 8006a1c:	9900      	ldr	r1, [sp, #0]
 8006a1e:	4605      	mov	r5, r0
 8006a20:	4630      	mov	r0, r6
 8006a22:	f000 f895 	bl	8006b50 <_malloc_r>
 8006a26:	b948      	cbnz	r0, 8006a3c <__smakebuf_r+0x44>
 8006a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a2c:	059a      	lsls	r2, r3, #22
 8006a2e:	d4ef      	bmi.n	8006a10 <__smakebuf_r+0x18>
 8006a30:	f023 0303 	bic.w	r3, r3, #3
 8006a34:	f043 0302 	orr.w	r3, r3, #2
 8006a38:	81a3      	strh	r3, [r4, #12]
 8006a3a:	e7e3      	b.n	8006a04 <__smakebuf_r+0xc>
 8006a3c:	4b0d      	ldr	r3, [pc, #52]	; (8006a74 <__smakebuf_r+0x7c>)
 8006a3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a40:	89a3      	ldrh	r3, [r4, #12]
 8006a42:	6020      	str	r0, [r4, #0]
 8006a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a48:	81a3      	strh	r3, [r4, #12]
 8006a4a:	9b00      	ldr	r3, [sp, #0]
 8006a4c:	6163      	str	r3, [r4, #20]
 8006a4e:	9b01      	ldr	r3, [sp, #4]
 8006a50:	6120      	str	r0, [r4, #16]
 8006a52:	b15b      	cbz	r3, 8006a6c <__smakebuf_r+0x74>
 8006a54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a58:	4630      	mov	r0, r6
 8006a5a:	f000 f9b9 	bl	8006dd0 <_isatty_r>
 8006a5e:	b128      	cbz	r0, 8006a6c <__smakebuf_r+0x74>
 8006a60:	89a3      	ldrh	r3, [r4, #12]
 8006a62:	f023 0303 	bic.w	r3, r3, #3
 8006a66:	f043 0301 	orr.w	r3, r3, #1
 8006a6a:	81a3      	strh	r3, [r4, #12]
 8006a6c:	89a0      	ldrh	r0, [r4, #12]
 8006a6e:	4305      	orrs	r5, r0
 8006a70:	81a5      	strh	r5, [r4, #12]
 8006a72:	e7cd      	b.n	8006a10 <__smakebuf_r+0x18>
 8006a74:	08006805 	.word	0x08006805

08006a78 <_free_r>:
 8006a78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a7a:	2900      	cmp	r1, #0
 8006a7c:	d044      	beq.n	8006b08 <_free_r+0x90>
 8006a7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a82:	9001      	str	r0, [sp, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f1a1 0404 	sub.w	r4, r1, #4
 8006a8a:	bfb8      	it	lt
 8006a8c:	18e4      	addlt	r4, r4, r3
 8006a8e:	f000 f9c1 	bl	8006e14 <__malloc_lock>
 8006a92:	4a1e      	ldr	r2, [pc, #120]	; (8006b0c <_free_r+0x94>)
 8006a94:	9801      	ldr	r0, [sp, #4]
 8006a96:	6813      	ldr	r3, [r2, #0]
 8006a98:	b933      	cbnz	r3, 8006aa8 <_free_r+0x30>
 8006a9a:	6063      	str	r3, [r4, #4]
 8006a9c:	6014      	str	r4, [r2, #0]
 8006a9e:	b003      	add	sp, #12
 8006aa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006aa4:	f000 b9bc 	b.w	8006e20 <__malloc_unlock>
 8006aa8:	42a3      	cmp	r3, r4
 8006aaa:	d908      	bls.n	8006abe <_free_r+0x46>
 8006aac:	6825      	ldr	r5, [r4, #0]
 8006aae:	1961      	adds	r1, r4, r5
 8006ab0:	428b      	cmp	r3, r1
 8006ab2:	bf01      	itttt	eq
 8006ab4:	6819      	ldreq	r1, [r3, #0]
 8006ab6:	685b      	ldreq	r3, [r3, #4]
 8006ab8:	1949      	addeq	r1, r1, r5
 8006aba:	6021      	streq	r1, [r4, #0]
 8006abc:	e7ed      	b.n	8006a9a <_free_r+0x22>
 8006abe:	461a      	mov	r2, r3
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	b10b      	cbz	r3, 8006ac8 <_free_r+0x50>
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	d9fa      	bls.n	8006abe <_free_r+0x46>
 8006ac8:	6811      	ldr	r1, [r2, #0]
 8006aca:	1855      	adds	r5, r2, r1
 8006acc:	42a5      	cmp	r5, r4
 8006ace:	d10b      	bne.n	8006ae8 <_free_r+0x70>
 8006ad0:	6824      	ldr	r4, [r4, #0]
 8006ad2:	4421      	add	r1, r4
 8006ad4:	1854      	adds	r4, r2, r1
 8006ad6:	42a3      	cmp	r3, r4
 8006ad8:	6011      	str	r1, [r2, #0]
 8006ada:	d1e0      	bne.n	8006a9e <_free_r+0x26>
 8006adc:	681c      	ldr	r4, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	6053      	str	r3, [r2, #4]
 8006ae2:	4421      	add	r1, r4
 8006ae4:	6011      	str	r1, [r2, #0]
 8006ae6:	e7da      	b.n	8006a9e <_free_r+0x26>
 8006ae8:	d902      	bls.n	8006af0 <_free_r+0x78>
 8006aea:	230c      	movs	r3, #12
 8006aec:	6003      	str	r3, [r0, #0]
 8006aee:	e7d6      	b.n	8006a9e <_free_r+0x26>
 8006af0:	6825      	ldr	r5, [r4, #0]
 8006af2:	1961      	adds	r1, r4, r5
 8006af4:	428b      	cmp	r3, r1
 8006af6:	bf04      	itt	eq
 8006af8:	6819      	ldreq	r1, [r3, #0]
 8006afa:	685b      	ldreq	r3, [r3, #4]
 8006afc:	6063      	str	r3, [r4, #4]
 8006afe:	bf04      	itt	eq
 8006b00:	1949      	addeq	r1, r1, r5
 8006b02:	6021      	streq	r1, [r4, #0]
 8006b04:	6054      	str	r4, [r2, #4]
 8006b06:	e7ca      	b.n	8006a9e <_free_r+0x26>
 8006b08:	b003      	add	sp, #12
 8006b0a:	bd30      	pop	{r4, r5, pc}
 8006b0c:	2000057c 	.word	0x2000057c

08006b10 <sbrk_aligned>:
 8006b10:	b570      	push	{r4, r5, r6, lr}
 8006b12:	4e0e      	ldr	r6, [pc, #56]	; (8006b4c <sbrk_aligned+0x3c>)
 8006b14:	460c      	mov	r4, r1
 8006b16:	6831      	ldr	r1, [r6, #0]
 8006b18:	4605      	mov	r5, r0
 8006b1a:	b911      	cbnz	r1, 8006b22 <sbrk_aligned+0x12>
 8006b1c:	f000 f88c 	bl	8006c38 <_sbrk_r>
 8006b20:	6030      	str	r0, [r6, #0]
 8006b22:	4621      	mov	r1, r4
 8006b24:	4628      	mov	r0, r5
 8006b26:	f000 f887 	bl	8006c38 <_sbrk_r>
 8006b2a:	1c43      	adds	r3, r0, #1
 8006b2c:	d00a      	beq.n	8006b44 <sbrk_aligned+0x34>
 8006b2e:	1cc4      	adds	r4, r0, #3
 8006b30:	f024 0403 	bic.w	r4, r4, #3
 8006b34:	42a0      	cmp	r0, r4
 8006b36:	d007      	beq.n	8006b48 <sbrk_aligned+0x38>
 8006b38:	1a21      	subs	r1, r4, r0
 8006b3a:	4628      	mov	r0, r5
 8006b3c:	f000 f87c 	bl	8006c38 <_sbrk_r>
 8006b40:	3001      	adds	r0, #1
 8006b42:	d101      	bne.n	8006b48 <sbrk_aligned+0x38>
 8006b44:	f04f 34ff 	mov.w	r4, #4294967295
 8006b48:	4620      	mov	r0, r4
 8006b4a:	bd70      	pop	{r4, r5, r6, pc}
 8006b4c:	20000580 	.word	0x20000580

08006b50 <_malloc_r>:
 8006b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b54:	1ccd      	adds	r5, r1, #3
 8006b56:	f025 0503 	bic.w	r5, r5, #3
 8006b5a:	3508      	adds	r5, #8
 8006b5c:	2d0c      	cmp	r5, #12
 8006b5e:	bf38      	it	cc
 8006b60:	250c      	movcc	r5, #12
 8006b62:	2d00      	cmp	r5, #0
 8006b64:	4607      	mov	r7, r0
 8006b66:	db01      	blt.n	8006b6c <_malloc_r+0x1c>
 8006b68:	42a9      	cmp	r1, r5
 8006b6a:	d905      	bls.n	8006b78 <_malloc_r+0x28>
 8006b6c:	230c      	movs	r3, #12
 8006b6e:	603b      	str	r3, [r7, #0]
 8006b70:	2600      	movs	r6, #0
 8006b72:	4630      	mov	r0, r6
 8006b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b78:	4e2e      	ldr	r6, [pc, #184]	; (8006c34 <_malloc_r+0xe4>)
 8006b7a:	f000 f94b 	bl	8006e14 <__malloc_lock>
 8006b7e:	6833      	ldr	r3, [r6, #0]
 8006b80:	461c      	mov	r4, r3
 8006b82:	bb34      	cbnz	r4, 8006bd2 <_malloc_r+0x82>
 8006b84:	4629      	mov	r1, r5
 8006b86:	4638      	mov	r0, r7
 8006b88:	f7ff ffc2 	bl	8006b10 <sbrk_aligned>
 8006b8c:	1c43      	adds	r3, r0, #1
 8006b8e:	4604      	mov	r4, r0
 8006b90:	d14d      	bne.n	8006c2e <_malloc_r+0xde>
 8006b92:	6834      	ldr	r4, [r6, #0]
 8006b94:	4626      	mov	r6, r4
 8006b96:	2e00      	cmp	r6, #0
 8006b98:	d140      	bne.n	8006c1c <_malloc_r+0xcc>
 8006b9a:	6823      	ldr	r3, [r4, #0]
 8006b9c:	4631      	mov	r1, r6
 8006b9e:	4638      	mov	r0, r7
 8006ba0:	eb04 0803 	add.w	r8, r4, r3
 8006ba4:	f000 f848 	bl	8006c38 <_sbrk_r>
 8006ba8:	4580      	cmp	r8, r0
 8006baa:	d13a      	bne.n	8006c22 <_malloc_r+0xd2>
 8006bac:	6821      	ldr	r1, [r4, #0]
 8006bae:	3503      	adds	r5, #3
 8006bb0:	1a6d      	subs	r5, r5, r1
 8006bb2:	f025 0503 	bic.w	r5, r5, #3
 8006bb6:	3508      	adds	r5, #8
 8006bb8:	2d0c      	cmp	r5, #12
 8006bba:	bf38      	it	cc
 8006bbc:	250c      	movcc	r5, #12
 8006bbe:	4629      	mov	r1, r5
 8006bc0:	4638      	mov	r0, r7
 8006bc2:	f7ff ffa5 	bl	8006b10 <sbrk_aligned>
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	d02b      	beq.n	8006c22 <_malloc_r+0xd2>
 8006bca:	6823      	ldr	r3, [r4, #0]
 8006bcc:	442b      	add	r3, r5
 8006bce:	6023      	str	r3, [r4, #0]
 8006bd0:	e00e      	b.n	8006bf0 <_malloc_r+0xa0>
 8006bd2:	6822      	ldr	r2, [r4, #0]
 8006bd4:	1b52      	subs	r2, r2, r5
 8006bd6:	d41e      	bmi.n	8006c16 <_malloc_r+0xc6>
 8006bd8:	2a0b      	cmp	r2, #11
 8006bda:	d916      	bls.n	8006c0a <_malloc_r+0xba>
 8006bdc:	1961      	adds	r1, r4, r5
 8006bde:	42a3      	cmp	r3, r4
 8006be0:	6025      	str	r5, [r4, #0]
 8006be2:	bf18      	it	ne
 8006be4:	6059      	strne	r1, [r3, #4]
 8006be6:	6863      	ldr	r3, [r4, #4]
 8006be8:	bf08      	it	eq
 8006bea:	6031      	streq	r1, [r6, #0]
 8006bec:	5162      	str	r2, [r4, r5]
 8006bee:	604b      	str	r3, [r1, #4]
 8006bf0:	4638      	mov	r0, r7
 8006bf2:	f104 060b 	add.w	r6, r4, #11
 8006bf6:	f000 f913 	bl	8006e20 <__malloc_unlock>
 8006bfa:	f026 0607 	bic.w	r6, r6, #7
 8006bfe:	1d23      	adds	r3, r4, #4
 8006c00:	1af2      	subs	r2, r6, r3
 8006c02:	d0b6      	beq.n	8006b72 <_malloc_r+0x22>
 8006c04:	1b9b      	subs	r3, r3, r6
 8006c06:	50a3      	str	r3, [r4, r2]
 8006c08:	e7b3      	b.n	8006b72 <_malloc_r+0x22>
 8006c0a:	6862      	ldr	r2, [r4, #4]
 8006c0c:	42a3      	cmp	r3, r4
 8006c0e:	bf0c      	ite	eq
 8006c10:	6032      	streq	r2, [r6, #0]
 8006c12:	605a      	strne	r2, [r3, #4]
 8006c14:	e7ec      	b.n	8006bf0 <_malloc_r+0xa0>
 8006c16:	4623      	mov	r3, r4
 8006c18:	6864      	ldr	r4, [r4, #4]
 8006c1a:	e7b2      	b.n	8006b82 <_malloc_r+0x32>
 8006c1c:	4634      	mov	r4, r6
 8006c1e:	6876      	ldr	r6, [r6, #4]
 8006c20:	e7b9      	b.n	8006b96 <_malloc_r+0x46>
 8006c22:	230c      	movs	r3, #12
 8006c24:	603b      	str	r3, [r7, #0]
 8006c26:	4638      	mov	r0, r7
 8006c28:	f000 f8fa 	bl	8006e20 <__malloc_unlock>
 8006c2c:	e7a1      	b.n	8006b72 <_malloc_r+0x22>
 8006c2e:	6025      	str	r5, [r4, #0]
 8006c30:	e7de      	b.n	8006bf0 <_malloc_r+0xa0>
 8006c32:	bf00      	nop
 8006c34:	2000057c 	.word	0x2000057c

08006c38 <_sbrk_r>:
 8006c38:	b538      	push	{r3, r4, r5, lr}
 8006c3a:	4d06      	ldr	r5, [pc, #24]	; (8006c54 <_sbrk_r+0x1c>)
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	4604      	mov	r4, r0
 8006c40:	4608      	mov	r0, r1
 8006c42:	602b      	str	r3, [r5, #0]
 8006c44:	f7fb fcec 	bl	8002620 <_sbrk>
 8006c48:	1c43      	adds	r3, r0, #1
 8006c4a:	d102      	bne.n	8006c52 <_sbrk_r+0x1a>
 8006c4c:	682b      	ldr	r3, [r5, #0]
 8006c4e:	b103      	cbz	r3, 8006c52 <_sbrk_r+0x1a>
 8006c50:	6023      	str	r3, [r4, #0]
 8006c52:	bd38      	pop	{r3, r4, r5, pc}
 8006c54:	20000584 	.word	0x20000584

08006c58 <_raise_r>:
 8006c58:	291f      	cmp	r1, #31
 8006c5a:	b538      	push	{r3, r4, r5, lr}
 8006c5c:	4604      	mov	r4, r0
 8006c5e:	460d      	mov	r5, r1
 8006c60:	d904      	bls.n	8006c6c <_raise_r+0x14>
 8006c62:	2316      	movs	r3, #22
 8006c64:	6003      	str	r3, [r0, #0]
 8006c66:	f04f 30ff 	mov.w	r0, #4294967295
 8006c6a:	bd38      	pop	{r3, r4, r5, pc}
 8006c6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006c6e:	b112      	cbz	r2, 8006c76 <_raise_r+0x1e>
 8006c70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c74:	b94b      	cbnz	r3, 8006c8a <_raise_r+0x32>
 8006c76:	4620      	mov	r0, r4
 8006c78:	f000 f830 	bl	8006cdc <_getpid_r>
 8006c7c:	462a      	mov	r2, r5
 8006c7e:	4601      	mov	r1, r0
 8006c80:	4620      	mov	r0, r4
 8006c82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c86:	f000 b817 	b.w	8006cb8 <_kill_r>
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d00a      	beq.n	8006ca4 <_raise_r+0x4c>
 8006c8e:	1c59      	adds	r1, r3, #1
 8006c90:	d103      	bne.n	8006c9a <_raise_r+0x42>
 8006c92:	2316      	movs	r3, #22
 8006c94:	6003      	str	r3, [r0, #0]
 8006c96:	2001      	movs	r0, #1
 8006c98:	e7e7      	b.n	8006c6a <_raise_r+0x12>
 8006c9a:	2400      	movs	r4, #0
 8006c9c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	4798      	blx	r3
 8006ca4:	2000      	movs	r0, #0
 8006ca6:	e7e0      	b.n	8006c6a <_raise_r+0x12>

08006ca8 <raise>:
 8006ca8:	4b02      	ldr	r3, [pc, #8]	; (8006cb4 <raise+0xc>)
 8006caa:	4601      	mov	r1, r0
 8006cac:	6818      	ldr	r0, [r3, #0]
 8006cae:	f7ff bfd3 	b.w	8006c58 <_raise_r>
 8006cb2:	bf00      	nop
 8006cb4:	2000003c 	.word	0x2000003c

08006cb8 <_kill_r>:
 8006cb8:	b538      	push	{r3, r4, r5, lr}
 8006cba:	4d07      	ldr	r5, [pc, #28]	; (8006cd8 <_kill_r+0x20>)
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	4604      	mov	r4, r0
 8006cc0:	4608      	mov	r0, r1
 8006cc2:	4611      	mov	r1, r2
 8006cc4:	602b      	str	r3, [r5, #0]
 8006cc6:	f7fb fc73 	bl	80025b0 <_kill>
 8006cca:	1c43      	adds	r3, r0, #1
 8006ccc:	d102      	bne.n	8006cd4 <_kill_r+0x1c>
 8006cce:	682b      	ldr	r3, [r5, #0]
 8006cd0:	b103      	cbz	r3, 8006cd4 <_kill_r+0x1c>
 8006cd2:	6023      	str	r3, [r4, #0]
 8006cd4:	bd38      	pop	{r3, r4, r5, pc}
 8006cd6:	bf00      	nop
 8006cd8:	20000584 	.word	0x20000584

08006cdc <_getpid_r>:
 8006cdc:	f7fb bc66 	b.w	80025ac <_getpid>

08006ce0 <__sread>:
 8006ce0:	b510      	push	{r4, lr}
 8006ce2:	460c      	mov	r4, r1
 8006ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ce8:	f000 f8a0 	bl	8006e2c <_read_r>
 8006cec:	2800      	cmp	r0, #0
 8006cee:	bfab      	itete	ge
 8006cf0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006cf2:	89a3      	ldrhlt	r3, [r4, #12]
 8006cf4:	181b      	addge	r3, r3, r0
 8006cf6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006cfa:	bfac      	ite	ge
 8006cfc:	6563      	strge	r3, [r4, #84]	; 0x54
 8006cfe:	81a3      	strhlt	r3, [r4, #12]
 8006d00:	bd10      	pop	{r4, pc}

08006d02 <__swrite>:
 8006d02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d06:	461f      	mov	r7, r3
 8006d08:	898b      	ldrh	r3, [r1, #12]
 8006d0a:	05db      	lsls	r3, r3, #23
 8006d0c:	4605      	mov	r5, r0
 8006d0e:	460c      	mov	r4, r1
 8006d10:	4616      	mov	r6, r2
 8006d12:	d505      	bpl.n	8006d20 <__swrite+0x1e>
 8006d14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d18:	2302      	movs	r3, #2
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f000 f868 	bl	8006df0 <_lseek_r>
 8006d20:	89a3      	ldrh	r3, [r4, #12]
 8006d22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d2a:	81a3      	strh	r3, [r4, #12]
 8006d2c:	4632      	mov	r2, r6
 8006d2e:	463b      	mov	r3, r7
 8006d30:	4628      	mov	r0, r5
 8006d32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d36:	f000 b817 	b.w	8006d68 <_write_r>

08006d3a <__sseek>:
 8006d3a:	b510      	push	{r4, lr}
 8006d3c:	460c      	mov	r4, r1
 8006d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d42:	f000 f855 	bl	8006df0 <_lseek_r>
 8006d46:	1c43      	adds	r3, r0, #1
 8006d48:	89a3      	ldrh	r3, [r4, #12]
 8006d4a:	bf15      	itete	ne
 8006d4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d56:	81a3      	strheq	r3, [r4, #12]
 8006d58:	bf18      	it	ne
 8006d5a:	81a3      	strhne	r3, [r4, #12]
 8006d5c:	bd10      	pop	{r4, pc}

08006d5e <__sclose>:
 8006d5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d62:	f000 b813 	b.w	8006d8c <_close_r>
	...

08006d68 <_write_r>:
 8006d68:	b538      	push	{r3, r4, r5, lr}
 8006d6a:	4d07      	ldr	r5, [pc, #28]	; (8006d88 <_write_r+0x20>)
 8006d6c:	4604      	mov	r4, r0
 8006d6e:	4608      	mov	r0, r1
 8006d70:	4611      	mov	r1, r2
 8006d72:	2200      	movs	r2, #0
 8006d74:	602a      	str	r2, [r5, #0]
 8006d76:	461a      	mov	r2, r3
 8006d78:	f7fb fc36 	bl	80025e8 <_write>
 8006d7c:	1c43      	adds	r3, r0, #1
 8006d7e:	d102      	bne.n	8006d86 <_write_r+0x1e>
 8006d80:	682b      	ldr	r3, [r5, #0]
 8006d82:	b103      	cbz	r3, 8006d86 <_write_r+0x1e>
 8006d84:	6023      	str	r3, [r4, #0]
 8006d86:	bd38      	pop	{r3, r4, r5, pc}
 8006d88:	20000584 	.word	0x20000584

08006d8c <_close_r>:
 8006d8c:	b538      	push	{r3, r4, r5, lr}
 8006d8e:	4d06      	ldr	r5, [pc, #24]	; (8006da8 <_close_r+0x1c>)
 8006d90:	2300      	movs	r3, #0
 8006d92:	4604      	mov	r4, r0
 8006d94:	4608      	mov	r0, r1
 8006d96:	602b      	str	r3, [r5, #0]
 8006d98:	f7fb fc34 	bl	8002604 <_close>
 8006d9c:	1c43      	adds	r3, r0, #1
 8006d9e:	d102      	bne.n	8006da6 <_close_r+0x1a>
 8006da0:	682b      	ldr	r3, [r5, #0]
 8006da2:	b103      	cbz	r3, 8006da6 <_close_r+0x1a>
 8006da4:	6023      	str	r3, [r4, #0]
 8006da6:	bd38      	pop	{r3, r4, r5, pc}
 8006da8:	20000584 	.word	0x20000584

08006dac <_fstat_r>:
 8006dac:	b538      	push	{r3, r4, r5, lr}
 8006dae:	4d07      	ldr	r5, [pc, #28]	; (8006dcc <_fstat_r+0x20>)
 8006db0:	2300      	movs	r3, #0
 8006db2:	4604      	mov	r4, r0
 8006db4:	4608      	mov	r0, r1
 8006db6:	4611      	mov	r1, r2
 8006db8:	602b      	str	r3, [r5, #0]
 8006dba:	f7fb fc27 	bl	800260c <_fstat>
 8006dbe:	1c43      	adds	r3, r0, #1
 8006dc0:	d102      	bne.n	8006dc8 <_fstat_r+0x1c>
 8006dc2:	682b      	ldr	r3, [r5, #0]
 8006dc4:	b103      	cbz	r3, 8006dc8 <_fstat_r+0x1c>
 8006dc6:	6023      	str	r3, [r4, #0]
 8006dc8:	bd38      	pop	{r3, r4, r5, pc}
 8006dca:	bf00      	nop
 8006dcc:	20000584 	.word	0x20000584

08006dd0 <_isatty_r>:
 8006dd0:	b538      	push	{r3, r4, r5, lr}
 8006dd2:	4d06      	ldr	r5, [pc, #24]	; (8006dec <_isatty_r+0x1c>)
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	4604      	mov	r4, r0
 8006dd8:	4608      	mov	r0, r1
 8006dda:	602b      	str	r3, [r5, #0]
 8006ddc:	f7fb fc1c 	bl	8002618 <_isatty>
 8006de0:	1c43      	adds	r3, r0, #1
 8006de2:	d102      	bne.n	8006dea <_isatty_r+0x1a>
 8006de4:	682b      	ldr	r3, [r5, #0]
 8006de6:	b103      	cbz	r3, 8006dea <_isatty_r+0x1a>
 8006de8:	6023      	str	r3, [r4, #0]
 8006dea:	bd38      	pop	{r3, r4, r5, pc}
 8006dec:	20000584 	.word	0x20000584

08006df0 <_lseek_r>:
 8006df0:	b538      	push	{r3, r4, r5, lr}
 8006df2:	4d07      	ldr	r5, [pc, #28]	; (8006e10 <_lseek_r+0x20>)
 8006df4:	4604      	mov	r4, r0
 8006df6:	4608      	mov	r0, r1
 8006df8:	4611      	mov	r1, r2
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	602a      	str	r2, [r5, #0]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	f7fb fc0c 	bl	800261c <_lseek>
 8006e04:	1c43      	adds	r3, r0, #1
 8006e06:	d102      	bne.n	8006e0e <_lseek_r+0x1e>
 8006e08:	682b      	ldr	r3, [r5, #0]
 8006e0a:	b103      	cbz	r3, 8006e0e <_lseek_r+0x1e>
 8006e0c:	6023      	str	r3, [r4, #0]
 8006e0e:	bd38      	pop	{r3, r4, r5, pc}
 8006e10:	20000584 	.word	0x20000584

08006e14 <__malloc_lock>:
 8006e14:	4801      	ldr	r0, [pc, #4]	; (8006e1c <__malloc_lock+0x8>)
 8006e16:	f7ff bdc7 	b.w	80069a8 <__retarget_lock_acquire_recursive>
 8006e1a:	bf00      	nop
 8006e1c:	20000578 	.word	0x20000578

08006e20 <__malloc_unlock>:
 8006e20:	4801      	ldr	r0, [pc, #4]	; (8006e28 <__malloc_unlock+0x8>)
 8006e22:	f7ff bdc2 	b.w	80069aa <__retarget_lock_release_recursive>
 8006e26:	bf00      	nop
 8006e28:	20000578 	.word	0x20000578

08006e2c <_read_r>:
 8006e2c:	b538      	push	{r3, r4, r5, lr}
 8006e2e:	4d07      	ldr	r5, [pc, #28]	; (8006e4c <_read_r+0x20>)
 8006e30:	4604      	mov	r4, r0
 8006e32:	4608      	mov	r0, r1
 8006e34:	4611      	mov	r1, r2
 8006e36:	2200      	movs	r2, #0
 8006e38:	602a      	str	r2, [r5, #0]
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	f7fb fbc6 	bl	80025cc <_read>
 8006e40:	1c43      	adds	r3, r0, #1
 8006e42:	d102      	bne.n	8006e4a <_read_r+0x1e>
 8006e44:	682b      	ldr	r3, [r5, #0]
 8006e46:	b103      	cbz	r3, 8006e4a <_read_r+0x1e>
 8006e48:	6023      	str	r3, [r4, #0]
 8006e4a:	bd38      	pop	{r3, r4, r5, pc}
 8006e4c:	20000584 	.word	0x20000584

08006e50 <_init>:
 8006e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e52:	bf00      	nop
 8006e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e56:	bc08      	pop	{r3}
 8006e58:	469e      	mov	lr, r3
 8006e5a:	4770      	bx	lr

08006e5c <_fini>:
 8006e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e5e:	bf00      	nop
 8006e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e62:	bc08      	pop	{r3}
 8006e64:	469e      	mov	lr, r3
 8006e66:	4770      	bx	lr
