
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Nov 21 10:33:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jason/Documents/Zynq/radio/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_DAC_0_0/system_DAC_0_0.dcp' for cell 'system_i/DAC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp' for cell 'system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_cordic_0_0/system_cordic_0_0.dcp' for cell 'system_i/cordic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_dac_data_input_0_0/system_dac_data_input_0_0.dcp' for cell 'system_i/dac_data_input_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_rst_ps7_0_200M_0/system_rst_ps7_0_200M_0.dcp' for cell 'system_i/rst_ps7_0_200M'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1729.199 ; gain = 0.000 ; free physical = 1620 ; free virtual = 15352
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_axi_smc_0/smartconnect.xdc] for cell 'system_i/axi_smc/inst'
Finished Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_axi_smc_0/smartconnect.xdc] for cell 'system_i/axi_smc/inst'
Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_rst_ps7_0_200M_0/system_rst_ps7_0_200M_0_board.xdc] for cell 'system_i/rst_ps7_0_200M/U0'
Finished Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.gen/sources_1/bd/system/ip/system_rst_ps7_0_200M_0/system_rst_ps7_0_200M_0_board.xdc] for cell 'system_i/rst_ps7_0_200M/U0'
Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [/home/jason/Documents/Zynq/radio/radio.srcs/constrs_1/new/io.xdc]
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.477 ; gain = 0.000 ; free physical = 976 ; free virtual = 14801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2386.512 ; gain = 799.602 ; free physical = 976 ; free virtual = 14801
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2467.266 ; gain = 80.754 ; free physical = 921 ; free virtual = 14747

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fff494f9

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2467.266 ; gain = 0.000 ; free physical = 921 ; free virtual = 14746

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1fff494f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 695 ; free virtual = 14433

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1fff494f9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 695 ; free virtual = 14433
Phase 1 Initialization | Checksum: 1fff494f9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 695 ; free virtual = 14433

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1fff494f9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 695 ; free virtual = 14433

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1fff494f9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 695 ; free virtual = 14433
Phase 2 Timer Update And Timing Data Collection | Checksum: 1fff494f9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 695 ; free virtual = 14433

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 15 inverters resulting in an inversion of 374 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 37 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 194c852df

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 696 ; free virtual = 14434
Retarget | Checksum: 194c852df
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 187977af7

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 696 ; free virtual = 14433
Constant propagation | Checksum: 187977af7
INFO: [Opt 31-389] Phase Constant propagation created 47 cells and removed 91 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 696 ; free virtual = 14433
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 696 ; free virtual = 14433
Phase 5 Sweep | Checksum: 17b502de5

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2754.164 ; gain = 0.000 ; free physical = 696 ; free virtual = 14433
Sweep | Checksum: 17b502de5
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 130 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 17b502de5

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2786.180 ; gain = 32.016 ; free physical = 696 ; free virtual = 14433
BUFG optimization | Checksum: 17b502de5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1904873ed

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2786.180 ; gain = 32.016 ; free physical = 696 ; free virtual = 14433
Shift Register Optimization | Checksum: 1904873ed
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b8c98306

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2786.180 ; gain = 32.016 ; free physical = 696 ; free virtual = 14433
Post Processing Netlist | Checksum: 1b8c98306
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14fc60845

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2786.180 ; gain = 32.016 ; free physical = 718 ; free virtual = 14440

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.180 ; gain = 0.000 ; free physical = 718 ; free virtual = 14440
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14fc60845

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2786.180 ; gain = 32.016 ; free physical = 718 ; free virtual = 14440
Phase 9 Finalization | Checksum: 14fc60845

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2786.180 ; gain = 32.016 ; free physical = 718 ; free virtual = 14440
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |             101  |                                             20  |
|  Constant propagation         |              47  |              91  |                                             20  |
|  Sweep                        |               0  |             130  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14fc60845

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2786.180 ; gain = 32.016 ; free physical = 718 ; free virtual = 14440

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14fc60845

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.180 ; gain = 0.000 ; free physical = 718 ; free virtual = 14440

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14fc60845

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2786.180 ; gain = 0.000 ; free physical = 718 ; free virtual = 14440

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.180 ; gain = 0.000 ; free physical = 718 ; free virtual = 14440
Ending Netlist Obfuscation Task | Checksum: 14fc60845

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.180 ; gain = 0.000 ; free physical = 718 ; free virtual = 14440
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jason/Documents/Zynq/radio/radio.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2832.602 ; gain = 0.000 ; free physical = 677 ; free virtual = 14396
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2832.602 ; gain = 0.000 ; free physical = 677 ; free virtual = 14396
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2832.602 ; gain = 0.000 ; free physical = 676 ; free virtual = 14396
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2832.602 ; gain = 0.000 ; free physical = 674 ; free virtual = 14394
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2832.602 ; gain = 0.000 ; free physical = 674 ; free virtual = 14394
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2832.602 ; gain = 0.000 ; free physical = 672 ; free virtual = 14393
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2832.602 ; gain = 0.000 ; free physical = 672 ; free virtual = 14393
INFO: [Common 17-1381] The checkpoint '/home/jason/Documents/Zynq/radio/radio.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.789 ; gain = 0.000 ; free physical = 660 ; free virtual = 14425
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1147227d5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.789 ; gain = 0.000 ; free physical = 660 ; free virtual = 14425
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.789 ; gain = 0.000 ; free physical = 660 ; free virtual = 14425

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a4ee8826

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2886.789 ; gain = 0.000 ; free physical = 671 ; free virtual = 14409

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20864eb60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2925.832 ; gain = 39.043 ; free physical = 671 ; free virtual = 14410

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20864eb60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2925.832 ; gain = 39.043 ; free physical = 667 ; free virtual = 14413
Phase 1 Placer Initialization | Checksum: 20864eb60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2925.832 ; gain = 39.043 ; free physical = 657 ; free virtual = 14406

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11d9d3aae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2925.832 ; gain = 39.043 ; free physical = 641 ; free virtual = 14380

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e16ff509

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2925.832 ; gain = 39.043 ; free physical = 666 ; free virtual = 14405

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e16ff509

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2925.832 ; gain = 39.043 ; free physical = 666 ; free virtual = 14405

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b6f4af05

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 721 ; free virtual = 14427

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 27f10e947

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 702 ; free virtual = 14420

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 101 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 0 LUT, combined 34 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 700 ; free virtual = 14419

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             34  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             34  |                    34  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2188fcf28

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 694 ; free virtual = 14413
Phase 2.5 Global Place Phase2 | Checksum: 259b788ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 694 ; free virtual = 14413
Phase 2 Global Placement | Checksum: 259b788ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 694 ; free virtual = 14413

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2970b6558

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 694 ; free virtual = 14413

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 200846673

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 693 ; free virtual = 14412

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 259cda646

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 693 ; free virtual = 14412

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 189ece4f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 693 ; free virtual = 14406

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1497370da

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 691 ; free virtual = 14401

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a8b69f5d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 691 ; free virtual = 14401

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 278d5ddf0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 691 ; free virtual = 14401
Phase 3 Detail Placement | Checksum: 278d5ddf0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 691 ; free virtual = 14401

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20a6eb6d6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.045 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15b011a0b

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 688 ; free virtual = 14398
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1493ada81

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 672 ; free virtual = 14393
Phase 4.1.1.1 BUFG Insertion | Checksum: 20a6eb6d6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.045. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2007d56e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399
Phase 4.1 Post Commit Optimization | Checksum: 2007d56e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2007d56e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2007d56e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399
Phase 4.3 Placer Reporting | Checksum: 2007d56e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 672 ; free virtual = 14399

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29bc7af07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399
Ending Placer Task | Checksum: 1a931522f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2933.836 ; gain = 47.047 ; free physical = 672 ; free virtual = 14399
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 663 ; free virtual = 14389
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 644 ; free virtual = 14371
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 639 ; free virtual = 14367
Wrote PlaceDB: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 628 ; free virtual = 14360
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 628 ; free virtual = 14360
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 628 ; free virtual = 14360
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 628 ; free virtual = 14360
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 626 ; free virtual = 14359
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 626 ; free virtual = 14359
INFO: [Common 17-1381] The checkpoint '/home/jason/Documents/Zynq/radio/radio.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 623 ; free virtual = 14346
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.045 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 623 ; free virtual = 14347
Wrote PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 620 ; free virtual = 14348
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 620 ; free virtual = 14348
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 620 ; free virtual = 14348
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 620 ; free virtual = 14349
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 620 ; free virtual = 14349
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 620 ; free virtual = 14349
INFO: [Common 17-1381] The checkpoint '/home/jason/Documents/Zynq/radio/radio.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 81292610 ConstDB: 0 ShapeSum: be6fd4f4 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 13679d69 | NumContArr: 7d32a7e1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 215ec3a84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 439 ; free virtual = 14173

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 215ec3a84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 439 ; free virtual = 14173

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 215ec3a84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2933.836 ; gain = 0.000 ; free physical = 439 ; free virtual = 14173
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a347d15a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2955.879 ; gain = 22.043 ; free physical = 424 ; free virtual = 14158
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.195  | TNS=0.000  | WHS=-0.142 | THS=-23.540|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2013666ad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 409 ; free virtual = 14142

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2611
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2611
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a26f8cce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 409 ; free virtual = 14142

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2a26f8cce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 409 ; free virtual = 14142

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 319c3dd6d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 411 ; free virtual = 14147
Phase 4 Initial Routing | Checksum: 319c3dd6d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 411 ; free virtual = 14147

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.996  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2b2869e57

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 437 ; free virtual = 14153

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.998  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e18a0c6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 433 ; free virtual = 14163
Phase 5 Rip-up And Reroute | Checksum: 1e18a0c6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 433 ; free virtual = 14163

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1e18a0c6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 433 ; free virtual = 14163

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e18a0c6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 433 ; free virtual = 14163
Phase 6 Delay and Skew Optimization | Checksum: 1e18a0c6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 433 ; free virtual = 14163

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.998  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 224e3586e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 431 ; free virtual = 14162
Phase 7 Post Hold Fix | Checksum: 224e3586e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 431 ; free virtual = 14162

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.80335 %
  Global Horizontal Routing Utilization  = 1.25414 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 224e3586e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 431 ; free virtual = 14163

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 224e3586e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 431 ; free virtual = 14163

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24e0996fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 432 ; free virtual = 14164

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24e0996fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 432 ; free virtual = 14164

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.998  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 24e0996fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 432 ; free virtual = 14164
Total Elapsed time in route_design: 5.54 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 19254797e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 432 ; free virtual = 14164
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 19254797e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 432 ; free virtual = 14164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2971.879 ; gain = 38.043 ; free physical = 432 ; free virtual = 14164
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jason/Documents/Zynq/radio/radio.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jason/Documents/Zynq/radio/radio.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.766 ; gain = 0.000 ; free physical = 522 ; free virtual = 14250
Wrote PlaceDB: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3131.766 ; gain = 0.000 ; free physical = 516 ; free virtual = 14246
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.766 ; gain = 0.000 ; free physical = 516 ; free virtual = 14246
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3131.766 ; gain = 0.000 ; free physical = 515 ; free virtual = 14246
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.766 ; gain = 0.000 ; free physical = 515 ; free virtual = 14246
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.766 ; gain = 0.000 ; free physical = 514 ; free virtual = 14246
Write Physdb Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3131.766 ; gain = 0.000 ; free physical = 514 ; free virtual = 14246
INFO: [Common 17-1381] The checkpoint '/home/jason/Documents/Zynq/radio/radio.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3400.965 ; gain = 223.125 ; free physical = 326 ; free virtual = 13893
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 10:34:08 2025...
