============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 16:33:37 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(169)
HDL-1007 : undeclared symbol 'S_current_id_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(179)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(198)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(199)
HDL-1007 : undeclared symbol 'S_current_iq_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(209)
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
HDL-1007 : analyze verilog file ../../feed_forward_controller.v
RUN-1001 : Project manager successfully analyzed 19 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.281969s wall, 0.484375s user + 0.078125s system = 0.562500s CPU (43.9%)

RUN-1004 : used memory is 238 MB, reserved memory is 213 MB, peak memory is 241 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1085 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5603 instances
RUN-0007 : 2106 luts, 2561 seqs, 567 mslices, 314 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 7116 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5244 nets have 2 pins
RUN-1001 : 1448 nets have [3 - 5] pins
RUN-1001 : 186 nets have [6 - 10] pins
RUN-1001 : 113 nets have [11 - 20] pins
RUN-1001 : 109 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     612     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1747     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  56   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5601 instances, 2106 luts, 2561 seqs, 881 slices, 129 macros(881 instances: 567 mslices 314 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1843 pins
PHY-0007 : Cell area utilization is 66%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 900575
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 66%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 630418, overlap = 94.2188
PHY-3002 : Step(2): len = 584527, overlap = 128
PHY-3002 : Step(3): len = 400436, overlap = 153.188
PHY-3002 : Step(4): len = 366667, overlap = 186.438
PHY-3002 : Step(5): len = 326267, overlap = 194.562
PHY-3002 : Step(6): len = 280234, overlap = 199.25
PHY-3002 : Step(7): len = 259840, overlap = 223.594
PHY-3002 : Step(8): len = 243335, overlap = 237.875
PHY-3002 : Step(9): len = 221135, overlap = 259.812
PHY-3002 : Step(10): len = 202263, overlap = 262.219
PHY-3002 : Step(11): len = 183194, overlap = 276.906
PHY-3002 : Step(12): len = 171901, overlap = 291.531
PHY-3002 : Step(13): len = 162330, overlap = 314.031
PHY-3002 : Step(14): len = 153099, overlap = 338.188
PHY-3002 : Step(15): len = 142346, overlap = 346.594
PHY-3002 : Step(16): len = 136555, overlap = 353.375
PHY-3002 : Step(17): len = 128850, overlap = 361.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.39825e-06
PHY-3002 : Step(18): len = 126643, overlap = 332.719
PHY-3002 : Step(19): len = 127965, overlap = 330.375
PHY-3002 : Step(20): len = 131979, overlap = 293.781
PHY-3002 : Step(21): len = 136376, overlap = 295.375
PHY-3002 : Step(22): len = 133752, overlap = 292.781
PHY-3002 : Step(23): len = 137162, overlap = 294.875
PHY-3002 : Step(24): len = 133723, overlap = 291.531
PHY-3002 : Step(25): len = 132233, overlap = 283.562
PHY-3002 : Step(26): len = 132937, overlap = 279.719
PHY-3002 : Step(27): len = 132527, overlap = 267.469
PHY-3002 : Step(28): len = 128845, overlap = 268.156
PHY-3002 : Step(29): len = 128299, overlap = 261.594
PHY-3002 : Step(30): len = 125320, overlap = 257.656
PHY-3002 : Step(31): len = 122924, overlap = 263.75
PHY-3002 : Step(32): len = 121313, overlap = 262.469
PHY-3002 : Step(33): len = 121649, overlap = 254.906
PHY-3002 : Step(34): len = 121008, overlap = 246.938
PHY-3002 : Step(35): len = 120733, overlap = 244.25
PHY-3002 : Step(36): len = 120126, overlap = 240.156
PHY-3002 : Step(37): len = 120357, overlap = 233.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.07965e-05
PHY-3002 : Step(38): len = 120862, overlap = 228.906
PHY-3002 : Step(39): len = 120890, overlap = 228.969
PHY-3002 : Step(40): len = 121086, overlap = 227.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.74687e-05
PHY-3002 : Step(41): len = 123660, overlap = 226.906
PHY-3002 : Step(42): len = 124322, overlap = 226.719
PHY-3002 : Step(43): len = 129322, overlap = 220.5
PHY-3002 : Step(44): len = 134563, overlap = 204.875
PHY-3002 : Step(45): len = 131802, overlap = 186.625
PHY-3002 : Step(46): len = 132459, overlap = 178
PHY-3002 : Step(47): len = 133404, overlap = 170.656
PHY-3002 : Step(48): len = 134047, overlap = 167.625
PHY-3002 : Step(49): len = 134741, overlap = 164.125
PHY-3002 : Step(50): len = 137138, overlap = 155.75
PHY-3002 : Step(51): len = 137289, overlap = 150.531
PHY-3002 : Step(52): len = 136760, overlap = 142.969
PHY-3002 : Step(53): len = 134841, overlap = 147.344
PHY-3002 : Step(54): len = 134502, overlap = 151.188
PHY-3002 : Step(55): len = 134605, overlap = 149.812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.49375e-05
PHY-3002 : Step(56): len = 136066, overlap = 140.812
PHY-3002 : Step(57): len = 136194, overlap = 140.75
PHY-3002 : Step(58): len = 135994, overlap = 138.938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012441s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (125.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 72%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7116.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 195176, over cnt = 976(8%), over = 5877, worst = 41
PHY-1001 : End global iterations;  0.464581s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (33.6%)

PHY-1001 : Congestion index: top1 = 108.82, top5 = 90.08, top10 = 78.24, top15 = 69.87.
PHY-3001 : End congestion estimation;  0.547403s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (28.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.91819e-06
PHY-3002 : Step(59): len = 156531, overlap = 166.938
PHY-3002 : Step(60): len = 153940, overlap = 179.969
PHY-3002 : Step(61): len = 148328, overlap = 198.125
PHY-3002 : Step(62): len = 146953, overlap = 208.031
PHY-3002 : Step(63): len = 139299, overlap = 224.719
PHY-3002 : Step(64): len = 138460, overlap = 237.125
PHY-3002 : Step(65): len = 132086, overlap = 247.812
PHY-3002 : Step(66): len = 129803, overlap = 261.094
PHY-3002 : Step(67): len = 128022, overlap = 252.156
PHY-3002 : Step(68): len = 126495, overlap = 253.844
PHY-3002 : Step(69): len = 124254, overlap = 252.625
PHY-3002 : Step(70): len = 122729, overlap = 258.125
PHY-3002 : Step(71): len = 121049, overlap = 261.969
PHY-3002 : Step(72): len = 120592, overlap = 253.031
PHY-3002 : Step(73): len = 120260, overlap = 247.531
PHY-3002 : Step(74): len = 118631, overlap = 264.875
PHY-3002 : Step(75): len = 118320, overlap = 269.375
PHY-3002 : Step(76): len = 115721, overlap = 261.562
PHY-3002 : Step(77): len = 115688, overlap = 263.812
PHY-3002 : Step(78): len = 115574, overlap = 267.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.83637e-06
PHY-3002 : Step(79): len = 115659, overlap = 266.938
PHY-3002 : Step(80): len = 116164, overlap = 267.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.20725e-06
PHY-3002 : Step(81): len = 119178, overlap = 254.719
PHY-3002 : Step(82): len = 120490, overlap = 252.875
PHY-3002 : Step(83): len = 126344, overlap = 222.844
PHY-3002 : Step(84): len = 129917, overlap = 216.344
PHY-3002 : Step(85): len = 130954, overlap = 199.469
PHY-3002 : Step(86): len = 132524, overlap = 181.188
PHY-3002 : Step(87): len = 133595, overlap = 168.094
PHY-3002 : Step(88): len = 134714, overlap = 158.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.24145e-05
PHY-3002 : Step(89): len = 136341, overlap = 140.938
PHY-3002 : Step(90): len = 137302, overlap = 141
PHY-3002 : Step(91): len = 140360, overlap = 127.594
PHY-3002 : Step(92): len = 141492, overlap = 124.781
PHY-3002 : Step(93): len = 142069, overlap = 114.188
PHY-3002 : Step(94): len = 142865, overlap = 112.438
PHY-3002 : Step(95): len = 141576, overlap = 105.469
PHY-3002 : Step(96): len = 141510, overlap = 107.281
PHY-3002 : Step(97): len = 141344, overlap = 109.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.4829e-05
PHY-3002 : Step(98): len = 146880, overlap = 103.375
PHY-3002 : Step(99): len = 148489, overlap = 110.031
PHY-3002 : Step(100): len = 151318, overlap = 98.25
PHY-3002 : Step(101): len = 152337, overlap = 96.9688
PHY-3002 : Step(102): len = 151989, overlap = 86.3125
PHY-3002 : Step(103): len = 152380, overlap = 88.3125
PHY-3002 : Step(104): len = 151359, overlap = 84.0312
PHY-3002 : Step(105): len = 151582, overlap = 81.9062
PHY-3002 : Step(106): len = 151263, overlap = 77.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.9658e-05
PHY-3002 : Step(107): len = 157031, overlap = 71.4688
PHY-3002 : Step(108): len = 159033, overlap = 69.9688
PHY-3002 : Step(109): len = 161725, overlap = 64
PHY-3002 : Step(110): len = 162686, overlap = 69.875
PHY-3002 : Step(111): len = 161720, overlap = 67.75
PHY-3002 : Step(112): len = 161874, overlap = 67.5625
PHY-3002 : Step(113): len = 160345, overlap = 62.9375
PHY-3002 : Step(114): len = 160392, overlap = 58.5312
PHY-3002 : Step(115): len = 159237, overlap = 65.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 72%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 43/7116.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 185328, over cnt = 935(8%), over = 4805, worst = 36
PHY-1001 : End global iterations;  0.430384s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (43.6%)

PHY-1001 : Congestion index: top1 = 86.60, top5 = 70.68, top10 = 61.92, top15 = 56.06.
PHY-3001 : End congestion estimation;  0.515777s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (42.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.79931e-05
PHY-3002 : Step(116): len = 160704, overlap = 233.219
PHY-3002 : Step(117): len = 162982, overlap = 211.312
PHY-3002 : Step(118): len = 160914, overlap = 210.094
PHY-3002 : Step(119): len = 159617, overlap = 219.188
PHY-3002 : Step(120): len = 156681, overlap = 216.375
PHY-3002 : Step(121): len = 153013, overlap = 236.562
PHY-3002 : Step(122): len = 148980, overlap = 240.781
PHY-3002 : Step(123): len = 145361, overlap = 254.094
PHY-3002 : Step(124): len = 142045, overlap = 229.812
PHY-3002 : Step(125): len = 141121, overlap = 238.812
PHY-3002 : Step(126): len = 139961, overlap = 245.688
PHY-3002 : Step(127): len = 137841, overlap = 258.125
PHY-3002 : Step(128): len = 136617, overlap = 265
PHY-3002 : Step(129): len = 136607, overlap = 274.281
PHY-3002 : Step(130): len = 135951, overlap = 273.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.59861e-05
PHY-3002 : Step(131): len = 137529, overlap = 259.75
PHY-3002 : Step(132): len = 138809, overlap = 251.812
PHY-3002 : Step(133): len = 140221, overlap = 234.094
PHY-3002 : Step(134): len = 141473, overlap = 230.25
PHY-3002 : Step(135): len = 143133, overlap = 223.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111972
PHY-3002 : Step(136): len = 144767, overlap = 215.906
PHY-3002 : Step(137): len = 146352, overlap = 214.719
PHY-3002 : Step(138): len = 148727, overlap = 198.688
PHY-3002 : Step(139): len = 150271, overlap = 190.156
PHY-3002 : Step(140): len = 150855, overlap = 173.125
PHY-3002 : Step(141): len = 151667, overlap = 172.75
PHY-3002 : Step(142): len = 152346, overlap = 173.688
PHY-3002 : Step(143): len = 152719, overlap = 174.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000223944
PHY-3002 : Step(144): len = 153736, overlap = 168.594
PHY-3002 : Step(145): len = 155430, overlap = 169.781
PHY-3002 : Step(146): len = 157258, overlap = 161.656
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000362342
PHY-3002 : Step(147): len = 157678, overlap = 154
PHY-3002 : Step(148): len = 158897, overlap = 149.219
PHY-3002 : Step(149): len = 160317, overlap = 148.812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00058627
PHY-3002 : Step(150): len = 160875, overlap = 149.906
PHY-3002 : Step(151): len = 161504, overlap = 144.594
PHY-3002 : Step(152): len = 162655, overlap = 143.719
PHY-3002 : Step(153): len = 163580, overlap = 139.906
PHY-3002 : Step(154): len = 164495, overlap = 139.75
PHY-3002 : Step(155): len = 165238, overlap = 140.594
PHY-3002 : Step(156): len = 166180, overlap = 139.25
PHY-3002 : Step(157): len = 166884, overlap = 137.75
PHY-3002 : Step(158): len = 167468, overlap = 139.469
PHY-3002 : Step(159): len = 167795, overlap = 139.5
PHY-3002 : Step(160): len = 168143, overlap = 137.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000948584
PHY-3002 : Step(161): len = 168451, overlap = 138.25
PHY-3002 : Step(162): len = 170365, overlap = 136.781
PHY-3002 : Step(163): len = 170894, overlap = 139.219
PHY-3002 : Step(164): len = 171195, overlap = 138.062
PHY-3002 : Step(165): len = 171547, overlap = 141.469
PHY-3002 : Step(166): len = 172028, overlap = 141.438
PHY-3002 : Step(167): len = 172319, overlap = 139.156
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00153481
PHY-3002 : Step(168): len = 173024, overlap = 137.5
PHY-3002 : Step(169): len = 173407, overlap = 136.906
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 136.91 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 231/7116.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 208488, over cnt = 1209(10%), over = 5064, worst = 23
PHY-1001 : End global iterations;  0.465940s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (46.9%)

PHY-1001 : Congestion index: top1 = 80.14, top5 = 67.45, top10 = 60.77, top15 = 56.60.
PHY-1001 : End incremental global routing;  0.544253s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (43.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 28593, tnet num: 7114, tinst num: 5601, tnode num: 38142, tedge num: 48427.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.629370s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (34.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.307738s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (39.4%)

OPT-1001 : Current memory(MB): used = 334, reserve = 311, peak = 334.
OPT-1001 : End physical optimization;  1.372934s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (37.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2106 LUT to BLE ...
SYN-4008 : Packed 2106 LUT and 714 SEQ to BLE.
SYN-4003 : Packing 1847 remaining SEQ's ...
SYN-4005 : Packed 1368 SEQ with LUT/SLICE
SYN-4006 : 193 single LUT's are left
SYN-4006 : 479 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2585/3591 primitive instances ...
PHY-3001 : End packing;  0.383901s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.6%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2376 instances
RUN-1001 : 1161 mslices, 1160 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6478 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4610 nets have 2 pins
RUN-1001 : 1442 nets have [3 - 5] pins
RUN-1001 : 198 nets have [6 - 10] pins
RUN-1001 : 120 nets have [11 - 20] pins
RUN-1001 : 92 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
PHY-3001 : design contains 2374 instances, 2321 slices, 129 macros(881 instances: 567 mslices 314 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1065 pins
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 176674, Over = 201.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3251/6478.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 216160, over cnt = 1112(10%), over = 3351, worst = 17
PHY-1002 : len = 235120, over cnt = 832(7%), over = 1715, worst = 16
PHY-1002 : len = 253232, over cnt = 368(3%), over = 634, worst = 14
PHY-1002 : len = 262608, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 264576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.445854s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (36.7%)

PHY-1001 : Congestion index: top1 = 68.06, top5 = 60.84, top10 = 57.23, top15 = 54.65.
PHY-3001 : End congestion estimation;  1.547906s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (36.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.34853e-05
PHY-3002 : Step(170): len = 161686, overlap = 205.5
PHY-3002 : Step(171): len = 159085, overlap = 212.75
PHY-3002 : Step(172): len = 155378, overlap = 218.5
PHY-3002 : Step(173): len = 154313, overlap = 218
PHY-3002 : Step(174): len = 152576, overlap = 224.25
PHY-3002 : Step(175): len = 150655, overlap = 219.75
PHY-3002 : Step(176): len = 150495, overlap = 217.25
PHY-3002 : Step(177): len = 149878, overlap = 220.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.69705e-05
PHY-3002 : Step(178): len = 153383, overlap = 209.75
PHY-3002 : Step(179): len = 154719, overlap = 207.75
PHY-3002 : Step(180): len = 156506, overlap = 204.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.3941e-05
PHY-3002 : Step(181): len = 159523, overlap = 196.75
PHY-3002 : Step(182): len = 161424, overlap = 191.25
PHY-3002 : Step(183): len = 164201, overlap = 180.25
PHY-3002 : Step(184): len = 165853, overlap = 177.25
PHY-3002 : Step(185): len = 167362, overlap = 165.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000166183
PHY-3002 : Step(186): len = 169272, overlap = 164.75
PHY-3002 : Step(187): len = 171686, overlap = 176
PHY-3002 : Step(188): len = 175558, overlap = 175.75
PHY-3002 : Step(189): len = 175776, overlap = 174.25
PHY-3002 : Step(190): len = 175786, overlap = 167.5
PHY-3002 : Step(191): len = 176436, overlap = 162.25
PHY-3002 : Step(192): len = 177790, overlap = 163.75
PHY-3002 : Step(193): len = 179021, overlap = 153.25
PHY-3002 : Step(194): len = 179804, overlap = 155.5
PHY-3002 : Step(195): len = 180350, overlap = 154.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000288326
PHY-3002 : Step(196): len = 181832, overlap = 151.75
PHY-3002 : Step(197): len = 183678, overlap = 146
PHY-3002 : Step(198): len = 185498, overlap = 141.75
PHY-3002 : Step(199): len = 186941, overlap = 141.5
PHY-3002 : Step(200): len = 188774, overlap = 139
PHY-3002 : Step(201): len = 189995, overlap = 136
PHY-3002 : Step(202): len = 190544, overlap = 141.75
PHY-3002 : Step(203): len = 191009, overlap = 139.75
PHY-3002 : Step(204): len = 191462, overlap = 138.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000507295
PHY-3002 : Step(205): len = 192759, overlap = 139.25
PHY-3002 : Step(206): len = 195908, overlap = 135.75
PHY-3002 : Step(207): len = 198767, overlap = 135.25
PHY-3002 : Step(208): len = 199479, overlap = 131.75
PHY-3002 : Step(209): len = 199857, overlap = 133.5
PHY-3002 : Step(210): len = 200024, overlap = 134.25
PHY-3002 : Step(211): len = 200126, overlap = 133.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00086112
PHY-3002 : Step(212): len = 200654, overlap = 133.75
PHY-3002 : Step(213): len = 201750, overlap = 133.75
PHY-3002 : Step(214): len = 202634, overlap = 134.25
PHY-3002 : Step(215): len = 203520, overlap = 132.5
PHY-3002 : Step(216): len = 204483, overlap = 136.25
PHY-3002 : Step(217): len = 205700, overlap = 134
PHY-3002 : Step(218): len = 206975, overlap = 133
PHY-3002 : Step(219): len = 208113, overlap = 129.5
PHY-3002 : Step(220): len = 209037, overlap = 127.75
PHY-3002 : Step(221): len = 210635, overlap = 132.25
PHY-3002 : Step(222): len = 212206, overlap = 132.75
PHY-3002 : Step(223): len = 212687, overlap = 131.25
PHY-3002 : Step(224): len = 212851, overlap = 134
PHY-3002 : Step(225): len = 213018, overlap = 134.25
PHY-3002 : Step(226): len = 213366, overlap = 133
PHY-3002 : Step(227): len = 213851, overlap = 133.75
PHY-3002 : Step(228): len = 214086, overlap = 131.25
PHY-3002 : Step(229): len = 214235, overlap = 132.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00147073
PHY-3002 : Step(230): len = 214695, overlap = 131.75
PHY-3002 : Step(231): len = 216430, overlap = 130
PHY-3002 : Step(232): len = 217978, overlap = 129.75
PHY-3002 : Step(233): len = 218509, overlap = 129
PHY-3002 : Step(234): len = 218956, overlap = 130.25
PHY-3002 : Step(235): len = 219713, overlap = 128.25
PHY-3002 : Step(236): len = 220512, overlap = 129
PHY-3002 : Step(237): len = 221115, overlap = 128
PHY-3002 : Step(238): len = 221647, overlap = 127.75
PHY-3002 : Step(239): len = 222247, overlap = 127.25
PHY-3002 : Step(240): len = 222957, overlap = 126.25
PHY-3002 : Step(241): len = 223576, overlap = 124.75
PHY-3002 : Step(242): len = 223969, overlap = 124.5
PHY-3002 : Step(243): len = 224337, overlap = 126.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.600020s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (5.2%)

PHY-3001 : Trial Legalized: Len = 244045
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 131/6478.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 289192, over cnt = 1110(10%), over = 1972, worst = 7
PHY-1002 : len = 299720, over cnt = 730(6%), over = 1023, worst = 7
PHY-1002 : len = 308424, over cnt = 291(2%), over = 378, worst = 5
PHY-1002 : len = 316160, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 317120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.545175s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (38.4%)

PHY-1001 : Congestion index: top1 = 63.47, top5 = 58.79, top10 = 56.30, top15 = 54.39.
PHY-3001 : End congestion estimation;  1.665073s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (38.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000117153
PHY-3002 : Step(244): len = 221437, overlap = 85.25
PHY-3002 : Step(245): len = 213804, overlap = 104.5
PHY-3002 : Step(246): len = 210707, overlap = 99.5
PHY-3002 : Step(247): len = 208903, overlap = 104.25
PHY-3002 : Step(248): len = 207630, overlap = 103.5
PHY-3002 : Step(249): len = 206401, overlap = 105.75
PHY-3002 : Step(250): len = 205670, overlap = 106.5
PHY-3002 : Step(251): len = 205367, overlap = 108
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000220009
PHY-3002 : Step(252): len = 207396, overlap = 101
PHY-3002 : Step(253): len = 208434, overlap = 94.75
PHY-3002 : Step(254): len = 208674, overlap = 93
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000384014
PHY-3002 : Step(255): len = 209630, overlap = 91.25
PHY-3002 : Step(256): len = 210728, overlap = 90.25
PHY-3002 : Step(257): len = 212836, overlap = 84.5
PHY-3002 : Step(258): len = 213573, overlap = 84.5
PHY-3002 : Step(259): len = 214303, overlap = 82.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000621335
PHY-3002 : Step(260): len = 215056, overlap = 81
PHY-3002 : Step(261): len = 216180, overlap = 79.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015227s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 224786, Over = 0
PHY-3001 : Spreading special nets. 63 overflows in 930 tiles.
PHY-3001 : End spreading;  0.030587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 105 instances has been re-located, deltaX = 69, deltaY = 68, maxDist = 4.
PHY-3001 : Final: Len = 226890, Over = 0
RUN-1003 : finish command "place" in  17.562301s wall, 6.093750s user + 0.812500s system = 6.906250s CPU (39.3%)

RUN-1004 : used memory is 310 MB, reserved memory is 286 MB, peak memory is 336 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.293951s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (88.2%)

RUN-1004 : used memory is 302 MB, reserved memory is 280 MB, peak memory is 382 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2376 instances
RUN-1001 : 1161 mslices, 1160 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6478 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4610 nets have 2 pins
RUN-1001 : 1442 nets have [3 - 5] pins
RUN-1001 : 198 nets have [6 - 10] pins
RUN-1001 : 120 nets have [11 - 20] pins
RUN-1001 : 92 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24528, tnet num: 6476, tinst num: 2374, tnode num: 31172, tedge num: 42959.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1161 mslices, 1160 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6476 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3036 clock pins, and constraint 6642 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 270520, over cnt = 1099(9%), over = 1937, worst = 7
PHY-1002 : len = 279768, over cnt = 721(6%), over = 1045, worst = 6
PHY-1002 : len = 287400, over cnt = 423(3%), over = 576, worst = 5
PHY-1002 : len = 299000, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 300256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.406152s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (41.1%)

PHY-1001 : Congestion index: top1 = 62.15, top5 = 58.72, top10 = 56.01, top15 = 53.69.
PHY-1001 : End global routing;  1.525208s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (44.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 389, reserve = 367, peak = 389.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 475, reserve = 454, peak = 475.
PHY-1001 : End build detailed router design. 2.113979s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (43.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 79384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.567476s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (41.3%)

PHY-1001 : Current memory(MB): used = 487, reserve = 466, peak = 487.
PHY-1001 : End phase 1; 0.569446s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (41.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 716504, over cnt = 1495(0%), over = 1512, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 490, reserve = 469, peak = 490.
PHY-1001 : End initial routed; 8.671938s wall, 3.390625s user + 0.015625s system = 3.406250s CPU (39.3%)

PHY-1001 : Current memory(MB): used = 490, reserve = 469, peak = 490.
PHY-1001 : End phase 2; 8.671987s wall, 3.390625s user + 0.015625s system = 3.406250s CPU (39.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 660960, over cnt = 597(0%), over = 599, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.510094s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (36.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 652832, over cnt = 226(0%), over = 226, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.047881s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (41.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 652960, over cnt = 87(0%), over = 87, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.682313s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (34.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 654704, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.421658s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (37.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 656064, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.347035s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (45.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 656920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.353546s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 468 feed throughs used by 274 nets
PHY-1001 : End commit to database; 0.929183s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (37.0%)

PHY-1001 : Current memory(MB): used = 524, reserve = 504, peak = 524.
PHY-1001 : End phase 3; 8.363807s wall, 3.156250s user + 0.000000s system = 3.156250s CPU (37.7%)

PHY-1003 : Routed, final wirelength = 656920
PHY-1001 : Current memory(MB): used = 525, reserve = 505, peak = 525.
PHY-1001 : End export database. 0.020420s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.5%)

PHY-1001 : End detail routing;  19.899126s wall, 7.718750s user + 0.078125s system = 7.796875s CPU (39.2%)

RUN-1003 : finish command "route" in  22.486337s wall, 8.921875s user + 0.093750s system = 9.015625s CPU (40.1%)

RUN-1004 : used memory is 445 MB, reserved memory is 427 MB, peak memory is 525 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3916   out of   5824   67.24%
#reg                     2600   out of   5824   44.64%
#le                      4393
  #lut only              1793   out of   4393   40.81%
  #reg only               477   out of   4393   10.86%
  #lut&reg               2123   out of   4393   48.33%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                                       Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                         865
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                         642
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_reg_syn_36.q0    15
#4        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                           1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------+
|Instance                  |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------+
|top                       |fpga_top                |4393   |3035    |881     |2610    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller      |4233   |2955    |801     |2576    |11      |10      |
|    u_foc_controller      |foc_controller          |3174   |2084    |801     |1537    |11      |10      |
|      u_adc_ad7928        |adc_ad7928              |132    |73      |28      |78      |0       |0       |
|      u_as5600_encoder    |as5600_encoder          |359    |243     |113     |84      |0       |0       |
|        u_as5600_read     |i2c_register_read       |261    |176     |82      |60      |0       |0       |
|      u_foc_top           |foc_top                 |1933   |1301    |517     |916     |11      |10      |
|        u_adc_sn_ctrl     |hold_detect             |19     |15      |4       |12      |0       |0       |
|        u_cartesian2polar |cartesian2polar         |353    |292     |59      |202     |8       |1       |
|        u_clark_tr        |clark_tr                |173    |112     |44      |109     |0       |0       |
|        u_id_feed_forward |feed_forward_controller |0      |0       |0       |0       |0       |1       |
|        u_id_pi           |pi_controller           |624    |379     |223     |187     |0       |3       |
|        u_iq_feed_forward |feed_forward_controller |11     |11      |0       |5       |0       |1       |
|        u_park_tr         |park_tr                 |207    |159     |44      |93      |2       |4       |
|          u_sincos        |sincos                  |144    |114     |26      |63      |2       |0       |
|        u_svpwm           |svpwm                   |398    |238     |113     |219     |1       |0       |
|      u_hall_encoder      |hall_encoder            |750    |467     |143     |459     |0       |0       |
|        u_divider         |Divider                 |98     |69      |18      |61      |0       |0       |
|  u_mcu                   |MCU                     |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4589  
    #2          2       891   
    #3          3       456   
    #4          4        94   
    #5        5-10      221   
    #6        11-50     180   
    #7       51-100      8    
    #8       101-500     8    
    #9        >500       1    
  Average     2.56            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.378441s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (60.1%)

RUN-1004 : used memory is 464 MB, reserved memory is 446 MB, peak memory is 525 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2374
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6478, pip num: 56717
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 468
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1131 valid insts, and 160191 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.232044s wall, 23.031250s user + 0.062500s system = 23.093750s CPU (545.7%)

RUN-1004 : used memory is 449 MB, reserved memory is 432 MB, peak memory is 630 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_163337.log"
