embsys_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_microblaze_0_0/sim/embsys_microblaze_0_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
rgbpwm.v,verilog,xil_defaultlib,../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/src/rgbpwm.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
sevensegment.v,verilog,xil_defaultlib,../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/src/sevensegment.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
debounce.v,verilog,xil_defaultlib,../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
nexys4IO_v2_0_S00_AXI.v,verilog,xil_defaultlib,../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
nexys4IO_v2_0.v,verilog,xil_defaultlib,../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_nexys4IO_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_nexys4IO_0_0/sim/embsys_nexys4IO_0_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
pmod_concat.v,verilog,xil_defaultlib,../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_pmod_bridge_0_0/src/pmod_concat.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodENC_pmod_bridge_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_pmod_bridge_0_0/sim/PmodENC_pmod_bridge_0_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodENC_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_axi_gpio_0_0/sim/PmodENC_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodENC_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_0_0/sim/PmodENC_xlslice_0_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodENC_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_0_1/sim/PmodENC_xlslice_0_1.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodENC_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_0_2/sim/PmodENC_xlslice_0_2.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodENC_xlslice_t_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_t_0_0/sim/PmodENC_xlslice_t_0_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodENC_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlconcat_0_0/sim/PmodENC_xlconcat_0_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodENC.v,verilog,xil_defaultlib,../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/4239/src/PmodENC.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_PmodENC_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodENC_0_0/sim/embsys_PmodENC_0_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodOLEDrgb_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/sim/PmodOLEDrgb_axi_quad_spi_0_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodOLEDrgb_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/sim/PmodOLEDrgb_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodOLEDrgb_pmod_bridge_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
PmodOLEDrgb_v1_0.v,verilog,xil_defaultlib,../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/d9e9/hdl/PmodOLEDrgb_v1_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_PmodOLEDrgb_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/sim/embsys_PmodOLEDrgb_0_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_gpio_0_0/sim/embsys_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_axi_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_timer_0_0/sim/embsys_axi_timer_0_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_uartlite_0_0/sim/embsys_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_microblaze_0_axi_intc_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_microblaze_0_axi_intc_0/sim/embsys_microblaze_0_axi_intc_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_microblaze_0_xlconcat_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_microblaze_0_xlconcat_0/sim/embsys_microblaze_0_xlconcat_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_mdm_1_0/sim/embsys_mdm_1_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/sim/embsys_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_xbar_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_xbar_0/sim/embsys_xbar_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_dlmb_v10_0/sim/embsys_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_ilmb_v10_0/sim/embsys_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/sim/embsys_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/sim/embsys_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_lmb_bram_0/sim/embsys_lmb_bram_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_gpio_1_0/sim/embsys_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_axi_timer_1_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_timer_1_0/sim/embsys_axi_timer_1_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_axi_timebase_wdt_0_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_timebase_wdt_0_0/sim/embsys_axi_timebase_wdt_0_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_axi_gpio_2_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_gpio_2_0/sim/embsys_axi_gpio_2_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
motor_measure_control_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/embsys/ipshared/6264/hdl/motor_measure_control_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
Motor_control.v,verilog,xil_defaultlib,../../../bd/embsys/ipshared/6264/src/Motor_control.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
RPM_measure.v,verilog,xil_defaultlib,../../../bd/embsys/ipshared/6264/src/RPM_measure.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
motor_wrapper.v,verilog,xil_defaultlib,../../../bd/embsys/ipshared/6264/src/motor_wrapper.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
motor_measure_control_v1_0.v,verilog,xil_defaultlib,../../../bd/embsys/ipshared/6264/hdl/motor_measure_control_v1_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_motor_measure_control_0_0.v,verilog,xil_defaultlib,../../../bd/embsys/ip/embsys_motor_measure_control_0_0/sim/embsys_motor_measure_control_0_0.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys.v,verilog,xil_defaultlib,../../../bd/embsys/sim/embsys.v,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
embsys_axi_uartlite_1_0.vhd,vhdl,xil_defaultlib,../../../bd/embsys/ip/embsys_axi_uartlite_1_0/sim/embsys_axi_uartlite_1_0.vhd,incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="$ref_dir/../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a"incdir="../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
