Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 17 15:38:16 2025
| Host         : PC_DaanVdW running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.178        0.000                      0                   65        0.225        0.000                      0                   65        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.178        0.000                      0                   65        0.225        0.000                      0                   65        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.176ns (22.042%)  route 4.159ns (77.958%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 r  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 r  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 r  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.841     9.716    vga/v_count_next1__9
    SLICE_X9Y0           LUT2 (Prop_lut2_I0_O)        0.149     9.865 r  vga/v_count_reg[9]_i_1/O
                         net (fo=12, routed)          0.562    10.427    vga/v_count_reg[9]_i_1_n_0
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.452    14.793    vga/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y0          FDCE (Setup_fdce_C_CE)      -0.413    14.605    vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[6]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.176ns (22.042%)  route 4.159ns (77.958%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 r  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 r  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 r  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.841     9.716    vga/v_count_next1__9
    SLICE_X9Y0           LUT2 (Prop_lut2_I0_O)        0.149     9.865 r  vga/v_count_reg[9]_i_1/O
                         net (fo=12, routed)          0.562    10.427    vga/v_count_reg[9]_i_1_n_0
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.452    14.793    vga/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[6]_rep/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y0          FDCE (Setup_fdce_C_CE)      -0.413    14.605    vga/v_count_reg_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.176ns (22.042%)  route 4.159ns (77.958%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 r  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 r  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 r  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.841     9.716    vga/v_count_next1__9
    SLICE_X9Y0           LUT2 (Prop_lut2_I0_O)        0.149     9.865 r  vga/v_count_reg[9]_i_1/O
                         net (fo=12, routed)          0.562    10.427    vga/v_count_reg[9]_i_1_n_0
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.452    14.793    vga/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[6]_rep__0/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y0          FDCE (Setup_fdce_C_CE)      -0.413    14.605    vga/v_count_reg_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.176ns (22.042%)  route 4.159ns (77.958%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 r  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 r  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 r  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.841     9.716    vga/v_count_next1__9
    SLICE_X9Y0           LUT2 (Prop_lut2_I0_O)        0.149     9.865 r  vga/v_count_reg[9]_i_1/O
                         net (fo=12, routed)          0.562    10.427    vga/v_count_reg[9]_i_1_n_0
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.452    14.793    vga/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y0          FDCE (Setup_fdce_C_CE)      -0.413    14.605    vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.176ns (22.362%)  route 4.083ns (77.638%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 r  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 r  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 r  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.841     9.716    vga/v_count_next1__9
    SLICE_X9Y0           LUT2 (Prop_lut2_I0_O)        0.149     9.865 r  vga/v_count_reg[9]_i_1/O
                         net (fo=12, routed)          0.485    10.350    vga/v_count_reg[9]_i_1_n_0
    SLICE_X9Y0           FDCE                                         r  vga/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.451    14.792    vga/clk_IBUF_BUFG
    SLICE_X9Y0           FDCE                                         r  vga/v_count_reg_reg[0]/C
                         clock pessimism              0.277    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X9Y0           FDCE (Setup_fdce_C_CE)      -0.413    14.621    vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.176ns (22.362%)  route 4.083ns (77.638%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 r  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 r  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 r  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.841     9.716    vga/v_count_next1__9
    SLICE_X9Y0           LUT2 (Prop_lut2_I0_O)        0.149     9.865 r  vga/v_count_reg[9]_i_1/O
                         net (fo=12, routed)          0.485    10.350    vga/v_count_reg[9]_i_1_n_0
    SLICE_X9Y0           FDCE                                         r  vga/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.451    14.792    vga/clk_IBUF_BUFG
    SLICE_X9Y0           FDCE                                         r  vga/v_count_reg_reg[1]/C
                         clock pessimism              0.277    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X9Y0           FDCE (Setup_fdce_C_CE)      -0.413    14.621    vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.176ns (22.362%)  route 4.083ns (77.638%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 r  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 r  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 r  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.841     9.716    vga/v_count_next1__9
    SLICE_X9Y0           LUT2 (Prop_lut2_I0_O)        0.149     9.865 r  vga/v_count_reg[9]_i_1/O
                         net (fo=12, routed)          0.485    10.350    vga/v_count_reg[9]_i_1_n_0
    SLICE_X9Y0           FDCE                                         r  vga/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.451    14.792    vga/clk_IBUF_BUFG
    SLICE_X9Y0           FDCE                                         r  vga/v_count_reg_reg[6]/C
                         clock pessimism              0.277    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X9Y0           FDCE (Setup_fdce_C_CE)      -0.413    14.621    vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[6]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.179ns (22.389%)  route 4.087ns (77.611%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 f  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 f  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 f  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 f  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.856     9.731    vga/v_count_next1__9
    SLICE_X11Y0          LUT3 (Prop_lut3_I1_O)        0.152     9.883 r  vga/v_count_reg[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.475    10.357    vga/v_count_reg[6]_rep__0_i_1_n_0
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.452    14.793    vga/clk_IBUF_BUFG
    SLICE_X11Y0          FDCE                                         r  vga/v_count_reg_reg[6]_rep__0/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y0          FDCE (Setup_fdce_C_D)       -0.263    14.755    vga/v_count_reg_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.176ns (22.853%)  route 3.970ns (77.147%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 r  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 r  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 r  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.841     9.716    vga/v_count_next1__9
    SLICE_X9Y0           LUT2 (Prop_lut2_I0_O)        0.149     9.865 r  vga/v_count_reg[9]_i_1/O
                         net (fo=12, routed)          0.372    10.237    vga/v_count_reg[9]_i_1_n_0
    SLICE_X10Y0          FDCE                                         r  vga/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.452    14.793    vga/clk_IBUF_BUFG
    SLICE_X10Y0          FDCE                                         r  vga/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y0          FDCE (Setup_fdce_C_CE)      -0.377    14.641    vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.176ns (22.853%)  route 3.970ns (77.147%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.570     5.091    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.478     5.569 r  vga/h_count_reg_reg[3]/Q
                         net (fo=149, routed)         1.440     7.009    vga/x[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.301     7.310 r  vga/h_count_reg[9]_i_5/O
                         net (fo=1, routed)           0.433     7.743    vga/h_count_reg[9]_i_5_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  vga/h_count_reg[9]_i_3/O
                         net (fo=17, routed)          0.884     8.751    vga/h_count_next1__9
    SLICE_X10Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.875 r  vga/v_count_reg[9]_i_3/O
                         net (fo=13, routed)          0.841     9.716    vga/v_count_next1__9
    SLICE_X9Y0           LUT2 (Prop_lut2_I0_O)        0.149     9.865 r  vga/v_count_reg[9]_i_1/O
                         net (fo=12, routed)          0.372    10.237    vga/v_count_reg[9]_i_1_n_0
    SLICE_X10Y0          FDCE                                         r  vga/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.452    14.793    vga/clk_IBUF_BUFG
    SLICE_X10Y0          FDCE                                         r  vga/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y0          FDCE (Setup_fdce_C_CE)      -0.377    14.641    vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[9]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.061%)  route 0.100ns (28.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.450    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.148     1.598 r  vga/h_count_reg_reg[7]_rep/Q
                         net (fo=158, routed)         0.100     1.698    vga/h_count_reg_reg[7]_rep_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.098     1.796 r  vga/h_count_reg[9]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga/h_count_reg[9]_rep_i_1_n_0
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.964    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[9]_rep/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y0           FDCE (Hold_fdce_C_D)         0.121     1.571    vga/h_count_reg_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[9]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.653%)  route 0.102ns (29.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.450    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.148     1.598 r  vga/h_count_reg_reg[7]_rep/Q
                         net (fo=158, routed)         0.102     1.700    vga/h_count_reg_reg[7]_rep_n_0
    SLICE_X8Y0           LUT6 (Prop_lut6_I0_O)        0.098     1.798 r  vga/h_count_reg[9]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga/h_count_reg[9]_rep__0_i_1_n_0
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.964    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[9]_rep__0/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y0           FDCE (Hold_fdce_C_D)         0.121     1.571    vga/h_count_reg_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[9]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.135%)  route 0.105ns (29.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.450    vga/clk_IBUF_BUFG
    SLICE_X10Y1          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDCE (Prop_fdce_C_Q)         0.148     1.598 r  vga/h_count_reg_reg[8]/Q
                         net (fo=171, routed)         0.105     1.703    vga/pixel_x[8]
    SLICE_X10Y1          LUT6 (Prop_lut6_I3_O)        0.098     1.801 r  vga/h_count_reg[9]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.801    vga/h_count_reg[9]_rep__1_i_1_n_0
    SLICE_X10Y1          FDCE                                         r  vga/h_count_reg_reg[9]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.964    vga/clk_IBUF_BUFG
    SLICE_X10Y1          FDCE                                         r  vga/h_count_reg_reg[9]_rep__1/C
                         clock pessimism             -0.514     1.450    
    SLICE_X10Y1          FDCE (Hold_fdce_C_D)         0.120     1.570    vga/h_count_reg_reg[9]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.765%)  route 0.153ns (42.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.450    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.164     1.614 r  vga/h_count_reg_reg[9]/Q
                         net (fo=10, routed)          0.153     1.767    vga/pixel_x[9]
    SLICE_X8Y0           LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  vga/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.812    vga/h_count_next[9]
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.964    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[9]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y0           FDCE (Hold_fdce_C_D)         0.121     1.571    vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.906%)  route 0.200ns (49.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.450    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDCE (Prop_fdce_C_Q)         0.164     1.614 r  vga/h_count_reg_reg[2]/Q
                         net (fo=135, routed)         0.200     1.814    vga/x[2]
    SLICE_X8Y0           LUT4 (Prop_lut4_I3_O)        0.043     1.857 r  vga/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    vga/h_count_next[2]
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.964    vga/clk_IBUF_BUFG
    SLICE_X8Y0           FDCE                                         r  vga/h_count_reg_reg[2]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y0           FDCE (Hold_fdce_C_D)         0.133     1.583    vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 spelbord/gen_cells[8].cell_i/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spelbord/gen_cells[8].cell_i/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.472    spelbord/gen_cells[8].cell_i/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  spelbord/gen_cells[8].cell_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  spelbord/gen_cells[8].cell_i/state_reg[0]/Q
                         net (fo=26, routed)          0.180     1.794    spelbord/gen_cells[8].cell_i/state_reg[0]_0
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  spelbord/gen_cells[8].cell_i/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    spelbord/gen_cells[8].cell_i/state[0]_i_1_n_0
    SLICE_X5Y14          FDCE                                         r  spelbord/gen_cells[8].cell_i/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     1.986    spelbord/gen_cells[8].cell_i/clk_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  spelbord/gen_cells[8].cell_i/state_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.091     1.563    spelbord/gen_cells[8].cell_i/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 spelbord/gen_cells[2].cell_i/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spelbord/gen_cells[2].cell_i/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    spelbord/gen_cells[2].cell_i/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  spelbord/gen_cells[2].cell_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  spelbord/gen_cells[2].cell_i/state_reg[0]/Q
                         net (fo=26, routed)          0.181     1.798    spelbord/gen_cells[2].cell_i/state_reg[0]_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  spelbord/gen_cells[2].cell_i/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    spelbord/gen_cells[2].cell_i/state[0]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  spelbord/gen_cells[2].cell_i/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     1.991    spelbord/gen_cells[2].cell_i/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  spelbord/gen_cells[2].cell_i/state_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.091     1.567    spelbord/gen_cells[2].cell_i/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 spelbord/gen_cells[0].cell_i/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spelbord/gen_cells[0].cell_i/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    spelbord/gen_cells[0].cell_i/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  spelbord/gen_cells[0].cell_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  spelbord/gen_cells[0].cell_i/state_reg[0]/Q
                         net (fo=26, routed)          0.183     1.799    spelbord/gen_cells[0].cell_i/state_reg[0]_0
    SLICE_X5Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  spelbord/gen_cells[0].cell_i/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    spelbord/gen_cells[0].cell_i/state[0]_i_1_n_0
    SLICE_X5Y9           FDCE                                         r  spelbord/gen_cells[0].cell_i/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.990    spelbord/gen_cells[0].cell_i/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  spelbord/gen_cells[0].cell_i/state_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.091     1.566    spelbord/gen_cells[0].cell_i/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 spelbord/gen_cells[4].cell_i/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spelbord/gen_cells[4].cell_i/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.478    spelbord/gen_cells[4].cell_i/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  spelbord/gen_cells[4].cell_i/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  spelbord/gen_cells[4].cell_i/state_reg[0]/Q
                         net (fo=26, routed)          0.185     1.804    spelbord/gen_cells[4].cell_i/state_reg[0]_0
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  spelbord/gen_cells[4].cell_i/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    spelbord/gen_cells[4].cell_i/state[0]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  spelbord/gen_cells[4].cell_i/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     1.993    spelbord/gen_cells[4].cell_i/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  spelbord/gen_cells[4].cell_i/state_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.091     1.569    spelbord/gen_cells[4].cell_i/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.184ns (47.094%)  route 0.207ns (52.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.567     1.450    vga/clk_IBUF_BUFG
    SLICE_X9Y0           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141     1.591 r  vga/v_count_reg_reg[0]/Q
                         net (fo=139, routed)         0.207     1.798    vga/pixel_y[0]
    SLICE_X9Y0           LUT3 (Prop_lut3_I1_O)        0.043     1.841 r  vga/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga/v_count_next[1]
    SLICE_X9Y0           FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.837     1.964    vga/clk_IBUF_BUFG
    SLICE_X9Y0           FDCE                                         r  vga/v_count_reg_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDCE (Hold_fdce_C_D)         0.104     1.554    vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     spelbord/gen_cells[5].cell_i/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     spelbord/gen_cells[6].cell_i/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y9     spelbord/gen_cells[0].cell_i/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    spelbord/gen_cells[8].cell_i/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     spelbord/gen_cells[1].cell_i/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y1     vga/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y1     vga/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y0     vga/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y0     vga/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     spelbord/gen_cells[5].cell_i/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     spelbord/gen_cells[0].cell_i/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     spelbord/gen_cells[1].cell_i/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    vga/hsync_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    spelbord/gen_cells[2].cell_i/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     spelbord/gen_cells[3].cell_i/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     spelbord/gen_cells[5].cell_i/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     spelbord/gen_cells[6].cell_i/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     spelbord/gen_cells[0].cell_i/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     spelbord/gen_cells[1].cell_i/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     spelbord/gen_cells[6].cell_i/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    spelbord/gen_cells[8].cell_i/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     vga/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     vga/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     vga/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     vga/h_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     spelbord/gen_cells[4].cell_i/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     vga/pixel_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     vga/pixel_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     spelbord/gen_cells[5].cell_i/state_reg[0]/C



