INFO-FLOW: Workspace C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2 opened at Tue Apr 23 13:31:04 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 6.979 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.144 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.212 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.281 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=0 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
Execute     config_compile -pipeline_loops=0 
Command   open_solution done; 7.387 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.139 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.203 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.347 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute   source ./equalizer/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./equalizer/solution2/directives.tcl
Execute     set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling equalizer.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang equalizer.cpp -foptimization-record-file=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.cpp.clang.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.cpp.clang.err.log 
Command       ap_eval done; 0.344 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top equalizer -name=equalizer 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/clang.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.906 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/.systemc_flag -fix-errors C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.805 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/all.directive.json -fix-errors C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.297 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.813 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.523 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.583 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.759 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp.clang.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.971 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.831 seconds; current allocated memory: 1.646 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.g.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.0.bc > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 4.759 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.764 sec.
Execute       run_link_or_opt -opt -out C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=equalizer -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=equalizer -reflow-float-conversion -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.87 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.877 sec.
Execute       run_link_or_opt -out C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.173 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.178 sec.
Execute       run_link_or_opt -opt -out C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=equalizer 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=equalizer -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.105 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.111 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=equalizer -mllvm -hls-db-dir -mllvm C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.715 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_uint<1>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:27:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:99:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:94:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:87:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:83:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:73:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:72:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:45:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:42:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:40:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:31:18)
INFO: [HLS 214-186] Unrolling loop 'Shift_Accumulate_Loop' (equalizer.cpp:66:5) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:3:0)
INFO: [HLS 214-115] Multiple burst reads of length 33 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (equalizer.cpp:69:42)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.488 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.646 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top equalizer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.0.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.114 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.1.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.107 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.2.prechk.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.646 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.g.1.bc to C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.o.1.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'signal_shift_reg' automatically.
Command         transform done; 0.263 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.o.1.tmp.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:3:7)...63 expression(s) balanced.
Command         transform done; 0.169 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.646 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.o.2.bc -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.238 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.646 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.089 sec.
Command     elaborate done; 18.465 sec.
Execute     ap_eval exec zip -j C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.157 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
Execute       ap_set_top_model equalizer 
Execute       get_model_list equalizer -filter all-wo-channel -topdown 
Execute       preproc_iomode -model equalizer 
Execute       get_model_list equalizer -filter all-wo-channel 
INFO-FLOW: Model list for configure: equalizer
INFO-FLOW: Configuring Module : equalizer ...
Execute       set_default_model equalizer 
Execute       apply_spec_resource_limit equalizer 
INFO-FLOW: Model list for preprocess: equalizer
INFO-FLOW: Preprocessing Module: equalizer ...
Execute       set_default_model equalizer 
Execute       cdfg_preprocess -model equalizer 
Execute       rtl_gen_preprocess equalizer 
INFO-FLOW: Model list for synthesis: equalizer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model equalizer 
Execute       schedule -model equalizer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.68 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.993 seconds; current allocated memory: 1.646 GB.
Execute       syn_report -verbosereport -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.618 sec.
Execute       db_write -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.sched.adb -f 
INFO-FLOW: Finish scheduling equalizer.
Execute       set_default_model equalizer 
Execute       bind -model equalizer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.499 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 1.646 GB.
Execute       syn_report -verbosereport -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.518 sec.
Execute       db_write -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.bind.adb -f 
INFO-FLOW: Finish binding equalizer.
Execute       get_model_list equalizer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess equalizer 
INFO-FLOW: Model list for RTL generation: equalizer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model equalizer -top_prefix  -sub_prefix equalizer_ -mg_file C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/output_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/output_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/output_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/output_r_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/output_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/output_r_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/output_r_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/input_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/input_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/input_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/input_r_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/input_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/input_r_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/input_r_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'signal_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 33 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
Command       create_rtl_model done; 1.533 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.205 seconds; current allocated memory: 1.646 GB.
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.rtl_wrap.cfg.tcl 
Execute       gen_rtl equalizer -istop -style xilinx -f -lang vhdl -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/syn/vhdl/equalizer 
Command       gen_rtl done; 0.278 sec.
Execute       gen_rtl equalizer -istop -style xilinx -f -lang vlog -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/syn/verilog/equalizer 
Command       gen_rtl done; 0.168 sec.
Execute       syn_report -csynth -model equalizer -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/syn/report/equalizer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.157 sec.
Execute       syn_report -rtlxml -model equalizer -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/syn/report/equalizer_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.118 sec.
Execute       syn_report -verbosereport -model equalizer -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.643 sec.
Execute       db_write -model equalizer -f -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.adb 
Command       db_write done; 0.219 sec.
Execute       db_write -model equalizer -bindview -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info equalizer -p C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer 
Execute       export_constraint_db -f -tool general -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.constraint.tcl 
Execute       syn_report -designview -model equalizer -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.design.xml 
Command       syn_report done; 0.228 sec.
Execute       syn_report -csynthDesign -model equalizer -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model equalizer -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model equalizer -o C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks equalizer 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain equalizer 
INFO-FLOW: Model list for RTL component generation: equalizer
INFO-FLOW: Handling components in module [equalizer] ... 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.compgen.tcl 
INFO-FLOW: Found component equalizer_mul_32s_32s_32_2_1.
INFO-FLOW: Append model equalizer_mul_32s_32s_32_2_1
INFO-FLOW: Found component equalizer_gmem_m_axi.
INFO-FLOW: Append model equalizer_gmem_m_axi
INFO-FLOW: Found component equalizer_control_s_axi.
INFO-FLOW: Append model equalizer_control_s_axi
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Found component equalizer_regslice_both.
INFO-FLOW: Append model equalizer_regslice_both
INFO-FLOW: Append model equalizer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: equalizer_mul_32s_32s_32_2_1 equalizer_gmem_m_axi equalizer_control_s_axi equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer_regslice_both equalizer
INFO-FLOW: Generating C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model equalizer_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model equalizer_gmem_m_axi
INFO-FLOW: To file: write model equalizer_control_s_axi
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer_regslice_both
INFO-FLOW: To file: write model equalizer
INFO-FLOW: Generating C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.128 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.188 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/vhdl' dstVlogDir='C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/vlog' tclDir='C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db' modelList='equalizer_mul_32s_32s_32_2_1
equalizer_gmem_m_axi
equalizer_control_s_axi
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer
' expOnly='0'
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.334 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.461 seconds; current allocated memory: 1.646 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='equalizer_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='equalizer_mul_32s_32s_32_2_1
equalizer_gmem_m_axi
equalizer_control_s_axi
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer_regslice_both
equalizer
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.tbgen.tcl 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.compgen.dataonly.tcl 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.compgen.dataonly.tcl 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.rtl_wrap.cfg.tcl 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.tbgen.tcl 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/equalizer.constraint.tcl 
Execute       sc_get_clocks equalizer 
Execute       source C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Float_Implementation/Audio_Equalizer/Audio_Equalizer_Vitis/equalizer/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE equalizer LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE equalizer LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST equalizer MODULE2INSTS {equalizer equalizer} INST2MODULE {equalizer equalizer} INSTDATA {equalizer {DEPTH 1 CHILDREN {}}} MODULEDATA {equalizer {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U33 SOURCE equalizer.cpp:69 VARIABLE accumulate LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE equalizer.cpp:69 VARIABLE mul_ln69 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_1 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_2 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U29 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_3 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U28 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_4 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U27 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_5 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U26 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_6 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U25 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_7 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U24 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_8 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U23 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_9 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U21 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_10 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U22 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_11 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U19 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_12 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U20 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_13 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U18 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_14 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U17 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_15 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U16 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_16 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U15 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_17 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U14 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_18 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U13 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_19 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U11 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_20 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U12 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_21 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U10 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_22 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U9 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_23 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U7 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_24 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U8 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_25 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U6 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_26 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U5 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_27 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U2 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_28 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U3 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_29 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U4 SOURCE equalizer.cpp:69 VARIABLE mul_ln69_30 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE equalizer.cpp:72 VARIABLE mul_ln72 LOOP Running_Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_641_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_675_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72_1 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_4_fu_698_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72_4 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_7_fu_892_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72_7 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_8_fu_858_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72_8 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_11_fu_789_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72_11 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_16_fu_1133_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72_16 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_19_fu_1086_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72_19 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_22_fu_1042_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72_22 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_23_fu_1010_p2 SOURCE equalizer.cpp:72 VARIABLE add_ln72_23 LOOP Running_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1238_p2 SOURCE equalizer.cpp:40 VARIABLE add_ln40 LOOP Coef_Read_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1263_p2 SOURCE equalizer.cpp:39 VARIABLE add_ln39 LOOP Coef_Read_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 99 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.646 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
Execute       syn_report -model equalizer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 9.293 sec.
Command   csynth_design done; 27.938 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 27.938 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 35.854 sec.
Execute cleanup_all 
