strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f17cd101610>",
		clk_sens=False,
		fillcolor=gold,
		label="20:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f17d0e45d10>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:AL" -> "21:BL"	[cond="[]",
		lineno=None];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17ccce6ad0>",
		fillcolor=firebrick,
		label="18:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17ccce6ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_13:AL"	[def_var="['present_state']",
		label="Leaf_13:AL"];
	"18:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f17cccf1650>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f17ccce6e90>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f17cc958d10>",
		fillcolor=turquoise,
		label="31:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f17cc958890>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BL" -> "32:IF"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f17ccce33d0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = (present_state == 1) && (in == 1) || (present_state == 0) && (in == 0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in', 'present_state', 'in']"];
	"35:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17cc958910>",
		fillcolor=firebrick,
		label="35:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17cc958910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_20:AL"	[def_var="['next_state']",
		label="Leaf_20:AL"];
	"35:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f17ccd607d0>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f17ccd06510>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17cc958cd0>",
		fillcolor=firebrick,
		label="28:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17cc958cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"33:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17cc958d50>",
		fillcolor=firebrick,
		label="33:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17cc958d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"33:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"Leaf_13:AL" -> "20:AL";
	"Leaf_13:AL" -> "12:AS";
	"25:IF" -> "28:NS"	[cond="['in']",
		label="!((in == 1))",
		lineno=25];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17ccd06550>",
		fillcolor=firebrick,
		label="26:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17ccd06550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"25:IF" -> "26:NS"	[cond="['in']",
		label="(in == 1)",
		lineno=25];
	"22:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f17cc958350>",
		fillcolor=linen,
		label="22:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f17cc958310>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f17ccd60950>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"26:NS" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"30:CA" -> "31:BL"	[cond="[]",
		lineno=None];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17cccfdc50>",
		fillcolor=firebrick,
		label="16:NS
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17cccfdc50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"15:IF" -> "18:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label=reset,
		lineno=15];
	"21:BL" -> "22:CS"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f17cccf1450>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"32:IF" -> "35:NS"	[cond="['in']",
		label="!((in == 1))",
		lineno=32];
	"32:IF" -> "33:NS"	[cond="['in']",
		label="(in == 1)",
		lineno=32];
	"23:CA" -> "24:BL"	[cond="[]",
		lineno=None];
	"Leaf_20:AL" -> "13:AL";
}
