# ================================================================
# Smart Vivado Synthesis Script â”€ hierarchicalâ€‘ready
# ================================================================

# â”€â”€ 1. Make sure we have a destination for reports â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
file mkdir reports

# â”€â”€ 2. Read the file that Python marked as "top" â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
set fp [open "selected_file.txt" r]
set selected_file_path [gets $fp]
close $fp

if {![file exists $selected_file_path]} {
    puts "âŒ  RTL file not found: $selected_file_path"
    exit 1
}

# â”€â”€ 3. Figure out the topâ€‘level module name  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
set top_module [regsub {\.v$} [file tail $selected_file_path] ""]
puts "ğŸ§   Top module detected: $top_module"

# â”€â”€ 4. Create / clean Vivado project  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
create_project ${top_module}_project ./${top_module}_project \
    -part xc7z020clg400-1 -force

# â”€â”€ 5. Collect **all** Verilog under rtl/ (recursively) â”€â”€â”€â”€â”€â”€â”€â”€â”€
#     Vivadoâ€™s glob isnâ€™t recursive, so we walk the tree.
proc recursive_glob {dir pattern} {
    set results [list]
    foreach f [glob -nocomplain -directory $dir *] {
        if {[file isdirectory $f]} {
            set results [concat $results [recursive_glob $f $pattern]]
        } elseif {[string match $pattern [file tail $f]]} {
            lappend results $f
        }
    }
    return $results
}

set rtl_files [recursive_glob "rtl" "*.v"]

if {[llength $rtl_files] == 0} {
    puts "âŒ  No Verilog source found under rtl/"
    exit 1
}

puts "ğŸ“‚  Adding RTL files:"
foreach file $rtl_files {
    puts "   â€¢ $file"
    read_verilog $file
}

# â”€â”€ 6. Constraints (SDC / XDC) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
if {[file exists constraints/generated.sdc]} {
    puts "â±ï¸   Loading SDC constraints..."
    read_xdc constraints/generated.sdc
} else {
    puts "âš ï¸   No constraint file found. Proceeding without SDC."
}

# â”€â”€ 7. Synthesize â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
puts "ğŸ› ï¸   Running synthesis..."
if {[catch {synth_design -top $top_module} synthErr]} {
    puts "âŒ  Synthesis failed:\n$synthErr"
    exit 1
}

# â”€â”€ 8. Generate consolidated report â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
set summary_path "reports/synthesis_summary_${top_module}.txt"
set fp [open $summary_path w]

puts $fp "====== VLSI SYNTHESIS SUMMARY REPORT ======"
puts $fp "Top Module       : $top_module"
puts $fp "Target Part      : xc7z020clg400-1"
puts $fp "Generated On     : [clock format [clock seconds] -format {%Y-%m-%d %H:%M:%S}]"
puts $fp "--------------------------------------------"

puts $fp "\nâ–¶ï¸  SYNTHESIS UTILIZATION"
puts $fp [report_utilization -return_string]

puts $fp "\nğŸ”§  CELL BREAKDOWN"
puts $fp [report_utilization -hierarchical -return_string]

puts $fp "\nğŸ•’  CLOCK UTILIZATION"
puts $fp [report_clock_utilization -return_string]

puts $fp "\nâ±ï¸  TIMING SUMMARY"
puts $fp [report_timing_summary -return_string]

puts $fp "\nâ›“ï¸  WORST SLACK PATH"
puts $fp [report_timing -max_paths 1 -sort_by slack -delay_type max -path_type summary -return_string]

puts $fp "\nâš¡  POWER ESTIMATION"
puts $fp [report_power -return_string]

close $fp
puts "âœ…  Allâ€‘inâ€‘one report written to $summary_path"
puts "âœ…  SYNTHESIS_OK"   ;# <-- simple flag line for Python/Gâ€‘UI
file copy -force $summary_path "reports/synthesis_summary.txt"
exit
