#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Nov 29 10:09:30 2025
# Process ID: 28720
# Current directory: C:/Users/Arjun/Dual_MCP3313
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6980 C:\Users\Arjun\Dual_MCP3313\Dual_MCP3313.xpr
# Log file: C:/Users/Arjun/Dual_MCP3313/vivado.log
# Journal file: C:/Users/Arjun/Dual_MCP3313\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2016.4/data/ip'.
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 29 10:09:59 2025...
/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Nov 29 10:10:11 2025] Launched impl_1...
Run output will be captured here: C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.066 ; gain = 398.207
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_ADC1_Data[15]} {o_ADC1_Data[14]} {o_ADC1_Data[13]} {o_ADC1_Data[12]} {o_ADC1_Data[11]} {o_ADC1_Data[10]} {o_ADC1_Data[9]} {o_ADC1_Data[8]} {o_ADC1_Data[7]} {o_ADC1_Data[6]} {o_ADC1_Data[5]} {o_ADC1_Data[4]} {o_ADC1_Data[3]} {o_ADC1_Data[2]} {o_ADC1_Data[1]} {o_ADC1_Data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_ADC2_Data[15]} {o_ADC2_Data[14]} {o_ADC2_Data[13]} {o_ADC2_Data[12]} {o_ADC2_Data[11]} {o_ADC2_Data[10]} {o_ADC2_Data[9]} {o_ADC2_Data[8]} {o_ADC2_Data[7]} {o_ADC2_Data[6]} {o_ADC2_Data[5]} {o_ADC2_Data[4]} {o_ADC2_Data[3]} {o_ADC2_Data[2]} {o_ADC2_Data[1]} {o_ADC2_Data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_Clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_Rst_L]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_SPI_MISO_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_SPI_MISO_2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list i_Start_Conversion]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_Busy]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_Data_Valid]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_CS1_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_CS2_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_MOSI]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_SCLK1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list o_SPI_SCLK2]]
place_ports i_Clk L16
place_ports i_Rst_L L14
place_ports i_Rst_L L15
place_ports i_SPI_MISO_1 W15
place_ports i_SPI_MISO_2 U20
set_property package_pin "" [get_ports [list  o_SPI_CS2_n]]
place_ports o_SPI_CS1_n V15
place_ports o_SPI_CS2_n T20
place_ports o_SPI_SCLK1 T11
place_ports o_SPI_SCLK2 V20
place_ports o_SPI_MOSI W19
place_ports i_Start_Conversion A20
place_ports o_Busy B19
place_ports o_Data_Valid B20
file mkdir C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/constrs_1/new
close [ open C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/Dual_MCP3313.v" into library work [C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/Dual_MCP3313.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v" into library work [C:/Users/Arjun/SPI_MCP3313/SPI_MCP3313.srcs/sources_1/new/SPI_Master.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/SPI_Master_With_Single_CS.v" into library work [C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/SPI_Master_With_Single_CS.v:1]
[Sat Nov 29 11:59:27 2025] Launched synth_1...
Run output will be captured here: C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 29 12:00:36 2025] Launched impl_1...
Run output will be captured here: C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/impl_1/runme.log
create_bd_design "ILA"
Wrote  : <C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property location {1.5 290 -162} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_DATA_DEPTH {4096}] [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
startgroup
set_property -dict [list CONFIG.C_PROBE2_WIDTH {16} CONFIG.C_PROBE1_WIDTH {16} CONFIG.C_NUM_OF_PROBES {3} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_MONITOR_TYPE {Native} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2} CONFIG.C_ENABLE_ILA_AXI_MON {false}] [get_bd_cells ila_0]
endgroup
close [ open C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/Top_ADC_System.v w ]
add_files C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/new/Top_ADC_System.v
set_property top Top_ADC_System [current_fileset]
open_bd_design {C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd}
save_bd_design
Wrote  : <C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ila_0/clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
launch_runs impl_1 -to_step write_bitstream -jobs 8
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ila_0/clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
startgroup
set_property -dict [list CONFIG.C_PROBE2_WIDTH {1} CONFIG.C_PROBE0_WIDTH {16}] [get_bd_cells ila_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {0.5 -53 152} [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins ila_0/clk]
open_bd_design {C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd}
create_bd_cell -type module -reference Dual_MCP3313 Dual_MCP3313_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'i_Clk' as interface 'i_Clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1 -125 383} [get_bd_cells Dual_MCP3313_0]
connect_bd_net [get_bd_pins Dual_MCP3313_0/o_ADC1_Data] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_pins Dual_MCP3313_0/o_ADC2_Data] [get_bd_pins ila_0/probe1]
connect_bd_net [get_bd_pins Dual_MCP3313_0/o_Data_Valid] [get_bd_pins ila_0/probe2]
connect_bd_net [get_bd_pins Dual_MCP3313_0/i_Clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins Dual_MCP3313_0/i_Rst_L]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /Dual_MCP3313_0/i_Rst_L(undef)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 -204 373} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Dual_MCP3313_0/i_Start_Conversion]
startgroup
create_bd_port -dir O o_SPI_CS2_n
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_CS2_n] [get_bd_ports o_SPI_CS2_n]
create_bd_port -dir O o_SPI_SCLK1
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_SCLK1] [get_bd_ports o_SPI_SCLK1]
create_bd_port -dir I i_SPI_MISO_1
connect_bd_net [get_bd_pins /Dual_MCP3313_0/i_SPI_MISO_1] [get_bd_ports i_SPI_MISO_1]
create_bd_port -dir I i_SPI_MISO_2
connect_bd_net [get_bd_pins /Dual_MCP3313_0/i_SPI_MISO_2] [get_bd_ports i_SPI_MISO_2]
create_bd_port -dir O o_SPI_SCLK2
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_SCLK2] [get_bd_ports o_SPI_SCLK2]
create_bd_port -dir O o_SPI_CS1_n
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_CS1_n] [get_bd_ports o_SPI_CS1_n]
create_bd_port -dir O o_SPI_MOSI
connect_bd_net [get_bd_pins /Dual_MCP3313_0/o_SPI_MOSI] [get_bd_ports o_SPI_MOSI]
endgroup
save_bd_design
Wrote  : <C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd> 
Wrote  : <C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ui/bd_4e9e0b7e.ui> 
make_wrapper -files [get_files C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd] -top
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd 
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
open_bd_design {C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd}
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd> 
Wrote  : <C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ui/bd_4e9e0b7e.ui> 
make_wrapper -files [get_files C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd] -top
Verilog Output written to : C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/hdl/ILA.v
Verilog Output written to : C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/hdl/ILA_wrapper.v
Wrote  : <C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/ILA.bd> 
add_files -norecurse C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/hdl/ILA_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'ILA.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/hdl/ILA.v
Verilog Output written to : C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/hdl/ILA_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] ILA_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Dual_MCP3313_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/hw_handoff/ILA.hwh
Generated Block Design Tcl file C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/hw_handoff/ILA_bd.tcl
Generated Hardware Definition File C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.srcs/sources_1/bd/ILA/hdl/ILA.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov 29 12:35:35 2025] Launched ILA_ila_0_0_synth_1, ILA_processing_system7_0_0_synth_1, ILA_Dual_MCP3313_0_0_synth_1, ILA_xlconstant_0_1_synth_1, synth_1...
Run output will be captured here:
ILA_ila_0_0_synth_1: C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/ILA_ila_0_0_synth_1/runme.log
ILA_processing_system7_0_0_synth_1: C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/ILA_processing_system7_0_0_synth_1/runme.log
ILA_Dual_MCP3313_0_0_synth_1: C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/ILA_Dual_MCP3313_0_0_synth_1/runme.log
ILA_xlconstant_0_1_synth_1: C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/ILA_xlconstant_0_1_synth_1/runme.log
synth_1: C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/synth_1/runme.log
[Sat Nov 29 12:35:35 2025] Launched impl_1...
Run output will be captured here: C:/Users/Arjun/Dual_MCP3313/Dual_MCP3313.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1924.680 ; gain = 73.961
reset_run synth_1
reset_run ILA_xlconstant_0_1_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 29 17:29:37 2025...
