
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.90000000000000000000;
1.90000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  109718.9      1.11     263.1    7367.3                          
    0:00:26  109718.9      1.11     263.1    7367.3                          
    0:00:26  109958.3      1.11     263.1    7367.3                          
    0:00:26  110197.7      1.11     263.1    7367.3                          
    0:00:26  110437.1      1.11     263.1    7367.3                          
    0:00:43  105612.1      0.53      77.3      78.4                          
    0:00:44  105612.1      0.53      77.3      78.4                          
    0:00:44  105612.1      0.53      77.3      78.4                          
    0:00:44  105612.4      0.53      77.3      78.4                          
    0:00:44  105612.4      0.53      77.3      78.4                          
    0:00:53   88253.2      0.52      47.8      58.1                          
    0:00:54   88213.0      0.52      46.1      47.8                          
    0:00:57   88218.4      0.51      45.2      36.5                          
    0:00:58   88235.9      0.50      44.7      22.6                          
    0:00:59   88242.6      0.49      44.1      13.6                          
    0:00:59   88260.4      0.46      42.5       6.3                          
    0:01:00   88280.9      0.44      40.9       1.0                          
    0:01:00   88293.9      0.42      39.3       0.0                          
    0:01:01   88300.3      0.41      39.1       0.0                          
    0:01:01   87831.9      0.41      39.1       0.0                          
    0:01:01   87831.9      0.41      39.1       0.0                          
    0:01:01   87831.9      0.41      39.1       0.0                          
    0:01:01   87831.9      0.41      39.1       0.0                          
    0:01:01   87831.9      0.41      39.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:01   87831.9      0.41      39.1       0.0                          
    0:01:02   87843.6      0.39      38.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87864.1      0.38      38.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87879.7      0.38      37.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87893.8      0.36      37.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87904.8      0.36      37.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87930.8      0.35      36.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87944.7      0.34      36.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:02   87967.0      0.34      36.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:02   87986.4      0.34      35.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:03   87996.8      0.33      35.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88011.4      0.33      35.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88021.5      0.33      35.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88036.4      0.32      34.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88052.1      0.32      34.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88073.9      0.32      33.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88090.4      0.32      32.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88112.2      0.32      31.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88130.6      0.32      30.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88140.2      0.32      29.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88142.6      0.32      29.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88154.5      0.31      29.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88166.5      0.31      29.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88171.8      0.31      29.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88179.5      0.31      29.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88190.4      0.31      29.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88200.8      0.30      29.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88213.0      0.30      28.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:04   88222.1      0.30      28.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88227.1      0.30      28.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88234.1      0.30      28.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88244.2      0.30      28.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88251.1      0.30      28.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88261.5      0.29      28.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88266.8      0.29      28.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88276.9      0.29      28.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:05   88287.5      0.29      27.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88305.3      0.29      27.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88317.9      0.29      26.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88329.3      0.28      26.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88342.6      0.28      26.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88352.4      0.28      25.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88371.3      0.27      25.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88380.1      0.27      25.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88390.7      0.27      25.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88394.2      0.26      25.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88419.5      0.26      24.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88429.3      0.26      23.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88436.5      0.26      23.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88449.8      0.26      22.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88459.4      0.26      22.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88478.2      0.25      22.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88487.0      0.25      22.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88500.3      0.25      21.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88505.9      0.25      21.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88513.1      0.24      21.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88522.7      0.24      21.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88531.4      0.24      21.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88534.4      0.24      21.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88542.1      0.24      21.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88555.1      0.24      21.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88563.1      0.24      21.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88573.5      0.24      21.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88588.4      0.23      20.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88590.8      0.23      20.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88599.0      0.23      20.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88610.5      0.23      20.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88621.1      0.23      20.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88631.2      0.23      20.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88633.6      0.23      19.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88642.4      0.23      19.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88649.8      0.23      19.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88663.7      0.23      18.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88668.4      0.23      18.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88681.7      0.22      18.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88685.5      0.22      18.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88699.3      0.22      18.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88719.2      0.22      17.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88732.0      0.22      17.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88742.9      0.22      17.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88749.8      0.22      17.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88757.3      0.22      16.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88767.7      0.22      16.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88771.9      0.22      16.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88780.2      0.21      16.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88797.2      0.21      16.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88807.8      0.21      15.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88821.1      0.21      15.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88827.2      0.21      15.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88835.5      0.21      15.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88840.5      0.21      15.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88849.6      0.21      14.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88866.6      0.21      14.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   88874.6      0.20      14.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:10   88885.0      0.20      14.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   88892.4      0.20      14.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88901.2      0.20      13.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88912.1      0.20      13.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88917.4      0.20      13.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88920.3      0.20      13.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88925.4      0.20      13.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88937.6      0.20      13.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88941.1      0.19      13.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88946.7      0.19      13.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88960.8      0.19      13.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88967.7      0.19      13.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:11   88971.4      0.19      13.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88978.1      0.19      13.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88979.9      0.19      13.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88996.7      0.19      13.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89005.5      0.18      13.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:12   89006.8      0.18      13.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89013.2      0.18      13.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89022.2      0.18      12.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89022.8      0.18      12.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89027.3      0.18      12.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:12   89033.9      0.18      12.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89035.8      0.18      12.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89037.9      0.18      12.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:12   89048.3      0.17      12.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89053.9      0.17      12.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89058.7      0.17      12.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89067.2      0.17      12.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89078.6      0.17      11.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89085.0      0.17      11.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89097.8      0.17      11.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89107.1      0.17      11.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89119.0      0.17      11.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89126.8      0.17      11.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89133.9      0.16      11.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89136.3      0.16      11.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:14   89140.1      0.16      11.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:14   89145.1      0.16      11.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89149.4      0.16      11.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89156.0      0.16      11.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89165.9      0.16      11.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89168.5      0.16      11.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89170.6      0.16      11.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89173.0      0.16      11.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89176.8      0.16      11.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:14   89181.6      0.16      10.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89188.7      0.16      10.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89194.1      0.16      10.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89194.3      0.16      10.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89198.8      0.15      10.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89199.4      0.15      10.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89205.5      0.15      10.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89206.0      0.15      10.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89210.0      0.15      10.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89214.3      0.15      10.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89216.7      0.15      10.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89230.5      0.15      10.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89231.6      0.15      10.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89235.3      0.15      10.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89246.7      0.15       9.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89255.8      0.15       9.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:16   89261.4      0.15       9.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89269.1      0.15       9.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89270.7      0.15       9.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89284.0      0.15       9.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89299.9      0.14       9.1      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89300.5      0.14       9.1      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89308.2      0.14       8.9      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89310.3      0.14       8.9      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89310.3      0.14       8.9      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89320.1      0.14       8.6      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89323.9      0.14       8.6      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89326.0      0.14       8.6      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:17   89327.9      0.14       8.6      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89330.8      0.13       8.4      13.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89336.4      0.13       8.3      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89340.9      0.13       8.2      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:17   89346.5      0.13       8.2      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89349.4      0.13       8.2      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89351.8      0.13       8.2      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89355.5      0.13       8.1      13.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89361.1      0.13       8.1      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89367.0      0.13       8.0      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89374.9      0.13       7.9      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89378.4      0.13       7.9      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89381.3      0.13       7.8      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:18   89386.4      0.12       7.8      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89392.0      0.12       7.8      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89395.9      0.12       7.8      13.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89398.3      0.12       7.8      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89405.3      0.12       7.6      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89410.6      0.12       7.5      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89414.0      0.12       7.5      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89420.7      0.12       7.4      13.1 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89426.8      0.12       7.4      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89431.3      0.12       7.4      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89436.1      0.12       7.4      13.1 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89440.4      0.12       7.3      13.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89447.6      0.12       7.3      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89453.4      0.12       7.2      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89460.6      0.12       7.3      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89466.2      0.12       7.2      13.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89470.7      0.11       7.1      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89476.0      0.11       7.0      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89480.3      0.11       7.0      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89485.9      0.11       7.0      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89493.6      0.11       7.0      13.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89497.6      0.11       7.0      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89504.7      0.11       7.0      13.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89509.3      0.11       6.9      13.1 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89513.0      0.11       6.8      13.1 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89516.7      0.11       6.7      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89521.8      0.11       6.7      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89525.2      0.11       6.7      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89526.0      0.11       6.7      13.1 path/path/path/genblk1.add_in_reg[38]/D
    0:01:20   89532.9      0.11       6.7      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89535.1      0.11       6.7      13.1                          
    0:01:22   89518.6      0.11       6.7      13.1                          
    0:01:22   89518.6      0.11       6.7      13.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22   89518.6      0.11       6.7      13.1                          
    0:01:22   89512.2      0.11       6.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89517.2      0.11       6.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89519.1      0.11       6.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89525.2      0.11       6.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89526.8      0.11       6.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89528.9      0.11       6.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89534.5      0.11       6.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89537.2      0.11       6.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89537.2      0.11       6.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89537.7      0.11       6.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89540.7      0.10       6.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89548.1      0.10       6.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89550.5      0.10       6.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89558.7      0.10       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89558.5      0.10       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89560.1      0.10       6.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89565.4      0.10       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89567.3      0.10       6.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:23   89567.3      0.10       6.0       0.0                          
    0:01:23   89567.3      0.10       6.0       0.0                          
    0:01:26   89243.5      0.10       5.9       0.0                          
    0:01:27   89215.9      0.10       5.9       0.0                          
    0:01:27   89206.3      0.10       5.9       0.0                          
    0:01:28   89204.2      0.10       5.9       0.0                          
    0:01:28   89202.0      0.10       5.9       0.0                          
    0:01:28   89202.0      0.10       5.9       0.0                          
    0:01:28   89202.0      0.10       5.9       0.0                          
    0:01:28   89125.7      0.11       6.2       0.0                          
    0:01:29   89117.7      0.11       6.2       0.0                          
    0:01:29   89117.7      0.11       6.2       0.0                          
    0:01:29   89117.7      0.11       6.2       0.0                          
    0:01:29   89117.7      0.11       6.2       0.0                          
    0:01:29   89117.7      0.11       6.2       0.0                          
    0:01:29   89117.7      0.11       6.2       0.0                          
    0:01:29   89124.1      0.11       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   89131.3      0.11       6.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89165.6      0.10       5.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89196.4      0.10       5.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89203.9      0.10       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89205.8      0.10       5.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89213.2      0.10       5.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30   89219.6      0.10       5.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89228.6      0.10       5.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89235.8      0.10       5.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89240.1      0.10       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89242.7      0.10       5.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89249.4      0.10       5.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89254.7      0.09       5.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89255.5      0.09       5.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89268.5      0.09       5.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89270.9      0.09       4.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89274.9      0.09       4.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89284.8      0.09       4.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89284.8      0.09       4.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89286.4      0.09       4.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:31   89293.3      0.09       4.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31   89299.7      0.09       4.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89309.2      0.09       4.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32   89313.5      0.09       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89319.3      0.09       4.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89326.5      0.09       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89326.5      0.09       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89328.1      0.09       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89330.0      0.09       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89336.4      0.09       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89344.6      0.09       4.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:32   89344.6      0.09       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:32   89348.9      0.09       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89351.0      0.09       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89353.1      0.09       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89357.6      0.09       3.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89359.2      0.09       3.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89361.9      0.09       3.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:33   89367.8      0.09       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89372.3      0.09       3.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:33   89375.5      0.08       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89380.0      0.08       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:33   89384.5      0.08       3.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:33   89388.8      0.08       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89392.5      0.08       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89395.2      0.08       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89399.9      0.08       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89400.5      0.08       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89407.7      0.08       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89408.5      0.08       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89415.6      0.08       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89421.8      0.08       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89424.7      0.08       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89426.5      0.08       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89430.3      0.08       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:34   89432.4      0.08       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89436.9      0.08       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89444.9      0.08       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89448.1      0.08       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89448.1      0.08       3.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89450.7      0.08       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89452.1      0.07       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89454.5      0.07       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89458.5      0.07       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89465.4      0.07       3.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89467.5      0.07       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89470.4      0.07       3.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89475.2      0.07       3.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89478.1      0.07       3.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89482.1      0.07       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89485.1      0.07       3.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:36   89489.8      0.07       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89492.2      0.07       3.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89497.6      0.07       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89499.2      0.07       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89499.4      0.07       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89501.3      0.07       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89501.6      0.07       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89502.9      0.07       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89503.9      0.07       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89509.5      0.07       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89512.5      0.07       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89514.6      0.07       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89515.4      0.07       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89518.6      0.07       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89525.5      0.07       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89525.0      0.07       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89528.2      0.07       2.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   89528.2      0.07       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89531.1      0.07       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89539.1      0.06       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89545.2      0.06       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89549.2      0.06       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89557.4      0.06       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89558.7      0.06       2.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89560.9      0.06       2.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89566.2      0.06       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89576.8      0.06       2.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   89580.0      0.06       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89582.9      0.06       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89583.7      0.06       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89584.5      0.06       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89588.8      0.06       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89592.0      0.06       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89594.9      0.06       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89598.9      0.06       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89600.8      0.06       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89600.5      0.06       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89601.3      0.06       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89603.2      0.06       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89608.7      0.06       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89614.6      0.06       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89620.7      0.06       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89624.4      0.06       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89627.4      0.06       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89627.9      0.06       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89628.7      0.06       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89629.5      0.06       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89630.3      0.06       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89630.8      0.06       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89630.8      0.06       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89632.2      0.06       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89635.3      0.06       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89636.9      0.06       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40   89642.0      0.06       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89648.6      0.06       2.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41   89651.8      0.06       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89653.4      0.06       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89653.4      0.06       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89657.2      0.06       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89659.0      0.06       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89662.7      0.06       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89665.4      0.06       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89666.7      0.06       2.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41   89666.7      0.06       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89668.1      0.06       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89668.6      0.06       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89671.5      0.06       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89672.1      0.06       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89675.0      0.06       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89676.3      0.06       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89679.5      0.05       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42   89682.7      0.05       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89684.3      0.05       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89688.8      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89692.3      0.05       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89696.3      0.05       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89697.6      0.05       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89699.7      0.05       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89705.0      0.05       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89706.4      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89709.0      0.05       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89710.1      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89710.1      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89710.1      0.05       2.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89710.1      0.05       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89710.4      0.05       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89710.4      0.05       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89711.2      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89716.7      0.05       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89716.2      0.05       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   89718.6      0.05       2.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89720.7      0.05       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89720.2      0.05       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:44   89721.8      0.05       2.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89726.1      0.05       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89728.4      0.05       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89729.0      0.05       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89735.6      0.05       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89735.6      0.05       2.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89734.0      0.05       2.2       0.0                          
    0:01:44   89721.3      0.05       2.2       0.0                          
    0:01:44   89711.4      0.05       2.2       0.0                          
    0:01:44   89693.3      0.05       2.2       0.0                          
    0:01:44   89681.4      0.05       2.2       0.0                          
    0:01:45   89669.9      0.05       2.2       0.0                          
    0:01:45   89651.3      0.05       2.2       0.0                          
    0:01:45   89640.7      0.05       2.2       0.0                          
    0:01:45   89624.4      0.05       2.2       0.0                          
    0:01:45   89601.6      0.05       2.2       0.0                          
    0:01:45   89514.6      0.05       2.2       0.0                          
    0:01:45   89426.0      0.05       2.2       0.0                          
    0:01:46   89346.2      0.05       2.2       0.0                          
    0:01:47   89254.2      0.05       2.2       0.0                          
    0:01:47   89116.9      0.05       2.2       0.0                          
    0:01:47   88976.5      0.05       2.2       0.0                          
    0:01:47   88976.2      0.05       2.2       0.0                          
    0:01:48   88973.8      0.05       2.2       0.0                          
    0:01:48   88972.7      0.05       2.2       0.0                          
    0:01:48   88964.0      0.05       2.2       0.0                          
    0:01:48   88770.8      0.05       2.2       0.0                          
    0:01:49   88574.5      0.05       2.2       0.0                          
    0:01:49   88396.9      0.05       2.2       0.0                          
    0:01:49   88393.4      0.05       2.2       0.0                          
    0:01:50   88392.6      0.05       2.2       0.0                          
    0:01:50   88391.8      0.05       2.2       0.0                          
    0:01:50   88390.2      0.05       2.2       0.0                          
    0:01:50   88388.9      0.05       2.2       0.0                          
    0:01:51   88384.4      0.05       2.2       0.0                          
    0:01:52   88378.0      0.05       2.2       0.0                          
    0:01:53   88372.1      0.05       2.2       0.0                          
    0:01:54   88371.3      0.05       2.2       0.0                          
    0:01:54   88317.6      0.07       2.4       0.0                          
    0:01:55   88315.7      0.07       2.4       0.0                          
    0:01:55   88315.7      0.07       2.4       0.0                          
    0:01:55   88315.7      0.07       2.4       0.0                          
    0:01:55   88315.7      0.07       2.4       0.0                          
    0:01:55   88315.7      0.07       2.4       0.0                          
    0:01:55   88315.7      0.07       2.4       0.0                          
    0:01:55   88321.6      0.05       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88325.3      0.05       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88328.0      0.05       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88339.1      0.05       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88339.7      0.05       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55   88341.3      0.05       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88345.5      0.05       2.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56   88345.5      0.05       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88347.1      0.05       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88350.0      0.05       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88352.4      0.05       1.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56   88354.8      0.05       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88360.1      0.05       1.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88362.8      0.05       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88366.0      0.05       1.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88369.2      0.05       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56   88366.3      0.05       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88366.3      0.05       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88367.1      0.05       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88368.1      0.05       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88370.8      0.05       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88375.6      0.05       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88378.0      0.05       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88379.0      0.05       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88380.1      0.05       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88382.2      0.05       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88383.8      0.05       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88384.4      0.05       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88385.1      0.05       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:57   88386.7      0.05       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88391.5      0.05       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88394.7      0.05       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88396.1      0.05       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88401.1      0.05       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88402.2      0.05       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88409.1      0.05       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88408.6      0.05       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88409.6      0.05       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88412.8      0.05       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88414.1      0.05       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88417.3      0.05       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88420.8      0.05       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88421.9      0.05       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88422.7      0.05       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88423.7      0.05       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88424.5      0.05       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88425.8      0.05       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88427.2      0.05       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88429.6      0.04       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88432.8      0.04       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88434.1      0.04       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88437.3      0.04       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88437.3      0.04       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88438.9      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88440.5      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88442.9      0.04       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88449.0      0.04       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88450.3      0.04       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88454.6      0.04       1.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   88456.2      0.04       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88458.6      0.04       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88463.6      0.04       1.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00   88465.7      0.04       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88475.9      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88482.0      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88482.0      0.04       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88483.6      0.04       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88484.9      0.04       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88486.8      0.04       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88488.9      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88494.2      0.04       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88501.1      0.04       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88500.9      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88502.5      0.04       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88503.3      0.04       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88504.1      0.04       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88505.1      0.04       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88510.4      0.04       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88509.6      0.04       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88510.7      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88510.7      0.04       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88510.7      0.04       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88513.6      0.04       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88515.5      0.04       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88522.9      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88525.1      0.04       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88525.6      0.04       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88529.9      0.04       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88533.0      0.04       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88536.5      0.04       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88539.2      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88542.9      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88542.9      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88543.7      0.04       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88544.0      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88547.7      0.04       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88547.4      0.04       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88549.3      0.04       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88554.3      0.04       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88555.4      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88557.0      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88560.4      0.04       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88561.2      0.04       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88563.6      0.04       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88563.6      0.04       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88570.6      0.04       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88570.8      0.04       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88571.3      0.04       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04   88572.9      0.04       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88574.5      0.04       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88575.6      0.04       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88576.4      0.04       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88579.1      0.04       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88583.3      0.04       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88584.9      0.04       1.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88588.6      0.04       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88592.6      0.04       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88598.5      0.04       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05   88603.5      0.04       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88604.3      0.04       1.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05   88608.6      0.04       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88612.3      0.04       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88613.9      0.04       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88617.9      0.04       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88621.4      0.04       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88625.1      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88629.3      0.03       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88633.3      0.03       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88637.6      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88646.6      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88650.4      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88653.3      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88659.1      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88664.2      0.03       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88667.9      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88672.4      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88676.2      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88677.2      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88682.0      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88686.3      0.03       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88693.4      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88699.8      0.03       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88701.7      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88705.1      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:08   88708.9      0.03       1.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:11:35 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44450.728284
Buf/Inv area:                     5663.140032
Noncombinational area:           44258.142489
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88708.870773
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:11:39 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  25.5187 mW   (92%)
  Net Switching Power  =   2.1849 mW    (8%)
                         ---------
Total Dynamic Power    =  27.7035 mW  (100%)

Cell Leakage Power     =   1.7285 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.4194e+04          272.8471        7.3654e+05        2.5204e+04  (  85.63%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.3242e+03        1.9120e+03        9.9192e+05        4.2282e+03  (  14.37%)
--------------------------------------------------------------------------------------------------
Total          2.5519e+04 uW     2.1849e+03 uW     1.7285e+06 nW     2.9432e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:11:39 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[0]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[3].path/Mat_a_Mem/Mem/U563/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out[0] (memory_b20_SIZE12_LOGSIZE4_18)
                                                          0.00       0.23 f
  path/genblk1[3].path/Mat_a_Mem/data_out[0] (seqMemory_b20_SIZE12_18)
                                                          0.00       0.23 f
  path/genblk1[3].path/path/in0[0] (mac_b20_g1_9)         0.00       0.23 f
  path/genblk1[3].path/path/mult_21/a[0] (mac_b20_g1_9_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[3].path/path/mult_21/U1145/Z (XOR2_X1)     0.08       0.31 f
  path/genblk1[3].path/path/mult_21/U1351/ZN (NAND2_X1)
                                                          0.05       0.37 r
  path/genblk1[3].path/path/mult_21/U1508/ZN (OAI22_X1)
                                                          0.05       0.41 f
  path/genblk1[3].path/path/mult_21/U421/CO (FA_X1)       0.09       0.50 f
  path/genblk1[3].path/path/mult_21/U409/S (FA_X1)        0.15       0.66 r
  path/genblk1[3].path/path/mult_21/U1213/ZN (NAND2_X1)
                                                          0.03       0.69 f
  path/genblk1[3].path/path/mult_21/U1215/ZN (NAND3_X1)
                                                          0.03       0.72 r
  path/genblk1[3].path/path/mult_21/U397/S (FA_X1)        0.12       0.84 f
  path/genblk1[3].path/path/mult_21/U396/S (FA_X1)        0.13       0.97 f
  path/genblk1[3].path/path/mult_21/U1640/ZN (NAND2_X1)
                                                          0.04       1.00 r
  path/genblk1[3].path/path/mult_21/U1723/ZN (OAI21_X1)
                                                          0.03       1.03 f
  path/genblk1[3].path/path/mult_21/U1638/ZN (AOI21_X1)
                                                          0.05       1.08 r
  path/genblk1[3].path/path/mult_21/U2003/ZN (OAI21_X1)
                                                          0.04       1.12 f
  path/genblk1[3].path/path/mult_21/U1350/ZN (AOI21_X1)
                                                          0.04       1.16 r
  path/genblk1[3].path/path/mult_21/U2038/ZN (OAI21_X1)
                                                          0.03       1.19 f
  path/genblk1[3].path/path/mult_21/U2008/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[3].path/path/mult_21/U2037/ZN (OAI21_X1)
                                                          0.03       1.27 f
  path/genblk1[3].path/path/mult_21/U2002/ZN (AOI21_X1)
                                                          0.05       1.32 r
  path/genblk1[3].path/path/mult_21/U2004/ZN (OAI21_X1)
                                                          0.04       1.35 f
  path/genblk1[3].path/path/mult_21/U2036/ZN (AOI21_X1)
                                                          0.05       1.40 r
  path/genblk1[3].path/path/mult_21/U2035/ZN (OAI21_X1)
                                                          0.04       1.44 f
  path/genblk1[3].path/path/mult_21/U1319/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[3].path/path/mult_21/U1207/ZN (NAND3_X1)
                                                          0.04       1.52 f
  path/genblk1[3].path/path/mult_21/U1326/ZN (NAND2_X1)
                                                          0.04       1.55 r
  path/genblk1[3].path/path/mult_21/U1323/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[3].path/path/mult_21/U1085/ZN (NAND2_X1)
                                                          0.04       1.63 r
  path/genblk1[3].path/path/mult_21/U1335/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[3].path/path/mult_21/U1063/ZN (NAND2_X1)
                                                          0.03       1.71 r
  path/genblk1[3].path/path/mult_21/U1280/ZN (NAND3_X1)
                                                          0.03       1.74 f
  path/genblk1[3].path/path/mult_21/U1288/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[3].path/path/mult_21/U1290/ZN (NAND3_X1)
                                                          0.04       1.82 f
  path/genblk1[3].path/path/mult_21/U1292/ZN (NAND2_X1)
                                                          0.03       1.84 r
  path/genblk1[3].path/path/mult_21/U1272/ZN (AND3_X1)
                                                          0.05       1.89 r
  path/genblk1[3].path/path/mult_21/product[39] (mac_b20_g1_9_DW_mult_tc_1)
                                                          0.00       1.89 r
  path/genblk1[3].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  path/genblk1[3].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       1.90 r
  library setup time                                     -0.03       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
