# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ECE3570Lab2.srcs/sources_1/new/ALU.v" \
"../../../../ECE3570Lab2.srcs/sources_1/new/ControlUnit.v" \
"../../../../ECE3570Lab2.srcs/sources_1/new/FetchUnit.v" \
"../../../../ECE3570Lab2.srcs/sources_1/new/Registers.v" \
"../../../../ECE3570Lab2.srcs/sources_1/new/CPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
