

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 15:30:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.426|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1018|  1018|  1018|  1018|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  1016|  1016|         4|          1|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    340|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        0|      -|     172|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     172|    483|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nfYi_U10  |cnn_mac_muladd_5nfYi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_311_p2     |     *    |      0|  0|  17|           5|           4|
    |add_ln10_fu_206_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_232_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln1494_2_fu_361_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_3_fu_382_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln1494_4_fu_414_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1494_fu_329_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln203_3_fu_448_p2    |     +    |      0|  0|   8|          11|          11|
    |c_fu_454_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_212_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_276_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln1494_1_fu_408_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1494_fu_355_p2     |     -    |      0|  0|   8|          12|          12|
    |sub_ln203_fu_442_p2      |     -    |      0|  0|   8|          11|          11|
    |and_ln29_fu_270_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_200_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_218_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_1_fu_486_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_2_fu_500_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_514_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_464_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln16_fu_264_p2      |   icmp   |      0|  0|   9|           4|           3|
    |or_ln27_fu_372_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln36_fu_282_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_V_d0        |  select  |      0|  0|  14|           1|          14|
    |select_ln13_fu_238_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln29_1_fu_492_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_506_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_4_fu_246_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_5_fu_224_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_fu_470_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln36_1_fu_295_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln36_fu_287_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_259_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 340|         205|         244|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_192_p4  |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_158_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_180_p4  |   9|          2|    4|          8|
    |c_0_reg_188                   |   9|          2|    4|          8|
    |f_0_reg_154                   |   9|          2|    3|          6|
    |indvar_flatten13_reg_143      |   9|          2|   10|         20|
    |indvar_flatten_reg_165        |   9|          2|    8|         16|
    |r_0_reg_176                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 111|         24|   43|         88|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln1494_4_reg_586               |  12|   0|   12|          0|
    |add_ln203_3_reg_591                |  11|   0|   11|          0|
    |add_ln203_3_reg_591_pp0_iter2_reg  |  11|   0|   11|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |c_0_reg_188                        |   4|   0|    4|          0|
    |c_reg_596                          |   4|   0|    4|          0|
    |f_0_reg_154                        |   3|   0|    3|          0|
    |icmp_ln10_reg_543                  |   1|   0|    1|          0|
    |icmp_ln13_reg_552                  |   1|   0|    1|          0|
    |indvar_flatten13_reg_143           |  10|   0|   10|          0|
    |indvar_flatten_reg_165             |   8|   0|    8|          0|
    |r_0_reg_176                        |   4|   0|    4|          0|
    |select_ln29_5_reg_559              |   3|   0|    3|          0|
    |select_ln29_reg_606                |  13|   0|   13|          0|
    |select_ln36_1_reg_571              |   4|   0|    4|          0|
    |zext_ln1494_5_reg_576              |  12|   0|   64|         52|
    |icmp_ln10_reg_543                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 172|  32|  161|         52|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_out_0_V_address0    | out |   11|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_ce0         | out |    1|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_q0          |  in |   14|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_address1    | out |   11|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_ce1         | out |    1|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_q1          |  in |   14|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_1_V_address0    | out |   11|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_ce0         | out |    1|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_q0          |  in |   14|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_address1    | out |   11|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_ce1         | out |    1|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_q1          |  in |   14|  ap_memory |  conv_out_1_V  |     array    |
|max_pool_out_V_address0  | out |   10|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 8 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_5, %Col_Loop ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13, %Col_Loop ]" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln36_1, %Col_Loop ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 11 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 12 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten13, -10" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 13 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten13, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 14 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 16 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 17 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.98ns)   --->   "%select_ln29_5 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 18 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %indvar_flatten" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 19 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.24ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 20 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 16.4>
ST_3 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln29_4 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 21 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %select_ln29_5 to i11" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 22 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i3 %select_ln29_5 to i12" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 23 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 24 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 25 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %icmp_ln16, %xor_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 26 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_4" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 27 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %and_ln29, %icmp_ln13" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 28 'or' 'or_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36, i4 0, i4 %c_0" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 29 'select' 'select_ln36' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln36_1 = select i1 %and_ln29, i4 %r, i4 %select_ln29_4" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 30 'select' 'select_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln36_1 to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 31 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i4 %select_ln36_1 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 32 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.78ns)   --->   "%mul_ln1494 = mul i9 26, %zext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 33 'mul' 'mul_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (3.36ns) (grouped into DSP with root node add_ln203)   --->   "%mul_ln203 = mul i8 13, %zext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 34 'mul' 'mul_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln36, i1 false)" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %shl_ln to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 36 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln1494 = add i9 %zext_ln1494_3, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 37 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln1494, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 38 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1494, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i10 %tmp to i12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 40 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i12 %p_shl4_cast, %zext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 41 'sub' 'sub_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_2 = add i12 %zext_ln36_1, %sub_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 42 'add' 'add_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i12 %add_ln1494_2 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 43 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [2028 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 44 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 45 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_3)   --->   "%or_ln27 = or i5 %shl_ln, 1" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 46 'or' 'or_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_3)   --->   "%zext_ln1494_6 = zext i5 %or_ln27 to i9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 47 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln1494_3 = add i9 %zext_ln1494_6, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 48 'add' 'add_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln1494_3, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 49 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1494_3, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 50 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i10 %tmp_1 to i12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 51 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i12 %p_shl2_cast, %zext_ln1494_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 52 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1494_4 = add i12 %zext_ln36_1, %sub_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 53 'add' 'add_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i4 %select_ln36 to i8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 54 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln203 = add i8 %zext_ln203_4, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 55 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln203, i3 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 56 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203, i1 false)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 57 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i9 %tmp_2 to i11" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 58 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i11 %p_shl_cast, %zext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 59 'sub' 'sub_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_3 = add i11 %zext_ln36, %sub_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 60 'add' 'add_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln36" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 61 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.16>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [2028 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 62 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 63 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i14 %conv_out_0_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 64 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_0_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 65 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 66 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i12 %add_ln1494_4 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 67 'zext' 'zext_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr_1 = getelementptr [2028 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 68 'getelementptr' 'conv_out_0_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr_1 = getelementptr [2028 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 69 'getelementptr' 'conv_out_1_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 70 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 71 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 72 [2/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 72 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 15.2>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 73 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 75 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 77 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [cnn_ap_lp/max_pool_1.cpp:18]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i13 %select_ln29 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 79 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%conv_out_0_V_load_1 = load i14* %conv_out_0_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 80 'load' 'conv_out_0_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 81 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %conv_out_0_V_load_1, %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 81 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_0_V_load_1, i14 %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 82 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 83 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 84 [1/1] (2.20ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %conv_out_1_V_load, %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 84 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_1_V_load, i14 %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 85 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%conv_out_1_V_load_1 = load i14* %conv_out_1_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 86 'load' 'conv_out_1_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 87 [1/1] (2.20ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %conv_out_1_V_load_1, %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 87 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.70ns)   --->   "%select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_1_V_load_1, i14 %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 88 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i11 %add_ln203_3 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 89 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 90 'getelementptr' 'max_pool_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 91 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_5)" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 92 'specregionend' 'empty_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 93 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 94 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 0111110]
indvar_flatten13    (phi              ) [ 0010000]
f_0                 (phi              ) [ 0010000]
indvar_flatten      (phi              ) [ 0010000]
r_0                 (phi              ) [ 0011000]
c_0                 (phi              ) [ 0011000]
icmp_ln10           (icmp             ) [ 0011110]
add_ln10            (add              ) [ 0111110]
br_ln10             (br               ) [ 0000000]
f                   (add              ) [ 0000000]
icmp_ln13           (icmp             ) [ 0011000]
select_ln29_5       (select           ) [ 0111110]
add_ln13            (add              ) [ 0000000]
select_ln13         (select           ) [ 0111110]
select_ln29_4       (select           ) [ 0000000]
zext_ln36           (zext             ) [ 0000000]
zext_ln36_1         (zext             ) [ 0000000]
xor_ln29            (xor              ) [ 0000000]
icmp_ln16           (icmp             ) [ 0000000]
and_ln29            (and              ) [ 0000000]
r                   (add              ) [ 0000000]
or_ln36             (or               ) [ 0000000]
select_ln36         (select           ) [ 0000000]
select_ln36_1       (select           ) [ 0110110]
zext_ln203          (zext             ) [ 0000000]
zext_ln1494         (zext             ) [ 0000000]
mul_ln1494          (mul              ) [ 0000000]
mul_ln203           (mul              ) [ 0000000]
shl_ln              (bitconcatenate   ) [ 0000000]
zext_ln1494_3       (zext             ) [ 0000000]
add_ln1494          (add              ) [ 0000000]
p_shl4_cast         (bitconcatenate   ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
zext_ln1494_4       (zext             ) [ 0000000]
sub_ln1494          (sub              ) [ 0000000]
add_ln1494_2        (add              ) [ 0000000]
zext_ln1494_5       (zext             ) [ 0010100]
conv_out_0_V_addr   (getelementptr    ) [ 0010100]
or_ln27             (or               ) [ 0000000]
zext_ln1494_6       (zext             ) [ 0000000]
add_ln1494_3        (add              ) [ 0000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000]
tmp_1               (bitconcatenate   ) [ 0000000]
zext_ln1494_7       (zext             ) [ 0000000]
sub_ln1494_1        (sub              ) [ 0000000]
add_ln1494_4        (add              ) [ 0010100]
zext_ln203_4        (zext             ) [ 0000000]
add_ln203           (add              ) [ 0000000]
p_shl_cast          (bitconcatenate   ) [ 0000000]
tmp_2               (bitconcatenate   ) [ 0000000]
zext_ln203_5        (zext             ) [ 0000000]
sub_ln203           (sub              ) [ 0000000]
add_ln203_3         (add              ) [ 0010110]
c                   (add              ) [ 0110110]
conv_out_1_V_addr   (getelementptr    ) [ 0010010]
conv_out_0_V_load   (load             ) [ 0000000]
trunc_ln1494        (trunc            ) [ 0000000]
icmp_ln1494         (icmp             ) [ 0000000]
select_ln29         (select           ) [ 0010010]
zext_ln1494_8       (zext             ) [ 0000000]
conv_out_0_V_addr_1 (getelementptr    ) [ 0010010]
conv_out_1_V_addr_1 (getelementptr    ) [ 0010010]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
specloopname_ln17   (specloopname     ) [ 0000000]
tmp_5               (specregionbegin  ) [ 0000000]
specpipeline_ln18   (specpipeline     ) [ 0000000]
zext_ln29           (zext             ) [ 0000000]
conv_out_0_V_load_1 (load             ) [ 0000000]
icmp_ln1494_1       (icmp             ) [ 0000000]
select_ln29_1       (select           ) [ 0000000]
conv_out_1_V_load   (load             ) [ 0000000]
icmp_ln1494_2       (icmp             ) [ 0000000]
select_ln29_2       (select           ) [ 0000000]
conv_out_1_V_load_1 (load             ) [ 0000000]
icmp_ln1494_3       (icmp             ) [ 0000000]
select_ln29_3       (select           ) [ 0000000]
zext_ln203_6        (zext             ) [ 0000000]
max_pool_out_V_addr (getelementptr    ) [ 0000000]
store_ln36          (store            ) [ 0000000]
empty_42            (specregionend    ) [ 0000000]
br_ln0              (br               ) [ 0111110]
ret_ln40            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="conv_out_0_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="12" slack="0"/>
<pin id="84" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_V_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="14" slack="0"/>
<pin id="117" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_0_V_load/3 conv_out_0_V_load_1/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="conv_out_1_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="12" slack="1"/>
<pin id="97" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_V_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="conv_out_0_V_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="0"/>
<pin id="104" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_V_addr_1/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_out_1_V_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="12" slack="0"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_V_addr_1/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
<pin id="128" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_1_V_load/4 conv_out_1_V_load_1/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="max_pool_out_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_V_addr/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln36_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="14" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="indvar_flatten13_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="1"/>
<pin id="145" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten13_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="f_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="f_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvar_flatten_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="r_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="4" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="c_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="c_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="4" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln10_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="10" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln10_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="f_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln13_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln29_5_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln13_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln13_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln29_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="1"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln36_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="1"/>
<pin id="255" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln36_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln29_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln16_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln29_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="r_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln36_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="1"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln36_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="1"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln36_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln203_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln1494_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="mul_ln1494_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="shl_ln_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln1494_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln1494_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="0"/>
<pin id="332" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_shl4_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="0" index="1" bw="9" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="9" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln1494_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sub_ln1494_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="0" index="1" bw="10" slack="0"/>
<pin id="358" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln1494_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln1494_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="or_ln27_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln1494_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_6/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln1494_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="9" slack="0"/>
<pin id="385" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_3/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_shl2_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="9" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln1494_7_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_7/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln1494_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1494_1/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln1494_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="0"/>
<pin id="417" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_4/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln203_4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_shl_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln203_5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sub_ln203_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="9" slack="0"/>
<pin id="445" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln203_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="c_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln1494_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="0"/>
<pin id="462" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln1494_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="14" slack="0"/>
<pin id="466" dir="0" index="1" bw="14" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln29_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="13" slack="0"/>
<pin id="473" dir="0" index="2" bw="13" slack="0"/>
<pin id="474" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln1494_8_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_8/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln29_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="13" slack="1"/>
<pin id="485" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln1494_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="14" slack="0"/>
<pin id="488" dir="0" index="1" bw="14" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln29_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="14" slack="0"/>
<pin id="495" dir="0" index="2" bw="14" slack="0"/>
<pin id="496" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln1494_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="14" slack="0"/>
<pin id="502" dir="0" index="1" bw="14" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln29_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="14" slack="0"/>
<pin id="509" dir="0" index="2" bw="14" slack="0"/>
<pin id="510" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln1494_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="0"/>
<pin id="516" dir="0" index="1" bw="14" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln29_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="14" slack="0"/>
<pin id="523" dir="0" index="2" bw="14" slack="0"/>
<pin id="524" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_3/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln203_6_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="2"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/5 "/>
</bind>
</comp>

<comp id="533" class="1007" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="0" index="2" bw="4" slack="0"/>
<pin id="537" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln203/3 add_ln203/3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="icmp_ln10_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="547" class="1005" name="add_ln10_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln13_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="559" class="1005" name="select_ln29_5_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_5 "/>
</bind>
</comp>

<comp id="566" class="1005" name="select_ln13_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="571" class="1005" name="select_ln36_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="1"/>
<pin id="573" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="zext_ln1494_5_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_5 "/>
</bind>
</comp>

<comp id="581" class="1005" name="conv_out_0_V_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="1"/>
<pin id="583" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_0_V_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="add_ln1494_4_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="12" slack="1"/>
<pin id="588" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494_4 "/>
</bind>
</comp>

<comp id="591" class="1005" name="add_ln203_3_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="2"/>
<pin id="593" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln203_3 "/>
</bind>
</comp>

<comp id="596" class="1005" name="c_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="1"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="601" class="1005" name="conv_out_1_V_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="11" slack="1"/>
<pin id="603" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_1_V_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="select_ln29_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="13" slack="1"/>
<pin id="608" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="611" class="1005" name="conv_out_0_V_addr_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="11" slack="1"/>
<pin id="613" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_0_V_addr_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="conv_out_1_V_addr_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="11" slack="1"/>
<pin id="618" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_1_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="100" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="124"><net_src comp="93" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="107" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="204"><net_src comp="147" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="147" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="158" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="169" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="212" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="158" pin="4"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="169" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="218" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="232" pin="2"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="176" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="188" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="259" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="246" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="270" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="188" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="270" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="276" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="246" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="295" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="287" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="36" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="311" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="8" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="329" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="335" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="256" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="376"><net_src comp="317" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="311" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="38" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="8" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="382" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="388" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="256" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="287" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="8" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="441"><net_src comp="431" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="424" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="253" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="28" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="287" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="87" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="87" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="460" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="490"><net_src comp="87" pin="7"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="87" pin="7"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="483" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="119" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="492" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="119" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="492" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="119" pin="7"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="506" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="119" pin="7"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="506" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="520" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="538"><net_src comp="32" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="303" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="420" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="541"><net_src comp="533" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="542"><net_src comp="533" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="546"><net_src comp="200" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="206" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="555"><net_src comp="218" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="562"><net_src comp="224" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="569"><net_src comp="238" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="574"><net_src comp="295" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="579"><net_src comp="367" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="584"><net_src comp="80" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="589"><net_src comp="414" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="594"><net_src comp="448" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="599"><net_src comp="454" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="604"><net_src comp="93" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="609"><net_src comp="470" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="614"><net_src comp="100" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="619"><net_src comp="107" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_V | {5 }
 - Input state : 
	Port: max_pool_1 : conv_out_0_V | {3 4 5 }
	Port: max_pool_1 : conv_out_1_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_5 : 2
		add_ln13 : 1
		select_ln13 : 2
	State 3
		and_ln29 : 1
		r : 1
		or_ln36 : 1
		select_ln36 : 1
		select_ln36_1 : 1
		zext_ln203 : 2
		zext_ln1494 : 2
		mul_ln1494 : 3
		mul_ln203 : 3
		shl_ln : 2
		zext_ln1494_3 : 3
		add_ln1494 : 4
		p_shl4_cast : 5
		tmp : 5
		zext_ln1494_4 : 6
		sub_ln1494 : 7
		add_ln1494_2 : 8
		zext_ln1494_5 : 9
		conv_out_0_V_addr : 10
		conv_out_0_V_load : 11
		or_ln27 : 3
		zext_ln1494_6 : 3
		add_ln1494_3 : 4
		p_shl2_cast : 5
		tmp_1 : 5
		zext_ln1494_7 : 6
		sub_ln1494_1 : 7
		add_ln1494_4 : 8
		zext_ln203_4 : 2
		add_ln203 : 4
		p_shl_cast : 5
		tmp_2 : 5
		zext_ln203_5 : 6
		sub_ln203 : 7
		add_ln203_3 : 8
		c : 2
	State 4
		trunc_ln1494 : 1
		icmp_ln1494 : 1
		select_ln29 : 2
		conv_out_0_V_addr_1 : 1
		conv_out_1_V_addr_1 : 1
		conv_out_0_V_load_1 : 2
		conv_out_1_V_load : 1
		conv_out_1_V_load_1 : 2
	State 5
		icmp_ln1494_1 : 1
		select_ln29_1 : 2
		icmp_ln1494_2 : 3
		select_ln29_2 : 4
		icmp_ln1494_3 : 5
		select_ln29_3 : 6
		max_pool_out_V_addr : 1
		store_ln36 : 7
		empty_42 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_206   |    0    |    0    |    14   |
|          |       f_fu_212       |    0    |    0    |    12   |
|          |    add_ln13_fu_232   |    0    |    0    |    15   |
|          |       r_fu_276       |    0    |    0    |    13   |
|    add   |   add_ln1494_fu_329  |    0    |    0    |    15   |
|          |  add_ln1494_2_fu_361 |    0    |    0    |    8    |
|          |  add_ln1494_3_fu_382 |    0    |    0    |    15   |
|          |  add_ln1494_4_fu_414 |    0    |    0    |    8    |
|          |  add_ln203_3_fu_448  |    0    |    0    |    8    |
|          |       c_fu_454       |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_200   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_218   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_264   |    0    |    0    |    9    |
|   icmp   |  icmp_ln1494_fu_464  |    0    |    0    |    13   |
|          | icmp_ln1494_1_fu_486 |    0    |    0    |    13   |
|          | icmp_ln1494_2_fu_500 |    0    |    0    |    13   |
|          | icmp_ln1494_3_fu_514 |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_5_fu_224 |    0    |    0    |    3    |
|          |  select_ln13_fu_238  |    0    |    0    |    8    |
|          | select_ln29_4_fu_246 |    0    |    0    |    4    |
|          |  select_ln36_fu_287  |    0    |    0    |    4    |
|  select  | select_ln36_1_fu_295 |    0    |    0    |    4    |
|          |  select_ln29_fu_470  |    0    |    0    |    13   |
|          | select_ln29_1_fu_492 |    0    |    0    |    14   |
|          | select_ln29_2_fu_506 |    0    |    0    |    14   |
|          | select_ln29_3_fu_520 |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1494_fu_311  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1494_fu_355  |    0    |    0    |    8    |
|    sub   |  sub_ln1494_1_fu_408 |    0    |    0    |    8    |
|          |   sub_ln203_fu_442   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_259   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln29_fu_270   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln36_fu_282    |    0    |    0    |    2    |
|          |    or_ln27_fu_372    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_533      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln36_fu_253   |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_256  |    0    |    0    |    0    |
|          |   zext_ln203_fu_303  |    0    |    0    |    0    |
|          |  zext_ln1494_fu_307  |    0    |    0    |    0    |
|          | zext_ln1494_3_fu_325 |    0    |    0    |    0    |
|          | zext_ln1494_4_fu_351 |    0    |    0    |    0    |
|   zext   | zext_ln1494_5_fu_367 |    0    |    0    |    0    |
|          | zext_ln1494_6_fu_378 |    0    |    0    |    0    |
|          | zext_ln1494_7_fu_404 |    0    |    0    |    0    |
|          |  zext_ln203_4_fu_420 |    0    |    0    |    0    |
|          |  zext_ln203_5_fu_438 |    0    |    0    |    0    |
|          | zext_ln1494_8_fu_478 |    0    |    0    |    0    |
|          |   zext_ln29_fu_483   |    0    |    0    |    0    |
|          |  zext_ln203_6_fu_529 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_317    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_335  |    0    |    0    |    0    |
|          |      tmp_fu_343      |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_388  |    0    |    0    |    0    |
|          |     tmp_1_fu_396     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_424  |    0    |    0    |    0    |
|          |     tmp_2_fu_431     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln1494_fu_460 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   340   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln10_reg_547     |   10   |
|    add_ln1494_4_reg_586   |   12   |
|    add_ln203_3_reg_591    |   11   |
|        c_0_reg_188        |    4   |
|         c_reg_596         |    4   |
|conv_out_0_V_addr_1_reg_611|   11   |
| conv_out_0_V_addr_reg_581 |   11   |
|conv_out_1_V_addr_1_reg_616|   11   |
| conv_out_1_V_addr_reg_601 |   11   |
|        f_0_reg_154        |    3   |
|     icmp_ln10_reg_543     |    1   |
|     icmp_ln13_reg_552     |    1   |
|  indvar_flatten13_reg_143 |   10   |
|   indvar_flatten_reg_165  |    8   |
|        r_0_reg_176        |    4   |
|    select_ln13_reg_566    |    8   |
|   select_ln29_5_reg_559   |    3   |
|    select_ln29_reg_606    |   13   |
|   select_ln36_1_reg_571   |    4   |
|   zext_ln1494_5_reg_576   |   64   |
+---------------------------+--------+
|           Total           |   204  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_119 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_119 |  p2  |   2  |   0  |    0   ||    9    |
|    r_0_reg_176    |  p0  |   2  |   4  |    8   ||    9    |
|    c_0_reg_188    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   60   ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   340  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   204  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   204  |   394  |
+-----------+--------+--------+--------+--------+
