<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH v2] at91_can
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20v2%5D%20at91_can&In-Reply-To=%3C4AAAB89D.5010901%40pengutronix.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003054.html">
   <LINK REL="Next"  HREF="003060.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH v2] at91_can</H1>
    <B>Marc Kleine-Budde</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20v2%5D%20at91_can&In-Reply-To=%3C4AAAB89D.5010901%40pengutronix.de%3E"
       TITLE="[PATCH v2] at91_can">mkl at pengutronix.de
       </A><BR>
    <I>Fri Sep 11 22:52:45 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="003054.html">[PATCH v2] at91_can
</A></li>
        <LI>Next message: <A HREF="003060.html">[PATCH v2] at91_can
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3059">[ date ]</a>
              <a href="thread.html#3059">[ thread ]</a>
              <a href="subject.html#3059">[ subject ]</a>
              <a href="author.html#3059">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Wolfgang Grandegger wrote:
&gt;&gt;<i> here &quot;./strip-src -m -i -v 2.6.31&quot; version of the at91 driver,
</I>&gt;&gt;<i> featuring:
</I>&gt;&gt;<i> - reworked RX-path
</I>&gt;&gt;<i> - NAPI for RX and CAN frame errors
</I>&gt;&gt;<i>   TX and CAN state is still managed from irq handler
</I>&gt;&gt;<i> - CAN chip is turned off after a bus off
</I>&gt;&gt;<i>   the NAPI is stopped via a work_queue, because
</I>&gt;&gt;<i>   NAPI cannot be disabled from IRQ context
</I>&gt;&gt;<i>   (where the bus off is detected).
</I>&gt;<i> 
</I>&gt;<i> Very nice. Do you really need to stop the NAPI in case of bus-off? You
</I>&gt;<i> stopped the device and no more message will come in anyhow.
</I>
hmmm...I'll try

&gt;&gt;<i> I have to figure out if disabling NAPI is possbile from NAPI conext, so
</I>&gt;&gt;<i> CAN state transition might be moved to NAPI, too.
</I>
for the record:
no, we would get a deadlock then..(waiting in NAPI for NAPI to end)

&gt;&gt;<i> Bus off and manual restart via the &quot;ip&quot; utility is working. However the
</I>&gt;&gt;<i> last remaining bits of the auto recover handling must be removed,
</I>&gt;&gt;<i> though.
</I>&gt;<i> 
</I>&gt;<i> Did you follow our recent discussion on how to handle auto recovery? The
</I>&gt;<i>  preferred solution is to *stop* the device if priv-&gt;can.restart_ms ==
</I>&gt;<i> 0. If it's &gt; 0, the hardware should do the recovery and when the state
</I>&gt;<i> changes to error-active, an RESTARTED error message should be generated.
</I>
okay, will change.

&gt;&gt;<i> The driver with NAPI receiving messages with a length of 1 on a 1 Mbit
</I>&gt;&gt;<i> link without swapping the messages (tested with pengutronix cansequence).
</I>&gt;<i> 
</I>&gt;<i> Please use Vladislavs' canecho_gen/duts at 125kB/sec, which is more
</I>&gt;<i> sensitive. Don't forget to fix the unhanded errno ENOBUFS of the write
</I>&gt;<i> functions.
</I>
using select/poll would be better than calling sched_yield

&gt;&gt;<i> However if I add some &quot;ping -f&quot; load the driver keeps working (tested
</I>&gt;&gt;<i> with looking at the data bytes in the driver), but the userspace doesn't
</I>&gt;&gt;<i> get enough cpu cycles so AFAICS the pacakges must be dropped in the
</I>&gt;&gt;<i> network layer.
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Even on the 1 Mbit link the total number IRQs isn't reduced by NAPI
</I>&gt;&gt;<i> (less than 1%). But with NAPI I can enable the Acknowledgement Error
</I>&gt;&gt;<i> even on 1 Mbit, and the system doesn't lock up. It generated ~15K Int/s.
</I>&gt;<i> 
</I>&gt;<i> With NAPI, message processing is moved from the interrupt to the process
</I>&gt;<i> context, which efficiently avoids lockups. As longs as CPU resources are
</I>&gt;<i> available, no messages will be dropped.
</I>&gt;<i> 
</I>&gt;&gt;<i> Adding again &quot;ping -f&quot; load, the CAN interrupts drop to ~11K Int/s,
</I>&gt;&gt;<i> the Ethernet causes only ~7K Int/s.
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Maybe we can think of some really &quot;slow&quot; polling for such interrupts.
</I>&gt;&gt;<i> IIRC the SJA1000 has the same problem.
</I>&gt;<i> 
</I>&gt;<i> I remember some discussion on this topic a long time ago and there it
</I>&gt;<i> was regarded important to get and inspect all bus errors. Throttling was
</I>&gt;<i> not accepted.
</I>
As we see with the above numbers, we lose about 4000 errors per second
if ethernet traffic hits the box. I was just thinking about polling this
particular error if it hits the chip.

&gt;&gt;<i> Here's the driver, comments welcome. There are some functions, that
</I>&gt;&gt;<i> might be moved out of the driver into can/dev.c (alloc_can*frame).
</I>&gt;<i> 
</I>&gt;<i> There are various general coding style issues:
</I>&gt;<i> 
</I>&gt;<i> In source files, functions should be separated with *one* blank line.
</I>
okay

&gt;<i> The way you break function declarations is sometimes very unusual, e.g.:
</I>&gt;<i> 
</I>&gt;<i> static void at91_irq_err_state
</I>&gt;<i> (struct net_device *dev, struct can_frame *cf, enum can_state new_state)
</I>&gt;<i> 
</I>&gt;<i> I think:
</I>&gt;<i> 
</I>&gt;<i> static void at91_irq_err_state(struct net_device *dev,
</I>&gt;<i> 			       struct can_frame *cf,
</I>&gt;<i> 			       enum can_state new_state)
</I>&gt;<i> 
</I>&gt;<i> or
</I>&gt;<i> 
</I>&gt;<i> static void at91_irq_err_state(struct net_device *dev,
</I>&gt;<i> 		struct can_frame *cf, enum can_state new_state)
</I>
I took this one

&gt;<i> is better readable. More comments inline.
</I>&gt;<i> 
</I>&gt;&gt;<i> cheers, Marc
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> --- /dev/null	2009-04-16 11:22:08.000000000 +0200
</I>&gt;&gt;<i> +++ at91_can.c	2009-09-11 00:15:50.000000000 +0200
</I>&gt;&gt;<i> @@ -0,0 +1,1235 @@
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * at91_can.c - CAN network driver for AT91 SoC CAN controller
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * (C) 2007 by Hans J. Koch &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">hjk at linutronix.de</A>&gt;
</I>&gt;&gt;<i> + * (C) 2008, 2009 by Marc Kleine-Budde &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">kernel at pengutronix.de</A>&gt;
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * This software may be distributed under the terms of the GNU General
</I>&gt;&gt;<i> + * Public License (&quot;GPL&quot;) version 2 as distributed in the 'COPYING'
</I>&gt;&gt;<i> + * file from the main directory of the linux kernel source.
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * Send feedback to &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">socketcan-users at lists.berlios.de</A>&gt;
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;linux/platform_device.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/interrupt.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/netdevice.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/spinlock.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/module.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/kernel.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/string.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/if_arp.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/skbuff.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/types.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/errno.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/init.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/clk.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;socketcan/can.h&gt;
</I>&gt;&gt;<i> +#include &lt;socketcan/can/error.h&gt;
</I>&gt;&gt;<i> +#include &lt;socketcan/can/dev.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;mach/board.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define DRV_NAME		&quot;at91_can&quot;
</I>&gt;&gt;<i> +#define AT91_NAPI_WEIGHT	12
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * RX/TX Mailbox split
</I>&gt;&gt;<i> + * don't dare to touch
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +#define AT91_MB_RX_NUM		12
</I>&gt;&gt;<i> +#define AT91_MB_TX_SHIFT	2
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_MB_RX_FIRST	0
</I>&gt;&gt;<i> +#define AT91_MB_RX_LAST		(AT91_MB_RX_FIRST + AT91_MB_RX_NUM - 1)
</I>&gt;&gt;<i> +#define AT91_MB_RX_BANKS	2
</I>&gt;&gt;<i> +#define AT91_MB_RX_BANK_WIDTH	(AT91_MB_RX_NUM / AT91_MB_RX_BANKS)
</I>&gt;&gt;<i> +#define AT91_MB_RX_BANK_LAST(i)	(AT91_MB_RX_FIRST + \
</I>&gt;&gt;<i> +				 AT91_MB_RX_BANK_WIDTH * ((i) + 1) - 1)
</I>&gt;&gt;<i> +#define AT91_MB_RX_BANK_MASK(i)	(((1 &lt;&lt; AT91_MB_RX_BANK_WIDTH) - 1) &lt;&lt; \
</I>&gt;&gt;<i> +				 (AT91_MB_RX_BANK_WIDTH * (i)))
</I>&gt;&gt;<i> +#define AT91_MB_RX_MASK(i)	((1 &lt;&lt; (i)) - 1)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_MB_TX_NUM		(1 &lt;&lt; AT91_MB_TX_SHIFT)
</I>&gt;&gt;<i> +#define AT91_MB_TX_FIRST	(AT91_MB_RX_LAST + 1)
</I>&gt;&gt;<i> +#define AT91_MB_TX_LAST		(AT91_MB_TX_FIRST + AT91_MB_TX_NUM - 1)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_NEXT_PRIO_SHIFT	(AT91_MB_TX_SHIFT)
</I>&gt;&gt;<i> +#define AT91_NEXT_PRIO_MASK	(0xf &lt;&lt; AT91_MB_TX_SHIFT)
</I>&gt;&gt;<i> +#define AT91_NEXT_MB_MASK	(AT91_MB_TX_NUM - 1)
</I>&gt;&gt;<i> +#define AT91_NEXT_MASK		((AT91_MB_TX_NUM - 1) | AT91_NEXT_PRIO_MASK)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* Common registers */
</I>&gt;&gt;<i> +enum at91_reg {
</I>&gt;&gt;<i> +	AT91_MR		= 0x000,
</I>&gt;&gt;<i> +	AT91_IER	= 0x004,
</I>&gt;&gt;<i> +	AT91_IDR	= 0x008,
</I>&gt;&gt;<i> +	AT91_IMR	= 0x00C,
</I>&gt;&gt;<i> +	AT91_SR		= 0x010,
</I>&gt;&gt;<i> +	AT91_BR		= 0x014,
</I>&gt;&gt;<i> +	AT91_TIM	= 0x018,
</I>&gt;&gt;<i> +	AT91_TIMESTP	= 0x01C,
</I>&gt;&gt;<i> +	AT91_ECR	= 0x020,
</I>&gt;&gt;<i> +	AT91_TCR	= 0x024,
</I>&gt;&gt;<i> +	AT91_ACR	= 0x028,
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* Mailbox registers (0 &lt;= i &lt;= 15) */
</I>&gt;&gt;<i> +#define AT91_MMR(i)		(enum at91_reg)(0x200 + ((i) * 0x20))
</I>&gt;&gt;<i> +#define AT91_MAM(i)		(enum at91_reg)(0x204 + ((i) * 0x20))
</I>&gt;&gt;<i> +#define AT91_MID(i)		(enum at91_reg)(0x208 + ((i) * 0x20))
</I>&gt;&gt;<i> +#define AT91_MFID(i)		(enum at91_reg)(0x20C + ((i) * 0x20))
</I>&gt;&gt;<i> +#define AT91_MSR(i)		(enum at91_reg)(0x210 + ((i) * 0x20))
</I>&gt;&gt;<i> +#define AT91_MDL(i)		(enum at91_reg)(0x214 + ((i) * 0x20))
</I>&gt;&gt;<i> +#define AT91_MDH(i)		(enum at91_reg)(0x218 + ((i) * 0x20))
</I>&gt;&gt;<i> +#define AT91_MCR(i)		(enum at91_reg)(0x21C + ((i) * 0x20))
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* Register bits */
</I>&gt;&gt;<i> +#define AT91_MR_AT91EN		BIT(0)
</I>&gt;&gt;<i> +#define AT91_MR_LPM		BIT(1)
</I>&gt;&gt;<i> +#define AT91_MR_ABM		BIT(2)
</I>&gt;&gt;<i> +#define AT91_MR_OVL		BIT(3)
</I>&gt;&gt;<i> +#define AT91_MR_TEOF		BIT(4)
</I>&gt;&gt;<i> +#define AT91_MR_TTM		BIT(5)
</I>&gt;&gt;<i> +#define AT91_MR_TIMFRZ		BIT(6)
</I>&gt;&gt;<i> +#define AT91_MR_DRPT		BIT(7)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_SR_RBSY		BIT(29)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_MMR_PRIO_SHIFT	(16)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_MID_MIDE		BIT(29)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_MSR_MRTR		BIT(20)
</I>&gt;&gt;<i> +#define AT91_MSR_MABT		BIT(22)
</I>&gt;&gt;<i> +#define AT91_MSR_MRDY		BIT(23)
</I>&gt;&gt;<i> +#define AT91_MSR_MMI		BIT(24)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_MCR_MRTR		BIT(20)
</I>&gt;&gt;<i> +#define AT91_MCR_MTCR		BIT(23)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* Mailbox Modes */
</I>&gt;&gt;<i> +enum at91_mb_mode {
</I>&gt;&gt;<i> +	AT91_MB_MODE_DISABLED	= 0,
</I>&gt;&gt;<i> +	AT91_MB_MODE_RX		= 1,
</I>&gt;&gt;<i> +	AT91_MB_MODE_RX_OVRWR	= 2,
</I>&gt;&gt;<i> +	AT91_MB_MODE_TX		= 3,
</I>&gt;&gt;<i> +	AT91_MB_MODE_CONSUMER	= 4,
</I>&gt;&gt;<i> +	AT91_MB_MODE_PRODUCER	= 5,
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* Interrupt mask bits */
</I>&gt;&gt;<i> +#define AT91_IRQ_MB_RX		((1 &lt;&lt; (AT91_MB_RX_LAST + 1)) \
</I>&gt;&gt;<i> +				 - (1 &lt;&lt; AT91_MB_RX_FIRST))
</I>&gt;&gt;<i> +#define AT91_IRQ_MB_TX		((1 &lt;&lt; (AT91_MB_TX_LAST + 1)) \
</I>&gt;&gt;<i> +				 - (1 &lt;&lt; AT91_MB_TX_FIRST))
</I>&gt;&gt;<i> +#define AT91_IRQ_MB_AL		(AT91_IRQ_MB_RX | AT91_IRQ_MB_TX)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_IRQ_ERRA		(1 &lt;&lt; 16)
</I>&gt;&gt;<i> +#define AT91_IRQ_WARN		(1 &lt;&lt; 17)
</I>&gt;&gt;<i> +#define AT91_IRQ_ERRP		(1 &lt;&lt; 18)
</I>&gt;&gt;<i> +#define AT91_IRQ_BOFF		(1 &lt;&lt; 19)
</I>&gt;&gt;<i> +#define AT91_IRQ_SLEEP		(1 &lt;&lt; 20)
</I>&gt;&gt;<i> +#define AT91_IRQ_WAKEUP		(1 &lt;&lt; 21)
</I>&gt;&gt;<i> +#define AT91_IRQ_TOVF		(1 &lt;&lt; 22)
</I>&gt;&gt;<i> +#define AT91_IRQ_TSTP		(1 &lt;&lt; 23)
</I>&gt;&gt;<i> +#define AT91_IRQ_CERR		(1 &lt;&lt; 24)
</I>&gt;&gt;<i> +#define AT91_IRQ_SERR		(1 &lt;&lt; 25)
</I>&gt;&gt;<i> +#define AT91_IRQ_AERR		(1 &lt;&lt; 26)
</I>&gt;&gt;<i> +#define AT91_IRQ_FERR		(1 &lt;&lt; 27)
</I>&gt;&gt;<i> +#define AT91_IRQ_BERR		(1 &lt;&lt; 28)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_IRQ_ERR_ALL	(0x1fff0000)
</I>&gt;&gt;<i> +#define AT91_IRQ_ERR_FRAME	(AT91_IRQ_CERR | AT91_IRQ_SERR | \
</I>&gt;&gt;<i> +				 AT91_IRQ_AERR | AT91_IRQ_FERR | AT91_IRQ_BERR)
</I>&gt;&gt;<i> +#define AT91_IRQ_ERR_LINE	(AT91_IRQ_ERRA | AT91_IRQ_WARN | \
</I>&gt;&gt;<i> +				 AT91_IRQ_ERRP | AT91_IRQ_BOFF)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define AT91_IRQ_ALL		(0x1fffffff)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +struct at91_priv {
</I>&gt;&gt;<i> +	struct can_priv		can;	   /* must be the first member! */
</I>&gt;&gt;<i> +	struct net_device	*dev;
</I>&gt;&gt;<i> +	struct napi_struct	napi;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	void __iomem		*reg_base;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	u32			reg_sr;
</I>&gt;&gt;<i> +	unsigned int		tx_next;
</I>&gt;&gt;<i> +	unsigned int		tx_echo;
</I>&gt;&gt;<i> +	unsigned int		rx_next;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	struct work_struct	bus_off_task;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	struct clk		*clk;
</I>&gt;&gt;<i> +	struct at91_can_data	*pdata;
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static struct can_bittiming_const at91_bittiming_const = {
</I>&gt;&gt;<i> +	.tseg1_min = 4,
</I>&gt;&gt;<i> +	.tseg1_max = 16,
</I>&gt;&gt;<i> +	.tseg2_min = 2,
</I>&gt;&gt;<i> +	.tseg2_max = 8,
</I>&gt;&gt;<i> +	.sjw_max = 4,
</I>&gt;&gt;<i> +	.brp_min = 2,
</I>&gt;&gt;<i> +	.brp_max = 128,
</I>&gt;&gt;<i> +	.brp_inc = 1,
</I>&gt;&gt;<i> +};
</I>&gt;<i> 
</I>&gt;<i> Why do you don't use tab here fore aligment of the numbers?
</I>
As Wolfram pointed out:

&gt;<i> There are a few of those. Such kind of indentation is ususally
</I>&gt;<i> rejected upstream, too. If one of the member names ever changes, &quot;=&quot;
</I>&gt;<i> will get misaligned again (or you'd need to alter lines just for
</I>&gt;<i> beautification which would make git blame less useful). So, one space
</I>&gt;<i> after the names should do.
</I>
&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline int get_tx_next_mb(struct at91_priv *priv)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	return (priv-&gt;tx_next &amp; AT91_NEXT_MB_MASK) + AT91_MB_TX_FIRST;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline int get_tx_next_prio(struct at91_priv *priv)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	return (priv-&gt;tx_next &gt;&gt; AT91_NEXT_PRIO_SHIFT) &amp; 0xf;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline int get_tx_echo_mb(struct at91_priv *priv)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	return (priv-&gt;tx_echo &amp; AT91_NEXT_MB_MASK) + AT91_MB_TX_FIRST;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline u32 at91_read(struct net_device *dev, enum at91_reg reg)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	return readl(priv-&gt;reg_base + reg);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void
</I>&gt;&gt;<i> +at91_write(struct net_device *dev, enum at91_reg reg, u32 value)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	writel(value, priv-&gt;reg_base + reg);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void
</I>&gt;&gt;<i> +set_mb_mode_prio(struct net_device *dev, unsigned int mb,
</I>&gt;&gt;<i> +		 enum at91_mb_mode mode, int prio)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	at91_write(dev, AT91_MMR(mb),
</I>&gt;&gt;<i> +		   (mode &lt;&lt; 24) | (prio &lt;&lt; 16));
</I>&gt;<i> 
</I>&gt;<i> Fits on one line?
</I>
it does, fixed

&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void
</I>&gt;&gt;<i> +set_mb_mode(struct net_device *dev, unsigned int mb, enum at91_mb_mode mode)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	set_mb_mode_prio(dev, mb, mode, 0);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static struct sk_buff *
</I>&gt;&gt;<i> +alloc_can_frame(struct net_device *dev, struct can_frame **cf)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct sk_buff *skb;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	skb = netdev_alloc_skb(dev, sizeof(struct can_frame));
</I>&gt;&gt;<i> +	if (unlikely(!skb))
</I>&gt;&gt;<i> +		return NULL;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	skb-&gt;protocol = htons(ETH_P_CAN);
</I>&gt;&gt;<i> +	skb-&gt;ip_summed = CHECKSUM_UNNECESSARY;
</I>&gt;&gt;<i> +	*cf = (struct can_frame *)skb_put(skb, sizeof(struct can_frame));
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return skb;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static struct sk_buff *
</I>&gt;&gt;<i> +alloc_can_err_frame(struct net_device *dev, struct can_frame **cf)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct sk_buff *skb;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	skb = alloc_can_frame(dev, cf);
</I>&gt;&gt;<i> +	if (unlikely(!skb))
</I>&gt;&gt;<i> +		return NULL;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	memset(*cf, 0, sizeof(struct can_frame));
</I>&gt;&gt;<i> +	(*cf)-&gt;can_id = CAN_ERR_FLAG;
</I>&gt;&gt;<i> +	(*cf)-&gt;can_dlc = CAN_ERR_DLC;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return skb;
</I>&gt;&gt;<i> +}
</I>&gt;<i> 
</I>&gt;<i> Yes, we should put similar functions into dev.[ch]. But I would use the
</I>&gt;<i> suffix &quot;skb&quot; instead of &quot;frame&quot; because the return value is of type
</I>&gt;<i> &quot;static struct sk_buff *&quot;. Patches are welcome.
</I>
fixed. patches against which tree?

&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * Swtich transceiver on or off
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +static void at91_transceiver_switch(struct at91_priv *priv, int on)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	if (priv-&gt;pdata &amp;&amp; priv-&gt;pdata-&gt;transceiver_switch)
</I>&gt;&gt;<i> +		priv-&gt;pdata-&gt;transceiver_switch(on);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void at91_setup_mailboxes(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	unsigned int i;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/*
</I>&gt;&gt;<i> +	 * The first 12 mailboxes are used as a reception FIFO. The
</I>&gt;&gt;<i> +	 * last mailbox is configured with overwrite option. The
</I>&gt;&gt;<i> +	 * overwrite flag indicates a FIFO overflow.
</I>&gt;&gt;<i> +	 */
</I>&gt;&gt;<i> +	for (i = AT91_MB_RX_FIRST; i &lt; AT91_MB_RX_LAST; i++)
</I>&gt;&gt;<i> +		set_mb_mode(dev, i, AT91_MB_MODE_RX);
</I>&gt;&gt;<i> +	set_mb_mode(dev, AT91_MB_RX_LAST, AT91_MB_MODE_RX_OVRWR);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* The last 4 mailboxes are used for transmitting. */
</I>&gt;&gt;<i> +	for (i = AT91_MB_TX_FIRST; i &lt;= AT91_MB_TX_LAST; i++)
</I>&gt;&gt;<i> +		set_mb_mode_prio(dev, i, AT91_MB_MODE_TX, 0);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* Reset tx and rx helper pointers */
</I>&gt;&gt;<i> +	priv-&gt;tx_next = priv-&gt;tx_echo = priv-&gt;rx_next = 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int at91_set_bittiming(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct can_bittiming *bt = &amp;priv-&gt;can.bittiming;
</I>&gt;&gt;<i> +	u32 reg_br;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg_br = ((priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_3_SAMPLES) &lt;&lt; 24) |
</I>&gt;&gt;<i> +		((bt-&gt;brp	 - 1) &lt;&lt; 16) |
</I>&gt;&gt;<i> +		((bt-&gt;sjw	 - 1) &lt;&lt; 12) |
</I>&gt;&gt;<i> +		((bt-&gt;prop_seg	 - 1) &lt;&lt;  8) |
</I>&gt;&gt;<i> +		((bt-&gt;phase_seg1 - 1) &lt;&lt;  4) |
</I>&gt;&gt;<i> +		((bt-&gt;phase_seg2 - 1) &lt;&lt;  0);
</I>&gt;<i> 
</I>&gt;<i> No alignment please.
</I>
okay, fixed

&gt;&gt;<i> +
</I>&gt;&gt;<i> +	dev_info(ND2D(dev), &quot;writing AT91_BR: 0x%08x\n&quot;, reg_br);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	at91_write(dev, AT91_BR, reg_br);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void at91_chip_start(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	u32 reg_mr, reg_ier;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* disable interrupts */
</I>&gt;&gt;<i> +	at91_write(dev, AT91_IDR, AT91_IRQ_ALL);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* disable chip */
</I>&gt;&gt;<i> +	reg_mr = at91_read(dev, AT91_MR);
</I>&gt;&gt;<i> +	at91_write(dev, AT91_MR, reg_mr &amp; ~AT91_MR_AT91EN);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	at91_setup_mailboxes(dev);
</I>&gt;&gt;<i> +	at91_transceiver_switch(priv, 1);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* enable chip */
</I>&gt;&gt;<i> +	reg_mr = at91_read(dev, AT91_MR);
</I>&gt;&gt;<i> +	at91_write(dev, AT91_MR, reg_mr | AT91_MR_AT91EN);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* Enable interrupts */
</I>&gt;&gt;<i> +	reg_ier = AT91_IRQ_MB_RX | AT91_IRQ_ERRP | AT91_IRQ_ERR_FRAME;
</I>&gt;&gt;<i> +	at91_write(dev, AT91_IDR, AT91_IRQ_ALL);
</I>&gt;&gt;<i> +	at91_write(dev, AT91_IER, reg_ier);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	napi_enable(&amp;priv-&gt;napi);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void at91_chip_stop(struct net_device *dev, enum can_state state)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct at91_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	u32 reg_mr;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	napi_disable(&amp;priv-&gt;napi);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* disable interrupts */
</I>&gt;&gt;<i> +	at91_write(dev, AT91_IDR, AT91_IRQ_ALL);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg_mr = at91_read(dev, AT91_MR);
</I>&gt;&gt;<i> +	at91_write(dev, AT91_MR, reg_mr &amp; ~AT91_MR_AT91EN);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	at91_transceiver_switch(priv, 0);
</I>&gt;&gt;<i> +	priv-&gt;can.state = state;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * theory of operation:
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * Accoring to the datasheet priority 0 is the highest priority, 15 is
</I>&gt;<i> 
</I>&gt;<i> s/AAccoring/According/ ?
</I>    ^^

:<i>), but I got it
</I>
&gt;&gt;<i> + * the lowest. If two mailboxes have the same priority level the
</I>&gt;&gt;<i> + * message of the mailbox with the lowest number is sent first.
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * We use the first TX mailbox mailbox (AT91_MB_TX_FIRST) with prio 0,
</I>&gt;<i> 
</I>&gt;<i> s/mailbox mailbox/mailbox/ ?
</I>
fixed

&gt;&gt;<i> + * then the next mailbox with prio 0, and so on, until all mailboxes
</I>&gt;&gt;<i> + * are used. Then we start from the beginning with mailbox
</I>&gt;&gt;<i> + * AT91_MB_TX_FIRST, but with prio 1, mailbox AT91_MB_TX_FIRST + 1
</I>&gt;&gt;<i> + * prio 1. When we reach the last mailbox with prio 15, we have to
</I>&gt;&gt;<i> + * stop sending, waiting for all messages to be delivered, than start
</I>&gt;<i> 
</I>&gt;<i> s/than/then/
</I>
fixed, tnx

cheers, Marc

- --
Pengutronix e.K.                         | Marc Kleine-Budde           |
Linux Solutions for Science and Industry | Phone: +49-231-2826-924     |
Vertretung West/Dortmund                 | Fax:   +49-5121-206917-5555 |
Amtsgericht Hildesheim, HRA 2686         | <A HREF="http://www.pengutronix.de">http://www.pengutronix.de</A>   |
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.9 (GNU/Linux)
Comment: Using GnuPG with Mozilla - <A HREF="http://enigmail.mozdev.org">http://enigmail.mozdev.org</A>

iEYEARECAAYFAkqquJwACgkQjTAFq1RaXHOf/QCeK2CYAwo/lNa1kwizyM/KwWqp
FHAAoJDGvo9Mhco8Ag79gb1i+zKzQbNb
=h13P
-----END PGP SIGNATURE-----

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003054.html">[PATCH v2] at91_can
</A></li>
	<LI>Next message: <A HREF="003060.html">[PATCH v2] at91_can
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3059">[ date ]</a>
              <a href="thread.html#3059">[ thread ]</a>
              <a href="subject.html#3059">[ subject ]</a>
              <a href="author.html#3059">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
