# ECE 128 â€“ Full Adder Project

## ğŸ“Œ Project Description
This project implements a **1-bit Full Adder** and a **4-bit Ripple Carry Adder** in Verilog.  
Three coding styles were used: **behavioral, dataflow, and structural**.  
Simulation was done in Vivado, and the design was tested on the **Basys3 FPGA board**.

## ğŸ“‚ Repository Contents
- `src/` â†’ Verilog source code (structural, dataflow, behavioral).
- `tb/` â†’ Testbench for simulation.
- `constraints/` â†’ XDC file for Basys3 pin assignments.
- `README.md` â†’ Instructions and project description.

## â–¶ï¸ Simulation Instructions
1. Open Vivado.
2. Create a new project and add the Verilog files from `src/` and the testbench from `tb/`.
3. Set the testbench as the **Simulation Top**.
4. Run **Behavioral Simulation**.
5. View waveforms for verification.

## ğŸ’¡ FPGA Implementation Instructions
1. In Vivado, set your chosen design (`full_adder_behavioral.v`, etc.) as the **Top Module**.
2. Add the `constraints/basys3.xdc` file for pin mapping:
   - Switches = inputs (`A`, `B`, `Cin`)
   - LEDs = outputs (`Sum`, `Cout`)
3. Run **Synthesis â†’ Implementation â†’ Generate Bitstream**.
4. Open Hardware Manager â†’ Connect to Basys3 â†’ Program Device.
5. Verify outputs by toggling switches and observing LEDs.

## ğŸ“Š Area Analysis
After running synthesis/implementation, use:
- **Reports â†’ Utilization Report**
- **Reports â†’ Timing Summary**

Record LUT, FF, and delay values for each model, and compare.

---

## ğŸ”— Repository Link
Once you push everything, paste your repo link here in your lab report:  
ğŸ‘‰ `https://github.com/your-username/ece128-full-adder`
