############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle neuron_io "neuronInitAndCompute3" weights
set_directive_interface -mode s_axilite -bundle neuron_io "neuronInitAndCompute3" inputData
set_directive_interface -mode s_axilite -bundle neuron_io "neuronInitAndCompute3" output
set_directive_interface -mode s_axilite -bundle neuron_io "neuronInitAndCompute3"
