Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sun Mar  3 14:20:27 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: AudVid/audvid_clockmanager/I2S_CLK_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/EnableDataRead_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/InitSpi/DataClk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/WorkSpi/DataClk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/OutputCLK_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 471 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.303        0.000                      0                   81        0.122        0.000                      0                   81        3.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0     {0.000 40.000}       80.000          12.500          
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                              3.000        0.000                       0                     2  
  I2S_CLK_reloj2_clk_wiz_0_0           68.482        0.000                      0                   13        0.122        0.000                      0                   13       34.931        0.000                       0                    16  
  MasterClocK_reloj1_clk_wiz_0_0        8.303        0.000                      0                    8        0.160        0.000                      0                    8        3.750        0.000                       0                    62  
  SD_Clock_reloj1_clk_wiz_0_0          37.184        0.000                      0                   47        0.122        0.000                      0                   47       39.500        0.000                       0                    37  
  TFT_Clock_reloj1_clk_wiz_0_0        158.175        0.000                      0                   13        0.122        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       68.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.482ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/I2S_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.715ns (33.147%)  route 1.442ns (66.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 69.307 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.566    -0.946    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     0.170    AudVid/audvid_clockmanager/counter[1]
    SLICE_X28Y46         LUT3 (Prop_lut3_I2_O)        0.296     0.466 r  AudVid/audvid_clockmanager/I2S_CLK_i_1/O
                         net (fo=2, routed)           0.745     1.212    AudVid/audvid_clockmanager/I2S_CLK_i_1_n_1
    SLICE_X30Y35         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    67.866 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.440    69.307    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X30Y35         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg/C
                         clock pessimism              0.564    69.870    
                         clock uncertainty           -0.145    69.725    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)       -0.031    69.694    AudVid/audvid_clockmanager/I2S_CLK_reg
  -------------------------------------------------------------------
                         required time                         69.694    
                         arrival time                          -1.212    
  -------------------------------------------------------------------
                         slack                                 68.482    

Slack (MET) :             68.721ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.715ns (37.546%)  route 1.189ns (62.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 69.315 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.566    -0.946    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     0.170    AudVid/audvid_clockmanager/counter[1]
    SLICE_X28Y46         LUT3 (Prop_lut3_I2_O)        0.296     0.466 r  AudVid/audvid_clockmanager/I2S_CLK_i_1/O
                         net (fo=2, routed)           0.492     0.959    AudVid/audvid_clockmanager/I2S_CLK_i_1_n_1
    SLICE_X28Y49         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    67.866 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.448    69.315    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y49         FDRE                                         r  AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/C
                         clock pessimism              0.578    69.892    
                         clock uncertainty           -0.145    69.747    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)       -0.067    69.680    AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         69.680    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                 68.721    

Slack (MET) :             69.021ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.456ns (45.698%)  route 0.542ns (54.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 67.775 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.693 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.542    -1.151    AudVid/audvid_clockmanager/cm2/seq_reg1[7]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism              0.398    68.173    
                         clock uncertainty           -0.145    68.028    
    BUFGCTRL_X0Y4        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    67.869    AudVid/audvid_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         67.869    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                 69.021    

Slack (MET) :             69.324ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 69.314 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.566    -0.946    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     0.170    AudVid/audvid_clockmanager/counter[1]
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.324     0.494 r  AudVid/audvid_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.494    AudVid/audvid_clockmanager/counter[2]_i_1_n_1
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    67.866 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.447    69.314    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
                         clock pessimism              0.603    69.916    
                         clock uncertainty           -0.145    69.771    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)        0.047    69.818    AudVid/audvid_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.818    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 69.324    

Slack (MET) :             69.359ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 69.314 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.566    -0.946    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  AudVid/audvid_clockmanager/counter_reg[1]/Q
                         net (fo=3, routed)           0.690     0.163    AudVid/audvid_clockmanager/counter[1]
    SLICE_X28Y46         LUT2 (Prop_lut2_I1_O)        0.324     0.487 r  AudVid/audvid_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.487    AudVid/audvid_clockmanager/counter[1]_i_1_n_1
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    67.866 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.447    69.314    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
                         clock pessimism              0.603    69.916    
                         clock uncertainty           -0.145    69.771    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)        0.075    69.846    AudVid/audvid_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         69.846    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                 69.359    

Slack (MET) :             69.496ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 69.314 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.566    -0.946    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  AudVid/audvid_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.672     0.182    AudVid/audvid_clockmanager/counter[0]
    SLICE_X28Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.306 r  AudVid/audvid_clockmanager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    AudVid/audvid_clockmanager/counter[0]_i_1_n_1
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    67.866 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           1.447    69.314    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
                         clock pessimism              0.603    69.916    
                         clock uncertainty           -0.145    69.771    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)        0.031    69.802    AudVid/audvid_clockmanager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         69.802    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                 69.496    

Slack (MET) :             69.546ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 68.151 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -1.730 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.244    AudVid/audvid_clockmanager/cm2/seq_reg1[2]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    67.346    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    67.427 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    68.151    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism              0.561    68.712    
                         clock uncertainty           -0.145    68.567    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    68.302    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         68.302    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                 69.546    

Slack (MET) :             69.549ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 68.151 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -1.730 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.247    AudVid/audvid_clockmanager/cm2/seq_reg1[4]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    67.346    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    67.427 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    68.151    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism              0.561    68.712    
                         clock uncertainty           -0.145    68.567    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    68.301    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         68.301    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                 69.549    

Slack (MET) :             69.580ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 68.151 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.693 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.053    AudVid/audvid_clockmanager/cm2/seq_reg1[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    67.346    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    67.427 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    68.151    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism              0.561    68.712    
                         clock uncertainty           -0.145    68.567    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    68.527    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         68.527    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                 69.580    

Slack (MET) :             69.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 68.151 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.693 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.058    AudVid/audvid_clockmanager/cm2/seq_reg1[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    67.346    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    67.427 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    68.151    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism              0.561    68.712    
                         clock uncertainty           -0.145    68.567    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    68.524    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         68.524    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                 69.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    AudVid/audvid_clockmanager/cm2/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    AudVid/audvid_clockmanager/cm2/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.787    AudVid/audvid_clockmanager/cm2/seq_reg1[1]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -1.018    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.563    -0.618    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  AudVid/audvid_clockmanager/counter_reg[2]/Q
                         net (fo=2, routed)           0.173    -0.305    AudVid/audvid_clockmanager/counter[2]
    SLICE_X28Y46         LUT3 (Prop_lut3_I2_O)        0.042    -0.263 r  AudVid/audvid_clockmanager/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    AudVid/audvid_clockmanager/counter[2]_i_1_n_1
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.833    -0.857    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[2]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.105    -0.513    AudVid/audvid_clockmanager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.662    AudVid/audvid_clockmanager/cm2/seq_reg1[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.957    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.662    AudVid/audvid_clockmanager/cm2/seq_reg1[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.959    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.740    AudVid/audvid_clockmanager/cm2/seq_reg1[4]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.737    AudVid/audvid_clockmanager/cm2/seq_reg1[2]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.563    -0.618    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  AudVid/audvid_clockmanager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236    -0.242    AudVid/audvid_clockmanager/counter[0]
    SLICE_X28Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.199 r  AudVid/audvid_clockmanager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    AudVid/audvid_clockmanager/counter[1]_i_1_n_1
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/O
                         net (fo=5, routed)           0.833    -0.857    AudVid/audvid_clockmanager/I2SCLK_x10
    SLICE_X28Y46         FDRE                                         r  AudVid/audvid_clockmanager/counter_reg[1]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    AudVid/audvid_clockmanager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.401%)  route 0.217ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.718ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.217    -0.677    AudVid/audvid_clockmanager/cm2/seq_reg1[7]
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    AudVid/audvid_clockmanager/cm2/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    AudVid/audvid_clockmanager/cm2/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm2/clkout1_buf2/I0
                         clock pessimism              0.555    -1.163    
    BUFGCTRL_X0Y4        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.004    AudVid/audvid_clockmanager/cm2/clkout1_buf2
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y4    AudVid/audvid_clockmanager/cm2/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y0      AudVid/audvid_clockmanager/cm2/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X30Y35     AudVid/audvid_clockmanager/I2S_CLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X28Y49     AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X30Y35     AudVid/audvid_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X28Y49     AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X28Y49     AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X28Y46     AudVid/audvid_clockmanager/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X28Y46     AudVid/audvid_clockmanager/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X28Y46     AudVid/audvid_clockmanager/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X30Y35     AudVid/audvid_clockmanager/I2S_CLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X30Y35     AudVid/audvid_clockmanager/I2S_CLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y46     AudVid/audvid_clockmanager/cm2/seq_reg1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X28Y49     AudVid/audvid_clockmanager/I2S_CLK_reg_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.518ns (56.367%)  route 0.401ns (43.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 7.026 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.513 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.112    AudVid/audvid_clockmanager/cm1/seq_reg1[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/I0
                         clock pessimism              0.403     7.429    
                         clock uncertainty           -0.080     7.350    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     7.191    AudVid/audvid_clockmanager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.610%)  route 0.618ns (56.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 7.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.478    -1.553 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.618    -0.935    AudVid/audvid_clockmanager/cm1/seq_reg1[2]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152     6.597    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     6.678 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725     7.403    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
                         clock pessimism              0.566     7.969    
                         clock uncertainty           -0.080     7.890    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.220     7.670    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  8.604    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.130%)  route 0.495ns (50.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 7.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.478    -1.553 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.495    -1.058    AudVid/audvid_clockmanager/cm1/seq_reg1[4]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152     6.597    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     6.678 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725     7.403    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
                         clock pessimism              0.566     7.969    
                         clock uncertainty           -0.080     7.890    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.217     7.673    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.518ns (44.249%)  route 0.653ns (55.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 7.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.513 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.653    -0.860    AudVid/audvid_clockmanager/cm1/seq_reg1[5]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152     6.597    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     6.678 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725     7.403    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
                         clock pessimism              0.566     7.969    
                         clock uncertainty           -0.080     7.890    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.013     7.877    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.765ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.518ns (45.358%)  route 0.624ns (54.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 7.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.513 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.624    -0.889    AudVid/audvid_clockmanager/cm1/seq_reg1[3]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152     6.597    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     6.678 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725     7.403    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
                         clock pessimism              0.566     7.969    
                         clock uncertainty           -0.080     7.890    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.013     7.877    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  8.765    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 7.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.478    -1.553 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.171    AudVid/audvid_clockmanager/cm1/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152     6.597    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     6.678 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725     7.403    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
                         clock pessimism              0.566     7.969    
                         clock uncertainty           -0.080     7.890    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.201     7.689    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 7.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.478    -1.553 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.174    -1.378    AudVid/audvid_clockmanager/cm1/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152     6.597    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     6.678 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725     7.403    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                         clock pessimism              0.566     7.969    
                         clock uncertainty           -0.080     7.890    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.219     7.671    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 7.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.513 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.323    AudVid/audvid_clockmanager/cm1/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.152     6.597    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081     6.678 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.725     7.403    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism              0.566     7.969    
                         clock uncertainty           -0.080     7.890    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.016     7.874    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  9.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.834 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.778    AudVid/audvid_clockmanager/cm1/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.938    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.850 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.795    AudVid/audvid_clockmanager/cm1/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.975    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.850 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.731    AudVid/audvid_clockmanager/cm1/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -0.998    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.998    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.465%)  route 0.161ns (49.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.677ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.834 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.673    AudVid/audvid_clockmanager/cm1/seq_reg1[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout1_buf1/I0
                         clock pessimism              0.550    -1.127    
    BUFGCTRL_X0Y17       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.968    AudVid/audvid_clockmanager/cm1/clkout1_buf1
  -------------------------------------------------------------------
                         required time                          0.968    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.850 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.172    -0.678    AudVid/audvid_clockmanager/cm1/seq_reg1[4]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.975    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.729%)  route 0.229ns (58.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.834 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.229    -0.605    AudVid/audvid_clockmanager/cm1/seq_reg1[3]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.064    -0.934    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.934    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.139%)  route 0.235ns (58.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.834 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.235    -0.599    AudVid/audvid_clockmanager/cm1/seq_reg1[5]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.064    -0.934    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.934    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.146%)  route 0.230ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.850 r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.230    -0.620    AudVid/audvid_clockmanager/cm1/seq_reg1[2]
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.022    -0.976    AudVid/audvid_clockmanager/cm1/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   AudVid/audvid_clockmanager/cm1/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     AudVid/audvid_clockmanager/cm1/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y45     AudVid/tft_spi/initializationRegister/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y45     AudVid/tft_spi/initializationRegister/address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y45     AudVid/tft_spi/initializationRegister/address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y45     AudVid/tft_spi/initializationRegister/address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y37     AudVid/SD_InputAddress_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y31     AudVid/SD_InputAddress_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y31     AudVid/WriteAudio_Track2EndAddress_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y38     AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y38     AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y38     AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y38     AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y35     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y35     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y36     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y36     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y36     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y36     AudVid/TilesPositionsRegister_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y38     AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y38     AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.184ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.508ns  (logic 0.779ns (31.058%)  route 1.729ns (68.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 78.560 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 39.169 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.563    39.169    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X34Y38         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.484    39.653 r  AudVid/sd_spi/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          1.184    40.837    AudVid/sd_spi/WorkSpi/count_reg_n_1_[2]
    SLICE_X33Y36         LUT3 (Prop_lut3_I2_O)        0.295    41.132 r  AudVid/sd_spi/WorkSpi/Data[0]_i_1__0/O
                         net (fo=9, routed)           0.545    41.677    AudVid/sd_spi/WorkSpi/Data[0]_i_1__0_n_1
    SLICE_X34Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.442    78.560    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X34Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[0]/C
                         clock pessimism              0.582    79.142    
                         clock uncertainty           -0.112    79.030    
    SLICE_X34Y36         FDRE (Setup_fdre_C_CE)      -0.169    78.861    AudVid/sd_spi/WorkSpi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         78.861    
                         arrival time                         -41.677    
  -------------------------------------------------------------------
                         slack                                 37.184    

Slack (MET) :             37.242ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.416ns  (logic 0.648ns (26.825%)  route 1.768ns (73.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 78.561 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 39.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.168    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X30Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    39.692 f  AudVid/sd_spi/WorkSpi/count_reg[0]/Q
                         net (fo=14, routed)          1.248    40.939    AudVid/sd_spi/WorkSpi/count_reg_n_1_[0]
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124    41.063 r  AudVid/sd_spi/WorkSpi/Data[3]_i_1__0/O
                         net (fo=1, routed)           0.520    41.584    AudVid/sd_spi/WorkSpi/Data[3]_i_1__0_n_1
    SLICE_X32Y35         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.443    78.561    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X32Y35         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[3]/C
                         clock pessimism              0.582    79.143    
                         clock uncertainty           -0.112    79.031    
    SLICE_X32Y35         FDRE (Setup_fdre_C_CE)      -0.205    78.826    AudVid/sd_spi/WorkSpi/Data_reg[3]
  -------------------------------------------------------------------
                         required time                         78.826    
                         arrival time                         -41.584    
  -------------------------------------------------------------------
                         slack                                 37.242    

Slack (MET) :             37.290ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.389ns  (logic 0.779ns (32.602%)  route 1.610ns (67.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 78.561 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 39.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.168    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X30Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.484    39.652 r  AudVid/sd_spi/WorkSpi/count_reg[1]/Q
                         net (fo=13, routed)          1.015    40.667    AudVid/sd_spi/WorkSpi/count_reg_n_1_[1]
    SLICE_X34Y37         LUT3 (Prop_lut3_I1_O)        0.295    40.962 r  AudVid/sd_spi/WorkSpi/Data[5]_i_1__0/O
                         net (fo=1, routed)           0.596    41.557    AudVid/sd_spi/WorkSpi/Data[5]_i_1__0_n_1
    SLICE_X34Y37         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.443    78.561    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X34Y37         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[5]/C
                         clock pessimism              0.567    79.128    
                         clock uncertainty           -0.112    79.016    
    SLICE_X34Y37         FDRE (Setup_fdre_C_CE)      -0.169    78.847    AudVid/sd_spi/WorkSpi/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         78.847    
                         arrival time                         -41.557    
  -------------------------------------------------------------------
                         slack                                 37.290    

Slack (MET) :             37.431ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.227ns  (logic 0.648ns (29.095%)  route 1.579ns (70.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 78.561 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 39.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.168    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X30Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    39.692 r  AudVid/sd_spi/WorkSpi/count_reg[0]/Q
                         net (fo=14, routed)          1.058    40.750    AudVid/sd_spi/WorkSpi/count_reg_n_1_[0]
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.124    40.874 r  AudVid/sd_spi/WorkSpi/Data[2]_i_1__0/O
                         net (fo=1, routed)           0.521    41.395    AudVid/sd_spi/WorkSpi/Data[2]_i_1__0_n_1
    SLICE_X33Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.443    78.561    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X33Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[2]/C
                         clock pessimism              0.582    79.143    
                         clock uncertainty           -0.112    79.031    
    SLICE_X33Y36         FDRE (Setup_fdre_C_CE)      -0.205    78.826    AudVid/sd_spi/WorkSpi/Data_reg[2]
  -------------------------------------------------------------------
                         required time                         78.826    
                         arrival time                         -41.395    
  -------------------------------------------------------------------
                         slack                                 37.431    

Slack (MET) :             37.556ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.099ns  (logic 0.779ns (37.113%)  route 1.320ns (62.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 78.559 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 39.169 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.563    39.169    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X34Y38         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.484    39.653 f  AudVid/sd_spi/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          0.800    40.453    AudVid/sd_spi/WorkSpi/count_reg_n_1_[2]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.295    40.748 r  AudVid/sd_spi/WorkSpi/Data[7]_i_1__0/O
                         net (fo=1, routed)           0.520    41.268    AudVid/sd_spi/WorkSpi/Data[7]_i_1__0_n_1
    SLICE_X35Y34         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.441    78.559    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X35Y34         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[7]/C
                         clock pessimism              0.582    79.141    
                         clock uncertainty           -0.112    79.029    
    SLICE_X35Y34         FDRE (Setup_fdre_C_CE)      -0.205    78.824    AudVid/sd_spi/WorkSpi/Data_reg[7]
  -------------------------------------------------------------------
                         required time                         78.824    
                         arrival time                         -41.268    
  -------------------------------------------------------------------
                         slack                                 37.556    

Slack (MET) :             37.645ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.999ns  (logic 0.779ns (38.960%)  route 1.220ns (61.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 78.562 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 39.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.168    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X30Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.484    39.652 r  AudVid/sd_spi/WorkSpi/count_reg[1]/Q
                         net (fo=13, routed)          1.031    40.683    AudVid/sd_spi/WorkSpi/count_reg_n_1_[1]
    SLICE_X34Y38         LUT3 (Prop_lut3_I1_O)        0.295    40.978 r  AudVid/sd_spi/WorkSpi/Data[4]_i_1/O
                         net (fo=1, routed)           0.190    41.167    AudVid/sd_spi/WorkSpi/Data[4]_i_1_n_1
    SLICE_X35Y38         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.444    78.562    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X35Y38         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[4]/C
                         clock pessimism              0.567    79.129    
                         clock uncertainty           -0.112    79.017    
    SLICE_X35Y38         FDRE (Setup_fdre_C_CE)      -0.205    78.812    AudVid/sd_spi/WorkSpi/Data_reg[4]
  -------------------------------------------------------------------
                         required time                         78.812    
                         arrival time                         -41.167    
  -------------------------------------------------------------------
                         slack                                 37.645    

Slack (MET) :             37.715ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.963ns  (logic 0.779ns (39.677%)  route 1.184ns (60.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 78.560 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 39.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.168    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X30Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.484    39.652 r  AudVid/sd_spi/WorkSpi/count_reg[1]/Q
                         net (fo=13, routed)          0.852    40.504    AudVid/sd_spi/WorkSpi/count_reg_n_1_[1]
    SLICE_X34Y36         LUT3 (Prop_lut3_I1_O)        0.295    40.799 r  AudVid/sd_spi/WorkSpi/Data[1]_i_1__0/O
                         net (fo=1, routed)           0.332    41.131    AudVid/sd_spi/WorkSpi/Data[1]_i_1__0_n_1
    SLICE_X34Y35         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.442    78.560    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X34Y35         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[1]/C
                         clock pessimism              0.567    79.127    
                         clock uncertainty           -0.112    79.015    
    SLICE_X34Y35         FDRE (Setup_fdre_C_CE)      -0.169    78.846    AudVid/sd_spi/WorkSpi/Data_reg[1]
  -------------------------------------------------------------------
                         required time                         78.846    
                         arrival time                         -41.131    
  -------------------------------------------------------------------
                         slack                                 37.715    

Slack (MET) :             37.759ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.919ns  (logic 0.779ns (40.603%)  route 1.140ns (59.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 78.559 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 39.168 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.168    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X30Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.484    39.652 f  AudVid/sd_spi/WorkSpi/count_reg[1]/Q
                         net (fo=13, routed)          0.806    40.457    AudVid/sd_spi/WorkSpi/count_reg_n_1_[1]
    SLICE_X34Y36         LUT3 (Prop_lut3_I2_O)        0.295    40.752 r  AudVid/sd_spi/WorkSpi/Data[6]_i_1__0/O
                         net (fo=1, routed)           0.334    41.086    AudVid/sd_spi/WorkSpi/Data[6]_i_1__0_n_1
    SLICE_X34Y34         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.441    78.559    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X34Y34         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[6]/C
                         clock pessimism              0.567    79.126    
                         clock uncertainty           -0.112    79.014    
    SLICE_X34Y34         FDRE (Setup_fdre_C_CE)      -0.169    78.845    AudVid/sd_spi/WorkSpi/Data_reg[6]
  -------------------------------------------------------------------
                         required time                         78.845    
                         arrival time                         -41.086    
  -------------------------------------------------------------------
                         slack                                 37.759    

Slack (MET) :             38.669ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/InputData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.719%)  route 0.615ns (54.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    -2.491    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.561    -0.833    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X34Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.315 r  AudVid/sd_spi/WorkSpi/Data_reg[0]/Q
                         net (fo=1, routed)           0.615     0.300    AudVid/sd_spi/WorkSpi/Data_reg_n_1_[0]
    SLICE_X35Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/InputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    42.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    37.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.117 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.442    38.560    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X35Y36         FDRE                                         r  AudVid/sd_spi/WorkSpi/InputData_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.585    39.145    
                         clock uncertainty           -0.112    39.033    
    SLICE_X35Y36         FDRE (Setup_fdre_C_D)       -0.064    38.969    AudVid/sd_spi/WorkSpi/InputData_reg[0]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                 38.669    

Slack (MET) :             38.717ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/WorkSpi/Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/WorkSpi/InputData_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.833%)  route 0.584ns (56.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    -2.491    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    -0.832    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X32Y35         FDRE                                         r  AudVid/sd_spi/WorkSpi/Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  AudVid/sd_spi/WorkSpi/Data_reg[3]/Q
                         net (fo=1, routed)           0.584     0.208    AudVid/sd_spi/WorkSpi/Data_reg_n_1_[3]
    SLICE_X35Y35         FDRE                                         r  AudVid/sd_spi/WorkSpi/InputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261    42.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    37.026    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.117 f  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.442    38.560    AudVid/sd_spi/WorkSpi/SD_WorkCLK
    SLICE_X35Y35         FDRE                                         r  AudVid/sd_spi/WorkSpi/InputData_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.567    39.127    
                         clock uncertainty           -0.112    39.015    
    SLICE_X35Y35         FDRE (Setup_fdre_C_D)       -0.090    38.925    AudVid/sd_spi/WorkSpi/InputData_reg[3]
  -------------------------------------------------------------------
                         required time                         38.925    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                 38.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.857 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.801    AudVid/audvid_clockmanager/cm1/seq_reg2[0]
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.075    -0.923    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.923    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.870 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.815    AudVid/audvid_clockmanager/cm1/seq_reg2[6]
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)        -0.006    -1.004    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.565    -0.580    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.332    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X31Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.287 r  AudVid/sd_spi/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.287    AudVid/sd_spi/spiInitClock/OutputCLK_i_1_n_1
    SLICE_X31Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.834    -0.815    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X31Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/OutputCLK_reg/C
                         clock pessimism              0.247    -0.567    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.091    -0.476    AudVid/sd_spi/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.870 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.751    AudVid/audvid_clockmanager/cm1/seq_reg2[1]
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.017    -0.981    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.565    -0.580    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  AudVid/sd_spi/spiInitClock/counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.243    AudVid/sd_spi/spiInitClock/counter_reg__0[3]
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.048    -0.195 r  AudVid/sd_spi/spiInitClock/counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    AudVid/sd_spi/spiInitClock/p_0_in[4]
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.834    -0.815    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/C
                         clock pessimism              0.234    -0.580    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.131    -0.449    AudVid/sd_spi/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.565    -0.580    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  AudVid/sd_spi/spiInitClock/counter_reg[3]/Q
                         net (fo=4, routed)           0.174    -0.243    AudVid/sd_spi/spiInitClock/counter_reg__0[3]
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.045    -0.198 r  AudVid/sd_spi/spiInitClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    AudVid/sd_spi/spiInitClock/p_0_in[3]
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.834    -0.815    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                         clock pessimism              0.234    -0.580    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.121    -0.459    AudVid/sd_spi/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.857 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.657    AudVid/audvid_clockmanager/cm1/seq_reg2[3]
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.076    -0.922    AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout2_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.809%)  route 0.160ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.677ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y51         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.857 r  AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.160    -0.697    AudVid/audvid_clockmanager/cm1/seq_reg2[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/I0
                         clock pessimism              0.550    -1.127    
    BUFGCTRL_X0Y18       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.968    AudVid/audvid_clockmanager/cm1/clkout2_buf1
  -------------------------------------------------------------------
                         required time                          0.968    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.565    -0.580    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=6, routed)           0.197    -0.219    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X30Y44         LUT3 (Prop_lut3_I1_O)        0.043    -0.176 r  AudVid/sd_spi/spiInitClock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    AudVid/sd_spi/spiInitClock/p_0_in[2]
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.834    -0.815    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/C
                         clock pessimism              0.234    -0.580    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.131    -0.449    AudVid/sd_spi/spiInitClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.565    -0.580    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=6, routed)           0.197    -0.219    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X30Y44         LUT2 (Prop_lut2_I1_O)        0.045    -0.174 r  AudVid/sd_spi/spiInitClock/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    AudVid/sd_spi/spiInitClock/p_0_in[1]
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    AudVid/audvid_clockmanager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  AudVid/audvid_clockmanager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.834    -0.815    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X30Y44         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                         clock pessimism              0.234    -0.580    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120    -0.460    AudVid/sd_spi/spiInitClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y18   AudVid/audvid_clockmanager/cm1/clkout2_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         80.000      77.845     BUFHCE_X0Y13     AudVid/audvid_clockmanager/cm1/clkout2_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X34Y38     AudVid/sd_spi/WorkSpi/DataClk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X34Y36     AudVid/sd_spi/WorkSpi/Data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y36     AudVid/sd_spi/WorkSpi/Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y35     AudVid/sd_spi/WorkSpi/Data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X33Y36     AudVid/sd_spi/WorkSpi/Data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X32Y35     AudVid/sd_spi/WorkSpi/Data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y38     AudVid/sd_spi/WorkSpi/Data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y38     AudVid/sd_spi/WorkSpi/DataClk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y36     AudVid/sd_spi/WorkSpi/Data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y35     AudVid/sd_spi/WorkSpi/Data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y38     AudVid/sd_spi/WorkSpi/Data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y37     AudVid/sd_spi/WorkSpi/Data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X34Y38     AudVid/sd_spi/WorkSpi/DataClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y51     AudVid/audvid_clockmanager/cm1/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y36     AudVid/sd_spi/WorkSpi/InputData_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.175ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.607%)  route 0.544ns (54.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 157.026 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.575 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.544    -1.031    AudVid/audvid_clockmanager/cm1/seq_reg3[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   157.026    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism              0.403   157.429    
                         clock uncertainty           -0.126   157.303    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   157.144    AudVid/audvid_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        157.144    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                158.175    

Slack (MET) :             158.328ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.624ns  (logic 0.749ns (46.135%)  route 0.875ns (53.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 238.568 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 79.174 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.568    79.174    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.422    79.596 r  AudVid/tft_spi/spi/count_reg[2]/Q
                         net (fo=4, routed)           0.875    80.470    AudVid/tft_spi/spi/Q[2]
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.327    80.797 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    80.797    AudVid/tft_spi/spi/p_0_in__2[2]
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.450   238.568    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.606   239.174    
                         clock uncertainty           -0.126   239.048    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.078   239.126    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        239.126    
                         arrival time                         -80.797    
  -------------------------------------------------------------------
                         slack                                158.328    

Slack (MET) :             158.410ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.498ns  (logic 0.583ns (38.931%)  route 0.915ns (61.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 238.568 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 79.174 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.568    79.174    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.459    79.633 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.915    80.547    AudVid/tft_spi/spi/Q[0]
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.124    80.671 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    80.671    AudVid/tft_spi/spi/p_0_in__2[3]
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.450   238.568    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.606   239.174    
                         clock uncertainty           -0.126   239.048    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.034   239.082    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        239.082    
                         arrival time                         -80.671    
  -------------------------------------------------------------------
                         slack                                158.410    

Slack (MET) :             158.410ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.496ns  (logic 0.583ns (38.984%)  route 0.913ns (61.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 238.568 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 79.174 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.568    79.174    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.459    79.633 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.913    80.545    AudVid/tft_spi/spi/Q[0]
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.124    80.669 r  AudVid/tft_spi/spi/count[1]_i_1__2/O
                         net (fo=1, routed)           0.000    80.669    AudVid/tft_spi/spi/p_0_in__2[1]
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.450   238.568    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.606   239.174    
                         clock uncertainty           -0.126   239.048    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.032   239.080    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        239.080    
                         arrival time                         -80.669    
  -------------------------------------------------------------------
                         slack                                158.410    

Slack (MET) :             158.426ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.526ns  (logic 0.611ns (40.052%)  route 0.915ns (59.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 238.568 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 79.174 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.568    79.174    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.459    79.633 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.915    80.547    AudVid/tft_spi/spi/Q[0]
    SLICE_X43Y43         LUT5 (Prop_lut5_I2_O)        0.152    80.699 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    80.699    AudVid/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.450   238.568    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.606   239.174    
                         clock uncertainty           -0.126   239.048    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.078   239.126    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        239.126    
                         arrival time                         -80.699    
  -------------------------------------------------------------------
                         slack                                158.426    

Slack (MET) :             158.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.869%)  route 0.606ns (59.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 157.403 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.419    -1.612 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.006    AudVid/audvid_clockmanager/cm1/seq_reg3[4]
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   156.597    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.081   156.678 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.725   157.403    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
                         clock pessimism              0.566   157.969    
                         clock uncertainty           -0.126   157.843    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)       -0.266   157.577    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        157.577    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                158.582    

Slack (MET) :             158.583ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.861%)  route 0.606ns (59.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 157.403 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.419    -1.612 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.606    -1.006    AudVid/audvid_clockmanager/cm1/seq_reg3[2]
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   156.597    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.081   156.678 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.725   157.403    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
                         clock pessimism              0.566   157.969    
                         clock uncertainty           -0.126   157.843    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)       -0.265   157.578    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        157.578    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                158.583    

Slack (MET) :             158.601ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 157.403 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.419    -1.612 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.617    -0.995    AudVid/audvid_clockmanager/cm1/seq_reg3[1]
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   156.597    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.081   156.678 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.725   157.403    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
                         clock pessimism              0.566   157.969    
                         clock uncertainty           -0.126   157.843    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)       -0.237   157.606    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                        157.606    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                158.601    

Slack (MET) :             158.633ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.274ns  (logic 0.583ns (45.752%)  route 0.691ns (54.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 238.568 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( 79.174 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.568    79.174    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.459    79.633 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.691    80.324    AudVid/tft_spi/spi/Q[0]
    SLICE_X43Y43         LUT1 (Prop_lut1_I0_O)        0.124    80.448 r  AudVid/tft_spi/spi/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000    80.448    AudVid/tft_spi/spi/count[0]_i_1__2_n_1
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           1.450   238.568    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.606   239.174    
                         clock uncertainty           -0.126   239.048    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.034   239.082    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        239.082    
                         arrival time                         -80.448    
  -------------------------------------------------------------------
                         slack                                158.633    

Slack (MET) :             158.733ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.543%)  route 0.642ns (58.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.597ns = ( 157.403 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.031ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.765    -2.031    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.575 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.642    -0.933    AudVid/audvid_clockmanager/cm1/seq_reg3[3]
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   156.597    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.081   156.678 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.725   157.403    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism              0.566   157.969    
                         clock uncertainty           -0.126   157.843    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)       -0.043   157.800    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        157.800    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                158.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.857 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.801    AudVid/audvid_clockmanager/cm1/seq_reg3[0]
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.075    -0.923    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.923    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.870 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.815    AudVid/audvid_clockmanager/cm1/seq_reg3[6]
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -1.004    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.392ns  (logic 0.188ns (48.006%)  route 0.204ns (51.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 79.186 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 79.420 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472    80.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    78.343 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    78.829    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    78.855 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.565    79.420    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.146    79.566 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=8, routed)           0.204    79.769    AudVid/tft_spi/spi/Q[1]
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.042    79.811 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    79.811    AudVid/tft_spi/spi/p_0_in__2[2]
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517    80.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    77.793 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    78.323    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    78.352 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.835    79.186    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.233    79.420    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.114    79.534    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -79.534    
                         arrival time                          79.811    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.395ns  (logic 0.189ns (47.895%)  route 0.206ns (52.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 79.186 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 79.420 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472    80.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    78.343 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    78.829    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    78.855 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.565    79.420    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.146    79.566 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=8, routed)           0.206    79.771    AudVid/tft_spi/spi/Q[1]
    SLICE_X43Y43         LUT5 (Prop_lut5_I3_O)        0.043    79.814 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    79.814    AudVid/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517    80.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    77.793 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    78.323    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    78.352 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.835    79.186    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.233    79.420    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.114    79.534    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        -79.534    
                         arrival time                          79.814    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.857 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.627    AudVid/audvid_clockmanager/cm1/seq_reg3[5]
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.078    -0.920    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.395ns  (logic 0.191ns (48.402%)  route 0.204ns (51.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 79.186 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 79.420 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472    80.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    78.343 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    78.829    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    78.855 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.565    79.420    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.146    79.566 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=8, routed)           0.204    79.769    AudVid/tft_spi/spi/Q[1]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.045    79.814 r  AudVid/tft_spi/spi/count[1]_i_1__2/O
                         net (fo=1, routed)           0.000    79.814    AudVid/tft_spi/spi/p_0_in__2[1]
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517    80.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    77.793 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    78.323    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    78.352 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.835    79.186    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.233    79.420    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.098    79.518    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        -79.518    
                         arrival time                          79.814    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.837%)  route 0.232ns (62.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.857 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.625    AudVid/audvid_clockmanager/cm1/seq_reg3[3]
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.076    -0.922    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.397ns  (logic 0.191ns (48.158%)  route 0.206ns (51.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 79.186 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 79.420 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472    80.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    78.343 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    78.829    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    78.855 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.565    79.420    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.146    79.566 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=8, routed)           0.206    79.771    AudVid/tft_spi/spi/Q[1]
    SLICE_X43Y43         LUT4 (Prop_lut4_I1_O)        0.045    79.816 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    79.816    AudVid/tft_spi/spi/p_0_in__2[3]
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517    80.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    77.793 f  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    78.323    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    78.352 f  AudVid/audvid_clockmanager/cm1/clkout3_buf1/O
                         net (fo=6, routed)           0.835    79.186    AudVid/tft_spi/spi/CLK
    SLICE_X43Y43         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.233    79.420    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.099    79.519    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -79.519    
                         arrival time                          79.816    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.829%)  route 0.202ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.870 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.202    -0.668    AudVid/audvid_clockmanager/cm1/seq_reg3[1]
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.017    -0.981    AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.677ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y14         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.857 r  AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.218    -0.639    AudVid/audvid_clockmanager/cm1/seq_reg3[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    AudVid/audvid_clockmanager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AudVid/audvid_clockmanager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    AudVid/audvid_clockmanager/cm1/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    -1.677    AudVid/audvid_clockmanager/cm1/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
                         clock pessimism              0.550    -1.127    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.968    AudVid/audvid_clockmanager/cm1/clkout3_buf1
  -------------------------------------------------------------------
                         required time                          0.968    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845    BUFGCTRL_X0Y16   AudVid/audvid_clockmanager/cm1/clkout3_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         160.000     157.845    BUFHCE_X0Y14     AudVid/audvid_clockmanager/cm1/clkout3_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X43Y43     AudVid/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X43Y43     AudVid/tft_spi/spi/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y50     AudVid/audvid_clockmanager/cm1/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   AudVid/audvid_clockmanager/cm1/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  AudVid/audvid_clockmanager/cm1/mmcm_adv_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    AudVid/audvid_clockmanager/cm2/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/cm2/mmcm_adv_inst2/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+----------+-------+---------------+---------+---------------+---------+--------------------------------+
Reference | Input       | IO Reg   | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                       |
Clock     | Port        | Type     | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                          |
----------+-------------+----------+-------+---------------+---------+---------------+---------+--------------------------------+
clk100    | user_sw     | RAM64M   | -     |     6.207 (r) | SLOW    |    -2.060 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_1   | RAM64M   | -     |     6.343 (r) | SLOW    |    -2.114 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_2   | RAM64M   | -     |     6.320 (r) | SLOW    |    -2.114 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_3   | RAM64X1D | -     |     6.552 (r) | SLOW    |    -2.095 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_4   | RAM64X1D | -     |     6.839 (r) | SLOW    |    -2.175 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_5   | RAM64X1D | -     |     7.530 (r) | SLOW    |    -2.152 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_6   | RAM64X1D | -     |     7.094 (r) | SLOW    |    -2.164 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_7   | RAM64X1D | -     |     7.076 (r) | SLOW    |    -2.237 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_8   | RAM64X1D | -     |     6.071 (r) | SLOW    |    -1.699 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_9   | RAM64X1D | -     |     6.460 (r) | SLOW    |    -1.742 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_10  | RAM64X1D | -     |     5.800 (r) | SLOW    |    -1.794 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_11  | RAM64X1D | -     |     6.695 (r) | SLOW    |    -2.195 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_12  | RAM64X1D | -     |     6.460 (r) | SLOW    |    -2.029 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | user_sw_13  | RAM64X1D | -     |     6.447 (r) | SLOW    |    -2.094 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_MISO | FDRE     | -     |     5.780 (r) | SLOW    |    -1.953 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
----------+-------------+----------+-------+---------------+---------+---------------+---------+--------------------------------+


Output Ports Clock-to-out

----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output       | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port         | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | DAC_I2S_CLK  | FDRE       | -     |      7.409 (r) | SLOW    |      1.621 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0     |
clk100    | TFT_RS       | FDRE       | -     |     10.193 (r) | SLOW    |      2.374 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CS   | FDRE       | -     |      6.905 (r) | SLOW    |      1.761 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_MOSI | FDRE       | -     |     12.334 (r) | SLOW    |      2.989 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_CLK   | FDRE       | -     |      7.707 (r) | SLOW    |      1.494 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_CLK   | MMCME2_ADV | -     |      6.212 (f) | SLOW    |      1.494 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_MOSI  | FDRE       | -     |      8.328 (f) | SLOW    |      2.067 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |      4.276 (r) | SLOW    |      0.569 (r) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_CLK  | MMCME2_ADV | -     |      4.276 (f) | SLOW    |      0.569 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_MOSI | FDRE       | -     |      9.951 (f) | SLOW    |      2.303 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
----------+--------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         2.708 | SLOW    |         1.331 | SLOW    |         2.816 | SLOW    |         2.800 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



