
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
Options:	
Date:		Fri Jul 25 13:54:41 2025
Host:		vlsidaug8.jiit.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (16cores*24cpus*13th Gen Intel(R) Core(TM) i7-13700 30720KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 20.11 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
RC_CORNERS
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Loading view definition file from /home/user/Desktop/Priyanshu_Project/digital_safe_WEEK3.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.01min, real=0.00min, mem=20.0M, fe_cpu=0.20min, fe_real=0.37min, fe_mem=795.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BXL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BXL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X4' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
**ERROR: (IMPREPO-102):	Instance alert_reg of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \attempts_reg[1]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \current_code_reg[31]  of the cell SDFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[1]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[2]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[3]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[4]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[5]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[9]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[10]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[11]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[12]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[13]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[16]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[17]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance \lock_timer_reg[18]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance g5111 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance g5113 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance g5114 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**ERROR: (IMPREPO-102):	Instance g5118 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
**WARN: (EMS-27):	Message (IMPREPO-102) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPREPO-103):	There are 43 instances (9 cells) with no dimension defined.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading preference file /home/user/Desktop/Priyanshu_Project/digital_safe_WEEK3.enc.dat/gui.pref.tcl ...
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading place ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
MAX_DELAY MIN_DELAY
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.14-s095_1. They will be removed in the next release. 
timing_enable_default_delay_arc
<CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Estimated cell power/ground rail width = 0.945 um
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 25 pre-endcap <FILL2> cells (prefix ENDCAP).
Inserted 25 post-endcap <FILL2> cells (prefix ENDCAP).
For 50 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 39.600 (microns) as a multiple of cell FILL2's techSite 'tsm3site' width of 0.660 microns
Type 'man IMPSP-5134' for more detail.
For 100 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 100 well-taps <FILL2> cells (prefix WELLTAP).
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY3X1 DLY2X1 DLY4X1 DLY1X1 CLKBUFX3 BUFX8 CLKBUFX8 CLKBUFX4 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX4 INVX20 CLKINVX8 INVX3 INVX2 INVX12 INVX1 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 150 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#9 (mem=1394.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=1394.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.4 mem=1394.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 466 (83.1%) nets
3		: 35 (6.2%) nets
4     -	14	: 56 (10.0%) nets
15    -	39	: 2 (0.4%) nets
40    -	79	: 2 (0.4%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**ERROR: (IMPSP-281):	Physical library for inst 'alert_reg' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'attempts_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'current_code_reg[31]' of cell type 'SDFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type SDFFRHQX8. 
Input the .lef library for cell type SDFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[2]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[3]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[4]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[5]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[9]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[10]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[11]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[12]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[13]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[16]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[17]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[18]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5111' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5113' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5114' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5118' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**WARN: (EMS-27):	Message (IMPSP-281) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#std cell=479 (150 fixed + 329 movable) #buf cell=0 #inv cell=75 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=561 #term=1441 #term/net=2.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=134
stdCell: 436 single + 0 double + 43 multi
Total standard cell length = 2.8519 (mm), area = 0.0144 (mm^2)
Average module density = 0.881.
Density for the design = 0.881.
       = stdcell_area 4021 sites (13375 um^2) / alloc_area 4562 sites (15175 um^2).
Pin Density = 0.2853.
            = total # of pins 1441 / total area 5050.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.365e-11 (5.53e-12 8.12e-12)
              Est.  stn bbox = 1.435e-11 (5.71e-12 8.64e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1420.4M
Iteration  2: Total net bbox = 1.365e-11 (5.53e-12 8.12e-12)
              Est.  stn bbox = 1.435e-11 (5.71e-12 8.64e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1420.4M
Iteration  3: Total net bbox = 9.590e+00 (3.21e+00 6.38e+00)
              Est.  stn bbox = 1.128e+01 (3.58e+00 7.70e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1422.8M
Active setup views:
    WORST
Iteration  4: Total net bbox = 4.701e+03 (2.73e+03 1.97e+03)
              Est.  stn bbox = 5.390e+03 (3.08e+03 2.31e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1422.8M
Iteration  5: Total net bbox = 5.822e+03 (2.91e+03 2.91e+03)
              Est.  stn bbox = 6.721e+03 (3.35e+03 3.37e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1422.8M
Iteration  6: Total net bbox = 6.476e+03 (3.27e+03 3.20e+03)
              Est.  stn bbox = 7.434e+03 (3.73e+03 3.70e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1423.8M
Iteration  7: Total net bbox = 7.306e+03 (3.72e+03 3.59e+03)
              Est.  stn bbox = 8.281e+03 (4.18e+03 4.10e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1424.8M
Iteration  8: Total net bbox = 7.632e+03 (3.79e+03 3.84e+03)
              Est.  stn bbox = 8.590e+03 (4.24e+03 4.35e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1425.8M
Iteration  9: Total net bbox = 1.326e+04 (7.02e+03 6.25e+03)
              Est.  stn bbox = 1.437e+04 (7.56e+03 6.81e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.8M
Iteration 10: Total net bbox = 1.326e+04 (7.02e+03 6.25e+03)
              Est.  stn bbox = 1.437e+04 (7.56e+03 6.81e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.8M
*** cost = 1.326e+04 (7.02e+03 6.25e+03) (cpu for global=0:00:00.5) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
Core Placement runtime cpu: 0:00:00.4 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:16.0 mem=1445.9M) ***
Total net bbox length = 1.346e+04 (6.999e+03 6.465e+03) (ext = 4.603e+03)
Move report: Detail placement moves 286 insts, mean move: 7.85 um, max move: 41.69 um 
	Max move on inst (g5359): (88.52, 63.93) --> (71.94, 89.04)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1446.9MB
Summary Report:
Instances move: 286 (out of 286 movable)
Instances flipped: 0
Mean displacement: 7.85 um
Max displacement: 41.69 um (Instance: g5359) (88.5235, 63.9315) -> (71.94, 89.04)
	Length: 17 sites, height: 1 rows, site name: tsm3site, cell type: XNOR2X4
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.343e+04 (6.442e+03 6.992e+03) (ext = 4.735e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1446.9MB
*** Finished refinePlace (0:00:16.0 mem=1446.9M) ***
*** End of Placement (cpu=0:00:01.1, real=0:00:02.0, mem=1441.9M) ***
default core: bins with density > 0.750 = 55.56 % ( 5 / 9 )
Density distribution unevenness ratio = 3.121%
*** Free Virtual Timing Model ...(mem=1441.9M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 572 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=561  numIgnoredNets=0
**WARN: (IMPPSP-2001):	There are 33 pins inside GCell located around position 18.66 109.20. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 561 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.55% V. EstWL: 1.358784e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         8( 0.99%)         2( 0.25%)         0( 0.00%)         1( 0.12%)   ( 1.36%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         1( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total                9( 0.23%)         2( 0.05%)         0( 0.00%)         1( 0.03%)   ( 0.30%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.34% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1430.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1430.38 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1430.38 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1430.38 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1430.38 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 1306
[NR-eGR] Metal2  (2V) length: 5.684635e+03um, number of vias: 1648
[NR-eGR] Metal3  (3H) length: 6.240630e+03um, number of vias: 210
[NR-eGR] Metal4  (4V) length: 1.873305e+03um, number of vias: 45
[NR-eGR] Metal5  (5H) length: 5.524800e+02um, number of vias: 9
[NR-eGR] Metal6  (6V) length: 1.439200e+02um, number of vias: 0
[NR-eGR] Total length: 1.449497e+04um, number of vias: 3218
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1410.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1410.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
ERROR     IMPSP-281           43  Physical library for inst '%s' of cell t...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
*** Message Summary: 5 warning(s), 43 error(s)

<CMD> setDrawView place
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix digital_safe_preCTS -outDir timingReports
AAE DB initialization (MEM=1417.74 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:17.7/0:01:20.1 (0.2), mem = 1417.7M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1415.7M)
Extraction called for design 'digital_safe' of instances=479 and nets=564 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design digital_safe.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1415.742M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: digital_safe
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1442.05)
Total number of fetched objects 561
End delay calculation. (MEM=1524.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1497.88 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:17.8 mem=1497.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.149   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.653%
Routing Overflow: 0.00% H and 0.34% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.16 sec
Total Real time: 0.0 sec
Total Memory Usage: 1469.136719 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.1/0:00:00.6 (0.3), totSession cpu/real = 0:00:17.8/0:01:20.6 (0.2), mem = 1469.1M
<CMD> report_power

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: WORST.
Set Default Frequency 100MHz.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1083.79MB/2621.09MB/1083.82MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1083.91MB/2621.09MB/1083.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1083.97MB/2621.09MB/1083.97MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT)
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 10%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 20%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 30%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 40%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 50%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 60%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 70%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 80%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 90%

Finished Levelizing
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT)

Starting Activity Propagation
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 10%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 20%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 30%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 40%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 50%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 60%

Finished Activity Propagation
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1084.23MB/2621.09MB/1084.23MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT)
 ... Calculating switching power
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 10%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 20%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 30%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 40%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 50%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 60%
 ... Calculating internal and leakage power
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 70%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 80%
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT): 90%

Finished Calculating power
2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1084.67MB/2621.09MB/1084.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1084.68MB/2621.09MB/1084.75MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1084.75MB/2621.09MB/1084.75MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1084.75MB/2621.09MB/1084.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2025-Jul-25 13:56:14 (2025-Jul-25 08:26:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: digital_safe
*
*	Liberty Libraries used:
*	        WORST: /home/user/Desktop/Priyanshu_Project/digital_safe_WEEK3.enc.dat/libs/lib/typ/slow.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.03519662 	   70.5921%
Total Switching Power:       0.01457984 	   29.2421%
Total Leakage Power:         0.00008270 	    0.1659%
Total Power:                 0.04985916
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.01414    0.001209   3.199e-05     0.01538       30.86
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.02105     0.01337   5.071e-05     0.03447       69.14
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.0352     0.01458    8.27e-05     0.04986         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9   0.004369           0   1.462e-05    0.004384       8.792
VDD                       0.9    0.03083     0.01421   6.808e-05      0.0451       90.46
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                     g1426 (INVXL):         0.001766
*              Highest Leakage Power:      current_code_reg[31] (SDFFRHQX8):        7.563e-07
*                Total Cap:      1.92485e-12 F
*                Total instances in design:   329
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1084.98MB/2621.09MB/1085.09MB)

<CMD> report_area
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1082.6M, totSessionCpu=0:00:28 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX8 BUFX8 CLKBUFX3 DLY1X1 DLY4X1 DLY2X1 DLY3X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 INVX1 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX16 INVX8 INVXL}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:27.8/0:04:21.4 (0.1), mem = 1472.0M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:27.8/0:04:21.4 (0.1), mem = 1488.8M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:27.8/0:04:21.4 (0.1), mem = 1488.8M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1084.3M, totSessionCpu=0:00:28 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:00:27.8/0:04:21.4 (0.1), mem = 1488.8M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1090.5M, totSessionCpu=0:00:28 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1494.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 572 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=561  numIgnoredNets=0
**WARN: (IMPPSP-2001):	There are 33 pins inside GCell located around position 18.66 109.20. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 561 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.12% H + 0.55% V. EstWL: 1.371888e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-17)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         7( 0.86%)         2( 0.25%)         0( 0.00%)         1( 0.12%)   ( 1.23%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         1( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total                8( 0.20%)         2( 0.05%)         0( 0.00%)         1( 0.03%)   ( 0.28%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.29% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1494.79 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1494.79 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1494.79 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1494.79 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 1306
[NR-eGR] Metal2  (2V) length: 5.691540e+03um, number of vias: 1645
[NR-eGR] Metal3  (3H) length: 6.299040e+03um, number of vias: 199
[NR-eGR] Metal4  (4V) length: 1.952925e+03um, number of vias: 41
[NR-eGR] Metal5  (5H) length: 4.973700e+02um, number of vias: 9
[NR-eGR] Metal6  (6V) length: 1.439200e+02um, number of vias: 0
[NR-eGR] Total length: 1.458480e+04um, number of vias: 3200
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1473.27 MB )
Extraction called for design 'digital_safe' of instances=479 and nets=564 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design digital_safe.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1473.270M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: digital_safe
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1479.05)
Total number of fetched objects 561
End delay calculation. (MEM=1506.25 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1506.25 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:29.3 mem=1506.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.151   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.653%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1096.9M, totSessionCpu=0:00:29 **
*** InitOpt #1 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:00:29.3/0:04:22.9 (0.1), mem = 1478.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1478.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1478.5M) ***
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:00:29.4/0:04:23.0 (0.1), mem = 1478.5M

Footprint cell information for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 13 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:30.6/0:04:24.3 (0.1), mem = 1544.0M
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:00:30.6/0:04:24.3 (0.1), mem = 1563.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 84.65
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   84.65%|        -|   0.000|   0.000|   0:00:00.0| 1563.0M|
|   84.65%|        0|   0.000|   0.000|   0:00:00.0| 1584.1M|
|   84.65%|        0|   0.000|   0.000|   0:00:00.0| 1584.1M|
|   66.06%|      158|   0.000|   0.000|   0:00:00.0| 1620.7M|
|   66.06%|        0|   0.000|   0.000|   0:00:00.0| 1620.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.06
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:31.8/0:04:25.4 (0.1), mem = 1620.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1559.66M, totSessionCpu=0:00:32).
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:00:31.8/0:04:25.5 (0.1), mem = 1559.7M
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:32.9/0:04:26.5 (0.1), mem = 1559.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:00:32.9/0:04:26.5 (0.1), mem = 1559.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.14|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 66.06%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       1| 66.08%| 0:00:00.0|  1628.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 66.08%| 0:00:00.0|  1628.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1628.5M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:33.4/0:04:27.1 (0.1), mem = 1564.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1164.7M, totSessionCpu=0:00:33 **

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:00:33.4/0:04:27.1 (0.1), mem = 1564.4M
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+----------+---------+-------------+
|   0.000|   0.000|   66.08%|   0:00:00.0| 1588.5M|     WORST|       NA| NA          |
+--------+--------+---------+------------+--------+----------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1588.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1588.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:34.6/0:04:28.3 (0.1), mem = 1567.4M
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:00:34.6/0:04:28.3 (0.1), mem = 1586.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.08
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.08%|        -|   0.000|   0.000|   0:00:00.0| 1588.5M|
|   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
|   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
|   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
|   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
|   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1607.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.08
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:35.7/0:04:29.3 (0.1), mem = 1607.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1569.48M, totSessionCpu=0:00:36).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:00:35.7/0:04:29.3 (0.1), mem = 1569.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WORST
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 572 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 561 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.47% V. EstWL: 1.377432e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-15)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         9( 1.11%)         3( 0.37%)         0( 0.00%)         1( 0.12%)   ( 1.60%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         1( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               10( 0.25%)         3( 0.08%)         0( 0.00%)         1( 0.03%)   ( 0.35%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.24% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1569.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  4: Total net bbox = 1.060e+04 (5.10e+03 5.50e+03)
              Est.  stn bbox = 1.158e+04 (5.56e+03 6.03e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1550.9M
Iteration  5: Total net bbox = 1.085e+04 (5.21e+03 5.64e+03)
              Est.  stn bbox = 1.189e+04 (5.71e+03 6.18e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1550.9M
Iteration  6: Total net bbox = 1.129e+04 (5.42e+03 5.87e+03)
              Est.  stn bbox = 1.236e+04 (5.91e+03 6.44e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1550.9M
Iteration  7: Total net bbox = 1.183e+04 (5.70e+03 6.13e+03)
              Est.  stn bbox = 1.287e+04 (6.17e+03 6.71e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1550.9M
Iteration  8: Total net bbox = 1.227e+04 (6.02e+03 6.25e+03)
              Est.  stn bbox = 1.331e+04 (6.48e+03 6.83e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1550.9M
Move report: Timing Driven Placement moves 286 insts, mean move: 15.27 um, max move: 50.18 um 
	Max move on inst (g5347): (49.50, 58.80) --> (74.20, 33.32)

Finished Incremental Placement (cpu=0:00:00.4, real=0:00:01.0, mem=1550.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:36.2 mem=1551.6M) ***
Total net bbox length = 1.341e+04 (7.086e+03 6.328e+03) (ext = 4.077e+03)
Move report: Detail placement moves 286 insts, mean move: 3.08 um, max move: 34.42 um 
	Max move on inst (g5342): (92.38, 30.88) --> (124.08, 33.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1551.6MB
Summary Report:
Instances move: 286 (out of 286 movable)
Instances flipped: 0
Mean displacement: 3.08 um
Max displacement: 34.42 um (Instance: g5342) (92.382, 30.8775) -> (124.08, 33.6)
	Length: 5 sites, height: 1 rows, site name: tsm3site, cell type: NAND4X1
Total net bbox length = 1.246e+04 (6.050e+03 6.412e+03) (ext = 3.948e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1551.6MB
*** Finished refinePlace (0:00:36.2 mem=1551.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 572 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 561 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.33% V. EstWL: 1.314936e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         8( 0.99%)         3( 0.37%)         1( 0.12%)   ( 1.48%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         1( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total                9( 0.23%)         3( 0.08%)         1( 0.03%)   ( 0.33%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.17% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1551.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1551.62 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1551.62 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1551.62 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1551.62 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 1306
[NR-eGR] Metal2  (2V) length: 5.800670e+03um, number of vias: 1706
[NR-eGR] Metal3  (3H) length: 6.275280e+03um, number of vias: 165
[NR-eGR] Metal4  (4V) length: 1.493325e+03um, number of vias: 31
[NR-eGR] Metal5  (5H) length: 3.845100e+02um, number of vias: 17
[NR-eGR] Metal6  (6V) length: 3.948000e+01um, number of vias: 0
[NR-eGR] Total length: 1.399327e+04um, number of vias: 3225
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1536.1M
Tdgp not successfully inited but do clear! skip clearing

*** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1536.1M)
Extraction called for design 'digital_safe' of instances=479 and nets=564 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design digital_safe.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1536.109M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1131.7M, totSessionCpu=0:00:36 **
#################################################################################
# Design Stage: PreRoute
# Design Name: digital_safe
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1532.13)
Total number of fetched objects 561
End delay calculation. (MEM=1559.34 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1559.34 CPU=0:00:00.0 REAL=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:36.3/0:04:29.9 (0.1), mem = 1559.3M
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*** WnsOpt #1 [begin] : totSession cpu/real = 0:00:36.3/0:04:29.9 (0.1), mem = 1575.3M
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 66.08
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1610.4M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:37.0/0:04:30.6 (0.1), mem = 1547.3M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
*** TnsOpt #1 [begin] : totSession cpu/real = 0:00:37.0/0:04:30.6 (0.1), mem = 1547.3M
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.036 TNS Slack 0.000 Density 66.08
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1568.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1568.4M) ***

*** TnsOpt #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:37.7/0:04:31.3 (0.1), mem = 1547.4M
End: GigaOpt Optimization in TNS mode
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:00:37.7/0:04:31.3 (0.1), mem = 1566.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.08
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   66.08%|        -|   0.000|   0.000|   0:00:00.0| 1566.4M|
|   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1567.4M|
|   66.08%|        0|   0.000|   0.000|   0:00:00.0| 1586.5M|
|   66.06%|        1|   0.000|   0.000|   0:00:00.0| 1613.1M|
|   66.06%|        0|   0.000|   0.000|   0:00:00.0| 1613.1M|
|   66.06%|        0|   0.000|   0.000|   0:00:00.0| 1613.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.06
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:38.0 mem=1613.1M) ***
Total net bbox length = 1.246e+04 (6.050e+03 6.412e+03) (ext = 3.948e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1613.1MB
Summary Report:
Instances move: 0 (out of 286 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.246e+04 (6.050e+03 6.412e+03) (ext = 3.948e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1613.1MB
*** Finished refinePlace (0:00:38.0 mem=1613.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1613.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1613.1M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:38.0/0:04:31.6 (0.1), mem = 1613.1M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1550.03M, totSessionCpu=0:00:38).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:00:38.0/0:04:31.6 (0.1), mem = 1550.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 66.06%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 66.06%| 0:00:00.0|  1569.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1569.1M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:38.3/0:04:31.9 (0.1), mem = 1550.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:38.3 mem=1550.0M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1550.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1552.0MB
Summary Report:
Instances move: 0 (out of 286 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1552.0MB
*** Finished refinePlace (0:00:38.3 mem=1552.0M) ***
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin: GigaOpt Optimization in post-eco TNS mode
*** TnsOpt #2 [begin] : totSession cpu/real = 0:00:38.3/0:04:31.9 (0.1), mem = 1550.0M
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 66.06
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1572.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1572.1M) ***

*** TnsOpt #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:38.7/0:04:32.3 (0.1), mem = 1551.0M
End: GigaOpt Optimization in post-eco TNS mode

Active setup views:
 WORST
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'digital_safe' of instances=479 and nets=564 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design digital_safe.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1535.523M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: digital_safe
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1539.55)
Total number of fetched objects 561
End delay calculation. (MEM=1566.75 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1566.75 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:38.8 mem=1566.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 572 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 572
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 561 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.33% V. EstWL: 1.314936e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         8( 0.99%)         3( 0.37%)         1( 0.12%)   ( 1.48%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         1( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total                9( 0.23%)         3( 0.08%)         1( 0.03%)   ( 0.33%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.17% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1574.75 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1177.7M, totSessionCpu=0:00:39 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.063%
Routing Overflow: 0.00% H and 0.17% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1178.6M, totSessionCpu=0:00:39 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 1501.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
*** Message Summary: 6 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:11.1/0:00:11.5 (1.0), totSession cpu/real = 0:00:38.9/0:04:32.9 (0.1), mem = 1501.0M
<CMD> getCTSMode -engine -quiet
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 56 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14} -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14} -name 3w7s
<CMD> create_route_type -name clkroute5 -non_default_rule 3w7s -bottom_preferred_layer Metal5 -top_preferred_layer Metal6
<CMD> set_ccopt_property route_type clkroute5 -net_type trunk
<CMD> set_ccopt_property route_type clkroute5 -net_type leaf
<CMD> set_ccopt_property buffer_cells {BUFX12 BUFX16 BUFX20 BUFX2 BUFX3 BUFX4 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX8 DLY1X1 DLY2X1 DLY3X1 DLY4X1}
<CMD> set_ccopt_property inverter_cells {CLKINVX12 CLKINVX16 CLKINVX1 CLKINVX20 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX8 INVX12 INVX16 INVX1 INVX20 INVX2 INVX3 INVX4 INVX8 INVXL}
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): CONSTRAINTS
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
Turning off fast DC mode.
Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.45 (MB), peak = 1189.57 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           24.3
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1534.7M, init mem=1543.5M)
*info: Placed = 436            (Fixed = 150)
*info: Unplaced = 0           
Placement Density:66.06%(10438/15800)
Placement Density (including fixed std cells):68.08%(11436/16798)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1543.5M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1543.5M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Jul 25 14:11:58 2025
#
#Generating timing data, please wait...
#561 total nets, 561 already routed, 561 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 1 having wire width (240), which is less than the minimum wire width (460)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 2 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 3 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 4 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 5 having wire width (280), which is less than the minimum wire width (560)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 6 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.34 (MB), peak = 1189.57 (MB)
#Reporting timing...
#Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.16 (MB), peak = 1189.57 (MB)
#Library Standard Delay: 24.20ps
#Slack threshold: 48.40ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.20 (MB), peak = 1189.57 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.68 (MB), peak = 1189.57 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.68 (MB), peak = 1189.57 (MB)
#Current view: WORST 
#Current enabled view: WORST 
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.18 (MB), peak = 1189.57 (MB)
#Done generating timing data.
#WARNING (NRDB-166) Boundary for CELL_VIEW AO21X2,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-733) PIN A0 in CELL_VIEW AO21X2 does not have physical port.
#WARNING (NRDB-733) PIN A1 in CELL_VIEW AO21X2 does not have physical port.
#WARNING (NRDB-733) PIN B0 in CELL_VIEW AO21X2 does not have physical port.
#WARNING (NRDB-733) PIN Y in CELL_VIEW AO21X2 does not have physical port.
#WARNING (NRDB-166) Boundary for CELL_VIEW AO22X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-733) PIN A0 in CELL_VIEW AO22X1 does not have physical port.
#WARNING (NRDB-733) PIN A1 in CELL_VIEW AO22X1 does not have physical port.
#WARNING (NRDB-733) PIN B0 in CELL_VIEW AO22X1 does not have physical port.
#WARNING (NRDB-733) PIN B1 in CELL_VIEW AO22X1 does not have physical port.
#WARNING (NRDB-733) PIN Y in CELL_VIEW AO22X1 does not have physical port.
#WARNING (NRDB-166) Boundary for CELL_VIEW OA21X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-733) PIN A0 in CELL_VIEW OA21X1 does not have physical port.
#WARNING (NRDB-733) PIN A1 in CELL_VIEW OA21X1 does not have physical port.
#WARNING (NRDB-733) PIN B0 in CELL_VIEW OA21X1 does not have physical port.
#WARNING (NRDB-733) PIN Y in CELL_VIEW OA21X1 does not have physical port.
#WARNING (NRDB-166) Boundary for CELL_VIEW SDFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-733) PIN CK in CELL_VIEW SDFFRHQX8 does not have physical port.
#WARNING (NRDB-733) PIN D in CELL_VIEW SDFFRHQX8 does not have physical port.
#WARNING (NRDB-733) PIN Q in CELL_VIEW SDFFRHQX8 does not have physical port.
#WARNING (NRDB-733) PIN RN in CELL_VIEW SDFFRHQX8 does not have physical port.
#WARNING (NRDB-733) PIN SE in CELL_VIEW SDFFRHQX8 does not have physical port.
#WARNING (NRDB-733) PIN SI in CELL_VIEW SDFFRHQX8 does not have physical port.
#WARNING (NRDB-166) Boundary for CELL_VIEW XNOR3XL,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-733) PIN A in CELL_VIEW XNOR3XL does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-166) Boundary for CELL_VIEW DFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-166) Boundary for CELL_VIEW NAND2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-166) Boundary for CELL_VIEW NOR2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-166) Boundary for CELL_VIEW XOR3X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-166) Boundary for CELL_VIEW digital_safe,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#ERROR (NRIG-92) INSTANCE lock_timer_reg[18] is not placed on the manufacturing grid. All instances must be legally placed. Correct the placement before continuing.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 24.37 (MB)
#Total memory = 1142.37 (MB)
#Peak memory = 1189.57 (MB)
#WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Default setup view is reset to WORST.
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.15 (MB), peak = 1189.57 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPEXT-2827          6  Found NONDEFAULT RULE for layer %d havin...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 6 warning(s), 6 error(s)

1
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule 3w7s
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX8 BUFX8 CLKBUFX3 DLY1X1 DLY4X1 DLY2X1 DLY3X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 INVX1 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX16 INVX8 INVXL} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 150 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#9 (mem=1529.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.6 mem=1529.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.7 mem=1529.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 466 (83.1%) nets
3		: 35 (6.2%) nets
4     -	14	: 56 (10.0%) nets
15    -	39	: 2 (0.4%) nets
40    -	79	: 2 (0.4%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**ERROR: (IMPSP-281):	Physical library for inst 'alert_reg' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'attempts_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'current_code_reg[31]' of cell type 'SDFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type SDFFRHQX8. 
Input the .lef library for cell type SDFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[2]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[3]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[4]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[5]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[9]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[10]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[11]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[12]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[13]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[16]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[17]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[18]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5111' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5113' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5114' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5118' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**WARN: (EMS-27):	Message (IMPSP-281) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#std cell=479 (150 fixed + 329 movable) #buf cell=0 #inv cell=75 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=561 #term=1441 #term/net=2.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=134
stdCell: 436 single + 0 double + 43 multi
Total standard cell length = 2.2691 (mm), area = 0.0114 (mm^2)
Average module density = 0.768.
Density for the design = 0.768.
       = stdcell_area 3138 sites (10438 um^2) / alloc_area 4084 sites (13585 um^2).
Pin Density = 0.2853.
            = total # of pins 1441 / total area 5050.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.233e+04 (5.96e+03 6.37e+03)
              Est.  stn bbox = 1.273e+04 (6.12e+03 6.61e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.2M
Iteration  2: Total net bbox = 1.233e+04 (5.96e+03 6.37e+03)
              Est.  stn bbox = 1.273e+04 (6.12e+03 6.61e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1597.2M
Iteration  3: Total net bbox = 1.004e+04 (4.95e+03 5.09e+03)
              Est.  stn bbox = 1.101e+04 (5.42e+03 5.58e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.6M
Active setup views:
    WORST
Iteration  4: Total net bbox = 1.036e+04 (5.02e+03 5.34e+03)
              Est.  stn bbox = 1.133e+04 (5.50e+03 5.84e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.6M
Iteration  5: Total net bbox = 1.070e+04 (5.12e+03 5.59e+03)
              Est.  stn bbox = 1.174e+04 (5.61e+03 6.13e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1599.6M
Iteration  6: Total net bbox = 1.112e+04 (5.34e+03 5.78e+03)
              Est.  stn bbox = 1.218e+04 (5.84e+03 6.34e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1600.6M
Iteration  7: Total net bbox = 1.185e+04 (5.82e+03 6.03e+03)
              Est.  stn bbox = 1.289e+04 (6.29e+03 6.60e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1601.6M
Iteration  8: Total net bbox = 1.215e+04 (5.99e+03 6.16e+03)
              Est.  stn bbox = 1.317e+04 (6.44e+03 6.73e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1602.6M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  9: Total net bbox = 1.269e+04 (6.58e+03 6.11e+03)
              Est.  stn bbox = 1.375e+04 (7.06e+03 6.68e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1603.6M
Iteration 10: Total net bbox = 1.269e+04 (6.58e+03 6.11e+03)
              Est.  stn bbox = 1.375e+04 (7.06e+03 6.68e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1603.6M
*** cost = 1.269e+04 (6.58e+03 6.11e+03) (cpu for global=0:00:00.4) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:27 mem=1603.6M) ***
Total net bbox length = 1.285e+04 (6.655e+03 6.190e+03) (ext = 3.726e+03)
Move report: Detail placement moves 286 insts, mean move: 3.03 um, max move: 28.58 um 
	Max move on inst (g5359): (77.77, 58.65) --> (91.08, 73.92)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1603.6MB
Summary Report:
Instances move: 286 (out of 286 movable)
Instances flipped: 0
Mean displacement: 3.03 um
Max displacement: 28.58 um (Instance: g5359) (77.7725, 58.645) -> (91.08, 73.92)
	Length: 8 sites, height: 1 rows, site name: tsm3site, cell type: XNOR2X1
Total net bbox length = 1.208e+04 (5.801e+03 6.278e+03) (ext = 3.760e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1603.6MB
*** Finished refinePlace (0:01:27 mem=1603.6M) ***
*** End of Placement (cpu=0:00:01.2, real=0:00:01.0, mem=1603.6M) ***
default core: bins with density > 0.750 = 22.22 % ( 2 / 9 )
Density distribution unevenness ratio = 4.869%
*** Free Virtual Timing Model ...(mem=1603.6M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 702 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 17930
[NR-eGR] #PG Blockages       : 702
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 561 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 561 net(s) in layer range [1, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.62% H + 0.12% V. EstWL: 1.251936e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-15)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total                0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1584.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1584.57 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1584.57 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1584.57 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1584.57 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 7.342150e+02um, number of vias: 1282
[NR-eGR] Metal2  (2V) length: 5.897360e+03um, number of vias: 897
[NR-eGR] Metal3  (3H) length: 5.327495e+03um, number of vias: 114
[NR-eGR] Metal4  (4V) length: 1.158360e+03um, number of vias: 15
[NR-eGR] Metal5  (5H) length: 2.518000e+02um, number of vias: 4
[NR-eGR] Metal6  (6V) length: 8.960000e+00um, number of vias: 0
[NR-eGR] Total length: 1.337819e+04um, number of vias: 2312
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1540.6M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1540.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
ERROR     IMPSP-281           43  Physical library for inst '%s' of cell t...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          8  Found use of '%s'. This will continue to...
*** Message Summary: 12 warning(s), 43 error(s)

<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 150 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#9 (mem=1546.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.4 mem=1546.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.4 mem=1546.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 466 (83.1%) nets
3		: 35 (6.2%) nets
4     -	14	: 56 (10.0%) nets
15    -	39	: 2 (0.4%) nets
40    -	79	: 2 (0.4%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**ERROR: (IMPSP-281):	Physical library for inst 'alert_reg' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'attempts_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'current_code_reg[31]' of cell type 'SDFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type SDFFRHQX8. 
Input the .lef library for cell type SDFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[2]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[3]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[4]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[5]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[9]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[10]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[11]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[12]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[13]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[16]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[17]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[18]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5111' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5113' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5114' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5118' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**WARN: (EMS-27):	Message (IMPSP-281) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#std cell=479 (150 fixed + 329 movable) #buf cell=0 #inv cell=75 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=561 #term=1441 #term/net=2.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=134
stdCell: 436 single + 0 double + 43 multi
Total standard cell length = 2.2691 (mm), area = 0.0114 (mm^2)
Average module density = 0.767.
Density for the design = 0.767.
       = stdcell_area 3138 sites (10438 um^2) / alloc_area 4091 sites (13607 um^2).
Pin Density = 0.2853.
            = total # of pins 1441 / total area 5050.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.234e+04 (5.97e+03 6.37e+03)
              Est.  stn bbox = 1.274e+04 (6.20e+03 6.54e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
Iteration  2: Total net bbox = 1.234e+04 (5.97e+03 6.37e+03)
              Est.  stn bbox = 1.274e+04 (6.20e+03 6.54e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
Iteration  3: Total net bbox = 1.007e+04 (4.90e+03 5.18e+03)
              Est.  stn bbox = 1.100e+04 (5.37e+03 5.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
Active setup views:
    WORST
Iteration  4: Total net bbox = 1.062e+04 (5.19e+03 5.43e+03)
              Est.  stn bbox = 1.162e+04 (5.70e+03 5.92e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
Iteration  5: Total net bbox = 1.077e+04 (5.33e+03 5.44e+03)
              Est.  stn bbox = 1.181e+04 (5.87e+03 5.94e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.1M
Iteration  6: Total net bbox = 1.115e+04 (5.47e+03 5.68e+03)
              Est.  stn bbox = 1.222e+04 (6.01e+03 6.21e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1557.1M
Iteration  7: Total net bbox = 1.190e+04 (5.97e+03 5.93e+03)
              Est.  stn bbox = 1.294e+04 (6.48e+03 6.46e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1558.1M
Iteration  8: Total net bbox = 1.217e+04 (6.00e+03 6.18e+03)
              Est.  stn bbox = 1.320e+04 (6.49e+03 6.71e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1559.1M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  9: Total net bbox = 1.297e+04 (6.93e+03 6.05e+03)
              Est.  stn bbox = 1.402e+04 (7.44e+03 6.58e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1560.1M
Iteration 10: Total net bbox = 1.297e+04 (6.93e+03 6.05e+03)
              Est.  stn bbox = 1.402e+04 (7.44e+03 6.58e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1560.1M
*** cost = 1.297e+04 (6.93e+03 6.05e+03) (cpu for global=0:00:00.4) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:33 mem=1560.1M) ***
Total net bbox length = 1.313e+04 (7.011e+03 6.120e+03) (ext = 3.440e+03)
Move report: Detail placement moves 286 insts, mean move: 2.84 um, max move: 21.59 um 
	Max move on inst (SUB_TC_OP_4_g2151): (97.53, 66.80) --> (116.16, 63.84)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1560.1MB
Summary Report:
Instances move: 286 (out of 286 movable)
Instances flipped: 0
Mean displacement: 2.84 um
Max displacement: 21.59 um (Instance: SUB_TC_OP_4_g2151) (97.5315, 66.798) -> (116.16, 63.84)
	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
Total net bbox length = 1.206e+04 (5.915e+03 6.146e+03) (ext = 3.446e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1560.1MB
*** Finished refinePlace (0:01:33 mem=1560.1M) ***
*** End of Placement (cpu=0:00:00.9, real=0:00:01.0, mem=1560.1M) ***
default core: bins with density > 0.750 = 11.11 % ( 1 / 9 )
Density distribution unevenness ratio = 4.753%
*** Free Virtual Timing Model ...(mem=1560.1M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 702 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 17930
[NR-eGR] #PG Blockages       : 702
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 561 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 561 net(s) in layer range [1, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.57% H + 0.00% V. EstWL: 1.258992e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-15)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total                0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1550.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1550.61 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1550.61 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1550.61 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1550.61 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 7.007700e+02um, number of vias: 1293
[NR-eGR] Metal2  (2V) length: 5.850600e+03um, number of vias: 947
[NR-eGR] Metal3  (3H) length: 5.413330e+03um, number of vias: 119
[NR-eGR] Metal4  (4V) length: 1.093680e+03um, number of vias: 24
[NR-eGR] Metal5  (5H) length: 4.145850e+02um, number of vias: 6
[NR-eGR] Metal6  (6V) length: 4.676000e+01um, number of vias: 0
[NR-eGR] Total length: 1.351973e+04um, number of vias: 2389
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1544.6M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1544.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
ERROR     IMPSP-281           43  Physical library for inst '%s' of cell t...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          8  Found use of '%s'. This will continue to...
*** Message Summary: 12 warning(s), 43 error(s)

<CMD> setLayerPreference node_inst -isVisible 1
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> setLayerPreference node_inst -isVisible 1
<CMD> setLayerPreference node_inst -isVisible 0
<CMD> win off
