###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =          132   # Number of REFb commands
num_ref_cmds                   =            0   # Number of REF commands
num_ondemand_pres              =           42   # Number of ondemend PRE commands
num_cycles                     =      1000000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =            0   # Number of read row buffer hits
num_reads_done                 =            1   # Number of read requests issued
num_write_cmds                 =         4096   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =         4096   # Number of read requests issued
num_write_row_hits             =         4030   # Number of write row buffer hits
num_read_cmds                  =            0   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           67   # Number of ACT commands
num_pre_cmds                   =           67   # Number of PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =       175234   # Cyles of rank active rank.0
rank_active_cycles.1           =       183143   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       824766   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       816857   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           46   # Write cmd latency (cycles)
write_latency[40-59]           =           52   # Write cmd latency (cycles)
write_latency[60-79]           =           53   # Write cmd latency (cycles)
write_latency[80-99]           =           32   # Write cmd latency (cycles)
write_latency[100-119]         =           73   # Write cmd latency (cycles)
write_latency[120-139]         =           39   # Write cmd latency (cycles)
write_latency[140-159]         =          561   # Write cmd latency (cycles)
write_latency[160-179]         =           99   # Write cmd latency (cycles)
write_latency[180-199]         =          212   # Write cmd latency (cycles)
write_latency[200-]            =         2929   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3521   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          476   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           56   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           32   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =      -532224   # Refresh-bank energy
write_energy                   =  2.84688e+07   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =            0   # Read energy
act_energy                     =  1.81382e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.34602e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.33311e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  3.95328e+07   # Active standby energy rank.0
act_stb_energy.1               =  4.13171e+07   # Active standby energy rank.1
average_read_latency           =            1   # Average read request latency (cycles)
average_power                  =      378.513   # Average power (mW)
total_energy                   =  3.78513e+08   # Total energy (pJ)
average_interarrival           =      15.6039   # Average request interarrival latency (cycles)
average_bandwidth              =     0.631827   # Average bandwidth
