{
  "design": {
    "design_info": {
      "boundary_crc": "0xB94C96EE38CED78E",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../project_2.gen/sources_1/bd/swerv_soc",
      "name": "swerv_soc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "swerv_wrapper_verilog_0": "",
      "axi2wb_intcon_wrapper_0": "",
      "wb_gpio_wrapper_0": "",
      "bootrom_wrapper_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "axi_gpio_0": "",
      "wb_uart_wrapper_0": "",
      "xlconcat_0": "",
      "syscon_wrapper_0": "",
      "PWM_w_Int_v1_0_0": "",
      "Display_0": "",
      "axi_iic_0": "",
      "wb_spi_wrapper_0": "",
      "ptc_wrapper_0": "",
      "VGA_v1_0_0": ""
    },
    "interface_ports": {
      "ram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "swerv_soc_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "6",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "auto_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "const_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "ram",
        "port_maps": {
          "WLAST": {
            "physical_name": "ram_wlast",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "ram_bready",
            "direction": "O"
          },
          "AWLEN": {
            "physical_name": "ram_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "ram_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "ram_awready",
            "direction": "I"
          },
          "ARBURST": {
            "physical_name": "ram_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "ram_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "ram_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "ram_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "ram_rvalid",
            "direction": "I"
          },
          "ARLOCK": {
            "physical_name": "ram_arlock",
            "direction": "O"
          },
          "AWID": {
            "physical_name": "ram_awid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "ram_rlast",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "ram_arid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "ram_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "ram_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "ram_wstrb",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "ram_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BID": {
            "physical_name": "ram_bid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "ram_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "ram_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "ram_rdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "ram_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "ram_bvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "ram_rready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "ram_awvalid",
            "direction": "O"
          },
          "ARREGION": {
            "physical_name": "ram_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "ram_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "ram_wdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "ram_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RID": {
            "physical_name": "ram_rid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "ram_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "ram_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "ram_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "ram_arready",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "ram_wvalid",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "ram_arvalid",
            "direction": "O"
          },
          "AWLOCK": {
            "physical_name": "ram_awlock",
            "direction": "O"
          },
          "AWBURST": {
            "physical_name": "ram_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "temp_sensor": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "temp_sensor_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "temp_sensor_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "temp_sensor_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "temp_sensor_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "temp_sensor_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "temp_sensor_sda_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "dmi_hard_reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "dmi_reg_addr_0": {
        "direction": "I",
        "left": "6",
        "right": "0"
      },
      "dmi_reg_en_0": {
        "direction": "I"
      },
      "dmi_reg_rdata_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "dmi_reg_wdata_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "dmi_reg_wr_en_0": {
        "direction": "I"
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "bidir": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "ram",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "rst_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "swerv_soc_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "i_ram_init_done_0": {
        "direction": "I"
      },
      "i_ram_init_error_0": {
        "direction": "I"
      },
      "o_led": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "i_sw": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "i_uart_rx": {
        "direction": "I"
      },
      "o_uart_tx": {
        "direction": "O"
      },
      "PWMs": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "AN": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "Digits_Bits": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "o_accel_sclk": {
        "direction": "O"
      },
      "o_accel_cs_n": {
        "direction": "O"
      },
      "o_accel_mosi": {
        "direction": "O"
      },
      "i_accel_miso": {
        "direction": "I"
      },
      "vga": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "v_sync": {
        "direction": "O"
      },
      "h_sync": {
        "direction": "O"
      }
    },
    "components": {
      "swerv_wrapper_verilog_0": {
        "vlnv": "xilinx.com:user:swerv_wrapper_verilog:1.0",
        "xci_name": "swerv_soc_swerv_wrapper_verilog_0_0",
        "xci_path": "ip\\swerv_soc_swerv_wrapper_verilog_0_0\\swerv_soc_swerv_wrapper_verilog_0_0.xci",
        "inst_hier_path": "swerv_wrapper_verilog_0",
        "interface_ports": {
          "ifu_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ifu_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "lsu_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "lsu_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "sb_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "sb_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "ifu_axi": {
              "range": "4G",
              "width": "32"
            },
            "lsu_axi": {
              "range": "4G",
              "width": "32"
            },
            "sb_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi2wb_intcon_wrapper_0": {
        "vlnv": "xilinx.com:user:axi2wb_intcon_wrapper:1.0",
        "xci_name": "swerv_soc_axi2wb_intcon_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_axi2wb_intcon_wrapper_0_0\\swerv_soc_axi2wb_intcon_wrapper_0_0.xci",
        "inst_hier_path": "axi2wb_intcon_wrapper_0",
        "interface_ports": {
          "o_ram_axi4": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "o_ram_axi4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "o_user_axi4": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "o_user_axi4",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "o_ram_axi4": {
              "range": "4G",
              "width": "32"
            },
            "o_user_axi4": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "wb_gpio_wrapper_0": {
        "vlnv": "xilinx.com:user:wb_gpio_wrapper:1.0",
        "xci_name": "swerv_soc_wb_gpio_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_wb_gpio_wrapper_0_0\\swerv_soc_wb_gpio_wrapper_0_0.xci",
        "inst_hier_path": "wb_gpio_wrapper_0"
      },
      "bootrom_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:bootrom_wrapper:1.0",
        "xci_name": "swerv_soc_bootrom_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_bootrom_wrapper_0_0\\swerv_soc_bootrom_wrapper_0_0.xci",
        "inst_hier_path": "bootrom_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bootrom_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "swerv_soc_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_rst": {
            "type": "rst",
            "direction": "I"
          },
          "i_wb_adr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_wb_dat": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_wb_sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_wb_we": {
            "direction": "I"
          },
          "i_wb_cyc": {
            "direction": "I"
          },
          "i_wb_stb": {
            "direction": "I"
          },
          "o_wb_ack": {
            "direction": "O"
          },
          "o_wb_rdt": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\swerv_soc_axi_interconnect_0_0\\swerv_soc_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "swerv_soc_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "swerv_soc_xbar_0",
            "xci_path": "ip\\swerv_soc_xbar_0\\swerv_soc_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "swerv_soc_auto_ds_0",
                "xci_path": "ip\\swerv_soc_auto_ds_0\\swerv_soc_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "swerv_soc_auto_pc_0",
                "xci_path": "ip\\swerv_soc_auto_pc_0\\swerv_soc_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "swerv_soc_axi_gpio_0_0",
        "xci_path": "ip\\swerv_soc_axi_gpio_0_0\\swerv_soc_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "wb_uart_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:wb_uart_wrapper:1.0",
        "xci_name": "swerv_soc_wb_uart_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_wb_uart_wrapper_0_0\\swerv_soc_wb_uart_wrapper_0_0.xci",
        "inst_hier_path": "wb_uart_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "wb_uart_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "wb_clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "swerv_soc_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "wb_rst_i": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "wb_adr_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wb_dat_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wb_dat_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wb_we_i": {
            "direction": "I"
          },
          "wb_stb_i": {
            "direction": "I"
          },
          "wb_cyc_i": {
            "direction": "I"
          },
          "wb_sel_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "wb_ack_o": {
            "direction": "O"
          },
          "i_uart_rx": {
            "direction": "I"
          },
          "o_uart_tx": {
            "direction": "O"
          },
          "uart_irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "swerv_soc_xlconcat_0_0",
        "xci_path": "ip\\swerv_soc_xlconcat_0_0\\swerv_soc_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "syscon_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:syscon_wrapper:1.0",
        "xci_name": "swerv_soc_syscon_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_syscon_wrapper_0_0\\swerv_soc_syscon_wrapper_0_0.xci",
        "inst_hier_path": "syscon_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "syscon_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "swerv_soc_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "i_rst": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_irq": {
            "type": "intr",
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "ptc_irq": {
            "type": "intr",
            "direction": "I",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "o_timer_irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "o_sw_irq3": {
            "direction": "O"
          },
          "o_sw_irq4": {
            "direction": "O"
          },
          "i_ram_init_done": {
            "direction": "I"
          },
          "i_ram_init_error": {
            "direction": "I"
          },
          "o_nmi_vec": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o_nmi_int": {
            "direction": "O"
          },
          "i_wb_adr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_wb_dat": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "i_wb_sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_wb_we": {
            "direction": "I"
          },
          "i_wb_cyc": {
            "direction": "I"
          },
          "i_wb_stb": {
            "direction": "I"
          },
          "o_wb_rdt": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "o_wb_ack": {
            "direction": "O"
          },
          "AN": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "Digits_Bits": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "PWM_w_Int_v1_0_0": {
        "vlnv": "xilinx.com:user:PWM_w_Int_v1_0:1.0",
        "xci_name": "swerv_soc_PWM_w_Int_v1_0_0_0",
        "xci_path": "ip\\swerv_soc_PWM_w_Int_v1_0_0_0\\swerv_soc_PWM_w_Int_v1_0_0_0.xci",
        "inst_hier_path": "PWM_w_Int_v1_0_0",
        "interface_ports": {
          "s00_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s00_axi"
          }
        }
      },
      "Display_0": {
        "vlnv": "xilinx.com:user:Display:1.0",
        "xci_name": "swerv_soc_Display_0_0",
        "xci_path": "ip\\swerv_soc_Display_0_0\\swerv_soc_Display_0_0.xci",
        "inst_hier_path": "Display_0",
        "interface_ports": {
          "s00_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s00_axi"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "swerv_soc_axi_iic_0_0",
        "xci_path": "ip\\swerv_soc_axi_iic_0_0\\swerv_soc_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0"
      },
      "wb_spi_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:wb_spi_wrapper:1.0",
        "xci_name": "swerv_soc_wb_spi_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_wb_spi_wrapper_0_0\\swerv_soc_wb_spi_wrapper_0_0.xci",
        "inst_hier_path": "wb_spi_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "wb_spi_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "wb_clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "swerv_soc_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "wb_rst_i": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "wb_adr_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wb_dat_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wb_dat_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wb_we_i": {
            "direction": "I"
          },
          "wb_stb_i": {
            "direction": "I"
          },
          "wb_cyc_i": {
            "direction": "I"
          },
          "wb_sel_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "wb_ack_o": {
            "direction": "O"
          },
          "o_accel_sclk": {
            "direction": "O"
          },
          "o_accel_cs_n": {
            "direction": "O"
          },
          "o_accel_mosi": {
            "direction": "O"
          },
          "i_accel_miso": {
            "direction": "I"
          },
          "spi_irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "ptc_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:ptc_wrapper:1.0",
        "xci_name": "swerv_soc_ptc_wrapper_0_0",
        "xci_path": "ip\\swerv_soc_ptc_wrapper_0_0\\swerv_soc_ptc_wrapper_0_0.xci",
        "inst_hier_path": "ptc_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ptc_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "wb_clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "swerv_soc_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "wb_rst_i": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "wb_cyc_i": {
            "direction": "I"
          },
          "wb_adr_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wb_dat_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wb_sel_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "wb_we_i": {
            "direction": "I"
          },
          "wb_stb_i": {
            "direction": "I"
          },
          "wb_dat_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wb_ack_o": {
            "direction": "O"
          },
          "wb_err_o": {
            "direction": "O"
          },
          "wb_inta_o": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "VGA_v1_0_0": {
        "vlnv": "xilinx.com:user:VGA_v1_0:1.0",
        "xci_name": "swerv_soc_VGA_v1_0_0_0",
        "xci_path": "ip\\swerv_soc_VGA_v1_0_0_0\\swerv_soc_VGA_v1_0_0_0.xci",
        "inst_hier_path": "VGA_v1_0_0",
        "interface_ports": {
          "s00_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s00_axi"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "axi2wb_intcon_wrapper_0/o_user_axi4"
        ]
      },
      "axi2wb_intcon_wrapper_0_o_ram_axi4": {
        "interface_ports": [
          "ram",
          "axi2wb_intcon_wrapper_0/o_ram_axi4"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "temp_sensor",
          "axi_iic_0/IIC"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "PWM_w_Int_v1_0_0/s00_axi",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "Display_0/s00_axi",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "VGA_v1_0_0/s00_axi"
        ]
      },
      "swerv_wrapper_verilog_0_ifu_axi": {
        "interface_ports": [
          "swerv_wrapper_verilog_0/ifu_axi",
          "axi2wb_intcon_wrapper_0/i_ifu_axi4"
        ]
      },
      "swerv_wrapper_verilog_0_lsu_axi": {
        "interface_ports": [
          "swerv_wrapper_verilog_0/lsu_axi",
          "axi2wb_intcon_wrapper_0/i_lsu_axi4"
        ]
      },
      "swerv_wrapper_verilog_0_sb_axi": {
        "interface_ports": [
          "swerv_wrapper_verilog_0/sb_axi",
          "axi2wb_intcon_wrapper_0/i_sb_axi4"
        ]
      }
    },
    "nets": {
      "Display_0_AN": {
        "ports": [
          "Display_0/AN",
          "AN"
        ]
      },
      "Display_0_Digits_Bits": {
        "ports": [
          "Display_0/Digits_Bits",
          "Digits_Bits"
        ]
      },
      "PWM_w_Int_v1_0_0_Interrupt_out": {
        "ports": [
          "PWM_w_Int_v1_0_0/Interrupt_out",
          "xlconcat_0/In1"
        ]
      },
      "PWM_w_Int_v1_0_0_LEDs": {
        "ports": [
          "PWM_w_Int_v1_0_0/LEDs",
          "PWMs"
        ]
      },
      "VGA_v1_0_0_h_sync": {
        "ports": [
          "VGA_v1_0_0/h_sync",
          "h_sync"
        ]
      },
      "VGA_v1_0_0_v_sync": {
        "ports": [
          "VGA_v1_0_0/v_sync",
          "v_sync"
        ]
      },
      "VGA_v1_0_0_vga": {
        "ports": [
          "VGA_v1_0_0/vga",
          "vga"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_adr_o",
          "wb_gpio_wrapper_0/wb_adr_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_cyc_o",
          "wb_gpio_wrapper_0/wb_cyc_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_dat_o",
          "wb_gpio_wrapper_0/wb_dat_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_sel_o",
          "wb_gpio_wrapper_0/wb_sel_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_stb_o",
          "wb_gpio_wrapper_0/wb_stb_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_gpio_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_gpio_we_o",
          "wb_gpio_wrapper_0/wb_we_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_ptc_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_ptc_adr_o",
          "ptc_wrapper_0/wb_adr_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_ptc_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_ptc_cyc_o",
          "ptc_wrapper_0/wb_cyc_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_ptc_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_ptc_dat_o",
          "ptc_wrapper_0/wb_dat_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_ptc_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_ptc_sel_o",
          "ptc_wrapper_0/wb_sel_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_ptc_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_ptc_stb_o",
          "ptc_wrapper_0/wb_stb_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_ptc_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_ptc_we_o",
          "ptc_wrapper_0/wb_we_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_adr_o",
          "bootrom_wrapper_0/i_wb_adr"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_cyc_o",
          "bootrom_wrapper_0/i_wb_cyc"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_dat_o",
          "bootrom_wrapper_0/i_wb_dat"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_sel_o",
          "bootrom_wrapper_0/i_wb_sel"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_stb_o",
          "bootrom_wrapper_0/i_wb_stb"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_rom_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_rom_we_o",
          "bootrom_wrapper_0/i_wb_we"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_spi_accel_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_spi_accel_adr_o",
          "wb_spi_wrapper_0/wb_adr_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_spi_accel_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_spi_accel_cyc_o",
          "wb_spi_wrapper_0/wb_cyc_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_spi_accel_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_spi_accel_dat_o",
          "wb_spi_wrapper_0/wb_dat_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_spi_accel_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_spi_accel_sel_o",
          "wb_spi_wrapper_0/wb_sel_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_spi_accel_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_spi_accel_stb_o",
          "wb_spi_wrapper_0/wb_stb_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_spi_accel_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_spi_accel_we_o",
          "wb_spi_wrapper_0/wb_we_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_adr_o",
          "syscon_wrapper_0/i_wb_adr"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_cyc_o",
          "syscon_wrapper_0/i_wb_cyc"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_dat_o",
          "syscon_wrapper_0/i_wb_dat"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_sel_o",
          "syscon_wrapper_0/i_wb_sel"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_stb_o",
          "syscon_wrapper_0/i_wb_stb"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_sys_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_sys_we_o",
          "syscon_wrapper_0/i_wb_we"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_adr_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_adr_o",
          "wb_uart_wrapper_0/wb_adr_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_cyc_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_cyc_o",
          "wb_uart_wrapper_0/wb_cyc_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_dat_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_dat_o",
          "wb_uart_wrapper_0/wb_dat_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_sel_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_sel_o",
          "wb_uart_wrapper_0/wb_sel_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_stb_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_stb_o",
          "wb_uart_wrapper_0/wb_stb_i"
        ]
      },
      "axi2wb_intcon_wrapper_0_wb_uart_we_o": {
        "ports": [
          "axi2wb_intcon_wrapper_0/wb_uart_we_o",
          "wb_uart_wrapper_0/wb_we_i"
        ]
      },
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_gpio_0/ip2intc_irpt",
          "syscon_wrapper_0/gpio_irq"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "xlconcat_0/In5"
        ]
      },
      "bootrom_wrapper_0_o_wb_ack": {
        "ports": [
          "bootrom_wrapper_0/o_wb_ack",
          "axi2wb_intcon_wrapper_0/wb_rom_ack_i"
        ]
      },
      "bootrom_wrapper_0_o_wb_rdt": {
        "ports": [
          "bootrom_wrapper_0/o_wb_rdt",
          "axi2wb_intcon_wrapper_0/wb_rom_dat_i"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "swerv_wrapper_verilog_0/clk",
          "wb_gpio_wrapper_0/wb_clk_i",
          "axi2wb_intcon_wrapper_0/clk_i_wrapper",
          "bootrom_wrapper_0/i_clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "wb_uart_wrapper_0/wb_clk_i",
          "axi_interconnect_0/M01_ACLK",
          "syscon_wrapper_0/i_clk",
          "PWM_w_Int_v1_0_0/s00_axi_aclk",
          "Display_0/s00_axi_aclk",
          "axi_interconnect_0/M02_ACLK",
          "wb_spi_wrapper_0/wb_clk_i",
          "axi_iic_0/s_axi_aclk",
          "axi_interconnect_0/M03_ACLK",
          "ptc_wrapper_0/wb_clk_i",
          "axi_interconnect_0/M04_ACLK",
          "VGA_v1_0_0/s00_axi_aclk"
        ]
      },
      "dmi_hard_reset_0_1": {
        "ports": [
          "dmi_hard_reset_0",
          "swerv_wrapper_verilog_0/dmi_hard_reset"
        ]
      },
      "dmi_reg_addr_0_1": {
        "ports": [
          "dmi_reg_addr_0",
          "swerv_wrapper_verilog_0/dmi_reg_addr"
        ]
      },
      "dmi_reg_en_0_1": {
        "ports": [
          "dmi_reg_en_0",
          "swerv_wrapper_verilog_0/dmi_reg_en"
        ]
      },
      "dmi_reg_wdata_0_1": {
        "ports": [
          "dmi_reg_wdata_0",
          "swerv_wrapper_verilog_0/dmi_reg_wdata"
        ]
      },
      "dmi_reg_wr_en_0_1": {
        "ports": [
          "dmi_reg_wr_en_0",
          "swerv_wrapper_verilog_0/dmi_reg_wr_en"
        ]
      },
      "i_accel_miso_0_1": {
        "ports": [
          "i_accel_miso",
          "wb_spi_wrapper_0/i_accel_miso"
        ]
      },
      "i_ram_init_done_0_1": {
        "ports": [
          "i_ram_init_done_0",
          "syscon_wrapper_0/i_ram_init_done"
        ]
      },
      "i_ram_init_error_0_1": {
        "ports": [
          "i_ram_init_error_0",
          "syscon_wrapper_0/i_ram_init_error"
        ]
      },
      "i_sw": {
        "ports": [
          "i_sw",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "i_uart_rx_0_1": {
        "ports": [
          "i_uart_rx",
          "wb_uart_wrapper_0/i_uart_rx"
        ]
      },
      "o_led": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "o_led"
        ]
      },
      "ptc_wrapper_0_wb_ack_o": {
        "ports": [
          "ptc_wrapper_0/wb_ack_o",
          "axi2wb_intcon_wrapper_0/wb_ptc_ack_i"
        ]
      },
      "ptc_wrapper_0_wb_dat_o": {
        "ports": [
          "ptc_wrapper_0/wb_dat_o",
          "axi2wb_intcon_wrapper_0/wb_ptc_dat_i"
        ]
      },
      "ptc_wrapper_0_wb_err_o": {
        "ports": [
          "ptc_wrapper_0/wb_err_o",
          "axi2wb_intcon_wrapper_0/wb_ptc_err_i"
        ]
      },
      "ptc_wrapper_0_wb_inta_o": {
        "ports": [
          "ptc_wrapper_0/wb_inta_o",
          "syscon_wrapper_0/ptc_irq"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst_0",
          "swerv_wrapper_verilog_0/rst",
          "wb_gpio_wrapper_0/wb_rst_i",
          "axi2wb_intcon_wrapper_0/rst_ni_wrapper",
          "bootrom_wrapper_0/i_rst",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "wb_uart_wrapper_0/wb_rst_i",
          "axi_interconnect_0/M01_ARESETN",
          "syscon_wrapper_0/i_rst",
          "PWM_w_Int_v1_0_0/s00_axi_aresetn",
          "Display_0/s00_axi_aresetn",
          "axi_interconnect_0/M02_ARESETN",
          "wb_spi_wrapper_0/wb_rst_i",
          "axi_iic_0/s_axi_aresetn",
          "axi_interconnect_0/M03_ARESETN",
          "ptc_wrapper_0/wb_rst_i",
          "axi_interconnect_0/M04_ARESETN",
          "VGA_v1_0_0/s00_axi_aresetn"
        ]
      },
      "swerv_wrapper_verilog_0_dmi_reg_rdata": {
        "ports": [
          "swerv_wrapper_verilog_0/dmi_reg_rdata",
          "dmi_reg_rdata_0"
        ]
      },
      "syscon_wrapper_0_o_nmi_int": {
        "ports": [
          "syscon_wrapper_0/o_nmi_int",
          "swerv_wrapper_verilog_0/nmi_int"
        ]
      },
      "syscon_wrapper_0_o_nmi_vec": {
        "ports": [
          "syscon_wrapper_0/o_nmi_vec",
          "swerv_wrapper_verilog_0/nmi_vec"
        ]
      },
      "syscon_wrapper_0_o_sw_irq3": {
        "ports": [
          "syscon_wrapper_0/o_sw_irq3",
          "xlconcat_0/In2"
        ]
      },
      "syscon_wrapper_0_o_sw_irq4": {
        "ports": [
          "syscon_wrapper_0/o_sw_irq4",
          "xlconcat_0/In3"
        ]
      },
      "syscon_wrapper_0_o_timer_irq": {
        "ports": [
          "syscon_wrapper_0/o_timer_irq",
          "swerv_wrapper_verilog_0/timer_int"
        ]
      },
      "syscon_wrapper_0_o_wb_ack": {
        "ports": [
          "syscon_wrapper_0/o_wb_ack",
          "axi2wb_intcon_wrapper_0/wb_sys_ack_i"
        ]
      },
      "syscon_wrapper_0_o_wb_rdt": {
        "ports": [
          "syscon_wrapper_0/o_wb_rdt",
          "axi2wb_intcon_wrapper_0/wb_sys_dat_i"
        ]
      },
      "wb_gpio_wrapper_0_bidir": {
        "ports": [
          "wb_gpio_wrapper_0/bidir",
          "bidir"
        ]
      },
      "wb_gpio_wrapper_0_wb_ack_o": {
        "ports": [
          "wb_gpio_wrapper_0/wb_ack_o",
          "axi2wb_intcon_wrapper_0/wb_gpio_ack_i"
        ]
      },
      "wb_gpio_wrapper_0_wb_dat_o": {
        "ports": [
          "wb_gpio_wrapper_0/wb_dat_o",
          "axi2wb_intcon_wrapper_0/wb_gpio_dat_i"
        ]
      },
      "wb_gpio_wrapper_0_wb_err_o": {
        "ports": [
          "wb_gpio_wrapper_0/wb_err_o",
          "axi2wb_intcon_wrapper_0/wb_gpio_err_i"
        ]
      },
      "wb_spi_wrapper_0_o_accel_cs_n": {
        "ports": [
          "wb_spi_wrapper_0/o_accel_cs_n",
          "o_accel_cs_n"
        ]
      },
      "wb_spi_wrapper_0_o_accel_mosi": {
        "ports": [
          "wb_spi_wrapper_0/o_accel_mosi",
          "o_accel_mosi"
        ]
      },
      "wb_spi_wrapper_0_o_accel_sclk": {
        "ports": [
          "wb_spi_wrapper_0/o_accel_sclk",
          "o_accel_sclk"
        ]
      },
      "wb_spi_wrapper_0_spi_irq": {
        "ports": [
          "wb_spi_wrapper_0/spi_irq",
          "xlconcat_0/In4"
        ]
      },
      "wb_spi_wrapper_0_wb_ack_o": {
        "ports": [
          "wb_spi_wrapper_0/wb_ack_o",
          "axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i"
        ]
      },
      "wb_spi_wrapper_0_wb_dat_o": {
        "ports": [
          "wb_spi_wrapper_0/wb_dat_o",
          "axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i"
        ]
      },
      "wb_uart_wrapper_0_o_uart_tx": {
        "ports": [
          "wb_uart_wrapper_0/o_uart_tx",
          "o_uart_tx"
        ]
      },
      "wb_uart_wrapper_0_uart_irq": {
        "ports": [
          "wb_uart_wrapper_0/uart_irq",
          "xlconcat_0/In0"
        ]
      },
      "wb_uart_wrapper_0_wb_ack_o": {
        "ports": [
          "wb_uart_wrapper_0/wb_ack_o",
          "axi2wb_intcon_wrapper_0/wb_uart_ack_i"
        ]
      },
      "wb_uart_wrapper_0_wb_dat_o": {
        "ports": [
          "wb_uart_wrapper_0/wb_dat_o",
          "axi2wb_intcon_wrapper_0/wb_uart_dat_i"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "swerv_wrapper_verilog_0/extintsrc_req"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "ram": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/swerv_wrapper_verilog_0": {
        "address_spaces": {
          "ifu_axi": {
            "segments": {
              "SEG_axi2wb_intcon_wrapper_0_reg0": {
                "address_block": "/axi2wb_intcon_wrapper_0/i_ifu_axi4/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          },
          "lsu_axi": {
            "segments": {
              "SEG_axi2wb_intcon_wrapper_0_reg0": {
                "address_block": "/axi2wb_intcon_wrapper_0/i_lsu_axi4/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          },
          "sb_axi": {
            "segments": {
              "SEG_axi2wb_intcon_wrapper_0_reg0": {
                "address_block": "/axi2wb_intcon_wrapper_0/i_sb_axi4/reg0",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/axi2wb_intcon_wrapper_0": {
        "address_spaces": {
          "o_ram_axi4": {
            "segments": {
              "SEG_ram_Reg": {
                "address_block": "/ram/Reg",
                "offset": "0x00000000",
                "range": "128M"
              }
            }
          },
          "o_user_axi4": {
            "segments": {
              "SEG_Display_0_reg0": {
                "address_block": "/Display_0/s00_axi/reg0",
                "offset": "0x80120000",
                "range": "64K"
              },
              "SEG_PWM_w_Int_v1_0_0_reg0": {
                "address_block": "/PWM_w_Int_v1_0_0/s00_axi/reg0",
                "offset": "0x80140000",
                "range": "64K"
              },
              "SEG_VGA_v1_0_0_reg0": {
                "address_block": "/VGA_v1_0_0/s00_axi/reg0",
                "offset": "0x80180000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x80100000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x80160000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}