library verilog;
use verilog.vl_types.all;
entity adder_package is
end adder_package;
