$date
	Sun Oct 23 02:51:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#858500
b10001 !
1"
#858502
b10001 &
b10001 %
1$
#858503
0"
#858506
b110100 &
b110100 %
#858510
b11010 &
b11010 %
#858514
b1101 &
b1101 %
#858518
b101000 &
b101000 %
#858522
b10100 &
b10100 %
#858526
b1010 &
b1010 %
#858530
b101 &
b101 %
#858534
b10000 &
b10000 %
#858538
b1000 &
b1000 %
#858542
b100 &
b100 %
#858546
b10 &
b10 %
#858550
b1 &
1#
b1 %
#858554
b0 &
b0 %
0#
0$
#1819726
b1111 &
b1111 %
1$
b1111 !
1"
#1819727
0"
#1819730
b101110 &
b101110 %
#1819734
b10111 &
b10111 %
#1819738
b1000110 &
b1000110 %
#1819742
b100011 &
b100011 %
#1819746
b1101010 &
b1101010 %
#1819750
b110101 &
b110101 %
#1819754
b10100000 &
b10100000 %
#1819758
b1010000 &
b1010000 %
#1819762
b101000 &
b101000 %
#1819766
b10100 &
b10100 %
#1819770
b1010 &
b1010 %
#1819774
b101 &
b101 %
#1819778
b10000 &
b10000 %
#1819782
b1000 &
b1000 %
#1819786
b100 &
b100 %
#1819790
b10 &
b10 %
#1819794
b1 &
b1 %
1#
#1819798
b0 &
0#
b0 %
0$
#2847898
b10 &
b10 %
1$
b10 !
1"
#2847899
0"
#2847902
b1 &
1#
b1 %
#2847906
b0 &
b0 %
0#
0$
#4500012
