---
course_id: 6-111-introductory-digital-systems-laboratory-spring-2006
layout: course_section
menu:
  leftnav:
    identifier: bee2f61aa2f77ee111c847fac4eade6c
    name: Calendar
    weight: 20
title: Calendar
type: course
uid: bee2f61aa2f77ee111c847fac4eade6c

---

The calendar below provides information on the course's lecture (L), recitation (R), quiz (Q), conference sessions (C) and project (P) sessions.

The last lecture or recitation is delivered 5 weeks before the end of the semester; after that date, class time is spent entirely on the final project.

| SES # | Topics | KEY DATES |
| --- | --- | --- |
| L1 | Introduction |  {{< br >}}{{< br >}} Lab 1 out {{< br >}}{{< br >}} Problem set 1 out {{< br >}}{{< br >}}  |
| L2 | Combinational logic |  |
| L3 | Introduction to Verilog® - combinational logic |  |
| L4 | Sequential building blocks |  |
| L5 | Simple sequential circuits and Verilog® |  |
| L6 | Finite-state machines and synchronization |  {{< br >}}{{< br >}} Problem set 1 due {{< br >}}{{< br >}} Problem set 2 out {{< br >}}{{< br >}}  |
| L7 | Memory basics and timing |  {{< br >}}{{< br >}} Lab 1 checkoff and report due {{< br >}}{{< br >}} Lab 2 (Traffic light FSM) out {{< br >}}{{< br >}}  |
| R1 | FSM examples, Verilog® lab 2 discussion |  |
| L8-L9 | Arithmetic structures |  |
| R2 | More FSM, memory, arithmetic |  {{< br >}}{{< br >}} Problem set 2 due {{< br >}}{{< br >}} Problem set 3 out {{< br >}}{{< br >}}  |
| L10 | Analog building blocks | Lab 2 checkoff |
| L11 | System integration issues and major/minor FSM |  {{< br >}}{{< br >}} Lab 2 report due {{< br >}}{{< br >}} Lab 3 (Memory tester) out {{< br >}}{{< br >}}  |
| R3 | VGA timing generation, block RAM/ROM |  |
| L12 | Reconfigurable logic architecture |  |
| L13 | Video | Problem set 3 due |
| Q1 | Quiz review |  {{< br >}}{{< br >}} Lab 3 (Memory tester) checkoff - No detailed report due (see lab for details) {{< br >}}{{< br >}} Lab 4 (Pong game) out {{< br >}}{{< br >}}  |
| Q2 | Quiz |  |
| L14 | Project kickoff |  {{< br >}}{{< br >}} Formation of project teams {{< br >}}{{< br >}} Lab 4 intermediate checkoff (not graded) due two days after Ses #L14 {{< br >}}{{< br >}}  |
| L15 | LSI integration and performance transformations |  |
| L16 | Power dissipation in digital systems |  {{< br >}}{{< br >}} Lab 4 checkoff due two days after Ses #L16 {{< br >}}{{< br >}} Project abstracts due five days after Ses #L16 {{< br >}}{{< br >}} Lab 4 report due five days after Ses #L16 {{< br >}}{{< br >}}  |
| C1 | Proposal conference with TAs | Bring project proposals for the proposal conference |
| C2 | Proposal conference with TAs |  {{< br >}}{{< br >}} Lab 2 revised report due nine days after Ses #L16 (part of CIM) {{< br >}}{{< br >}} Bring project proposals for the proposal conference {{< br >}}{{< br >}}  |
| P1-P2 | Block diagram conference with TAs |  |
| P3 | Project design presentation |  |
| P4 | Project design presentation (cont.) |  |
| P5 | Project design presentation (cont.) |  |
| P6 | Project design presentation (cont.) | Customized project checklist due (groups + staff) |
| P7-P11 | Implement/Debug |  |
| P12 | Implement/Debug (cont.) |  {{< br >}}{{< br >}} Final project demonstrations and video taping due {{< br >}}{{< br >}} Final project report due three days after Ses #P12 {{< br >}}{{< br >}}