INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/at_lab/at_lab.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_multiplier_64pt
INFO: [VRFC 10-311] analyzing module butterfly_radix4
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module multiplier_15bits
INFO: [VRFC 10-311] analyzing module multiplier_15bits_0
INFO: [VRFC 10-311] analyzing module multiplier_15bits_1
INFO: [VRFC 10-311] analyzing module multiplier_15bits_2
INFO: [VRFC 10-311] analyzing module stage_1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
