module fibtb;

	// Inputs
	reg clock;
	reg reset;

	// Outputs
	wire [31:0] value;

	// Instantiate the Unit Under Test (UUT)
	fibonacci uut (
		.clock(clock), 
		.reset(reset), 
		.value(value)
	);

	initial
	begin
	reset=1;
	#10 reset=0;
	end
	initial
	begin
	clock=0;
	forever
	#10 clock=~clock;
	end
	 initial
	 begin
	 #500 $finish;
	 end
      
endmodule

