module low_trans_test(sysclk,datatx,snd_clk,datarx,refclk,cnt,rst_n,recover_clk,datareg,lock_n);
input clk;
input [9:0]datarx;
input rst_n;
input recover_clk;
input lock_n;

output reg [9:0]datatx;
output reg [15:0]cnt;
output snd_clk;
output refclk;
output reg [9:0]datareg;
assign refclk=clk;
assign snd_clk=clk;

always@(posedge clk or negedge rst_n)
begin
	if(~rst_n) datatx<=10'd1;
	else if(datatx==10'd62) datatx<=10'd1;
	else datatx<=datatx+10'd1;
end

reg [9:0]datarx_reg;
reg [9:0]datarx_reg1;
always@(posedge clk)
begin	
	datarx_reg1<=datarx;
	datarx_reg<=datarx_reg1;
end

always@(posedge clk)
begin
	if(datarx_reg==10'd62) datareg<=10'd1;
	else if(datareg==10'd62) datareg<=10'd1;
	else datareg<=datareg+10'd1;
end

always@(posedge clk)
begin
	if((datareg!=datarx_reg))
		cnt<=cnt+16'd1;
	else 
		cnt<=cnt;
end

endmodule 