<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_l2_3_load_171', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_l2_3'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:46.696+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_l2_1_load_169', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_l2_1'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:33.347+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_l2_2_load_167', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_l2_2'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:33.132+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('data_l2_0_load_165', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_l2_0'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:32.916+0900" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('output_l1_2_addr_2_write_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_l1_2'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:32.372+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.406+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.300+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.299+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.298+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.296+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.295+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.293+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.291+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.289+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.287+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.285+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.283+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.282+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.280+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.279+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.278+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.277+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.275+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.274+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.273+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.272+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.272+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.271+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.270+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.270+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.269+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.269+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.268+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.260+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.259+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.258+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.257+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.256+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.254+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.253+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.252+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[1]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.251+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[0]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.250+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[3]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.249+0900" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_l1[2]' (Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26)." projectName="Systolic_Array_PCNN_based" solutionName="solution1" date="2022-01-09T13:24:24.247+0900" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
