

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
21 gated/generated clock tree(s) driving 14457 clock pin(s) of sequential element(s)
0 instances converted, 14457 sequential instances remain driven by gated/generated clocks

======================================================================================= Non-Gated/Non-Generated Clocks =======================================================================================
Clock Tree ID     Driving Element                                                               Drive Element Type           Fanout     Sample Instance                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0022       COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                        17         COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.count[0]
@K:CKID0023       REF_CLK_0                                                                     clock definition on port     1          CCC_C0_0.CCC_C0_0.pll_inst_0                                          
==============================================================================================================================================================================================================
================================================================================================================================================ Gated/Generated Clocks =================================================================================================================================================
Clock Tree ID     Driving Element                                                                 Drive Element Type     Fanout     Sample Instance                                                                                                          Explanation                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       DDR3_0_0.CCC_0.pll_inst_0                                                       PLL                    9698       DDR3_0_0.DDRPHY_BLK_0.DFN1_CMD                                                                                           No gated clock conversion method for cell cell:ACG4.DFN1    
@K:CKID0002       CCC_C0_0.CCC_C0_0.pll_inst_0                                                    PLL                    4418       scheduler_0.writepointer[1]                                                                                              No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0003       DDR3_0_0.CCC_0.hs_io_clk_11                                                     HS_IO_CLK              55         DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL                                                                     No gated clock conversion method for cell cell:work.LANECTRL
@K:CKID0004       DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL                            LANECTRL               26         DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0                                                                                   No gated clock conversion method for cell cell:work.IOD     
@K:CKID0005       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                    LANECTRL               10         DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0                                                                   No gated clock conversion method for cell cell:work.IOD     
@K:CKID0006       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                    LANECTRL               10         DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0                                                                   No gated clock conversion method for cell cell:work.IOD     
@K:CKID0007       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                    LANECTRL               9          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0                                                                             No gated clock conversion method for cell cell:work.IOD     
@K:CKID0008       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                    LANECTRL               9          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0                                                                             No gated clock conversion method for cell cell:work.IOD     
@K:CKID0009       DDR3_0_0.CCC_0.hs_io_clk_15                                                     HS_IO_CLK              2          DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                                                             No gated clock conversion method for cell cell:work.LANECTRL
@K:CKID0010       DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_ROTATE[0]      SLE                    1          DDR3_0_0.CCC_0.pll_inst_0                                                                                                No gated clock conversion method for cell cell:work.PLL     
@K:CKID0011       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                    LANECTRL               1          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0                                                                             No gated clock conversion method for cell cell:work.IOD     
@K:CKID0012       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                    LANECTRL               1          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0                                                                             No gated clock conversion method for cell cell:work.IOD     
@K:CKID0013       scheduler_0.un1_triger_reg123_2                                                 CFG2                   1          scheduler_0.un1_triger_reg123_12_rs                                                                                      No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0014       scheduler_0.un1_triger_reg123_8                                                 CFG2                   1          scheduler_0.un1_triger_reg123_10_rs                                                                                      No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0015       scheduler_0.un1_triger_reg123_11                                                CFG2                   1          scheduler_0.un1_triger_reg123_15_rs                                                                                      No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0016       scheduler_0.un1_triger_reg123_9                                                 CFG2                   1          scheduler_0.un1_triger_reg123_7_rs                                                                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0017       scheduler_0.un1_triger_reg123                                                   CFG2                   1          scheduler_0.un1_triger_reg123_5_rs                                                                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0018       scheduler_0.un1_triger_reg123_3                                                 CFG2                   1          scheduler_0.un1_triger_reg123_1_rs                                                                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0019       scheduler_0.un1_triger_reg123_6                                                 CFG2                   1          scheduler_0.un1_triger_reg123_4_rs                                                                                       No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0020       scheduler_0.un1_triger_reg123_13                                                CFG2                   1          scheduler_0.un1_triger_reg123_14_rs                                                                                      No gated clock conversion method for cell cell:ACG4.SLE     
@K:CKID0021       COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK_0     CFG4                   209        MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem_fifoMem_ram1_[29]     No gated clock conversion method for cell cell:ACG4.SLE     
=========================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

