

================================================================
== Vivado HLS Report for 'pooling2d_cl_1'
================================================================
* Date:           Wed Apr 10 00:28:09 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.657 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3847|     3847| 19.235 us | 19.235 us |  3847|  3847|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3845|     3845|         3|          1|          1|  3844|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     706|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      68|    -|
|Memory           |        0|      -|     256|     256|    -|
|Multiplexer      |        -|      -|       -|     189|    -|
|Register         |        -|      -|     367|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     623|    1219|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |myproject_axi_muxkbM_U86  |myproject_axi_muxkbM  |        0|      0|  0|  17|    0|
    |myproject_axi_muxkbM_U87  |myproject_axi_muxkbM  |        0|      0|  0|  17|    0|
    |myproject_axi_muxkbM_U88  |myproject_axi_muxkbM  |        0|      0|  0|  17|    0|
    |myproject_axi_muxkbM_U89  |myproject_axi_muxkbM  |        0|      0|  0|  17|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |Total                     |                      |        0|      0|  0|  68|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_7_U  |pooling2d_cl_1_limb6  |        0|  64|  64|    0|    62|    6|     1|          372|
    |line_buffer_Array_V_6_U  |pooling2d_cl_1_limb6  |        0|  64|  64|    0|    62|    6|     1|          372|
    |line_buffer_Array_V_5_U  |pooling2d_cl_1_limb6  |        0|  64|  64|    0|    62|    6|     1|          372|
    |line_buffer_Array_V_4_U  |pooling2d_cl_1_limb6  |        0|  64|  64|    0|    62|    6|     1|          372|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                      |        0| 256| 256|    0|   248|   24|     4|         1488|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_704_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_716_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_654_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_666_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_272_p2               |     +    |      0|  0|  19|          12|           1|
    |and_ln191_1_fu_460_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_2_fu_466_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_454_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_242                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_267                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_271                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_748                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op152         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op19          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_642_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_978_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_1_fu_548_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_592_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_510_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_765_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_554_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_836_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_598_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_907_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_636_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_504_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln191_1_fu_428_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln191_2_fu_438_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln191_3_fu_448_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln191_fu_418_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln212_fu_648_p2              |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln216_fu_698_p2              |   icmp   |      0|  0|  20|          32|           6|
    |icmp_ln241_fu_266_p2              |   icmp   |      0|  0|  13|          12|           9|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_722_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_672_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln65_10_fu_890_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_11_fu_895_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_12_fu_902_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_14_fu_961_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_15_fu_966_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln65_16_fu_973_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_753_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln65_4_fu_760_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_819_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_7_fu_824_p3           |  select  |      0|  0|   3|           1|           2|
    |select_ln65_8_fu_831_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_748_p3             |  select  |      0|  0|  16|           1|          16|
    |tmp_1_fu_995_p5                   |  select  |      0|  0|   2|           1|           2|
    |tmp_7_fu_782_p5                   |  select  |      0|  0|   2|           1|           2|
    |tmp_8_fu_853_p5                   |  select  |      0|  0|   2|           1|           2|
    |tmp_9_fu_924_p5                   |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 706|         570|         384|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_255  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_1_load                   |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_244                       |   9|          2|   12|         24|
    |pX_1                                         |   9|          2|   32|         64|
    |pY_1                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX_1                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 189|         41|  185|        404|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |and_ln191_2_reg_1035                         |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_255  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_255  |  32|   0|   32|          0|
    |icmp_ln1496_10_reg_1177                      |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_1099                       |   1|   0|    1|          0|
    |icmp_ln1496_2_reg_1135                       |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_1069                       |   1|   0|    1|          0|
    |icmp_ln1496_5_reg_1105                       |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_1141                       |   1|   0|    1|          0|
    |icmp_ln1496_9_reg_1171                       |   1|   0|    1|          0|
    |icmp_ln1496_reg_1063                         |   1|   0|    1|          0|
    |icmp_ln212_reg_1183                          |   1|   0|    1|          0|
    |icmp_ln241_reg_1026                          |   1|   0|    1|          0|
    |indvar_flatten_reg_244                       |  12|   0|   12|          0|
    |kernel_data_V_2_12                           |   6|   0|    6|          0|
    |kernel_data_V_2_13                           |   6|   0|    6|          0|
    |kernel_data_V_2_14                           |   6|   0|    6|          0|
    |kernel_data_V_2_15                           |   6|   0|    6|          0|
    |kernel_data_V_2_4                            |   6|   0|    6|          0|
    |kernel_data_V_2_5                            |   6|   0|    6|          0|
    |kernel_data_V_2_6                            |   6|   0|    6|          0|
    |kernel_data_V_2_7                            |   6|   0|    6|          0|
    |pX_1                                         |  32|   0|   32|          0|
    |pY_1                                         |  32|   0|   32|          0|
    |pool_window_0_V_2_reg_1075                   |   6|   0|   16|         10|
    |pool_window_0_V_4_reg_1111                   |   6|   0|   16|         10|
    |pool_window_0_V_6_reg_1147                   |   6|   0|   16|         10|
    |pool_window_0_V_reg_1039                     |   6|   0|   16|         10|
    |pool_window_1_V_2_reg_1081                   |   6|   0|   16|         10|
    |pool_window_1_V_4_reg_1117                   |   6|   0|   16|         10|
    |pool_window_1_V_6_reg_1153                   |   6|   0|   16|         10|
    |pool_window_1_V_reg_1045                     |   6|   0|   16|         10|
    |pool_window_2_V_2_reg_1087                   |   6|   0|   16|         10|
    |pool_window_2_V_4_reg_1123                   |   6|   0|   16|         10|
    |pool_window_2_V_6_reg_1159                   |   6|   0|   16|         10|
    |pool_window_2_V_reg_1051                     |   6|   0|   16|         10|
    |pool_window_3_V_2_reg_1093                   |   6|   0|   16|         10|
    |pool_window_3_V_4_reg_1129                   |   6|   0|   16|         10|
    |pool_window_3_V_6_reg_1165                   |   6|   0|   16|         10|
    |pool_window_3_V_reg_1057                     |   6|   0|   16|         10|
    |sX_1                                         |  32|   0|   32|          0|
    |sY_1                                         |  32|   0|   32|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 367|   0|  527|        160|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|start_full_n             |  in |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|start_out                | out |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|start_write              | out |    1| ap_ctrl_hs |  pooling2d_cl.1 | return value |
|data_V_data_0_V_dout     |  in |    6|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_1_V_dout     |  in |    6|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_2_V_dout     |  in |    6|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_3_V_dout     |  in |    6|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  | data_V_data_3_V |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

