-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
-- Date        : Tue Jan 13 17:57:56 2015
-- Host        : USER-SS5ICG809G running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               f:/onets_7030_4x_ref_ofshw/onets_7030_4x_ref_ofshw.srcs/sources_1/ip/axis_intercon_421/axis_intercon_421_funcsim.vhdl
-- Design      : axis_intercon_421
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z030sbg485-2
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_arb_rr is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy_ns : out STD_LOGIC;
    busy_ns_0 : out STD_LOGIC;
    busy_ns_1 : out STD_LOGIC;
    busy_ns_2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 19 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 18 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    areset_r : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    axis_empty_3 : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    axis_empty_2 : in STD_LOGIC;
    axis_empty_0 : in STD_LOGIC;
    axis_empty_1 : in STD_LOGIC;
    axis_empty : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
end axis_intercon_421axis_interconnect_v1_1_arb_rr;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_arb_rr is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal arb_busy_ns : STD_LOGIC;
  signal arb_busy_r : STD_LOGIC;
  signal arb_req_rot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal arb_sel_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal arb_sel_r0 : STD_LOGIC;
  signal barrel_cntr_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42\ : STD_LOGIC;
  signal \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43\ : STD_LOGIC;
  signal n_0_arb_busy_r_i_6 : STD_LOGIC;
  signal \n_0_arb_gnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_arb_gnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_arb_gnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_arb_gnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_arb_gnt_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_arb_gnt_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_arb_sel_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_arb_sel_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_cntr[0]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_cntr[1]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_cntr_reg[0]\ : STD_LOGIC;
  signal \n_0_barrel_cntr_reg[1]\ : STD_LOGIC;
  signal port_priority_ns : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of arb_busy_r_i_6 : label is "soft_lutpair76";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \barrel_cntr[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \barrel_cntr[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \barrel_cntr[1]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \busy_r[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \busy_r[0]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \busy_r[0]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \busy_r[0]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \busy_r[0]_i_1__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \busy_r[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4\ : label is "soft_lutpair76";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O6 <= \^o6\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(12),
      I1 => I11(12),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(12),
      I5 => I13(12),
      O => DIADI(12)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(11),
      I1 => I11(11),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(11),
      I5 => I13(11),
      O => DIADI(11)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(10),
      I1 => I11(10),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(10),
      I5 => I13(10),
      O => DIADI(10)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(9),
      I1 => I11(9),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(9),
      I5 => I13(9),
      O => DIADI(9)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(8),
      I1 => I11(8),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(8),
      I5 => I13(8),
      O => DIADI(8)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(7),
      I1 => I11(7),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(7),
      I5 => I13(7),
      O => DIADI(7)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(6),
      I1 => I11(6),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(6),
      I5 => I13(6),
      O => DIADI(6)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(5),
      I1 => I11(5),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(5),
      I5 => I13(5),
      O => DIADI(5)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(4),
      I1 => I11(4),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(4),
      I5 => I13(4),
      O => DIADI(4)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(3),
      I1 => I11(3),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(3),
      I5 => I13(3),
      O => DIADI(3)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
    port map (
      I0 => I1,
      I1 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42\,
      I2 => Q(3),
      I3 => \^o1\,
      I4 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43\,
      I5 => p_2_out,
      O => O5
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(2),
      I1 => I11(2),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(2),
      I5 => I13(2),
      O => DIADI(2)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(1),
      I1 => I11(1),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(1),
      I5 => I13(1),
      O => DIADI(1)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(0),
      I1 => I11(0),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(0),
      I5 => I13(0),
      O => DIADI(0)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(38),
      I1 => I11(38),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(38),
      I5 => I13(38),
      O => DIBDI(18)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(37),
      I1 => I11(37),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(37),
      I5 => I13(37),
      O => DIBDI(17)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(36),
      I1 => I11(36),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(36),
      I5 => I13(36),
      O => DIBDI(16)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(35),
      I1 => I11(35),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(35),
      I5 => I13(35),
      O => DIBDI(15)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(34),
      I1 => I11(34),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(34),
      I5 => I13(34),
      O => DIBDI(14)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(33),
      I1 => I11(33),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(33),
      I5 => I13(33),
      O => DIBDI(13)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(32),
      I1 => I11(32),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(32),
      I5 => I13(32),
      O => DIBDI(12)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(19),
      I1 => I11(19),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(19),
      I5 => I13(19),
      O => DIADI(19)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(31),
      I1 => I11(31),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(31),
      I5 => I13(31),
      O => DIBDI(11)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(30),
      I1 => I11(30),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(30),
      I5 => I13(30),
      O => DIBDI(10)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(29),
      I1 => I11(29),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(29),
      I5 => I13(29),
      O => DIBDI(9)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(28),
      I1 => I11(28),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(28),
      I5 => I13(28),
      O => DIBDI(8)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(27),
      I1 => I11(27),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(27),
      I5 => I13(27),
      O => DIBDI(7)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(26),
      I1 => I11(26),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(26),
      I5 => I13(26),
      O => DIBDI(6)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(25),
      I1 => I11(25),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(25),
      I5 => I13(25),
      O => DIBDI(5)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(24),
      I1 => I11(24),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(24),
      I5 => I13(24),
      O => DIBDI(4)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(23),
      I1 => I11(23),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(23),
      I5 => I13(23),
      O => DIBDI(3)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(22),
      I1 => I11(22),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(22),
      I5 => I13(22),
      O => DIBDI(2)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(18),
      I1 => I11(18),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(18),
      I5 => I13(18),
      O => DIADI(18)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(21),
      I1 => I11(21),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(21),
      I5 => I13(21),
      O => DIBDI(1)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(20),
      I1 => I11(20),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(20),
      I5 => I13(20),
      O => DIBDI(0)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^o2\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^o3\,
      I4 => Q(1),
      I5 => \^o4\,
      O => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
    port map (
      I0 => axis_empty_2,
      I1 => axis_empty_0,
      I2 => arb_sel_i(0),
      I3 => axis_empty_1,
      I4 => arb_sel_i(1),
      I5 => axis_empty,
      O => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(17),
      I1 => I11(17),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(17),
      I5 => I13(17),
      O => DIADI(17)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(16),
      I1 => I11(16),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(16),
      I5 => I13(16),
      O => DIADI(16)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(15),
      I1 => I11(15),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(15),
      I5 => I13(15),
      O => DIADI(15)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(14),
      I1 => I11(14),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(14),
      I5 => I13(14),
      O => DIADI(14)
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFAC00ACF0AC0"
    )
    port map (
      I0 => I10(13),
      I1 => I11(13),
      I2 => arb_sel_i(1),
      I3 => arb_sel_i(0),
      I4 => I12(13),
      I5 => I13(13),
      O => DIADI(13)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
arb_busy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => I4,
      I3 => I5,
      I4 => n_0_arb_busy_r_i_6,
      I5 => arb_busy_r,
      O => arb_busy_ns
    );
arb_busy_r_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
    port map (
      I0 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43\,
      I1 => \^o1\,
      I2 => Q(3),
      I3 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42\,
      I4 => I1,
      O => n_0_arb_busy_r_i_6
    );
arb_busy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => arb_busy_ns,
      Q => arb_busy_r,
      R => areset_r
    );
\arb_gnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
    port map (
      I0 => arb_sel_r0,
      I1 => port_priority_ns(6),
      I2 => arb_req_rot(0),
      I3 => \n_0_arb_gnt_r[3]_i_4\,
      I4 => port_priority_ns(7),
      I5 => \n_0_arb_gnt_r[3]_i_5\,
      O => \n_0_arb_gnt_r[0]_i_1\
    );
\arb_gnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
    port map (
      I0 => arb_sel_r0,
      I1 => port_priority_ns(7),
      I2 => arb_req_rot(0),
      I3 => \n_0_arb_gnt_r[3]_i_5\,
      I4 => port_priority_ns(6),
      I5 => \n_0_arb_gnt_r[3]_i_4\,
      O => \n_0_arb_gnt_r[1]_i_1\
    );
\arb_gnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
    port map (
      I0 => arb_sel_r0,
      I1 => port_priority_ns(6),
      I2 => arb_req_rot(0),
      I3 => \n_0_arb_gnt_r[3]_i_4\,
      I4 => port_priority_ns(7),
      I5 => \n_0_arb_gnt_r[3]_i_5\,
      O => \n_0_arb_gnt_r[2]_i_1\
    );
\arb_gnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
    port map (
      I0 => arb_sel_r0,
      I1 => port_priority_ns(6),
      I2 => arb_req_rot(0),
      I3 => \n_0_arb_gnt_r[3]_i_4\,
      I4 => port_priority_ns(7),
      I5 => \n_0_arb_gnt_r[3]_i_5\,
      O => \n_0_arb_gnt_r[3]_i_1\
    );
\arb_gnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFE0000FFFE"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => I4,
      I3 => I5,
      I4 => arb_busy_r,
      I5 => n_0_arb_busy_r_i_6,
      O => arb_sel_r0
    );
\arb_gnt_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I3,
      I1 => I2,
      I2 => \n_0_barrel_cntr_reg[0]\,
      I3 => I5,
      I4 => \n_0_barrel_cntr_reg[1]\,
      I5 => I4,
      O => arb_req_rot(0)
    );
\arb_gnt_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => port_priority_ns(0),
      I1 => arb_req_rot(1),
      I2 => port_priority_ns(2),
      I3 => arb_req_rot(2),
      I4 => port_priority_ns(4),
      O => \n_0_arb_gnt_r[3]_i_4\
    );
\arb_gnt_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => port_priority_ns(1),
      I1 => arb_req_rot(1),
      I2 => port_priority_ns(3),
      I3 => arb_req_rot(2),
      I4 => port_priority_ns(5),
      O => \n_0_arb_gnt_r[3]_i_5\
    );
\arb_gnt_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I4,
      I1 => I5,
      I2 => \n_0_barrel_cntr_reg[0]\,
      I3 => I3,
      I4 => \n_0_barrel_cntr_reg[1]\,
      I5 => I2,
      O => arb_req_rot(1)
    );
\arb_gnt_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => \n_0_barrel_cntr_reg[0]\,
      I3 => I4,
      I4 => \n_0_barrel_cntr_reg[1]\,
      I5 => I5,
      O => arb_req_rot(2)
    );
\arb_gnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_arb_gnt_r[0]_i_1\,
      Q => \^o3\,
      R => areset_r
    );
\arb_gnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_arb_gnt_r[1]_i_1\,
      Q => \^o4\,
      R => areset_r
    );
\arb_gnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_arb_gnt_r[2]_i_1\,
      Q => \^o2\,
      R => areset_r
    );
\arb_gnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_arb_gnt_r[3]_i_1\,
      Q => \^o1\,
      R => areset_r
    );
\arb_sel_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => port_priority_ns(6),
      I1 => arb_req_rot(0),
      I2 => \n_0_arb_gnt_r[3]_i_4\,
      I3 => arb_sel_r0,
      I4 => arb_sel_i(0),
      O => \n_0_arb_sel_r[0]_i_1\
    );
\arb_sel_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => port_priority_ns(7),
      I1 => arb_req_rot(0),
      I2 => \n_0_arb_gnt_r[3]_i_5\,
      I3 => arb_sel_r0,
      I4 => arb_sel_i(1),
      O => \n_0_arb_sel_r[1]_i_1\
    );
\arb_sel_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_arb_sel_r[0]_i_1\,
      Q => arb_sel_i(0),
      R => areset_r
    );
\arb_sel_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_arb_sel_r[1]_i_1\,
      Q => arb_sel_i(1),
      R => areset_r
    );
\barrel_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_barrel_cntr_reg[0]\,
      O => \n_0_barrel_cntr[0]_i_1\
    );
\barrel_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => \^o3\,
      I3 => \^o4\,
      I4 => arb_busy_r,
      O => \n_0_barrel_cntr[1]_i_1\
    );
\barrel_cntr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_barrel_cntr_reg[1]\,
      I1 => \n_0_barrel_cntr_reg[0]\,
      O => barrel_cntr_ns(1)
    );
\barrel_cntr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => \n_0_barrel_cntr[0]_i_1\,
      Q => \n_0_barrel_cntr_reg[0]\,
      R => areset_r
    );
\barrel_cntr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => barrel_cntr_ns(1),
      Q => \n_0_barrel_cntr_reg[1]\,
      R => areset_r
    );
\busy_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => n_0_arb_busy_r_i_6,
      I1 => I6,
      I2 => \^o1\,
      O => busy_ns
    );
\busy_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => n_0_arb_busy_r_i_6,
      I1 => I7,
      I2 => \^o2\,
      O => busy_ns_0
    );
\busy_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => n_0_arb_busy_r_i_6,
      I1 => I8,
      I2 => \^o4\,
      O => busy_ns_1
    );
\busy_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => n_0_arb_busy_r_i_6,
      I1 => I9,
      I2 => \^o3\,
      O => busy_ns_2
    );
\busy_r[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o3\,
      I1 => Q(0),
      O => D(0)
    );
\busy_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o4\,
      I1 => Q(1),
      O => D(1)
    );
\busy_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => Q(2),
      O => D(2)
    );
\busy_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => areset_r,
      I1 => n_0_arb_busy_r_i_6,
      O => SR(0)
    );
\busy_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(3),
      O => D(3)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^o6\,
      I1 => axis_empty_3,
      I2 => M00_AXIS_TREADY,
      O => DI(1)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
    port map (
      I0 => \^o6\,
      I1 => axis_empty_3,
      I2 => M00_AXIS_TREADY,
      O => DI(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
    port map (
      I0 => \^o6\,
      I1 => M00_AXIS_TREADY,
      I2 => axis_empty_3,
      O => E(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
    port map (
      I0 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43\,
      I1 => \^o1\,
      I2 => Q(3),
      I3 => \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42\,
      I4 => I1,
      O => \^o6\
    );
\port_priority_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => port_priority_ns(0),
      Q => port_priority_ns(6),
      R => areset_r
    );
\port_priority_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => port_priority_ns(1),
      Q => port_priority_ns(7),
      R => areset_r
    );
\port_priority_r_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => port_priority_ns(2),
      Q => port_priority_ns(0),
      S => areset_r
    );
\port_priority_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => port_priority_ns(3),
      Q => port_priority_ns(1),
      R => areset_r
    );
\port_priority_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => port_priority_ns(4),
      Q => port_priority_ns(2),
      R => areset_r
    );
\port_priority_r_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => port_priority_ns(5),
      Q => port_priority_ns(3),
      S => areset_r
    );
\port_priority_r_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => port_priority_ns(6),
      Q => port_priority_ns(4),
      S => areset_r
    );
\port_priority_r_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => ACLK,
      CE => \n_0_barrel_cntr[1]_i_1\,
      D => port_priority_ns(7),
      Q => port_priority_ns(5),
      S => areset_r
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axisc_arb_responder is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ACLK : in STD_LOGIC
  );
end axis_intercon_421axis_interconnect_v1_1_axisc_arb_responder;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axisc_arb_responder is
  signal \<const1>\ : STD_LOGIC;
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\busy_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\busy_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\busy_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\busy_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axisc_decoder is
  port (
    S_DECODE_ERR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    areset_r : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    busy_ns : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    axis_empty_0 : in STD_LOGIC;
    S01_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
end axis_intercon_421axis_interconnect_v1_1_axisc_decoder;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axisc_decoder is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^s_decode_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  O1 <= \^o1\;
  O4 <= \^o4\;
  S_DECODE_ERR(0) <= \^s_decode_err\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
arb_busy_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => S01_ARB_REQ_SUPPRESS,
      I1 => \^o1\,
      I2 => axis_empty_0,
      I3 => I1,
      O => O2
    );
\busy_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => busy_ns,
      Q => \^o1\,
      R => areset_r
    );
decode_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \^s_decode_err\(0),
      R => areset_r
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^o4\,
      I1 => S01_AXIS_TVALID,
      I2 => I3,
      O => O8(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAFE"
    )
    port map (
      I0 => \^s_decode_err\(0),
      I1 => I1,
      I2 => Q(0),
      I3 => I2,
      I4 => axis_empty_0,
      O => \^o4\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axisc_decoder_10 is
  port (
    S_DECODE_ERR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    areset_r : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    busy_ns : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    axis_empty_2 : in STD_LOGIC;
    S03_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_axisc_decoder_10 : entity is "axis_interconnect_v1_1_axisc_decoder";
end axis_intercon_421axis_interconnect_v1_1_axisc_decoder_10;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axisc_decoder_10 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^s_decode_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  O1 <= \^o1\;
  O6 <= \^o6\;
  S_DECODE_ERR(0) <= \^s_decode_err\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
arb_busy_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => S03_ARB_REQ_SUPPRESS,
      I1 => \^o1\,
      I2 => axis_empty_2,
      I3 => I1,
      O => O2
    );
\busy_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => busy_ns,
      Q => \^o1\,
      R => areset_r
    );
decode_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \^s_decode_err\(0),
      R => areset_r
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^o6\,
      I1 => S03_AXIS_TVALID,
      I2 => I4,
      O => O10(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAFE"
    )
    port map (
      I0 => \^s_decode_err\(0),
      I1 => I1,
      I2 => Q(0),
      I3 => I2,
      I4 => axis_empty_2,
      O => \^o6\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axisc_decoder_11 is
  port (
    S_DECODE_ERR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    areset_r : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    busy_ns : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    axis_empty : in STD_LOGIC;
    S00_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    ram_full_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_axisc_decoder_11 : entity is "axis_interconnect_v1_1_axisc_decoder";
end axis_intercon_421axis_interconnect_v1_1_axisc_decoder_11;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axisc_decoder_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^s_decode_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  O1 <= \^o1\;
  O3 <= \^o3\;
  S_DECODE_ERR(0) <= \^s_decode_err\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
arb_busy_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => S00_ARB_REQ_SUPPRESS,
      I1 => \^o1\,
      I2 => axis_empty,
      I3 => I1,
      O => O2
    );
\busy_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => busy_ns,
      Q => \^o1\,
      R => areset_r
    );
decode_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \^s_decode_err\(0),
      R => areset_r
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^o3\,
      I1 => S00_AXIS_TVALID,
      I2 => ram_full_i,
      O => O7(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAFE"
    )
    port map (
      I0 => \^s_decode_err\(0),
      I1 => I1,
      I2 => Q(0),
      I3 => I2,
      I4 => axis_empty,
      O => \^o3\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axisc_decoder_12 is
  port (
    S_DECODE_ERR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    areset_r : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    busy_ns : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    axis_empty_1 : in STD_LOGIC;
    S02_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_axisc_decoder_12 : entity is "axis_interconnect_v1_1_axisc_decoder";
end axis_intercon_421axis_interconnect_v1_1_axisc_decoder_12;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axisc_decoder_12 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^s_decode_err\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  O1 <= \^o1\;
  O5 <= \^o5\;
  S_DECODE_ERR(0) <= \^s_decode_err\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
arb_busy_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => S02_ARB_REQ_SUPPRESS,
      I1 => \^o1\,
      I2 => axis_empty_1,
      I3 => I1,
      O => O2
    );
\busy_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => busy_ns,
      Q => \^o1\,
      R => areset_r
    );
decode_err_r_reg: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \^s_decode_err\(0),
      R => areset_r
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^o5\,
      I1 => S02_AXIS_TVALID,
      I2 => I3,
      O => O9(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAFE"
    )
    port map (
      I0 => \^s_decode_err\(0),
      I1 => I1,
      I2 => Q(0),
      I3 => I2,
      I4 => axis_empty_1,
      O => \^o5\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_wrapper_v6 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    stage1_eop_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_ram_rd_en_reg : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
end axis_intercon_421blk_mem_gen_prim_wrapper_v6;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_wrapper_v6 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.gstage1_eop.stage1_eop_reg_i_1__3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_1__3\ : label is "soft_lutpair98";
begin
  D(38 downto 0) <= \^d\(38 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 6) => O3(8 downto 0),
      ADDRARDADDR(5) => \<const1>\,
      ADDRARDADDR(4) => \<const1>\,
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 6) => O2(8 downto 0),
      ADDRBWRADDR(5) => \<const1>\,
      ADDRBWRADDR(4) => \<const1>\,
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => M00_AXIS_ACLK,
      CLKBWRCLK => M00_AXIS_ACLK,
      DBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28 downto 24) => mi_tdata(12 downto 8),
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20 downto 16) => mi_tdata(7 downto 3),
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12 downto 10) => mi_tdata(2 downto 0),
      DIADI(9 downto 8) => DIADI(6 downto 5),
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27 downto 24) => mi_tdata(31 downto 28),
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20 downto 16) => mi_tdata(27 downto 23),
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12 downto 8) => mi_tdata(22 downto 18),
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4 downto 0) => mi_tdata(17 downto 13),
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31) => \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28 downto 24) => \^d\(19 downto 15),
      DOADO(23) => \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21) => \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(20 downto 16) => \^d\(14 downto 10),
      DOADO(15) => \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => \^d\(9 downto 5),
      DOADO(7) => \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5) => \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(4 downto 0) => \^d\(4 downto 0),
      DOBDO(31) => \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28) => \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(27 downto 24) => \^d\(38 downto 35),
      DOBDO(23) => \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21) => \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(20 downto 16) => \^d\(34 downto 30),
      DOBDO(15) => \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => \^d\(29 downto 25),
      DOBDO(7) => \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5) => \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(4 downto 0) => \^d\(24 downto 20),
      DOPADOP(3) => \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => I2,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => I2,
      WEBWE(6) => I2,
      WEBWE(5) => I2,
      WEBWE(4) => I2,
      WEBWE(3) => I2,
      WEBWE(2) => I2,
      WEBWE(1) => I2,
      WEBWE(0) => I2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^d\(0),
      I1 => tmp_ram_rd_en_reg,
      I2 => stage1_eop_reg,
      O => stage1_eop_i
    );
\pkt_gr1.eop_at_stage2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^d\(0),
      I1 => tmp_ram_rd_en_reg,
      I2 => stage1_eop_reg,
      I3 => p_6_out,
      I4 => eop_at_stage2,
      O => O1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_wrapper_v6_117 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_prim_wrapper_v6_117 : entity is "blk_mem_gen_prim_wrapper_v6";
end axis_intercon_421blk_mem_gen_prim_wrapper_v6_117;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_wrapper_v6_117 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.gstage1_eop.stage1_eop_reg_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_1__2\ : label is "soft_lutpair18";
begin
  D(38 downto 0) <= \^d\(38 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 6) => O5(8 downto 0),
      ADDRARDADDR(5) => \<const1>\,
      ADDRARDADDR(4) => \<const1>\,
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 6) => O3(8 downto 0),
      ADDRBWRADDR(5) => \<const1>\,
      ADDRBWRADDR(4) => \<const1>\,
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28 downto 24) => S_AXIS_TDATA(12 downto 8),
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20 downto 16) => S_AXIS_TDATA(7 downto 3),
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12 downto 10) => S_AXIS_TDATA(2 downto 0),
      DIADI(9 downto 8) => DIADI(6 downto 5),
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27 downto 24) => S_AXIS_TDATA(31 downto 28),
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20 downto 16) => S_AXIS_TDATA(27 downto 23),
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12 downto 8) => S_AXIS_TDATA(22 downto 18),
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4 downto 0) => S_AXIS_TDATA(17 downto 13),
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31) => \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28 downto 24) => \^d\(19 downto 15),
      DOADO(23) => \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21) => \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(20 downto 16) => \^d\(14 downto 10),
      DOADO(15) => \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => \^d\(9 downto 5),
      DOADO(7) => \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5) => \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(4 downto 0) => \^d\(4 downto 0),
      DOBDO(31) => \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28) => \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(27 downto 24) => \^d\(38 downto 35),
      DOBDO(23) => \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21) => \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(20 downto 16) => \^d\(34 downto 30),
      DOBDO(15) => \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => \^d\(29 downto 25),
      DOBDO(7) => \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5) => \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(4 downto 0) => \^d\(24 downto 20),
      DOPADOP(3) => \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      O => stage1_eop_i
    );
\grss.ram_pkt_empty_d1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF000000B8"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      I3 => p_13_out,
      I4 => I4,
      I5 => I5,
      O => O1
    );
\pkt_gr1.eop_at_stage2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      I3 => p_6_out,
      I4 => eop_at_stage2,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_wrapper_v6_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_prim_wrapper_v6_27 : entity is "blk_mem_gen_prim_wrapper_v6";
end axis_intercon_421blk_mem_gen_prim_wrapper_v6_27;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_wrapper_v6_27 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.gstage1_eop.stage1_eop_reg_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_1\ : label is "soft_lutpair75";
begin
  D(38 downto 0) <= \^d\(38 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 6) => O5(8 downto 0),
      ADDRARDADDR(5) => \<const1>\,
      ADDRARDADDR(4) => \<const1>\,
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 6) => O3(8 downto 0),
      ADDRBWRADDR(5) => \<const1>\,
      ADDRBWRADDR(4) => \<const1>\,
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28 downto 24) => S_AXIS_TDATA(12 downto 8),
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20 downto 16) => S_AXIS_TDATA(7 downto 3),
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12 downto 10) => S_AXIS_TDATA(2 downto 0),
      DIADI(9 downto 8) => DIADI(6 downto 5),
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27 downto 24) => S_AXIS_TDATA(31 downto 28),
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20 downto 16) => S_AXIS_TDATA(27 downto 23),
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12 downto 8) => S_AXIS_TDATA(22 downto 18),
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4 downto 0) => S_AXIS_TDATA(17 downto 13),
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31) => \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28 downto 24) => \^d\(19 downto 15),
      DOADO(23) => \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21) => \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(20 downto 16) => \^d\(14 downto 10),
      DOADO(15) => \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => \^d\(9 downto 5),
      DOADO(7) => \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5) => \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(4 downto 0) => \^d\(4 downto 0),
      DOBDO(31) => \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28) => \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(27 downto 24) => \^d\(38 downto 35),
      DOBDO(23) => \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21) => \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(20 downto 16) => \^d\(34 downto 30),
      DOBDO(15) => \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => \^d\(29 downto 25),
      DOBDO(7) => \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5) => \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(4 downto 0) => \^d\(24 downto 20),
      DOPADOP(3) => \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      O => stage1_eop_i
    );
\grss.ram_pkt_empty_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF000000B8"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      I3 => p_13_out,
      I4 => I4,
      I5 => I5,
      O => O1
    );
\pkt_gr1.eop_at_stage2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      I3 => p_6_out,
      I4 => eop_at_stage2,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_wrapper_v6_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_prim_wrapper_v6_57 : entity is "blk_mem_gen_prim_wrapper_v6";
end axis_intercon_421blk_mem_gen_prim_wrapper_v6_57;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_wrapper_v6_57 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.gstage1_eop.stage1_eop_reg_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_1__0\ : label is "soft_lutpair56";
begin
  D(38 downto 0) <= \^d\(38 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 6) => O5(8 downto 0),
      ADDRARDADDR(5) => \<const1>\,
      ADDRARDADDR(4) => \<const1>\,
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 6) => O3(8 downto 0),
      ADDRBWRADDR(5) => \<const1>\,
      ADDRBWRADDR(4) => \<const1>\,
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28 downto 24) => S_AXIS_TDATA(12 downto 8),
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20 downto 16) => S_AXIS_TDATA(7 downto 3),
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12 downto 10) => S_AXIS_TDATA(2 downto 0),
      DIADI(9 downto 8) => DIADI(6 downto 5),
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27 downto 24) => S_AXIS_TDATA(31 downto 28),
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20 downto 16) => S_AXIS_TDATA(27 downto 23),
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12 downto 8) => S_AXIS_TDATA(22 downto 18),
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4 downto 0) => S_AXIS_TDATA(17 downto 13),
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31) => \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28 downto 24) => \^d\(19 downto 15),
      DOADO(23) => \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21) => \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(20 downto 16) => \^d\(14 downto 10),
      DOADO(15) => \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => \^d\(9 downto 5),
      DOADO(7) => \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5) => \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(4 downto 0) => \^d\(4 downto 0),
      DOBDO(31) => \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28) => \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(27 downto 24) => \^d\(38 downto 35),
      DOBDO(23) => \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21) => \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(20 downto 16) => \^d\(34 downto 30),
      DOBDO(15) => \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => \^d\(29 downto 25),
      DOBDO(7) => \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5) => \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(4 downto 0) => \^d\(24 downto 20),
      DOPADOP(3) => \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      O => stage1_eop_i
    );
\grss.ram_pkt_empty_d1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF000000B8"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      I3 => p_13_out,
      I4 => I4,
      I5 => I5,
      O => O1
    );
\pkt_gr1.eop_at_stage2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      I3 => p_6_out,
      I4 => eop_at_stage2,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_wrapper_v6_87 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_prim_wrapper_v6_87 : entity is "blk_mem_gen_prim_wrapper_v6";
end axis_intercon_421blk_mem_gen_prim_wrapper_v6_87;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_wrapper_v6_87 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \NO_BMM_INFO.SDP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.gstage1_eop.stage1_eop_reg_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_1__1\ : label is "soft_lutpair37";
begin
  D(38 downto 0) <= \^d\(38 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 6) => O5(8 downto 0),
      ADDRARDADDR(5) => \<const1>\,
      ADDRARDADDR(4) => \<const1>\,
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 6) => O3(8 downto 0),
      ADDRBWRADDR(5) => \<const1>\,
      ADDRBWRADDR(4) => \<const1>\,
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28 downto 24) => S_AXIS_TDATA(12 downto 8),
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20 downto 16) => S_AXIS_TDATA(7 downto 3),
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12 downto 10) => S_AXIS_TDATA(2 downto 0),
      DIADI(9 downto 8) => DIADI(6 downto 5),
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27 downto 24) => S_AXIS_TDATA(31 downto 28),
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20 downto 16) => S_AXIS_TDATA(27 downto 23),
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12 downto 8) => S_AXIS_TDATA(22 downto 18),
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4 downto 0) => S_AXIS_TDATA(17 downto 13),
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31) => \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(30) => \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(29) => \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(28 downto 24) => \^d\(19 downto 15),
      DOADO(23) => \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(22) => \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(21) => \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(20 downto 16) => \^d\(14 downto 10),
      DOADO(15) => \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(14) => \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(13) => \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(12 downto 8) => \^d\(9 downto 5),
      DOADO(7) => \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(6) => \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(5) => \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOADO(4 downto 0) => \^d\(4 downto 0),
      DOBDO(31) => \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(30) => \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(29) => \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(28) => \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(27 downto 24) => \^d\(38 downto 35),
      DOBDO(23) => \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(22) => \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(21) => \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(20 downto 16) => \^d\(34 downto 30),
      DOBDO(15) => \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(14) => \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(13) => \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(12 downto 8) => \^d\(29 downto 25),
      DOBDO(7) => \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(6) => \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(5) => \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOBDO(4 downto 0) => \^d\(24 downto 20),
      DOPADOP(3) => \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(2) => \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(1) => \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPADOP(0) => \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(3) => \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(2) => \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(1) => \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      DOPBDOP(0) => \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram\,
      ECCPARITY(7 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \<const0>\,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => WEBWE(0),
      WEBWE(6) => WEBWE(0),
      WEBWE(5) => WEBWE(0),
      WEBWE(4) => WEBWE(0),
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      O => stage1_eop_i
    );
\grss.ram_pkt_empty_d1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF000000B8"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      I3 => p_13_out,
      I4 => I4,
      I5 => I5,
      O => O1
    );
\pkt_gr1.eop_at_stage2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \^d\(0),
      I1 => I2,
      I2 => I3,
      I3 => p_6_out,
      I4 => eop_at_stage2,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
end axis_intercon_421compare;

architecture STRUCTURE of axis_intercon_421compare is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_101 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_101 : entity is "compare";
end axis_intercon_421compare_101;

architecture STRUCTURE of axis_intercon_421compare_101 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_102 is
  port (
    comp1 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_102 : entity is "compare";
end axis_intercon_421compare_102;

architecture STRUCTURE of axis_intercon_421compare_102 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I3(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_121 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_121 : entity is "compare";
end axis_intercon_421compare_121;

architecture STRUCTURE of axis_intercon_421compare_121 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_122 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_122 : entity is "compare";
end axis_intercon_421compare_122;

architecture STRUCTURE of axis_intercon_421compare_122 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_123 is
  port (
    p_0_in : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_123 : entity is "compare";
end axis_intercon_421compare_123;

architecture STRUCTURE of axis_intercon_421compare_123 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I3
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_124 is
  port (
    p_1_in : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_124 : entity is "compare";
end axis_intercon_421compare_124;

architecture STRUCTURE of axis_intercon_421compare_124 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_1_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_128 is
  port (
    p_0_in_0 : out STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_128 : entity is "compare";
end axis_intercon_421compare_128;

architecture STRUCTURE of axis_intercon_421compare_128 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I2(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in_0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_131 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_131 : entity is "compare";
end axis_intercon_421compare_131;

architecture STRUCTURE of axis_intercon_421compare_131 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_132 is
  port (
    comp1 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_132 : entity is "compare";
end axis_intercon_421compare_132;

architecture STRUCTURE of axis_intercon_421compare_132 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I3(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_3 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_3 : entity is "compare";
end axis_intercon_421compare_3;

architecture STRUCTURE of axis_intercon_421compare_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_31 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_31 : entity is "compare";
end axis_intercon_421compare_31;

architecture STRUCTURE of axis_intercon_421compare_31 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_32 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_32 : entity is "compare";
end axis_intercon_421compare_32;

architecture STRUCTURE of axis_intercon_421compare_32 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_33 is
  port (
    p_0_in : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_33 : entity is "compare";
end axis_intercon_421compare_33;

architecture STRUCTURE of axis_intercon_421compare_33 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I3
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_34 is
  port (
    p_1_in : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_34 : entity is "compare";
end axis_intercon_421compare_34;

architecture STRUCTURE of axis_intercon_421compare_34 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_1_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_38 is
  port (
    p_0_in_0 : out STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_38 : entity is "compare";
end axis_intercon_421compare_38;

architecture STRUCTURE of axis_intercon_421compare_38 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I2(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in_0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_4 is
  port (
    p_0_in : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_4 : entity is "compare";
end axis_intercon_421compare_4;

architecture STRUCTURE of axis_intercon_421compare_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I3
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_41 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_41 : entity is "compare";
end axis_intercon_421compare_41;

architecture STRUCTURE of axis_intercon_421compare_41 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_42 is
  port (
    comp1 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_42 : entity is "compare";
end axis_intercon_421compare_42;

architecture STRUCTURE of axis_intercon_421compare_42 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I3(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_5 is
  port (
    p_1_in : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_5 : entity is "compare";
end axis_intercon_421compare_5;

architecture STRUCTURE of axis_intercon_421compare_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_1_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_6 is
  port (
    p_0_in_0 : out STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_6 : entity is "compare";
end axis_intercon_421compare_6;

architecture STRUCTURE of axis_intercon_421compare_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I2(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in_0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_61 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_61 : entity is "compare";
end axis_intercon_421compare_61;

architecture STRUCTURE of axis_intercon_421compare_61 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_62 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_62 : entity is "compare";
end axis_intercon_421compare_62;

architecture STRUCTURE of axis_intercon_421compare_62 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_63 is
  port (
    p_0_in : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_63 : entity is "compare";
end axis_intercon_421compare_63;

architecture STRUCTURE of axis_intercon_421compare_63 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I3
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_64 is
  port (
    p_1_in : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_64 : entity is "compare";
end axis_intercon_421compare_64;

architecture STRUCTURE of axis_intercon_421compare_64 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_1_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_68 is
  port (
    p_0_in_0 : out STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_68 : entity is "compare";
end axis_intercon_421compare_68;

architecture STRUCTURE of axis_intercon_421compare_68 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I2(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in_0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_71 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_71 : entity is "compare";
end axis_intercon_421compare_71;

architecture STRUCTURE of axis_intercon_421compare_71 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_72 is
  port (
    comp1 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_72 : entity is "compare";
end axis_intercon_421compare_72;

architecture STRUCTURE of axis_intercon_421compare_72 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I3(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_8 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_8 : entity is "compare";
end axis_intercon_421compare_8;

architecture STRUCTURE of axis_intercon_421compare_8 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_9 is
  port (
    comp1 : out STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_9 : entity is "compare";
end axis_intercon_421compare_9;

architecture STRUCTURE of axis_intercon_421compare_9 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I3(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_91 is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_91 : entity is "compare";
end axis_intercon_421compare_91;

architecture STRUCTURE of axis_intercon_421compare_91 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I1
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_92 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_92 : entity is "compare";
end axis_intercon_421compare_92;

architecture STRUCTURE of axis_intercon_421compare_92 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I2
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_93 is
  port (
    p_0_in : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_93 : entity is "compare";
end axis_intercon_421compare_93;

architecture STRUCTURE of axis_intercon_421compare_93 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => I3
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_94 is
  port (
    p_1_in : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_94 : entity is "compare";
end axis_intercon_421compare_94;

architecture STRUCTURE of axis_intercon_421compare_94 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I1(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_1_in,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421compare_98 is
  port (
    p_0_in_0 : out STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421compare_98 : entity is "compare";
end axis_intercon_421compare_98;

architecture STRUCTURE of axis_intercon_421compare_98 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal \n_0_gmux.gm[3].gms.ms\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => lopt,
      CO(3) => \n_0_gmux.gm[3].gms.ms\,
      CO(2 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => I2(3 downto 0)
    );
\gmux.gm[0].gm1.m1_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gmux.gm[3].gms.ms\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in_0,
      CYINIT => lopt_1,
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4_GND\: unisim.vcomponents.GND
    port map (
      G => lopt_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_2_out_0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    comp0_0 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    comp1_1 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axis_intercon_421rd_bin_cntr;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr is
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gc0.count[8]_i_2__7\ : STD_LOGIC;
  signal \plusOp__12\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__7\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__7\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__7\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__7\ : label is "soft_lutpair87";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 23;
  attribute counter of \gc0.count_reg[1]\ : label is 23;
  attribute counter of \gc0.count_reg[2]\ : label is 23;
  attribute counter of \gc0.count_reg[3]\ : label is 23;
  attribute counter of \gc0.count_reg[4]\ : label is 23;
  attribute counter of \gc0.count_reg[5]\ : label is 23;
  attribute counter of \gc0.count_reg[6]\ : label is 23;
  attribute counter of \gc0.count_reg[7]\ : label is 23;
  attribute counter of \gc0.count_reg[8]\ : label is 23;
begin
  O3(7 downto 0) <= \^o3\(7 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gaf.gaf0.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCEE0CCC"
    )
    port map (
      I0 => p_0_in,
      I1 => p_12_out,
      I2 => comp1,
      I3 => p_5_out,
      I4 => I12,
      I5 => rst_full_gen_i,
      O => p_2_out_0
    );
\gc0.count[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => \plusOp__12\(0)
    );
\gc0.count[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      O => \plusOp__12\(1)
    );
\gc0.count[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      I2 => \^o3\(2),
      O => \plusOp__12\(2)
    );
\gc0.count[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      I3 => \^o3\(3),
      O => \plusOp__12\(3)
    );
\gc0.count[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      I3 => \^o3\(3),
      I4 => \^o3\(4),
      O => \plusOp__12\(4)
    );
\gc0.count[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      I3 => \^o3\(2),
      I4 => \^o3\(4),
      I5 => \^o3\(5),
      O => \plusOp__12\(5)
    );
\gc0.count[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__7\,
      I1 => \^o3\(6),
      O => \plusOp__12\(6)
    );
\gc0.count[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__7\,
      I1 => \^o3\(6),
      I2 => \^o3\(7),
      O => \plusOp__12\(7)
    );
\gc0.count[8]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \n_0_gc0.count[8]_i_2__7\,
      I2 => \^o3\(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__12\(8)
    );
\gc0.count[8]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => \n_0_gc0.count[8]_i_2__7\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(0),
      Q => \^q\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(1),
      Q => \^q\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(2),
      Q => \^q\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(3),
      Q => \^q\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(4),
      Q => \^q\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(5),
      Q => \^q\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(6),
      Q => \^q\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(7),
      Q => \^q\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      D => \plusOp__12\(0),
      PRE => I1(0),
      Q => \^o3\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__12\(1),
      Q => \^o3\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__12\(2),
      Q => \^o3\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__12\(3),
      Q => \^o3\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__12\(4),
      Q => \^o3\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__12\(5),
      Q => \^o3\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__12\(6),
      Q => \^o3\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__12\(7),
      Q => \^o3\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__12\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[4].gms.ms_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => I5(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I5(0),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I6(0),
      O => O4
    );
\gmux.gm[4].gms.ms_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I7(0),
      O => O5
    );
\gmux.gm[4].gms.ms_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I5(0),
      O => O6
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
    port map (
      I0 => comp0_0,
      I1 => p_8_out,
      I2 => p_5_out,
      I3 => comp1_1,
      I4 => I12,
      O => O2
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800F8F0F8"
    )
    port map (
      I0 => comp1,
      I1 => I12,
      I2 => p_2_out,
      I3 => p_5_out,
      I4 => comp0,
      I5 => rst_full_gen_i,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr_100 is
  port (
    p_13_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in : in STD_LOGIC;
    O1 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_bin_cntr_100 : entity is "rd_bin_cntr";
end axis_intercon_421rd_bin_cntr_100;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr_100 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc0.count[8]_i_2__4\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^p_13_out\ : STD_LOGIC;
  signal \plusOp__7\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__4\ : label is "soft_lutpair27";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 18;
  attribute counter of \gc0.count_reg[1]\ : label is 18;
  attribute counter of \gc0.count_reg[2]\ : label is 18;
  attribute counter of \gc0.count_reg[3]\ : label is 18;
  attribute counter of \gc0.count_reg[4]\ : label is 18;
  attribute counter of \gc0.count_reg[5]\ : label is 18;
  attribute counter of \gc0.count_reg[6]\ : label is 18;
  attribute counter of \gc0.count_reg[7]\ : label is 18;
  attribute counter of \gc0.count_reg[8]\ : label is 18;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  p_13_out <= \^p_13_out\;
\gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__7\(0)
    );
\gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__7\(1)
    );
\gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__7\(2)
    );
\gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__7\(3)
    );
\gc0.count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__7\(4)
    );
\gc0.count[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__7\(5)
    );
\gc0.count[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__4\,
      I1 => \^q\(6),
      O => \plusOp__7\(6)
    );
\gc0.count[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__4\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__7\(7)
    );
\gc0.count[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(6),
      I1 => \n_0_gc0.count[8]_i_2__4\,
      I2 => \^q\(7),
      I3 => p_0_out(8),
      O => \plusOp__7\(8)
    );
\gc0.count[8]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gc0.count[8]_i_2__4\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(0),
      Q => O12(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(1),
      Q => O12(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(2),
      Q => O12(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(3),
      Q => O12(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(4),
      Q => O12(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(5),
      Q => O12(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(6),
      Q => O12(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(7),
      Q => O12(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => p_0_out(8),
      Q => rd_pkt_count_i(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__7\(0),
      PRE => I4(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__7\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__7\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__7\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__7\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__7\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__7\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__7\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__7\(8),
      Q => p_0_out(8)
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pkt_count_i(8),
      I1 => I11(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(8),
      I1 => I11(0),
      O => v1_reg_0(0)
    );
\grss.ram_pkt_empty_d1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA008000"
    )
    port map (
      I0 => p_1_in,
      I1 => O1,
      I2 => p_12_out,
      I3 => I10,
      I4 => DIADI(0),
      I5 => partial_packet,
      O => \^p_13_out\
    );
\grss.ram_pkt_empty_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => \^p_13_out\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr_129 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    comp0_0 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    comp1_1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_bin_cntr_129 : entity is "rd_bin_cntr";
end axis_intercon_421rd_bin_cntr_129;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr_129 is
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gc0.count[8]_i_2__5\ : STD_LOGIC;
  signal \plusOp__9\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__5\ : label is "soft_lutpair5";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 20;
  attribute counter of \gc0.count_reg[1]\ : label is 20;
  attribute counter of \gc0.count_reg[2]\ : label is 20;
  attribute counter of \gc0.count_reg[3]\ : label is 20;
  attribute counter of \gc0.count_reg[4]\ : label is 20;
  attribute counter of \gc0.count_reg[5]\ : label is 20;
  attribute counter of \gc0.count_reg[6]\ : label is 20;
  attribute counter of \gc0.count_reg[7]\ : label is 20;
  attribute counter of \gc0.count_reg[8]\ : label is 20;
begin
  O3(7 downto 0) <= \^o3\(7 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gaf.gaf0.ram_afull_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCEE0CCC"
    )
    port map (
      I0 => p_0_in,
      I1 => p_12_out,
      I2 => comp1,
      I3 => p_5_out,
      I4 => I10,
      I5 => rst_full_gen_i,
      O => p_2_out
    );
\gc0.count[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => \plusOp__9\(0)
    );
\gc0.count[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      O => \plusOp__9\(1)
    );
\gc0.count[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      I2 => \^o3\(2),
      O => \plusOp__9\(2)
    );
\gc0.count[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      I3 => \^o3\(3),
      O => \plusOp__9\(3)
    );
\gc0.count[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      I3 => \^o3\(3),
      I4 => \^o3\(4),
      O => \plusOp__9\(4)
    );
\gc0.count[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      I3 => \^o3\(2),
      I4 => \^o3\(4),
      I5 => \^o3\(5),
      O => \plusOp__9\(5)
    );
\gc0.count[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__5\,
      I1 => \^o3\(6),
      O => \plusOp__9\(6)
    );
\gc0.count[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__5\,
      I1 => \^o3\(6),
      I2 => \^o3\(7),
      O => \plusOp__9\(7)
    );
\gc0.count[8]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \n_0_gc0.count[8]_i_2__5\,
      I2 => \^o3\(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__9\(8)
    );
\gc0.count[8]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => \n_0_gc0.count[8]_i_2__5\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(0),
      Q => \^q\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(1),
      Q => \^q\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(2),
      Q => \^q\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(3),
      Q => \^q\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(4),
      Q => \^q\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(5),
      Q => \^q\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(6),
      Q => \^q\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(7),
      Q => \^q\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      D => \plusOp__9\(0),
      PRE => I1(0),
      Q => \^o3\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__9\(1),
      Q => \^o3\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__9\(2),
      Q => \^o3\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__9\(3),
      Q => \^o3\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__9\(4),
      Q => \^o3\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__9\(5),
      Q => \^o3\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__9\(6),
      Q => \^o3\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__9\(7),
      Q => \^o3\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__9\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[4].gms.ms_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => I7(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I7(0),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I8(0),
      O => O6
    );
\gmux.gm[4].gms.ms_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I9(0),
      O => O7
    );
\gmux.gm[4].gms.ms_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I7(0),
      O => O8
    );
\ram_empty_fb_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
    port map (
      I0 => comp0_0,
      I1 => p_8_out,
      I2 => p_5_out,
      I3 => comp1_1,
      I4 => I10,
      O => O2
    );
\ram_full_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800F8F0F8"
    )
    port map (
      I0 => comp1,
      I1 => I10,
      I2 => p_2_out_0,
      I3 => p_5_out,
      I4 => comp0,
      I5 => rst_full_gen_i,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr_130 is
  port (
    p_13_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in : in STD_LOGIC;
    O1 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_bin_cntr_130 : entity is "rd_bin_cntr";
end axis_intercon_421rd_bin_cntr_130;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr_130 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc0.count[8]_i_2__6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^p_13_out\ : STD_LOGIC;
  signal \plusOp__10\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__6\ : label is "soft_lutpair8";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 21;
  attribute counter of \gc0.count_reg[1]\ : label is 21;
  attribute counter of \gc0.count_reg[2]\ : label is 21;
  attribute counter of \gc0.count_reg[3]\ : label is 21;
  attribute counter of \gc0.count_reg[4]\ : label is 21;
  attribute counter of \gc0.count_reg[5]\ : label is 21;
  attribute counter of \gc0.count_reg[6]\ : label is 21;
  attribute counter of \gc0.count_reg[7]\ : label is 21;
  attribute counter of \gc0.count_reg[8]\ : label is 21;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  p_13_out <= \^p_13_out\;
\gc0.count[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__10\(0)
    );
\gc0.count[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__10\(1)
    );
\gc0.count[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__10\(2)
    );
\gc0.count[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__10\(3)
    );
\gc0.count[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__10\(4)
    );
\gc0.count[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__10\(5)
    );
\gc0.count[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__6\,
      I1 => \^q\(6),
      O => \plusOp__10\(6)
    );
\gc0.count[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__6\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__10\(7)
    );
\gc0.count[8]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(6),
      I1 => \n_0_gc0.count[8]_i_2__6\,
      I2 => \^q\(7),
      I3 => p_0_out(8),
      O => \plusOp__10\(8)
    );
\gc0.count[8]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gc0.count[8]_i_2__6\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(0),
      Q => O12(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(1),
      Q => O12(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(2),
      Q => O12(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(3),
      Q => O12(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(4),
      Q => O12(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(5),
      Q => O12(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(6),
      Q => O12(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(7),
      Q => O12(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => p_0_out(8),
      Q => rd_pkt_count_i(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__10\(0),
      PRE => I4(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__10\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__10\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__10\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__10\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__10\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__10\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__10\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__10\(8),
      Q => p_0_out(8)
    );
\gmux.gm[4].gms.ms_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pkt_count_i(8),
      I1 => I11(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(8),
      I1 => I11(0),
      O => v1_reg_0(0)
    );
\grss.ram_pkt_empty_d1_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA008000"
    )
    port map (
      I0 => p_1_in,
      I1 => O1,
      I2 => p_12_out,
      I3 => I10,
      I4 => DIADI(0),
      I5 => partial_packet,
      O => \^p_13_out\
    );
\grss.ram_pkt_empty_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => \^p_13_out\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr_39 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    comp0_0 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    comp1_1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_bin_cntr_39 : entity is "rd_bin_cntr";
end axis_intercon_421rd_bin_cntr_39;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr_39 is
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gc0.count[8]_i_2\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair62";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 11;
  attribute counter of \gc0.count_reg[1]\ : label is 11;
  attribute counter of \gc0.count_reg[2]\ : label is 11;
  attribute counter of \gc0.count_reg[3]\ : label is 11;
  attribute counter of \gc0.count_reg[4]\ : label is 11;
  attribute counter of \gc0.count_reg[5]\ : label is 11;
  attribute counter of \gc0.count_reg[6]\ : label is 11;
  attribute counter of \gc0.count_reg[7]\ : label is 11;
  attribute counter of \gc0.count_reg[8]\ : label is 11;
begin
  O3(7 downto 0) <= \^o3\(7 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gaf.gaf0.ram_afull_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCEE0CCC"
    )
    port map (
      I0 => p_0_in,
      I1 => p_12_out,
      I2 => comp1,
      I3 => p_5_out,
      I4 => I10,
      I5 => rst_full_gen_i,
      O => p_2_out
    );
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      I2 => \^o3\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      I3 => \^o3\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      I3 => \^o3\(3),
      I4 => \^o3\(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      I3 => \^o3\(2),
      I4 => \^o3\(4),
      I5 => \^o3\(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2\,
      I1 => \^o3\(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2\,
      I1 => \^o3\(6),
      I2 => \^o3\(7),
      O => \plusOp__0\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \n_0_gc0.count[8]_i_2\,
      I2 => \^o3\(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__0\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => \n_0_gc0.count[8]_i_2\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(0),
      Q => \^q\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(1),
      Q => \^q\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(2),
      Q => \^q\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(3),
      Q => \^q\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(4),
      Q => \^q\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(5),
      Q => \^q\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(6),
      Q => \^q\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(7),
      Q => \^q\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      D => \plusOp__0\(0),
      PRE => I1(0),
      Q => \^o3\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__0\(1),
      Q => \^o3\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__0\(2),
      Q => \^o3\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__0\(3),
      Q => \^o3\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__0\(4),
      Q => \^o3\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__0\(5),
      Q => \^o3\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__0\(6),
      Q => \^o3\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__0\(7),
      Q => \^o3\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__0\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => I7(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I7(0),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I8(0),
      O => O6
    );
\gmux.gm[4].gms.ms_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I9(0),
      O => O7
    );
\gmux.gm[4].gms.ms_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I7(0),
      O => O8
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
    port map (
      I0 => comp0_0,
      I1 => p_8_out,
      I2 => p_5_out,
      I3 => comp1_1,
      I4 => I10,
      O => O2
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800F8F0F8"
    )
    port map (
      I0 => comp1,
      I1 => I10,
      I2 => p_2_out_0,
      I3 => p_5_out,
      I4 => comp0,
      I5 => rst_full_gen_i,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr_40 is
  port (
    p_13_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in : in STD_LOGIC;
    O1 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_bin_cntr_40 : entity is "rd_bin_cntr";
end axis_intercon_421rd_bin_cntr_40;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr_40 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc0.count[8]_i_2__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^p_13_out\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair65";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 12;
  attribute counter of \gc0.count_reg[1]\ : label is 12;
  attribute counter of \gc0.count_reg[2]\ : label is 12;
  attribute counter of \gc0.count_reg[3]\ : label is 12;
  attribute counter of \gc0.count_reg[4]\ : label is 12;
  attribute counter of \gc0.count_reg[5]\ : label is 12;
  attribute counter of \gc0.count_reg[6]\ : label is 12;
  attribute counter of \gc0.count_reg[7]\ : label is 12;
  attribute counter of \gc0.count_reg[8]\ : label is 12;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  p_13_out <= \^p_13_out\;
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__1\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__1\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__0\,
      I1 => \^q\(6),
      O => \plusOp__1\(6)
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__1\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(6),
      I1 => \n_0_gc0.count[8]_i_2__0\,
      I2 => \^q\(7),
      I3 => p_0_out(8),
      O => \plusOp__1\(8)
    );
\gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gc0.count[8]_i_2__0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(0),
      Q => O12(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(1),
      Q => O12(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(2),
      Q => O12(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(3),
      Q => O12(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(4),
      Q => O12(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(5),
      Q => O12(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(6),
      Q => O12(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(7),
      Q => O12(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => p_0_out(8),
      Q => rd_pkt_count_i(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__1\(0),
      PRE => I4(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__1\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__1\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__1\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__1\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__1\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__1\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__1\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__1\(8),
      Q => p_0_out(8)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pkt_count_i(8),
      I1 => I11(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(8),
      I1 => I11(0),
      O => v1_reg_0(0)
    );
\grss.ram_pkt_empty_d1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA008000"
    )
    port map (
      I0 => p_1_in,
      I1 => O1,
      I2 => p_12_out,
      I3 => I10,
      I4 => DIADI(0),
      I5 => partial_packet,
      O => \^p_13_out\
    );
\grss.ram_pkt_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => \^p_13_out\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr_69 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    comp0_0 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    comp1_1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_bin_cntr_69 : entity is "rd_bin_cntr";
end axis_intercon_421rd_bin_cntr_69;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr_69 is
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gc0.count[8]_i_2__1\ : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__1\ : label is "soft_lutpair43";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 14;
  attribute counter of \gc0.count_reg[1]\ : label is 14;
  attribute counter of \gc0.count_reg[2]\ : label is 14;
  attribute counter of \gc0.count_reg[3]\ : label is 14;
  attribute counter of \gc0.count_reg[4]\ : label is 14;
  attribute counter of \gc0.count_reg[5]\ : label is 14;
  attribute counter of \gc0.count_reg[6]\ : label is 14;
  attribute counter of \gc0.count_reg[7]\ : label is 14;
  attribute counter of \gc0.count_reg[8]\ : label is 14;
begin
  O3(7 downto 0) <= \^o3\(7 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gaf.gaf0.ram_afull_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCEE0CCC"
    )
    port map (
      I0 => p_0_in,
      I1 => p_12_out,
      I2 => comp1,
      I3 => p_5_out,
      I4 => I10,
      I5 => rst_full_gen_i,
      O => p_2_out
    );
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => \plusOp__3\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      O => \plusOp__3\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      I2 => \^o3\(2),
      O => \plusOp__3\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      I3 => \^o3\(3),
      O => \plusOp__3\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      I3 => \^o3\(3),
      I4 => \^o3\(4),
      O => \plusOp__3\(4)
    );
\gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      I3 => \^o3\(2),
      I4 => \^o3\(4),
      I5 => \^o3\(5),
      O => \plusOp__3\(5)
    );
\gc0.count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__1\,
      I1 => \^o3\(6),
      O => \plusOp__3\(6)
    );
\gc0.count[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__1\,
      I1 => \^o3\(6),
      I2 => \^o3\(7),
      O => \plusOp__3\(7)
    );
\gc0.count[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \n_0_gc0.count[8]_i_2__1\,
      I2 => \^o3\(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__3\(8)
    );
\gc0.count[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => \n_0_gc0.count[8]_i_2__1\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(0),
      Q => \^q\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(1),
      Q => \^q\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(2),
      Q => \^q\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(3),
      Q => \^q\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(4),
      Q => \^q\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(5),
      Q => \^q\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(6),
      Q => \^q\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(7),
      Q => \^q\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      D => \plusOp__3\(0),
      PRE => I1(0),
      Q => \^o3\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__3\(1),
      Q => \^o3\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__3\(2),
      Q => \^o3\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__3\(3),
      Q => \^o3\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__3\(4),
      Q => \^o3\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__3\(5),
      Q => \^o3\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__3\(6),
      Q => \^o3\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__3\(7),
      Q => \^o3\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__3\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[4].gms.ms_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I7(0),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I8(0),
      O => O6
    );
\gmux.gm[4].gms.ms_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I9(0),
      O => O7
    );
\gmux.gm[4].gms.ms_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I7(0),
      O => O8
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => I7(0),
      O => v1_reg(0)
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
    port map (
      I0 => comp0_0,
      I1 => p_8_out,
      I2 => p_5_out,
      I3 => comp1_1,
      I4 => I10,
      O => O2
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800F8F0F8"
    )
    port map (
      I0 => comp1,
      I1 => I10,
      I2 => p_2_out_0,
      I3 => p_5_out,
      I4 => comp0,
      I5 => rst_full_gen_i,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in : in STD_LOGIC;
    O1 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    stage1_eop_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_bin_cntr_7 : entity is "rd_bin_cntr";
end axis_intercon_421rd_bin_cntr_7;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc0.count[8]_i_2__8\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_13_out : STD_LOGIC;
  signal \plusOp__13\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__8\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__8\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__8\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__8\ : label is "soft_lutpair90";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 24;
  attribute counter of \gc0.count_reg[1]\ : label is 24;
  attribute counter of \gc0.count_reg[2]\ : label is 24;
  attribute counter of \gc0.count_reg[3]\ : label is 24;
  attribute counter of \gc0.count_reg[4]\ : label is 24;
  attribute counter of \gc0.count_reg[5]\ : label is 24;
  attribute counter of \gc0.count_reg[6]\ : label is 24;
  attribute counter of \gc0.count_reg[7]\ : label is 24;
  attribute counter of \gc0.count_reg[8]\ : label is 24;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__13\(0)
    );
\gc0.count[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__13\(1)
    );
\gc0.count[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__13\(2)
    );
\gc0.count[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__13\(3)
    );
\gc0.count[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__13\(4)
    );
\gc0.count[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__13\(5)
    );
\gc0.count[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__8\,
      I1 => \^q\(6),
      O => \plusOp__13\(6)
    );
\gc0.count[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__8\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__13\(7)
    );
\gc0.count[8]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(6),
      I1 => \n_0_gc0.count[8]_i_2__8\,
      I2 => \^q\(7),
      I3 => p_0_out(8),
      O => \plusOp__13\(8)
    );
\gc0.count[8]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gc0.count[8]_i_2__8\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \^q\(0),
      Q => O11(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \^q\(1),
      Q => O11(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \^q\(2),
      Q => O11(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \^q\(3),
      Q => O11(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \^q\(4),
      Q => O11(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \^q\(5),
      Q => O11(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \^q\(6),
      Q => O11(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \^q\(7),
      Q => O11(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => p_0_out(8),
      Q => rd_pkt_count_i(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => \plusOp__13\(0),
      PRE => I5(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \plusOp__13\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \plusOp__13\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \plusOp__13\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \plusOp__13\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \plusOp__13\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \plusOp__13\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \plusOp__13\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => I5(0),
      D => \plusOp__13\(8),
      Q => p_0_out(8)
    );
\gmux.gm[4].gms.ms_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pkt_count_i(8),
      I1 => I13(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(8),
      I1 => I13(0),
      O => v1_reg_0(0)
    );
\grss.ram_pkt_empty_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55045500"
    )
    port map (
      I0 => p_13_out,
      I1 => I4,
      I2 => I14,
      I3 => I2,
      I4 => stage1_eop_i,
      O => O3
    );
\grss.ram_pkt_empty_d1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA008000"
    )
    port map (
      I0 => p_1_in,
      I1 => O1,
      I2 => p_12_out,
      I3 => I12,
      I4 => DIADI(0),
      I5 => partial_packet,
      O => p_13_out
    );
\grss.ram_pkt_empty_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => p_13_out,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr_70 is
  port (
    p_13_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in : in STD_LOGIC;
    O1 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_bin_cntr_70 : entity is "rd_bin_cntr";
end axis_intercon_421rd_bin_cntr_70;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr_70 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_gc0.count[8]_i_2__2\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^p_13_out\ : STD_LOGIC;
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__2\ : label is "soft_lutpair46";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 15;
  attribute counter of \gc0.count_reg[1]\ : label is 15;
  attribute counter of \gc0.count_reg[2]\ : label is 15;
  attribute counter of \gc0.count_reg[3]\ : label is 15;
  attribute counter of \gc0.count_reg[4]\ : label is 15;
  attribute counter of \gc0.count_reg[5]\ : label is 15;
  attribute counter of \gc0.count_reg[6]\ : label is 15;
  attribute counter of \gc0.count_reg[7]\ : label is 15;
  attribute counter of \gc0.count_reg[8]\ : label is 15;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  p_13_out <= \^p_13_out\;
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__4\(3)
    );
\gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__4\(4)
    );
\gc0.count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__4\(5)
    );
\gc0.count[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__2\,
      I1 => \^q\(6),
      O => \plusOp__4\(6)
    );
\gc0.count[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__2\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__4\(7)
    );
\gc0.count[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^q\(6),
      I1 => \n_0_gc0.count[8]_i_2__2\,
      I2 => \^q\(7),
      I3 => p_0_out(8),
      O => \plusOp__4\(8)
    );
\gc0.count[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \n_0_gc0.count[8]_i_2__2\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(0),
      Q => O12(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(1),
      Q => O12(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(2),
      Q => O12(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(3),
      Q => O12(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(4),
      Q => O12(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(5),
      Q => O12(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(6),
      Q => O12(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \^q\(7),
      Q => O12(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => p_0_out(8),
      Q => rd_pkt_count_i(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__4\(0),
      PRE => I4(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__4\(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__4\(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__4\(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__4\(4),
      Q => \^q\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__4\(5),
      Q => \^q\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__4\(6),
      Q => \^q\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__4\(7),
      Q => \^q\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => I4(0),
      D => \plusOp__4\(8),
      Q => p_0_out(8)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pkt_count_i(8),
      I1 => I11(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(8),
      I1 => I11(0),
      O => v1_reg_0(0)
    );
\grss.ram_pkt_empty_d1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA008000"
    )
    port map (
      I0 => p_1_in,
      I1 => O1,
      I2 => p_12_out,
      I3 => I10,
      I4 => DIADI(0),
      I5 => partial_packet,
      O => \^p_13_out\
    );
\grss.ram_pkt_empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => \^p_13_out\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O => O2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_bin_cntr_99 is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    comp0_0 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    comp1_1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_bin_cntr_99 : entity is "rd_bin_cntr";
end axis_intercon_421rd_bin_cntr_99;

architecture STRUCTURE of axis_intercon_421rd_bin_cntr_99 is
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gc0.count[8]_i_2__3\ : STD_LOGIC;
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__3\ : label is "soft_lutpair24";
  attribute counter : integer;
  attribute counter of \gc0.count_reg[0]\ : label is 17;
  attribute counter of \gc0.count_reg[1]\ : label is 17;
  attribute counter of \gc0.count_reg[2]\ : label is 17;
  attribute counter of \gc0.count_reg[3]\ : label is 17;
  attribute counter of \gc0.count_reg[4]\ : label is 17;
  attribute counter of \gc0.count_reg[5]\ : label is 17;
  attribute counter of \gc0.count_reg[6]\ : label is 17;
  attribute counter of \gc0.count_reg[7]\ : label is 17;
  attribute counter of \gc0.count_reg[8]\ : label is 17;
begin
  O3(7 downto 0) <= \^o3\(7 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gaf.gaf0.ram_afull_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000CCEE0CCC"
    )
    port map (
      I0 => p_0_in,
      I1 => p_12_out,
      I2 => comp1,
      I3 => p_5_out,
      I4 => I10,
      I5 => rst_full_gen_i,
      O => p_2_out
    );
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => \plusOp__6\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      O => \plusOp__6\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      I2 => \^o3\(2),
      O => \plusOp__6\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(1),
      I1 => \^o3\(0),
      I2 => \^o3\(2),
      I3 => \^o3\(3),
      O => \plusOp__6\(3)
    );
\gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      I3 => \^o3\(3),
      I4 => \^o3\(4),
      O => \plusOp__6\(4)
    );
\gc0.count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      I3 => \^o3\(2),
      I4 => \^o3\(4),
      I5 => \^o3\(5),
      O => \plusOp__6\(5)
    );
\gc0.count[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__3\,
      I1 => \^o3\(6),
      O => \plusOp__6\(6)
    );
\gc0.count[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gc0.count[8]_i_2__3\,
      I1 => \^o3\(6),
      I2 => \^o3\(7),
      O => \plusOp__6\(7)
    );
\gc0.count[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \n_0_gc0.count[8]_i_2__3\,
      I2 => \^o3\(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__6\(8)
    );
\gc0.count[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \^o3\(3),
      I2 => \^o3\(1),
      I3 => \^o3\(0),
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => \n_0_gc0.count[8]_i_2__3\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(0),
      Q => \^q\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(1),
      Q => \^q\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(2),
      Q => \^q\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(3),
      Q => \^q\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(4),
      Q => \^q\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(5),
      Q => \^q\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(6),
      Q => \^q\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \^o3\(7),
      Q => \^q\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      D => \plusOp__6\(0),
      PRE => I1(0),
      Q => \^o3\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__6\(1),
      Q => \^o3\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__6\(2),
      Q => \^o3\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__6\(3),
      Q => \^o3\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__6\(4),
      Q => \^o3\(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__6\(5),
      Q => \^o3\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__6\(6),
      Q => \^o3\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__6\(7),
      Q => \^o3\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => p_5_out,
      CLR => I1(0),
      D => \plusOp__6\(8),
      Q => rd_pntr_plus1(8)
    );
\gmux.gm[4].gms.ms_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I7(0),
      O => O1
    );
\gmux.gm[4].gms.ms_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I8(0),
      O => O6
    );
\gmux.gm[4].gms.ms_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I9(0),
      O => O7
    );
\gmux.gm[4].gms.ms_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(8),
      I1 => I7(0),
      O => O8
    );
\gmux.gm[4].gms.ms_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_pntr_plus1(8),
      I1 => I7(0),
      O => v1_reg(0)
    );
\ram_empty_fb_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
    port map (
      I0 => comp0_0,
      I1 => p_8_out,
      I2 => p_5_out,
      I3 => comp1_1,
      I4 => I10,
      O => O2
    );
\ram_full_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800F8F0F8"
    )
    port map (
      I0 => comp1,
      I1 => I10,
      I2 => p_2_out_0,
      I3 => p_5_out,
      I4 => comp0,
      I5 => rst_full_gen_i,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_fwft is
  port (
    O2 : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pkt_ready_to_read : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : out STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_8_out : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
end axis_intercon_421rd_fwft;

architecture STRUCTURE of axis_intercon_421rd_fwft is
  signal \<const1>\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal p_6_out_1 : STD_LOGIC;
  signal \^pkt_ready_to_read\ : STD_LOGIC;
  signal stage1_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__4\ : label is "soft_lutpair84";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[8]_i_1__8\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[38]_i_1__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__3\ : label is "soft_lutpair84";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \grss.ram_pkt_empty_d1_i_3__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_2__3\ : label is "soft_lutpair85";
begin
  O3 <= \^o3\;
  p_5_out <= \^p_5_out\;
  pkt_ready_to_read <= \^pkt_ready_to_read\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^p_5_out\,
      I1 => p_8_out,
      O => O2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\empty_fwft_fb_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => stage1_valid,
      I2 => \^o3\,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => p_6_out_1
    );
\gc0.count_d1[8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0000000B000"
    )
    port map (
      I0 => \^o3\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => stage1_eop_reg,
      I4 => tmp_ram_rd_en_reg,
      I5 => DOADO(0),
      O => O4(0)
    );
\gc0.count_d1[8]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
    port map (
      I0 => \^o3\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => p_8_out,
      O => \^p_5_out\
    );
\goreg_bm.dout_i[38]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => \^o3\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => Q(0),
      O => E(0)
    );
\gprege2.empty_d1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABBB"
    )
    port map (
      I0 => I3,
      I1 => eop_at_stage2,
      I2 => p_3_out,
      I3 => stage1_valid,
      I4 => p_6_out_1,
      O => \^pkt_ready_to_read\
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => stage1_valid,
      I1 => \^o3\,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => \^o3\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => p_8_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001151"
    )
    port map (
      I0 => \^pkt_ready_to_read\,
      I1 => I1,
      I2 => M00_AXIS_TREADY,
      I3 => I2,
      I4 => p_6_out_1,
      O => \^o3\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => stage1_valid
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => p_3_out
    );
\grss.ram_pkt_empty_d1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
    port map (
      I0 => \^o3\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => p_0_in_0,
      O => O1
    );
\pkt_gr1.eop_at_stage2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => stage1_valid,
      I1 => curr_fwft_state(0),
      I2 => \^o3\,
      O => p_6_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_fwft_125 is
  port (
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    pkt_ready_to_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_eop : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_fwft_125 : entity is "rd_fwft";
end axis_intercon_421rd_fwft_125;

architecture STRUCTURE of axis_intercon_421rd_fwft_125 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gc0.count_d1[8]_i_2__2\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal p_6_out_1 : STD_LOGIC;
  signal \^pkt_ready_to_read\ : STD_LOGIC;
  signal stage1_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__3\ : label is "soft_lutpair1";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[8]_i_1__6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[38]_i_1__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__2\ : label is "soft_lutpair0";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_2__2\ : label is "soft_lutpair2";
begin
  O1 <= \^o1\;
  p_5_out <= \^p_5_out\;
  pkt_ready_to_read <= \^pkt_ready_to_read\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^p_5_out\,
      I1 => p_8_out,
      O => O4
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\empty_fwft_fb_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => stage1_valid,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\empty_fwft_fb_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001151"
    )
    port map (
      I0 => \^pkt_ready_to_read\,
      I1 => I1,
      I2 => I6,
      I3 => I2,
      I4 => p_6_out_1,
      O => \^o1\
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => p_6_out_1
    );
\gc0.count_d1[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0000000B000"
    )
    port map (
      I0 => \^o1\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => stage1_eop_reg,
      I4 => tmp_ram_rd_en_reg,
      I5 => DOADO(0),
      O => O2(0)
    );
\gc0.count_d1[8]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
    port map (
      I0 => \n_0_gc0.count_d1[8]_i_2__2\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => p_8_out,
      O => \^p_5_out\
    );
\gc0.count_d1[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
    port map (
      I0 => \^pkt_ready_to_read\,
      I1 => I1,
      I2 => I6,
      I3 => I2,
      I4 => p_8_out,
      I5 => p_6_out_1,
      O => \n_0_gc0.count_d1[8]_i_2__2\
    );
\goreg_bm.dout_i[38]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => \^o1\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => Q(0),
      O => E(0)
    );
\gprege2.empty_d1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABBB"
    )
    port map (
      I0 => I4,
      I1 => eop_at_stage2,
      I2 => p_3_out,
      I3 => stage1_valid,
      I4 => p_6_out_1,
      O => \^pkt_ready_to_read\
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
    port map (
      I0 => stage1_valid,
      I1 => p_6_out_1,
      I2 => I3,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
    port map (
      I0 => p_6_out_1,
      I1 => I3,
      I2 => curr_fwft_state(0),
      I3 => stage1_valid,
      I4 => p_8_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => stage1_valid
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => p_3_out
    );
\grss.ram_pkt_empty_d1_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFFFFFEFFF"
    )
    port map (
      I0 => wr_eop,
      I1 => p_12_out,
      I2 => p_0_in_0,
      I3 => stage1_valid,
      I4 => curr_fwft_state(0),
      I5 => \^o1\,
      O => O3
    );
\pkt_gr1.eop_at_stage2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => stage1_valid,
      I1 => curr_fwft_state(0),
      I2 => \^o1\,
      O => p_6_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_fwft_36 is
  port (
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    pkt_ready_to_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_eop : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_fwft_36 : entity is "rd_fwft";
end axis_intercon_421rd_fwft_36;

architecture STRUCTURE of axis_intercon_421rd_fwft_36 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gc0.count_d1[8]_i_2\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal p_6_out_1 : STD_LOGIC;
  signal \^pkt_ready_to_read\ : STD_LOGIC;
  signal stage1_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_fb_i_1 : label is "soft_lutpair59";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[8]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[38]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair58";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_2\ : label is "soft_lutpair60";
begin
  O1 <= \^o1\;
  p_5_out <= \^p_5_out\;
  pkt_ready_to_read <= \^pkt_ready_to_read\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^p_5_out\,
      I1 => p_8_out,
      O => O4
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
empty_fwft_fb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => stage1_valid,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001151"
    )
    port map (
      I0 => \^pkt_ready_to_read\,
      I1 => I1,
      I2 => I6,
      I3 => I2,
      I4 => p_6_out_1,
      O => \^o1\
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => p_6_out_1
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0000000B000"
    )
    port map (
      I0 => \^o1\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => stage1_eop_reg,
      I4 => tmp_ram_rd_en_reg,
      I5 => DOADO(0),
      O => O2(0)
    );
\gc0.count_d1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
    port map (
      I0 => \n_0_gc0.count_d1[8]_i_2\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => p_8_out,
      O => \^p_5_out\
    );
\gc0.count_d1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
    port map (
      I0 => \^pkt_ready_to_read\,
      I1 => I1,
      I2 => I6,
      I3 => I2,
      I4 => p_8_out,
      I5 => p_6_out_1,
      O => \n_0_gc0.count_d1[8]_i_2\
    );
\goreg_bm.dout_i[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => \^o1\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => Q(0),
      O => E(0)
    );
\gprege2.empty_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABBB"
    )
    port map (
      I0 => I4,
      I1 => eop_at_stage2,
      I2 => p_3_out,
      I3 => stage1_valid,
      I4 => p_6_out_1,
      O => \^pkt_ready_to_read\
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
    port map (
      I0 => stage1_valid,
      I1 => p_6_out_1,
      I2 => I3,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
    port map (
      I0 => p_6_out_1,
      I1 => I3,
      I2 => curr_fwft_state(0),
      I3 => stage1_valid,
      I4 => p_8_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => stage1_valid
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => p_3_out
    );
\grss.ram_pkt_empty_d1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFFFFFEFFF"
    )
    port map (
      I0 => wr_eop,
      I1 => p_12_out,
      I2 => p_0_in_0,
      I3 => stage1_valid,
      I4 => curr_fwft_state(0),
      I5 => \^o1\,
      O => O3
    );
\pkt_gr1.eop_at_stage2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => stage1_valid,
      I1 => curr_fwft_state(0),
      I2 => \^o1\,
      O => p_6_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_fwft_65 is
  port (
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    pkt_ready_to_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_eop : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_fwft_65 : entity is "rd_fwft";
end axis_intercon_421rd_fwft_65;

architecture STRUCTURE of axis_intercon_421rd_fwft_65 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gc0.count_d1[8]_i_2__0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal p_6_out_1 : STD_LOGIC;
  signal \^pkt_ready_to_read\ : STD_LOGIC;
  signal stage1_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__1\ : label is "soft_lutpair39";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[8]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[38]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__0\ : label is "soft_lutpair38";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_2__0\ : label is "soft_lutpair40";
begin
  O1 <= \^o1\;
  p_5_out <= \^p_5_out\;
  pkt_ready_to_read <= \^pkt_ready_to_read\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^p_5_out\,
      I1 => p_8_out,
      O => O4
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\empty_fwft_fb_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => stage1_valid,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\empty_fwft_fb_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001151"
    )
    port map (
      I0 => \^pkt_ready_to_read\,
      I1 => I1,
      I2 => I6,
      I3 => I2,
      I4 => p_6_out_1,
      O => \^o1\
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => p_6_out_1
    );
\gc0.count_d1[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0000000B000"
    )
    port map (
      I0 => \^o1\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => stage1_eop_reg,
      I4 => tmp_ram_rd_en_reg,
      I5 => DOADO(0),
      O => O2(0)
    );
\gc0.count_d1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
    port map (
      I0 => \n_0_gc0.count_d1[8]_i_2__0\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => p_8_out,
      O => \^p_5_out\
    );
\gc0.count_d1[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
    port map (
      I0 => \^pkt_ready_to_read\,
      I1 => I1,
      I2 => I6,
      I3 => I2,
      I4 => p_8_out,
      I5 => p_6_out_1,
      O => \n_0_gc0.count_d1[8]_i_2__0\
    );
\goreg_bm.dout_i[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => \^o1\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => Q(0),
      O => E(0)
    );
\gprege2.empty_d1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABBB"
    )
    port map (
      I0 => I4,
      I1 => eop_at_stage2,
      I2 => p_3_out,
      I3 => stage1_valid,
      I4 => p_6_out_1,
      O => \^pkt_ready_to_read\
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
    port map (
      I0 => stage1_valid,
      I1 => p_6_out_1,
      I2 => I3,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
    port map (
      I0 => p_6_out_1,
      I1 => I3,
      I2 => curr_fwft_state(0),
      I3 => stage1_valid,
      I4 => p_8_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => stage1_valid
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => p_3_out
    );
\grss.ram_pkt_empty_d1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFFFFFEFFF"
    )
    port map (
      I0 => wr_eop,
      I1 => p_12_out,
      I2 => p_0_in_0,
      I3 => stage1_valid,
      I4 => curr_fwft_state(0),
      I5 => \^o1\,
      O => O3
    );
\pkt_gr1.eop_at_stage2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => stage1_valid,
      I1 => curr_fwft_state(0),
      I2 => \^o1\,
      O => p_6_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_fwft_95 is
  port (
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    pkt_ready_to_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_eop : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_fwft_95 : entity is "rd_fwft";
end axis_intercon_421rd_fwft_95;

architecture STRUCTURE of axis_intercon_421rd_fwft_95 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gc0.count_d1[8]_i_2__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_out : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal p_6_out_1 : STD_LOGIC;
  signal \^pkt_ready_to_read\ : STD_LOGIC;
  signal stage1_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fwft_fb_i_1__2\ : label is "soft_lutpair20";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \gc0.count_d1[8]_i_1__4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[38]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__1\ : label is "soft_lutpair19";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \pkt_gr1.eop_at_stage2_i_2__1\ : label is "soft_lutpair21";
begin
  O1 <= \^o1\;
  p_5_out <= \^p_5_out\;
  pkt_ready_to_read <= \^pkt_ready_to_read\;
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^p_5_out\,
      I1 => p_8_out,
      O => O4
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\empty_fwft_fb_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA22"
    )
    port map (
      I0 => empty_fwft_fb,
      I1 => stage1_valid,
      I2 => \^o1\,
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\empty_fwft_fb_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001151"
    )
    port map (
      I0 => \^pkt_ready_to_read\,
      I1 => I1,
      I2 => I6,
      I3 => I2,
      I4 => p_6_out_1,
      O => \^o1\
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(1),
      Q => p_6_out_1
    );
\gc0.count_d1[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0000000B000"
    )
    port map (
      I0 => \^o1\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => stage1_eop_reg,
      I4 => tmp_ram_rd_en_reg,
      I5 => DOADO(0),
      O => O2(0)
    );
\gc0.count_d1[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80BF"
    )
    port map (
      I0 => \n_0_gc0.count_d1[8]_i_2__1\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => p_8_out,
      O => \^p_5_out\
    );
\gc0.count_d1[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
    port map (
      I0 => \^pkt_ready_to_read\,
      I1 => I1,
      I2 => I6,
      I3 => I2,
      I4 => p_8_out,
      I5 => p_6_out_1,
      O => \n_0_gc0.count_d1[8]_i_2__1\
    );
\goreg_bm.dout_i[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => \^o1\,
      I1 => curr_fwft_state(0),
      I2 => stage1_valid,
      I3 => Q(0),
      O => E(0)
    );
\gprege2.empty_d1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABBB"
    )
    port map (
      I0 => I4,
      I1 => eop_at_stage2,
      I2 => p_3_out,
      I3 => stage1_valid,
      I4 => p_6_out_1,
      O => \^pkt_ready_to_read\
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
    port map (
      I0 => stage1_valid,
      I1 => p_6_out_1,
      I2 => I3,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
    port map (
      I0 => p_6_out_1,
      I1 => I3,
      I2 => curr_fwft_state(0),
      I3 => stage1_valid,
      I4 => p_8_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(1),
      Q => stage1_valid
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => next_fwft_state(0),
      Q => p_3_out
    );
\grss.ram_pkt_empty_d1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFFFFFEFFF"
    )
    port map (
      I0 => wr_eop,
      I1 => p_12_out,
      I2 => p_0_in_0,
      I3 => stage1_valid,
      I4 => curr_fwft_state(0),
      I5 => \^o1\,
      O => O3
    );
\pkt_gr1.eop_at_stage2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => stage1_valid,
      I1 => curr_fwft_state(0),
      I2 => \^o1\,
      O => p_6_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421rd_fwft__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    O12 : out STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pkt_ready_to_read : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_12_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421rd_fwft__parameterized0\ : entity is "rd_fwft";
end \axis_intercon_421rd_fwft__parameterized0\;

architecture STRUCTURE of \axis_intercon_421rd_fwft__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal empty_d1 : STD_LOGIC;
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\ : STD_LOGIC;
  signal \n_0_gpregsm2.curr_fwft_state[1]_i_1__3\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3\ : STD_LOGIC;
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count_d1[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gpkt_fifo.dout_i[38]_i_1__3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gpkt_fifo.gdummy_wr_eop.partial_packet_i_1__3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gpregsm2.curr_fwft_state[1]_i_1__3\ : label is "soft_lutpair82";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
M00_AXIS_TVALID_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      O => M00_AXIS_TVALID
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\empty_fwft_fb_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4000000F00"
    )
    port map (
      I0 => \^o2\,
      I1 => M00_AXIS_TREADY,
      I2 => \^o1\,
      I3 => empty_fwft_fb,
      I4 => empty_d1,
      I5 => pkt_ready_to_read,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \^o2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A75"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => M00_AXIS_TREADY,
      I3 => I9(2),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A75"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => M00_AXIS_TREADY,
      I3 => I9(1),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\,
      CYINIT => \<const0>\,
      DI(3) => I9(2),
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => I9(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => S(1),
      S(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__3\,
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__3\,
      S(0) => S(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => I9(6 downto 3),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => I10(3 downto 0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3\,
      CO(3 downto 1) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => I9(7),
      O(3 downto 2) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => I11(1 downto 0)
    );
\gcc0.gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F080"
    )
    port map (
      I0 => \^o2\,
      I1 => p_12_out,
      I2 => I12,
      I3 => DIADI(0),
      I4 => partial_packet,
      O => O7(0)
    );
\gpkt_fifo.dout_i[38]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
    port map (
      I0 => \^o2\,
      I1 => M00_AXIS_TREADY,
      I2 => \^o1\,
      I3 => empty_d1,
      I4 => pkt_ready_to_read,
      O => O8(0)
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F08FF00"
    )
    port map (
      I0 => \^o2\,
      I1 => p_12_out,
      I2 => DIADI(0),
      I3 => partial_packet,
      I4 => I12,
      O => O12
    );
\gprege2.empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => pkt_ready_to_read,
      PRE => Q(0),
      Q => empty_d1
    );
\gpregsm2.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD5D"
    )
    port map (
      I0 => pkt_ready_to_read,
      I1 => \^o1\,
      I2 => M00_AXIS_TREADY,
      I3 => \^o2\,
      O => \n_0_gpregsm2.curr_fwft_state[1]_i_1__3\
    );
\gpregsm2.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gpregsm2.curr_fwft_state[1]_i_1__3\,
      Q => \^o1\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421rd_fwft__parameterized0_126\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pkt_ready_to_read : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421rd_fwft__parameterized0_126\ : entity is "rd_fwft";
end \axis_intercon_421rd_fwft__parameterized0_126\;

architecture STRUCTURE of \axis_intercon_421rd_fwft__parameterized0_126\ is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal empty_d1 : STD_LOGIC;
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm2.curr_fwft_state[1]_i_1__2\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpkt_fifo.dout_i[38]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm2.curr_fwft_state[1]_i_1__2\ : label is "soft_lutpair3";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
\empty_fwft_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4000000F00"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => \^o2\,
      I3 => empty_fwft_fb,
      I4 => empty_d1,
      I5 => pkt_ready_to_read,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \^o1\
    );
\gpkt_fifo.dout_i[38]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => \^o2\,
      I3 => empty_d1,
      I4 => pkt_ready_to_read,
      O => O9(0)
    );
\gprege2.empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => pkt_ready_to_read,
      PRE => Q(0),
      Q => empty_d1
    );
\gpregsm1.curr_fwft_state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004F"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => \^o2\,
      I3 => pkt_ready_to_read,
      O => O3
    );
\gpregsm2.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD5D"
    )
    port map (
      I0 => pkt_ready_to_read,
      I1 => \^o2\,
      I2 => I6,
      I3 => \^o1\,
      O => \n_0_gpregsm2.curr_fwft_state[1]_i_1__2\
    );
\gpregsm2.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gpregsm2.curr_fwft_state[1]_i_1__2\,
      Q => \^o2\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421rd_fwft__parameterized0_35\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pkt_ready_to_read : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421rd_fwft__parameterized0_35\ : entity is "rd_fwft";
end \axis_intercon_421rd_fwft__parameterized0_35\;

architecture STRUCTURE of \axis_intercon_421rd_fwft__parameterized0_35\ is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal empty_d1 : STD_LOGIC;
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm2.curr_fwft_state[1]_i_1\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpkt_fifo.dout_i[38]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gpregsm2.curr_fwft_state[1]_i_1\ : label is "soft_lutpair57";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\empty_fwft_fb_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4000000F00"
    )
    port map (
      I0 => \^o2\,
      I1 => I6,
      I2 => \^o1\,
      I3 => empty_fwft_fb,
      I4 => empty_d1,
      I5 => pkt_ready_to_read,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \^o2\
    );
\gpkt_fifo.dout_i[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
    port map (
      I0 => \^o2\,
      I1 => I6,
      I2 => \^o1\,
      I3 => empty_d1,
      I4 => pkt_ready_to_read,
      O => O9(0)
    );
\gprege2.empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => pkt_ready_to_read,
      PRE => Q(0),
      Q => empty_d1
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004F"
    )
    port map (
      I0 => \^o2\,
      I1 => I6,
      I2 => \^o1\,
      I3 => pkt_ready_to_read,
      O => O3
    );
\gpregsm2.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD5D"
    )
    port map (
      I0 => pkt_ready_to_read,
      I1 => \^o1\,
      I2 => I6,
      I3 => \^o2\,
      O => \n_0_gpregsm2.curr_fwft_state[1]_i_1\
    );
\gpregsm2.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gpregsm2.curr_fwft_state[1]_i_1\,
      Q => \^o1\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421rd_fwft__parameterized0_66\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pkt_ready_to_read : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421rd_fwft__parameterized0_66\ : entity is "rd_fwft";
end \axis_intercon_421rd_fwft__parameterized0_66\;

architecture STRUCTURE of \axis_intercon_421rd_fwft__parameterized0_66\ is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal empty_d1 : STD_LOGIC;
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm2.curr_fwft_state[1]_i_1__0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpkt_fifo.dout_i[38]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gpregsm2.curr_fwft_state[1]_i_1__0\ : label is "soft_lutpair41";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4000000F00"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => \^o2\,
      I3 => empty_fwft_fb,
      I4 => empty_d1,
      I5 => pkt_ready_to_read,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \^o1\
    );
\gpkt_fifo.dout_i[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => \^o2\,
      I3 => empty_d1,
      I4 => pkt_ready_to_read,
      O => O9(0)
    );
\gprege2.empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => pkt_ready_to_read,
      PRE => Q(0),
      Q => empty_d1
    );
\gpregsm1.curr_fwft_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004F"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => \^o2\,
      I3 => pkt_ready_to_read,
      O => O3
    );
\gpregsm2.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD5D"
    )
    port map (
      I0 => pkt_ready_to_read,
      I1 => \^o2\,
      I2 => I6,
      I3 => \^o1\,
      O => \n_0_gpregsm2.curr_fwft_state[1]_i_1__0\
    );
\gpregsm2.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gpregsm2.curr_fwft_state[1]_i_1__0\,
      Q => \^o2\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421rd_fwft__parameterized0_96\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pkt_ready_to_read : in STD_LOGIC;
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421rd_fwft__parameterized0_96\ : entity is "rd_fwft";
end \axis_intercon_421rd_fwft__parameterized0_96\;

architecture STRUCTURE of \axis_intercon_421rd_fwft__parameterized0_96\ is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal empty_d1 : STD_LOGIC;
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \n_0_gpregsm2.curr_fwft_state[1]_i_1__1\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gpkt_fifo.dout_i[38]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gpregsm2.curr_fwft_state[1]_i_1__1\ : label is "soft_lutpair22";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
\empty_fwft_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4000000F00"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => \^o2\,
      I3 => empty_fwft_fb,
      I4 => empty_d1,
      I5 => pkt_ready_to_read,
      O => empty_fwft_i0
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => \^o1\
    );
\gpkt_fifo.dout_i[38]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => \^o2\,
      I3 => empty_d1,
      I4 => pkt_ready_to_read,
      O => O9(0)
    );
\gprege2.empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => pkt_ready_to_read,
      PRE => Q(0),
      Q => empty_d1
    );
\gpregsm1.curr_fwft_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004F"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => \^o2\,
      I3 => pkt_ready_to_read,
      O => O3
    );
\gpregsm2.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD5D"
    )
    port map (
      I0 => pkt_ready_to_read,
      I1 => \^o2\,
      I2 => I6,
      I3 => \^o1\,
      O => \n_0_gpregsm2.curr_fwft_state[1]_i_1__1\
    );
\gpregsm2.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => \n_0_gpregsm2.curr_fwft_state[1]_i_1__1\,
      Q => \^o2\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421reset_blk_ramfifo is
  port (
    rst_full_gen_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I5 : in STD_LOGIC
  );
end axis_intercon_421reset_blk_ramfifo;

architecture STRUCTURE of axis_intercon_421reset_blk_ramfifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d1_reg\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d3_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__3\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__3\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__3\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.wr_rst_reg_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I5,
      O => \^o1\
    );
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      CLR => \^o1\,
      D => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \^o1\,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\,
      PRE => \^o1\,
      Q => \^o2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \^o2\,
      PRE => \^o1\,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ngwrdrst.grst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => rd_rst_asreg,
      Q => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      Q => rd_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      O => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__3\
    );
\ngwrdrst.grst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__3\,
      PRE => \^o1\,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.rd_rst_reg[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__3\
    );
\ngwrdrst.grst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__3\,
      Q => Q(0)
    );
\ngwrdrst.grst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__3\,
      Q => Q(1)
    );
\ngwrdrst.grst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => wr_rst_asreg,
      Q => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      Q => wr_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      O => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__3\
    );
\ngwrdrst.grst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__3\,
      PRE => \^o1\,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.wr_rst_reg[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__3\
    );
\ngwrdrst.grst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__3\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421reset_blk_ramfifo_111 is
  port (
    rst_full_gen_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421reset_blk_ramfifo_111 : entity is "reset_blk_ramfifo";
end axis_intercon_421reset_blk_ramfifo_111;

architecture STRUCTURE of axis_intercon_421reset_blk_ramfifo_111 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d1_reg\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d3_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__2\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__2\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__2\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.wr_rst_reg_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I4,
      O => \^o1\
    );
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => \^o1\,
      D => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \^o1\,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\,
      PRE => \^o1\,
      Q => \^o2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \^o2\,
      PRE => \^o1\,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ngwrdrst.grst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => rd_rst_asreg,
      Q => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      Q => rd_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      O => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__2\
    );
\ngwrdrst.grst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__2\,
      PRE => \^o1\,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.rd_rst_reg[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__2\
    );
\ngwrdrst.grst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__2\,
      Q => Q(0)
    );
\ngwrdrst.grst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__2\,
      Q => Q(1)
    );
\ngwrdrst.grst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => wr_rst_asreg,
      Q => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      Q => wr_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      O => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__2\
    );
\ngwrdrst.grst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__2\,
      PRE => \^o1\,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.wr_rst_reg[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__2\
    );
\ngwrdrst.grst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__2\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421reset_blk_ramfifo_21 is
  port (
    rst_full_gen_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421reset_blk_ramfifo_21 : entity is "reset_blk_ramfifo";
end axis_intercon_421reset_blk_ramfifo_21;

architecture STRUCTURE of axis_intercon_421reset_blk_ramfifo_21 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_asreg_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_asreg_i_1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^rst_d2\ : STD_LOGIC;
  signal rst_d3 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.wr_rst_reg_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  rst_d2 <= \^rst_d2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I4,
      O => \^o1\
    );
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => \^o1\,
      D => rst_d3,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \^o1\,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => rst_d1,
      PRE => \^o1\,
      Q => \^rst_d2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \^rst_d2\,
      PRE => \^o1\,
      Q => rst_d3
    );
\ngwrdrst.grst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1\
    );
\ngwrdrst.grst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1\,
      PRE => \^o1\,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1\
    );
\ngwrdrst.grst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1\,
      Q => Q(0)
    );
\ngwrdrst.grst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1\,
      Q => Q(1)
    );
\ngwrdrst.grst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1\
    );
\ngwrdrst.grst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1\,
      PRE => \^o1\,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1\
    );
\ngwrdrst.grst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421reset_blk_ramfifo_51 is
  port (
    rst_full_gen_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421reset_blk_ramfifo_51 : entity is "reset_blk_ramfifo";
end axis_intercon_421reset_blk_ramfifo_51;

architecture STRUCTURE of axis_intercon_421reset_blk_ramfifo_51 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d1_reg\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d3_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__0\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__0\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.wr_rst_reg_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I4,
      O => \^o1\
    );
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => \^o1\,
      D => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \^o1\,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\,
      PRE => \^o1\,
      Q => \^o2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \^o2\,
      PRE => \^o1\,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ngwrdrst.grst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => rd_rst_asreg,
      Q => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      Q => rd_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      O => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__0\
    );
\ngwrdrst.grst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__0\,
      PRE => \^o1\,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.rd_rst_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0\
    );
\ngwrdrst.grst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0\,
      Q => Q(0)
    );
\ngwrdrst.grst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0\,
      Q => Q(1)
    );
\ngwrdrst.grst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => wr_rst_asreg,
      Q => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      Q => wr_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      O => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__0\
    );
\ngwrdrst.grst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__0\,
      PRE => \^o1\,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.wr_rst_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0\
    );
\ngwrdrst.grst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421reset_blk_ramfifo_81 is
  port (
    rst_full_gen_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421reset_blk_ramfifo_81 : entity is "reset_blk_ramfifo";
end axis_intercon_421reset_blk_ramfifo_81;

architecture STRUCTURE of axis_intercon_421reset_blk_ramfifo_81 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d1_reg\ : STD_LOGIC;
  signal \n_0_grstd1.grst_full.grst_f.rst_d3_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__1\ : STD_LOGIC;
  signal \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__1\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is true;
  attribute msgon : string;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is true;
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.rd_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d1_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_d2_reg\ : label is "true";
  attribute ASYNC_REG of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is true;
  attribute msgon of \ngwrdrst.grst.wr_rst_asreg_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.wr_rst_reg_reg[1]\ : label is "no";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I4,
      O => \^o1\
    );
\grstd1.grst_full.grst_f.RST_FULL_GEN_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => \^o1\,
      D => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => rst_full_gen_i
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \^o1\,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_grstd1.grst_full.grst_f.rst_d1_reg\,
      PRE => \^o1\,
      Q => \^o2\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \^o2\,
      PRE => \^o1\,
      Q => \n_0_grstd1.grst_full.grst_f.rst_d3_reg\
    );
\ngwrdrst.grst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => rd_rst_asreg,
      Q => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      Q => rd_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.rd_rst_asreg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg\,
      O => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__1\
    );
\ngwrdrst.grst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__1\,
      PRE => \^o1\,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.rd_rst_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1\
    );
\ngwrdrst.grst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1\,
      Q => Q(0)
    );
\ngwrdrst.grst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1\,
      Q => Q(1)
    );
\ngwrdrst.grst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => wr_rst_asreg,
      Q => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      Q => wr_rst_asreg_d2,
      R => \<const0>\
    );
\ngwrdrst.grst.wr_rst_asreg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg\,
      O => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__1\
    );
\ngwrdrst.grst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__1\,
      PRE => \^o1\,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.wr_rst_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__1\
    );
\ngwrdrst.grst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__1\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_bin_cntr is
  port (
    O5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axis_intercon_421wr_bin_cntr;

architecture STRUCTURE of axis_intercon_421wr_bin_cntr is
  signal \gcc0.gc0.count_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gcc0.gc0.count[8]_i_2__3\ : STD_LOGIC;
  signal \plusOp__18\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__3\ : label is "soft_lutpair93";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 29;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 29;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 29;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 29;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 29;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 29;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 29;
  attribute counter of \gcc0.gc0.count_reg[7]\ : label is 29;
  attribute counter of \gcc0.gc0.count_reg[8]\ : label is 29;
begin
\gcc0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      O => \plusOp__18\(0)
    );
\gcc0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      O => \plusOp__18\(1)
    );
\gcc0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(2),
      O => \plusOp__18\(2)
    );
\gcc0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(1),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(2),
      I3 => \gcc0.gc0.count_reg__0\(3),
      O => \plusOp__18\(3)
    );
\gcc0.gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(2),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(3),
      I4 => \gcc0.gc0.count_reg__0\(4),
      O => \plusOp__18\(4)
    );
\gcc0.gc0.count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(3),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(0),
      I3 => \gcc0.gc0.count_reg__0\(2),
      I4 => \gcc0.gc0.count_reg__0\(4),
      I5 => \gcc0.gc0.count_reg__0\(5),
      O => \plusOp__18\(5)
    );
\gcc0.gc0.count[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2__3\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      O => \plusOp__18\(6)
    );
\gcc0.gc0.count[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2__3\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      I2 => \gcc0.gc0.count_reg__0\(7),
      O => \plusOp__18\(7)
    );
\gcc0.gc0.count[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(6),
      I1 => \n_0_gcc0.gc0.count[8]_i_2__3\,
      I2 => \gcc0.gc0.count_reg__0\(7),
      I3 => \gcc0.gc0.count_reg__0\(8),
      O => \plusOp__18\(8)
    );
\gcc0.gc0.count[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(5),
      I1 => \gcc0.gc0.count_reg__0\(3),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(0),
      I4 => \gcc0.gc0.count_reg__0\(2),
      I5 => \gcc0.gc0.count_reg__0\(4),
      O => \n_0_gcc0.gc0.count[8]_i_2__3\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(0),
      Q => wr_pkt_count_i(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(1),
      Q => wr_pkt_count_i(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(2),
      Q => wr_pkt_count_i(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(3),
      Q => wr_pkt_count_i(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(4),
      Q => wr_pkt_count_i(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(5),
      Q => wr_pkt_count_i(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(6),
      Q => wr_pkt_count_i(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(7),
      Q => wr_pkt_count_i(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(8),
      Q => O6(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => \plusOp__18\(0),
      PRE => AR(0),
      Q => \gcc0.gc0.count_reg__0\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__18\(1),
      Q => \gcc0.gc0.count_reg__0\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__18\(2),
      Q => \gcc0.gc0.count_reg__0\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__18\(3),
      Q => \gcc0.gc0.count_reg__0\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__18\(4),
      Q => \gcc0.gc0.count_reg__0\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__18\(5),
      Q => \gcc0.gc0.count_reg__0\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__18\(6),
      Q => \gcc0.gc0.count_reg__0\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__18\(7),
      Q => \gcc0.gc0.count_reg__0\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__18\(8),
      Q => \gcc0.gc0.count_reg__0\(8)
    );
\gmux.gm[0].gm1.m1_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O11(0),
      I2 => wr_pkt_count_i(1),
      I3 => O11(1),
      O => O5(0)
    );
\gmux.gm[0].gm1.m1_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O10(0),
      I2 => wr_pkt_count_i(1),
      I3 => O10(1),
      O => O7(0)
    );
\gmux.gm[1].gms.ms_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O11(2),
      I2 => wr_pkt_count_i(3),
      I3 => O11(3),
      O => O5(1)
    );
\gmux.gm[1].gms.ms_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O10(2),
      I2 => wr_pkt_count_i(3),
      I3 => O10(3),
      O => O7(1)
    );
\gmux.gm[2].gms.ms_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O11(4),
      I2 => wr_pkt_count_i(5),
      I3 => O11(5),
      O => O5(2)
    );
\gmux.gm[2].gms.ms_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O10(4),
      I2 => wr_pkt_count_i(5),
      I3 => O10(5),
      O => O7(2)
    );
\gmux.gm[3].gms.ms_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O11(6),
      I2 => wr_pkt_count_i(7),
      I3 => O11(7),
      O => O5(3)
    );
\gmux.gm[3].gms.ms_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O10(6),
      I2 => wr_pkt_count_i(7),
      I3 => O10(7),
      O => O7(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_bin_cntr_118 is
  port (
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_bin_cntr_118 : entity is "wr_bin_cntr";
end axis_intercon_421wr_bin_cntr_118;

architecture STRUCTURE of axis_intercon_421wr_bin_cntr_118 is
  signal \gcc0.gc0.count_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gcc0.gc0.count[8]_i_2__2\ : STD_LOGIC;
  signal \plusOp__17\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__2\ : label is "soft_lutpair11";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 28;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 28;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 28;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 28;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 28;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 28;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 28;
  attribute counter of \gcc0.gc0.count_reg[7]\ : label is 28;
  attribute counter of \gcc0.gc0.count_reg[8]\ : label is 28;
begin
\gcc0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      O => \plusOp__17\(0)
    );
\gcc0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      O => \plusOp__17\(1)
    );
\gcc0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(2),
      O => \plusOp__17\(2)
    );
\gcc0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(1),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(2),
      I3 => \gcc0.gc0.count_reg__0\(3),
      O => \plusOp__17\(3)
    );
\gcc0.gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(2),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(3),
      I4 => \gcc0.gc0.count_reg__0\(4),
      O => \plusOp__17\(4)
    );
\gcc0.gc0.count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(3),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(0),
      I3 => \gcc0.gc0.count_reg__0\(2),
      I4 => \gcc0.gc0.count_reg__0\(4),
      I5 => \gcc0.gc0.count_reg__0\(5),
      O => \plusOp__17\(5)
    );
\gcc0.gc0.count[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2__2\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      O => \plusOp__17\(6)
    );
\gcc0.gc0.count[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2__2\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      I2 => \gcc0.gc0.count_reg__0\(7),
      O => \plusOp__17\(7)
    );
\gcc0.gc0.count[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(6),
      I1 => \n_0_gcc0.gc0.count[8]_i_2__2\,
      I2 => \gcc0.gc0.count_reg__0\(7),
      I3 => \gcc0.gc0.count_reg__0\(8),
      O => \plusOp__17\(8)
    );
\gcc0.gc0.count[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(5),
      I1 => \gcc0.gc0.count_reg__0\(3),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(0),
      I4 => \gcc0.gc0.count_reg__0\(2),
      I5 => \gcc0.gc0.count_reg__0\(4),
      O => \n_0_gcc0.gc0.count[8]_i_2__2\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(0),
      Q => wr_pkt_count_i(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(1),
      Q => wr_pkt_count_i(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(2),
      Q => wr_pkt_count_i(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(3),
      Q => wr_pkt_count_i(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(4),
      Q => wr_pkt_count_i(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(5),
      Q => wr_pkt_count_i(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(6),
      Q => wr_pkt_count_i(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(7),
      Q => wr_pkt_count_i(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(8),
      Q => O7(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__17\(0),
      PRE => AR(0),
      Q => \gcc0.gc0.count_reg__0\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__17\(1),
      Q => \gcc0.gc0.count_reg__0\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__17\(2),
      Q => \gcc0.gc0.count_reg__0\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__17\(3),
      Q => \gcc0.gc0.count_reg__0\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__17\(4),
      Q => \gcc0.gc0.count_reg__0\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__17\(5),
      Q => \gcc0.gc0.count_reg__0\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__17\(6),
      Q => \gcc0.gc0.count_reg__0\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__17\(7),
      Q => \gcc0.gc0.count_reg__0\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__17\(8),
      Q => \gcc0.gc0.count_reg__0\(8)
    );
\gmux.gm[0].gm1.m1_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O12(0),
      I2 => wr_pkt_count_i(1),
      I3 => O12(1),
      O => O6(0)
    );
\gmux.gm[0].gm1.m1_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O11(0),
      I2 => wr_pkt_count_i(1),
      I3 => O11(1),
      O => O8(0)
    );
\gmux.gm[1].gms.ms_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O12(2),
      I2 => wr_pkt_count_i(3),
      I3 => O12(3),
      O => O6(1)
    );
\gmux.gm[1].gms.ms_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O11(2),
      I2 => wr_pkt_count_i(3),
      I3 => O11(3),
      O => O8(1)
    );
\gmux.gm[2].gms.ms_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O12(4),
      I2 => wr_pkt_count_i(5),
      I3 => O12(5),
      O => O6(2)
    );
\gmux.gm[2].gms.ms_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O11(4),
      I2 => wr_pkt_count_i(5),
      I3 => O11(5),
      O => O8(2)
    );
\gmux.gm[3].gms.ms_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O12(6),
      I2 => wr_pkt_count_i(7),
      I3 => O12(7),
      O => O6(3)
    );
\gmux.gm[3].gms.ms_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O11(6),
      I2 => wr_pkt_count_i(7),
      I3 => O11(7),
      O => O8(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_bin_cntr_28 is
  port (
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_bin_cntr_28 : entity is "wr_bin_cntr";
end axis_intercon_421wr_bin_cntr_28;

architecture STRUCTURE of axis_intercon_421wr_bin_cntr_28 is
  signal \gcc0.gc0.count_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gcc0.gc0.count[8]_i_2\ : STD_LOGIC;
  signal \plusOp__14\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair68";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[7]\ : label is 25;
  attribute counter of \gcc0.gc0.count_reg[8]\ : label is 25;
begin
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      O => \plusOp__14\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      O => \plusOp__14\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(2),
      O => \plusOp__14\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(1),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(2),
      I3 => \gcc0.gc0.count_reg__0\(3),
      O => \plusOp__14\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(2),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(3),
      I4 => \gcc0.gc0.count_reg__0\(4),
      O => \plusOp__14\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(3),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(0),
      I3 => \gcc0.gc0.count_reg__0\(2),
      I4 => \gcc0.gc0.count_reg__0\(4),
      I5 => \gcc0.gc0.count_reg__0\(5),
      O => \plusOp__14\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      O => \plusOp__14\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      I2 => \gcc0.gc0.count_reg__0\(7),
      O => \plusOp__14\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(6),
      I1 => \n_0_gcc0.gc0.count[8]_i_2\,
      I2 => \gcc0.gc0.count_reg__0\(7),
      I3 => \gcc0.gc0.count_reg__0\(8),
      O => \plusOp__14\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(5),
      I1 => \gcc0.gc0.count_reg__0\(3),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(0),
      I4 => \gcc0.gc0.count_reg__0\(2),
      I5 => \gcc0.gc0.count_reg__0\(4),
      O => \n_0_gcc0.gc0.count[8]_i_2\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(0),
      Q => wr_pkt_count_i(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(1),
      Q => wr_pkt_count_i(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(2),
      Q => wr_pkt_count_i(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(3),
      Q => wr_pkt_count_i(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(4),
      Q => wr_pkt_count_i(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(5),
      Q => wr_pkt_count_i(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(6),
      Q => wr_pkt_count_i(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(7),
      Q => wr_pkt_count_i(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(8),
      Q => O7(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__14\(0),
      PRE => AR(0),
      Q => \gcc0.gc0.count_reg__0\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__14\(1),
      Q => \gcc0.gc0.count_reg__0\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__14\(2),
      Q => \gcc0.gc0.count_reg__0\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__14\(3),
      Q => \gcc0.gc0.count_reg__0\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__14\(4),
      Q => \gcc0.gc0.count_reg__0\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__14\(5),
      Q => \gcc0.gc0.count_reg__0\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__14\(6),
      Q => \gcc0.gc0.count_reg__0\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__14\(7),
      Q => \gcc0.gc0.count_reg__0\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__14\(8),
      Q => \gcc0.gc0.count_reg__0\(8)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O12(0),
      I2 => wr_pkt_count_i(1),
      I3 => O12(1),
      O => O6(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O11(0),
      I2 => wr_pkt_count_i(1),
      I3 => O11(1),
      O => O8(0)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O12(2),
      I2 => wr_pkt_count_i(3),
      I3 => O12(3),
      O => O6(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O11(2),
      I2 => wr_pkt_count_i(3),
      I3 => O11(3),
      O => O8(1)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O12(4),
      I2 => wr_pkt_count_i(5),
      I3 => O12(5),
      O => O6(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O11(4),
      I2 => wr_pkt_count_i(5),
      I3 => O11(5),
      O => O8(2)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O12(6),
      I2 => wr_pkt_count_i(7),
      I3 => O12(7),
      O => O6(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O11(6),
      I2 => wr_pkt_count_i(7),
      I3 => O11(7),
      O => O8(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_bin_cntr_58 is
  port (
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_bin_cntr_58 : entity is "wr_bin_cntr";
end axis_intercon_421wr_bin_cntr_58;

architecture STRUCTURE of axis_intercon_421wr_bin_cntr_58 is
  signal \gcc0.gc0.count_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gcc0.gc0.count[8]_i_2__0\ : STD_LOGIC;
  signal \plusOp__15\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__0\ : label is "soft_lutpair49";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[7]\ : label is 26;
  attribute counter of \gcc0.gc0.count_reg[8]\ : label is 26;
begin
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      O => \plusOp__15\(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      O => \plusOp__15\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(2),
      O => \plusOp__15\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(1),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(2),
      I3 => \gcc0.gc0.count_reg__0\(3),
      O => \plusOp__15\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(2),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(3),
      I4 => \gcc0.gc0.count_reg__0\(4),
      O => \plusOp__15\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(3),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(0),
      I3 => \gcc0.gc0.count_reg__0\(2),
      I4 => \gcc0.gc0.count_reg__0\(4),
      I5 => \gcc0.gc0.count_reg__0\(5),
      O => \plusOp__15\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2__0\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      O => \plusOp__15\(6)
    );
\gcc0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2__0\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      I2 => \gcc0.gc0.count_reg__0\(7),
      O => \plusOp__15\(7)
    );
\gcc0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(6),
      I1 => \n_0_gcc0.gc0.count[8]_i_2__0\,
      I2 => \gcc0.gc0.count_reg__0\(7),
      I3 => \gcc0.gc0.count_reg__0\(8),
      O => \plusOp__15\(8)
    );
\gcc0.gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(5),
      I1 => \gcc0.gc0.count_reg__0\(3),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(0),
      I4 => \gcc0.gc0.count_reg__0\(2),
      I5 => \gcc0.gc0.count_reg__0\(4),
      O => \n_0_gcc0.gc0.count[8]_i_2__0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(0),
      Q => wr_pkt_count_i(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(1),
      Q => wr_pkt_count_i(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(2),
      Q => wr_pkt_count_i(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(3),
      Q => wr_pkt_count_i(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(4),
      Q => wr_pkt_count_i(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(5),
      Q => wr_pkt_count_i(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(6),
      Q => wr_pkt_count_i(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(7),
      Q => wr_pkt_count_i(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(8),
      Q => O7(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__15\(0),
      PRE => AR(0),
      Q => \gcc0.gc0.count_reg__0\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__15\(1),
      Q => \gcc0.gc0.count_reg__0\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__15\(2),
      Q => \gcc0.gc0.count_reg__0\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__15\(3),
      Q => \gcc0.gc0.count_reg__0\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__15\(4),
      Q => \gcc0.gc0.count_reg__0\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__15\(5),
      Q => \gcc0.gc0.count_reg__0\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__15\(6),
      Q => \gcc0.gc0.count_reg__0\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__15\(7),
      Q => \gcc0.gc0.count_reg__0\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__15\(8),
      Q => \gcc0.gc0.count_reg__0\(8)
    );
\gmux.gm[0].gm1.m1_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O11(0),
      I2 => wr_pkt_count_i(1),
      I3 => O11(1),
      O => O8(0)
    );
\gmux.gm[0].gm1.m1_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O12(0),
      I2 => wr_pkt_count_i(1),
      I3 => O12(1),
      O => O6(0)
    );
\gmux.gm[1].gms.ms_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O11(2),
      I2 => wr_pkt_count_i(3),
      I3 => O11(3),
      O => O8(1)
    );
\gmux.gm[1].gms.ms_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O12(2),
      I2 => wr_pkt_count_i(3),
      I3 => O12(3),
      O => O6(1)
    );
\gmux.gm[2].gms.ms_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O11(4),
      I2 => wr_pkt_count_i(5),
      I3 => O11(5),
      O => O8(2)
    );
\gmux.gm[2].gms.ms_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O12(4),
      I2 => wr_pkt_count_i(5),
      I3 => O12(5),
      O => O6(2)
    );
\gmux.gm[3].gms.ms_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O11(6),
      I2 => wr_pkt_count_i(7),
      I3 => O11(7),
      O => O8(3)
    );
\gmux.gm[3].gms.ms_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O12(6),
      I2 => wr_pkt_count_i(7),
      I3 => O12(7),
      O => O6(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_bin_cntr_88 is
  port (
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_bin_cntr_88 : entity is "wr_bin_cntr";
end axis_intercon_421wr_bin_cntr_88;

architecture STRUCTURE of axis_intercon_421wr_bin_cntr_88 is
  signal \gcc0.gc0.count_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_gcc0.gc0.count[8]_i_2__1\ : STD_LOGIC;
  signal \plusOp__16\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__1\ : label is "soft_lutpair30";
  attribute counter : integer;
  attribute counter of \gcc0.gc0.count_reg[0]\ : label is 27;
  attribute counter of \gcc0.gc0.count_reg[1]\ : label is 27;
  attribute counter of \gcc0.gc0.count_reg[2]\ : label is 27;
  attribute counter of \gcc0.gc0.count_reg[3]\ : label is 27;
  attribute counter of \gcc0.gc0.count_reg[4]\ : label is 27;
  attribute counter of \gcc0.gc0.count_reg[5]\ : label is 27;
  attribute counter of \gcc0.gc0.count_reg[6]\ : label is 27;
  attribute counter of \gcc0.gc0.count_reg[7]\ : label is 27;
  attribute counter of \gcc0.gc0.count_reg[8]\ : label is 27;
begin
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      O => \plusOp__16\(0)
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      O => \plusOp__16\(1)
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(0),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(2),
      O => \plusOp__16\(2)
    );
\gcc0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(1),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(2),
      I3 => \gcc0.gc0.count_reg__0\(3),
      O => \plusOp__16\(3)
    );
\gcc0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(2),
      I1 => \gcc0.gc0.count_reg__0\(0),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(3),
      I4 => \gcc0.gc0.count_reg__0\(4),
      O => \plusOp__16\(4)
    );
\gcc0.gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(3),
      I1 => \gcc0.gc0.count_reg__0\(1),
      I2 => \gcc0.gc0.count_reg__0\(0),
      I3 => \gcc0.gc0.count_reg__0\(2),
      I4 => \gcc0.gc0.count_reg__0\(4),
      I5 => \gcc0.gc0.count_reg__0\(5),
      O => \plusOp__16\(5)
    );
\gcc0.gc0.count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2__1\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      O => \plusOp__16\(6)
    );
\gcc0.gc0.count[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc0.count[8]_i_2__1\,
      I1 => \gcc0.gc0.count_reg__0\(6),
      I2 => \gcc0.gc0.count_reg__0\(7),
      O => \plusOp__16\(7)
    );
\gcc0.gc0.count[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(6),
      I1 => \n_0_gcc0.gc0.count[8]_i_2__1\,
      I2 => \gcc0.gc0.count_reg__0\(7),
      I3 => \gcc0.gc0.count_reg__0\(8),
      O => \plusOp__16\(8)
    );
\gcc0.gc0.count[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \gcc0.gc0.count_reg__0\(5),
      I1 => \gcc0.gc0.count_reg__0\(3),
      I2 => \gcc0.gc0.count_reg__0\(1),
      I3 => \gcc0.gc0.count_reg__0\(0),
      I4 => \gcc0.gc0.count_reg__0\(2),
      I5 => \gcc0.gc0.count_reg__0\(4),
      O => \n_0_gcc0.gc0.count[8]_i_2__1\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(0),
      Q => wr_pkt_count_i(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(1),
      Q => wr_pkt_count_i(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(2),
      Q => wr_pkt_count_i(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(3),
      Q => wr_pkt_count_i(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(4),
      Q => wr_pkt_count_i(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(5),
      Q => wr_pkt_count_i(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(6),
      Q => wr_pkt_count_i(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(7),
      Q => wr_pkt_count_i(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \gcc0.gc0.count_reg__0\(8),
      Q => O7(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__16\(0),
      PRE => AR(0),
      Q => \gcc0.gc0.count_reg__0\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__16\(1),
      Q => \gcc0.gc0.count_reg__0\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__16\(2),
      Q => \gcc0.gc0.count_reg__0\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__16\(3),
      Q => \gcc0.gc0.count_reg__0\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__16\(4),
      Q => \gcc0.gc0.count_reg__0\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__16\(5),
      Q => \gcc0.gc0.count_reg__0\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__16\(6),
      Q => \gcc0.gc0.count_reg__0\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__16\(7),
      Q => \gcc0.gc0.count_reg__0\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__16\(8),
      Q => \gcc0.gc0.count_reg__0\(8)
    );
\gmux.gm[0].gm1.m1_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O12(0),
      I2 => wr_pkt_count_i(1),
      I3 => O12(1),
      O => O6(0)
    );
\gmux.gm[0].gm1.m1_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(0),
      I1 => O11(0),
      I2 => wr_pkt_count_i(1),
      I3 => O11(1),
      O => O8(0)
    );
\gmux.gm[1].gms.ms_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O12(2),
      I2 => wr_pkt_count_i(3),
      I3 => O12(3),
      O => O6(1)
    );
\gmux.gm[1].gms.ms_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(2),
      I1 => O11(2),
      I2 => wr_pkt_count_i(3),
      I3 => O11(3),
      O => O8(1)
    );
\gmux.gm[2].gms.ms_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O12(4),
      I2 => wr_pkt_count_i(5),
      I3 => O12(5),
      O => O6(2)
    );
\gmux.gm[2].gms.ms_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(4),
      I1 => O11(4),
      I2 => wr_pkt_count_i(5),
      I3 => O11(5),
      O => O8(2)
    );
\gmux.gm[3].gms.ms_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O12(6),
      I2 => wr_pkt_count_i(7),
      I3 => O12(7),
      O => O6(3)
    );
\gmux.gm[3].gms.ms_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pkt_count_i(6),
      I1 => O11(6),
      I2 => wr_pkt_count_i(7),
      I3 => O11(7),
      O => O8(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421wr_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I5 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \axis_intercon_421wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \axis_intercon_421wr_bin_cntr__parameterized0\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gcc0.gc1.count[8]_i_2__3\ : STD_LOGIC;
  signal \plusOp__11\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gcc0.gc1.count[0]_i_1__3\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc1.count[0]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[2]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[3]_i_1__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[4]_i_1__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[7]_i_1__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[8]_i_1__3\ : label is "soft_lutpair96";
  attribute counter : integer;
  attribute counter of \gcc0.gc1.count_reg[0]\ : label is 22;
  attribute counter of \gcc0.gc1.count_reg[1]\ : label is 22;
  attribute counter of \gcc0.gc1.count_reg[2]\ : label is 22;
  attribute counter of \gcc0.gc1.count_reg[3]\ : label is 22;
  attribute counter of \gcc0.gc1.count_reg[4]\ : label is 22;
  attribute counter of \gcc0.gc1.count_reg[5]\ : label is 22;
  attribute counter of \gcc0.gc1.count_reg[6]\ : label is 22;
  attribute counter of \gcc0.gc1.count_reg[7]\ : label is 22;
  attribute counter of \gcc0.gc1.count_reg[8]\ : label is 22;
begin
  O1(8 downto 0) <= \^o1\(8 downto 0);
  O4(0) <= \^o4\(0);
  Q(0) <= \^q\(0);
\gcc0.gc1.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__11\(0)
    );
\gcc0.gc1.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__11\(1)
    );
\gcc0.gc1.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__11\(2)
    );
\gcc0.gc1.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__11\(3)
    );
\gcc0.gc1.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__11\(4)
    );
\gcc0.gc1.count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => \plusOp__11\(5)
    );
\gcc0.gc1.count[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2__3\,
      I1 => wr_pntr_plus2(6),
      O => \plusOp__11\(6)
    );
\gcc0.gc1.count[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2__3\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => \plusOp__11\(7)
    );
\gcc0.gc1.count[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => \n_0_gcc0.gc1.count[8]_i_2__3\,
      I2 => wr_pntr_plus2(7),
      I3 => \^q\(0),
      O => \plusOp__11\(8)
    );
\gcc0.gc1.count[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \n_0_gcc0.gc1.count[8]_i_2__3\
    );
\gcc0.gc1.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc1.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus2(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc1.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc1.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc1.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => wr_pntr_plus1(4)
    );
\gcc0.gc1.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus2(5),
      Q => wr_pntr_plus1(5)
    );
\gcc0.gc1.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus2(6),
      Q => wr_pntr_plus1(6)
    );
\gcc0.gc1.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus2(7),
      Q => wr_pntr_plus1(7)
    );
\gcc0.gc1.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \^q\(0),
      Q => \^o4\(0)
    );
\gcc0.gc1.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^o1\(0)
    );
\gcc0.gc1.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^o1\(1)
    );
\gcc0.gc1.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^o1\(2)
    );
\gcc0.gc1.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^o1\(3)
    );
\gcc0.gc1.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^o1\(4)
    );
\gcc0.gc1.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus1(5),
      Q => \^o1\(5)
    );
\gcc0.gc1.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus1(6),
      Q => \^o1\(6)
    );
\gcc0.gc1.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => wr_pntr_plus1(7),
      Q => \^o1\(7)
    );
\gcc0.gc1.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \^o4\(0),
      Q => \^o1\(8)
    );
\gcc0.gc1.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \plusOp__11\(0),
      Q => wr_pntr_plus2(0)
    );
\gcc0.gc1.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      D => \plusOp__11\(1),
      PRE => AR(0),
      Q => wr_pntr_plus2(1)
    );
\gcc0.gc1.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \plusOp__11\(2),
      Q => wr_pntr_plus2(2)
    );
\gcc0.gc1.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \plusOp__11\(3),
      Q => wr_pntr_plus2(3)
    );
\gcc0.gc1.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \plusOp__11\(4),
      Q => wr_pntr_plus2(4)
    );
\gcc0.gc1.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \plusOp__11\(5),
      Q => wr_pntr_plus2(5)
    );
\gcc0.gc1.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \plusOp__11\(6),
      Q => wr_pntr_plus2(6)
    );
\gcc0.gc1.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \plusOp__11\(7),
      Q => wr_pntr_plus2(7)
    );
\gcc0.gc1.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => I5,
      CLR => AR(0),
      D => \plusOp__11\(8),
      Q => \^q\(0)
    );
\gmux.gm[0].gm1.m1_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => I6(0),
      I2 => \^o1\(1),
      I3 => I6(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      I1 => I6(0),
      I2 => wr_pntr_plus1(1),
      I3 => I6(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => I6(0),
      I2 => wr_pntr_plus2(1),
      I3 => I6(1),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => I6(0),
      I2 => \^o1\(1),
      I3 => I6(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O9(0),
      I2 => \^o1\(1),
      I3 => O9(1),
      O => O8(0)
    );
\gmux.gm[1].gms.ms_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => I6(2),
      I2 => \^o1\(3),
      I3 => I6(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(2),
      I1 => I6(2),
      I2 => wr_pntr_plus1(3),
      I3 => I6(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => I6(2),
      I2 => wr_pntr_plus2(3),
      I3 => I6(3),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => I6(2),
      I2 => \^o1\(3),
      I3 => I6(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O9(2),
      I2 => \^o1\(3),
      I3 => O9(3),
      O => O8(1)
    );
\gmux.gm[2].gms.ms_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => I6(4),
      I2 => \^o1\(5),
      I3 => I6(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => I6(4),
      I2 => wr_pntr_plus1(5),
      I3 => I6(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(4),
      I1 => I6(4),
      I2 => wr_pntr_plus2(5),
      I3 => I6(5),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => I6(4),
      I2 => \^o1\(5),
      I3 => I6(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O9(4),
      I2 => \^o1\(5),
      I3 => O9(5),
      O => O8(2)
    );
\gmux.gm[3].gms.ms_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => I6(6),
      I2 => \^o1\(7),
      I3 => I6(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(6),
      I1 => I6(6),
      I2 => wr_pntr_plus1(7),
      I3 => I6(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => I6(6),
      I2 => wr_pntr_plus2(7),
      I3 => I6(7),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => I6(6),
      I2 => \^o1\(7),
      I3 => I6(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O9(6),
      I2 => \^o1\(7),
      I3 => O9(7),
      O => O8(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421wr_bin_cntr__parameterized0_120\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421wr_bin_cntr__parameterized0_120\ : entity is "wr_bin_cntr";
end \axis_intercon_421wr_bin_cntr__parameterized0_120\;

architecture STRUCTURE of \axis_intercon_421wr_bin_cntr__parameterized0_120\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gcc0.gc1.count[8]_i_2__2\ : STD_LOGIC;
  signal \plusOp__8\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gcc0.gc1.count[0]_i_1__2\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc1.count[0]_i_1__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[2]_i_1__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[3]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[4]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[7]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[8]_i_1__2\ : label is "soft_lutpair16";
  attribute counter : integer;
  attribute counter of \gcc0.gc1.count_reg[0]\ : label is 19;
  attribute counter of \gcc0.gc1.count_reg[1]\ : label is 19;
  attribute counter of \gcc0.gc1.count_reg[2]\ : label is 19;
  attribute counter of \gcc0.gc1.count_reg[3]\ : label is 19;
  attribute counter of \gcc0.gc1.count_reg[4]\ : label is 19;
  attribute counter of \gcc0.gc1.count_reg[5]\ : label is 19;
  attribute counter of \gcc0.gc1.count_reg[6]\ : label is 19;
  attribute counter of \gcc0.gc1.count_reg[7]\ : label is 19;
  attribute counter of \gcc0.gc1.count_reg[8]\ : label is 19;
begin
  O1(8 downto 0) <= \^o1\(8 downto 0);
  O4(0) <= \^o4\(0);
  Q(0) <= \^q\(0);
\gcc0.gc1.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__8\(0)
    );
\gcc0.gc1.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__8\(1)
    );
\gcc0.gc1.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__8\(2)
    );
\gcc0.gc1.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__8\(3)
    );
\gcc0.gc1.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__8\(4)
    );
\gcc0.gc1.count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => \plusOp__8\(5)
    );
\gcc0.gc1.count[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2__2\,
      I1 => wr_pntr_plus2(6),
      O => \plusOp__8\(6)
    );
\gcc0.gc1.count[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2__2\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => \plusOp__8\(7)
    );
\gcc0.gc1.count[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => \n_0_gcc0.gc1.count[8]_i_2__2\,
      I2 => wr_pntr_plus2(7),
      I3 => \^q\(0),
      O => \plusOp__8\(8)
    );
\gcc0.gc1.count[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \n_0_gcc0.gc1.count[8]_i_2__2\
    );
\gcc0.gc1.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc1.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc1.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc1.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc1.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => wr_pntr_plus1(4)
    );
\gcc0.gc1.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(5),
      Q => wr_pntr_plus1(5)
    );
\gcc0.gc1.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(6),
      Q => wr_pntr_plus1(6)
    );
\gcc0.gc1.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(7),
      Q => wr_pntr_plus1(7)
    );
\gcc0.gc1.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^o4\(0)
    );
\gcc0.gc1.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^o1\(0)
    );
\gcc0.gc1.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^o1\(1)
    );
\gcc0.gc1.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^o1\(2)
    );
\gcc0.gc1.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^o1\(3)
    );
\gcc0.gc1.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^o1\(4)
    );
\gcc0.gc1.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(5),
      Q => \^o1\(5)
    );
\gcc0.gc1.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(6),
      Q => \^o1\(6)
    );
\gcc0.gc1.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(7),
      Q => \^o1\(7)
    );
\gcc0.gc1.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \^o4\(0),
      Q => \^o1\(8)
    );
\gcc0.gc1.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(0),
      Q => wr_pntr_plus2(0)
    );
\gcc0.gc1.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__8\(1),
      PRE => AR(0),
      Q => wr_pntr_plus2(1)
    );
\gcc0.gc1.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(2),
      Q => wr_pntr_plus2(2)
    );
\gcc0.gc1.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(3),
      Q => wr_pntr_plus2(3)
    );
\gcc0.gc1.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(4),
      Q => wr_pntr_plus2(4)
    );
\gcc0.gc1.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(5),
      Q => wr_pntr_plus2(5)
    );
\gcc0.gc1.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(6),
      Q => wr_pntr_plus2(6)
    );
\gcc0.gc1.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(7),
      Q => wr_pntr_plus2(7)
    );
\gcc0.gc1.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__8\(8),
      Q => \^q\(0)
    );
\gmux.gm[0].gm1.m1_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O5(0),
      I2 => \^o1\(1),
      I3 => O5(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      I1 => O5(0),
      I2 => wr_pntr_plus1(1),
      I3 => O5(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => O5(0),
      I2 => wr_pntr_plus2(1),
      I3 => O5(1),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O5(0),
      I2 => \^o1\(1),
      I3 => O5(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O10(0),
      I2 => \^o1\(1),
      I3 => O10(1),
      O => O9(0)
    );
\gmux.gm[1].gms.ms_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O5(2),
      I2 => \^o1\(3),
      I3 => O5(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(2),
      I1 => O5(2),
      I2 => wr_pntr_plus1(3),
      I3 => O5(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => O5(2),
      I2 => wr_pntr_plus2(3),
      I3 => O5(3),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O5(2),
      I2 => \^o1\(3),
      I3 => O5(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O10(2),
      I2 => \^o1\(3),
      I3 => O10(3),
      O => O9(1)
    );
\gmux.gm[2].gms.ms_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O5(4),
      I2 => \^o1\(5),
      I3 => O5(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => O5(4),
      I2 => wr_pntr_plus1(5),
      I3 => O5(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(4),
      I1 => O5(4),
      I2 => wr_pntr_plus2(5),
      I3 => O5(5),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O5(4),
      I2 => \^o1\(5),
      I3 => O5(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O10(4),
      I2 => \^o1\(5),
      I3 => O10(5),
      O => O9(2)
    );
\gmux.gm[3].gms.ms_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O5(6),
      I2 => \^o1\(7),
      I3 => O5(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(6),
      I1 => O5(6),
      I2 => wr_pntr_plus1(7),
      I3 => O5(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => O5(6),
      I2 => wr_pntr_plus2(7),
      I3 => O5(7),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O5(6),
      I2 => \^o1\(7),
      I3 => O5(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O10(6),
      I2 => \^o1\(7),
      I3 => O10(7),
      O => O9(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421wr_bin_cntr__parameterized0_30\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421wr_bin_cntr__parameterized0_30\ : entity is "wr_bin_cntr";
end \axis_intercon_421wr_bin_cntr__parameterized0_30\;

architecture STRUCTURE of \axis_intercon_421wr_bin_cntr__parameterized0_30\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gcc0.gc1.count[8]_i_2\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gcc0.gc1.count[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc1.count[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[8]_i_1\ : label is "soft_lutpair73";
  attribute counter : integer;
  attribute counter of \gcc0.gc1.count_reg[0]\ : label is 10;
  attribute counter of \gcc0.gc1.count_reg[1]\ : label is 10;
  attribute counter of \gcc0.gc1.count_reg[2]\ : label is 10;
  attribute counter of \gcc0.gc1.count_reg[3]\ : label is 10;
  attribute counter of \gcc0.gc1.count_reg[4]\ : label is 10;
  attribute counter of \gcc0.gc1.count_reg[5]\ : label is 10;
  attribute counter of \gcc0.gc1.count_reg[6]\ : label is 10;
  attribute counter of \gcc0.gc1.count_reg[7]\ : label is 10;
  attribute counter of \gcc0.gc1.count_reg[8]\ : label is 10;
begin
  O1(8 downto 0) <= \^o1\(8 downto 0);
  O4(0) <= \^o4\(0);
  Q(0) <= \^q\(0);
\gcc0.gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => plusOp(0)
    );
\gcc0.gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => plusOp(1)
    );
\gcc0.gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => plusOp(2)
    );
\gcc0.gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => plusOp(3)
    );
\gcc0.gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => plusOp(4)
    );
\gcc0.gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => plusOp(5)
    );
\gcc0.gc1.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2\,
      I1 => wr_pntr_plus2(6),
      O => plusOp(6)
    );
\gcc0.gc1.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => plusOp(7)
    );
\gcc0.gc1.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => \n_0_gcc0.gc1.count[8]_i_2\,
      I2 => wr_pntr_plus2(7),
      I3 => \^q\(0),
      O => plusOp(8)
    );
\gcc0.gc1.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \n_0_gcc0.gc1.count[8]_i_2\
    );
\gcc0.gc1.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc1.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc1.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc1.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc1.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => wr_pntr_plus1(4)
    );
\gcc0.gc1.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(5),
      Q => wr_pntr_plus1(5)
    );
\gcc0.gc1.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(6),
      Q => wr_pntr_plus1(6)
    );
\gcc0.gc1.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(7),
      Q => wr_pntr_plus1(7)
    );
\gcc0.gc1.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^o4\(0)
    );
\gcc0.gc1.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^o1\(0)
    );
\gcc0.gc1.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^o1\(1)
    );
\gcc0.gc1.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^o1\(2)
    );
\gcc0.gc1.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^o1\(3)
    );
\gcc0.gc1.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^o1\(4)
    );
\gcc0.gc1.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(5),
      Q => \^o1\(5)
    );
\gcc0.gc1.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(6),
      Q => \^o1\(6)
    );
\gcc0.gc1.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(7),
      Q => \^o1\(7)
    );
\gcc0.gc1.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \^o4\(0),
      Q => \^o1\(8)
    );
\gcc0.gc1.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(0),
      Q => wr_pntr_plus2(0)
    );
\gcc0.gc1.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(1),
      PRE => AR(0),
      Q => wr_pntr_plus2(1)
    );
\gcc0.gc1.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => wr_pntr_plus2(2)
    );
\gcc0.gc1.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => wr_pntr_plus2(3)
    );
\gcc0.gc1.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => wr_pntr_plus2(4)
    );
\gcc0.gc1.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(5),
      Q => wr_pntr_plus2(5)
    );
\gcc0.gc1.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(6),
      Q => wr_pntr_plus2(6)
    );
\gcc0.gc1.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(7),
      Q => wr_pntr_plus2(7)
    );
\gcc0.gc1.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(8),
      Q => \^q\(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O5(0),
      I2 => \^o1\(1),
      I3 => O5(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      I1 => O5(0),
      I2 => wr_pntr_plus1(1),
      I3 => O5(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => O5(0),
      I2 => wr_pntr_plus2(1),
      I3 => O5(1),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O5(0),
      I2 => \^o1\(1),
      I3 => O5(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O10(0),
      I2 => \^o1\(1),
      I3 => O10(1),
      O => O9(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O5(2),
      I2 => \^o1\(3),
      I3 => O5(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(2),
      I1 => O5(2),
      I2 => wr_pntr_plus1(3),
      I3 => O5(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => O5(2),
      I2 => wr_pntr_plus2(3),
      I3 => O5(3),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O5(2),
      I2 => \^o1\(3),
      I3 => O5(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O10(2),
      I2 => \^o1\(3),
      I3 => O10(3),
      O => O9(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O5(4),
      I2 => \^o1\(5),
      I3 => O5(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => O5(4),
      I2 => wr_pntr_plus1(5),
      I3 => O5(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(4),
      I1 => O5(4),
      I2 => wr_pntr_plus2(5),
      I3 => O5(5),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O5(4),
      I2 => \^o1\(5),
      I3 => O5(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O10(4),
      I2 => \^o1\(5),
      I3 => O10(5),
      O => O9(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O5(6),
      I2 => \^o1\(7),
      I3 => O5(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(6),
      I1 => O5(6),
      I2 => wr_pntr_plus1(7),
      I3 => O5(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => O5(6),
      I2 => wr_pntr_plus2(7),
      I3 => O5(7),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O5(6),
      I2 => \^o1\(7),
      I3 => O5(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O10(6),
      I2 => \^o1\(7),
      I3 => O10(7),
      O => O9(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421wr_bin_cntr__parameterized0_60\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421wr_bin_cntr__parameterized0_60\ : entity is "wr_bin_cntr";
end \axis_intercon_421wr_bin_cntr__parameterized0_60\;

architecture STRUCTURE of \axis_intercon_421wr_bin_cntr__parameterized0_60\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gcc0.gc1.count[8]_i_2__0\ : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gcc0.gc1.count[0]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc1.count[0]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[2]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[3]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[4]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[7]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[8]_i_1__0\ : label is "soft_lutpair54";
  attribute counter : integer;
  attribute counter of \gcc0.gc1.count_reg[0]\ : label is 13;
  attribute counter of \gcc0.gc1.count_reg[1]\ : label is 13;
  attribute counter of \gcc0.gc1.count_reg[2]\ : label is 13;
  attribute counter of \gcc0.gc1.count_reg[3]\ : label is 13;
  attribute counter of \gcc0.gc1.count_reg[4]\ : label is 13;
  attribute counter of \gcc0.gc1.count_reg[5]\ : label is 13;
  attribute counter of \gcc0.gc1.count_reg[6]\ : label is 13;
  attribute counter of \gcc0.gc1.count_reg[7]\ : label is 13;
  attribute counter of \gcc0.gc1.count_reg[8]\ : label is 13;
begin
  O1(8 downto 0) <= \^o1\(8 downto 0);
  O4(0) <= \^o4\(0);
  Q(0) <= \^q\(0);
\gcc0.gc1.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__2\(0)
    );
\gcc0.gc1.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__2\(1)
    );
\gcc0.gc1.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__2\(2)
    );
\gcc0.gc1.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__2\(3)
    );
\gcc0.gc1.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__2\(4)
    );
\gcc0.gc1.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => \plusOp__2\(5)
    );
\gcc0.gc1.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2__0\,
      I1 => wr_pntr_plus2(6),
      O => \plusOp__2\(6)
    );
\gcc0.gc1.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2__0\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => \plusOp__2\(7)
    );
\gcc0.gc1.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => \n_0_gcc0.gc1.count[8]_i_2__0\,
      I2 => wr_pntr_plus2(7),
      I3 => \^q\(0),
      O => \plusOp__2\(8)
    );
\gcc0.gc1.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \n_0_gcc0.gc1.count[8]_i_2__0\
    );
\gcc0.gc1.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc1.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc1.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc1.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc1.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => wr_pntr_plus1(4)
    );
\gcc0.gc1.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(5),
      Q => wr_pntr_plus1(5)
    );
\gcc0.gc1.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(6),
      Q => wr_pntr_plus1(6)
    );
\gcc0.gc1.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(7),
      Q => wr_pntr_plus1(7)
    );
\gcc0.gc1.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^o4\(0)
    );
\gcc0.gc1.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^o1\(0)
    );
\gcc0.gc1.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^o1\(1)
    );
\gcc0.gc1.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^o1\(2)
    );
\gcc0.gc1.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^o1\(3)
    );
\gcc0.gc1.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^o1\(4)
    );
\gcc0.gc1.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(5),
      Q => \^o1\(5)
    );
\gcc0.gc1.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(6),
      Q => \^o1\(6)
    );
\gcc0.gc1.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(7),
      Q => \^o1\(7)
    );
\gcc0.gc1.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \^o4\(0),
      Q => \^o1\(8)
    );
\gcc0.gc1.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(0),
      Q => wr_pntr_plus2(0)
    );
\gcc0.gc1.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__2\(1),
      PRE => AR(0),
      Q => wr_pntr_plus2(1)
    );
\gcc0.gc1.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(2),
      Q => wr_pntr_plus2(2)
    );
\gcc0.gc1.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(3),
      Q => wr_pntr_plus2(3)
    );
\gcc0.gc1.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(4),
      Q => wr_pntr_plus2(4)
    );
\gcc0.gc1.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(5),
      Q => wr_pntr_plus2(5)
    );
\gcc0.gc1.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(6),
      Q => wr_pntr_plus2(6)
    );
\gcc0.gc1.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(7),
      Q => wr_pntr_plus2(7)
    );
\gcc0.gc1.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__2\(8),
      Q => \^q\(0)
    );
\gmux.gm[0].gm1.m1_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O5(0),
      I2 => \^o1\(1),
      I3 => O5(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O10(0),
      I2 => \^o1\(1),
      I3 => O10(1),
      O => O9(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O5(0),
      I2 => \^o1\(1),
      I3 => O5(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      I1 => O5(0),
      I2 => wr_pntr_plus1(1),
      I3 => O5(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => O5(0),
      I2 => wr_pntr_plus2(1),
      I3 => O5(1),
      O => v1_reg_2(0)
    );
\gmux.gm[1].gms.ms_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O5(2),
      I2 => \^o1\(3),
      I3 => O5(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O10(2),
      I2 => \^o1\(3),
      I3 => O10(3),
      O => O9(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O5(2),
      I2 => \^o1\(3),
      I3 => O5(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(2),
      I1 => O5(2),
      I2 => wr_pntr_plus1(3),
      I3 => O5(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => O5(2),
      I2 => wr_pntr_plus2(3),
      I3 => O5(3),
      O => v1_reg_2(1)
    );
\gmux.gm[2].gms.ms_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O5(4),
      I2 => \^o1\(5),
      I3 => O5(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O10(4),
      I2 => \^o1\(5),
      I3 => O10(5),
      O => O9(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O5(4),
      I2 => \^o1\(5),
      I3 => O5(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => O5(4),
      I2 => wr_pntr_plus1(5),
      I3 => O5(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(4),
      I1 => O5(4),
      I2 => wr_pntr_plus2(5),
      I3 => O5(5),
      O => v1_reg_2(2)
    );
\gmux.gm[3].gms.ms_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O5(6),
      I2 => \^o1\(7),
      I3 => O5(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O10(6),
      I2 => \^o1\(7),
      I3 => O10(7),
      O => O9(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O5(6),
      I2 => \^o1\(7),
      I3 => O5(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(6),
      I1 => O5(6),
      I2 => wr_pntr_plus1(7),
      I3 => O5(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => O5(6),
      I2 => wr_pntr_plus2(7),
      I3 => O5(7),
      O => v1_reg_2(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421wr_bin_cntr__parameterized0_90\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421wr_bin_cntr__parameterized0_90\ : entity is "wr_bin_cntr";
end \axis_intercon_421wr_bin_cntr__parameterized0_90\;

architecture STRUCTURE of \axis_intercon_421wr_bin_cntr__parameterized0_90\ is
  signal \^o1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gcc0.gc1.count[8]_i_2__1\ : STD_LOGIC;
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gcc0.gc1.count[0]_i_1__1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc1.count[0]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[2]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[3]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[4]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[7]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gcc0.gc1.count[8]_i_1__1\ : label is "soft_lutpair35";
  attribute counter : integer;
  attribute counter of \gcc0.gc1.count_reg[0]\ : label is 16;
  attribute counter of \gcc0.gc1.count_reg[1]\ : label is 16;
  attribute counter of \gcc0.gc1.count_reg[2]\ : label is 16;
  attribute counter of \gcc0.gc1.count_reg[3]\ : label is 16;
  attribute counter of \gcc0.gc1.count_reg[4]\ : label is 16;
  attribute counter of \gcc0.gc1.count_reg[5]\ : label is 16;
  attribute counter of \gcc0.gc1.count_reg[6]\ : label is 16;
  attribute counter of \gcc0.gc1.count_reg[7]\ : label is 16;
  attribute counter of \gcc0.gc1.count_reg[8]\ : label is 16;
begin
  O1(8 downto 0) <= \^o1\(8 downto 0);
  O4(0) <= \^o4\(0);
  Q(0) <= \^q\(0);
\gcc0.gc1.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__5\(0)
    );
\gcc0.gc1.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__5\(1)
    );
\gcc0.gc1.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__5\(2)
    );
\gcc0.gc1.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__5\(3)
    );
\gcc0.gc1.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__5\(4)
    );
\gcc0.gc1.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => \plusOp__5\(5)
    );
\gcc0.gc1.count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2__1\,
      I1 => wr_pntr_plus2(6),
      O => \plusOp__5\(6)
    );
\gcc0.gc1.count[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_gcc0.gc1.count[8]_i_2__1\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => \plusOp__5\(7)
    );
\gcc0.gc1.count[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => \n_0_gcc0.gc1.count[8]_i_2__1\,
      I2 => wr_pntr_plus2(7),
      I3 => \^q\(0),
      O => \plusOp__5\(8)
    );
\gcc0.gc1.count[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \n_0_gcc0.gc1.count[8]_i_2__1\
    );
\gcc0.gc1.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => wr_pntr_plus2(0),
      PRE => AR(0),
      Q => wr_pntr_plus1(0)
    );
\gcc0.gc1.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(1),
      Q => wr_pntr_plus1(1)
    );
\gcc0.gc1.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(2),
      Q => wr_pntr_plus1(2)
    );
\gcc0.gc1.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(3),
      Q => wr_pntr_plus1(3)
    );
\gcc0.gc1.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(4),
      Q => wr_pntr_plus1(4)
    );
\gcc0.gc1.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(5),
      Q => wr_pntr_plus1(5)
    );
\gcc0.gc1.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(6),
      Q => wr_pntr_plus1(6)
    );
\gcc0.gc1.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus2(7),
      Q => wr_pntr_plus1(7)
    );
\gcc0.gc1.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^o4\(0)
    );
\gcc0.gc1.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(0),
      Q => \^o1\(0)
    );
\gcc0.gc1.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(1),
      Q => \^o1\(1)
    );
\gcc0.gc1.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(2),
      Q => \^o1\(2)
    );
\gcc0.gc1.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(3),
      Q => \^o1\(3)
    );
\gcc0.gc1.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(4),
      Q => \^o1\(4)
    );
\gcc0.gc1.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(5),
      Q => \^o1\(5)
    );
\gcc0.gc1.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(6),
      Q => \^o1\(6)
    );
\gcc0.gc1.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => wr_pntr_plus1(7),
      Q => \^o1\(7)
    );
\gcc0.gc1.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \^o4\(0),
      Q => \^o1\(8)
    );
\gcc0.gc1.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(0),
      Q => wr_pntr_plus2(0)
    );
\gcc0.gc1.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \plusOp__5\(1),
      PRE => AR(0),
      Q => wr_pntr_plus2(1)
    );
\gcc0.gc1.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(2),
      Q => wr_pntr_plus2(2)
    );
\gcc0.gc1.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(3),
      Q => wr_pntr_plus2(3)
    );
\gcc0.gc1.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(4),
      Q => wr_pntr_plus2(4)
    );
\gcc0.gc1.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(5),
      Q => wr_pntr_plus2(5)
    );
\gcc0.gc1.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(6),
      Q => wr_pntr_plus2(6)
    );
\gcc0.gc1.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(7),
      Q => wr_pntr_plus2(7)
    );
\gcc0.gc1.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__5\(8),
      Q => \^q\(0)
    );
\gmux.gm[0].gm1.m1_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O5(0),
      I2 => \^o1\(1),
      I3 => O5(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(0),
      I1 => O5(0),
      I2 => wr_pntr_plus1(1),
      I3 => O5(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(0),
      I1 => O5(0),
      I2 => wr_pntr_plus2(1),
      I3 => O5(1),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O5(0),
      I2 => \^o1\(1),
      I3 => O5(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(0),
      I1 => O10(0),
      I2 => \^o1\(1),
      I3 => O10(1),
      O => O9(0)
    );
\gmux.gm[1].gms.ms_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O5(2),
      I2 => \^o1\(3),
      I3 => O5(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(2),
      I1 => O5(2),
      I2 => wr_pntr_plus1(3),
      I3 => O5(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(2),
      I1 => O5(2),
      I2 => wr_pntr_plus2(3),
      I3 => O5(3),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O5(2),
      I2 => \^o1\(3),
      I3 => O5(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(2),
      I1 => O10(2),
      I2 => \^o1\(3),
      I3 => O10(3),
      O => O9(1)
    );
\gmux.gm[2].gms.ms_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O5(4),
      I2 => \^o1\(5),
      I3 => O5(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(4),
      I1 => O5(4),
      I2 => wr_pntr_plus1(5),
      I3 => O5(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(4),
      I1 => O5(4),
      I2 => wr_pntr_plus2(5),
      I3 => O5(5),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O5(4),
      I2 => \^o1\(5),
      I3 => O5(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(4),
      I1 => O10(4),
      I2 => \^o1\(5),
      I3 => O10(5),
      O => O9(2)
    );
\gmux.gm[3].gms.ms_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O5(6),
      I2 => \^o1\(7),
      I3 => O5(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus1(6),
      I1 => O5(6),
      I2 => wr_pntr_plus1(7),
      I3 => O5(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => wr_pntr_plus2(6),
      I1 => O5(6),
      I2 => wr_pntr_plus2(7),
      I3 => O5(7),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O5(6),
      I2 => \^o1\(7),
      I3 => O5(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \^o1\(6),
      I1 => O10(6),
      I2 => \^o1\(7),
      I3 => O10(7),
      O => O9(3)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axis_switch_arbiter is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy_ns : out STD_LOGIC;
    busy_ns_0 : out STD_LOGIC;
    busy_ns_1 : out STD_LOGIC;
    busy_ns_2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 19 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 18 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    areset_r : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    axis_empty_3 : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    axis_empty_2 : in STD_LOGIC;
    axis_empty_0 : in STD_LOGIC;
    axis_empty_1 : in STD_LOGIC;
    axis_empty : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
end axis_intercon_421axis_interconnect_v1_1_axis_switch_arbiter;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axis_switch_arbiter is
begin
\gen_mi_arb[0].gen_rr.arb_rr_0\: entity work.axis_intercon_421axis_interconnect_v1_1_arb_rr
    port map (
      ACLK => ACLK,
      D(3 downto 0) => D(3 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(19 downto 0) => DIADI(19 downto 0),
      DIBDI(18 downto 0) => DIBDI(18 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(38 downto 0) => I10(38 downto 0),
      I11(38 downto 0) => I11(38 downto 0),
      I12(38 downto 0) => I12(38 downto 0),
      I13(38 downto 0) => I13(38 downto 0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      O6 => O6,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      areset_r => areset_r,
      axis_empty => axis_empty,
      axis_empty_0 => axis_empty_0,
      axis_empty_1 => axis_empty_1,
      axis_empty_2 => axis_empty_2,
      axis_empty_3 => axis_empty_3,
      busy_ns => busy_ns,
      busy_ns_0 => busy_ns_0,
      busy_ns_1 => busy_ns_1,
      busy_ns_2 => busy_ns_2,
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axisc_transfer_mux is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ACLK : in STD_LOGIC
  );
end axis_intercon_421axis_interconnect_v1_1_axisc_transfer_mux;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axisc_transfer_mux is
begin
axisc_arb_responder: entity work.axis_intercon_421axis_interconnect_v1_1_axisc_arb_responder
    port map (
      ACLK => ACLK,
      D(3 downto 0) => D(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    stage1_eop_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_ram_rd_en_reg : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
end axis_intercon_421blk_mem_gen_prim_width;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_width is
begin
\v6_noinit.ram\: entity work.axis_intercon_421blk_mem_gen_prim_wrapper_v6
    port map (
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => O1,
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      eop_at_stage2 => eop_at_stage2,
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_width_116 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_prim_width_116 : entity is "blk_mem_gen_prim_width";
end axis_intercon_421blk_mem_gen_prim_width_116;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_width_116 is
begin
\v6_noinit.ram\: entity work.axis_intercon_421blk_mem_gen_prim_wrapper_v6_117
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_width_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_prim_width_26 : entity is "blk_mem_gen_prim_width";
end axis_intercon_421blk_mem_gen_prim_width_26;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_width_26 is
begin
\v6_noinit.ram\: entity work.axis_intercon_421blk_mem_gen_prim_wrapper_v6_27
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_width_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_prim_width_56 : entity is "blk_mem_gen_prim_width";
end axis_intercon_421blk_mem_gen_prim_width_56;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_width_56 is
begin
\v6_noinit.ram\: entity work.axis_intercon_421blk_mem_gen_prim_wrapper_v6_57
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_prim_width_86 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_prim_width_86 : entity is "blk_mem_gen_prim_width";
end axis_intercon_421blk_mem_gen_prim_width_86;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_prim_width_86 is
begin
\v6_noinit.ram\: entity work.axis_intercon_421blk_mem_gen_prim_wrapper_v6_87
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_status_flags_ss is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axis_intercon_421rd_status_flags_ss;

architecture STRUCTURE of axis_intercon_421rd_status_flags_ss is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_8
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.axis_intercon_421compare_9
    port map (
      I3(3 downto 0) => I3(3 downto 0),
      comp1 => comp1,
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => I2,
      PRE => Q(0),
      Q => p_8_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_status_flags_ss_127 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_status_flags_ss_127 : entity is "rd_status_flags_ss";
end axis_intercon_421rd_status_flags_ss_127;

architecture STRUCTURE of axis_intercon_421rd_status_flags_ss_127 is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_131
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.axis_intercon_421compare_132
    port map (
      I3(3 downto 0) => I3(3 downto 0),
      comp1 => comp1,
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => I2,
      PRE => Q(0),
      Q => p_8_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_status_flags_ss_37 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_status_flags_ss_37 : entity is "rd_status_flags_ss";
end axis_intercon_421rd_status_flags_ss_37;

architecture STRUCTURE of axis_intercon_421rd_status_flags_ss_37 is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_41
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.axis_intercon_421compare_42
    port map (
      I3(3 downto 0) => I3(3 downto 0),
      comp1 => comp1,
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => I2,
      PRE => Q(0),
      Q => p_8_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_status_flags_ss_67 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_status_flags_ss_67 : entity is "rd_status_flags_ss";
end axis_intercon_421rd_status_flags_ss_67;

architecture STRUCTURE of axis_intercon_421rd_status_flags_ss_67 is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_71
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.axis_intercon_421compare_72
    port map (
      I3(3 downto 0) => I3(3 downto 0),
      comp1 => comp1,
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => I2,
      PRE => Q(0),
      Q => p_8_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_status_flags_ss_97 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_status_flags_ss_97 : entity is "rd_status_flags_ss";
end axis_intercon_421rd_status_flags_ss_97;

architecture STRUCTURE of axis_intercon_421rd_status_flags_ss_97 is
  signal \<const1>\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_101
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.axis_intercon_421compare_102
    port map (
      I3(3 downto 0) => I3(3 downto 0),
      comp1 => comp1,
      v1_reg_0(0) => v1_reg_0(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => I2,
      PRE => Q(0),
      Q => p_8_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_status_flags_ss is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC
  );
end axis_intercon_421wr_status_flags_ss;

architecture STRUCTURE of axis_intercon_421wr_status_flags_ss is
  signal \<const1>\ : STD_LOGIC;
  signal \^p_12_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  p_12_out <= \^p_12_out\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c0: entity work.axis_intercon_421compare
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.axis_intercon_421compare_3
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gaf.c2\: entity work.axis_intercon_421compare_4
    port map (
      I3 => I3,
      p_0_in => p_0_in,
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => p_2_out_0,
      PRE => I4,
      Q => \^p_12_out\
    );
\grss.ram_pkt_empty_d1_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => \^p_12_out\,
      I1 => I5,
      I2 => DIADI(0),
      I3 => partial_packet,
      O => O1
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => I4,
      Q => p_2_out
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => I4,
      Q => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_status_flags_ss_119 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S03_AXIS_TREADY : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_eop : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_status_flags_ss_119 : entity is "wr_status_flags_ss";
end axis_intercon_421wr_status_flags_ss_119;

architecture STRUCTURE of axis_intercon_421wr_status_flags_ss_119 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2\ : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of S03_AXIS_TREADY_INST_0 : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S03_AXIS_TREADY_INST_0 : label is "soft_lutpair14";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute SOFT_HLUTNM of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gcc0.gc0.count_d1[8]_i_1__3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \grss.ram_pkt_empty_d1_i_4__2\ : label is "soft_lutpair13";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  p_2_out <= \^p_2_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => S03_AXIS_TVALID,
      I2 => \^p_2_out\,
      O => \^e\(0)
    );
S03_AXIS_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => S03_AXIS_TREADY
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c0: entity work.axis_intercon_421compare_121
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.axis_intercon_421compare_122
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gaf.c2\: entity work.axis_intercon_421compare_123
    port map (
      I3 => I3,
      p_0_in => p_0_in,
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => p_2_out_0,
      PRE => I4,
      Q => \^o2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => S03_AXIS_TVALID,
      I2 => I5,
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
    port map (
      I0 => \^o1\,
      I1 => S03_AXIS_TVALID,
      I2 => I5,
      I3 => S_FIFO_DATA_COUNT(2),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
    port map (
      I0 => I5,
      I1 => S03_AXIS_TVALID,
      I2 => \^o1\,
      I3 => S_FIFO_DATA_COUNT(1),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => S03_AXIS_TVALID,
      I1 => \^o1\,
      I2 => I5,
      O => O4(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\,
      CYINIT => \<const0>\,
      DI(3) => S_FIFO_DATA_COUNT(2),
      DI(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__2\,
      DI(1) => DI(0),
      DI(0) => S_FIFO_DATA_COUNT(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => S(1),
      S(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__2\,
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__2\,
      S(0) => S(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => S_FIFO_DATA_COUNT(6 downto 3),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => I6(3 downto 0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2\,
      CO(3 downto 1) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => S_FIFO_DATA_COUNT(7),
      O(3 downto 2) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => I7(1 downto 0)
    );
\gcc0.gc0.count_d1[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F080"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => \^e\(0),
      I3 => DIADI(0),
      I4 => partial_packet,
      O => O3(0)
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F08FF00"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => DIADI(0),
      I3 => partial_packet,
      I4 => \^e\(0),
      O => O13
    );
\grss.ram_pkt_empty_d1_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50404040"
    )
    port map (
      I0 => partial_packet,
      I1 => DIADI(0),
      I2 => \^e\(0),
      I3 => \^o2\,
      I4 => I8,
      O => wr_eop
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => I4,
      Q => \^p_2_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => I4,
      Q => \^o1\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_status_flags_ss_29 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S00_AXIS_TREADY : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_eop : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_status_flags_ss_29 : entity is "wr_status_flags_ss";
end axis_intercon_421wr_status_flags_ss_29;

architecture STRUCTURE of axis_intercon_421wr_status_flags_ss_29 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2\ : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of S00_AXIS_TREADY_INST_0 : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S00_AXIS_TREADY_INST_0 : label is "soft_lutpair71";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute SOFT_HLUTNM of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gcc0.gc0.count_d1[8]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \grss.ram_pkt_empty_d1_i_4\ : label is "soft_lutpair70";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  p_2_out <= \^p_2_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o2\,
      I1 => S00_AXIS_TVALID,
      I2 => \^p_2_out\,
      O => \^e\(0)
    );
S00_AXIS_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      O => S00_AXIS_TREADY
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c0: entity work.axis_intercon_421compare_31
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.axis_intercon_421compare_32
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gaf.c2\: entity work.axis_intercon_421compare_33
    port map (
      I3 => I3,
      p_0_in => p_0_in,
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => p_2_out_0,
      PRE => rst_d2,
      Q => \^o1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o2\,
      I1 => S00_AXIS_TVALID,
      I2 => I4,
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
    port map (
      I0 => \^o2\,
      I1 => S00_AXIS_TVALID,
      I2 => I4,
      I3 => S_FIFO_DATA_COUNT(2),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
    port map (
      I0 => I4,
      I1 => S00_AXIS_TVALID,
      I2 => \^o2\,
      I3 => S_FIFO_DATA_COUNT(1),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => S00_AXIS_TVALID,
      I1 => \^o2\,
      I2 => I4,
      O => O4(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => S_FIFO_DATA_COUNT(2),
      DI(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2\,
      DI(1) => DI(0),
      DI(0) => S_FIFO_DATA_COUNT(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => S(1),
      S(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5\,
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6\,
      S(0) => S(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => S_FIFO_DATA_COUNT(6 downto 3),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => I5(3 downto 0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1\,
      CO(3 downto 1) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => S_FIFO_DATA_COUNT(7),
      O(3 downto 2) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => I6(1 downto 0)
    );
\gcc0.gc0.count_d1[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F080"
    )
    port map (
      I0 => I7,
      I1 => \^o1\,
      I2 => \^e\(0),
      I3 => DIADI(0),
      I4 => partial_packet,
      O => O3(0)
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F08FF00"
    )
    port map (
      I0 => I7,
      I1 => \^o1\,
      I2 => DIADI(0),
      I3 => partial_packet,
      I4 => \^e\(0),
      O => O13
    );
\grss.ram_pkt_empty_d1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50404040"
    )
    port map (
      I0 => partial_packet,
      I1 => DIADI(0),
      I2 => \^e\(0),
      I3 => \^o1\,
      I4 => I7,
      O => wr_eop
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => rst_d2,
      Q => \^p_2_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => rst_d2,
      Q => \^o2\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_status_flags_ss_59 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S01_AXIS_TREADY : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_eop : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_status_flags_ss_59 : entity is "wr_status_flags_ss";
end axis_intercon_421wr_status_flags_ss_59;

architecture STRUCTURE of axis_intercon_421wr_status_flags_ss_59 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0\ : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of S01_AXIS_TREADY_INST_0 : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S01_AXIS_TREADY_INST_0 : label is "soft_lutpair52";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute SOFT_HLUTNM of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gcc0.gc0.count_d1[8]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \grss.ram_pkt_empty_d1_i_4__0\ : label is "soft_lutpair51";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  p_2_out <= \^p_2_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => S01_AXIS_TVALID,
      I2 => \^p_2_out\,
      O => \^e\(0)
    );
S01_AXIS_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => S01_AXIS_TREADY
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c0: entity work.axis_intercon_421compare_61
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.axis_intercon_421compare_62
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gaf.c2\: entity work.axis_intercon_421compare_63
    port map (
      I3 => I3,
      p_0_in => p_0_in,
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => p_2_out_0,
      PRE => I4,
      Q => \^o2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => S01_AXIS_TVALID,
      I2 => I5,
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
    port map (
      I0 => \^o1\,
      I1 => S01_AXIS_TVALID,
      I2 => I5,
      I3 => S_FIFO_DATA_COUNT(2),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
    port map (
      I0 => I5,
      I1 => S01_AXIS_TVALID,
      I2 => \^o1\,
      I3 => S_FIFO_DATA_COUNT(1),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => S01_AXIS_TVALID,
      I1 => \^o1\,
      I2 => I5,
      O => O4(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => S_FIFO_DATA_COUNT(2),
      DI(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__0\,
      DI(1) => DI(0),
      DI(0) => S_FIFO_DATA_COUNT(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => S(1),
      S(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__0\,
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__0\,
      S(0) => S(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => S_FIFO_DATA_COUNT(6 downto 3),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => I6(3 downto 0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0\,
      CO(3 downto 1) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => S_FIFO_DATA_COUNT(7),
      O(3 downto 2) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => I7(1 downto 0)
    );
\gcc0.gc0.count_d1[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F080"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => \^e\(0),
      I3 => DIADI(0),
      I4 => partial_packet,
      O => O3(0)
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F08FF00"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => DIADI(0),
      I3 => partial_packet,
      I4 => \^e\(0),
      O => O13
    );
\grss.ram_pkt_empty_d1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50404040"
    )
    port map (
      I0 => partial_packet,
      I1 => DIADI(0),
      I2 => \^e\(0),
      I3 => \^o2\,
      I4 => I8,
      O => wr_eop
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => I4,
      Q => \^p_2_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => I4,
      Q => \^o1\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_status_flags_ss_89 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S02_AXIS_TREADY : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_eop : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_status_flags_ss_89 : entity is "wr_status_flags_ss";
end axis_intercon_421wr_status_flags_ss_89;

architecture STRUCTURE of axis_intercon_421wr_status_flags_ss_89 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1\ : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of S02_AXIS_TREADY_INST_0 : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S02_AXIS_TREADY_INST_0 : label is "soft_lutpair33";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute SOFT_HLUTNM of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gcc0.gc0.count_d1[8]_i_1__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \grss.ram_pkt_empty_d1_i_4__1\ : label is "soft_lutpair32";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  p_2_out <= \^p_2_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => S02_AXIS_TVALID,
      I2 => \^p_2_out\,
      O => \^e\(0)
    );
S02_AXIS_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => S02_AXIS_TREADY
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c0: entity work.axis_intercon_421compare_91
    port map (
      I1 => I1,
      comp0 => comp0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.axis_intercon_421compare_92
    port map (
      I2 => I2,
      comp1 => comp1,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gaf.c2\: entity work.axis_intercon_421compare_93
    port map (
      I3 => I3,
      p_0_in => p_0_in,
      v1_reg_1(3 downto 0) => v1_reg_1(3 downto 0)
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => p_2_out_0,
      PRE => I4,
      Q => \^o2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^o1\,
      I1 => S02_AXIS_TVALID,
      I2 => I5,
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
    port map (
      I0 => \^o1\,
      I1 => S02_AXIS_TVALID,
      I2 => I5,
      I3 => S_FIFO_DATA_COUNT(2),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
    port map (
      I0 => I5,
      I1 => S02_AXIS_TVALID,
      I2 => \^o1\,
      I3 => S_FIFO_DATA_COUNT(1),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => S02_AXIS_TVALID,
      I1 => \^o1\,
      I2 => I5,
      O => O4(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\,
      CYINIT => \<const0>\,
      DI(3) => S_FIFO_DATA_COUNT(2),
      DI(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__1\,
      DI(1) => DI(0),
      DI(0) => S_FIFO_DATA_COUNT(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => S(1),
      S(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__1\,
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__1\,
      S(0) => S(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1\,
      CO(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\,
      CO(2) => \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\,
      CO(1) => \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\,
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => S_FIFO_DATA_COUNT(6 downto 3),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => I6(3 downto 0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1\,
      CO(3 downto 1) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => S_FIFO_DATA_COUNT(7),
      O(3 downto 2) => \NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => I7(1 downto 0)
    );
\gcc0.gc0.count_d1[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F080"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => \^e\(0),
      I3 => DIADI(0),
      I4 => partial_packet,
      O => O3(0)
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F08FF00"
    )
    port map (
      I0 => I8,
      I1 => \^o2\,
      I2 => DIADI(0),
      I3 => partial_packet,
      I4 => \^e\(0),
      O => O13
    );
\grss.ram_pkt_empty_d1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50404040"
    )
    port map (
      I0 => partial_packet,
      I1 => DIADI(0),
      I2 => \^e\(0),
      I3 => \^o2\,
      I4 => I8,
      O => wr_eop
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => I4,
      Q => \^p_2_out\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => ram_full_comb,
      PRE => I4,
      Q => \^o1\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axis_switch is
  port (
    S_DECODE_ERR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 19 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    axis_empty : in STD_LOGIC;
    axis_empty_0 : in STD_LOGIC;
    axis_empty_1 : in STD_LOGIC;
    axis_empty_2 : in STD_LOGIC;
    S00_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S02_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S01_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S03_ARB_REQ_SUPPRESS : in STD_LOGIC;
    axis_empty_3 : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    I2 : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    I3 : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    ARESETN : in STD_LOGIC
  );
end axis_intercon_421axis_interconnect_v1_1_axis_switch;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axis_switch is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal areset_r : STD_LOGIC;
  signal busy_ns : STD_LOGIC;
  signal busy_ns_0 : STD_LOGIC;
  signal busy_ns_1 : STD_LOGIC;
  signal busy_ns_2 : STD_LOGIC;
  signal busy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_0_areset_r_i_1 : STD_LOGIC;
  signal \n_0_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\ : STD_LOGIC;
  signal \n_1_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\ : STD_LOGIC;
  signal \n_1_gen_decoder[0].axisc_decoder_0\ : STD_LOGIC;
  signal \n_1_gen_decoder[1].axisc_decoder_0\ : STD_LOGIC;
  signal \n_1_gen_decoder[2].axisc_decoder_0\ : STD_LOGIC;
  signal \n_1_gen_decoder[3].axisc_decoder_0\ : STD_LOGIC;
  signal \n_2_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\ : STD_LOGIC;
  signal \n_3_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\ : STD_LOGIC;
  signal \n_3_gen_decoder[0].axisc_decoder_0\ : STD_LOGIC;
  signal \n_3_gen_decoder[1].axisc_decoder_0\ : STD_LOGIC;
  signal \n_3_gen_decoder[2].axisc_decoder_0\ : STD_LOGIC;
  signal \n_3_gen_decoder[3].axisc_decoder_0\ : STD_LOGIC;
  signal \n_53_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\ : STD_LOGIC;
  signal \n_54_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\ : STD_LOGIC;
  signal \n_55_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\ : STD_LOGIC;
  signal \n_56_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\ : STD_LOGIC;
  signal \n_8_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
areset_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ARESETN,
      O => n_0_areset_r_i_1
    );
areset_r_reg: unisim.vcomponents.FDRE
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => n_0_areset_r_i_1,
      Q => areset_r,
      R => \<const0>\
    );
\gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\: entity work.axis_intercon_421axis_interconnect_v1_1_axis_switch_arbiter
    port map (
      ACLK => ACLK,
      D(3) => \n_53_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      D(2) => \n_54_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      D(1) => \n_55_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      D(0) => \n_56_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(19 downto 0) => DIADI(19 downto 0),
      DIBDI(18 downto 0) => DIBDI(18 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10(38 downto 0) => Q(38 downto 0),
      I11(38 downto 0) => I5(38 downto 0),
      I12(38 downto 0) => I6(38 downto 0),
      I13(38 downto 0) => I7(38 downto 0),
      I2 => \n_3_gen_decoder[1].axisc_decoder_0\,
      I3 => \n_3_gen_decoder[3].axisc_decoder_0\,
      I4 => \n_3_gen_decoder[0].axisc_decoder_0\,
      I5 => \n_3_gen_decoder[2].axisc_decoder_0\,
      I6 => \n_1_gen_decoder[3].axisc_decoder_0\,
      I7 => \n_1_gen_decoder[2].axisc_decoder_0\,
      I8 => \n_1_gen_decoder[1].axisc_decoder_0\,
      I9 => \n_1_gen_decoder[0].axisc_decoder_0\,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      O1 => \n_0_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      O2 => \n_1_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      O3 => \n_2_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      O4 => \n_3_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      O5 => O1,
      O6 => O2,
      Q(3 downto 0) => busy_r(3 downto 0),
      SR(0) => \n_8_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      areset_r => areset_r,
      axis_empty => axis_empty,
      axis_empty_0 => axis_empty_0,
      axis_empty_1 => axis_empty_1,
      axis_empty_2 => axis_empty_2,
      axis_empty_3 => axis_empty_3,
      busy_ns => busy_ns_2,
      busy_ns_0 => busy_ns_1,
      busy_ns_1 => busy_ns_0,
      busy_ns_2 => busy_ns,
      p_2_out => p_2_out
    );
\gen_decoder[0].axisc_decoder_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axisc_decoder_11
    port map (
      ACLK => ACLK,
      I1 => \n_2_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      I2 => I1,
      O1 => \n_1_gen_decoder[0].axisc_decoder_0\,
      O2 => \n_3_gen_decoder[0].axisc_decoder_0\,
      O3 => O3,
      O7(0) => O7(0),
      Q(0) => busy_r(0),
      S00_ARB_REQ_SUPPRESS => S00_ARB_REQ_SUPPRESS,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S_DECODE_ERR(0) => S_DECODE_ERR(0),
      areset_r => areset_r,
      axis_empty => axis_empty,
      busy_ns => busy_ns,
      ram_full_i => ram_full_i
    );
\gen_decoder[1].axisc_decoder_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axisc_decoder
    port map (
      ACLK => ACLK,
      I1 => \n_3_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      I2 => I1,
      I3 => I2,
      O1 => \n_1_gen_decoder[1].axisc_decoder_0\,
      O2 => \n_3_gen_decoder[1].axisc_decoder_0\,
      O4 => O4,
      O8(0) => O8(0),
      Q(0) => busy_r(1),
      S01_ARB_REQ_SUPPRESS => S01_ARB_REQ_SUPPRESS,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S_DECODE_ERR(0) => S_DECODE_ERR(1),
      areset_r => areset_r,
      axis_empty_0 => axis_empty_0,
      busy_ns => busy_ns_0
    );
\gen_decoder[2].axisc_decoder_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axisc_decoder_12
    port map (
      ACLK => ACLK,
      I1 => \n_1_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      I2 => I1,
      I3 => I3,
      O1 => \n_1_gen_decoder[2].axisc_decoder_0\,
      O2 => \n_3_gen_decoder[2].axisc_decoder_0\,
      O5 => O5,
      O9(0) => O9(0),
      Q(0) => busy_r(2),
      S02_ARB_REQ_SUPPRESS => S02_ARB_REQ_SUPPRESS,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S_DECODE_ERR(0) => S_DECODE_ERR(2),
      areset_r => areset_r,
      axis_empty_1 => axis_empty_1,
      busy_ns => busy_ns_1
    );
\gen_decoder[3].axisc_decoder_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axisc_decoder_10
    port map (
      ACLK => ACLK,
      I1 => \n_0_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      I2 => I1,
      I4 => I4,
      O1 => \n_1_gen_decoder[3].axisc_decoder_0\,
      O10(0) => O10(0),
      O2 => \n_3_gen_decoder[3].axisc_decoder_0\,
      O6 => O6,
      Q(0) => busy_r(3),
      S03_ARB_REQ_SUPPRESS => S03_ARB_REQ_SUPPRESS,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_DECODE_ERR(0) => S_DECODE_ERR(3),
      areset_r => areset_r,
      axis_empty_2 => axis_empty_2,
      busy_ns => busy_ns_2
    );
\gen_transfer_mux[0].axisc_transfer_mux_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axisc_transfer_mux
    port map (
      ACLK => ACLK,
      D(3) => \n_53_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      D(2) => \n_54_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      D(1) => \n_55_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      D(0) => \n_56_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\,
      Q(3 downto 0) => busy_r(3 downto 0),
      SR(0) => \n_8_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    stage1_eop_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_ram_rd_en_reg : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
end axis_intercon_421blk_mem_gen_generic_cstr;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.axis_intercon_421blk_mem_gen_prim_width
    port map (
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => O1,
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      eop_at_stage2 => eop_at_stage2,
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_generic_cstr_115 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_generic_cstr_115 : entity is "blk_mem_gen_generic_cstr";
end axis_intercon_421blk_mem_gen_generic_cstr_115;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_generic_cstr_115 is
begin
\ramloop[0].ram.r\: entity work.axis_intercon_421blk_mem_gen_prim_width_116
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_generic_cstr_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_generic_cstr_25 : entity is "blk_mem_gen_generic_cstr";
end axis_intercon_421blk_mem_gen_generic_cstr_25;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_generic_cstr_25 is
begin
\ramloop[0].ram.r\: entity work.axis_intercon_421blk_mem_gen_prim_width_26
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_generic_cstr_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_generic_cstr_55 : entity is "blk_mem_gen_generic_cstr";
end axis_intercon_421blk_mem_gen_generic_cstr_55;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_generic_cstr_55 is
begin
\ramloop[0].ram.r\: entity work.axis_intercon_421blk_mem_gen_prim_width_56
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_generic_cstr_85 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_generic_cstr_85 : entity is "blk_mem_gen_generic_cstr";
end axis_intercon_421blk_mem_gen_generic_cstr_85;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_generic_cstr_85 is
begin
\ramloop[0].ram.r\: entity work.axis_intercon_421blk_mem_gen_prim_width_86
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_logic_pkt_fifo is
  port (
    O1 : out STD_LOGIC;
    eop_at_stage2 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_full_comb : out STD_LOGIC;
    p_2_out_0 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : out STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    comp1 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    stage1_eop_i : in STD_LOGIC
  );
end axis_intercon_421rd_logic_pkt_fifo;

architecture STRUCTURE of axis_intercon_421rd_logic_pkt_fifo is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal comp0_1 : STD_LOGIC;
  signal comp1_0 : STD_LOGIC;
  signal \^eop_at_stage2\ : STD_LOGIC;
  signal \n_0_grss.ram_pkt_empty_d1_reg\ : STD_LOGIC;
  signal \n_0_grss.ram_pkt_empty_reg\ : STD_LOGIC;
  signal \n_0_pkt_gr1.pkt_fwft\ : STD_LOGIC;
  signal n_0_rd_pkt_pntr : STD_LOGIC;
  signal \n_10_grss_pkt_cnt.rd_pkt_cnt\ : STD_LOGIC;
  signal \n_11_grss_pkt_cnt.rd_pkt_cnt\ : STD_LOGIC;
  signal n_15_rd_pkt_pntr : STD_LOGIC;
  signal \n_2_pkt_gr1.rfwft\ : STD_LOGIC;
  signal \n_3_pkt_gr1.rfwft\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal pkt_ready_to_read : STD_LOGIC;
  signal ram_rd_en_compare14_out : STD_LOGIC;
  signal v1_reg_2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_4 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  O1 <= \^o1\;
  eop_at_stage2 <= \^eop_at_stage2\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_5
    port map (
      I1(3 downto 0) => I1(3 downto 0),
      p_1_in => p_1_in,
      v1_reg(0) => v1_reg_4(4)
    );
c2: entity work.axis_intercon_421compare_6
    port map (
      I2(3 downto 0) => I2(3 downto 0),
      p_0_in_0 => p_0_in_0,
      v1_reg(0) => v1_reg_3(4)
    );
\grss.ram_pkt_empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      PRE => Q(1),
      Q => \n_0_grss.ram_pkt_empty_d1_reg\
    );
\grss.ram_pkt_empty_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      D => \n_10_grss_pkt_cnt.rd_pkt_cnt\,
      PRE => Q(1),
      Q => \n_0_grss.ram_pkt_empty_reg\
    );
\grss.rd_pntr_sts\: entity work.axis_intercon_421rd_status_flags_ss
    port map (
      I1 => n_0_rd_pkt_pntr,
      I2 => n_15_rd_pkt_pntr,
      I3(3 downto 0) => I3(3 downto 0),
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      Q(0) => Q(1),
      comp0 => comp0_1,
      comp1 => comp1_0,
      p_8_out => p_8_out,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(0) => v1_reg_2(4)
    );
\grss_pkt_cnt.rd_pkt_cnt\: entity work.axis_intercon_421rd_bin_cntr_7
    port map (
      DIADI(0) => DIADI(0),
      E(0) => ram_rd_en_compare14_out,
      I1 => \n_3_pkt_gr1.rfwft\,
      I12 => I12,
      I13(0) => I13(0),
      I14 => I14,
      I2 => \n_0_grss.ram_pkt_empty_d1_reg\,
      I3 => \n_0_grss.ram_pkt_empty_reg\,
      I4 => \n_2_pkt_gr1.rfwft\,
      I5(0) => Q(1),
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => \^o1\,
      O11(7 downto 0) => O11(7 downto 0),
      O2 => \n_10_grss_pkt_cnt.rd_pkt_cnt\,
      O3 => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      Q(7 downto 0) => O10(7 downto 0),
      p_12_out => p_12_out,
      p_1_in => p_1_in,
      partial_packet => partial_packet,
      stage1_eop_i => stage1_eop_i,
      v1_reg(0) => v1_reg_4(4),
      v1_reg_0(0) => v1_reg_3(4)
    );
\pkt_gr1.eop_at_stage2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => I4,
      Q => \^eop_at_stage2\
    );
\pkt_gr1.pkt_fwft\: entity work.\axis_intercon_421rd_fwft__parameterized0\
    port map (
      D(9 downto 0) => D(9 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(0) => DIADI(0),
      I10(3 downto 0) => I10(3 downto 0),
      I11(1 downto 0) => I11(1 downto 0),
      I12 => I12,
      I8 => I8,
      I9(7 downto 0) => I9(7 downto 0),
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      O1 => \n_0_pkt_gr1.pkt_fwft\,
      O12 => O12,
      O2 => \^o1\,
      O7(0) => O7(0),
      O8(0) => O8(0),
      Q(0) => Q(1),
      S(1 downto 0) => S(1 downto 0),
      p_12_out => p_12_out,
      partial_packet => partial_packet,
      pkt_ready_to_read => pkt_ready_to_read
    );
\pkt_gr1.rfwft\: entity work.axis_intercon_421rd_fwft
    port map (
      DOADO(0) => DOADO(0),
      E(0) => E(0),
      I1 => \n_0_pkt_gr1.pkt_fwft\,
      I2 => \^o1\,
      I3 => \n_0_grss.ram_pkt_empty_reg\,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      O1 => \n_2_pkt_gr1.rfwft\,
      O2 => O2,
      O3 => \n_3_pkt_gr1.rfwft\,
      O4(0) => ram_rd_en_compare14_out,
      Q(1 downto 0) => Q(1 downto 0),
      eop_at_stage2 => \^eop_at_stage2\,
      p_0_in_0 => p_0_in_0,
      p_5_out => p_5_out,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      pkt_ready_to_read => pkt_ready_to_read,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
rd_pkt_pntr: entity work.axis_intercon_421rd_bin_cntr
    port map (
      I1(0) => Q(1),
      I12 => I12,
      I5(0) => I5(0),
      I6(0) => I6(0),
      I7(0) => I7(0),
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => n_0_rd_pkt_pntr,
      O2 => n_15_rd_pkt_pntr,
      O3(7 downto 0) => O9(7 downto 0),
      O4 => O4,
      O5 => O5,
      O6 => O6,
      Q(8 downto 0) => O3(8 downto 0),
      comp0 => comp0,
      comp0_0 => comp0_1,
      comp1 => comp1,
      comp1_1 => comp1_0,
      p_0_in => p_0_in,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      p_5_out => p_5_out,
      p_8_out => p_8_out,
      ram_full_comb => ram_full_comb,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(0) => v1_reg_2(4)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_logic_pkt_fifo_108 is
  port (
    O1 : out STD_LOGIC;
    eop_at_stage2 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    wr_eop : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_logic_pkt_fifo_108 : entity is "rd_logic_pkt_fifo";
end axis_intercon_421rd_logic_pkt_fifo_108;

architecture STRUCTURE of axis_intercon_421rd_logic_pkt_fifo_108 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal comp0_1 : STD_LOGIC;
  signal comp1_0 : STD_LOGIC;
  signal \^eop_at_stage2\ : STD_LOGIC;
  signal \n_0_grss.ram_pkt_empty_reg\ : STD_LOGIC;
  signal n_0_rd_pkt_pntr : STD_LOGIC;
  signal \n_11_grss_pkt_cnt.rd_pkt_cnt\ : STD_LOGIC;
  signal n_15_rd_pkt_pntr : STD_LOGIC;
  signal \n_1_pkt_gr1.pkt_fwft\ : STD_LOGIC;
  signal \n_1_pkt_gr1.rfwft\ : STD_LOGIC;
  signal \n_2_pkt_gr1.pkt_fwft\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal pkt_ready_to_read : STD_LOGIC;
  signal ram_rd_en_compare14_out : STD_LOGIC;
  signal v1_reg_2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_4 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  eop_at_stage2 <= \^eop_at_stage2\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_124
    port map (
      I1(3 downto 0) => I1(3 downto 0),
      p_1_in => p_1_in,
      v1_reg(0) => v1_reg_4(4)
    );
c2: entity work.axis_intercon_421compare_128
    port map (
      I2(3 downto 0) => I2(3 downto 0),
      p_0_in_0 => p_0_in_0,
      v1_reg(0) => v1_reg_3(4)
    );
\grss.ram_pkt_empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => I5,
      PRE => Q(1),
      Q => \^o2\
    );
\grss.ram_pkt_empty_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      PRE => Q(1),
      Q => \n_0_grss.ram_pkt_empty_reg\
    );
\grss.rd_pntr_sts\: entity work.axis_intercon_421rd_status_flags_ss_127
    port map (
      ACLK => ACLK,
      I1 => n_0_rd_pkt_pntr,
      I2 => n_15_rd_pkt_pntr,
      I3(3 downto 0) => I3(3 downto 0),
      Q(0) => Q(1),
      comp0 => comp0_1,
      comp1 => comp1_0,
      p_8_out => p_8_out,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(0) => v1_reg_2(4)
    );
\grss_pkt_cnt.rd_pkt_cnt\: entity work.axis_intercon_421rd_bin_cntr_130
    port map (
      ACLK => ACLK,
      DIADI(0) => DIADI(0),
      E(0) => ram_rd_en_compare14_out,
      I1 => \n_1_pkt_gr1.rfwft\,
      I10 => I10,
      I11(0) => I11(0),
      I2 => \^o2\,
      I3 => \n_0_grss.ram_pkt_empty_reg\,
      I4(0) => Q(1),
      O1 => \^o1\,
      O12(7 downto 0) => O12(7 downto 0),
      O2 => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      Q(7 downto 0) => O11(7 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_1_in => p_1_in,
      partial_packet => partial_packet,
      v1_reg(0) => v1_reg_4(4),
      v1_reg_0(0) => v1_reg_3(4)
    );
\pkt_gr1.eop_at_stage2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => I4,
      Q => \^eop_at_stage2\
    );
\pkt_gr1.pkt_fwft\: entity work.\axis_intercon_421rd_fwft__parameterized0_126\
    port map (
      ACLK => ACLK,
      I6 => I6,
      O1 => \^o1\,
      O2 => \n_1_pkt_gr1.pkt_fwft\,
      O3 => \n_2_pkt_gr1.pkt_fwft\,
      O9(0) => O9(0),
      Q(0) => Q(1),
      pkt_ready_to_read => pkt_ready_to_read
    );
\pkt_gr1.rfwft\: entity work.axis_intercon_421rd_fwft_125
    port map (
      ACLK => ACLK,
      DOADO(0) => DOADO(0),
      E(0) => E(0),
      I1 => \n_1_pkt_gr1.pkt_fwft\,
      I2 => \^o1\,
      I3 => \n_2_pkt_gr1.pkt_fwft\,
      I4 => \n_0_grss.ram_pkt_empty_reg\,
      I6 => I6,
      O1 => \n_1_pkt_gr1.rfwft\,
      O2(0) => ram_rd_en_compare14_out,
      O3 => O3,
      O4 => O4,
      Q(1 downto 0) => Q(1 downto 0),
      eop_at_stage2 => \^eop_at_stage2\,
      p_0_in_0 => p_0_in_0,
      p_12_out => p_12_out,
      p_5_out => p_5_out,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      pkt_ready_to_read => pkt_ready_to_read,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg,
      wr_eop => wr_eop
    );
rd_pkt_pntr: entity work.axis_intercon_421rd_bin_cntr_129
    port map (
      ACLK => ACLK,
      I1(0) => Q(1),
      I10 => I10,
      I7(0) => I7(0),
      I8(0) => I8(0),
      I9(0) => I9(0),
      O1 => n_0_rd_pkt_pntr,
      O2 => n_15_rd_pkt_pntr,
      O3(7 downto 0) => O10(7 downto 0),
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(8 downto 0) => O5(8 downto 0),
      comp0 => comp0,
      comp0_0 => comp0_1,
      comp1 => comp1,
      comp1_1 => comp1_0,
      p_0_in => p_0_in,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      p_5_out => p_5_out,
      p_8_out => p_8_out,
      ram_full_comb => ram_full_comb,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(0) => v1_reg_2(4)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_logic_pkt_fifo_18 is
  port (
    O1 : out STD_LOGIC;
    eop_at_stage2 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    wr_eop : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_logic_pkt_fifo_18 : entity is "rd_logic_pkt_fifo";
end axis_intercon_421rd_logic_pkt_fifo_18;

architecture STRUCTURE of axis_intercon_421rd_logic_pkt_fifo_18 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal comp0_1 : STD_LOGIC;
  signal comp1_0 : STD_LOGIC;
  signal \^eop_at_stage2\ : STD_LOGIC;
  signal \n_0_grss.ram_pkt_empty_reg\ : STD_LOGIC;
  signal \n_0_pkt_gr1.pkt_fwft\ : STD_LOGIC;
  signal n_0_rd_pkt_pntr : STD_LOGIC;
  signal \n_11_grss_pkt_cnt.rd_pkt_cnt\ : STD_LOGIC;
  signal n_15_rd_pkt_pntr : STD_LOGIC;
  signal \n_1_pkt_gr1.rfwft\ : STD_LOGIC;
  signal \n_2_pkt_gr1.pkt_fwft\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal pkt_ready_to_read : STD_LOGIC;
  signal ram_rd_en_compare14_out : STD_LOGIC;
  signal v1_reg_2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_4 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  eop_at_stage2 <= \^eop_at_stage2\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_34
    port map (
      I1(3 downto 0) => I1(3 downto 0),
      p_1_in => p_1_in,
      v1_reg(0) => v1_reg_4(4)
    );
c2: entity work.axis_intercon_421compare_38
    port map (
      I2(3 downto 0) => I2(3 downto 0),
      p_0_in_0 => p_0_in_0,
      v1_reg(0) => v1_reg_3(4)
    );
\grss.ram_pkt_empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => I5,
      PRE => Q(1),
      Q => \^o2\
    );
\grss.ram_pkt_empty_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      PRE => Q(1),
      Q => \n_0_grss.ram_pkt_empty_reg\
    );
\grss.rd_pntr_sts\: entity work.axis_intercon_421rd_status_flags_ss_37
    port map (
      ACLK => ACLK,
      I1 => n_0_rd_pkt_pntr,
      I2 => n_15_rd_pkt_pntr,
      I3(3 downto 0) => I3(3 downto 0),
      Q(0) => Q(1),
      comp0 => comp0_1,
      comp1 => comp1_0,
      p_8_out => p_8_out,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(0) => v1_reg_2(4)
    );
\grss_pkt_cnt.rd_pkt_cnt\: entity work.axis_intercon_421rd_bin_cntr_40
    port map (
      ACLK => ACLK,
      DIADI(0) => DIADI(0),
      E(0) => ram_rd_en_compare14_out,
      I1 => \n_1_pkt_gr1.rfwft\,
      I10 => I10,
      I11(0) => I11(0),
      I2 => \^o2\,
      I3 => \n_0_grss.ram_pkt_empty_reg\,
      I4(0) => Q(1),
      O1 => \^o1\,
      O12(7 downto 0) => O12(7 downto 0),
      O2 => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      Q(7 downto 0) => O11(7 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_1_in => p_1_in,
      partial_packet => partial_packet,
      v1_reg(0) => v1_reg_4(4),
      v1_reg_0(0) => v1_reg_3(4)
    );
\pkt_gr1.eop_at_stage2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => I4,
      Q => \^eop_at_stage2\
    );
\pkt_gr1.pkt_fwft\: entity work.\axis_intercon_421rd_fwft__parameterized0_35\
    port map (
      ACLK => ACLK,
      I6 => I6,
      O1 => \n_0_pkt_gr1.pkt_fwft\,
      O2 => \^o1\,
      O3 => \n_2_pkt_gr1.pkt_fwft\,
      O9(0) => O9(0),
      Q(0) => Q(1),
      pkt_ready_to_read => pkt_ready_to_read
    );
\pkt_gr1.rfwft\: entity work.axis_intercon_421rd_fwft_36
    port map (
      ACLK => ACLK,
      DOADO(0) => DOADO(0),
      E(0) => E(0),
      I1 => \n_0_pkt_gr1.pkt_fwft\,
      I2 => \^o1\,
      I3 => \n_2_pkt_gr1.pkt_fwft\,
      I4 => \n_0_grss.ram_pkt_empty_reg\,
      I6 => I6,
      O1 => \n_1_pkt_gr1.rfwft\,
      O2(0) => ram_rd_en_compare14_out,
      O3 => O3,
      O4 => O4,
      Q(1 downto 0) => Q(1 downto 0),
      eop_at_stage2 => \^eop_at_stage2\,
      p_0_in_0 => p_0_in_0,
      p_12_out => p_12_out,
      p_5_out => p_5_out,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      pkt_ready_to_read => pkt_ready_to_read,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg,
      wr_eop => wr_eop
    );
rd_pkt_pntr: entity work.axis_intercon_421rd_bin_cntr_39
    port map (
      ACLK => ACLK,
      I1(0) => Q(1),
      I10 => I10,
      I7(0) => I7(0),
      I8(0) => I8(0),
      I9(0) => I9(0),
      O1 => n_0_rd_pkt_pntr,
      O2 => n_15_rd_pkt_pntr,
      O3(7 downto 0) => O10(7 downto 0),
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(8 downto 0) => O5(8 downto 0),
      comp0 => comp0,
      comp0_0 => comp0_1,
      comp1 => comp1,
      comp1_1 => comp1_0,
      p_0_in => p_0_in,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      p_5_out => p_5_out,
      p_8_out => p_8_out,
      ram_full_comb => ram_full_comb,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(0) => v1_reg_2(4)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_logic_pkt_fifo_48 is
  port (
    O1 : out STD_LOGIC;
    eop_at_stage2 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    wr_eop : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_logic_pkt_fifo_48 : entity is "rd_logic_pkt_fifo";
end axis_intercon_421rd_logic_pkt_fifo_48;

architecture STRUCTURE of axis_intercon_421rd_logic_pkt_fifo_48 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal comp0_1 : STD_LOGIC;
  signal comp1_0 : STD_LOGIC;
  signal \^eop_at_stage2\ : STD_LOGIC;
  signal \n_0_grss.ram_pkt_empty_reg\ : STD_LOGIC;
  signal n_0_rd_pkt_pntr : STD_LOGIC;
  signal \n_11_grss_pkt_cnt.rd_pkt_cnt\ : STD_LOGIC;
  signal n_15_rd_pkt_pntr : STD_LOGIC;
  signal \n_1_pkt_gr1.pkt_fwft\ : STD_LOGIC;
  signal \n_1_pkt_gr1.rfwft\ : STD_LOGIC;
  signal \n_2_pkt_gr1.pkt_fwft\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal pkt_ready_to_read : STD_LOGIC;
  signal ram_rd_en_compare14_out : STD_LOGIC;
  signal v1_reg_2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_4 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  eop_at_stage2 <= \^eop_at_stage2\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_64
    port map (
      I1(3 downto 0) => I1(3 downto 0),
      p_1_in => p_1_in,
      v1_reg(0) => v1_reg_4(4)
    );
c2: entity work.axis_intercon_421compare_68
    port map (
      I2(3 downto 0) => I2(3 downto 0),
      p_0_in_0 => p_0_in_0,
      v1_reg(0) => v1_reg_3(4)
    );
\grss.ram_pkt_empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => I5,
      PRE => Q(1),
      Q => \^o2\
    );
\grss.ram_pkt_empty_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      PRE => Q(1),
      Q => \n_0_grss.ram_pkt_empty_reg\
    );
\grss.rd_pntr_sts\: entity work.axis_intercon_421rd_status_flags_ss_67
    port map (
      ACLK => ACLK,
      I1 => n_0_rd_pkt_pntr,
      I2 => n_15_rd_pkt_pntr,
      I3(3 downto 0) => I3(3 downto 0),
      Q(0) => Q(1),
      comp0 => comp0_1,
      comp1 => comp1_0,
      p_8_out => p_8_out,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(0) => v1_reg_2(4)
    );
\grss_pkt_cnt.rd_pkt_cnt\: entity work.axis_intercon_421rd_bin_cntr_70
    port map (
      ACLK => ACLK,
      DIADI(0) => DIADI(0),
      E(0) => ram_rd_en_compare14_out,
      I1 => \n_1_pkt_gr1.rfwft\,
      I10 => I10,
      I11(0) => I11(0),
      I2 => \^o2\,
      I3 => \n_0_grss.ram_pkt_empty_reg\,
      I4(0) => Q(1),
      O1 => \^o1\,
      O12(7 downto 0) => O12(7 downto 0),
      O2 => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      Q(7 downto 0) => O11(7 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_1_in => p_1_in,
      partial_packet => partial_packet,
      v1_reg(0) => v1_reg_4(4),
      v1_reg_0(0) => v1_reg_3(4)
    );
\pkt_gr1.eop_at_stage2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => I4,
      Q => \^eop_at_stage2\
    );
\pkt_gr1.pkt_fwft\: entity work.\axis_intercon_421rd_fwft__parameterized0_66\
    port map (
      ACLK => ACLK,
      I6 => I6,
      O1 => \^o1\,
      O2 => \n_1_pkt_gr1.pkt_fwft\,
      O3 => \n_2_pkt_gr1.pkt_fwft\,
      O9(0) => O9(0),
      Q(0) => Q(1),
      pkt_ready_to_read => pkt_ready_to_read
    );
\pkt_gr1.rfwft\: entity work.axis_intercon_421rd_fwft_65
    port map (
      ACLK => ACLK,
      DOADO(0) => DOADO(0),
      E(0) => E(0),
      I1 => \n_1_pkt_gr1.pkt_fwft\,
      I2 => \^o1\,
      I3 => \n_2_pkt_gr1.pkt_fwft\,
      I4 => \n_0_grss.ram_pkt_empty_reg\,
      I6 => I6,
      O1 => \n_1_pkt_gr1.rfwft\,
      O2(0) => ram_rd_en_compare14_out,
      O3 => O3,
      O4 => O4,
      Q(1 downto 0) => Q(1 downto 0),
      eop_at_stage2 => \^eop_at_stage2\,
      p_0_in_0 => p_0_in_0,
      p_12_out => p_12_out,
      p_5_out => p_5_out,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      pkt_ready_to_read => pkt_ready_to_read,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg,
      wr_eop => wr_eop
    );
rd_pkt_pntr: entity work.axis_intercon_421rd_bin_cntr_69
    port map (
      ACLK => ACLK,
      I1(0) => Q(1),
      I10 => I10,
      I7(0) => I7(0),
      I8(0) => I8(0),
      I9(0) => I9(0),
      O1 => n_0_rd_pkt_pntr,
      O2 => n_15_rd_pkt_pntr,
      O3(7 downto 0) => O10(7 downto 0),
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(8 downto 0) => O5(8 downto 0),
      comp0 => comp0,
      comp0_0 => comp0_1,
      comp1 => comp1,
      comp1_1 => comp1_0,
      p_0_in => p_0_in,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      p_5_out => p_5_out,
      p_8_out => p_8_out,
      ram_full_comb => ram_full_comb,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(0) => v1_reg_2(4)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421rd_logic_pkt_fifo_78 is
  port (
    O1 : out STD_LOGIC;
    eop_at_stage2 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ACLK : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    wr_eop : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage1_eop_reg : in STD_LOGIC;
    tmp_ram_rd_en_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rst_full_gen_i : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421rd_logic_pkt_fifo_78 : entity is "rd_logic_pkt_fifo";
end axis_intercon_421rd_logic_pkt_fifo_78;

architecture STRUCTURE of axis_intercon_421rd_logic_pkt_fifo_78 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal comp0_1 : STD_LOGIC;
  signal comp1_0 : STD_LOGIC;
  signal \^eop_at_stage2\ : STD_LOGIC;
  signal \n_0_grss.ram_pkt_empty_reg\ : STD_LOGIC;
  signal n_0_rd_pkt_pntr : STD_LOGIC;
  signal \n_11_grss_pkt_cnt.rd_pkt_cnt\ : STD_LOGIC;
  signal n_15_rd_pkt_pntr : STD_LOGIC;
  signal \n_1_pkt_gr1.pkt_fwft\ : STD_LOGIC;
  signal \n_1_pkt_gr1.rfwft\ : STD_LOGIC;
  signal \n_2_pkt_gr1.pkt_fwft\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal pkt_ready_to_read : STD_LOGIC;
  signal ram_rd_en_compare14_out : STD_LOGIC;
  signal v1_reg_2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal v1_reg_4 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  eop_at_stage2 <= \^eop_at_stage2\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c1: entity work.axis_intercon_421compare_94
    port map (
      I1(3 downto 0) => I1(3 downto 0),
      p_1_in => p_1_in,
      v1_reg(0) => v1_reg_4(4)
    );
c2: entity work.axis_intercon_421compare_98
    port map (
      I2(3 downto 0) => I2(3 downto 0),
      p_0_in_0 => p_0_in_0,
      v1_reg(0) => v1_reg_3(4)
    );
\grss.ram_pkt_empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => I5,
      PRE => Q(1),
      Q => \^o2\
    );
\grss.ram_pkt_empty_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      D => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      PRE => Q(1),
      Q => \n_0_grss.ram_pkt_empty_reg\
    );
\grss.rd_pntr_sts\: entity work.axis_intercon_421rd_status_flags_ss_97
    port map (
      ACLK => ACLK,
      I1 => n_0_rd_pkt_pntr,
      I2 => n_15_rd_pkt_pntr,
      I3(3 downto 0) => I3(3 downto 0),
      Q(0) => Q(1),
      comp0 => comp0_1,
      comp1 => comp1_0,
      p_8_out => p_8_out,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(0) => v1_reg_2(4)
    );
\grss_pkt_cnt.rd_pkt_cnt\: entity work.axis_intercon_421rd_bin_cntr_100
    port map (
      ACLK => ACLK,
      DIADI(0) => DIADI(0),
      E(0) => ram_rd_en_compare14_out,
      I1 => \n_1_pkt_gr1.rfwft\,
      I10 => I10,
      I11(0) => I11(0),
      I2 => \^o2\,
      I3 => \n_0_grss.ram_pkt_empty_reg\,
      I4(0) => Q(1),
      O1 => \^o1\,
      O12(7 downto 0) => O12(7 downto 0),
      O2 => \n_11_grss_pkt_cnt.rd_pkt_cnt\,
      Q(7 downto 0) => O11(7 downto 0),
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_1_in => p_1_in,
      partial_packet => partial_packet,
      v1_reg(0) => v1_reg_4(4),
      v1_reg_0(0) => v1_reg_3(4)
    );
\pkt_gr1.eop_at_stage2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(1),
      D => I4,
      Q => \^eop_at_stage2\
    );
\pkt_gr1.pkt_fwft\: entity work.\axis_intercon_421rd_fwft__parameterized0_96\
    port map (
      ACLK => ACLK,
      I6 => I6,
      O1 => \^o1\,
      O2 => \n_1_pkt_gr1.pkt_fwft\,
      O3 => \n_2_pkt_gr1.pkt_fwft\,
      O9(0) => O9(0),
      Q(0) => Q(1),
      pkt_ready_to_read => pkt_ready_to_read
    );
\pkt_gr1.rfwft\: entity work.axis_intercon_421rd_fwft_95
    port map (
      ACLK => ACLK,
      DOADO(0) => DOADO(0),
      E(0) => E(0),
      I1 => \n_1_pkt_gr1.pkt_fwft\,
      I2 => \^o1\,
      I3 => \n_2_pkt_gr1.pkt_fwft\,
      I4 => \n_0_grss.ram_pkt_empty_reg\,
      I6 => I6,
      O1 => \n_1_pkt_gr1.rfwft\,
      O2(0) => ram_rd_en_compare14_out,
      O3 => O3,
      O4 => O4,
      Q(1 downto 0) => Q(1 downto 0),
      eop_at_stage2 => \^eop_at_stage2\,
      p_0_in_0 => p_0_in_0,
      p_12_out => p_12_out,
      p_5_out => p_5_out,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      pkt_ready_to_read => pkt_ready_to_read,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg,
      wr_eop => wr_eop
    );
rd_pkt_pntr: entity work.axis_intercon_421rd_bin_cntr_99
    port map (
      ACLK => ACLK,
      I1(0) => Q(1),
      I10 => I10,
      I7(0) => I7(0),
      I8(0) => I8(0),
      I9(0) => I9(0),
      O1 => n_0_rd_pkt_pntr,
      O2 => n_15_rd_pkt_pntr,
      O3(7 downto 0) => O10(7 downto 0),
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(8 downto 0) => O5(8 downto 0),
      comp0 => comp0,
      comp0_0 => comp0_1,
      comp1 => comp1,
      comp1_1 => comp1_0,
      p_0_in => p_0_in,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      p_5_out => p_5_out,
      p_8_out => p_8_out,
      ram_full_comb => ram_full_comb,
      rst_full_gen_i => rst_full_gen_i,
      v1_reg(0) => v1_reg_2(4)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_logic_pkt_fifo is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axis_intercon_421wr_logic_pkt_fifo;

architecture STRUCTURE of axis_intercon_421wr_logic_pkt_fifo is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gwss.wsts\: entity work.axis_intercon_421wr_status_flags_ss
    port map (
      DIADI(0) => DIADI(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => O1,
      O3 => O3,
      comp0 => comp0,
      comp1 => comp1,
      p_0_in => p_0_in,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      partial_packet => partial_packet,
      ram_full_comb => ram_full_comb,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0)
    );
wr_pkt_cnt: entity work.axis_intercon_421wr_bin_cntr
    port map (
      AR(0) => AR(0),
      E(0) => E(0),
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O10(7 downto 0) => O10(7 downto 0),
      O11(7 downto 0) => O11(7 downto 0),
      O5(3 downto 0) => O5(3 downto 0),
      O6(0) => O6(0),
      O7(3 downto 0) => O7(3 downto 0)
    );
wr_pkt_pntr: entity work.\axis_intercon_421wr_bin_cntr__parameterized0\
    port map (
      AR(0) => AR(0),
      I5 => I5,
      I6(7 downto 0) => I6(7 downto 0),
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1(8 downto 0) => O2(8 downto 0),
      O4(0) => O4(0),
      O8(3 downto 0) => O8(3 downto 0),
      O9(7 downto 0) => O9(7 downto 0),
      Q(0) => Q(0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_logic_pkt_fifo_109 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S03_AXIS_TREADY : out STD_LOGIC;
    wr_eop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O13 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_logic_pkt_fifo_109 : entity is "wr_logic_pkt_fifo";
end axis_intercon_421wr_logic_pkt_fifo_109;

architecture STRUCTURE of axis_intercon_421wr_logic_pkt_fifo_109 is
  signal \^o2\ : STD_LOGIC;
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_eop_0 : STD_LOGIC;
begin
  O2 <= \^o2\;
\gwss.wsts\: entity work.axis_intercon_421wr_status_flags_ss_119
    port map (
      ACLK => ACLK,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(0) => DIADI(0),
      E(0) => \^o2\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(3 downto 0) => I6(3 downto 0),
      I7(1 downto 0) => I7(1 downto 0),
      I8 => I8,
      O1 => O1,
      O13 => O13,
      O2 => p_12_out,
      O3(0) => wr_eop_0,
      O4(0) => E(0),
      S(1 downto 0) => S(1 downto 0),
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0),
      comp0 => comp0,
      comp1 => comp1,
      p_0_in => p_0_in,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      partial_packet => partial_packet,
      ram_full_comb => ram_full_comb,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
wr_pkt_cnt: entity work.axis_intercon_421wr_bin_cntr_118
    port map (
      ACLK => ACLK,
      AR(0) => AR(0),
      E(0) => wr_eop_0,
      O11(7 downto 0) => O11(7 downto 0),
      O12(7 downto 0) => O12(7 downto 0),
      O6(3 downto 0) => O6(3 downto 0),
      O7(0) => O7(0),
      O8(3 downto 0) => O8(3 downto 0)
    );
wr_pkt_pntr: entity work.\axis_intercon_421wr_bin_cntr__parameterized0_120\
    port map (
      ACLK => ACLK,
      AR(0) => AR(0),
      E(0) => \^o2\,
      O1(8 downto 0) => O3(8 downto 0),
      O10(7 downto 0) => O10(7 downto 0),
      O4(0) => O4(0),
      O5(7 downto 0) => O5(7 downto 0),
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_logic_pkt_fifo_19 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S00_AXIS_TREADY : out STD_LOGIC;
    wr_eop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O13 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    rst_d2 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_logic_pkt_fifo_19 : entity is "wr_logic_pkt_fifo";
end axis_intercon_421wr_logic_pkt_fifo_19;

architecture STRUCTURE of axis_intercon_421wr_logic_pkt_fifo_19 is
  signal \^o2\ : STD_LOGIC;
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_eop_0 : STD_LOGIC;
begin
  O2 <= \^o2\;
\gwss.wsts\: entity work.axis_intercon_421wr_status_flags_ss_29
    port map (
      ACLK => ACLK,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(0) => DIADI(0),
      E(0) => \^o2\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(3 downto 0) => I5(3 downto 0),
      I6(1 downto 0) => I6(1 downto 0),
      I7 => I7,
      O1 => p_12_out,
      O13 => O13,
      O2 => O1,
      O3(0) => wr_eop_0,
      O4(0) => E(0),
      S(1 downto 0) => S(1 downto 0),
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0),
      comp0 => comp0,
      comp1 => comp1,
      p_0_in => p_0_in,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      partial_packet => partial_packet,
      ram_full_comb => ram_full_comb,
      rst_d2 => rst_d2,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
wr_pkt_cnt: entity work.axis_intercon_421wr_bin_cntr_28
    port map (
      ACLK => ACLK,
      AR(0) => AR(0),
      E(0) => wr_eop_0,
      O11(7 downto 0) => O11(7 downto 0),
      O12(7 downto 0) => O12(7 downto 0),
      O6(3 downto 0) => O6(3 downto 0),
      O7(0) => O7(0),
      O8(3 downto 0) => O8(3 downto 0)
    );
wr_pkt_pntr: entity work.\axis_intercon_421wr_bin_cntr__parameterized0_30\
    port map (
      ACLK => ACLK,
      AR(0) => AR(0),
      E(0) => \^o2\,
      O1(8 downto 0) => O3(8 downto 0),
      O10(7 downto 0) => O10(7 downto 0),
      O4(0) => O4(0),
      O5(7 downto 0) => O5(7 downto 0),
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_logic_pkt_fifo_49 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S01_AXIS_TREADY : out STD_LOGIC;
    wr_eop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O13 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_logic_pkt_fifo_49 : entity is "wr_logic_pkt_fifo";
end axis_intercon_421wr_logic_pkt_fifo_49;

architecture STRUCTURE of axis_intercon_421wr_logic_pkt_fifo_49 is
  signal \^o2\ : STD_LOGIC;
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_eop_0 : STD_LOGIC;
begin
  O2 <= \^o2\;
\gwss.wsts\: entity work.axis_intercon_421wr_status_flags_ss_59
    port map (
      ACLK => ACLK,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(0) => DIADI(0),
      E(0) => \^o2\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(3 downto 0) => I6(3 downto 0),
      I7(1 downto 0) => I7(1 downto 0),
      I8 => I8,
      O1 => O1,
      O13 => O13,
      O2 => p_12_out,
      O3(0) => wr_eop_0,
      O4(0) => E(0),
      S(1 downto 0) => S(1 downto 0),
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0),
      comp0 => comp0,
      comp1 => comp1,
      p_0_in => p_0_in,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      partial_packet => partial_packet,
      ram_full_comb => ram_full_comb,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
wr_pkt_cnt: entity work.axis_intercon_421wr_bin_cntr_58
    port map (
      ACLK => ACLK,
      AR(0) => AR(0),
      E(0) => wr_eop_0,
      O11(7 downto 0) => O11(7 downto 0),
      O12(7 downto 0) => O12(7 downto 0),
      O6(3 downto 0) => O6(3 downto 0),
      O7(0) => O7(0),
      O8(3 downto 0) => O8(3 downto 0)
    );
wr_pkt_pntr: entity work.\axis_intercon_421wr_bin_cntr__parameterized0_60\
    port map (
      ACLK => ACLK,
      AR(0) => AR(0),
      E(0) => \^o2\,
      O1(8 downto 0) => O3(8 downto 0),
      O10(7 downto 0) => O10(7 downto 0),
      O4(0) => O4(0),
      O5(7 downto 0) => O5(7 downto 0),
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421wr_logic_pkt_fifo_79 is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S02_AXIS_TREADY : out STD_LOGIC;
    wr_eop : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O13 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_2_out_0 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 0 to 0 );
    partial_packet : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421wr_logic_pkt_fifo_79 : entity is "wr_logic_pkt_fifo";
end axis_intercon_421wr_logic_pkt_fifo_79;

architecture STRUCTURE of axis_intercon_421wr_logic_pkt_fifo_79 is
  signal \^o2\ : STD_LOGIC;
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_eop_0 : STD_LOGIC;
begin
  O2 <= \^o2\;
\gwss.wsts\: entity work.axis_intercon_421wr_status_flags_ss_89
    port map (
      ACLK => ACLK,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(0) => DIADI(0),
      E(0) => \^o2\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6(3 downto 0) => I6(3 downto 0),
      I7(1 downto 0) => I7(1 downto 0),
      I8 => I8,
      O1 => O1,
      O13 => O13,
      O2 => p_12_out,
      O3(0) => wr_eop_0,
      O4(0) => E(0),
      S(1 downto 0) => S(1 downto 0),
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0),
      comp0 => comp0,
      comp1 => comp1,
      p_0_in => p_0_in,
      p_2_out => p_2_out,
      p_2_out_0 => p_2_out_0,
      partial_packet => partial_packet,
      ram_full_comb => ram_full_comb,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
wr_pkt_cnt: entity work.axis_intercon_421wr_bin_cntr_88
    port map (
      ACLK => ACLK,
      AR(0) => AR(0),
      E(0) => wr_eop_0,
      O11(7 downto 0) => O11(7 downto 0),
      O12(7 downto 0) => O12(7 downto 0),
      O6(3 downto 0) => O6(3 downto 0),
      O7(0) => O7(0),
      O8(3 downto 0) => O8(3 downto 0)
    );
wr_pkt_pntr: entity work.\axis_intercon_421wr_bin_cntr__parameterized0_90\
    port map (
      ACLK => ACLK,
      AR(0) => AR(0),
      E(0) => \^o2\,
      O1(8 downto 0) => O3(8 downto 0),
      O10(7 downto 0) => O10(7 downto 0),
      O4(0) => O4(0),
      O5(7 downto 0) => O5(7 downto 0),
      O9(3 downto 0) => O9(3 downto 0),
      Q(0) => Q(0),
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c0/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_2(3 downto 0) => \gaf.c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    stage1_eop_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_ram_rd_en_reg : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
end axis_intercon_421blk_mem_gen_top;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_top is
begin
\valid.cstr\: entity work.axis_intercon_421blk_mem_gen_generic_cstr
    port map (
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => O1,
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      eop_at_stage2 => eop_at_stage2,
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_top_114 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_top_114 : entity is "blk_mem_gen_top";
end axis_intercon_421blk_mem_gen_top_114;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_top_114 is
begin
\valid.cstr\: entity work.axis_intercon_421blk_mem_gen_generic_cstr_115
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_top_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_top_24 : entity is "blk_mem_gen_top";
end axis_intercon_421blk_mem_gen_top_24;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_top_24 is
begin
\valid.cstr\: entity work.axis_intercon_421blk_mem_gen_generic_cstr_25
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_top_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_top_54 : entity is "blk_mem_gen_top";
end axis_intercon_421blk_mem_gen_top_54;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_top_54 is
begin
\valid.cstr\: entity work.axis_intercon_421blk_mem_gen_generic_cstr_55
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_top_84 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_top_84 : entity is "blk_mem_gen_top";
end axis_intercon_421blk_mem_gen_top_84;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_top_84 is
begin
\valid.cstr\: entity work.axis_intercon_421blk_mem_gen_generic_cstr_85
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_v8_0_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    stage1_eop_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_ram_rd_en_reg : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
end axis_intercon_421blk_mem_gen_v8_0_synth;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_v8_0_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axis_intercon_421blk_mem_gen_top
    port map (
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => O1,
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      eop_at_stage2 => eop_at_stage2,
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_v8_0_synth_113 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_v8_0_synth_113 : entity is "blk_mem_gen_v8_0_synth";
end axis_intercon_421blk_mem_gen_v8_0_synth_113;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_v8_0_synth_113 is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axis_intercon_421blk_mem_gen_top_114
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_v8_0_synth_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_v8_0_synth_23 : entity is "blk_mem_gen_v8_0_synth";
end axis_intercon_421blk_mem_gen_v8_0_synth_23;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_v8_0_synth_23 is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axis_intercon_421blk_mem_gen_top_24
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_v8_0_synth_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_v8_0_synth_53 : entity is "blk_mem_gen_v8_0_synth";
end axis_intercon_421blk_mem_gen_v8_0_synth_53;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_v8_0_synth_53 is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axis_intercon_421blk_mem_gen_top_54
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421blk_mem_gen_v8_0_synth_83 is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421blk_mem_gen_v8_0_synth_83 : entity is "blk_mem_gen_v8_0_synth";
end axis_intercon_421blk_mem_gen_v8_0_synth_83;

architecture STRUCTURE of axis_intercon_421blk_mem_gen_v8_0_synth_83 is
begin
\gnativebmg.native_blk_mem_gen\: entity work.axis_intercon_421blk_mem_gen_top_84
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421blk_mem_gen_v8_0__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    stage1_eop_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_ram_rd_en_reg : in STD_LOGIC;
    stage1_eop_reg : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421blk_mem_gen_v8_0__parameterized0\ : entity is "blk_mem_gen_v8_0";
end \axis_intercon_421blk_mem_gen_v8_0__parameterized0\;

architecture STRUCTURE of \axis_intercon_421blk_mem_gen_v8_0__parameterized0\ is
begin
inst_blk_mem_gen: entity work.axis_intercon_421blk_mem_gen_v8_0_synth
    port map (
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => O1,
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      eop_at_stage2 => eop_at_stage2,
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421blk_mem_gen_v8_0__parameterized0_112\ is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421blk_mem_gen_v8_0__parameterized0_112\ : entity is "blk_mem_gen_v8_0";
end \axis_intercon_421blk_mem_gen_v8_0__parameterized0_112\;

architecture STRUCTURE of \axis_intercon_421blk_mem_gen_v8_0__parameterized0_112\ is
begin
inst_blk_mem_gen: entity work.axis_intercon_421blk_mem_gen_v8_0_synth_113
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421blk_mem_gen_v8_0__parameterized0_22\ is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421blk_mem_gen_v8_0__parameterized0_22\ : entity is "blk_mem_gen_v8_0";
end \axis_intercon_421blk_mem_gen_v8_0__parameterized0_22\;

architecture STRUCTURE of \axis_intercon_421blk_mem_gen_v8_0__parameterized0_22\ is
begin
inst_blk_mem_gen: entity work.axis_intercon_421blk_mem_gen_v8_0_synth_23
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421blk_mem_gen_v8_0__parameterized0_52\ is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421blk_mem_gen_v8_0__parameterized0_52\ : entity is "blk_mem_gen_v8_0";
end \axis_intercon_421blk_mem_gen_v8_0__parameterized0_52\;

architecture STRUCTURE of \axis_intercon_421blk_mem_gen_v8_0__parameterized0_52\ is
begin
inst_blk_mem_gen: entity work.axis_intercon_421blk_mem_gen_v8_0_synth_53
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421blk_mem_gen_v8_0__parameterized0_82\ is
  port (
    D : out STD_LOGIC_VECTOR ( 38 downto 0 );
    O1 : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_13_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421blk_mem_gen_v8_0__parameterized0_82\ : entity is "blk_mem_gen_v8_0";
end \axis_intercon_421blk_mem_gen_v8_0__parameterized0_82\;

architecture STRUCTURE of \axis_intercon_421blk_mem_gen_v8_0__parameterized0_82\ is
begin
inst_blk_mem_gen: entity work.axis_intercon_421blk_mem_gen_v8_0_synth_83
    port map (
      ACLK => ACLK,
      D(38 downto 0) => D(38 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421memory is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en_reg : out STD_LOGIC;
    stage1_eop_reg : out STD_LOGIC;
    stage1_eop_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 38 downto 0 );
    I1 : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axis_intercon_421memory;

architecture STRUCTURE of axis_intercon_421memory is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^doado\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal doutb : STD_LOGIC_VECTOR ( 38 downto 1 );
  signal \^stage1_eop_i\ : STD_LOGIC;
  signal \^stage1_eop_reg\ : STD_LOGIC;
  signal \^tmp_ram_rd_en_reg\ : STD_LOGIC;
begin
  DOADO(0) <= \^doado\(0);
  stage1_eop_i <= \^stage1_eop_i\;
  stage1_eop_reg <= \^stage1_eop_reg\;
  tmp_ram_rd_en_reg <= \^tmp_ram_rd_en_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axis_intercon_421blk_mem_gen_v8_0__parameterized0\
    port map (
      D(38 downto 1) => doutb(38 downto 1),
      D(0) => \^doado\(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => O1,
      O2(8 downto 0) => O2(8 downto 0),
      O3(8 downto 0) => O3(8 downto 0),
      eop_at_stage2 => eop_at_stage2,
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_6_out => p_6_out,
      stage1_eop_i => \^stage1_eop_i\,
      stage1_eop_reg => \^stage1_eop_reg\,
      tmp_ram_rd_en_reg => \^tmp_ram_rd_en_reg\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => \^doado\(0),
      Q => O4(0),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(10),
      Q => O4(10),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(11),
      Q => O4(11),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(12),
      Q => O4(12),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(13),
      Q => O4(13),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(14),
      Q => O4(14),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(15),
      Q => O4(15),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(16),
      Q => O4(16),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(17),
      Q => O4(17),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(18),
      Q => O4(18),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(19),
      Q => O4(19),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(1),
      Q => O4(1),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(20),
      Q => O4(20),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(21),
      Q => O4(21),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(22),
      Q => O4(22),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(23),
      Q => O4(23),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(24),
      Q => O4(24),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(25),
      Q => O4(25),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(26),
      Q => O4(26),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(27),
      Q => O4(27),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(28),
      Q => O4(28),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(29),
      Q => O4(29),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(2),
      Q => O4(2),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(30),
      Q => O4(30),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(31),
      Q => O4(31),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(32),
      Q => O4(32),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(33),
      Q => O4(33),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(34),
      Q => O4(34),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(35),
      Q => O4(35),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(36),
      Q => O4(36),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(37),
      Q => O4(37),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(38),
      Q => O4(38),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(3),
      Q => O4(3),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(4),
      Q => O4(4),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(5),
      Q => O4(5),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(6),
      Q => O4(6),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(7),
      Q => O4(7),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(8),
      Q => O4(8),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      D => doutb(9),
      Q => O4(9),
      R => \<const0>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => \^stage1_eop_i\,
      Q => \^stage1_eop_reg\
    );
\goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => I1,
      Q => \^tmp_ram_rd_en_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421memory_110 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en_reg : out STD_LOGIC;
    stage1_eop_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 38 downto 0 );
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421memory_110 : entity is "memory";
end axis_intercon_421memory_110;

architecture STRUCTURE of axis_intercon_421memory_110 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^doado\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal doutb : STD_LOGIC_VECTOR ( 38 downto 1 );
  signal stage1_eop_i : STD_LOGIC;
  signal \^stage1_eop_reg\ : STD_LOGIC;
  signal \^tmp_ram_rd_en_reg\ : STD_LOGIC;
begin
  DOADO(0) <= \^doado\(0);
  stage1_eop_reg <= \^stage1_eop_reg\;
  tmp_ram_rd_en_reg <= \^tmp_ram_rd_en_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axis_intercon_421blk_mem_gen_v8_0__parameterized0_112\
    port map (
      ACLK => ACLK,
      D(38 downto 1) => doutb(38 downto 1),
      D(0) => \^doado\(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => \^tmp_ram_rd_en_reg\,
      I3 => \^stage1_eop_reg\,
      I4 => I2,
      I5 => I3,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \^doado\(0),
      Q => O4(0),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(10),
      Q => O4(10),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(11),
      Q => O4(11),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(12),
      Q => O4(12),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(13),
      Q => O4(13),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(14),
      Q => O4(14),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(15),
      Q => O4(15),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(16),
      Q => O4(16),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(17),
      Q => O4(17),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(18),
      Q => O4(18),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(19),
      Q => O4(19),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(1),
      Q => O4(1),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(20),
      Q => O4(20),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(21),
      Q => O4(21),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(22),
      Q => O4(22),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(23),
      Q => O4(23),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(24),
      Q => O4(24),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(25),
      Q => O4(25),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(26),
      Q => O4(26),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(27),
      Q => O4(27),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(28),
      Q => O4(28),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(29),
      Q => O4(29),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(2),
      Q => O4(2),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(30),
      Q => O4(30),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(31),
      Q => O4(31),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(32),
      Q => O4(32),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(33),
      Q => O4(33),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(34),
      Q => O4(34),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(35),
      Q => O4(35),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(36),
      Q => O4(36),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(37),
      Q => O4(37),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(38),
      Q => O4(38),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(3),
      Q => O4(3),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(4),
      Q => O4(4),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(5),
      Q => O4(5),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(6),
      Q => O4(6),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(7),
      Q => O4(7),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(8),
      Q => O4(8),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(9),
      Q => O4(9),
      R => \<const0>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => stage1_eop_i,
      Q => \^stage1_eop_reg\
    );
\goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => I1,
      Q => \^tmp_ram_rd_en_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421memory_20 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en_reg : out STD_LOGIC;
    stage1_eop_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 38 downto 0 );
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421memory_20 : entity is "memory";
end axis_intercon_421memory_20;

architecture STRUCTURE of axis_intercon_421memory_20 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^doado\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal doutb : STD_LOGIC_VECTOR ( 38 downto 1 );
  signal stage1_eop_i : STD_LOGIC;
  signal \^stage1_eop_reg\ : STD_LOGIC;
  signal \^tmp_ram_rd_en_reg\ : STD_LOGIC;
begin
  DOADO(0) <= \^doado\(0);
  stage1_eop_reg <= \^stage1_eop_reg\;
  tmp_ram_rd_en_reg <= \^tmp_ram_rd_en_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axis_intercon_421blk_mem_gen_v8_0__parameterized0_22\
    port map (
      ACLK => ACLK,
      D(38 downto 1) => doutb(38 downto 1),
      D(0) => \^doado\(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => \^tmp_ram_rd_en_reg\,
      I3 => \^stage1_eop_reg\,
      I4 => I2,
      I5 => I3,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \^doado\(0),
      Q => O4(0),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(10),
      Q => O4(10),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(11),
      Q => O4(11),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(12),
      Q => O4(12),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(13),
      Q => O4(13),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(14),
      Q => O4(14),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(15),
      Q => O4(15),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(16),
      Q => O4(16),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(17),
      Q => O4(17),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(18),
      Q => O4(18),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(19),
      Q => O4(19),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(1),
      Q => O4(1),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(20),
      Q => O4(20),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(21),
      Q => O4(21),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(22),
      Q => O4(22),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(23),
      Q => O4(23),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(24),
      Q => O4(24),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(25),
      Q => O4(25),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(26),
      Q => O4(26),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(27),
      Q => O4(27),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(28),
      Q => O4(28),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(29),
      Q => O4(29),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(2),
      Q => O4(2),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(30),
      Q => O4(30),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(31),
      Q => O4(31),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(32),
      Q => O4(32),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(33),
      Q => O4(33),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(34),
      Q => O4(34),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(35),
      Q => O4(35),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(36),
      Q => O4(36),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(37),
      Q => O4(37),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(38),
      Q => O4(38),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(3),
      Q => O4(3),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(4),
      Q => O4(4),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(5),
      Q => O4(5),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(6),
      Q => O4(6),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(7),
      Q => O4(7),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(8),
      Q => O4(8),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(9),
      Q => O4(9),
      R => \<const0>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => stage1_eop_i,
      Q => \^stage1_eop_reg\
    );
\goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => I1,
      Q => \^tmp_ram_rd_en_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421memory_50 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en_reg : out STD_LOGIC;
    stage1_eop_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 38 downto 0 );
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421memory_50 : entity is "memory";
end axis_intercon_421memory_50;

architecture STRUCTURE of axis_intercon_421memory_50 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^doado\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal doutb : STD_LOGIC_VECTOR ( 38 downto 1 );
  signal stage1_eop_i : STD_LOGIC;
  signal \^stage1_eop_reg\ : STD_LOGIC;
  signal \^tmp_ram_rd_en_reg\ : STD_LOGIC;
begin
  DOADO(0) <= \^doado\(0);
  stage1_eop_reg <= \^stage1_eop_reg\;
  tmp_ram_rd_en_reg <= \^tmp_ram_rd_en_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axis_intercon_421blk_mem_gen_v8_0__parameterized0_52\
    port map (
      ACLK => ACLK,
      D(38 downto 1) => doutb(38 downto 1),
      D(0) => \^doado\(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => \^tmp_ram_rd_en_reg\,
      I3 => \^stage1_eop_reg\,
      I4 => I2,
      I5 => I3,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \^doado\(0),
      Q => O4(0),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(10),
      Q => O4(10),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(11),
      Q => O4(11),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(12),
      Q => O4(12),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(13),
      Q => O4(13),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(14),
      Q => O4(14),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(15),
      Q => O4(15),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(16),
      Q => O4(16),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(17),
      Q => O4(17),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(18),
      Q => O4(18),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(19),
      Q => O4(19),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(1),
      Q => O4(1),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(20),
      Q => O4(20),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(21),
      Q => O4(21),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(22),
      Q => O4(22),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(23),
      Q => O4(23),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(24),
      Q => O4(24),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(25),
      Q => O4(25),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(26),
      Q => O4(26),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(27),
      Q => O4(27),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(28),
      Q => O4(28),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(29),
      Q => O4(29),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(2),
      Q => O4(2),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(30),
      Q => O4(30),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(31),
      Q => O4(31),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(32),
      Q => O4(32),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(33),
      Q => O4(33),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(34),
      Q => O4(34),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(35),
      Q => O4(35),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(36),
      Q => O4(36),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(37),
      Q => O4(37),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(38),
      Q => O4(38),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(3),
      Q => O4(3),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(4),
      Q => O4(4),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(5),
      Q => O4(5),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(6),
      Q => O4(6),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(7),
      Q => O4(7),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(8),
      Q => O4(8),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(9),
      Q => O4(9),
      R => \<const0>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => stage1_eop_i,
      Q => \^stage1_eop_reg\
    );
\goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => I1,
      Q => \^tmp_ram_rd_en_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421memory_80 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en_reg : out STD_LOGIC;
    stage1_eop_reg : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 38 downto 0 );
    I1 : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_13_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    eop_at_stage2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421memory_80 : entity is "memory";
end axis_intercon_421memory_80;

architecture STRUCTURE of axis_intercon_421memory_80 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^doado\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal doutb : STD_LOGIC_VECTOR ( 38 downto 1 );
  signal stage1_eop_i : STD_LOGIC;
  signal \^stage1_eop_reg\ : STD_LOGIC;
  signal \^tmp_ram_rd_en_reg\ : STD_LOGIC;
begin
  DOADO(0) <= \^doado\(0);
  stage1_eop_reg <= \^stage1_eop_reg\;
  tmp_ram_rd_en_reg <= \^tmp_ram_rd_en_reg\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\axis_intercon_421blk_mem_gen_v8_0__parameterized0_82\
    port map (
      ACLK => ACLK,
      D(38 downto 1) => doutb(38 downto 1),
      D(0) => \^doado\(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => \^tmp_ram_rd_en_reg\,
      I3 => \^stage1_eop_reg\,
      I4 => I2,
      I5 => I3,
      O1 => O1,
      O2 => O2,
      O3(8 downto 0) => O3(8 downto 0),
      O5(8 downto 0) => O5(8 downto 0),
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => WEBWE(0),
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => \^doado\(0),
      Q => O4(0),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(10),
      Q => O4(10),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(11),
      Q => O4(11),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(12),
      Q => O4(12),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(13),
      Q => O4(13),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(14),
      Q => O4(14),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(15),
      Q => O4(15),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(16),
      Q => O4(16),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(17),
      Q => O4(17),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(18),
      Q => O4(18),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(19),
      Q => O4(19),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(1),
      Q => O4(1),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(20),
      Q => O4(20),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(21),
      Q => O4(21),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(22),
      Q => O4(22),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(23),
      Q => O4(23),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(24),
      Q => O4(24),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(25),
      Q => O4(25),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(26),
      Q => O4(26),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(27),
      Q => O4(27),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(28),
      Q => O4(28),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(29),
      Q => O4(29),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(2),
      Q => O4(2),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(30),
      Q => O4(30),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(31),
      Q => O4(31),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(32),
      Q => O4(32),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(33),
      Q => O4(33),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(34),
      Q => O4(34),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(35),
      Q => O4(35),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(36),
      Q => O4(36),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(37),
      Q => O4(37),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(38),
      Q => O4(38),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(3),
      Q => O4(3),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(4),
      Q => O4(4),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(5),
      Q => O4(5),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(6),
      Q => O4(6),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(7),
      Q => O4(7),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(8),
      Q => O4(8),
      R => \<const0>\
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => E(0),
      D => doutb(9),
      Q => O4(9),
      R => \<const0>\
    );
\goreg_bm.gstage1_eop.stage1_eop_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => stage1_eop_i,
      Q => \^stage1_eop_reg\
    );
\goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => Q(0),
      D => I1,
      Q => \^tmp_ram_rd_en_reg\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_ramfifo is
  port (
    O1 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC
  );
end axis_intercon_421fifo_generator_ramfifo;

architecture STRUCTURE of axis_intercon_421fifo_generator_ramfifo is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 0 to 0 );
  signal eop_at_stage2 : STD_LOGIC;
  signal \grss.rd_pntr_sts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grss.rd_pntr_sts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/p_0_in\ : STD_LOGIC;
  signal \gwss.wsts/p_2_out\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \n_10_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_11_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_12_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_13_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_13_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_14_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_14_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_16_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_17_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_18_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_19_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_20_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_21_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_22_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_23_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_24_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_25_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_26_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_27_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_28_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_29_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_2_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_2_rstblk : STD_LOGIC;
  signal \n_30_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_30_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_31_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_32_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_33_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_34_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_35_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_36_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_37_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_38_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_39_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_3_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_3_rstblk : STD_LOGIC;
  signal \n_40_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_41_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_42_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_43_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_4_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal n_4_rstblk : STD_LOGIC;
  signal \n_56_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_5_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal n_5_rstblk : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_wr\ : STD_LOGIC;
  signal \n_7_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_8_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_9_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal partial_packet : STD_LOGIC;
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal stage1_eop_i : STD_LOGIC;
  signal stage1_eop_reg : STD_LOGIC;
  signal tmp_ram_rd_en_reg : STD_LOGIC;
  signal wr_eop : STD_LOGIC;
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
  O1 <= \^o1\;
  p_2_out <= \^p_2_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gpkt_fifo.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_43_gpkt_fifo.pkt_mem\,
      Q => O4(0),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_33_gpkt_fifo.pkt_mem\,
      Q => O4(10),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_32_gpkt_fifo.pkt_mem\,
      Q => O4(11),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_31_gpkt_fifo.pkt_mem\,
      Q => O4(12),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_30_gpkt_fifo.pkt_mem\,
      Q => O4(13),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_29_gpkt_fifo.pkt_mem\,
      Q => O4(14),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_28_gpkt_fifo.pkt_mem\,
      Q => O4(15),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_27_gpkt_fifo.pkt_mem\,
      Q => O4(16),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_26_gpkt_fifo.pkt_mem\,
      Q => O4(17),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_25_gpkt_fifo.pkt_mem\,
      Q => O4(18),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_24_gpkt_fifo.pkt_mem\,
      Q => O4(19),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_42_gpkt_fifo.pkt_mem\,
      Q => O4(1),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_23_gpkt_fifo.pkt_mem\,
      Q => O4(20),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_22_gpkt_fifo.pkt_mem\,
      Q => O4(21),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_21_gpkt_fifo.pkt_mem\,
      Q => O4(22),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_20_gpkt_fifo.pkt_mem\,
      Q => O4(23),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_19_gpkt_fifo.pkt_mem\,
      Q => O4(24),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_18_gpkt_fifo.pkt_mem\,
      Q => O4(25),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_17_gpkt_fifo.pkt_mem\,
      Q => O4(26),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_16_gpkt_fifo.pkt_mem\,
      Q => O4(27),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_15_gpkt_fifo.pkt_mem\,
      Q => O4(28),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_14_gpkt_fifo.pkt_mem\,
      Q => O4(29),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_41_gpkt_fifo.pkt_mem\,
      Q => O4(2),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_13_gpkt_fifo.pkt_mem\,
      Q => O4(30),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_12_gpkt_fifo.pkt_mem\,
      Q => O4(31),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_11_gpkt_fifo.pkt_mem\,
      Q => O4(32),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_10_gpkt_fifo.pkt_mem\,
      Q => O4(33),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_9_gpkt_fifo.pkt_mem\,
      Q => O4(34),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_8_gpkt_fifo.pkt_mem\,
      Q => O4(35),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_7_gpkt_fifo.pkt_mem\,
      Q => O4(36),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_6_gpkt_fifo.pkt_mem\,
      Q => O4(37),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_5_gpkt_fifo.pkt_mem\,
      Q => O4(38),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_40_gpkt_fifo.pkt_mem\,
      Q => O4(3),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_39_gpkt_fifo.pkt_mem\,
      Q => O4(4),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_38_gpkt_fifo.pkt_mem\,
      Q => O4(5),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_37_gpkt_fifo.pkt_mem\,
      Q => O4(6),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_36_gpkt_fifo.pkt_mem\,
      Q => O4(7),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_35_gpkt_fifo.pkt_mem\,
      Q => O4(8),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \n_30_gpkt_fifo.pkt_rd\,
      D => \n_34_gpkt_fifo.pkt_mem\,
      Q => O4(9),
      R => \<const0>\
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => \<const1>\,
      CLR => \^o1\,
      D => \n_56_gpkt_fifo.pkt_rd\,
      Q => partial_packet
    );
\gpkt_fifo.pkt_mem\: entity work.axis_intercon_421memory
    port map (
      DIADI(6 downto 0) => DIADI(6 downto 0),
      DOADO(0) => doutb(0),
      E(0) => \n_3_gpkt_fifo.pkt_rd\,
      I1 => \n_2_gpkt_fifo.pkt_rd\,
      I2 => I1,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => \n_4_gpkt_fifo.pkt_mem\,
      O2(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O3(8 downto 0) => rd_pntr_pkt(8 downto 0),
      O4(38) => \n_5_gpkt_fifo.pkt_mem\,
      O4(37) => \n_6_gpkt_fifo.pkt_mem\,
      O4(36) => \n_7_gpkt_fifo.pkt_mem\,
      O4(35) => \n_8_gpkt_fifo.pkt_mem\,
      O4(34) => \n_9_gpkt_fifo.pkt_mem\,
      O4(33) => \n_10_gpkt_fifo.pkt_mem\,
      O4(32) => \n_11_gpkt_fifo.pkt_mem\,
      O4(31) => \n_12_gpkt_fifo.pkt_mem\,
      O4(30) => \n_13_gpkt_fifo.pkt_mem\,
      O4(29) => \n_14_gpkt_fifo.pkt_mem\,
      O4(28) => \n_15_gpkt_fifo.pkt_mem\,
      O4(27) => \n_16_gpkt_fifo.pkt_mem\,
      O4(26) => \n_17_gpkt_fifo.pkt_mem\,
      O4(25) => \n_18_gpkt_fifo.pkt_mem\,
      O4(24) => \n_19_gpkt_fifo.pkt_mem\,
      O4(23) => \n_20_gpkt_fifo.pkt_mem\,
      O4(22) => \n_21_gpkt_fifo.pkt_mem\,
      O4(21) => \n_22_gpkt_fifo.pkt_mem\,
      O4(20) => \n_23_gpkt_fifo.pkt_mem\,
      O4(19) => \n_24_gpkt_fifo.pkt_mem\,
      O4(18) => \n_25_gpkt_fifo.pkt_mem\,
      O4(17) => \n_26_gpkt_fifo.pkt_mem\,
      O4(16) => \n_27_gpkt_fifo.pkt_mem\,
      O4(15) => \n_28_gpkt_fifo.pkt_mem\,
      O4(14) => \n_29_gpkt_fifo.pkt_mem\,
      O4(13) => \n_30_gpkt_fifo.pkt_mem\,
      O4(12) => \n_31_gpkt_fifo.pkt_mem\,
      O4(11) => \n_32_gpkt_fifo.pkt_mem\,
      O4(10) => \n_33_gpkt_fifo.pkt_mem\,
      O4(9) => \n_34_gpkt_fifo.pkt_mem\,
      O4(8) => \n_35_gpkt_fifo.pkt_mem\,
      O4(7) => \n_36_gpkt_fifo.pkt_mem\,
      O4(6) => \n_37_gpkt_fifo.pkt_mem\,
      O4(5) => \n_38_gpkt_fifo.pkt_mem\,
      O4(4) => \n_39_gpkt_fifo.pkt_mem\,
      O4(3) => \n_40_gpkt_fifo.pkt_mem\,
      O4(2) => \n_41_gpkt_fifo.pkt_mem\,
      O4(1) => \n_42_gpkt_fifo.pkt_mem\,
      O4(0) => \n_43_gpkt_fifo.pkt_mem\,
      Q(0) => n_5_rstblk,
      eop_at_stage2 => eop_at_stage2,
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_6_out => p_6_out,
      stage1_eop_i => stage1_eop_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
\gpkt_fifo.pkt_rd\: entity work.axis_intercon_421rd_logic_pkt_fifo
    port map (
      D(9 downto 0) => D(9 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(0) => DIADI(0),
      DOADO(0) => doutb(0),
      E(0) => \n_3_gpkt_fifo.pkt_rd\,
      I1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      I10(3 downto 0) => I3(3 downto 0),
      I11(1 downto 0) => I4(1 downto 0),
      I12 => I1,
      I13(0) => wr_pkt_count_i(8),
      I14 => \n_6_gpkt_fifo.pkt_wr\,
      I2(3 downto 0) => \c2/v1_reg\(3 downto 0),
      I3(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      I4 => \n_4_gpkt_fifo.pkt_mem\,
      I5(0) => wr_pntr_pkt(8),
      I6(0) => wr_pntr_plus2(8),
      I7(0) => wr_pntr_plus1(8),
      I8 => I2,
      I9(7 downto 0) => Q(7 downto 0),
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      O1 => O2,
      O10(7 downto 0) => p_0_out(7 downto 0),
      O11(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O12 => \n_56_gpkt_fifo.pkt_rd\,
      O2 => \n_2_gpkt_fifo.pkt_rd\,
      O3(8 downto 0) => rd_pntr_pkt(8 downto 0),
      O4 => \n_13_gpkt_fifo.pkt_rd\,
      O5 => \n_14_gpkt_fifo.pkt_rd\,
      O6 => \n_15_gpkt_fifo.pkt_rd\,
      O7(0) => wr_eop,
      O8(0) => \n_30_gpkt_fifo.pkt_rd\,
      O9(7 downto 0) => rd_pntr_plus1(7 downto 0),
      Q(1) => n_4_rstblk,
      Q(0) => n_5_rstblk,
      S(1 downto 0) => S(1 downto 0),
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      eop_at_stage2 => eop_at_stage2,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_2_out => \^p_2_out\,
      p_2_out_0 => \gwss.wsts/p_2_out\,
      p_6_out => p_6_out,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      rst_full_gen_i => rst_full_gen_i,
      stage1_eop_i => stage1_eop_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0)
    );
\gpkt_fifo.pkt_wr\: entity work.axis_intercon_421wr_logic_pkt_fifo
    port map (
      AR(0) => n_2_rstblk,
      DIADI(0) => DIADI(0),
      E(0) => wr_eop,
      I1 => \n_15_gpkt_fifo.pkt_rd\,
      I2 => \n_14_gpkt_fifo.pkt_rd\,
      I3 => \n_13_gpkt_fifo.pkt_rd\,
      I4 => n_3_rstblk,
      I5 => I1,
      I6(7 downto 0) => rd_pntr_pkt(7 downto 0),
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => \n_6_gpkt_fifo.pkt_wr\,
      O10(7 downto 0) => p_0_out(7 downto 0),
      O11(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O2(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O3 => O3,
      O4(0) => wr_pntr_plus1(8),
      O5(3 downto 0) => \c1/v1_reg\(3 downto 0),
      O6(0) => wr_pkt_count_i(8),
      O7(3 downto 0) => \c2/v1_reg\(3 downto 0),
      O8(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      O9(7 downto 0) => rd_pntr_plus1(7 downto 0),
      Q(0) => wr_pntr_plus2(8),
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_2_out => \^p_2_out\,
      p_2_out_0 => \gwss.wsts/p_2_out\,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0)
    );
rstblk: entity work.axis_intercon_421reset_blk_ramfifo
    port map (
      AR(0) => n_2_rstblk,
      I5 => I5,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      O1 => \^o1\,
      O2 => n_3_rstblk,
      Q(1) => n_4_rstblk,
      Q(0) => n_5_rstblk,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_ramfifo_107 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S03_AXIS_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_ramfifo_107 : entity is "fifo_generator_ramfifo";
end axis_intercon_421fifo_generator_ramfifo_107;

architecture STRUCTURE of axis_intercon_421fifo_generator_ramfifo_107 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 0 to 0 );
  signal eop_at_stage2 : STD_LOGIC;
  signal \grss.rd_pntr_sts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grss.rd_pntr_sts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/p_0_in\ : STD_LOGIC;
  signal \gwss.wsts/p_2_out\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \n_10_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_11_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_12_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_13_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_14_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_16_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_16_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_17_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_17_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_18_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_19_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_20_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_21_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_22_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_22_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_23_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_24_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_25_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_26_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_27_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_28_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_29_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_2_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_2_rstblk : STD_LOGIC;
  signal \n_30_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_31_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_32_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_33_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_34_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_35_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_36_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_37_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_38_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_39_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_3_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_3_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_3_rstblk : STD_LOGIC;
  signal \n_40_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_41_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_42_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_43_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_48_gpkt_fifo.pkt_wr\ : STD_LOGIC;
  signal \n_4_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_4_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_4_rstblk : STD_LOGIC;
  signal \n_5_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_5_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_5_rstblk : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_wr\ : STD_LOGIC;
  signal \n_7_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_8_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_9_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal partial_packet : STD_LOGIC;
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal stage1_eop_reg : STD_LOGIC;
  signal tmp_ram_rd_en_reg : STD_LOGIC;
  signal wr_eop : STD_LOGIC;
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
  O2 <= \^o2\;
  O3 <= \^o3\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gpkt_fifo.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_43_gpkt_fifo.pkt_mem\,
      Q => Q(0),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_33_gpkt_fifo.pkt_mem\,
      Q => Q(10),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_32_gpkt_fifo.pkt_mem\,
      Q => Q(11),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_31_gpkt_fifo.pkt_mem\,
      Q => Q(12),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_30_gpkt_fifo.pkt_mem\,
      Q => Q(13),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_29_gpkt_fifo.pkt_mem\,
      Q => Q(14),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_28_gpkt_fifo.pkt_mem\,
      Q => Q(15),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_27_gpkt_fifo.pkt_mem\,
      Q => Q(16),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_26_gpkt_fifo.pkt_mem\,
      Q => Q(17),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_25_gpkt_fifo.pkt_mem\,
      Q => Q(18),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_24_gpkt_fifo.pkt_mem\,
      Q => Q(19),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_42_gpkt_fifo.pkt_mem\,
      Q => Q(1),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_23_gpkt_fifo.pkt_mem\,
      Q => Q(20),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_22_gpkt_fifo.pkt_mem\,
      Q => Q(21),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_21_gpkt_fifo.pkt_mem\,
      Q => Q(22),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_20_gpkt_fifo.pkt_mem\,
      Q => Q(23),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_19_gpkt_fifo.pkt_mem\,
      Q => Q(24),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_18_gpkt_fifo.pkt_mem\,
      Q => Q(25),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_17_gpkt_fifo.pkt_mem\,
      Q => Q(26),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_16_gpkt_fifo.pkt_mem\,
      Q => Q(27),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_15_gpkt_fifo.pkt_mem\,
      Q => Q(28),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_14_gpkt_fifo.pkt_mem\,
      Q => Q(29),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_41_gpkt_fifo.pkt_mem\,
      Q => Q(2),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_13_gpkt_fifo.pkt_mem\,
      Q => Q(30),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_12_gpkt_fifo.pkt_mem\,
      Q => Q(31),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_11_gpkt_fifo.pkt_mem\,
      Q => Q(32),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_10_gpkt_fifo.pkt_mem\,
      Q => Q(33),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_9_gpkt_fifo.pkt_mem\,
      Q => Q(34),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_8_gpkt_fifo.pkt_mem\,
      Q => Q(35),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_7_gpkt_fifo.pkt_mem\,
      Q => Q(36),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_6_gpkt_fifo.pkt_mem\,
      Q => Q(37),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_5_gpkt_fifo.pkt_mem\,
      Q => Q(38),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_40_gpkt_fifo.pkt_mem\,
      Q => Q(3),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_39_gpkt_fifo.pkt_mem\,
      Q => Q(4),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_38_gpkt_fifo.pkt_mem\,
      Q => Q(5),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_37_gpkt_fifo.pkt_mem\,
      Q => Q(6),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_36_gpkt_fifo.pkt_mem\,
      Q => Q(7),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_35_gpkt_fifo.pkt_mem\,
      Q => Q(8),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_34_gpkt_fifo.pkt_mem\,
      Q => Q(9),
      R => \<const0>\
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => \^o3\,
      D => \n_48_gpkt_fifo.pkt_wr\,
      Q => partial_packet
    );
\gpkt_fifo.pkt_mem\: entity work.axis_intercon_421memory_110
    port map (
      ACLK => ACLK,
      DIADI(6 downto 0) => DIADI(6 downto 0),
      DOADO(0) => doutb(0),
      E(0) => \n_5_gpkt_fifo.pkt_rd\,
      I1 => \n_4_gpkt_fifo.pkt_rd\,
      I2 => \n_3_gpkt_fifo.pkt_rd\,
      I3 => \n_2_gpkt_fifo.pkt_rd\,
      O1 => \n_3_gpkt_fifo.pkt_mem\,
      O2 => \n_4_gpkt_fifo.pkt_mem\,
      O3(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O4(38) => \n_5_gpkt_fifo.pkt_mem\,
      O4(37) => \n_6_gpkt_fifo.pkt_mem\,
      O4(36) => \n_7_gpkt_fifo.pkt_mem\,
      O4(35) => \n_8_gpkt_fifo.pkt_mem\,
      O4(34) => \n_9_gpkt_fifo.pkt_mem\,
      O4(33) => \n_10_gpkt_fifo.pkt_mem\,
      O4(32) => \n_11_gpkt_fifo.pkt_mem\,
      O4(31) => \n_12_gpkt_fifo.pkt_mem\,
      O4(30) => \n_13_gpkt_fifo.pkt_mem\,
      O4(29) => \n_14_gpkt_fifo.pkt_mem\,
      O4(28) => \n_15_gpkt_fifo.pkt_mem\,
      O4(27) => \n_16_gpkt_fifo.pkt_mem\,
      O4(26) => \n_17_gpkt_fifo.pkt_mem\,
      O4(25) => \n_18_gpkt_fifo.pkt_mem\,
      O4(24) => \n_19_gpkt_fifo.pkt_mem\,
      O4(23) => \n_20_gpkt_fifo.pkt_mem\,
      O4(22) => \n_21_gpkt_fifo.pkt_mem\,
      O4(21) => \n_22_gpkt_fifo.pkt_mem\,
      O4(20) => \n_23_gpkt_fifo.pkt_mem\,
      O4(19) => \n_24_gpkt_fifo.pkt_mem\,
      O4(18) => \n_25_gpkt_fifo.pkt_mem\,
      O4(17) => \n_26_gpkt_fifo.pkt_mem\,
      O4(16) => \n_27_gpkt_fifo.pkt_mem\,
      O4(15) => \n_28_gpkt_fifo.pkt_mem\,
      O4(14) => \n_29_gpkt_fifo.pkt_mem\,
      O4(13) => \n_30_gpkt_fifo.pkt_mem\,
      O4(12) => \n_31_gpkt_fifo.pkt_mem\,
      O4(11) => \n_32_gpkt_fifo.pkt_mem\,
      O4(10) => \n_33_gpkt_fifo.pkt_mem\,
      O4(9) => \n_34_gpkt_fifo.pkt_mem\,
      O4(8) => \n_35_gpkt_fifo.pkt_mem\,
      O4(7) => \n_36_gpkt_fifo.pkt_mem\,
      O4(6) => \n_37_gpkt_fifo.pkt_mem\,
      O4(5) => \n_38_gpkt_fifo.pkt_mem\,
      O4(4) => \n_39_gpkt_fifo.pkt_mem\,
      O4(3) => \n_40_gpkt_fifo.pkt_mem\,
      O4(2) => \n_41_gpkt_fifo.pkt_mem\,
      O4(1) => \n_42_gpkt_fifo.pkt_mem\,
      O4(0) => \n_43_gpkt_fifo.pkt_mem\,
      O5(8 downto 0) => rd_pntr_pkt(8 downto 0),
      Q(0) => n_5_rstblk,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => \n_6_gpkt_fifo.pkt_wr\,
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
\gpkt_fifo.pkt_rd\: entity work.axis_intercon_421rd_logic_pkt_fifo_108
    port map (
      ACLK => ACLK,
      DIADI(0) => DIADI(0),
      DOADO(0) => doutb(0),
      E(0) => \n_5_gpkt_fifo.pkt_rd\,
      I1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      I10 => \n_6_gpkt_fifo.pkt_wr\,
      I11(0) => wr_pkt_count_i(8),
      I2(3 downto 0) => \c2/v1_reg\(3 downto 0),
      I3(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      I4 => \n_4_gpkt_fifo.pkt_mem\,
      I5 => \n_3_gpkt_fifo.pkt_mem\,
      I6 => I1,
      I7(0) => wr_pntr_pkt(8),
      I8(0) => wr_pntr_plus2(8),
      I9(0) => wr_pntr_plus1(8),
      O1 => \^o2\,
      O10(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O11(7 downto 0) => p_0_out(7 downto 0),
      O12(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O2 => \n_2_gpkt_fifo.pkt_rd\,
      O3 => \n_3_gpkt_fifo.pkt_rd\,
      O4 => \n_4_gpkt_fifo.pkt_rd\,
      O5(8 downto 0) => rd_pntr_pkt(8 downto 0),
      O6 => \n_15_gpkt_fifo.pkt_rd\,
      O7 => \n_16_gpkt_fifo.pkt_rd\,
      O8 => \n_17_gpkt_fifo.pkt_rd\,
      O9(0) => \n_22_gpkt_fifo.pkt_rd\,
      Q(1) => n_4_rstblk,
      Q(0) => n_5_rstblk,
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      eop_at_stage2 => eop_at_stage2,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_2_out => \gwss.wsts/p_2_out\,
      p_2_out_0 => p_2_out,
      p_6_out => p_6_out,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      rst_full_gen_i => rst_full_gen_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
\gpkt_fifo.pkt_wr\: entity work.axis_intercon_421wr_logic_pkt_fifo_109
    port map (
      ACLK => ACLK,
      AR(0) => n_2_rstblk,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      I1 => \n_17_gpkt_fifo.pkt_rd\,
      I2 => \n_16_gpkt_fifo.pkt_rd\,
      I3 => \n_15_gpkt_fifo.pkt_rd\,
      I4 => n_3_rstblk,
      I5 => I1,
      I6(3 downto 0) => I2(3 downto 0),
      I7(1 downto 0) => I3(1 downto 0),
      I8 => \^o2\,
      O1 => O1,
      O10(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O11(7 downto 0) => p_0_out(7 downto 0),
      O12(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O13 => \n_48_gpkt_fifo.pkt_wr\,
      O2 => \n_6_gpkt_fifo.pkt_wr\,
      O3(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O4(0) => wr_pntr_plus1(8),
      O5(7 downto 0) => rd_pntr_pkt(7 downto 0),
      O6(3 downto 0) => \c1/v1_reg\(3 downto 0),
      O7(0) => wr_pkt_count_i(8),
      O8(3 downto 0) => \c2/v1_reg\(3 downto 0),
      O9(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      Q(0) => wr_pntr_plus2(8),
      S(1 downto 0) => S(1 downto 0),
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0),
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => \gwss.wsts/p_2_out\,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
rstblk: entity work.axis_intercon_421reset_blk_ramfifo_111
    port map (
      ACLK => ACLK,
      AR(0) => n_2_rstblk,
      I4 => I4,
      O1 => \^o3\,
      O2 => n_3_rstblk,
      Q(1) => n_4_rstblk,
      Q(0) => n_5_rstblk,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_ramfifo_17 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S00_AXIS_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_ramfifo_17 : entity is "fifo_generator_ramfifo";
end axis_intercon_421fifo_generator_ramfifo_17;

architecture STRUCTURE of axis_intercon_421fifo_generator_ramfifo_17 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal RD_RST : STD_LOGIC;
  signal RST : STD_LOGIC;
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 0 to 0 );
  signal eop_at_stage2 : STD_LOGIC;
  signal \grss.rd_pntr_sts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grss.rd_pntr_sts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/p_0_in\ : STD_LOGIC;
  signal \gwss.wsts/p_2_out\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \n_10_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_11_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_12_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_13_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_14_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_16_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_16_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_17_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_17_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_18_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_19_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_20_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_21_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_22_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_22_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_23_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_24_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_25_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_26_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_27_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_28_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_29_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_2_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_30_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_31_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_32_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_33_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_34_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_35_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_36_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_37_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_38_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_39_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_3_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_3_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_40_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_41_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_42_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_43_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_48_gpkt_fifo.pkt_wr\ : STD_LOGIC;
  signal \n_4_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_4_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_5_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_5_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_5_rstblk : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_wr\ : STD_LOGIC;
  signal \n_7_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_8_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_9_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal partial_packet : STD_LOGIC;
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_d2 : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal stage1_eop_reg : STD_LOGIC;
  signal tmp_ram_rd_en_reg : STD_LOGIC;
  signal wr_eop : STD_LOGIC;
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gpkt_fifo.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_43_gpkt_fifo.pkt_mem\,
      Q => Q(0),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_33_gpkt_fifo.pkt_mem\,
      Q => Q(10),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_32_gpkt_fifo.pkt_mem\,
      Q => Q(11),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_31_gpkt_fifo.pkt_mem\,
      Q => Q(12),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_30_gpkt_fifo.pkt_mem\,
      Q => Q(13),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_29_gpkt_fifo.pkt_mem\,
      Q => Q(14),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_28_gpkt_fifo.pkt_mem\,
      Q => Q(15),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_27_gpkt_fifo.pkt_mem\,
      Q => Q(16),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_26_gpkt_fifo.pkt_mem\,
      Q => Q(17),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_25_gpkt_fifo.pkt_mem\,
      Q => Q(18),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_24_gpkt_fifo.pkt_mem\,
      Q => Q(19),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_42_gpkt_fifo.pkt_mem\,
      Q => Q(1),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_23_gpkt_fifo.pkt_mem\,
      Q => Q(20),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_22_gpkt_fifo.pkt_mem\,
      Q => Q(21),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_21_gpkt_fifo.pkt_mem\,
      Q => Q(22),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_20_gpkt_fifo.pkt_mem\,
      Q => Q(23),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_19_gpkt_fifo.pkt_mem\,
      Q => Q(24),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_18_gpkt_fifo.pkt_mem\,
      Q => Q(25),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_17_gpkt_fifo.pkt_mem\,
      Q => Q(26),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_16_gpkt_fifo.pkt_mem\,
      Q => Q(27),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_15_gpkt_fifo.pkt_mem\,
      Q => Q(28),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_14_gpkt_fifo.pkt_mem\,
      Q => Q(29),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_41_gpkt_fifo.pkt_mem\,
      Q => Q(2),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_13_gpkt_fifo.pkt_mem\,
      Q => Q(30),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_12_gpkt_fifo.pkt_mem\,
      Q => Q(31),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_11_gpkt_fifo.pkt_mem\,
      Q => Q(32),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_10_gpkt_fifo.pkt_mem\,
      Q => Q(33),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_9_gpkt_fifo.pkt_mem\,
      Q => Q(34),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_8_gpkt_fifo.pkt_mem\,
      Q => Q(35),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_7_gpkt_fifo.pkt_mem\,
      Q => Q(36),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_6_gpkt_fifo.pkt_mem\,
      Q => Q(37),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_5_gpkt_fifo.pkt_mem\,
      Q => Q(38),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_40_gpkt_fifo.pkt_mem\,
      Q => Q(3),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_39_gpkt_fifo.pkt_mem\,
      Q => Q(4),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_38_gpkt_fifo.pkt_mem\,
      Q => Q(5),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_37_gpkt_fifo.pkt_mem\,
      Q => Q(6),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_36_gpkt_fifo.pkt_mem\,
      Q => Q(7),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_35_gpkt_fifo.pkt_mem\,
      Q => Q(8),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_34_gpkt_fifo.pkt_mem\,
      Q => Q(9),
      R => \<const0>\
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => \^o1\,
      D => \n_48_gpkt_fifo.pkt_wr\,
      Q => partial_packet
    );
\gpkt_fifo.pkt_mem\: entity work.axis_intercon_421memory_20
    port map (
      ACLK => ACLK,
      DIADI(6 downto 0) => DIADI(6 downto 0),
      DOADO(0) => doutb(0),
      E(0) => \n_5_gpkt_fifo.pkt_rd\,
      I1 => \n_4_gpkt_fifo.pkt_rd\,
      I2 => \n_3_gpkt_fifo.pkt_rd\,
      I3 => \n_2_gpkt_fifo.pkt_rd\,
      O1 => \n_3_gpkt_fifo.pkt_mem\,
      O2 => \n_4_gpkt_fifo.pkt_mem\,
      O3(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O4(38) => \n_5_gpkt_fifo.pkt_mem\,
      O4(37) => \n_6_gpkt_fifo.pkt_mem\,
      O4(36) => \n_7_gpkt_fifo.pkt_mem\,
      O4(35) => \n_8_gpkt_fifo.pkt_mem\,
      O4(34) => \n_9_gpkt_fifo.pkt_mem\,
      O4(33) => \n_10_gpkt_fifo.pkt_mem\,
      O4(32) => \n_11_gpkt_fifo.pkt_mem\,
      O4(31) => \n_12_gpkt_fifo.pkt_mem\,
      O4(30) => \n_13_gpkt_fifo.pkt_mem\,
      O4(29) => \n_14_gpkt_fifo.pkt_mem\,
      O4(28) => \n_15_gpkt_fifo.pkt_mem\,
      O4(27) => \n_16_gpkt_fifo.pkt_mem\,
      O4(26) => \n_17_gpkt_fifo.pkt_mem\,
      O4(25) => \n_18_gpkt_fifo.pkt_mem\,
      O4(24) => \n_19_gpkt_fifo.pkt_mem\,
      O4(23) => \n_20_gpkt_fifo.pkt_mem\,
      O4(22) => \n_21_gpkt_fifo.pkt_mem\,
      O4(21) => \n_22_gpkt_fifo.pkt_mem\,
      O4(20) => \n_23_gpkt_fifo.pkt_mem\,
      O4(19) => \n_24_gpkt_fifo.pkt_mem\,
      O4(18) => \n_25_gpkt_fifo.pkt_mem\,
      O4(17) => \n_26_gpkt_fifo.pkt_mem\,
      O4(16) => \n_27_gpkt_fifo.pkt_mem\,
      O4(15) => \n_28_gpkt_fifo.pkt_mem\,
      O4(14) => \n_29_gpkt_fifo.pkt_mem\,
      O4(13) => \n_30_gpkt_fifo.pkt_mem\,
      O4(12) => \n_31_gpkt_fifo.pkt_mem\,
      O4(11) => \n_32_gpkt_fifo.pkt_mem\,
      O4(10) => \n_33_gpkt_fifo.pkt_mem\,
      O4(9) => \n_34_gpkt_fifo.pkt_mem\,
      O4(8) => \n_35_gpkt_fifo.pkt_mem\,
      O4(7) => \n_36_gpkt_fifo.pkt_mem\,
      O4(6) => \n_37_gpkt_fifo.pkt_mem\,
      O4(5) => \n_38_gpkt_fifo.pkt_mem\,
      O4(4) => \n_39_gpkt_fifo.pkt_mem\,
      O4(3) => \n_40_gpkt_fifo.pkt_mem\,
      O4(2) => \n_41_gpkt_fifo.pkt_mem\,
      O4(1) => \n_42_gpkt_fifo.pkt_mem\,
      O4(0) => \n_43_gpkt_fifo.pkt_mem\,
      O5(8 downto 0) => rd_pntr_pkt(8 downto 0),
      Q(0) => n_5_rstblk,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => \n_6_gpkt_fifo.pkt_wr\,
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
\gpkt_fifo.pkt_rd\: entity work.axis_intercon_421rd_logic_pkt_fifo_18
    port map (
      ACLK => ACLK,
      DIADI(0) => DIADI(0),
      DOADO(0) => doutb(0),
      E(0) => \n_5_gpkt_fifo.pkt_rd\,
      I1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      I10 => \n_6_gpkt_fifo.pkt_wr\,
      I11(0) => wr_pkt_count_i(8),
      I2(3 downto 0) => \c2/v1_reg\(3 downto 0),
      I3(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      I4 => \n_4_gpkt_fifo.pkt_mem\,
      I5 => \n_3_gpkt_fifo.pkt_mem\,
      I6 => I1,
      I7(0) => wr_pntr_pkt(8),
      I8(0) => wr_pntr_plus2(8),
      I9(0) => wr_pntr_plus1(8),
      O1 => \^o2\,
      O10(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O11(7 downto 0) => p_0_out(7 downto 0),
      O12(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O2 => \n_2_gpkt_fifo.pkt_rd\,
      O3 => \n_3_gpkt_fifo.pkt_rd\,
      O4 => \n_4_gpkt_fifo.pkt_rd\,
      O5(8 downto 0) => rd_pntr_pkt(8 downto 0),
      O6 => \n_15_gpkt_fifo.pkt_rd\,
      O7 => \n_16_gpkt_fifo.pkt_rd\,
      O8 => \n_17_gpkt_fifo.pkt_rd\,
      O9(0) => \n_22_gpkt_fifo.pkt_rd\,
      Q(1) => RD_RST,
      Q(0) => n_5_rstblk,
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      eop_at_stage2 => eop_at_stage2,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_2_out => \gwss.wsts/p_2_out\,
      p_2_out_0 => p_2_out,
      p_6_out => p_6_out,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      rst_full_gen_i => rst_full_gen_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
\gpkt_fifo.pkt_wr\: entity work.axis_intercon_421wr_logic_pkt_fifo_19
    port map (
      ACLK => ACLK,
      AR(0) => RST,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      I1 => \n_17_gpkt_fifo.pkt_rd\,
      I2 => \n_16_gpkt_fifo.pkt_rd\,
      I3 => \n_15_gpkt_fifo.pkt_rd\,
      I4 => I1,
      I5(3 downto 0) => I2(3 downto 0),
      I6(1 downto 0) => I3(1 downto 0),
      I7 => \^o2\,
      O1 => O3,
      O10(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O11(7 downto 0) => p_0_out(7 downto 0),
      O12(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O13 => \n_48_gpkt_fifo.pkt_wr\,
      O2 => \n_6_gpkt_fifo.pkt_wr\,
      O3(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O4(0) => wr_pntr_plus1(8),
      O5(7 downto 0) => rd_pntr_pkt(7 downto 0),
      O6(3 downto 0) => \c1/v1_reg\(3 downto 0),
      O7(0) => wr_pkt_count_i(8),
      O8(3 downto 0) => \c2/v1_reg\(3 downto 0),
      O9(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      Q(0) => wr_pntr_plus2(8),
      S(1 downto 0) => S(1 downto 0),
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0),
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => \gwss.wsts/p_2_out\,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      rst_d2 => rst_d2,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
rstblk: entity work.axis_intercon_421reset_blk_ramfifo_21
    port map (
      ACLK => ACLK,
      AR(0) => RST,
      I4 => I4,
      O1 => \^o1\,
      Q(1) => RD_RST,
      Q(0) => n_5_rstblk,
      rst_d2 => rst_d2,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_ramfifo_47 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S01_AXIS_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_ramfifo_47 : entity is "fifo_generator_ramfifo";
end axis_intercon_421fifo_generator_ramfifo_47;

architecture STRUCTURE of axis_intercon_421fifo_generator_ramfifo_47 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 0 to 0 );
  signal eop_at_stage2 : STD_LOGIC;
  signal \grss.rd_pntr_sts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grss.rd_pntr_sts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/p_0_in\ : STD_LOGIC;
  signal \gwss.wsts/p_2_out\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \n_10_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_11_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_12_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_13_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_14_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_16_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_16_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_17_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_17_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_18_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_19_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_20_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_21_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_22_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_22_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_23_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_24_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_25_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_26_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_27_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_28_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_29_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_2_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_2_rstblk : STD_LOGIC;
  signal \n_30_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_31_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_32_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_33_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_34_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_35_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_36_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_37_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_38_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_39_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_3_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_3_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_3_rstblk : STD_LOGIC;
  signal \n_40_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_41_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_42_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_43_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_48_gpkt_fifo.pkt_wr\ : STD_LOGIC;
  signal \n_4_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_4_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_4_rstblk : STD_LOGIC;
  signal \n_5_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_5_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_5_rstblk : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_wr\ : STD_LOGIC;
  signal \n_7_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_8_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_9_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal partial_packet : STD_LOGIC;
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal stage1_eop_reg : STD_LOGIC;
  signal tmp_ram_rd_en_reg : STD_LOGIC;
  signal wr_eop : STD_LOGIC;
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
  O2 <= \^o2\;
  O3 <= \^o3\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gpkt_fifo.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_43_gpkt_fifo.pkt_mem\,
      Q => Q(0),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_33_gpkt_fifo.pkt_mem\,
      Q => Q(10),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_32_gpkt_fifo.pkt_mem\,
      Q => Q(11),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_31_gpkt_fifo.pkt_mem\,
      Q => Q(12),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_30_gpkt_fifo.pkt_mem\,
      Q => Q(13),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_29_gpkt_fifo.pkt_mem\,
      Q => Q(14),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_28_gpkt_fifo.pkt_mem\,
      Q => Q(15),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_27_gpkt_fifo.pkt_mem\,
      Q => Q(16),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_26_gpkt_fifo.pkt_mem\,
      Q => Q(17),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_25_gpkt_fifo.pkt_mem\,
      Q => Q(18),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_24_gpkt_fifo.pkt_mem\,
      Q => Q(19),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_42_gpkt_fifo.pkt_mem\,
      Q => Q(1),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_23_gpkt_fifo.pkt_mem\,
      Q => Q(20),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_22_gpkt_fifo.pkt_mem\,
      Q => Q(21),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_21_gpkt_fifo.pkt_mem\,
      Q => Q(22),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_20_gpkt_fifo.pkt_mem\,
      Q => Q(23),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_19_gpkt_fifo.pkt_mem\,
      Q => Q(24),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_18_gpkt_fifo.pkt_mem\,
      Q => Q(25),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_17_gpkt_fifo.pkt_mem\,
      Q => Q(26),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_16_gpkt_fifo.pkt_mem\,
      Q => Q(27),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_15_gpkt_fifo.pkt_mem\,
      Q => Q(28),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_14_gpkt_fifo.pkt_mem\,
      Q => Q(29),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_41_gpkt_fifo.pkt_mem\,
      Q => Q(2),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_13_gpkt_fifo.pkt_mem\,
      Q => Q(30),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_12_gpkt_fifo.pkt_mem\,
      Q => Q(31),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_11_gpkt_fifo.pkt_mem\,
      Q => Q(32),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_10_gpkt_fifo.pkt_mem\,
      Q => Q(33),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_9_gpkt_fifo.pkt_mem\,
      Q => Q(34),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_8_gpkt_fifo.pkt_mem\,
      Q => Q(35),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_7_gpkt_fifo.pkt_mem\,
      Q => Q(36),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_6_gpkt_fifo.pkt_mem\,
      Q => Q(37),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_5_gpkt_fifo.pkt_mem\,
      Q => Q(38),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_40_gpkt_fifo.pkt_mem\,
      Q => Q(3),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_39_gpkt_fifo.pkt_mem\,
      Q => Q(4),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_38_gpkt_fifo.pkt_mem\,
      Q => Q(5),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_37_gpkt_fifo.pkt_mem\,
      Q => Q(6),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_36_gpkt_fifo.pkt_mem\,
      Q => Q(7),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_35_gpkt_fifo.pkt_mem\,
      Q => Q(8),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_34_gpkt_fifo.pkt_mem\,
      Q => Q(9),
      R => \<const0>\
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => \^o3\,
      D => \n_48_gpkt_fifo.pkt_wr\,
      Q => partial_packet
    );
\gpkt_fifo.pkt_mem\: entity work.axis_intercon_421memory_50
    port map (
      ACLK => ACLK,
      DIADI(6 downto 0) => DIADI(6 downto 0),
      DOADO(0) => doutb(0),
      E(0) => \n_5_gpkt_fifo.pkt_rd\,
      I1 => \n_4_gpkt_fifo.pkt_rd\,
      I2 => \n_3_gpkt_fifo.pkt_rd\,
      I3 => \n_2_gpkt_fifo.pkt_rd\,
      O1 => \n_3_gpkt_fifo.pkt_mem\,
      O2 => \n_4_gpkt_fifo.pkt_mem\,
      O3(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O4(38) => \n_5_gpkt_fifo.pkt_mem\,
      O4(37) => \n_6_gpkt_fifo.pkt_mem\,
      O4(36) => \n_7_gpkt_fifo.pkt_mem\,
      O4(35) => \n_8_gpkt_fifo.pkt_mem\,
      O4(34) => \n_9_gpkt_fifo.pkt_mem\,
      O4(33) => \n_10_gpkt_fifo.pkt_mem\,
      O4(32) => \n_11_gpkt_fifo.pkt_mem\,
      O4(31) => \n_12_gpkt_fifo.pkt_mem\,
      O4(30) => \n_13_gpkt_fifo.pkt_mem\,
      O4(29) => \n_14_gpkt_fifo.pkt_mem\,
      O4(28) => \n_15_gpkt_fifo.pkt_mem\,
      O4(27) => \n_16_gpkt_fifo.pkt_mem\,
      O4(26) => \n_17_gpkt_fifo.pkt_mem\,
      O4(25) => \n_18_gpkt_fifo.pkt_mem\,
      O4(24) => \n_19_gpkt_fifo.pkt_mem\,
      O4(23) => \n_20_gpkt_fifo.pkt_mem\,
      O4(22) => \n_21_gpkt_fifo.pkt_mem\,
      O4(21) => \n_22_gpkt_fifo.pkt_mem\,
      O4(20) => \n_23_gpkt_fifo.pkt_mem\,
      O4(19) => \n_24_gpkt_fifo.pkt_mem\,
      O4(18) => \n_25_gpkt_fifo.pkt_mem\,
      O4(17) => \n_26_gpkt_fifo.pkt_mem\,
      O4(16) => \n_27_gpkt_fifo.pkt_mem\,
      O4(15) => \n_28_gpkt_fifo.pkt_mem\,
      O4(14) => \n_29_gpkt_fifo.pkt_mem\,
      O4(13) => \n_30_gpkt_fifo.pkt_mem\,
      O4(12) => \n_31_gpkt_fifo.pkt_mem\,
      O4(11) => \n_32_gpkt_fifo.pkt_mem\,
      O4(10) => \n_33_gpkt_fifo.pkt_mem\,
      O4(9) => \n_34_gpkt_fifo.pkt_mem\,
      O4(8) => \n_35_gpkt_fifo.pkt_mem\,
      O4(7) => \n_36_gpkt_fifo.pkt_mem\,
      O4(6) => \n_37_gpkt_fifo.pkt_mem\,
      O4(5) => \n_38_gpkt_fifo.pkt_mem\,
      O4(4) => \n_39_gpkt_fifo.pkt_mem\,
      O4(3) => \n_40_gpkt_fifo.pkt_mem\,
      O4(2) => \n_41_gpkt_fifo.pkt_mem\,
      O4(1) => \n_42_gpkt_fifo.pkt_mem\,
      O4(0) => \n_43_gpkt_fifo.pkt_mem\,
      O5(8 downto 0) => rd_pntr_pkt(8 downto 0),
      Q(0) => n_5_rstblk,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => \n_6_gpkt_fifo.pkt_wr\,
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
\gpkt_fifo.pkt_rd\: entity work.axis_intercon_421rd_logic_pkt_fifo_48
    port map (
      ACLK => ACLK,
      DIADI(0) => DIADI(0),
      DOADO(0) => doutb(0),
      E(0) => \n_5_gpkt_fifo.pkt_rd\,
      I1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      I10 => \n_6_gpkt_fifo.pkt_wr\,
      I11(0) => wr_pkt_count_i(8),
      I2(3 downto 0) => \c2/v1_reg\(3 downto 0),
      I3(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      I4 => \n_4_gpkt_fifo.pkt_mem\,
      I5 => \n_3_gpkt_fifo.pkt_mem\,
      I6 => I1,
      I7(0) => wr_pntr_pkt(8),
      I8(0) => wr_pntr_plus2(8),
      I9(0) => wr_pntr_plus1(8),
      O1 => \^o2\,
      O10(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O11(7 downto 0) => p_0_out(7 downto 0),
      O12(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O2 => \n_2_gpkt_fifo.pkt_rd\,
      O3 => \n_3_gpkt_fifo.pkt_rd\,
      O4 => \n_4_gpkt_fifo.pkt_rd\,
      O5(8 downto 0) => rd_pntr_pkt(8 downto 0),
      O6 => \n_15_gpkt_fifo.pkt_rd\,
      O7 => \n_16_gpkt_fifo.pkt_rd\,
      O8 => \n_17_gpkt_fifo.pkt_rd\,
      O9(0) => \n_22_gpkt_fifo.pkt_rd\,
      Q(1) => n_4_rstblk,
      Q(0) => n_5_rstblk,
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      eop_at_stage2 => eop_at_stage2,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_2_out => \gwss.wsts/p_2_out\,
      p_2_out_0 => p_2_out,
      p_6_out => p_6_out,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      rst_full_gen_i => rst_full_gen_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
\gpkt_fifo.pkt_wr\: entity work.axis_intercon_421wr_logic_pkt_fifo_49
    port map (
      ACLK => ACLK,
      AR(0) => n_2_rstblk,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      I1 => \n_17_gpkt_fifo.pkt_rd\,
      I2 => \n_16_gpkt_fifo.pkt_rd\,
      I3 => \n_15_gpkt_fifo.pkt_rd\,
      I4 => n_3_rstblk,
      I5 => I1,
      I6(3 downto 0) => I2(3 downto 0),
      I7(1 downto 0) => I3(1 downto 0),
      I8 => \^o2\,
      O1 => O1,
      O10(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O11(7 downto 0) => p_0_out(7 downto 0),
      O12(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O13 => \n_48_gpkt_fifo.pkt_wr\,
      O2 => \n_6_gpkt_fifo.pkt_wr\,
      O3(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O4(0) => wr_pntr_plus1(8),
      O5(7 downto 0) => rd_pntr_pkt(7 downto 0),
      O6(3 downto 0) => \c1/v1_reg\(3 downto 0),
      O7(0) => wr_pkt_count_i(8),
      O8(3 downto 0) => \c2/v1_reg\(3 downto 0),
      O9(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      Q(0) => wr_pntr_plus2(8),
      S(1 downto 0) => S(1 downto 0),
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0),
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => \gwss.wsts/p_2_out\,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
rstblk: entity work.axis_intercon_421reset_blk_ramfifo_51
    port map (
      ACLK => ACLK,
      AR(0) => n_2_rstblk,
      I4 => I4,
      O1 => \^o3\,
      O2 => n_3_rstblk,
      Q(1) => n_4_rstblk,
      Q(0) => n_5_rstblk,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_ramfifo_77 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S02_AXIS_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_ramfifo_77 : entity is "fifo_generator_ramfifo";
end axis_intercon_421fifo_generator_ramfifo_77;

architecture STRUCTURE of axis_intercon_421fifo_generator_ramfifo_77 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal doutb : STD_LOGIC_VECTOR ( 0 to 0 );
  signal eop_at_stage2 : STD_LOGIC;
  signal \grss.rd_pntr_sts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \grss.rd_pntr_sts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/p_0_in\ : STD_LOGIC;
  signal \gwss.wsts/p_2_out\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal \n_10_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_11_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_12_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_13_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_14_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_15_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_16_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_16_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_17_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_17_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_18_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_19_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_20_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_21_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_22_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_22_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal \n_23_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_24_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_25_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_26_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_27_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_28_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_29_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_2_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_2_rstblk : STD_LOGIC;
  signal \n_30_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_31_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_32_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_33_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_34_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_35_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_36_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_37_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_38_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_39_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_3_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_3_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_3_rstblk : STD_LOGIC;
  signal \n_40_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_41_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_42_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_43_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_48_gpkt_fifo.pkt_wr\ : STD_LOGIC;
  signal \n_4_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_4_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_4_rstblk : STD_LOGIC;
  signal \n_5_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_5_gpkt_fifo.pkt_rd\ : STD_LOGIC;
  signal n_5_rstblk : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_6_gpkt_fifo.pkt_wr\ : STD_LOGIC;
  signal \n_7_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_8_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal \n_9_gpkt_fifo.pkt_mem\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal partial_packet : STD_LOGIC;
  signal rd_pkt_count_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal stage1_eop_reg : STD_LOGIC;
  signal tmp_ram_rd_en_reg : STD_LOGIC;
  signal wr_eop : STD_LOGIC;
  signal wr_pkt_count_i : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_pkt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
  O2 <= \^o2\;
  O3 <= \^o3\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gpkt_fifo.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_43_gpkt_fifo.pkt_mem\,
      Q => Q(0),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_33_gpkt_fifo.pkt_mem\,
      Q => Q(10),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_32_gpkt_fifo.pkt_mem\,
      Q => Q(11),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_31_gpkt_fifo.pkt_mem\,
      Q => Q(12),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_30_gpkt_fifo.pkt_mem\,
      Q => Q(13),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_29_gpkt_fifo.pkt_mem\,
      Q => Q(14),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_28_gpkt_fifo.pkt_mem\,
      Q => Q(15),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_27_gpkt_fifo.pkt_mem\,
      Q => Q(16),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_26_gpkt_fifo.pkt_mem\,
      Q => Q(17),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_25_gpkt_fifo.pkt_mem\,
      Q => Q(18),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_24_gpkt_fifo.pkt_mem\,
      Q => Q(19),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_42_gpkt_fifo.pkt_mem\,
      Q => Q(1),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_23_gpkt_fifo.pkt_mem\,
      Q => Q(20),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_22_gpkt_fifo.pkt_mem\,
      Q => Q(21),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_21_gpkt_fifo.pkt_mem\,
      Q => Q(22),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_20_gpkt_fifo.pkt_mem\,
      Q => Q(23),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_19_gpkt_fifo.pkt_mem\,
      Q => Q(24),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_18_gpkt_fifo.pkt_mem\,
      Q => Q(25),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_17_gpkt_fifo.pkt_mem\,
      Q => Q(26),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_16_gpkt_fifo.pkt_mem\,
      Q => Q(27),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_15_gpkt_fifo.pkt_mem\,
      Q => Q(28),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_14_gpkt_fifo.pkt_mem\,
      Q => Q(29),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_41_gpkt_fifo.pkt_mem\,
      Q => Q(2),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_13_gpkt_fifo.pkt_mem\,
      Q => Q(30),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_12_gpkt_fifo.pkt_mem\,
      Q => Q(31),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_11_gpkt_fifo.pkt_mem\,
      Q => Q(32),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_10_gpkt_fifo.pkt_mem\,
      Q => Q(33),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_9_gpkt_fifo.pkt_mem\,
      Q => Q(34),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_8_gpkt_fifo.pkt_mem\,
      Q => Q(35),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_7_gpkt_fifo.pkt_mem\,
      Q => Q(36),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_6_gpkt_fifo.pkt_mem\,
      Q => Q(37),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_5_gpkt_fifo.pkt_mem\,
      Q => Q(38),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_40_gpkt_fifo.pkt_mem\,
      Q => Q(3),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_39_gpkt_fifo.pkt_mem\,
      Q => Q(4),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_38_gpkt_fifo.pkt_mem\,
      Q => Q(5),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_37_gpkt_fifo.pkt_mem\,
      Q => Q(6),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_36_gpkt_fifo.pkt_mem\,
      Q => Q(7),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_35_gpkt_fifo.pkt_mem\,
      Q => Q(8),
      R => \<const0>\
    );
\gpkt_fifo.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_22_gpkt_fifo.pkt_rd\,
      D => \n_34_gpkt_fifo.pkt_mem\,
      Q => Q(9),
      R => \<const0>\
    );
\gpkt_fifo.gdummy_wr_eop.partial_packet_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \<const1>\,
      CLR => \^o3\,
      D => \n_48_gpkt_fifo.pkt_wr\,
      Q => partial_packet
    );
\gpkt_fifo.pkt_mem\: entity work.axis_intercon_421memory_80
    port map (
      ACLK => ACLK,
      DIADI(6 downto 0) => DIADI(6 downto 0),
      DOADO(0) => doutb(0),
      E(0) => \n_5_gpkt_fifo.pkt_rd\,
      I1 => \n_4_gpkt_fifo.pkt_rd\,
      I2 => \n_3_gpkt_fifo.pkt_rd\,
      I3 => \n_2_gpkt_fifo.pkt_rd\,
      O1 => \n_3_gpkt_fifo.pkt_mem\,
      O2 => \n_4_gpkt_fifo.pkt_mem\,
      O3(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O4(38) => \n_5_gpkt_fifo.pkt_mem\,
      O4(37) => \n_6_gpkt_fifo.pkt_mem\,
      O4(36) => \n_7_gpkt_fifo.pkt_mem\,
      O4(35) => \n_8_gpkt_fifo.pkt_mem\,
      O4(34) => \n_9_gpkt_fifo.pkt_mem\,
      O4(33) => \n_10_gpkt_fifo.pkt_mem\,
      O4(32) => \n_11_gpkt_fifo.pkt_mem\,
      O4(31) => \n_12_gpkt_fifo.pkt_mem\,
      O4(30) => \n_13_gpkt_fifo.pkt_mem\,
      O4(29) => \n_14_gpkt_fifo.pkt_mem\,
      O4(28) => \n_15_gpkt_fifo.pkt_mem\,
      O4(27) => \n_16_gpkt_fifo.pkt_mem\,
      O4(26) => \n_17_gpkt_fifo.pkt_mem\,
      O4(25) => \n_18_gpkt_fifo.pkt_mem\,
      O4(24) => \n_19_gpkt_fifo.pkt_mem\,
      O4(23) => \n_20_gpkt_fifo.pkt_mem\,
      O4(22) => \n_21_gpkt_fifo.pkt_mem\,
      O4(21) => \n_22_gpkt_fifo.pkt_mem\,
      O4(20) => \n_23_gpkt_fifo.pkt_mem\,
      O4(19) => \n_24_gpkt_fifo.pkt_mem\,
      O4(18) => \n_25_gpkt_fifo.pkt_mem\,
      O4(17) => \n_26_gpkt_fifo.pkt_mem\,
      O4(16) => \n_27_gpkt_fifo.pkt_mem\,
      O4(15) => \n_28_gpkt_fifo.pkt_mem\,
      O4(14) => \n_29_gpkt_fifo.pkt_mem\,
      O4(13) => \n_30_gpkt_fifo.pkt_mem\,
      O4(12) => \n_31_gpkt_fifo.pkt_mem\,
      O4(11) => \n_32_gpkt_fifo.pkt_mem\,
      O4(10) => \n_33_gpkt_fifo.pkt_mem\,
      O4(9) => \n_34_gpkt_fifo.pkt_mem\,
      O4(8) => \n_35_gpkt_fifo.pkt_mem\,
      O4(7) => \n_36_gpkt_fifo.pkt_mem\,
      O4(6) => \n_37_gpkt_fifo.pkt_mem\,
      O4(5) => \n_38_gpkt_fifo.pkt_mem\,
      O4(4) => \n_39_gpkt_fifo.pkt_mem\,
      O4(3) => \n_40_gpkt_fifo.pkt_mem\,
      O4(2) => \n_41_gpkt_fifo.pkt_mem\,
      O4(1) => \n_42_gpkt_fifo.pkt_mem\,
      O4(0) => \n_43_gpkt_fifo.pkt_mem\,
      O5(8 downto 0) => rd_pntr_pkt(8 downto 0),
      Q(0) => n_5_rstblk,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      WEBWE(0) => \n_6_gpkt_fifo.pkt_wr\,
      eop_at_stage2 => eop_at_stage2,
      p_13_out => p_13_out,
      p_6_out => p_6_out,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg
    );
\gpkt_fifo.pkt_rd\: entity work.axis_intercon_421rd_logic_pkt_fifo_78
    port map (
      ACLK => ACLK,
      DIADI(0) => DIADI(0),
      DOADO(0) => doutb(0),
      E(0) => \n_5_gpkt_fifo.pkt_rd\,
      I1(3 downto 0) => \c1/v1_reg\(3 downto 0),
      I10 => \n_6_gpkt_fifo.pkt_wr\,
      I11(0) => wr_pkt_count_i(8),
      I2(3 downto 0) => \c2/v1_reg\(3 downto 0),
      I3(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      I4 => \n_4_gpkt_fifo.pkt_mem\,
      I5 => \n_3_gpkt_fifo.pkt_mem\,
      I6 => I1,
      I7(0) => wr_pntr_pkt(8),
      I8(0) => wr_pntr_plus2(8),
      I9(0) => wr_pntr_plus1(8),
      O1 => \^o2\,
      O10(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O11(7 downto 0) => p_0_out(7 downto 0),
      O12(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O2 => \n_2_gpkt_fifo.pkt_rd\,
      O3 => \n_3_gpkt_fifo.pkt_rd\,
      O4 => \n_4_gpkt_fifo.pkt_rd\,
      O5(8 downto 0) => rd_pntr_pkt(8 downto 0),
      O6 => \n_15_gpkt_fifo.pkt_rd\,
      O7 => \n_16_gpkt_fifo.pkt_rd\,
      O8 => \n_17_gpkt_fifo.pkt_rd\,
      O9(0) => \n_22_gpkt_fifo.pkt_rd\,
      Q(1) => n_4_rstblk,
      Q(0) => n_5_rstblk,
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      eop_at_stage2 => eop_at_stage2,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_13_out => p_13_out,
      p_2_out => \gwss.wsts/p_2_out\,
      p_2_out_0 => p_2_out,
      p_6_out => p_6_out,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      rst_full_gen_i => rst_full_gen_i,
      stage1_eop_reg => stage1_eop_reg,
      tmp_ram_rd_en_reg => tmp_ram_rd_en_reg,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
\gpkt_fifo.pkt_wr\: entity work.axis_intercon_421wr_logic_pkt_fifo_79
    port map (
      ACLK => ACLK,
      AR(0) => n_2_rstblk,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(0) => DIADI(0),
      E(0) => E(0),
      I1 => \n_17_gpkt_fifo.pkt_rd\,
      I2 => \n_16_gpkt_fifo.pkt_rd\,
      I3 => \n_15_gpkt_fifo.pkt_rd\,
      I4 => n_3_rstblk,
      I5 => I1,
      I6(3 downto 0) => I2(3 downto 0),
      I7(1 downto 0) => I3(1 downto 0),
      I8 => \^o2\,
      O1 => O1,
      O10(7 downto 0) => rd_pntr_plus1(7 downto 0),
      O11(7 downto 0) => p_0_out(7 downto 0),
      O12(7 downto 0) => rd_pkt_count_i(7 downto 0),
      O13 => \n_48_gpkt_fifo.pkt_wr\,
      O2 => \n_6_gpkt_fifo.pkt_wr\,
      O3(8 downto 0) => wr_pntr_pkt(8 downto 0),
      O4(0) => wr_pntr_plus1(8),
      O5(7 downto 0) => rd_pntr_pkt(7 downto 0),
      O6(3 downto 0) => \c1/v1_reg\(3 downto 0),
      O7(0) => wr_pkt_count_i(8),
      O8(3 downto 0) => \c2/v1_reg\(3 downto 0),
      O9(3 downto 0) => \grss.rd_pntr_sts/c2/v1_reg\(3 downto 0),
      Q(0) => wr_pntr_plus2(8),
      S(1 downto 0) => S(1 downto 0),
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0),
      comp0 => \gwss.wsts/comp0\,
      comp1 => \gwss.wsts/comp1\,
      p_0_in => \gwss.wsts/p_0_in\,
      p_12_out => p_12_out,
      p_2_out => p_2_out,
      p_2_out_0 => \gwss.wsts/p_2_out\,
      partial_packet => partial_packet,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      v1_reg(3 downto 0) => \grss.rd_pntr_sts/c1/v1_reg\(3 downto 0),
      wr_eop => wr_eop
    );
rstblk: entity work.axis_intercon_421reset_blk_ramfifo_81
    port map (
      ACLK => ACLK,
      AR(0) => n_2_rstblk,
      I4 => I4,
      O1 => \^o3\,
      O2 => n_3_rstblk,
      Q(1) => n_4_rstblk,
      Q(0) => n_5_rstblk,
      rst_full_gen_i => rst_full_gen_i
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_top is
  port (
    O1 : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC
  );
end axis_intercon_421fifo_generator_top;

architecture STRUCTURE of axis_intercon_421fifo_generator_top is
begin
\grf.rf\: entity work.axis_intercon_421fifo_generator_ramfifo
    port map (
      D(9 downto 0) => D(9 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3(3 downto 0) => I3(3 downto 0),
      I4(1 downto 0) => I4(1 downto 0),
      I5 => I5,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      O4(38 downto 0) => O4(38 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(1 downto 0) => S(1 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_top_106 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S03_AXIS_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_top_106 : entity is "fifo_generator_top";
end axis_intercon_421fifo_generator_top_106;

architecture STRUCTURE of axis_intercon_421fifo_generator_top_106 is
begin
\grf.rf\: entity work.axis_intercon_421fifo_generator_ramfifo_107
    port map (
      ACLK => ACLK,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2(3 downto 0) => I2(3 downto 0),
      I3(1 downto 0) => I3(1 downto 0),
      I4 => I4,
      O1 => O1,
      O2 => O2,
      O3 => AR(0),
      Q(38 downto 0) => Q(38 downto 0),
      S(1 downto 0) => S(1 downto 0),
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_top_16 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S00_AXIS_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_top_16 : entity is "fifo_generator_top";
end axis_intercon_421fifo_generator_top_16;

architecture STRUCTURE of axis_intercon_421fifo_generator_top_16 is
begin
\grf.rf\: entity work.axis_intercon_421fifo_generator_ramfifo_17
    port map (
      ACLK => ACLK,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2(3 downto 0) => I2(3 downto 0),
      I3(1 downto 0) => I3(1 downto 0),
      I4 => I4,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      Q(38 downto 0) => Q(38 downto 0),
      S(1 downto 0) => S(1 downto 0),
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_top_46 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S01_AXIS_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_top_46 : entity is "fifo_generator_top";
end axis_intercon_421fifo_generator_top_46;

architecture STRUCTURE of axis_intercon_421fifo_generator_top_46 is
begin
\grf.rf\: entity work.axis_intercon_421fifo_generator_ramfifo_47
    port map (
      ACLK => ACLK,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2(3 downto 0) => I2(3 downto 0),
      I3(1 downto 0) => I3(1 downto 0),
      I4 => I4,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      Q(38 downto 0) => Q(38 downto 0),
      S(1 downto 0) => S(1 downto 0),
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_top_76 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S02_AXIS_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    S_FIFO_DATA_COUNT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_top_76 : entity is "fifo_generator_top";
end axis_intercon_421fifo_generator_top_76;

architecture STRUCTURE of axis_intercon_421fifo_generator_top_76 is
begin
\grf.rf\: entity work.axis_intercon_421fifo_generator_ramfifo_77
    port map (
      ACLK => ACLK,
      D(9 downto 0) => D(9 downto 0),
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2(3 downto 0) => I2(3 downto 0),
      I3(1 downto 0) => I3(1 downto 0),
      I4 => I4,
      O1 => O1,
      O2 => O2,
      O3 => O3,
      Q(38 downto 0) => Q(38 downto 0),
      S(1 downto 0) => S(1 downto 0),
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(7 downto 0) => S_FIFO_DATA_COUNT(7 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0_synth is
  port (
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axis_intercon_421fifo_generator_v10_0_synth;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0_synth is
  signal \^m00_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \n_0_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__3\ : STD_LOGIC;
  signal \n_10_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_11_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_12_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_13_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_4_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_5_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_6_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_7_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_8_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_9_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  attribute counter : integer;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\ : label is 9;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\ : label is 9;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\ : label is 9;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\ : label is 9;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\ : label is 9;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\ : label is 9;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\ : label is 9;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\ : label is 9;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\ : label is 9;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\ : label is 9;
begin
  M00_FIFO_DATA_COUNT(9 downto 0) <= \^m00_fifo_data_count\(9 downto 0);
\gaxis_fifo.gaxisf.axisf\: entity work.axis_intercon_421fifo_generator_top
    port map (
      D(9) => \n_4_gaxis_fifo.gaxisf.axisf\,
      D(8) => \n_5_gaxis_fifo.gaxisf.axisf\,
      D(7) => \n_6_gaxis_fifo.gaxisf.axisf\,
      D(6) => \n_7_gaxis_fifo.gaxisf.axisf\,
      D(5) => \n_8_gaxis_fifo.gaxisf.axisf\,
      D(4) => \n_9_gaxis_fifo.gaxisf.axisf\,
      D(3) => \n_10_gaxis_fifo.gaxisf.axisf\,
      D(2) => \n_11_gaxis_fifo.gaxisf.axisf\,
      D(1) => \n_12_gaxis_fifo.gaxisf.axisf\,
      D(0) => \n_13_gaxis_fifo.gaxisf.axisf\,
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      I3(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__3\,
      I3(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__3\,
      I3(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__3\,
      I3(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__3\,
      I4(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__3\,
      I4(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__3\,
      I5 => I3,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      O1 => \n_0_gaxis_fifo.gaxisf.axisf\,
      O2 => O1,
      O3 => O2,
      O4(38 downto 0) => Q(38 downto 0),
      Q(7 downto 0) => \^m00_fifo_data_count\(7 downto 0),
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__3\,
      S(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__3\,
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^m00_fifo_data_count\(2),
      I1 => \^m00_fifo_data_count\(3),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^m00_fifo_data_count\(0),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^m00_fifo_data_count\(6),
      I1 => \^m00_fifo_data_count\(7),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^m00_fifo_data_count\(5),
      I1 => \^m00_fifo_data_count\(6),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^m00_fifo_data_count\(4),
      I1 => \^m00_fifo_data_count\(5),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^m00_fifo_data_count\(3),
      I1 => \^m00_fifo_data_count\(4),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^m00_fifo_data_count\(8),
      I1 => \^m00_fifo_data_count\(9),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^m00_fifo_data_count\(7),
      I1 => \^m00_fifo_data_count\(8),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_13_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_12_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(1)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_11_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(2)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_10_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(3)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_9_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(4)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_8_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(5)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_7_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(6)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_6_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(7)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_5_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(8)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => M00_AXIS_ACLK,
      CE => E(0),
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_4_gaxis_fifo.gaxisf.axisf\,
      Q => \^m00_fifo_data_count\(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0_synth_105 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S03_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_v10_0_synth_105 : entity is "fifo_generator_v10_0_synth";
end axis_intercon_421fifo_generator_v10_0_synth_105;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0_synth_105 is
  signal \^s_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal clear : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__2\ : STD_LOGIC;
  signal \n_10_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_11_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_12_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_14_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_4_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_5_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_6_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_7_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_8_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_9_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  attribute counter : integer;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\ : label is 8;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\ : label is 8;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\ : label is 8;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\ : label is 8;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\ : label is 8;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\ : label is 8;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\ : label is 8;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\ : label is 8;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\ : label is 8;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\ : label is 8;
begin
  S_FIFO_DATA_COUNT(9 downto 0) <= \^s_fifo_data_count\(9 downto 0);
\gaxis_fifo.gaxisf.axisf\: entity work.axis_intercon_421fifo_generator_top_106
    port map (
      ACLK => ACLK,
      AR(0) => clear,
      D(9) => \n_3_gaxis_fifo.gaxisf.axisf\,
      D(8) => \n_4_gaxis_fifo.gaxisf.axisf\,
      D(7) => \n_5_gaxis_fifo.gaxisf.axisf\,
      D(6) => \n_6_gaxis_fifo.gaxisf.axisf\,
      D(5) => \n_7_gaxis_fifo.gaxisf.axisf\,
      D(4) => \n_8_gaxis_fifo.gaxisf.axisf\,
      D(3) => \n_9_gaxis_fifo.gaxisf.axisf\,
      D(2) => \n_10_gaxis_fifo.gaxisf.axisf\,
      D(1) => \n_11_gaxis_fifo.gaxisf.axisf\,
      D(0) => \n_12_gaxis_fifo.gaxisf.axisf\,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => \n_14_gaxis_fifo.gaxisf.axisf\,
      I1 => I1,
      I2(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__2\,
      I2(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__2\,
      I2(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__2\,
      I2(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__2\,
      I3(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__2\,
      I3(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__2\,
      I4 => I2,
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__2\,
      S(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__2\,
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(7 downto 0) => \^s_fifo_data_count\(7 downto 0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(2),
      I1 => \^s_fifo_data_count\(3),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^s_fifo_data_count\(0),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(6),
      I1 => \^s_fifo_data_count\(7),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(5),
      I1 => \^s_fifo_data_count\(6),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(4),
      I1 => \^s_fifo_data_count\(5),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(3),
      I1 => \^s_fifo_data_count\(4),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(8),
      I1 => \^s_fifo_data_count\(9),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(7),
      I1 => \^s_fifo_data_count\(8),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_12_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_11_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(1)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_10_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(2)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_9_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(3)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_8_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(4)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_7_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(5)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_6_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(6)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_5_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(7)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_4_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(8)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => clear,
      D => \n_3_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0_synth_15 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S00_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_v10_0_synth_15 : entity is "fifo_generator_v10_0_synth";
end axis_intercon_421fifo_generator_v10_0_synth_15;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0_synth_15 is
  signal \^s_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \n_0_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6\ : STD_LOGIC;
  signal \n_10_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_11_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_12_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_14_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_4_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_5_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_6_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_7_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_8_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_9_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  attribute counter : integer;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\ : label is 5;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\ : label is 5;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\ : label is 5;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\ : label is 5;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\ : label is 5;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\ : label is 5;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\ : label is 5;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\ : label is 5;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\ : label is 5;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\ : label is 5;
begin
  S_FIFO_DATA_COUNT(9 downto 0) <= \^s_fifo_data_count\(9 downto 0);
\gaxis_fifo.gaxisf.axisf\: entity work.axis_intercon_421fifo_generator_top_16
    port map (
      ACLK => ACLK,
      D(9) => \n_3_gaxis_fifo.gaxisf.axisf\,
      D(8) => \n_4_gaxis_fifo.gaxisf.axisf\,
      D(7) => \n_5_gaxis_fifo.gaxisf.axisf\,
      D(6) => \n_6_gaxis_fifo.gaxisf.axisf\,
      D(5) => \n_7_gaxis_fifo.gaxisf.axisf\,
      D(4) => \n_8_gaxis_fifo.gaxisf.axisf\,
      D(3) => \n_9_gaxis_fifo.gaxisf.axisf\,
      D(2) => \n_10_gaxis_fifo.gaxisf.axisf\,
      D(1) => \n_11_gaxis_fifo.gaxisf.axisf\,
      D(0) => \n_12_gaxis_fifo.gaxisf.axisf\,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => \n_14_gaxis_fifo.gaxisf.axisf\,
      I1 => I1,
      I2(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2\,
      I2(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3\,
      I2(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4\,
      I2(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5\,
      I3(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5\,
      I3(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6\,
      I4 => I2,
      O1 => \n_0_gaxis_fifo.gaxisf.axisf\,
      O2 => O1,
      O3 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4\,
      S(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7\,
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(7 downto 0) => \^s_fifo_data_count\(7 downto 0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(2),
      I1 => \^s_fifo_data_count\(3),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^s_fifo_data_count\(0),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(6),
      I1 => \^s_fifo_data_count\(7),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(5),
      I1 => \^s_fifo_data_count\(6),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(4),
      I1 => \^s_fifo_data_count\(5),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(3),
      I1 => \^s_fifo_data_count\(4),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(8),
      I1 => \^s_fifo_data_count\(9),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(7),
      I1 => \^s_fifo_data_count\(8),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_12_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_11_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(1)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_10_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(2)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_9_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(3)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_8_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(4)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_7_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(5)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_6_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(6)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_5_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(7)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_4_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(8)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_0_gaxis_fifo.gaxisf.axisf\,
      D => \n_3_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0_synth_45 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S01_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_v10_0_synth_45 : entity is "fifo_generator_v10_0_synth";
end axis_intercon_421fifo_generator_v10_0_synth_45;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0_synth_45 is
  signal \^s_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__0\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__0\ : STD_LOGIC;
  signal \n_10_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_11_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_12_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_14_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_4_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_5_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_6_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_7_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_8_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_9_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  attribute counter : integer;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\ : label is 6;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\ : label is 6;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\ : label is 6;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\ : label is 6;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\ : label is 6;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\ : label is 6;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\ : label is 6;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\ : label is 6;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\ : label is 6;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\ : label is 6;
begin
  S_FIFO_DATA_COUNT(9 downto 0) <= \^s_fifo_data_count\(9 downto 0);
\gaxis_fifo.gaxisf.axisf\: entity work.axis_intercon_421fifo_generator_top_46
    port map (
      ACLK => ACLK,
      D(9) => \n_3_gaxis_fifo.gaxisf.axisf\,
      D(8) => \n_4_gaxis_fifo.gaxisf.axisf\,
      D(7) => \n_5_gaxis_fifo.gaxisf.axisf\,
      D(6) => \n_6_gaxis_fifo.gaxisf.axisf\,
      D(5) => \n_7_gaxis_fifo.gaxisf.axisf\,
      D(4) => \n_8_gaxis_fifo.gaxisf.axisf\,
      D(3) => \n_9_gaxis_fifo.gaxisf.axisf\,
      D(2) => \n_10_gaxis_fifo.gaxisf.axisf\,
      D(1) => \n_11_gaxis_fifo.gaxisf.axisf\,
      D(0) => \n_12_gaxis_fifo.gaxisf.axisf\,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => \n_14_gaxis_fifo.gaxisf.axisf\,
      I1 => I1,
      I2(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__0\,
      I2(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__0\,
      I2(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__0\,
      I2(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__0\,
      I3(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__0\,
      I3(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__0\,
      I4 => I2,
      O1 => O1,
      O2 => O2,
      O3 => \n_2_gaxis_fifo.gaxisf.axisf\,
      Q(38 downto 0) => Q(38 downto 0),
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__0\,
      S(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__0\,
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(7 downto 0) => \^s_fifo_data_count\(7 downto 0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(2),
      I1 => \^s_fifo_data_count\(3),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^s_fifo_data_count\(0),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(6),
      I1 => \^s_fifo_data_count\(7),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(5),
      I1 => \^s_fifo_data_count\(6),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(4),
      I1 => \^s_fifo_data_count\(5),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(3),
      I1 => \^s_fifo_data_count\(4),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(8),
      I1 => \^s_fifo_data_count\(9),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(7),
      I1 => \^s_fifo_data_count\(8),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__0\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_12_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_11_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(1)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_10_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(2)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_9_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(3)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_8_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(4)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_7_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(5)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_6_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(6)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_5_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(7)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_4_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(8)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_3_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0_synth_75 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S02_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_v10_0_synth_75 : entity is "fifo_generator_v10_0_synth";
end axis_intercon_421fifo_generator_v10_0_synth_75;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0_synth_75 is
  signal \^s_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__1\ : STD_LOGIC;
  signal \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__1\ : STD_LOGIC;
  signal \n_10_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_11_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_12_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_14_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_2_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_3_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_4_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_5_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_6_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_7_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_8_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  signal \n_9_gaxis_fifo.gaxisf.axisf\ : STD_LOGIC;
  attribute counter : integer;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\ : label is 7;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\ : label is 7;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\ : label is 7;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\ : label is 7;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\ : label is 7;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\ : label is 7;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\ : label is 7;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\ : label is 7;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\ : label is 7;
  attribute counter of \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\ : label is 7;
begin
  S_FIFO_DATA_COUNT(9 downto 0) <= \^s_fifo_data_count\(9 downto 0);
\gaxis_fifo.gaxisf.axisf\: entity work.axis_intercon_421fifo_generator_top_76
    port map (
      ACLK => ACLK,
      D(9) => \n_3_gaxis_fifo.gaxisf.axisf\,
      D(8) => \n_4_gaxis_fifo.gaxisf.axisf\,
      D(7) => \n_5_gaxis_fifo.gaxisf.axisf\,
      D(6) => \n_6_gaxis_fifo.gaxisf.axisf\,
      D(5) => \n_7_gaxis_fifo.gaxisf.axisf\,
      D(4) => \n_8_gaxis_fifo.gaxisf.axisf\,
      D(3) => \n_9_gaxis_fifo.gaxisf.axisf\,
      D(2) => \n_10_gaxis_fifo.gaxisf.axisf\,
      D(1) => \n_11_gaxis_fifo.gaxisf.axisf\,
      D(0) => \n_12_gaxis_fifo.gaxisf.axisf\,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => \n_14_gaxis_fifo.gaxisf.axisf\,
      I1 => I1,
      I2(3) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__1\,
      I2(2) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__1\,
      I2(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__1\,
      I2(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__1\,
      I3(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__1\,
      I3(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__1\,
      I4 => I2,
      O1 => O1,
      O2 => O2,
      O3 => \n_2_gaxis_fifo.gaxisf.axisf\,
      Q(38 downto 0) => Q(38 downto 0),
      S(1) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__1\,
      S(0) => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__1\,
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(7 downto 0) => \^s_fifo_data_count\(7 downto 0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(2),
      I1 => \^s_fifo_data_count\(3),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^s_fifo_data_count\(0),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(6),
      I1 => \^s_fifo_data_count\(7),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(5),
      I1 => \^s_fifo_data_count\(6),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(4),
      I1 => \^s_fifo_data_count\(5),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(3),
      I1 => \^s_fifo_data_count\(4),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(8),
      I1 => \^s_fifo_data_count\(9),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^s_fifo_data_count\(7),
      I1 => \^s_fifo_data_count\(8),
      O => \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__1\
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_12_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(0)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_11_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(1)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_10_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(2)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_9_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(3)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_8_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(4)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_7_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(5)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_6_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(6)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_5_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(7)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_4_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(8)
    );
\gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => ACLK,
      CE => \n_14_gaxis_fifo.gaxisf.axisf\,
      CLR => \n_2_gaxis_fifo.gaxisf.axisf\,
      D => \n_3_gaxis_fifo.gaxisf.axisf\,
      Q => \^s_fifo_data_count\(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0 is
  port (
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axis_intercon_421fifo_generator_v10_0;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0 is
begin
inst_fifo_gen: entity work.axis_intercon_421fifo_generator_v10_0_synth
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0_104 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S03_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_v10_0_104 : entity is "fifo_generator_v10_0";
end axis_intercon_421fifo_generator_v10_0_104;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0_104 is
begin
inst_fifo_gen: entity work.axis_intercon_421fifo_generator_v10_0_synth_105
    port map (
      ACLK => ACLK,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0_14 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S00_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_v10_0_14 : entity is "fifo_generator_v10_0";
end axis_intercon_421fifo_generator_v10_0_14;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0_14 is
begin
inst_fifo_gen: entity work.axis_intercon_421fifo_generator_v10_0_synth_15
    port map (
      ACLK => ACLK,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0_44 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S01_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_v10_0_44 : entity is "fifo_generator_v10_0";
end axis_intercon_421fifo_generator_v10_0_44;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0_44 is
begin
inst_fifo_gen: entity work.axis_intercon_421fifo_generator_v10_0_synth_45
    port map (
      ACLK => ACLK,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421fifo_generator_v10_0_74 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S02_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I1 : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421fifo_generator_v10_0_74 : entity is "fifo_generator_v10_0";
end axis_intercon_421fifo_generator_v10_0_74;

architecture STRUCTURE of axis_intercon_421fifo_generator_v10_0_74 is
begin
inst_fifo_gen: entity work.axis_intercon_421fifo_generator_v10_0_synth_75
    port map (
      ACLK => ACLK,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => I2,
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axis_data_fifo is
  port (
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axis_intercon_421axis_interconnect_v1_1_axis_data_fifo;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axis_data_fifo is
begin
\gen_fifo_generator.fifo_generator_inst\: entity work.axis_intercon_421fifo_generator_v10_0
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      I3 => M00_AXIS_ARESETN,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_103 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S03_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ARESETN : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_103 : entity is "axis_interconnect_v1_1_axis_data_fifo";
end axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_103;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_103 is
begin
\gen_fifo_generator.fifo_generator_inst\: entity work.axis_intercon_421fifo_generator_v10_0_104
    port map (
      ACLK => ACLK,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => ARESETN,
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_13 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S00_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ARESETN : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_13 : entity is "axis_interconnect_v1_1_axis_data_fifo";
end axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_13;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_13 is
begin
\gen_fifo_generator.fifo_generator_inst\: entity work.axis_intercon_421fifo_generator_v10_0_14
    port map (
      ACLK => ACLK,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => ARESETN,
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_43 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S01_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ARESETN : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_43 : entity is "axis_interconnect_v1_1_axis_data_fifo";
end axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_43;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_43 is
begin
\gen_fifo_generator.fifo_generator_inst\: entity work.axis_intercon_421fifo_generator_v10_0_44
    port map (
      ACLK => ACLK,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => ARESETN,
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_73 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S02_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ARESETN : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_73 : entity is "axis_interconnect_v1_1_axis_data_fifo";
end axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_73;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_73 is
begin
\gen_fifo_generator.fifo_generator_inst\: entity work.axis_intercon_421fifo_generator_v10_0_74
    port map (
      ACLK => ACLK,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      I2 => ARESETN,
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_dynamic_datapath is
  port (
    O1 : out STD_LOGIC;
    axis_empty : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S03_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ARESETN : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end axis_intercon_421axis_interconnect_v1_1_dynamic_datapath;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_dynamic_datapath is
begin
\gen_data_fifo.axis_data_fifo_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_103
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      O1 => O1,
      O2 => axis_empty,
      Q(38 downto 0) => Q(38 downto 0),
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_0 is
  port (
    O1 : out STD_LOGIC;
    axis_empty : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S02_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ARESETN : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_0 : entity is "axis_interconnect_v1_1_dynamic_datapath";
end axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_0;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_0 is
begin
\gen_data_fifo.axis_data_fifo_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_73
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      O1 => O1,
      O2 => axis_empty,
      Q(38 downto 0) => Q(38 downto 0),
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_1 is
  port (
    O1 : out STD_LOGIC;
    axis_empty : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S01_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ARESETN : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_1 : entity is "axis_interconnect_v1_1_dynamic_datapath";
end axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_1;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_1 is
begin
\gen_data_fifo.axis_data_fifo_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_43
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      O1 => O1,
      O2 => axis_empty,
      Q(38 downto 0) => Q(38 downto 0),
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_2 is
  port (
    axis_empty : out STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S00_AXIS_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ARESETN : in STD_LOGIC;
    I1 : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_2 : entity is "axis_interconnect_v1_1_dynamic_datapath";
end axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_2;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_2 is
begin
\gen_data_fifo.axis_data_fifo_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_13
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      DI(0) => DI(0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      I1 => I1,
      O1 => axis_empty,
      O2 => ram_full_i,
      Q(38 downto 0) => Q(38 downto 0),
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized12\ is
  port (
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized12\ : entity is "axis_interconnect_v1_1_dynamic_datapath";
end \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized12\;

architecture STRUCTURE of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized12\ is
begin
\gen_data_fifo.axis_data_fifo_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axis_data_fifo
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized11\ is
  port (
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized11\ : entity is "axis_interconnect_v1_1_dynamic_datapath";
end \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized11\;

architecture STRUCTURE of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized11\ is
begin
\gen_nested.dynamic_datapath_0\: entity work.\axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized12\
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized10\ is
  port (
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized10\ : entity is "axis_interconnect_v1_1_dynamic_datapath";
end \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized10\;

architecture STRUCTURE of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized10\ is
begin
\gen_nested.dynamic_datapath_0\: entity work.\axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized11\
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized9\ is
  port (
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized9\ : entity is "axis_interconnect_v1_1_dynamic_datapath";
end \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized9\;

architecture STRUCTURE of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized9\ is
begin
\gen_nested.dynamic_datapath_0\: entity work.\axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized10\
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized8\ is
  port (
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized8\ : entity is "axis_interconnect_v1_1_dynamic_datapath";
end \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized8\;

architecture STRUCTURE of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized8\ is
begin
\gen_nested.dynamic_datapath_0\: entity work.\axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized9\
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized7\ is
  port (
    p_2_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized7\ : entity is "axis_interconnect_v1_1_dynamic_datapath";
end \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized7\;

architecture STRUCTURE of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized7\ is
begin
\gen_nested.dynamic_datapath_0\: entity work.\axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized8\
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => O1,
      O2 => O2,
      Q(38 downto 0) => Q(38 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized6\ is
  port (
    p_2_out : out STD_LOGIC;
    axis_empty : out STD_LOGIC;
    O1 : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M00_AXIS_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mi_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    M00_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized6\ : entity is "axis_interconnect_v1_1_dynamic_datapath";
end \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized6\;

architecture STRUCTURE of \axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized6\ is
begin
\gen_nested.dynamic_datapath_0\: entity work.\axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized7\
    port map (
      DI(1 downto 0) => DI(1 downto 0),
      DIADI(6 downto 0) => DIADI(6 downto 0),
      E(0) => E(0),
      I1 => I1,
      I2 => I2,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => axis_empty,
      O2 => O1,
      Q(38 downto 0) => Q(38 downto 0),
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => p_2_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axis_interconnect is
  port (
    S_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 39 downto 0 );
    S_DECODE_ERR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 38 downto 0 );
    S00_AXIS_TREADY : out STD_LOGIC;
    S03_AXIS_TREADY : out STD_LOGIC;
    S02_AXIS_TREADY : out STD_LOGIC;
    S01_AXIS_TREADY : out STD_LOGIC;
    M00_AXIS_TVALID : out STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    S00_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S02_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S01_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S03_ARB_REQ_SUPPRESS : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXIS_TID : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXIS_TLAST : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    S01_AXIS_TLAST : in STD_LOGIC;
    S02_AXIS_TLAST : in STD_LOGIC;
    S03_AXIS_TLAST : in STD_LOGIC;
    M00_AXIS_ACLK : in STD_LOGIC;
    M00_AXIS_ARESETN : in STD_LOGIC
  );
end axis_intercon_421axis_interconnect_v1_1_axis_interconnect;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect is
  signal \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty\ : STD_LOGIC;
  signal \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_0\ : STD_LOGIC;
  signal \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_1\ : STD_LOGIC;
  signal \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_2\ : STD_LOGIC;
  signal \gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty\ : STD_LOGIC;
  signal \gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/p_2_out\ : STD_LOGIC;
  signal mi_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mi_tid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mi_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mi_tlast : STD_LOGIC;
  signal \n_0_inst_si_datapath[1].dynamic_datapath_si\ : STD_LOGIC;
  signal \n_0_inst_si_datapath[2].dynamic_datapath_si\ : STD_LOGIC;
  signal \n_0_inst_si_datapath[3].dynamic_datapath_si\ : STD_LOGIC;
  signal \n_10_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_11_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_12_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_13_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_14_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_15_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_16_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_2_inst_mi_datapath[0].dynamic_datapath_mi\ : STD_LOGIC;
  signal \n_4_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_5_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_6_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_7_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_8_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal \n_9_gen_switch.axis_switch_0\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_21_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_29_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_33_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_41_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_42_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_45_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_full_i : STD_LOGIC;
begin
\gen_switch.axis_switch_0\: entity work.axis_intercon_421axis_interconnect_v1_1_axis_switch
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      DI(1) => \n_10_gen_switch.axis_switch_0\,
      DI(0) => \n_11_gen_switch.axis_switch_0\,
      DIADI(19 downto 7) => mi_tdata(12 downto 0),
      DIADI(6 downto 3) => mi_tkeep(3 downto 0),
      DIADI(2 downto 1) => mi_tid(1 downto 0),
      DIADI(0) => mi_tlast,
      DIBDI(18 downto 0) => mi_tdata(31 downto 13),
      E(0) => \n_12_gen_switch.axis_switch_0\,
      I1 => \n_2_inst_mi_datapath[0].dynamic_datapath_mi\,
      I2 => \n_0_inst_si_datapath[1].dynamic_datapath_si\,
      I3 => \n_0_inst_si_datapath[2].dynamic_datapath_si\,
      I4 => \n_0_inst_si_datapath[3].dynamic_datapath_si\,
      I5(38 downto 7) => p_21_out(31 downto 0),
      I5(6 downto 3) => p_19_out(3 downto 0),
      I5(2 downto 1) => p_17_out(1 downto 0),
      I5(0) => p_18_out,
      I6(38 downto 7) => p_45_out(31 downto 0),
      I6(6 downto 3) => p_43_out(3 downto 0),
      I6(2 downto 1) => p_41_out(1 downto 0),
      I6(0) => p_42_out,
      I7(38 downto 7) => p_9_out(31 downto 0),
      I7(6 downto 3) => p_7_out(3 downto 0),
      I7(2 downto 1) => p_5_out(1 downto 0),
      I7(0) => p_6_out,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      O1 => \n_4_gen_switch.axis_switch_0\,
      O10(0) => \n_16_gen_switch.axis_switch_0\,
      O2 => \n_5_gen_switch.axis_switch_0\,
      O3 => \n_6_gen_switch.axis_switch_0\,
      O4 => \n_7_gen_switch.axis_switch_0\,
      O5 => \n_8_gen_switch.axis_switch_0\,
      O6 => \n_9_gen_switch.axis_switch_0\,
      O7(0) => \n_13_gen_switch.axis_switch_0\,
      O8(0) => \n_14_gen_switch.axis_switch_0\,
      O9(0) => \n_15_gen_switch.axis_switch_0\,
      Q(38 downto 7) => p_33_out(31 downto 0),
      Q(6 downto 3) => p_31_out(3 downto 0),
      Q(2 downto 1) => p_29_out(1 downto 0),
      Q(0) => p_30_out,
      S00_ARB_REQ_SUPPRESS => S00_ARB_REQ_SUPPRESS,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S01_ARB_REQ_SUPPRESS => S01_ARB_REQ_SUPPRESS,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S02_ARB_REQ_SUPPRESS => S02_ARB_REQ_SUPPRESS,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S03_ARB_REQ_SUPPRESS => S03_ARB_REQ_SUPPRESS,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_DECODE_ERR(3 downto 0) => S_DECODE_ERR(3 downto 0),
      axis_empty => \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_2\,
      axis_empty_0 => \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_1\,
      axis_empty_1 => \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_0\,
      axis_empty_2 => \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty\,
      axis_empty_3 => \gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty\,
      p_2_out => \gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/p_2_out\,
      ram_full_i => ram_full_i
    );
\inst_mi_datapath[0].dynamic_datapath_mi\: entity work.\axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized6\
    port map (
      DI(1) => \n_10_gen_switch.axis_switch_0\,
      DI(0) => \n_11_gen_switch.axis_switch_0\,
      DIADI(6 downto 3) => mi_tkeep(3 downto 0),
      DIADI(2 downto 1) => mi_tid(1 downto 0),
      DIADI(0) => mi_tlast,
      E(0) => \n_12_gen_switch.axis_switch_0\,
      I1 => \n_4_gen_switch.axis_switch_0\,
      I2 => \n_5_gen_switch.axis_switch_0\,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => M00_FIFO_DATA_COUNT(9 downto 0),
      O1 => \n_2_inst_mi_datapath[0].dynamic_datapath_mi\,
      Q(38 downto 0) => Q(38 downto 0),
      axis_empty => \gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty\,
      mi_tdata(31 downto 0) => mi_tdata(31 downto 0),
      p_2_out => \gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/p_2_out\
    );
\inst_si_datapath[0].dynamic_datapath_si\: entity work.axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_2
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      DI(0) => \n_13_gen_switch.axis_switch_0\,
      DIADI(6 downto 3) => S_AXIS_TKEEP(3 downto 0),
      DIADI(2 downto 1) => S_AXIS_TID(1 downto 0),
      DIADI(0) => S00_AXIS_TLAST,
      I1 => \n_6_gen_switch.axis_switch_0\,
      Q(38 downto 7) => p_45_out(31 downto 0),
      Q(6 downto 3) => p_43_out(3 downto 0),
      Q(2 downto 1) => p_41_out(1 downto 0),
      Q(0) => p_42_out,
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(31 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(9 downto 0),
      axis_empty => \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_2\,
      ram_full_i => ram_full_i
    );
\inst_si_datapath[1].dynamic_datapath_si\: entity work.axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_1
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      DI(0) => \n_14_gen_switch.axis_switch_0\,
      DIADI(6 downto 3) => S_AXIS_TKEEP(7 downto 4),
      DIADI(2 downto 1) => S_AXIS_TID(3 downto 2),
      DIADI(0) => S01_AXIS_TLAST,
      I1 => \n_7_gen_switch.axis_switch_0\,
      O1 => \n_0_inst_si_datapath[1].dynamic_datapath_si\,
      Q(38 downto 7) => p_33_out(31 downto 0),
      Q(6 downto 3) => p_31_out(3 downto 0),
      Q(2 downto 1) => p_29_out(1 downto 0),
      Q(0) => p_30_out,
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(63 downto 32),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(19 downto 10),
      axis_empty => \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_1\
    );
\inst_si_datapath[2].dynamic_datapath_si\: entity work.axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_0
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      DI(0) => \n_15_gen_switch.axis_switch_0\,
      DIADI(6 downto 3) => S_AXIS_TKEEP(11 downto 8),
      DIADI(2 downto 1) => S_AXIS_TID(5 downto 4),
      DIADI(0) => S02_AXIS_TLAST,
      I1 => \n_8_gen_switch.axis_switch_0\,
      O1 => \n_0_inst_si_datapath[2].dynamic_datapath_si\,
      Q(38 downto 7) => p_21_out(31 downto 0),
      Q(6 downto 3) => p_19_out(3 downto 0),
      Q(2 downto 1) => p_17_out(1 downto 0),
      Q(0) => p_18_out,
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(95 downto 64),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(29 downto 20),
      axis_empty => \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_0\
    );
\inst_si_datapath[3].dynamic_datapath_si\: entity work.axis_intercon_421axis_interconnect_v1_1_dynamic_datapath
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      DI(0) => \n_16_gen_switch.axis_switch_0\,
      DIADI(6 downto 3) => S_AXIS_TKEEP(15 downto 12),
      DIADI(2 downto 1) => S_AXIS_TID(7 downto 6),
      DIADI(0) => S03_AXIS_TLAST,
      I1 => \n_9_gen_switch.axis_switch_0\,
      O1 => \n_0_inst_si_datapath[3].dynamic_datapath_si\,
      Q(38 downto 7) => p_9_out(31 downto 0),
      Q(6 downto 3) => p_7_out(3 downto 0),
      Q(2 downto 1) => p_5_out(1 downto 0),
      Q(0) => p_6_out,
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 0) => S_AXIS_TDATA(127 downto 96),
      S_FIFO_DATA_COUNT(9 downto 0) => S_FIFO_DATA_COUNT(39 downto 30),
      axis_empty => \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    ACLKEN : in STD_LOGIC;
    S00_AXIS_ACLK : in STD_LOGIC;
    S01_AXIS_ACLK : in STD_LOGIC;
    S02_AXIS_ACLK : in STD_LOGIC;
    S03_AXIS_ACLK : in STD_LOGIC;
    S04_AXIS_ACLK : in STD_LOGIC;
    S05_AXIS_ACLK : in STD_LOGIC;
    S06_AXIS_ACLK : in STD_LOGIC;
    S07_AXIS_ACLK : in STD_LOGIC;
    S08_AXIS_ACLK : in STD_LOGIC;
    S09_AXIS_ACLK : in STD_LOGIC;
    S10_AXIS_ACLK : in STD_LOGIC;
    S11_AXIS_ACLK : in STD_LOGIC;
    S12_AXIS_ACLK : in STD_LOGIC;
    S13_AXIS_ACLK : in STD_LOGIC;
    S14_AXIS_ACLK : in STD_LOGIC;
    S15_AXIS_ACLK : in STD_LOGIC;
    S00_AXIS_ARESETN : in STD_LOGIC;
    S01_AXIS_ARESETN : in STD_LOGIC;
    S02_AXIS_ARESETN : in STD_LOGIC;
    S03_AXIS_ARESETN : in STD_LOGIC;
    S04_AXIS_ARESETN : in STD_LOGIC;
    S05_AXIS_ARESETN : in STD_LOGIC;
    S06_AXIS_ARESETN : in STD_LOGIC;
    S07_AXIS_ARESETN : in STD_LOGIC;
    S08_AXIS_ARESETN : in STD_LOGIC;
    S09_AXIS_ARESETN : in STD_LOGIC;
    S10_AXIS_ARESETN : in STD_LOGIC;
    S11_AXIS_ARESETN : in STD_LOGIC;
    S12_AXIS_ARESETN : in STD_LOGIC;
    S13_AXIS_ARESETN : in STD_LOGIC;
    S14_AXIS_ARESETN : in STD_LOGIC;
    S15_AXIS_ARESETN : in STD_LOGIC;
    S00_AXIS_ACLKEN : in STD_LOGIC;
    S01_AXIS_ACLKEN : in STD_LOGIC;
    S02_AXIS_ACLKEN : in STD_LOGIC;
    S03_AXIS_ACLKEN : in STD_LOGIC;
    S04_AXIS_ACLKEN : in STD_LOGIC;
    S05_AXIS_ACLKEN : in STD_LOGIC;
    S06_AXIS_ACLKEN : in STD_LOGIC;
    S07_AXIS_ACLKEN : in STD_LOGIC;
    S08_AXIS_ACLKEN : in STD_LOGIC;
    S09_AXIS_ACLKEN : in STD_LOGIC;
    S10_AXIS_ACLKEN : in STD_LOGIC;
    S11_AXIS_ACLKEN : in STD_LOGIC;
    S12_AXIS_ACLKEN : in STD_LOGIC;
    S13_AXIS_ACLKEN : in STD_LOGIC;
    S14_AXIS_ACLKEN : in STD_LOGIC;
    S15_AXIS_ACLKEN : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    S04_AXIS_TVALID : in STD_LOGIC;
    S05_AXIS_TVALID : in STD_LOGIC;
    S06_AXIS_TVALID : in STD_LOGIC;
    S07_AXIS_TVALID : in STD_LOGIC;
    S08_AXIS_TVALID : in STD_LOGIC;
    S09_AXIS_TVALID : in STD_LOGIC;
    S10_AXIS_TVALID : in STD_LOGIC;
    S11_AXIS_TVALID : in STD_LOGIC;
    S12_AXIS_TVALID : in STD_LOGIC;
    S13_AXIS_TVALID : in STD_LOGIC;
    S14_AXIS_TVALID : in STD_LOGIC;
    S15_AXIS_TVALID : in STD_LOGIC;
    S00_AXIS_TREADY : out STD_LOGIC;
    S01_AXIS_TREADY : out STD_LOGIC;
    S02_AXIS_TREADY : out STD_LOGIC;
    S03_AXIS_TREADY : out STD_LOGIC;
    S04_AXIS_TREADY : out STD_LOGIC;
    S05_AXIS_TREADY : out STD_LOGIC;
    S06_AXIS_TREADY : out STD_LOGIC;
    S07_AXIS_TREADY : out STD_LOGIC;
    S08_AXIS_TREADY : out STD_LOGIC;
    S09_AXIS_TREADY : out STD_LOGIC;
    S10_AXIS_TREADY : out STD_LOGIC;
    S11_AXIS_TREADY : out STD_LOGIC;
    S12_AXIS_TREADY : out STD_LOGIC;
    S13_AXIS_TREADY : out STD_LOGIC;
    S14_AXIS_TREADY : out STD_LOGIC;
    S15_AXIS_TREADY : out STD_LOGIC;
    S00_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S05_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S06_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S07_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S08_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S09_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S10_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S11_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S12_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S13_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S14_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S15_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXIS_TLAST : in STD_LOGIC;
    S01_AXIS_TLAST : in STD_LOGIC;
    S02_AXIS_TLAST : in STD_LOGIC;
    S03_AXIS_TLAST : in STD_LOGIC;
    S04_AXIS_TLAST : in STD_LOGIC;
    S05_AXIS_TLAST : in STD_LOGIC;
    S06_AXIS_TLAST : in STD_LOGIC;
    S07_AXIS_TLAST : in STD_LOGIC;
    S08_AXIS_TLAST : in STD_LOGIC;
    S09_AXIS_TLAST : in STD_LOGIC;
    S10_AXIS_TLAST : in STD_LOGIC;
    S11_AXIS_TLAST : in STD_LOGIC;
    S12_AXIS_TLAST : in STD_LOGIC;
    S13_AXIS_TLAST : in STD_LOGIC;
    S14_AXIS_TLAST : in STD_LOGIC;
    S15_AXIS_TLAST : in STD_LOGIC;
    S00_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S04_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S05_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S06_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S07_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S08_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S09_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S03_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S04_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXIS_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXIS_TUSER : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXIS_TUSER : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXIS_TUSER : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXIS_TUSER : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S04_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S05_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S06_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S07_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S08_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S09_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXIS_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    M01_AXIS_ACLK : in STD_LOGIC;
    M02_AXIS_ACLK : in STD_LOGIC;
    M03_AXIS_ACLK : in STD_LOGIC;
    M04_AXIS_ACLK : in STD_LOGIC;
    M05_AXIS_ACLK : in STD_LOGIC;
    M06_AXIS_ACLK : in STD_LOGIC;
    M07_AXIS_ACLK : in STD_LOGIC;
    M08_AXIS_ACLK : in STD_LOGIC;
    M09_AXIS_ACLK : in STD_LOGIC;
    M10_AXIS_ACLK : in STD_LOGIC;
    M11_AXIS_ACLK : in STD_LOGIC;
    M12_AXIS_ACLK : in STD_LOGIC;
    M13_AXIS_ACLK : in STD_LOGIC;
    M14_AXIS_ACLK : in STD_LOGIC;
    M15_AXIS_ACLK : in STD_LOGIC;
    M00_AXIS_ARESETN : in STD_LOGIC;
    M01_AXIS_ARESETN : in STD_LOGIC;
    M02_AXIS_ARESETN : in STD_LOGIC;
    M03_AXIS_ARESETN : in STD_LOGIC;
    M04_AXIS_ARESETN : in STD_LOGIC;
    M05_AXIS_ARESETN : in STD_LOGIC;
    M06_AXIS_ARESETN : in STD_LOGIC;
    M07_AXIS_ARESETN : in STD_LOGIC;
    M08_AXIS_ARESETN : in STD_LOGIC;
    M09_AXIS_ARESETN : in STD_LOGIC;
    M10_AXIS_ARESETN : in STD_LOGIC;
    M11_AXIS_ARESETN : in STD_LOGIC;
    M12_AXIS_ARESETN : in STD_LOGIC;
    M13_AXIS_ARESETN : in STD_LOGIC;
    M14_AXIS_ARESETN : in STD_LOGIC;
    M15_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_ACLKEN : in STD_LOGIC;
    M01_AXIS_ACLKEN : in STD_LOGIC;
    M02_AXIS_ACLKEN : in STD_LOGIC;
    M03_AXIS_ACLKEN : in STD_LOGIC;
    M04_AXIS_ACLKEN : in STD_LOGIC;
    M05_AXIS_ACLKEN : in STD_LOGIC;
    M06_AXIS_ACLKEN : in STD_LOGIC;
    M07_AXIS_ACLKEN : in STD_LOGIC;
    M08_AXIS_ACLKEN : in STD_LOGIC;
    M09_AXIS_ACLKEN : in STD_LOGIC;
    M10_AXIS_ACLKEN : in STD_LOGIC;
    M11_AXIS_ACLKEN : in STD_LOGIC;
    M12_AXIS_ACLKEN : in STD_LOGIC;
    M13_AXIS_ACLKEN : in STD_LOGIC;
    M14_AXIS_ACLKEN : in STD_LOGIC;
    M15_AXIS_ACLKEN : in STD_LOGIC;
    M00_AXIS_TVALID : out STD_LOGIC;
    M01_AXIS_TVALID : out STD_LOGIC;
    M02_AXIS_TVALID : out STD_LOGIC;
    M03_AXIS_TVALID : out STD_LOGIC;
    M04_AXIS_TVALID : out STD_LOGIC;
    M05_AXIS_TVALID : out STD_LOGIC;
    M06_AXIS_TVALID : out STD_LOGIC;
    M07_AXIS_TVALID : out STD_LOGIC;
    M08_AXIS_TVALID : out STD_LOGIC;
    M09_AXIS_TVALID : out STD_LOGIC;
    M10_AXIS_TVALID : out STD_LOGIC;
    M11_AXIS_TVALID : out STD_LOGIC;
    M12_AXIS_TVALID : out STD_LOGIC;
    M13_AXIS_TVALID : out STD_LOGIC;
    M14_AXIS_TVALID : out STD_LOGIC;
    M15_AXIS_TVALID : out STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    M01_AXIS_TREADY : in STD_LOGIC;
    M02_AXIS_TREADY : in STD_LOGIC;
    M03_AXIS_TREADY : in STD_LOGIC;
    M04_AXIS_TREADY : in STD_LOGIC;
    M05_AXIS_TREADY : in STD_LOGIC;
    M06_AXIS_TREADY : in STD_LOGIC;
    M07_AXIS_TREADY : in STD_LOGIC;
    M08_AXIS_TREADY : in STD_LOGIC;
    M09_AXIS_TREADY : in STD_LOGIC;
    M10_AXIS_TREADY : in STD_LOGIC;
    M11_AXIS_TREADY : in STD_LOGIC;
    M12_AXIS_TREADY : in STD_LOGIC;
    M13_AXIS_TREADY : in STD_LOGIC;
    M14_AXIS_TREADY : in STD_LOGIC;
    M15_AXIS_TREADY : in STD_LOGIC;
    M00_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M02_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M03_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M04_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M05_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M06_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M07_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M08_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M09_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M10_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M11_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M12_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M13_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M14_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M15_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXIS_TLAST : out STD_LOGIC;
    M01_AXIS_TLAST : out STD_LOGIC;
    M02_AXIS_TLAST : out STD_LOGIC;
    M03_AXIS_TLAST : out STD_LOGIC;
    M04_AXIS_TLAST : out STD_LOGIC;
    M05_AXIS_TLAST : out STD_LOGIC;
    M06_AXIS_TLAST : out STD_LOGIC;
    M07_AXIS_TLAST : out STD_LOGIC;
    M08_AXIS_TLAST : out STD_LOGIC;
    M09_AXIS_TLAST : out STD_LOGIC;
    M10_AXIS_TLAST : out STD_LOGIC;
    M11_AXIS_TLAST : out STD_LOGIC;
    M12_AXIS_TLAST : out STD_LOGIC;
    M13_AXIS_TLAST : out STD_LOGIC;
    M14_AXIS_TLAST : out STD_LOGIC;
    M15_AXIS_TLAST : out STD_LOGIC;
    M00_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXIS_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXIS_TUSER : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXIS_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S01_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S02_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S03_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S04_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S05_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S06_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S07_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S08_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S09_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S10_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S11_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S12_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S13_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S14_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S15_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S00_DECODE_ERR : out STD_LOGIC;
    S01_DECODE_ERR : out STD_LOGIC;
    S02_DECODE_ERR : out STD_LOGIC;
    S03_DECODE_ERR : out STD_LOGIC;
    S04_DECODE_ERR : out STD_LOGIC;
    S05_DECODE_ERR : out STD_LOGIC;
    S06_DECODE_ERR : out STD_LOGIC;
    S07_DECODE_ERR : out STD_LOGIC;
    S08_DECODE_ERR : out STD_LOGIC;
    S09_DECODE_ERR : out STD_LOGIC;
    S10_DECODE_ERR : out STD_LOGIC;
    S11_DECODE_ERR : out STD_LOGIC;
    S12_DECODE_ERR : out STD_LOGIC;
    S13_DECODE_ERR : out STD_LOGIC;
    S14_DECODE_ERR : out STD_LOGIC;
    S15_DECODE_ERR : out STD_LOGIC;
    S00_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S01_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S02_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S03_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S04_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S05_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S06_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S07_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S08_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S09_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S10_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S11_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S12_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S13_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S14_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S15_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    S00_PACKER_ERR : out STD_LOGIC;
    S01_PACKER_ERR : out STD_LOGIC;
    S02_PACKER_ERR : out STD_LOGIC;
    S03_PACKER_ERR : out STD_LOGIC;
    S04_PACKER_ERR : out STD_LOGIC;
    S05_PACKER_ERR : out STD_LOGIC;
    S06_PACKER_ERR : out STD_LOGIC;
    S07_PACKER_ERR : out STD_LOGIC;
    S08_PACKER_ERR : out STD_LOGIC;
    S09_PACKER_ERR : out STD_LOGIC;
    S10_PACKER_ERR : out STD_LOGIC;
    S11_PACKER_ERR : out STD_LOGIC;
    S12_PACKER_ERR : out STD_LOGIC;
    S13_PACKER_ERR : out STD_LOGIC;
    S14_PACKER_ERR : out STD_LOGIC;
    S15_PACKER_ERR : out STD_LOGIC;
    S00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S04_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S05_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S06_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S07_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S08_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S09_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M01_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M02_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M03_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M04_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M05_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M06_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M07_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M08_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M09_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M10_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M11_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M12_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M13_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M14_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M15_SPARSE_TKEEP_REMOVED : out STD_LOGIC;
    M00_PACKER_ERR : out STD_LOGIC;
    M01_PACKER_ERR : out STD_LOGIC;
    M02_PACKER_ERR : out STD_LOGIC;
    M03_PACKER_ERR : out STD_LOGIC;
    M04_PACKER_ERR : out STD_LOGIC;
    M05_PACKER_ERR : out STD_LOGIC;
    M06_PACKER_ERR : out STD_LOGIC;
    M07_PACKER_ERR : out STD_LOGIC;
    M08_PACKER_ERR : out STD_LOGIC;
    M09_PACKER_ERR : out STD_LOGIC;
    M10_PACKER_ERR : out STD_LOGIC;
    M11_PACKER_ERR : out STD_LOGIC;
    M12_PACKER_ERR : out STD_LOGIC;
    M13_PACKER_ERR : out STD_LOGIC;
    M14_PACKER_ERR : out STD_LOGIC;
    M15_PACKER_ERR : out STD_LOGIC;
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_FAMILY : string;
  attribute C_FAMILY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "zynq";
  attribute C_NUM_MI_SLOTS : integer;
  attribute C_NUM_MI_SLOTS of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_NUM_SI_SLOTS : integer;
  attribute C_NUM_SI_SLOTS of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute C_SWITCH_MI_REG_CONFIG : integer;
  attribute C_SWITCH_MI_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_SWITCH_SI_REG_CONFIG : integer;
  attribute C_SWITCH_SI_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_SWITCH_MODE : integer;
  attribute C_SWITCH_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_SWITCH_MAX_XFERS_PER_ARB : integer;
  attribute C_SWITCH_MAX_XFERS_PER_ARB of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_SWITCH_NUM_CYCLES_TIMEOUT : integer;
  attribute C_SWITCH_NUM_CYCLES_TIMEOUT of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_SWITCH_TDATA_WIDTH : integer;
  attribute C_SWITCH_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_SWITCH_TID_WIDTH : integer;
  attribute C_SWITCH_TID_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 2;
  attribute C_SWITCH_TDEST_WIDTH : integer;
  attribute C_SWITCH_TDEST_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_SWITCH_TUSER_WIDTH : integer;
  attribute C_SWITCH_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute C_SWITCH_SIGNAL_SET : integer;
  attribute C_SWITCH_SIGNAL_SET of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 59;
  attribute C_SWITCH_ACLK_RATIO : integer;
  attribute C_SWITCH_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_SWITCH_USE_ACLKEN : integer;
  attribute C_SWITCH_USE_ACLKEN of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 2;
  attribute C_M00_AXIS_CONNECTIVITY : string;
  attribute C_M00_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000001111";
  attribute C_M01_AXIS_CONNECTIVITY : string;
  attribute C_M01_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M02_AXIS_CONNECTIVITY : string;
  attribute C_M02_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M03_AXIS_CONNECTIVITY : string;
  attribute C_M03_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M04_AXIS_CONNECTIVITY : string;
  attribute C_M04_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M05_AXIS_CONNECTIVITY : string;
  attribute C_M05_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M06_AXIS_CONNECTIVITY : string;
  attribute C_M06_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M07_AXIS_CONNECTIVITY : string;
  attribute C_M07_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M08_AXIS_CONNECTIVITY : string;
  attribute C_M08_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M09_AXIS_CONNECTIVITY : string;
  attribute C_M09_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M10_AXIS_CONNECTIVITY : string;
  attribute C_M10_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M11_AXIS_CONNECTIVITY : string;
  attribute C_M11_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M12_AXIS_CONNECTIVITY : string;
  attribute C_M12_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M13_AXIS_CONNECTIVITY : string;
  attribute C_M13_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M14_AXIS_CONNECTIVITY : string;
  attribute C_M14_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M15_AXIS_CONNECTIVITY : string;
  attribute C_M15_AXIS_CONNECTIVITY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b0000000000000000";
  attribute C_M00_AXIS_BASETDEST : integer;
  attribute C_M00_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M01_AXIS_BASETDEST : integer;
  attribute C_M01_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M02_AXIS_BASETDEST : integer;
  attribute C_M02_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 2;
  attribute C_M03_AXIS_BASETDEST : integer;
  attribute C_M03_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 3;
  attribute C_M04_AXIS_BASETDEST : integer;
  attribute C_M04_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute C_M05_AXIS_BASETDEST : integer;
  attribute C_M05_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 5;
  attribute C_M06_AXIS_BASETDEST : integer;
  attribute C_M06_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 6;
  attribute C_M07_AXIS_BASETDEST : integer;
  attribute C_M07_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 7;
  attribute C_M08_AXIS_BASETDEST : integer;
  attribute C_M08_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M09_AXIS_BASETDEST : integer;
  attribute C_M09_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 9;
  attribute C_M10_AXIS_BASETDEST : integer;
  attribute C_M10_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 10;
  attribute C_M11_AXIS_BASETDEST : integer;
  attribute C_M11_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 11;
  attribute C_M12_AXIS_BASETDEST : integer;
  attribute C_M12_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M13_AXIS_BASETDEST : integer;
  attribute C_M13_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 13;
  attribute C_M14_AXIS_BASETDEST : integer;
  attribute C_M14_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 14;
  attribute C_M15_AXIS_BASETDEST : integer;
  attribute C_M15_AXIS_BASETDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 15;
  attribute C_M00_AXIS_HIGHTDEST : integer;
  attribute C_M00_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M01_AXIS_HIGHTDEST : integer;
  attribute C_M01_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M02_AXIS_HIGHTDEST : integer;
  attribute C_M02_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 2;
  attribute C_M03_AXIS_HIGHTDEST : integer;
  attribute C_M03_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 3;
  attribute C_M04_AXIS_HIGHTDEST : integer;
  attribute C_M04_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute C_M05_AXIS_HIGHTDEST : integer;
  attribute C_M05_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 5;
  attribute C_M06_AXIS_HIGHTDEST : integer;
  attribute C_M06_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 6;
  attribute C_M07_AXIS_HIGHTDEST : integer;
  attribute C_M07_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 7;
  attribute C_M08_AXIS_HIGHTDEST : integer;
  attribute C_M08_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M09_AXIS_HIGHTDEST : integer;
  attribute C_M09_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 9;
  attribute C_M10_AXIS_HIGHTDEST : integer;
  attribute C_M10_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 10;
  attribute C_M11_AXIS_HIGHTDEST : integer;
  attribute C_M11_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 11;
  attribute C_M12_AXIS_HIGHTDEST : integer;
  attribute C_M12_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M13_AXIS_HIGHTDEST : integer;
  attribute C_M13_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 13;
  attribute C_M14_AXIS_HIGHTDEST : integer;
  attribute C_M14_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 14;
  attribute C_M15_AXIS_HIGHTDEST : integer;
  attribute C_M15_AXIS_HIGHTDEST of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 15;
  attribute C_S00_AXIS_TDATA_WIDTH : integer;
  attribute C_S00_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S01_AXIS_TDATA_WIDTH : integer;
  attribute C_S01_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S02_AXIS_TDATA_WIDTH : integer;
  attribute C_S02_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S03_AXIS_TDATA_WIDTH : integer;
  attribute C_S03_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S04_AXIS_TDATA_WIDTH : integer;
  attribute C_S04_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S05_AXIS_TDATA_WIDTH : integer;
  attribute C_S05_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S06_AXIS_TDATA_WIDTH : integer;
  attribute C_S06_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S07_AXIS_TDATA_WIDTH : integer;
  attribute C_S07_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S08_AXIS_TDATA_WIDTH : integer;
  attribute C_S08_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S09_AXIS_TDATA_WIDTH : integer;
  attribute C_S09_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S10_AXIS_TDATA_WIDTH : integer;
  attribute C_S10_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S11_AXIS_TDATA_WIDTH : integer;
  attribute C_S11_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S12_AXIS_TDATA_WIDTH : integer;
  attribute C_S12_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S13_AXIS_TDATA_WIDTH : integer;
  attribute C_S13_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S14_AXIS_TDATA_WIDTH : integer;
  attribute C_S14_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S15_AXIS_TDATA_WIDTH : integer;
  attribute C_S15_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_S00_AXIS_TUSER_WIDTH : integer;
  attribute C_S00_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute C_S01_AXIS_TUSER_WIDTH : integer;
  attribute C_S01_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute C_S02_AXIS_TUSER_WIDTH : integer;
  attribute C_S02_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute C_S03_AXIS_TUSER_WIDTH : integer;
  attribute C_S03_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute C_S04_AXIS_TUSER_WIDTH : integer;
  attribute C_S04_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S05_AXIS_TUSER_WIDTH : integer;
  attribute C_S05_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S06_AXIS_TUSER_WIDTH : integer;
  attribute C_S06_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S07_AXIS_TUSER_WIDTH : integer;
  attribute C_S07_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S08_AXIS_TUSER_WIDTH : integer;
  attribute C_S08_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S09_AXIS_TUSER_WIDTH : integer;
  attribute C_S09_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S10_AXIS_TUSER_WIDTH : integer;
  attribute C_S10_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S11_AXIS_TUSER_WIDTH : integer;
  attribute C_S11_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S12_AXIS_TUSER_WIDTH : integer;
  attribute C_S12_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S13_AXIS_TUSER_WIDTH : integer;
  attribute C_S13_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S14_AXIS_TUSER_WIDTH : integer;
  attribute C_S14_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S15_AXIS_TUSER_WIDTH : integer;
  attribute C_S15_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_S00_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S00_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S01_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S01_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S02_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S02_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S03_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S03_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S04_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S04_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S05_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S05_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S06_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S06_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S07_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S07_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S08_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S08_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S09_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S09_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S10_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S10_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S11_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S11_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S12_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S12_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S13_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S13_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S14_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S14_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S15_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S15_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S00_AXIS_ACLK_RATIO : integer;
  attribute C_S00_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S01_AXIS_ACLK_RATIO : integer;
  attribute C_S01_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S02_AXIS_ACLK_RATIO : integer;
  attribute C_S02_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S03_AXIS_ACLK_RATIO : integer;
  attribute C_S03_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S04_AXIS_ACLK_RATIO : integer;
  attribute C_S04_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S05_AXIS_ACLK_RATIO : integer;
  attribute C_S05_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S06_AXIS_ACLK_RATIO : integer;
  attribute C_S06_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S07_AXIS_ACLK_RATIO : integer;
  attribute C_S07_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S08_AXIS_ACLK_RATIO : integer;
  attribute C_S08_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S09_AXIS_ACLK_RATIO : integer;
  attribute C_S09_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S10_AXIS_ACLK_RATIO : integer;
  attribute C_S10_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S11_AXIS_ACLK_RATIO : integer;
  attribute C_S11_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S12_AXIS_ACLK_RATIO : integer;
  attribute C_S12_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S13_AXIS_ACLK_RATIO : integer;
  attribute C_S13_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S14_AXIS_ACLK_RATIO : integer;
  attribute C_S14_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S15_AXIS_ACLK_RATIO : integer;
  attribute C_S15_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_S00_AXIS_REG_CONFIG : integer;
  attribute C_S00_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S01_AXIS_REG_CONFIG : integer;
  attribute C_S01_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S02_AXIS_REG_CONFIG : integer;
  attribute C_S02_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S03_AXIS_REG_CONFIG : integer;
  attribute C_S03_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S04_AXIS_REG_CONFIG : integer;
  attribute C_S04_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S05_AXIS_REG_CONFIG : integer;
  attribute C_S05_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S06_AXIS_REG_CONFIG : integer;
  attribute C_S06_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S07_AXIS_REG_CONFIG : integer;
  attribute C_S07_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S08_AXIS_REG_CONFIG : integer;
  attribute C_S08_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S09_AXIS_REG_CONFIG : integer;
  attribute C_S09_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S10_AXIS_REG_CONFIG : integer;
  attribute C_S10_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S11_AXIS_REG_CONFIG : integer;
  attribute C_S11_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S12_AXIS_REG_CONFIG : integer;
  attribute C_S12_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S13_AXIS_REG_CONFIG : integer;
  attribute C_S13_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S14_AXIS_REG_CONFIG : integer;
  attribute C_S14_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S15_AXIS_REG_CONFIG : integer;
  attribute C_S15_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S00_AXIS_FIFO_DEPTH : integer;
  attribute C_S00_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 512;
  attribute C_S01_AXIS_FIFO_DEPTH : integer;
  attribute C_S01_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 512;
  attribute C_S02_AXIS_FIFO_DEPTH : integer;
  attribute C_S02_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 512;
  attribute C_S03_AXIS_FIFO_DEPTH : integer;
  attribute C_S03_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 512;
  attribute C_S04_AXIS_FIFO_DEPTH : integer;
  attribute C_S04_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S05_AXIS_FIFO_DEPTH : integer;
  attribute C_S05_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S06_AXIS_FIFO_DEPTH : integer;
  attribute C_S06_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S07_AXIS_FIFO_DEPTH : integer;
  attribute C_S07_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S08_AXIS_FIFO_DEPTH : integer;
  attribute C_S08_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S09_AXIS_FIFO_DEPTH : integer;
  attribute C_S09_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S10_AXIS_FIFO_DEPTH : integer;
  attribute C_S10_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S11_AXIS_FIFO_DEPTH : integer;
  attribute C_S11_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S12_AXIS_FIFO_DEPTH : integer;
  attribute C_S12_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S13_AXIS_FIFO_DEPTH : integer;
  attribute C_S13_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S14_AXIS_FIFO_DEPTH : integer;
  attribute C_S14_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S15_AXIS_FIFO_DEPTH : integer;
  attribute C_S15_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_S00_AXIS_FIFO_MODE : integer;
  attribute C_S00_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 2;
  attribute C_S01_AXIS_FIFO_MODE : integer;
  attribute C_S01_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 2;
  attribute C_S02_AXIS_FIFO_MODE : integer;
  attribute C_S02_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 2;
  attribute C_S03_AXIS_FIFO_MODE : integer;
  attribute C_S03_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 2;
  attribute C_S04_AXIS_FIFO_MODE : integer;
  attribute C_S04_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S05_AXIS_FIFO_MODE : integer;
  attribute C_S05_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S06_AXIS_FIFO_MODE : integer;
  attribute C_S06_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S07_AXIS_FIFO_MODE : integer;
  attribute C_S07_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S08_AXIS_FIFO_MODE : integer;
  attribute C_S08_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S09_AXIS_FIFO_MODE : integer;
  attribute C_S09_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S10_AXIS_FIFO_MODE : integer;
  attribute C_S10_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S11_AXIS_FIFO_MODE : integer;
  attribute C_S11_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S12_AXIS_FIFO_MODE : integer;
  attribute C_S12_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S13_AXIS_FIFO_MODE : integer;
  attribute C_S13_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S14_AXIS_FIFO_MODE : integer;
  attribute C_S14_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_S15_AXIS_FIFO_MODE : integer;
  attribute C_S15_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M00_AXIS_TDATA_WIDTH : integer;
  attribute C_M00_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M01_AXIS_TDATA_WIDTH : integer;
  attribute C_M01_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M02_AXIS_TDATA_WIDTH : integer;
  attribute C_M02_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M03_AXIS_TDATA_WIDTH : integer;
  attribute C_M03_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M04_AXIS_TDATA_WIDTH : integer;
  attribute C_M04_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M05_AXIS_TDATA_WIDTH : integer;
  attribute C_M05_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M06_AXIS_TDATA_WIDTH : integer;
  attribute C_M06_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M07_AXIS_TDATA_WIDTH : integer;
  attribute C_M07_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M08_AXIS_TDATA_WIDTH : integer;
  attribute C_M08_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M09_AXIS_TDATA_WIDTH : integer;
  attribute C_M09_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M10_AXIS_TDATA_WIDTH : integer;
  attribute C_M10_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M11_AXIS_TDATA_WIDTH : integer;
  attribute C_M11_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M12_AXIS_TDATA_WIDTH : integer;
  attribute C_M12_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M13_AXIS_TDATA_WIDTH : integer;
  attribute C_M13_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M14_AXIS_TDATA_WIDTH : integer;
  attribute C_M14_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M15_AXIS_TDATA_WIDTH : integer;
  attribute C_M15_AXIS_TDATA_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 8;
  attribute C_M00_AXIS_TUSER_WIDTH : integer;
  attribute C_M00_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute C_M01_AXIS_TUSER_WIDTH : integer;
  attribute C_M01_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M02_AXIS_TUSER_WIDTH : integer;
  attribute C_M02_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M03_AXIS_TUSER_WIDTH : integer;
  attribute C_M03_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M04_AXIS_TUSER_WIDTH : integer;
  attribute C_M04_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M05_AXIS_TUSER_WIDTH : integer;
  attribute C_M05_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M06_AXIS_TUSER_WIDTH : integer;
  attribute C_M06_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M07_AXIS_TUSER_WIDTH : integer;
  attribute C_M07_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M08_AXIS_TUSER_WIDTH : integer;
  attribute C_M08_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M09_AXIS_TUSER_WIDTH : integer;
  attribute C_M09_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M10_AXIS_TUSER_WIDTH : integer;
  attribute C_M10_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M11_AXIS_TUSER_WIDTH : integer;
  attribute C_M11_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M12_AXIS_TUSER_WIDTH : integer;
  attribute C_M12_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M13_AXIS_TUSER_WIDTH : integer;
  attribute C_M13_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M14_AXIS_TUSER_WIDTH : integer;
  attribute C_M14_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M15_AXIS_TUSER_WIDTH : integer;
  attribute C_M15_AXIS_TUSER_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 1;
  attribute C_M00_AXIS_ACLK_RATIO : integer;
  attribute C_M00_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M01_AXIS_ACLK_RATIO : integer;
  attribute C_M01_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M02_AXIS_ACLK_RATIO : integer;
  attribute C_M02_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M03_AXIS_ACLK_RATIO : integer;
  attribute C_M03_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M04_AXIS_ACLK_RATIO : integer;
  attribute C_M04_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M05_AXIS_ACLK_RATIO : integer;
  attribute C_M05_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M06_AXIS_ACLK_RATIO : integer;
  attribute C_M06_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M07_AXIS_ACLK_RATIO : integer;
  attribute C_M07_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M08_AXIS_ACLK_RATIO : integer;
  attribute C_M08_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M09_AXIS_ACLK_RATIO : integer;
  attribute C_M09_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M10_AXIS_ACLK_RATIO : integer;
  attribute C_M10_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M11_AXIS_ACLK_RATIO : integer;
  attribute C_M11_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M12_AXIS_ACLK_RATIO : integer;
  attribute C_M12_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M13_AXIS_ACLK_RATIO : integer;
  attribute C_M13_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M14_AXIS_ACLK_RATIO : integer;
  attribute C_M14_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M15_AXIS_ACLK_RATIO : integer;
  attribute C_M15_AXIS_ACLK_RATIO of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 12;
  attribute C_M00_AXIS_REG_CONFIG : integer;
  attribute C_M00_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M01_AXIS_REG_CONFIG : integer;
  attribute C_M01_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M02_AXIS_REG_CONFIG : integer;
  attribute C_M02_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M03_AXIS_REG_CONFIG : integer;
  attribute C_M03_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M04_AXIS_REG_CONFIG : integer;
  attribute C_M04_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M05_AXIS_REG_CONFIG : integer;
  attribute C_M05_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M06_AXIS_REG_CONFIG : integer;
  attribute C_M06_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M07_AXIS_REG_CONFIG : integer;
  attribute C_M07_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M08_AXIS_REG_CONFIG : integer;
  attribute C_M08_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M09_AXIS_REG_CONFIG : integer;
  attribute C_M09_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M10_AXIS_REG_CONFIG : integer;
  attribute C_M10_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M11_AXIS_REG_CONFIG : integer;
  attribute C_M11_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M12_AXIS_REG_CONFIG : integer;
  attribute C_M12_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M13_AXIS_REG_CONFIG : integer;
  attribute C_M13_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M14_AXIS_REG_CONFIG : integer;
  attribute C_M14_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M15_AXIS_REG_CONFIG : integer;
  attribute C_M15_AXIS_REG_CONFIG of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M00_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M00_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M01_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M01_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M02_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M02_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M03_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M03_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M04_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M04_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M05_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M05_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M06_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M06_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M07_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M07_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M08_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M08_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M09_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M09_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M10_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M10_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M11_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M11_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M12_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M12_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M13_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M13_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M14_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M14_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M15_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M15_AXIS_IS_ACLK_ASYNC of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M00_AXIS_FIFO_DEPTH : integer;
  attribute C_M00_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 512;
  attribute C_M01_AXIS_FIFO_DEPTH : integer;
  attribute C_M01_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M02_AXIS_FIFO_DEPTH : integer;
  attribute C_M02_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M03_AXIS_FIFO_DEPTH : integer;
  attribute C_M03_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M04_AXIS_FIFO_DEPTH : integer;
  attribute C_M04_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M05_AXIS_FIFO_DEPTH : integer;
  attribute C_M05_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M06_AXIS_FIFO_DEPTH : integer;
  attribute C_M06_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M07_AXIS_FIFO_DEPTH : integer;
  attribute C_M07_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M08_AXIS_FIFO_DEPTH : integer;
  attribute C_M08_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M09_AXIS_FIFO_DEPTH : integer;
  attribute C_M09_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M10_AXIS_FIFO_DEPTH : integer;
  attribute C_M10_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M11_AXIS_FIFO_DEPTH : integer;
  attribute C_M11_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M12_AXIS_FIFO_DEPTH : integer;
  attribute C_M12_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M13_AXIS_FIFO_DEPTH : integer;
  attribute C_M13_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M14_AXIS_FIFO_DEPTH : integer;
  attribute C_M14_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M15_AXIS_FIFO_DEPTH : integer;
  attribute C_M15_AXIS_FIFO_DEPTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_M00_AXIS_FIFO_MODE : integer;
  attribute C_M00_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 2;
  attribute C_M01_AXIS_FIFO_MODE : integer;
  attribute C_M01_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M02_AXIS_FIFO_MODE : integer;
  attribute C_M02_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M03_AXIS_FIFO_MODE : integer;
  attribute C_M03_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M04_AXIS_FIFO_MODE : integer;
  attribute C_M04_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M05_AXIS_FIFO_MODE : integer;
  attribute C_M05_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M06_AXIS_FIFO_MODE : integer;
  attribute C_M06_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M07_AXIS_FIFO_MODE : integer;
  attribute C_M07_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M08_AXIS_FIFO_MODE : integer;
  attribute C_M08_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M09_AXIS_FIFO_MODE : integer;
  attribute C_M09_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M10_AXIS_FIFO_MODE : integer;
  attribute C_M10_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M11_AXIS_FIFO_MODE : integer;
  attribute C_M11_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M12_AXIS_FIFO_MODE : integer;
  attribute C_M12_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M13_AXIS_FIFO_MODE : integer;
  attribute C_M13_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M14_AXIS_FIFO_MODE : integer;
  attribute C_M14_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_M15_AXIS_FIFO_MODE : integer;
  attribute C_M15_AXIS_FIFO_MODE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 0;
  attribute C_AXIS_TDATA_MAX_WIDTH : integer;
  attribute C_AXIS_TDATA_MAX_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 32;
  attribute C_AXIS_TUSER_MAX_WIDTH : integer;
  attribute C_AXIS_TUSER_MAX_WIDTH of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is 4;
  attribute P_M_AXIS_CONNECTIVITY_ARRAY : string;
  attribute P_M_AXIS_CONNECTIVITY_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "64'b0000000000000000000000000000000000000000000000000000000000001111";
  attribute P_M_AXIS_BASETDEST_ARRAY : string;
  attribute P_M_AXIS_BASETDEST_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b1010101010101010";
  attribute P_M_AXIS_HIGHTDEST_ARRAY : string;
  attribute P_M_AXIS_HIGHTDEST_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "16'b1010101010101010";
  attribute P_S_AXIS_TDATA_WIDTH_ARRAY : string;
  attribute P_S_AXIS_TDATA_WIDTH_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000";
  attribute P_S_AXIS_TUSER_WIDTH_ARRAY : string;
  attribute P_S_AXIS_TUSER_WIDTH_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100";
  attribute P_S_AXIS_IS_ACLK_ASYNC_ARRAY : string;
  attribute P_S_AXIS_IS_ACLK_ASYNC_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXIS_ACLK_RATIO_ARRAY : string;
  attribute P_S_AXIS_ACLK_RATIO_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100";
  attribute P_S_AXIS_REG_CONFIG_ARRAY : string;
  attribute P_S_AXIS_REG_CONFIG_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXIS_FIFO_DEPTH_ARRAY : string;
  attribute P_S_AXIS_FIFO_DEPTH_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000";
  attribute P_S_AXIS_FIFO_MODE_ARRAY : string;
  attribute P_S_AXIS_FIFO_MODE_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010";
  attribute P_M_AXIS_TDATA_WIDTH_ARRAY : string;
  attribute P_M_AXIS_TDATA_WIDTH_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000";
  attribute P_M_AXIS_TUSER_WIDTH_ARRAY : string;
  attribute P_M_AXIS_TUSER_WIDTH_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100";
  attribute P_M_AXIS_ACLK_RATIO_ARRAY : string;
  attribute P_M_AXIS_ACLK_RATIO_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100";
  attribute P_M_AXIS_REG_CONFIG_ARRAY : string;
  attribute P_M_AXIS_REG_CONFIG_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_M_AXIS_IS_ACLK_ASYNC_ARRAY : string;
  attribute P_M_AXIS_IS_ACLK_ASYNC_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_M_AXIS_FIFO_DEPTH_ARRAY : string;
  attribute P_M_AXIS_FIFO_DEPTH_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000";
  attribute P_M_AXIS_FIFO_MODE_ARRAY : string;
  attribute P_M_AXIS_FIFO_MODE_ARRAY of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top : entity is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
end axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top;

architecture STRUCTURE of axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^m00_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^s00_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^s01_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^s02_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^s03_fifo_data_count\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  M00_AXIS_TDEST(0) <= \<const0>\;
  M00_AXIS_TSTRB(3) <= \<const0>\;
  M00_AXIS_TSTRB(2) <= \<const0>\;
  M00_AXIS_TSTRB(1) <= \<const0>\;
  M00_AXIS_TSTRB(0) <= \<const0>\;
  M00_AXIS_TUSER(3) <= \<const0>\;
  M00_AXIS_TUSER(2) <= \<const0>\;
  M00_AXIS_TUSER(1) <= \<const0>\;
  M00_AXIS_TUSER(0) <= \<const0>\;
  M00_FIFO_DATA_COUNT(31) <= \<const0>\;
  M00_FIFO_DATA_COUNT(30) <= \<const0>\;
  M00_FIFO_DATA_COUNT(29) <= \<const0>\;
  M00_FIFO_DATA_COUNT(28) <= \<const0>\;
  M00_FIFO_DATA_COUNT(27) <= \<const0>\;
  M00_FIFO_DATA_COUNT(26) <= \<const0>\;
  M00_FIFO_DATA_COUNT(25) <= \<const0>\;
  M00_FIFO_DATA_COUNT(24) <= \<const0>\;
  M00_FIFO_DATA_COUNT(23) <= \<const0>\;
  M00_FIFO_DATA_COUNT(22) <= \<const0>\;
  M00_FIFO_DATA_COUNT(21) <= \<const0>\;
  M00_FIFO_DATA_COUNT(20) <= \<const0>\;
  M00_FIFO_DATA_COUNT(19) <= \<const0>\;
  M00_FIFO_DATA_COUNT(18) <= \<const0>\;
  M00_FIFO_DATA_COUNT(17) <= \<const0>\;
  M00_FIFO_DATA_COUNT(16) <= \<const0>\;
  M00_FIFO_DATA_COUNT(15) <= \<const0>\;
  M00_FIFO_DATA_COUNT(14) <= \<const0>\;
  M00_FIFO_DATA_COUNT(13) <= \<const0>\;
  M00_FIFO_DATA_COUNT(12) <= \<const0>\;
  M00_FIFO_DATA_COUNT(11) <= \<const0>\;
  M00_FIFO_DATA_COUNT(10) <= \<const0>\;
  M00_FIFO_DATA_COUNT(9 downto 0) <= \^m00_fifo_data_count\(9 downto 0);
  M00_PACKER_ERR <= \<const0>\;
  M00_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M01_AXIS_TDATA(7) <= \<const0>\;
  M01_AXIS_TDATA(6) <= \<const0>\;
  M01_AXIS_TDATA(5) <= \<const0>\;
  M01_AXIS_TDATA(4) <= \<const0>\;
  M01_AXIS_TDATA(3) <= \<const0>\;
  M01_AXIS_TDATA(2) <= \<const0>\;
  M01_AXIS_TDATA(1) <= \<const0>\;
  M01_AXIS_TDATA(0) <= \<const0>\;
  M01_AXIS_TDEST(0) <= \<const0>\;
  M01_AXIS_TID(1) <= \<const0>\;
  M01_AXIS_TID(0) <= \<const0>\;
  M01_AXIS_TKEEP(0) <= \<const0>\;
  M01_AXIS_TLAST <= \<const0>\;
  M01_AXIS_TSTRB(0) <= \<const0>\;
  M01_AXIS_TUSER(0) <= \<const0>\;
  M01_AXIS_TVALID <= \<const0>\;
  M01_FIFO_DATA_COUNT(31) <= \<const0>\;
  M01_FIFO_DATA_COUNT(30) <= \<const0>\;
  M01_FIFO_DATA_COUNT(29) <= \<const0>\;
  M01_FIFO_DATA_COUNT(28) <= \<const0>\;
  M01_FIFO_DATA_COUNT(27) <= \<const0>\;
  M01_FIFO_DATA_COUNT(26) <= \<const0>\;
  M01_FIFO_DATA_COUNT(25) <= \<const0>\;
  M01_FIFO_DATA_COUNT(24) <= \<const0>\;
  M01_FIFO_DATA_COUNT(23) <= \<const0>\;
  M01_FIFO_DATA_COUNT(22) <= \<const0>\;
  M01_FIFO_DATA_COUNT(21) <= \<const0>\;
  M01_FIFO_DATA_COUNT(20) <= \<const0>\;
  M01_FIFO_DATA_COUNT(19) <= \<const0>\;
  M01_FIFO_DATA_COUNT(18) <= \<const0>\;
  M01_FIFO_DATA_COUNT(17) <= \<const0>\;
  M01_FIFO_DATA_COUNT(16) <= \<const0>\;
  M01_FIFO_DATA_COUNT(15) <= \<const0>\;
  M01_FIFO_DATA_COUNT(14) <= \<const0>\;
  M01_FIFO_DATA_COUNT(13) <= \<const0>\;
  M01_FIFO_DATA_COUNT(12) <= \<const0>\;
  M01_FIFO_DATA_COUNT(11) <= \<const0>\;
  M01_FIFO_DATA_COUNT(10) <= \<const0>\;
  M01_FIFO_DATA_COUNT(9) <= \<const0>\;
  M01_FIFO_DATA_COUNT(8) <= \<const0>\;
  M01_FIFO_DATA_COUNT(7) <= \<const0>\;
  M01_FIFO_DATA_COUNT(6) <= \<const0>\;
  M01_FIFO_DATA_COUNT(5) <= \<const0>\;
  M01_FIFO_DATA_COUNT(4) <= \<const0>\;
  M01_FIFO_DATA_COUNT(3) <= \<const0>\;
  M01_FIFO_DATA_COUNT(2) <= \<const0>\;
  M01_FIFO_DATA_COUNT(1) <= \<const0>\;
  M01_FIFO_DATA_COUNT(0) <= \<const0>\;
  M01_PACKER_ERR <= \<const0>\;
  M01_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M02_AXIS_TDATA(7) <= \<const0>\;
  M02_AXIS_TDATA(6) <= \<const0>\;
  M02_AXIS_TDATA(5) <= \<const0>\;
  M02_AXIS_TDATA(4) <= \<const0>\;
  M02_AXIS_TDATA(3) <= \<const0>\;
  M02_AXIS_TDATA(2) <= \<const0>\;
  M02_AXIS_TDATA(1) <= \<const0>\;
  M02_AXIS_TDATA(0) <= \<const0>\;
  M02_AXIS_TDEST(0) <= \<const0>\;
  M02_AXIS_TID(1) <= \<const0>\;
  M02_AXIS_TID(0) <= \<const0>\;
  M02_AXIS_TKEEP(0) <= \<const0>\;
  M02_AXIS_TLAST <= \<const0>\;
  M02_AXIS_TSTRB(0) <= \<const0>\;
  M02_AXIS_TUSER(0) <= \<const0>\;
  M02_AXIS_TVALID <= \<const0>\;
  M02_FIFO_DATA_COUNT(31) <= \<const0>\;
  M02_FIFO_DATA_COUNT(30) <= \<const0>\;
  M02_FIFO_DATA_COUNT(29) <= \<const0>\;
  M02_FIFO_DATA_COUNT(28) <= \<const0>\;
  M02_FIFO_DATA_COUNT(27) <= \<const0>\;
  M02_FIFO_DATA_COUNT(26) <= \<const0>\;
  M02_FIFO_DATA_COUNT(25) <= \<const0>\;
  M02_FIFO_DATA_COUNT(24) <= \<const0>\;
  M02_FIFO_DATA_COUNT(23) <= \<const0>\;
  M02_FIFO_DATA_COUNT(22) <= \<const0>\;
  M02_FIFO_DATA_COUNT(21) <= \<const0>\;
  M02_FIFO_DATA_COUNT(20) <= \<const0>\;
  M02_FIFO_DATA_COUNT(19) <= \<const0>\;
  M02_FIFO_DATA_COUNT(18) <= \<const0>\;
  M02_FIFO_DATA_COUNT(17) <= \<const0>\;
  M02_FIFO_DATA_COUNT(16) <= \<const0>\;
  M02_FIFO_DATA_COUNT(15) <= \<const0>\;
  M02_FIFO_DATA_COUNT(14) <= \<const0>\;
  M02_FIFO_DATA_COUNT(13) <= \<const0>\;
  M02_FIFO_DATA_COUNT(12) <= \<const0>\;
  M02_FIFO_DATA_COUNT(11) <= \<const0>\;
  M02_FIFO_DATA_COUNT(10) <= \<const0>\;
  M02_FIFO_DATA_COUNT(9) <= \<const0>\;
  M02_FIFO_DATA_COUNT(8) <= \<const0>\;
  M02_FIFO_DATA_COUNT(7) <= \<const0>\;
  M02_FIFO_DATA_COUNT(6) <= \<const0>\;
  M02_FIFO_DATA_COUNT(5) <= \<const0>\;
  M02_FIFO_DATA_COUNT(4) <= \<const0>\;
  M02_FIFO_DATA_COUNT(3) <= \<const0>\;
  M02_FIFO_DATA_COUNT(2) <= \<const0>\;
  M02_FIFO_DATA_COUNT(1) <= \<const0>\;
  M02_FIFO_DATA_COUNT(0) <= \<const0>\;
  M02_PACKER_ERR <= \<const0>\;
  M02_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M03_AXIS_TDATA(7) <= \<const0>\;
  M03_AXIS_TDATA(6) <= \<const0>\;
  M03_AXIS_TDATA(5) <= \<const0>\;
  M03_AXIS_TDATA(4) <= \<const0>\;
  M03_AXIS_TDATA(3) <= \<const0>\;
  M03_AXIS_TDATA(2) <= \<const0>\;
  M03_AXIS_TDATA(1) <= \<const0>\;
  M03_AXIS_TDATA(0) <= \<const0>\;
  M03_AXIS_TDEST(0) <= \<const0>\;
  M03_AXIS_TID(1) <= \<const0>\;
  M03_AXIS_TID(0) <= \<const0>\;
  M03_AXIS_TKEEP(0) <= \<const0>\;
  M03_AXIS_TLAST <= \<const0>\;
  M03_AXIS_TSTRB(0) <= \<const0>\;
  M03_AXIS_TUSER(0) <= \<const0>\;
  M03_AXIS_TVALID <= \<const0>\;
  M03_FIFO_DATA_COUNT(31) <= \<const0>\;
  M03_FIFO_DATA_COUNT(30) <= \<const0>\;
  M03_FIFO_DATA_COUNT(29) <= \<const0>\;
  M03_FIFO_DATA_COUNT(28) <= \<const0>\;
  M03_FIFO_DATA_COUNT(27) <= \<const0>\;
  M03_FIFO_DATA_COUNT(26) <= \<const0>\;
  M03_FIFO_DATA_COUNT(25) <= \<const0>\;
  M03_FIFO_DATA_COUNT(24) <= \<const0>\;
  M03_FIFO_DATA_COUNT(23) <= \<const0>\;
  M03_FIFO_DATA_COUNT(22) <= \<const0>\;
  M03_FIFO_DATA_COUNT(21) <= \<const0>\;
  M03_FIFO_DATA_COUNT(20) <= \<const0>\;
  M03_FIFO_DATA_COUNT(19) <= \<const0>\;
  M03_FIFO_DATA_COUNT(18) <= \<const0>\;
  M03_FIFO_DATA_COUNT(17) <= \<const0>\;
  M03_FIFO_DATA_COUNT(16) <= \<const0>\;
  M03_FIFO_DATA_COUNT(15) <= \<const0>\;
  M03_FIFO_DATA_COUNT(14) <= \<const0>\;
  M03_FIFO_DATA_COUNT(13) <= \<const0>\;
  M03_FIFO_DATA_COUNT(12) <= \<const0>\;
  M03_FIFO_DATA_COUNT(11) <= \<const0>\;
  M03_FIFO_DATA_COUNT(10) <= \<const0>\;
  M03_FIFO_DATA_COUNT(9) <= \<const0>\;
  M03_FIFO_DATA_COUNT(8) <= \<const0>\;
  M03_FIFO_DATA_COUNT(7) <= \<const0>\;
  M03_FIFO_DATA_COUNT(6) <= \<const0>\;
  M03_FIFO_DATA_COUNT(5) <= \<const0>\;
  M03_FIFO_DATA_COUNT(4) <= \<const0>\;
  M03_FIFO_DATA_COUNT(3) <= \<const0>\;
  M03_FIFO_DATA_COUNT(2) <= \<const0>\;
  M03_FIFO_DATA_COUNT(1) <= \<const0>\;
  M03_FIFO_DATA_COUNT(0) <= \<const0>\;
  M03_PACKER_ERR <= \<const0>\;
  M03_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M04_AXIS_TDATA(7) <= \<const0>\;
  M04_AXIS_TDATA(6) <= \<const0>\;
  M04_AXIS_TDATA(5) <= \<const0>\;
  M04_AXIS_TDATA(4) <= \<const0>\;
  M04_AXIS_TDATA(3) <= \<const0>\;
  M04_AXIS_TDATA(2) <= \<const0>\;
  M04_AXIS_TDATA(1) <= \<const0>\;
  M04_AXIS_TDATA(0) <= \<const0>\;
  M04_AXIS_TDEST(0) <= \<const0>\;
  M04_AXIS_TID(1) <= \<const0>\;
  M04_AXIS_TID(0) <= \<const0>\;
  M04_AXIS_TKEEP(0) <= \<const0>\;
  M04_AXIS_TLAST <= \<const0>\;
  M04_AXIS_TSTRB(0) <= \<const0>\;
  M04_AXIS_TUSER(0) <= \<const0>\;
  M04_AXIS_TVALID <= \<const0>\;
  M04_FIFO_DATA_COUNT(31) <= \<const0>\;
  M04_FIFO_DATA_COUNT(30) <= \<const0>\;
  M04_FIFO_DATA_COUNT(29) <= \<const0>\;
  M04_FIFO_DATA_COUNT(28) <= \<const0>\;
  M04_FIFO_DATA_COUNT(27) <= \<const0>\;
  M04_FIFO_DATA_COUNT(26) <= \<const0>\;
  M04_FIFO_DATA_COUNT(25) <= \<const0>\;
  M04_FIFO_DATA_COUNT(24) <= \<const0>\;
  M04_FIFO_DATA_COUNT(23) <= \<const0>\;
  M04_FIFO_DATA_COUNT(22) <= \<const0>\;
  M04_FIFO_DATA_COUNT(21) <= \<const0>\;
  M04_FIFO_DATA_COUNT(20) <= \<const0>\;
  M04_FIFO_DATA_COUNT(19) <= \<const0>\;
  M04_FIFO_DATA_COUNT(18) <= \<const0>\;
  M04_FIFO_DATA_COUNT(17) <= \<const0>\;
  M04_FIFO_DATA_COUNT(16) <= \<const0>\;
  M04_FIFO_DATA_COUNT(15) <= \<const0>\;
  M04_FIFO_DATA_COUNT(14) <= \<const0>\;
  M04_FIFO_DATA_COUNT(13) <= \<const0>\;
  M04_FIFO_DATA_COUNT(12) <= \<const0>\;
  M04_FIFO_DATA_COUNT(11) <= \<const0>\;
  M04_FIFO_DATA_COUNT(10) <= \<const0>\;
  M04_FIFO_DATA_COUNT(9) <= \<const0>\;
  M04_FIFO_DATA_COUNT(8) <= \<const0>\;
  M04_FIFO_DATA_COUNT(7) <= \<const0>\;
  M04_FIFO_DATA_COUNT(6) <= \<const0>\;
  M04_FIFO_DATA_COUNT(5) <= \<const0>\;
  M04_FIFO_DATA_COUNT(4) <= \<const0>\;
  M04_FIFO_DATA_COUNT(3) <= \<const0>\;
  M04_FIFO_DATA_COUNT(2) <= \<const0>\;
  M04_FIFO_DATA_COUNT(1) <= \<const0>\;
  M04_FIFO_DATA_COUNT(0) <= \<const0>\;
  M04_PACKER_ERR <= \<const0>\;
  M04_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M05_AXIS_TDATA(7) <= \<const0>\;
  M05_AXIS_TDATA(6) <= \<const0>\;
  M05_AXIS_TDATA(5) <= \<const0>\;
  M05_AXIS_TDATA(4) <= \<const0>\;
  M05_AXIS_TDATA(3) <= \<const0>\;
  M05_AXIS_TDATA(2) <= \<const0>\;
  M05_AXIS_TDATA(1) <= \<const0>\;
  M05_AXIS_TDATA(0) <= \<const0>\;
  M05_AXIS_TDEST(0) <= \<const0>\;
  M05_AXIS_TID(1) <= \<const0>\;
  M05_AXIS_TID(0) <= \<const0>\;
  M05_AXIS_TKEEP(0) <= \<const0>\;
  M05_AXIS_TLAST <= \<const0>\;
  M05_AXIS_TSTRB(0) <= \<const0>\;
  M05_AXIS_TUSER(0) <= \<const0>\;
  M05_AXIS_TVALID <= \<const0>\;
  M05_FIFO_DATA_COUNT(31) <= \<const0>\;
  M05_FIFO_DATA_COUNT(30) <= \<const0>\;
  M05_FIFO_DATA_COUNT(29) <= \<const0>\;
  M05_FIFO_DATA_COUNT(28) <= \<const0>\;
  M05_FIFO_DATA_COUNT(27) <= \<const0>\;
  M05_FIFO_DATA_COUNT(26) <= \<const0>\;
  M05_FIFO_DATA_COUNT(25) <= \<const0>\;
  M05_FIFO_DATA_COUNT(24) <= \<const0>\;
  M05_FIFO_DATA_COUNT(23) <= \<const0>\;
  M05_FIFO_DATA_COUNT(22) <= \<const0>\;
  M05_FIFO_DATA_COUNT(21) <= \<const0>\;
  M05_FIFO_DATA_COUNT(20) <= \<const0>\;
  M05_FIFO_DATA_COUNT(19) <= \<const0>\;
  M05_FIFO_DATA_COUNT(18) <= \<const0>\;
  M05_FIFO_DATA_COUNT(17) <= \<const0>\;
  M05_FIFO_DATA_COUNT(16) <= \<const0>\;
  M05_FIFO_DATA_COUNT(15) <= \<const0>\;
  M05_FIFO_DATA_COUNT(14) <= \<const0>\;
  M05_FIFO_DATA_COUNT(13) <= \<const0>\;
  M05_FIFO_DATA_COUNT(12) <= \<const0>\;
  M05_FIFO_DATA_COUNT(11) <= \<const0>\;
  M05_FIFO_DATA_COUNT(10) <= \<const0>\;
  M05_FIFO_DATA_COUNT(9) <= \<const0>\;
  M05_FIFO_DATA_COUNT(8) <= \<const0>\;
  M05_FIFO_DATA_COUNT(7) <= \<const0>\;
  M05_FIFO_DATA_COUNT(6) <= \<const0>\;
  M05_FIFO_DATA_COUNT(5) <= \<const0>\;
  M05_FIFO_DATA_COUNT(4) <= \<const0>\;
  M05_FIFO_DATA_COUNT(3) <= \<const0>\;
  M05_FIFO_DATA_COUNT(2) <= \<const0>\;
  M05_FIFO_DATA_COUNT(1) <= \<const0>\;
  M05_FIFO_DATA_COUNT(0) <= \<const0>\;
  M05_PACKER_ERR <= \<const0>\;
  M05_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M06_AXIS_TDATA(7) <= \<const0>\;
  M06_AXIS_TDATA(6) <= \<const0>\;
  M06_AXIS_TDATA(5) <= \<const0>\;
  M06_AXIS_TDATA(4) <= \<const0>\;
  M06_AXIS_TDATA(3) <= \<const0>\;
  M06_AXIS_TDATA(2) <= \<const0>\;
  M06_AXIS_TDATA(1) <= \<const0>\;
  M06_AXIS_TDATA(0) <= \<const0>\;
  M06_AXIS_TDEST(0) <= \<const0>\;
  M06_AXIS_TID(1) <= \<const0>\;
  M06_AXIS_TID(0) <= \<const0>\;
  M06_AXIS_TKEEP(0) <= \<const0>\;
  M06_AXIS_TLAST <= \<const0>\;
  M06_AXIS_TSTRB(0) <= \<const0>\;
  M06_AXIS_TUSER(0) <= \<const0>\;
  M06_AXIS_TVALID <= \<const0>\;
  M06_FIFO_DATA_COUNT(31) <= \<const0>\;
  M06_FIFO_DATA_COUNT(30) <= \<const0>\;
  M06_FIFO_DATA_COUNT(29) <= \<const0>\;
  M06_FIFO_DATA_COUNT(28) <= \<const0>\;
  M06_FIFO_DATA_COUNT(27) <= \<const0>\;
  M06_FIFO_DATA_COUNT(26) <= \<const0>\;
  M06_FIFO_DATA_COUNT(25) <= \<const0>\;
  M06_FIFO_DATA_COUNT(24) <= \<const0>\;
  M06_FIFO_DATA_COUNT(23) <= \<const0>\;
  M06_FIFO_DATA_COUNT(22) <= \<const0>\;
  M06_FIFO_DATA_COUNT(21) <= \<const0>\;
  M06_FIFO_DATA_COUNT(20) <= \<const0>\;
  M06_FIFO_DATA_COUNT(19) <= \<const0>\;
  M06_FIFO_DATA_COUNT(18) <= \<const0>\;
  M06_FIFO_DATA_COUNT(17) <= \<const0>\;
  M06_FIFO_DATA_COUNT(16) <= \<const0>\;
  M06_FIFO_DATA_COUNT(15) <= \<const0>\;
  M06_FIFO_DATA_COUNT(14) <= \<const0>\;
  M06_FIFO_DATA_COUNT(13) <= \<const0>\;
  M06_FIFO_DATA_COUNT(12) <= \<const0>\;
  M06_FIFO_DATA_COUNT(11) <= \<const0>\;
  M06_FIFO_DATA_COUNT(10) <= \<const0>\;
  M06_FIFO_DATA_COUNT(9) <= \<const0>\;
  M06_FIFO_DATA_COUNT(8) <= \<const0>\;
  M06_FIFO_DATA_COUNT(7) <= \<const0>\;
  M06_FIFO_DATA_COUNT(6) <= \<const0>\;
  M06_FIFO_DATA_COUNT(5) <= \<const0>\;
  M06_FIFO_DATA_COUNT(4) <= \<const0>\;
  M06_FIFO_DATA_COUNT(3) <= \<const0>\;
  M06_FIFO_DATA_COUNT(2) <= \<const0>\;
  M06_FIFO_DATA_COUNT(1) <= \<const0>\;
  M06_FIFO_DATA_COUNT(0) <= \<const0>\;
  M06_PACKER_ERR <= \<const0>\;
  M06_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M07_AXIS_TDATA(7) <= \<const0>\;
  M07_AXIS_TDATA(6) <= \<const0>\;
  M07_AXIS_TDATA(5) <= \<const0>\;
  M07_AXIS_TDATA(4) <= \<const0>\;
  M07_AXIS_TDATA(3) <= \<const0>\;
  M07_AXIS_TDATA(2) <= \<const0>\;
  M07_AXIS_TDATA(1) <= \<const0>\;
  M07_AXIS_TDATA(0) <= \<const0>\;
  M07_AXIS_TDEST(0) <= \<const0>\;
  M07_AXIS_TID(1) <= \<const0>\;
  M07_AXIS_TID(0) <= \<const0>\;
  M07_AXIS_TKEEP(0) <= \<const0>\;
  M07_AXIS_TLAST <= \<const0>\;
  M07_AXIS_TSTRB(0) <= \<const0>\;
  M07_AXIS_TUSER(0) <= \<const0>\;
  M07_AXIS_TVALID <= \<const0>\;
  M07_FIFO_DATA_COUNT(31) <= \<const0>\;
  M07_FIFO_DATA_COUNT(30) <= \<const0>\;
  M07_FIFO_DATA_COUNT(29) <= \<const0>\;
  M07_FIFO_DATA_COUNT(28) <= \<const0>\;
  M07_FIFO_DATA_COUNT(27) <= \<const0>\;
  M07_FIFO_DATA_COUNT(26) <= \<const0>\;
  M07_FIFO_DATA_COUNT(25) <= \<const0>\;
  M07_FIFO_DATA_COUNT(24) <= \<const0>\;
  M07_FIFO_DATA_COUNT(23) <= \<const0>\;
  M07_FIFO_DATA_COUNT(22) <= \<const0>\;
  M07_FIFO_DATA_COUNT(21) <= \<const0>\;
  M07_FIFO_DATA_COUNT(20) <= \<const0>\;
  M07_FIFO_DATA_COUNT(19) <= \<const0>\;
  M07_FIFO_DATA_COUNT(18) <= \<const0>\;
  M07_FIFO_DATA_COUNT(17) <= \<const0>\;
  M07_FIFO_DATA_COUNT(16) <= \<const0>\;
  M07_FIFO_DATA_COUNT(15) <= \<const0>\;
  M07_FIFO_DATA_COUNT(14) <= \<const0>\;
  M07_FIFO_DATA_COUNT(13) <= \<const0>\;
  M07_FIFO_DATA_COUNT(12) <= \<const0>\;
  M07_FIFO_DATA_COUNT(11) <= \<const0>\;
  M07_FIFO_DATA_COUNT(10) <= \<const0>\;
  M07_FIFO_DATA_COUNT(9) <= \<const0>\;
  M07_FIFO_DATA_COUNT(8) <= \<const0>\;
  M07_FIFO_DATA_COUNT(7) <= \<const0>\;
  M07_FIFO_DATA_COUNT(6) <= \<const0>\;
  M07_FIFO_DATA_COUNT(5) <= \<const0>\;
  M07_FIFO_DATA_COUNT(4) <= \<const0>\;
  M07_FIFO_DATA_COUNT(3) <= \<const0>\;
  M07_FIFO_DATA_COUNT(2) <= \<const0>\;
  M07_FIFO_DATA_COUNT(1) <= \<const0>\;
  M07_FIFO_DATA_COUNT(0) <= \<const0>\;
  M07_PACKER_ERR <= \<const0>\;
  M07_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M08_AXIS_TDATA(7) <= \<const0>\;
  M08_AXIS_TDATA(6) <= \<const0>\;
  M08_AXIS_TDATA(5) <= \<const0>\;
  M08_AXIS_TDATA(4) <= \<const0>\;
  M08_AXIS_TDATA(3) <= \<const0>\;
  M08_AXIS_TDATA(2) <= \<const0>\;
  M08_AXIS_TDATA(1) <= \<const0>\;
  M08_AXIS_TDATA(0) <= \<const0>\;
  M08_AXIS_TDEST(0) <= \<const0>\;
  M08_AXIS_TID(1) <= \<const0>\;
  M08_AXIS_TID(0) <= \<const0>\;
  M08_AXIS_TKEEP(0) <= \<const0>\;
  M08_AXIS_TLAST <= \<const0>\;
  M08_AXIS_TSTRB(0) <= \<const0>\;
  M08_AXIS_TUSER(0) <= \<const0>\;
  M08_AXIS_TVALID <= \<const0>\;
  M08_FIFO_DATA_COUNT(31) <= \<const0>\;
  M08_FIFO_DATA_COUNT(30) <= \<const0>\;
  M08_FIFO_DATA_COUNT(29) <= \<const0>\;
  M08_FIFO_DATA_COUNT(28) <= \<const0>\;
  M08_FIFO_DATA_COUNT(27) <= \<const0>\;
  M08_FIFO_DATA_COUNT(26) <= \<const0>\;
  M08_FIFO_DATA_COUNT(25) <= \<const0>\;
  M08_FIFO_DATA_COUNT(24) <= \<const0>\;
  M08_FIFO_DATA_COUNT(23) <= \<const0>\;
  M08_FIFO_DATA_COUNT(22) <= \<const0>\;
  M08_FIFO_DATA_COUNT(21) <= \<const0>\;
  M08_FIFO_DATA_COUNT(20) <= \<const0>\;
  M08_FIFO_DATA_COUNT(19) <= \<const0>\;
  M08_FIFO_DATA_COUNT(18) <= \<const0>\;
  M08_FIFO_DATA_COUNT(17) <= \<const0>\;
  M08_FIFO_DATA_COUNT(16) <= \<const0>\;
  M08_FIFO_DATA_COUNT(15) <= \<const0>\;
  M08_FIFO_DATA_COUNT(14) <= \<const0>\;
  M08_FIFO_DATA_COUNT(13) <= \<const0>\;
  M08_FIFO_DATA_COUNT(12) <= \<const0>\;
  M08_FIFO_DATA_COUNT(11) <= \<const0>\;
  M08_FIFO_DATA_COUNT(10) <= \<const0>\;
  M08_FIFO_DATA_COUNT(9) <= \<const0>\;
  M08_FIFO_DATA_COUNT(8) <= \<const0>\;
  M08_FIFO_DATA_COUNT(7) <= \<const0>\;
  M08_FIFO_DATA_COUNT(6) <= \<const0>\;
  M08_FIFO_DATA_COUNT(5) <= \<const0>\;
  M08_FIFO_DATA_COUNT(4) <= \<const0>\;
  M08_FIFO_DATA_COUNT(3) <= \<const0>\;
  M08_FIFO_DATA_COUNT(2) <= \<const0>\;
  M08_FIFO_DATA_COUNT(1) <= \<const0>\;
  M08_FIFO_DATA_COUNT(0) <= \<const0>\;
  M08_PACKER_ERR <= \<const0>\;
  M08_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M09_AXIS_TDATA(7) <= \<const0>\;
  M09_AXIS_TDATA(6) <= \<const0>\;
  M09_AXIS_TDATA(5) <= \<const0>\;
  M09_AXIS_TDATA(4) <= \<const0>\;
  M09_AXIS_TDATA(3) <= \<const0>\;
  M09_AXIS_TDATA(2) <= \<const0>\;
  M09_AXIS_TDATA(1) <= \<const0>\;
  M09_AXIS_TDATA(0) <= \<const0>\;
  M09_AXIS_TDEST(0) <= \<const0>\;
  M09_AXIS_TID(1) <= \<const0>\;
  M09_AXIS_TID(0) <= \<const0>\;
  M09_AXIS_TKEEP(0) <= \<const0>\;
  M09_AXIS_TLAST <= \<const0>\;
  M09_AXIS_TSTRB(0) <= \<const0>\;
  M09_AXIS_TUSER(0) <= \<const0>\;
  M09_AXIS_TVALID <= \<const0>\;
  M09_FIFO_DATA_COUNT(31) <= \<const0>\;
  M09_FIFO_DATA_COUNT(30) <= \<const0>\;
  M09_FIFO_DATA_COUNT(29) <= \<const0>\;
  M09_FIFO_DATA_COUNT(28) <= \<const0>\;
  M09_FIFO_DATA_COUNT(27) <= \<const0>\;
  M09_FIFO_DATA_COUNT(26) <= \<const0>\;
  M09_FIFO_DATA_COUNT(25) <= \<const0>\;
  M09_FIFO_DATA_COUNT(24) <= \<const0>\;
  M09_FIFO_DATA_COUNT(23) <= \<const0>\;
  M09_FIFO_DATA_COUNT(22) <= \<const0>\;
  M09_FIFO_DATA_COUNT(21) <= \<const0>\;
  M09_FIFO_DATA_COUNT(20) <= \<const0>\;
  M09_FIFO_DATA_COUNT(19) <= \<const0>\;
  M09_FIFO_DATA_COUNT(18) <= \<const0>\;
  M09_FIFO_DATA_COUNT(17) <= \<const0>\;
  M09_FIFO_DATA_COUNT(16) <= \<const0>\;
  M09_FIFO_DATA_COUNT(15) <= \<const0>\;
  M09_FIFO_DATA_COUNT(14) <= \<const0>\;
  M09_FIFO_DATA_COUNT(13) <= \<const0>\;
  M09_FIFO_DATA_COUNT(12) <= \<const0>\;
  M09_FIFO_DATA_COUNT(11) <= \<const0>\;
  M09_FIFO_DATA_COUNT(10) <= \<const0>\;
  M09_FIFO_DATA_COUNT(9) <= \<const0>\;
  M09_FIFO_DATA_COUNT(8) <= \<const0>\;
  M09_FIFO_DATA_COUNT(7) <= \<const0>\;
  M09_FIFO_DATA_COUNT(6) <= \<const0>\;
  M09_FIFO_DATA_COUNT(5) <= \<const0>\;
  M09_FIFO_DATA_COUNT(4) <= \<const0>\;
  M09_FIFO_DATA_COUNT(3) <= \<const0>\;
  M09_FIFO_DATA_COUNT(2) <= \<const0>\;
  M09_FIFO_DATA_COUNT(1) <= \<const0>\;
  M09_FIFO_DATA_COUNT(0) <= \<const0>\;
  M09_PACKER_ERR <= \<const0>\;
  M09_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M10_AXIS_TDATA(7) <= \<const0>\;
  M10_AXIS_TDATA(6) <= \<const0>\;
  M10_AXIS_TDATA(5) <= \<const0>\;
  M10_AXIS_TDATA(4) <= \<const0>\;
  M10_AXIS_TDATA(3) <= \<const0>\;
  M10_AXIS_TDATA(2) <= \<const0>\;
  M10_AXIS_TDATA(1) <= \<const0>\;
  M10_AXIS_TDATA(0) <= \<const0>\;
  M10_AXIS_TDEST(0) <= \<const0>\;
  M10_AXIS_TID(1) <= \<const0>\;
  M10_AXIS_TID(0) <= \<const0>\;
  M10_AXIS_TKEEP(0) <= \<const0>\;
  M10_AXIS_TLAST <= \<const0>\;
  M10_AXIS_TSTRB(0) <= \<const0>\;
  M10_AXIS_TUSER(0) <= \<const0>\;
  M10_AXIS_TVALID <= \<const0>\;
  M10_FIFO_DATA_COUNT(31) <= \<const0>\;
  M10_FIFO_DATA_COUNT(30) <= \<const0>\;
  M10_FIFO_DATA_COUNT(29) <= \<const0>\;
  M10_FIFO_DATA_COUNT(28) <= \<const0>\;
  M10_FIFO_DATA_COUNT(27) <= \<const0>\;
  M10_FIFO_DATA_COUNT(26) <= \<const0>\;
  M10_FIFO_DATA_COUNT(25) <= \<const0>\;
  M10_FIFO_DATA_COUNT(24) <= \<const0>\;
  M10_FIFO_DATA_COUNT(23) <= \<const0>\;
  M10_FIFO_DATA_COUNT(22) <= \<const0>\;
  M10_FIFO_DATA_COUNT(21) <= \<const0>\;
  M10_FIFO_DATA_COUNT(20) <= \<const0>\;
  M10_FIFO_DATA_COUNT(19) <= \<const0>\;
  M10_FIFO_DATA_COUNT(18) <= \<const0>\;
  M10_FIFO_DATA_COUNT(17) <= \<const0>\;
  M10_FIFO_DATA_COUNT(16) <= \<const0>\;
  M10_FIFO_DATA_COUNT(15) <= \<const0>\;
  M10_FIFO_DATA_COUNT(14) <= \<const0>\;
  M10_FIFO_DATA_COUNT(13) <= \<const0>\;
  M10_FIFO_DATA_COUNT(12) <= \<const0>\;
  M10_FIFO_DATA_COUNT(11) <= \<const0>\;
  M10_FIFO_DATA_COUNT(10) <= \<const0>\;
  M10_FIFO_DATA_COUNT(9) <= \<const0>\;
  M10_FIFO_DATA_COUNT(8) <= \<const0>\;
  M10_FIFO_DATA_COUNT(7) <= \<const0>\;
  M10_FIFO_DATA_COUNT(6) <= \<const0>\;
  M10_FIFO_DATA_COUNT(5) <= \<const0>\;
  M10_FIFO_DATA_COUNT(4) <= \<const0>\;
  M10_FIFO_DATA_COUNT(3) <= \<const0>\;
  M10_FIFO_DATA_COUNT(2) <= \<const0>\;
  M10_FIFO_DATA_COUNT(1) <= \<const0>\;
  M10_FIFO_DATA_COUNT(0) <= \<const0>\;
  M10_PACKER_ERR <= \<const0>\;
  M10_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M11_AXIS_TDATA(7) <= \<const0>\;
  M11_AXIS_TDATA(6) <= \<const0>\;
  M11_AXIS_TDATA(5) <= \<const0>\;
  M11_AXIS_TDATA(4) <= \<const0>\;
  M11_AXIS_TDATA(3) <= \<const0>\;
  M11_AXIS_TDATA(2) <= \<const0>\;
  M11_AXIS_TDATA(1) <= \<const0>\;
  M11_AXIS_TDATA(0) <= \<const0>\;
  M11_AXIS_TDEST(0) <= \<const0>\;
  M11_AXIS_TID(1) <= \<const0>\;
  M11_AXIS_TID(0) <= \<const0>\;
  M11_AXIS_TKEEP(0) <= \<const0>\;
  M11_AXIS_TLAST <= \<const0>\;
  M11_AXIS_TSTRB(0) <= \<const0>\;
  M11_AXIS_TUSER(0) <= \<const0>\;
  M11_AXIS_TVALID <= \<const0>\;
  M11_FIFO_DATA_COUNT(31) <= \<const0>\;
  M11_FIFO_DATA_COUNT(30) <= \<const0>\;
  M11_FIFO_DATA_COUNT(29) <= \<const0>\;
  M11_FIFO_DATA_COUNT(28) <= \<const0>\;
  M11_FIFO_DATA_COUNT(27) <= \<const0>\;
  M11_FIFO_DATA_COUNT(26) <= \<const0>\;
  M11_FIFO_DATA_COUNT(25) <= \<const0>\;
  M11_FIFO_DATA_COUNT(24) <= \<const0>\;
  M11_FIFO_DATA_COUNT(23) <= \<const0>\;
  M11_FIFO_DATA_COUNT(22) <= \<const0>\;
  M11_FIFO_DATA_COUNT(21) <= \<const0>\;
  M11_FIFO_DATA_COUNT(20) <= \<const0>\;
  M11_FIFO_DATA_COUNT(19) <= \<const0>\;
  M11_FIFO_DATA_COUNT(18) <= \<const0>\;
  M11_FIFO_DATA_COUNT(17) <= \<const0>\;
  M11_FIFO_DATA_COUNT(16) <= \<const0>\;
  M11_FIFO_DATA_COUNT(15) <= \<const0>\;
  M11_FIFO_DATA_COUNT(14) <= \<const0>\;
  M11_FIFO_DATA_COUNT(13) <= \<const0>\;
  M11_FIFO_DATA_COUNT(12) <= \<const0>\;
  M11_FIFO_DATA_COUNT(11) <= \<const0>\;
  M11_FIFO_DATA_COUNT(10) <= \<const0>\;
  M11_FIFO_DATA_COUNT(9) <= \<const0>\;
  M11_FIFO_DATA_COUNT(8) <= \<const0>\;
  M11_FIFO_DATA_COUNT(7) <= \<const0>\;
  M11_FIFO_DATA_COUNT(6) <= \<const0>\;
  M11_FIFO_DATA_COUNT(5) <= \<const0>\;
  M11_FIFO_DATA_COUNT(4) <= \<const0>\;
  M11_FIFO_DATA_COUNT(3) <= \<const0>\;
  M11_FIFO_DATA_COUNT(2) <= \<const0>\;
  M11_FIFO_DATA_COUNT(1) <= \<const0>\;
  M11_FIFO_DATA_COUNT(0) <= \<const0>\;
  M11_PACKER_ERR <= \<const0>\;
  M11_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M12_AXIS_TDATA(7) <= \<const0>\;
  M12_AXIS_TDATA(6) <= \<const0>\;
  M12_AXIS_TDATA(5) <= \<const0>\;
  M12_AXIS_TDATA(4) <= \<const0>\;
  M12_AXIS_TDATA(3) <= \<const0>\;
  M12_AXIS_TDATA(2) <= \<const0>\;
  M12_AXIS_TDATA(1) <= \<const0>\;
  M12_AXIS_TDATA(0) <= \<const0>\;
  M12_AXIS_TDEST(0) <= \<const0>\;
  M12_AXIS_TID(1) <= \<const0>\;
  M12_AXIS_TID(0) <= \<const0>\;
  M12_AXIS_TKEEP(0) <= \<const0>\;
  M12_AXIS_TLAST <= \<const0>\;
  M12_AXIS_TSTRB(0) <= \<const0>\;
  M12_AXIS_TUSER(0) <= \<const0>\;
  M12_AXIS_TVALID <= \<const0>\;
  M12_FIFO_DATA_COUNT(31) <= \<const0>\;
  M12_FIFO_DATA_COUNT(30) <= \<const0>\;
  M12_FIFO_DATA_COUNT(29) <= \<const0>\;
  M12_FIFO_DATA_COUNT(28) <= \<const0>\;
  M12_FIFO_DATA_COUNT(27) <= \<const0>\;
  M12_FIFO_DATA_COUNT(26) <= \<const0>\;
  M12_FIFO_DATA_COUNT(25) <= \<const0>\;
  M12_FIFO_DATA_COUNT(24) <= \<const0>\;
  M12_FIFO_DATA_COUNT(23) <= \<const0>\;
  M12_FIFO_DATA_COUNT(22) <= \<const0>\;
  M12_FIFO_DATA_COUNT(21) <= \<const0>\;
  M12_FIFO_DATA_COUNT(20) <= \<const0>\;
  M12_FIFO_DATA_COUNT(19) <= \<const0>\;
  M12_FIFO_DATA_COUNT(18) <= \<const0>\;
  M12_FIFO_DATA_COUNT(17) <= \<const0>\;
  M12_FIFO_DATA_COUNT(16) <= \<const0>\;
  M12_FIFO_DATA_COUNT(15) <= \<const0>\;
  M12_FIFO_DATA_COUNT(14) <= \<const0>\;
  M12_FIFO_DATA_COUNT(13) <= \<const0>\;
  M12_FIFO_DATA_COUNT(12) <= \<const0>\;
  M12_FIFO_DATA_COUNT(11) <= \<const0>\;
  M12_FIFO_DATA_COUNT(10) <= \<const0>\;
  M12_FIFO_DATA_COUNT(9) <= \<const0>\;
  M12_FIFO_DATA_COUNT(8) <= \<const0>\;
  M12_FIFO_DATA_COUNT(7) <= \<const0>\;
  M12_FIFO_DATA_COUNT(6) <= \<const0>\;
  M12_FIFO_DATA_COUNT(5) <= \<const0>\;
  M12_FIFO_DATA_COUNT(4) <= \<const0>\;
  M12_FIFO_DATA_COUNT(3) <= \<const0>\;
  M12_FIFO_DATA_COUNT(2) <= \<const0>\;
  M12_FIFO_DATA_COUNT(1) <= \<const0>\;
  M12_FIFO_DATA_COUNT(0) <= \<const0>\;
  M12_PACKER_ERR <= \<const0>\;
  M12_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M13_AXIS_TDATA(7) <= \<const0>\;
  M13_AXIS_TDATA(6) <= \<const0>\;
  M13_AXIS_TDATA(5) <= \<const0>\;
  M13_AXIS_TDATA(4) <= \<const0>\;
  M13_AXIS_TDATA(3) <= \<const0>\;
  M13_AXIS_TDATA(2) <= \<const0>\;
  M13_AXIS_TDATA(1) <= \<const0>\;
  M13_AXIS_TDATA(0) <= \<const0>\;
  M13_AXIS_TDEST(0) <= \<const0>\;
  M13_AXIS_TID(1) <= \<const0>\;
  M13_AXIS_TID(0) <= \<const0>\;
  M13_AXIS_TKEEP(0) <= \<const0>\;
  M13_AXIS_TLAST <= \<const0>\;
  M13_AXIS_TSTRB(0) <= \<const0>\;
  M13_AXIS_TUSER(0) <= \<const0>\;
  M13_AXIS_TVALID <= \<const0>\;
  M13_FIFO_DATA_COUNT(31) <= \<const0>\;
  M13_FIFO_DATA_COUNT(30) <= \<const0>\;
  M13_FIFO_DATA_COUNT(29) <= \<const0>\;
  M13_FIFO_DATA_COUNT(28) <= \<const0>\;
  M13_FIFO_DATA_COUNT(27) <= \<const0>\;
  M13_FIFO_DATA_COUNT(26) <= \<const0>\;
  M13_FIFO_DATA_COUNT(25) <= \<const0>\;
  M13_FIFO_DATA_COUNT(24) <= \<const0>\;
  M13_FIFO_DATA_COUNT(23) <= \<const0>\;
  M13_FIFO_DATA_COUNT(22) <= \<const0>\;
  M13_FIFO_DATA_COUNT(21) <= \<const0>\;
  M13_FIFO_DATA_COUNT(20) <= \<const0>\;
  M13_FIFO_DATA_COUNT(19) <= \<const0>\;
  M13_FIFO_DATA_COUNT(18) <= \<const0>\;
  M13_FIFO_DATA_COUNT(17) <= \<const0>\;
  M13_FIFO_DATA_COUNT(16) <= \<const0>\;
  M13_FIFO_DATA_COUNT(15) <= \<const0>\;
  M13_FIFO_DATA_COUNT(14) <= \<const0>\;
  M13_FIFO_DATA_COUNT(13) <= \<const0>\;
  M13_FIFO_DATA_COUNT(12) <= \<const0>\;
  M13_FIFO_DATA_COUNT(11) <= \<const0>\;
  M13_FIFO_DATA_COUNT(10) <= \<const0>\;
  M13_FIFO_DATA_COUNT(9) <= \<const0>\;
  M13_FIFO_DATA_COUNT(8) <= \<const0>\;
  M13_FIFO_DATA_COUNT(7) <= \<const0>\;
  M13_FIFO_DATA_COUNT(6) <= \<const0>\;
  M13_FIFO_DATA_COUNT(5) <= \<const0>\;
  M13_FIFO_DATA_COUNT(4) <= \<const0>\;
  M13_FIFO_DATA_COUNT(3) <= \<const0>\;
  M13_FIFO_DATA_COUNT(2) <= \<const0>\;
  M13_FIFO_DATA_COUNT(1) <= \<const0>\;
  M13_FIFO_DATA_COUNT(0) <= \<const0>\;
  M13_PACKER_ERR <= \<const0>\;
  M13_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M14_AXIS_TDATA(7) <= \<const0>\;
  M14_AXIS_TDATA(6) <= \<const0>\;
  M14_AXIS_TDATA(5) <= \<const0>\;
  M14_AXIS_TDATA(4) <= \<const0>\;
  M14_AXIS_TDATA(3) <= \<const0>\;
  M14_AXIS_TDATA(2) <= \<const0>\;
  M14_AXIS_TDATA(1) <= \<const0>\;
  M14_AXIS_TDATA(0) <= \<const0>\;
  M14_AXIS_TDEST(0) <= \<const0>\;
  M14_AXIS_TID(1) <= \<const0>\;
  M14_AXIS_TID(0) <= \<const0>\;
  M14_AXIS_TKEEP(0) <= \<const0>\;
  M14_AXIS_TLAST <= \<const0>\;
  M14_AXIS_TSTRB(0) <= \<const0>\;
  M14_AXIS_TUSER(0) <= \<const0>\;
  M14_AXIS_TVALID <= \<const0>\;
  M14_FIFO_DATA_COUNT(31) <= \<const0>\;
  M14_FIFO_DATA_COUNT(30) <= \<const0>\;
  M14_FIFO_DATA_COUNT(29) <= \<const0>\;
  M14_FIFO_DATA_COUNT(28) <= \<const0>\;
  M14_FIFO_DATA_COUNT(27) <= \<const0>\;
  M14_FIFO_DATA_COUNT(26) <= \<const0>\;
  M14_FIFO_DATA_COUNT(25) <= \<const0>\;
  M14_FIFO_DATA_COUNT(24) <= \<const0>\;
  M14_FIFO_DATA_COUNT(23) <= \<const0>\;
  M14_FIFO_DATA_COUNT(22) <= \<const0>\;
  M14_FIFO_DATA_COUNT(21) <= \<const0>\;
  M14_FIFO_DATA_COUNT(20) <= \<const0>\;
  M14_FIFO_DATA_COUNT(19) <= \<const0>\;
  M14_FIFO_DATA_COUNT(18) <= \<const0>\;
  M14_FIFO_DATA_COUNT(17) <= \<const0>\;
  M14_FIFO_DATA_COUNT(16) <= \<const0>\;
  M14_FIFO_DATA_COUNT(15) <= \<const0>\;
  M14_FIFO_DATA_COUNT(14) <= \<const0>\;
  M14_FIFO_DATA_COUNT(13) <= \<const0>\;
  M14_FIFO_DATA_COUNT(12) <= \<const0>\;
  M14_FIFO_DATA_COUNT(11) <= \<const0>\;
  M14_FIFO_DATA_COUNT(10) <= \<const0>\;
  M14_FIFO_DATA_COUNT(9) <= \<const0>\;
  M14_FIFO_DATA_COUNT(8) <= \<const0>\;
  M14_FIFO_DATA_COUNT(7) <= \<const0>\;
  M14_FIFO_DATA_COUNT(6) <= \<const0>\;
  M14_FIFO_DATA_COUNT(5) <= \<const0>\;
  M14_FIFO_DATA_COUNT(4) <= \<const0>\;
  M14_FIFO_DATA_COUNT(3) <= \<const0>\;
  M14_FIFO_DATA_COUNT(2) <= \<const0>\;
  M14_FIFO_DATA_COUNT(1) <= \<const0>\;
  M14_FIFO_DATA_COUNT(0) <= \<const0>\;
  M14_PACKER_ERR <= \<const0>\;
  M14_SPARSE_TKEEP_REMOVED <= \<const0>\;
  M15_AXIS_TDATA(7) <= \<const0>\;
  M15_AXIS_TDATA(6) <= \<const0>\;
  M15_AXIS_TDATA(5) <= \<const0>\;
  M15_AXIS_TDATA(4) <= \<const0>\;
  M15_AXIS_TDATA(3) <= \<const0>\;
  M15_AXIS_TDATA(2) <= \<const0>\;
  M15_AXIS_TDATA(1) <= \<const0>\;
  M15_AXIS_TDATA(0) <= \<const0>\;
  M15_AXIS_TDEST(0) <= \<const0>\;
  M15_AXIS_TID(1) <= \<const0>\;
  M15_AXIS_TID(0) <= \<const0>\;
  M15_AXIS_TKEEP(0) <= \<const0>\;
  M15_AXIS_TLAST <= \<const0>\;
  M15_AXIS_TSTRB(0) <= \<const0>\;
  M15_AXIS_TUSER(0) <= \<const0>\;
  M15_AXIS_TVALID <= \<const0>\;
  M15_FIFO_DATA_COUNT(31) <= \<const0>\;
  M15_FIFO_DATA_COUNT(30) <= \<const0>\;
  M15_FIFO_DATA_COUNT(29) <= \<const0>\;
  M15_FIFO_DATA_COUNT(28) <= \<const0>\;
  M15_FIFO_DATA_COUNT(27) <= \<const0>\;
  M15_FIFO_DATA_COUNT(26) <= \<const0>\;
  M15_FIFO_DATA_COUNT(25) <= \<const0>\;
  M15_FIFO_DATA_COUNT(24) <= \<const0>\;
  M15_FIFO_DATA_COUNT(23) <= \<const0>\;
  M15_FIFO_DATA_COUNT(22) <= \<const0>\;
  M15_FIFO_DATA_COUNT(21) <= \<const0>\;
  M15_FIFO_DATA_COUNT(20) <= \<const0>\;
  M15_FIFO_DATA_COUNT(19) <= \<const0>\;
  M15_FIFO_DATA_COUNT(18) <= \<const0>\;
  M15_FIFO_DATA_COUNT(17) <= \<const0>\;
  M15_FIFO_DATA_COUNT(16) <= \<const0>\;
  M15_FIFO_DATA_COUNT(15) <= \<const0>\;
  M15_FIFO_DATA_COUNT(14) <= \<const0>\;
  M15_FIFO_DATA_COUNT(13) <= \<const0>\;
  M15_FIFO_DATA_COUNT(12) <= \<const0>\;
  M15_FIFO_DATA_COUNT(11) <= \<const0>\;
  M15_FIFO_DATA_COUNT(10) <= \<const0>\;
  M15_FIFO_DATA_COUNT(9) <= \<const0>\;
  M15_FIFO_DATA_COUNT(8) <= \<const0>\;
  M15_FIFO_DATA_COUNT(7) <= \<const0>\;
  M15_FIFO_DATA_COUNT(6) <= \<const0>\;
  M15_FIFO_DATA_COUNT(5) <= \<const0>\;
  M15_FIFO_DATA_COUNT(4) <= \<const0>\;
  M15_FIFO_DATA_COUNT(3) <= \<const0>\;
  M15_FIFO_DATA_COUNT(2) <= \<const0>\;
  M15_FIFO_DATA_COUNT(1) <= \<const0>\;
  M15_FIFO_DATA_COUNT(0) <= \<const0>\;
  M15_PACKER_ERR <= \<const0>\;
  M15_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S00_FIFO_DATA_COUNT(31) <= \<const0>\;
  S00_FIFO_DATA_COUNT(30) <= \<const0>\;
  S00_FIFO_DATA_COUNT(29) <= \<const0>\;
  S00_FIFO_DATA_COUNT(28) <= \<const0>\;
  S00_FIFO_DATA_COUNT(27) <= \<const0>\;
  S00_FIFO_DATA_COUNT(26) <= \<const0>\;
  S00_FIFO_DATA_COUNT(25) <= \<const0>\;
  S00_FIFO_DATA_COUNT(24) <= \<const0>\;
  S00_FIFO_DATA_COUNT(23) <= \<const0>\;
  S00_FIFO_DATA_COUNT(22) <= \<const0>\;
  S00_FIFO_DATA_COUNT(21) <= \<const0>\;
  S00_FIFO_DATA_COUNT(20) <= \<const0>\;
  S00_FIFO_DATA_COUNT(19) <= \<const0>\;
  S00_FIFO_DATA_COUNT(18) <= \<const0>\;
  S00_FIFO_DATA_COUNT(17) <= \<const0>\;
  S00_FIFO_DATA_COUNT(16) <= \<const0>\;
  S00_FIFO_DATA_COUNT(15) <= \<const0>\;
  S00_FIFO_DATA_COUNT(14) <= \<const0>\;
  S00_FIFO_DATA_COUNT(13) <= \<const0>\;
  S00_FIFO_DATA_COUNT(12) <= \<const0>\;
  S00_FIFO_DATA_COUNT(11) <= \<const0>\;
  S00_FIFO_DATA_COUNT(10) <= \<const0>\;
  S00_FIFO_DATA_COUNT(9 downto 0) <= \^s00_fifo_data_count\(9 downto 0);
  S00_PACKER_ERR <= \<const0>\;
  S00_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S01_FIFO_DATA_COUNT(31) <= \<const0>\;
  S01_FIFO_DATA_COUNT(30) <= \<const0>\;
  S01_FIFO_DATA_COUNT(29) <= \<const0>\;
  S01_FIFO_DATA_COUNT(28) <= \<const0>\;
  S01_FIFO_DATA_COUNT(27) <= \<const0>\;
  S01_FIFO_DATA_COUNT(26) <= \<const0>\;
  S01_FIFO_DATA_COUNT(25) <= \<const0>\;
  S01_FIFO_DATA_COUNT(24) <= \<const0>\;
  S01_FIFO_DATA_COUNT(23) <= \<const0>\;
  S01_FIFO_DATA_COUNT(22) <= \<const0>\;
  S01_FIFO_DATA_COUNT(21) <= \<const0>\;
  S01_FIFO_DATA_COUNT(20) <= \<const0>\;
  S01_FIFO_DATA_COUNT(19) <= \<const0>\;
  S01_FIFO_DATA_COUNT(18) <= \<const0>\;
  S01_FIFO_DATA_COUNT(17) <= \<const0>\;
  S01_FIFO_DATA_COUNT(16) <= \<const0>\;
  S01_FIFO_DATA_COUNT(15) <= \<const0>\;
  S01_FIFO_DATA_COUNT(14) <= \<const0>\;
  S01_FIFO_DATA_COUNT(13) <= \<const0>\;
  S01_FIFO_DATA_COUNT(12) <= \<const0>\;
  S01_FIFO_DATA_COUNT(11) <= \<const0>\;
  S01_FIFO_DATA_COUNT(10) <= \<const0>\;
  S01_FIFO_DATA_COUNT(9 downto 0) <= \^s01_fifo_data_count\(9 downto 0);
  S01_PACKER_ERR <= \<const0>\;
  S01_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S02_FIFO_DATA_COUNT(31) <= \<const0>\;
  S02_FIFO_DATA_COUNT(30) <= \<const0>\;
  S02_FIFO_DATA_COUNT(29) <= \<const0>\;
  S02_FIFO_DATA_COUNT(28) <= \<const0>\;
  S02_FIFO_DATA_COUNT(27) <= \<const0>\;
  S02_FIFO_DATA_COUNT(26) <= \<const0>\;
  S02_FIFO_DATA_COUNT(25) <= \<const0>\;
  S02_FIFO_DATA_COUNT(24) <= \<const0>\;
  S02_FIFO_DATA_COUNT(23) <= \<const0>\;
  S02_FIFO_DATA_COUNT(22) <= \<const0>\;
  S02_FIFO_DATA_COUNT(21) <= \<const0>\;
  S02_FIFO_DATA_COUNT(20) <= \<const0>\;
  S02_FIFO_DATA_COUNT(19) <= \<const0>\;
  S02_FIFO_DATA_COUNT(18) <= \<const0>\;
  S02_FIFO_DATA_COUNT(17) <= \<const0>\;
  S02_FIFO_DATA_COUNT(16) <= \<const0>\;
  S02_FIFO_DATA_COUNT(15) <= \<const0>\;
  S02_FIFO_DATA_COUNT(14) <= \<const0>\;
  S02_FIFO_DATA_COUNT(13) <= \<const0>\;
  S02_FIFO_DATA_COUNT(12) <= \<const0>\;
  S02_FIFO_DATA_COUNT(11) <= \<const0>\;
  S02_FIFO_DATA_COUNT(10) <= \<const0>\;
  S02_FIFO_DATA_COUNT(9 downto 0) <= \^s02_fifo_data_count\(9 downto 0);
  S02_PACKER_ERR <= \<const0>\;
  S02_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S03_FIFO_DATA_COUNT(31) <= \<const0>\;
  S03_FIFO_DATA_COUNT(30) <= \<const0>\;
  S03_FIFO_DATA_COUNT(29) <= \<const0>\;
  S03_FIFO_DATA_COUNT(28) <= \<const0>\;
  S03_FIFO_DATA_COUNT(27) <= \<const0>\;
  S03_FIFO_DATA_COUNT(26) <= \<const0>\;
  S03_FIFO_DATA_COUNT(25) <= \<const0>\;
  S03_FIFO_DATA_COUNT(24) <= \<const0>\;
  S03_FIFO_DATA_COUNT(23) <= \<const0>\;
  S03_FIFO_DATA_COUNT(22) <= \<const0>\;
  S03_FIFO_DATA_COUNT(21) <= \<const0>\;
  S03_FIFO_DATA_COUNT(20) <= \<const0>\;
  S03_FIFO_DATA_COUNT(19) <= \<const0>\;
  S03_FIFO_DATA_COUNT(18) <= \<const0>\;
  S03_FIFO_DATA_COUNT(17) <= \<const0>\;
  S03_FIFO_DATA_COUNT(16) <= \<const0>\;
  S03_FIFO_DATA_COUNT(15) <= \<const0>\;
  S03_FIFO_DATA_COUNT(14) <= \<const0>\;
  S03_FIFO_DATA_COUNT(13) <= \<const0>\;
  S03_FIFO_DATA_COUNT(12) <= \<const0>\;
  S03_FIFO_DATA_COUNT(11) <= \<const0>\;
  S03_FIFO_DATA_COUNT(10) <= \<const0>\;
  S03_FIFO_DATA_COUNT(9 downto 0) <= \^s03_fifo_data_count\(9 downto 0);
  S03_PACKER_ERR <= \<const0>\;
  S03_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S04_AXIS_TREADY <= \<const0>\;
  S04_DECODE_ERR <= \<const0>\;
  S04_FIFO_DATA_COUNT(31) <= \<const0>\;
  S04_FIFO_DATA_COUNT(30) <= \<const0>\;
  S04_FIFO_DATA_COUNT(29) <= \<const0>\;
  S04_FIFO_DATA_COUNT(28) <= \<const0>\;
  S04_FIFO_DATA_COUNT(27) <= \<const0>\;
  S04_FIFO_DATA_COUNT(26) <= \<const0>\;
  S04_FIFO_DATA_COUNT(25) <= \<const0>\;
  S04_FIFO_DATA_COUNT(24) <= \<const0>\;
  S04_FIFO_DATA_COUNT(23) <= \<const0>\;
  S04_FIFO_DATA_COUNT(22) <= \<const0>\;
  S04_FIFO_DATA_COUNT(21) <= \<const0>\;
  S04_FIFO_DATA_COUNT(20) <= \<const0>\;
  S04_FIFO_DATA_COUNT(19) <= \<const0>\;
  S04_FIFO_DATA_COUNT(18) <= \<const0>\;
  S04_FIFO_DATA_COUNT(17) <= \<const0>\;
  S04_FIFO_DATA_COUNT(16) <= \<const0>\;
  S04_FIFO_DATA_COUNT(15) <= \<const0>\;
  S04_FIFO_DATA_COUNT(14) <= \<const0>\;
  S04_FIFO_DATA_COUNT(13) <= \<const0>\;
  S04_FIFO_DATA_COUNT(12) <= \<const0>\;
  S04_FIFO_DATA_COUNT(11) <= \<const0>\;
  S04_FIFO_DATA_COUNT(10) <= \<const0>\;
  S04_FIFO_DATA_COUNT(9) <= \<const0>\;
  S04_FIFO_DATA_COUNT(8) <= \<const0>\;
  S04_FIFO_DATA_COUNT(7) <= \<const0>\;
  S04_FIFO_DATA_COUNT(6) <= \<const0>\;
  S04_FIFO_DATA_COUNT(5) <= \<const0>\;
  S04_FIFO_DATA_COUNT(4) <= \<const0>\;
  S04_FIFO_DATA_COUNT(3) <= \<const0>\;
  S04_FIFO_DATA_COUNT(2) <= \<const0>\;
  S04_FIFO_DATA_COUNT(1) <= \<const0>\;
  S04_FIFO_DATA_COUNT(0) <= \<const0>\;
  S04_PACKER_ERR <= \<const0>\;
  S04_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S05_AXIS_TREADY <= \<const0>\;
  S05_DECODE_ERR <= \<const0>\;
  S05_FIFO_DATA_COUNT(31) <= \<const0>\;
  S05_FIFO_DATA_COUNT(30) <= \<const0>\;
  S05_FIFO_DATA_COUNT(29) <= \<const0>\;
  S05_FIFO_DATA_COUNT(28) <= \<const0>\;
  S05_FIFO_DATA_COUNT(27) <= \<const0>\;
  S05_FIFO_DATA_COUNT(26) <= \<const0>\;
  S05_FIFO_DATA_COUNT(25) <= \<const0>\;
  S05_FIFO_DATA_COUNT(24) <= \<const0>\;
  S05_FIFO_DATA_COUNT(23) <= \<const0>\;
  S05_FIFO_DATA_COUNT(22) <= \<const0>\;
  S05_FIFO_DATA_COUNT(21) <= \<const0>\;
  S05_FIFO_DATA_COUNT(20) <= \<const0>\;
  S05_FIFO_DATA_COUNT(19) <= \<const0>\;
  S05_FIFO_DATA_COUNT(18) <= \<const0>\;
  S05_FIFO_DATA_COUNT(17) <= \<const0>\;
  S05_FIFO_DATA_COUNT(16) <= \<const0>\;
  S05_FIFO_DATA_COUNT(15) <= \<const0>\;
  S05_FIFO_DATA_COUNT(14) <= \<const0>\;
  S05_FIFO_DATA_COUNT(13) <= \<const0>\;
  S05_FIFO_DATA_COUNT(12) <= \<const0>\;
  S05_FIFO_DATA_COUNT(11) <= \<const0>\;
  S05_FIFO_DATA_COUNT(10) <= \<const0>\;
  S05_FIFO_DATA_COUNT(9) <= \<const0>\;
  S05_FIFO_DATA_COUNT(8) <= \<const0>\;
  S05_FIFO_DATA_COUNT(7) <= \<const0>\;
  S05_FIFO_DATA_COUNT(6) <= \<const0>\;
  S05_FIFO_DATA_COUNT(5) <= \<const0>\;
  S05_FIFO_DATA_COUNT(4) <= \<const0>\;
  S05_FIFO_DATA_COUNT(3) <= \<const0>\;
  S05_FIFO_DATA_COUNT(2) <= \<const0>\;
  S05_FIFO_DATA_COUNT(1) <= \<const0>\;
  S05_FIFO_DATA_COUNT(0) <= \<const0>\;
  S05_PACKER_ERR <= \<const0>\;
  S05_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S06_AXIS_TREADY <= \<const0>\;
  S06_DECODE_ERR <= \<const0>\;
  S06_FIFO_DATA_COUNT(31) <= \<const0>\;
  S06_FIFO_DATA_COUNT(30) <= \<const0>\;
  S06_FIFO_DATA_COUNT(29) <= \<const0>\;
  S06_FIFO_DATA_COUNT(28) <= \<const0>\;
  S06_FIFO_DATA_COUNT(27) <= \<const0>\;
  S06_FIFO_DATA_COUNT(26) <= \<const0>\;
  S06_FIFO_DATA_COUNT(25) <= \<const0>\;
  S06_FIFO_DATA_COUNT(24) <= \<const0>\;
  S06_FIFO_DATA_COUNT(23) <= \<const0>\;
  S06_FIFO_DATA_COUNT(22) <= \<const0>\;
  S06_FIFO_DATA_COUNT(21) <= \<const0>\;
  S06_FIFO_DATA_COUNT(20) <= \<const0>\;
  S06_FIFO_DATA_COUNT(19) <= \<const0>\;
  S06_FIFO_DATA_COUNT(18) <= \<const0>\;
  S06_FIFO_DATA_COUNT(17) <= \<const0>\;
  S06_FIFO_DATA_COUNT(16) <= \<const0>\;
  S06_FIFO_DATA_COUNT(15) <= \<const0>\;
  S06_FIFO_DATA_COUNT(14) <= \<const0>\;
  S06_FIFO_DATA_COUNT(13) <= \<const0>\;
  S06_FIFO_DATA_COUNT(12) <= \<const0>\;
  S06_FIFO_DATA_COUNT(11) <= \<const0>\;
  S06_FIFO_DATA_COUNT(10) <= \<const0>\;
  S06_FIFO_DATA_COUNT(9) <= \<const0>\;
  S06_FIFO_DATA_COUNT(8) <= \<const0>\;
  S06_FIFO_DATA_COUNT(7) <= \<const0>\;
  S06_FIFO_DATA_COUNT(6) <= \<const0>\;
  S06_FIFO_DATA_COUNT(5) <= \<const0>\;
  S06_FIFO_DATA_COUNT(4) <= \<const0>\;
  S06_FIFO_DATA_COUNT(3) <= \<const0>\;
  S06_FIFO_DATA_COUNT(2) <= \<const0>\;
  S06_FIFO_DATA_COUNT(1) <= \<const0>\;
  S06_FIFO_DATA_COUNT(0) <= \<const0>\;
  S06_PACKER_ERR <= \<const0>\;
  S06_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S07_AXIS_TREADY <= \<const0>\;
  S07_DECODE_ERR <= \<const0>\;
  S07_FIFO_DATA_COUNT(31) <= \<const0>\;
  S07_FIFO_DATA_COUNT(30) <= \<const0>\;
  S07_FIFO_DATA_COUNT(29) <= \<const0>\;
  S07_FIFO_DATA_COUNT(28) <= \<const0>\;
  S07_FIFO_DATA_COUNT(27) <= \<const0>\;
  S07_FIFO_DATA_COUNT(26) <= \<const0>\;
  S07_FIFO_DATA_COUNT(25) <= \<const0>\;
  S07_FIFO_DATA_COUNT(24) <= \<const0>\;
  S07_FIFO_DATA_COUNT(23) <= \<const0>\;
  S07_FIFO_DATA_COUNT(22) <= \<const0>\;
  S07_FIFO_DATA_COUNT(21) <= \<const0>\;
  S07_FIFO_DATA_COUNT(20) <= \<const0>\;
  S07_FIFO_DATA_COUNT(19) <= \<const0>\;
  S07_FIFO_DATA_COUNT(18) <= \<const0>\;
  S07_FIFO_DATA_COUNT(17) <= \<const0>\;
  S07_FIFO_DATA_COUNT(16) <= \<const0>\;
  S07_FIFO_DATA_COUNT(15) <= \<const0>\;
  S07_FIFO_DATA_COUNT(14) <= \<const0>\;
  S07_FIFO_DATA_COUNT(13) <= \<const0>\;
  S07_FIFO_DATA_COUNT(12) <= \<const0>\;
  S07_FIFO_DATA_COUNT(11) <= \<const0>\;
  S07_FIFO_DATA_COUNT(10) <= \<const0>\;
  S07_FIFO_DATA_COUNT(9) <= \<const0>\;
  S07_FIFO_DATA_COUNT(8) <= \<const0>\;
  S07_FIFO_DATA_COUNT(7) <= \<const0>\;
  S07_FIFO_DATA_COUNT(6) <= \<const0>\;
  S07_FIFO_DATA_COUNT(5) <= \<const0>\;
  S07_FIFO_DATA_COUNT(4) <= \<const0>\;
  S07_FIFO_DATA_COUNT(3) <= \<const0>\;
  S07_FIFO_DATA_COUNT(2) <= \<const0>\;
  S07_FIFO_DATA_COUNT(1) <= \<const0>\;
  S07_FIFO_DATA_COUNT(0) <= \<const0>\;
  S07_PACKER_ERR <= \<const0>\;
  S07_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S08_AXIS_TREADY <= \<const0>\;
  S08_DECODE_ERR <= \<const0>\;
  S08_FIFO_DATA_COUNT(31) <= \<const0>\;
  S08_FIFO_DATA_COUNT(30) <= \<const0>\;
  S08_FIFO_DATA_COUNT(29) <= \<const0>\;
  S08_FIFO_DATA_COUNT(28) <= \<const0>\;
  S08_FIFO_DATA_COUNT(27) <= \<const0>\;
  S08_FIFO_DATA_COUNT(26) <= \<const0>\;
  S08_FIFO_DATA_COUNT(25) <= \<const0>\;
  S08_FIFO_DATA_COUNT(24) <= \<const0>\;
  S08_FIFO_DATA_COUNT(23) <= \<const0>\;
  S08_FIFO_DATA_COUNT(22) <= \<const0>\;
  S08_FIFO_DATA_COUNT(21) <= \<const0>\;
  S08_FIFO_DATA_COUNT(20) <= \<const0>\;
  S08_FIFO_DATA_COUNT(19) <= \<const0>\;
  S08_FIFO_DATA_COUNT(18) <= \<const0>\;
  S08_FIFO_DATA_COUNT(17) <= \<const0>\;
  S08_FIFO_DATA_COUNT(16) <= \<const0>\;
  S08_FIFO_DATA_COUNT(15) <= \<const0>\;
  S08_FIFO_DATA_COUNT(14) <= \<const0>\;
  S08_FIFO_DATA_COUNT(13) <= \<const0>\;
  S08_FIFO_DATA_COUNT(12) <= \<const0>\;
  S08_FIFO_DATA_COUNT(11) <= \<const0>\;
  S08_FIFO_DATA_COUNT(10) <= \<const0>\;
  S08_FIFO_DATA_COUNT(9) <= \<const0>\;
  S08_FIFO_DATA_COUNT(8) <= \<const0>\;
  S08_FIFO_DATA_COUNT(7) <= \<const0>\;
  S08_FIFO_DATA_COUNT(6) <= \<const0>\;
  S08_FIFO_DATA_COUNT(5) <= \<const0>\;
  S08_FIFO_DATA_COUNT(4) <= \<const0>\;
  S08_FIFO_DATA_COUNT(3) <= \<const0>\;
  S08_FIFO_DATA_COUNT(2) <= \<const0>\;
  S08_FIFO_DATA_COUNT(1) <= \<const0>\;
  S08_FIFO_DATA_COUNT(0) <= \<const0>\;
  S08_PACKER_ERR <= \<const0>\;
  S08_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S09_AXIS_TREADY <= \<const0>\;
  S09_DECODE_ERR <= \<const0>\;
  S09_FIFO_DATA_COUNT(31) <= \<const0>\;
  S09_FIFO_DATA_COUNT(30) <= \<const0>\;
  S09_FIFO_DATA_COUNT(29) <= \<const0>\;
  S09_FIFO_DATA_COUNT(28) <= \<const0>\;
  S09_FIFO_DATA_COUNT(27) <= \<const0>\;
  S09_FIFO_DATA_COUNT(26) <= \<const0>\;
  S09_FIFO_DATA_COUNT(25) <= \<const0>\;
  S09_FIFO_DATA_COUNT(24) <= \<const0>\;
  S09_FIFO_DATA_COUNT(23) <= \<const0>\;
  S09_FIFO_DATA_COUNT(22) <= \<const0>\;
  S09_FIFO_DATA_COUNT(21) <= \<const0>\;
  S09_FIFO_DATA_COUNT(20) <= \<const0>\;
  S09_FIFO_DATA_COUNT(19) <= \<const0>\;
  S09_FIFO_DATA_COUNT(18) <= \<const0>\;
  S09_FIFO_DATA_COUNT(17) <= \<const0>\;
  S09_FIFO_DATA_COUNT(16) <= \<const0>\;
  S09_FIFO_DATA_COUNT(15) <= \<const0>\;
  S09_FIFO_DATA_COUNT(14) <= \<const0>\;
  S09_FIFO_DATA_COUNT(13) <= \<const0>\;
  S09_FIFO_DATA_COUNT(12) <= \<const0>\;
  S09_FIFO_DATA_COUNT(11) <= \<const0>\;
  S09_FIFO_DATA_COUNT(10) <= \<const0>\;
  S09_FIFO_DATA_COUNT(9) <= \<const0>\;
  S09_FIFO_DATA_COUNT(8) <= \<const0>\;
  S09_FIFO_DATA_COUNT(7) <= \<const0>\;
  S09_FIFO_DATA_COUNT(6) <= \<const0>\;
  S09_FIFO_DATA_COUNT(5) <= \<const0>\;
  S09_FIFO_DATA_COUNT(4) <= \<const0>\;
  S09_FIFO_DATA_COUNT(3) <= \<const0>\;
  S09_FIFO_DATA_COUNT(2) <= \<const0>\;
  S09_FIFO_DATA_COUNT(1) <= \<const0>\;
  S09_FIFO_DATA_COUNT(0) <= \<const0>\;
  S09_PACKER_ERR <= \<const0>\;
  S09_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S10_AXIS_TREADY <= \<const0>\;
  S10_DECODE_ERR <= \<const0>\;
  S10_FIFO_DATA_COUNT(31) <= \<const0>\;
  S10_FIFO_DATA_COUNT(30) <= \<const0>\;
  S10_FIFO_DATA_COUNT(29) <= \<const0>\;
  S10_FIFO_DATA_COUNT(28) <= \<const0>\;
  S10_FIFO_DATA_COUNT(27) <= \<const0>\;
  S10_FIFO_DATA_COUNT(26) <= \<const0>\;
  S10_FIFO_DATA_COUNT(25) <= \<const0>\;
  S10_FIFO_DATA_COUNT(24) <= \<const0>\;
  S10_FIFO_DATA_COUNT(23) <= \<const0>\;
  S10_FIFO_DATA_COUNT(22) <= \<const0>\;
  S10_FIFO_DATA_COUNT(21) <= \<const0>\;
  S10_FIFO_DATA_COUNT(20) <= \<const0>\;
  S10_FIFO_DATA_COUNT(19) <= \<const0>\;
  S10_FIFO_DATA_COUNT(18) <= \<const0>\;
  S10_FIFO_DATA_COUNT(17) <= \<const0>\;
  S10_FIFO_DATA_COUNT(16) <= \<const0>\;
  S10_FIFO_DATA_COUNT(15) <= \<const0>\;
  S10_FIFO_DATA_COUNT(14) <= \<const0>\;
  S10_FIFO_DATA_COUNT(13) <= \<const0>\;
  S10_FIFO_DATA_COUNT(12) <= \<const0>\;
  S10_FIFO_DATA_COUNT(11) <= \<const0>\;
  S10_FIFO_DATA_COUNT(10) <= \<const0>\;
  S10_FIFO_DATA_COUNT(9) <= \<const0>\;
  S10_FIFO_DATA_COUNT(8) <= \<const0>\;
  S10_FIFO_DATA_COUNT(7) <= \<const0>\;
  S10_FIFO_DATA_COUNT(6) <= \<const0>\;
  S10_FIFO_DATA_COUNT(5) <= \<const0>\;
  S10_FIFO_DATA_COUNT(4) <= \<const0>\;
  S10_FIFO_DATA_COUNT(3) <= \<const0>\;
  S10_FIFO_DATA_COUNT(2) <= \<const0>\;
  S10_FIFO_DATA_COUNT(1) <= \<const0>\;
  S10_FIFO_DATA_COUNT(0) <= \<const0>\;
  S10_PACKER_ERR <= \<const0>\;
  S10_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S11_AXIS_TREADY <= \<const0>\;
  S11_DECODE_ERR <= \<const0>\;
  S11_FIFO_DATA_COUNT(31) <= \<const0>\;
  S11_FIFO_DATA_COUNT(30) <= \<const0>\;
  S11_FIFO_DATA_COUNT(29) <= \<const0>\;
  S11_FIFO_DATA_COUNT(28) <= \<const0>\;
  S11_FIFO_DATA_COUNT(27) <= \<const0>\;
  S11_FIFO_DATA_COUNT(26) <= \<const0>\;
  S11_FIFO_DATA_COUNT(25) <= \<const0>\;
  S11_FIFO_DATA_COUNT(24) <= \<const0>\;
  S11_FIFO_DATA_COUNT(23) <= \<const0>\;
  S11_FIFO_DATA_COUNT(22) <= \<const0>\;
  S11_FIFO_DATA_COUNT(21) <= \<const0>\;
  S11_FIFO_DATA_COUNT(20) <= \<const0>\;
  S11_FIFO_DATA_COUNT(19) <= \<const0>\;
  S11_FIFO_DATA_COUNT(18) <= \<const0>\;
  S11_FIFO_DATA_COUNT(17) <= \<const0>\;
  S11_FIFO_DATA_COUNT(16) <= \<const0>\;
  S11_FIFO_DATA_COUNT(15) <= \<const0>\;
  S11_FIFO_DATA_COUNT(14) <= \<const0>\;
  S11_FIFO_DATA_COUNT(13) <= \<const0>\;
  S11_FIFO_DATA_COUNT(12) <= \<const0>\;
  S11_FIFO_DATA_COUNT(11) <= \<const0>\;
  S11_FIFO_DATA_COUNT(10) <= \<const0>\;
  S11_FIFO_DATA_COUNT(9) <= \<const0>\;
  S11_FIFO_DATA_COUNT(8) <= \<const0>\;
  S11_FIFO_DATA_COUNT(7) <= \<const0>\;
  S11_FIFO_DATA_COUNT(6) <= \<const0>\;
  S11_FIFO_DATA_COUNT(5) <= \<const0>\;
  S11_FIFO_DATA_COUNT(4) <= \<const0>\;
  S11_FIFO_DATA_COUNT(3) <= \<const0>\;
  S11_FIFO_DATA_COUNT(2) <= \<const0>\;
  S11_FIFO_DATA_COUNT(1) <= \<const0>\;
  S11_FIFO_DATA_COUNT(0) <= \<const0>\;
  S11_PACKER_ERR <= \<const0>\;
  S11_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S12_AXIS_TREADY <= \<const0>\;
  S12_DECODE_ERR <= \<const0>\;
  S12_FIFO_DATA_COUNT(31) <= \<const0>\;
  S12_FIFO_DATA_COUNT(30) <= \<const0>\;
  S12_FIFO_DATA_COUNT(29) <= \<const0>\;
  S12_FIFO_DATA_COUNT(28) <= \<const0>\;
  S12_FIFO_DATA_COUNT(27) <= \<const0>\;
  S12_FIFO_DATA_COUNT(26) <= \<const0>\;
  S12_FIFO_DATA_COUNT(25) <= \<const0>\;
  S12_FIFO_DATA_COUNT(24) <= \<const0>\;
  S12_FIFO_DATA_COUNT(23) <= \<const0>\;
  S12_FIFO_DATA_COUNT(22) <= \<const0>\;
  S12_FIFO_DATA_COUNT(21) <= \<const0>\;
  S12_FIFO_DATA_COUNT(20) <= \<const0>\;
  S12_FIFO_DATA_COUNT(19) <= \<const0>\;
  S12_FIFO_DATA_COUNT(18) <= \<const0>\;
  S12_FIFO_DATA_COUNT(17) <= \<const0>\;
  S12_FIFO_DATA_COUNT(16) <= \<const0>\;
  S12_FIFO_DATA_COUNT(15) <= \<const0>\;
  S12_FIFO_DATA_COUNT(14) <= \<const0>\;
  S12_FIFO_DATA_COUNT(13) <= \<const0>\;
  S12_FIFO_DATA_COUNT(12) <= \<const0>\;
  S12_FIFO_DATA_COUNT(11) <= \<const0>\;
  S12_FIFO_DATA_COUNT(10) <= \<const0>\;
  S12_FIFO_DATA_COUNT(9) <= \<const0>\;
  S12_FIFO_DATA_COUNT(8) <= \<const0>\;
  S12_FIFO_DATA_COUNT(7) <= \<const0>\;
  S12_FIFO_DATA_COUNT(6) <= \<const0>\;
  S12_FIFO_DATA_COUNT(5) <= \<const0>\;
  S12_FIFO_DATA_COUNT(4) <= \<const0>\;
  S12_FIFO_DATA_COUNT(3) <= \<const0>\;
  S12_FIFO_DATA_COUNT(2) <= \<const0>\;
  S12_FIFO_DATA_COUNT(1) <= \<const0>\;
  S12_FIFO_DATA_COUNT(0) <= \<const0>\;
  S12_PACKER_ERR <= \<const0>\;
  S12_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S13_AXIS_TREADY <= \<const0>\;
  S13_DECODE_ERR <= \<const0>\;
  S13_FIFO_DATA_COUNT(31) <= \<const0>\;
  S13_FIFO_DATA_COUNT(30) <= \<const0>\;
  S13_FIFO_DATA_COUNT(29) <= \<const0>\;
  S13_FIFO_DATA_COUNT(28) <= \<const0>\;
  S13_FIFO_DATA_COUNT(27) <= \<const0>\;
  S13_FIFO_DATA_COUNT(26) <= \<const0>\;
  S13_FIFO_DATA_COUNT(25) <= \<const0>\;
  S13_FIFO_DATA_COUNT(24) <= \<const0>\;
  S13_FIFO_DATA_COUNT(23) <= \<const0>\;
  S13_FIFO_DATA_COUNT(22) <= \<const0>\;
  S13_FIFO_DATA_COUNT(21) <= \<const0>\;
  S13_FIFO_DATA_COUNT(20) <= \<const0>\;
  S13_FIFO_DATA_COUNT(19) <= \<const0>\;
  S13_FIFO_DATA_COUNT(18) <= \<const0>\;
  S13_FIFO_DATA_COUNT(17) <= \<const0>\;
  S13_FIFO_DATA_COUNT(16) <= \<const0>\;
  S13_FIFO_DATA_COUNT(15) <= \<const0>\;
  S13_FIFO_DATA_COUNT(14) <= \<const0>\;
  S13_FIFO_DATA_COUNT(13) <= \<const0>\;
  S13_FIFO_DATA_COUNT(12) <= \<const0>\;
  S13_FIFO_DATA_COUNT(11) <= \<const0>\;
  S13_FIFO_DATA_COUNT(10) <= \<const0>\;
  S13_FIFO_DATA_COUNT(9) <= \<const0>\;
  S13_FIFO_DATA_COUNT(8) <= \<const0>\;
  S13_FIFO_DATA_COUNT(7) <= \<const0>\;
  S13_FIFO_DATA_COUNT(6) <= \<const0>\;
  S13_FIFO_DATA_COUNT(5) <= \<const0>\;
  S13_FIFO_DATA_COUNT(4) <= \<const0>\;
  S13_FIFO_DATA_COUNT(3) <= \<const0>\;
  S13_FIFO_DATA_COUNT(2) <= \<const0>\;
  S13_FIFO_DATA_COUNT(1) <= \<const0>\;
  S13_FIFO_DATA_COUNT(0) <= \<const0>\;
  S13_PACKER_ERR <= \<const0>\;
  S13_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S14_AXIS_TREADY <= \<const0>\;
  S14_DECODE_ERR <= \<const0>\;
  S14_FIFO_DATA_COUNT(31) <= \<const0>\;
  S14_FIFO_DATA_COUNT(30) <= \<const0>\;
  S14_FIFO_DATA_COUNT(29) <= \<const0>\;
  S14_FIFO_DATA_COUNT(28) <= \<const0>\;
  S14_FIFO_DATA_COUNT(27) <= \<const0>\;
  S14_FIFO_DATA_COUNT(26) <= \<const0>\;
  S14_FIFO_DATA_COUNT(25) <= \<const0>\;
  S14_FIFO_DATA_COUNT(24) <= \<const0>\;
  S14_FIFO_DATA_COUNT(23) <= \<const0>\;
  S14_FIFO_DATA_COUNT(22) <= \<const0>\;
  S14_FIFO_DATA_COUNT(21) <= \<const0>\;
  S14_FIFO_DATA_COUNT(20) <= \<const0>\;
  S14_FIFO_DATA_COUNT(19) <= \<const0>\;
  S14_FIFO_DATA_COUNT(18) <= \<const0>\;
  S14_FIFO_DATA_COUNT(17) <= \<const0>\;
  S14_FIFO_DATA_COUNT(16) <= \<const0>\;
  S14_FIFO_DATA_COUNT(15) <= \<const0>\;
  S14_FIFO_DATA_COUNT(14) <= \<const0>\;
  S14_FIFO_DATA_COUNT(13) <= \<const0>\;
  S14_FIFO_DATA_COUNT(12) <= \<const0>\;
  S14_FIFO_DATA_COUNT(11) <= \<const0>\;
  S14_FIFO_DATA_COUNT(10) <= \<const0>\;
  S14_FIFO_DATA_COUNT(9) <= \<const0>\;
  S14_FIFO_DATA_COUNT(8) <= \<const0>\;
  S14_FIFO_DATA_COUNT(7) <= \<const0>\;
  S14_FIFO_DATA_COUNT(6) <= \<const0>\;
  S14_FIFO_DATA_COUNT(5) <= \<const0>\;
  S14_FIFO_DATA_COUNT(4) <= \<const0>\;
  S14_FIFO_DATA_COUNT(3) <= \<const0>\;
  S14_FIFO_DATA_COUNT(2) <= \<const0>\;
  S14_FIFO_DATA_COUNT(1) <= \<const0>\;
  S14_FIFO_DATA_COUNT(0) <= \<const0>\;
  S14_PACKER_ERR <= \<const0>\;
  S14_SPARSE_TKEEP_REMOVED <= \<const0>\;
  S15_AXIS_TREADY <= \<const0>\;
  S15_DECODE_ERR <= \<const0>\;
  S15_FIFO_DATA_COUNT(31) <= \<const0>\;
  S15_FIFO_DATA_COUNT(30) <= \<const0>\;
  S15_FIFO_DATA_COUNT(29) <= \<const0>\;
  S15_FIFO_DATA_COUNT(28) <= \<const0>\;
  S15_FIFO_DATA_COUNT(27) <= \<const0>\;
  S15_FIFO_DATA_COUNT(26) <= \<const0>\;
  S15_FIFO_DATA_COUNT(25) <= \<const0>\;
  S15_FIFO_DATA_COUNT(24) <= \<const0>\;
  S15_FIFO_DATA_COUNT(23) <= \<const0>\;
  S15_FIFO_DATA_COUNT(22) <= \<const0>\;
  S15_FIFO_DATA_COUNT(21) <= \<const0>\;
  S15_FIFO_DATA_COUNT(20) <= \<const0>\;
  S15_FIFO_DATA_COUNT(19) <= \<const0>\;
  S15_FIFO_DATA_COUNT(18) <= \<const0>\;
  S15_FIFO_DATA_COUNT(17) <= \<const0>\;
  S15_FIFO_DATA_COUNT(16) <= \<const0>\;
  S15_FIFO_DATA_COUNT(15) <= \<const0>\;
  S15_FIFO_DATA_COUNT(14) <= \<const0>\;
  S15_FIFO_DATA_COUNT(13) <= \<const0>\;
  S15_FIFO_DATA_COUNT(12) <= \<const0>\;
  S15_FIFO_DATA_COUNT(11) <= \<const0>\;
  S15_FIFO_DATA_COUNT(10) <= \<const0>\;
  S15_FIFO_DATA_COUNT(9) <= \<const0>\;
  S15_FIFO_DATA_COUNT(8) <= \<const0>\;
  S15_FIFO_DATA_COUNT(7) <= \<const0>\;
  S15_FIFO_DATA_COUNT(6) <= \<const0>\;
  S15_FIFO_DATA_COUNT(5) <= \<const0>\;
  S15_FIFO_DATA_COUNT(4) <= \<const0>\;
  S15_FIFO_DATA_COUNT(3) <= \<const0>\;
  S15_FIFO_DATA_COUNT(2) <= \<const0>\;
  S15_FIFO_DATA_COUNT(1) <= \<const0>\;
  S15_FIFO_DATA_COUNT(0) <= \<const0>\;
  S15_PACKER_ERR <= \<const0>\;
  S15_SPARSE_TKEEP_REMOVED <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
axis_interconnect_0: entity work.axis_intercon_421axis_interconnect_v1_1_axis_interconnect
    port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(9 downto 0) => \^m00_fifo_data_count\(9 downto 0),
      Q(38 downto 7) => M00_AXIS_TDATA(31 downto 0),
      Q(6 downto 3) => M00_AXIS_TKEEP(3 downto 0),
      Q(2 downto 1) => M00_AXIS_TID(1 downto 0),
      Q(0) => M00_AXIS_TLAST,
      S00_ARB_REQ_SUPPRESS => S00_ARB_REQ_SUPPRESS,
      S00_AXIS_TLAST => S00_AXIS_TLAST,
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S01_ARB_REQ_SUPPRESS => S01_ARB_REQ_SUPPRESS,
      S01_AXIS_TLAST => S01_AXIS_TLAST,
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S02_ARB_REQ_SUPPRESS => S02_ARB_REQ_SUPPRESS,
      S02_AXIS_TLAST => S02_AXIS_TLAST,
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S03_ARB_REQ_SUPPRESS => S03_ARB_REQ_SUPPRESS,
      S03_AXIS_TLAST => S03_AXIS_TLAST,
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S_AXIS_TDATA(127 downto 96) => S03_AXIS_TDATA(31 downto 0),
      S_AXIS_TDATA(95 downto 64) => S02_AXIS_TDATA(31 downto 0),
      S_AXIS_TDATA(63 downto 32) => S01_AXIS_TDATA(31 downto 0),
      S_AXIS_TDATA(31 downto 0) => S00_AXIS_TDATA(31 downto 0),
      S_AXIS_TID(7 downto 6) => S03_AXIS_TID(1 downto 0),
      S_AXIS_TID(5 downto 4) => S02_AXIS_TID(1 downto 0),
      S_AXIS_TID(3 downto 2) => S01_AXIS_TID(1 downto 0),
      S_AXIS_TID(1 downto 0) => S00_AXIS_TID(1 downto 0),
      S_AXIS_TKEEP(15 downto 12) => S03_AXIS_TKEEP(3 downto 0),
      S_AXIS_TKEEP(11 downto 8) => S02_AXIS_TKEEP(3 downto 0),
      S_AXIS_TKEEP(7 downto 4) => S01_AXIS_TKEEP(3 downto 0),
      S_AXIS_TKEEP(3 downto 0) => S00_AXIS_TKEEP(3 downto 0),
      S_DECODE_ERR(3) => S03_DECODE_ERR,
      S_DECODE_ERR(2) => S02_DECODE_ERR,
      S_DECODE_ERR(1) => S01_DECODE_ERR,
      S_DECODE_ERR(0) => S00_DECODE_ERR,
      S_FIFO_DATA_COUNT(39 downto 30) => \^s03_fifo_data_count\(9 downto 0),
      S_FIFO_DATA_COUNT(29 downto 20) => \^s02_fifo_data_count\(9 downto 0),
      S_FIFO_DATA_COUNT(19 downto 10) => \^s01_fifo_data_count\(9 downto 0),
      S_FIFO_DATA_COUNT(9 downto 0) => \^s00_fifo_data_count\(9 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity axis_intercon_421 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    S00_AXIS_ACLK : in STD_LOGIC;
    S01_AXIS_ACLK : in STD_LOGIC;
    S02_AXIS_ACLK : in STD_LOGIC;
    S03_AXIS_ACLK : in STD_LOGIC;
    S00_AXIS_ARESETN : in STD_LOGIC;
    S01_AXIS_ARESETN : in STD_LOGIC;
    S02_AXIS_ARESETN : in STD_LOGIC;
    S03_AXIS_ARESETN : in STD_LOGIC;
    S00_AXIS_TVALID : in STD_LOGIC;
    S01_AXIS_TVALID : in STD_LOGIC;
    S02_AXIS_TVALID : in STD_LOGIC;
    S03_AXIS_TVALID : in STD_LOGIC;
    S00_AXIS_TREADY : out STD_LOGIC;
    S01_AXIS_TREADY : out STD_LOGIC;
    S02_AXIS_TREADY : out STD_LOGIC;
    S03_AXIS_TREADY : out STD_LOGIC;
    S00_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S03_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXIS_TLAST : in STD_LOGIC;
    S01_AXIS_TLAST : in STD_LOGIC;
    S02_AXIS_TLAST : in STD_LOGIC;
    S03_AXIS_TLAST : in STD_LOGIC;
    S00_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S03_AXIS_TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXIS_ACLK : in STD_LOGIC;
    M00_AXIS_ARESETN : in STD_LOGIC;
    M00_AXIS_TVALID : out STD_LOGIC;
    M00_AXIS_TREADY : in STD_LOGIC;
    M00_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXIS_TLAST : out STD_LOGIC;
    M00_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S01_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S02_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S03_ARB_REQ_SUPPRESS : in STD_LOGIC;
    S00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S02_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S03_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_FIFO_DATA_COUNT : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of axis_intercon_421 : entity is true;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axis_intercon_421 : entity is "axis_interconnect_v1_1_axis_interconnect_16x16_top,Vivado 2013.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axis_intercon_421 : entity is "axis_intercon_421,axis_interconnect_v1_1_axis_interconnect_16x16_top,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of axis_intercon_421 : entity is "axis_intercon_421,axis_interconnect_v1_1_axis_interconnect_16x16_top,{x_ipProduct=Vivado 2013.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axis_interconnect,x_ipVersion=1.1,x_ipCoreRevision=2,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_NUM_MI_SLOTS=1,C_NUM_SI_SLOTS=4,C_SWITCH_MI_REG_CONFIG=0,C_SWITCH_SI_REG_CONFIG=1,C_SWITCH_MODE=1,C_SWITCH_MAX_XFERS_PER_ARB=1,C_SWITCH_NUM_CYCLES_TIMEOUT=0,C_SWITCH_TDATA_WIDTH=32,C_SWITCH_TID_WIDTH=2,C_SWITCH_TDEST_WIDTH=1,C_SWITCH_TUSER_WIDTH=4,C_SWITCH_SIGNAL_SET=0x003B,C_SWITCH_ACLK_RATIO=12,C_SWITCH_USE_ACLKEN=0,C_SYNCHRONIZER_STAGE=2,C_M00_AXIS_CONNECTIVITY=0x000F,C_M01_AXIS_CONNECTIVITY=0x0000,C_M02_AXIS_CONNECTIVITY=0x0000,C_M03_AXIS_CONNECTIVITY=0x0000,C_M04_AXIS_CONNECTIVITY=0x0000,C_M05_AXIS_CONNECTIVITY=0x0000,C_M06_AXIS_CONNECTIVITY=0x0000,C_M07_AXIS_CONNECTIVITY=0x0000,C_M08_AXIS_CONNECTIVITY=0x0000,C_M09_AXIS_CONNECTIVITY=0x0000,C_M10_AXIS_CONNECTIVITY=0x0000,C_M11_AXIS_CONNECTIVITY=0x0000,C_M12_AXIS_CONNECTIVITY=0x0000,C_M13_AXIS_CONNECTIVITY=0x0000,C_M14_AXIS_CONNECTIVITY=0x0000,C_M15_AXIS_CONNECTIVITY=0x0000,C_M00_AXIS_BASETDEST=0x0,C_M01_AXIS_BASETDEST=0x00000001,C_M02_AXIS_BASETDEST=0x00000002,C_M03_AXIS_BASETDEST=0x00000003,C_M04_AXIS_BASETDEST=0x00000004,C_M05_AXIS_BASETDEST=0x00000005,C_M06_AXIS_BASETDEST=0x00000006,C_M07_AXIS_BASETDEST=0x00000007,C_M08_AXIS_BASETDEST=0x00000008,C_M09_AXIS_BASETDEST=0x00000009,C_M10_AXIS_BASETDEST=0x0000000A,C_M11_AXIS_BASETDEST=0x0000000B,C_M12_AXIS_BASETDEST=0x0000000C,C_M13_AXIS_BASETDEST=0x0000000D,C_M14_AXIS_BASETDEST=0x0000000E,C_M15_AXIS_BASETDEST=0x0000000F,C_M00_AXIS_HIGHTDEST=0x0,C_M01_AXIS_HIGHTDEST=0x00000001,C_M02_AXIS_HIGHTDEST=0x00000002,C_M03_AXIS_HIGHTDEST=0x00000003,C_M04_AXIS_HIGHTDEST=0x00000004,C_M05_AXIS_HIGHTDEST=0x00000005,C_M06_AXIS_HIGHTDEST=0x00000006,C_M07_AXIS_HIGHTDEST=0x00000007,C_M08_AXIS_HIGHTDEST=0x00000008,C_M09_AXIS_HIGHTDEST=0x00000009,C_M10_AXIS_HIGHTDEST=0x0000000A,C_M11_AXIS_HIGHTDEST=0x0000000B,C_M12_AXIS_HIGHTDEST=0x0000000C,C_M13_AXIS_HIGHTDEST=0x0000000D,C_M14_AXIS_HIGHTDEST=0x0000000E,C_M15_AXIS_HIGHTDEST=0x0000000F,C_S00_AXIS_TDATA_WIDTH=32,C_S01_AXIS_TDATA_WIDTH=32,C_S02_AXIS_TDATA_WIDTH=32,C_S03_AXIS_TDATA_WIDTH=32,C_S04_AXIS_TDATA_WIDTH=8,C_S05_AXIS_TDATA_WIDTH=8,C_S06_AXIS_TDATA_WIDTH=8,C_S07_AXIS_TDATA_WIDTH=8,C_S08_AXIS_TDATA_WIDTH=8,C_S09_AXIS_TDATA_WIDTH=8,C_S10_AXIS_TDATA_WIDTH=8,C_S11_AXIS_TDATA_WIDTH=8,C_S12_AXIS_TDATA_WIDTH=8,C_S13_AXIS_TDATA_WIDTH=8,C_S14_AXIS_TDATA_WIDTH=8,C_S15_AXIS_TDATA_WIDTH=8,C_S00_AXIS_TUSER_WIDTH=4,C_S01_AXIS_TUSER_WIDTH=4,C_S02_AXIS_TUSER_WIDTH=4,C_S03_AXIS_TUSER_WIDTH=4,C_S04_AXIS_TUSER_WIDTH=1,C_S05_AXIS_TUSER_WIDTH=1,C_S06_AXIS_TUSER_WIDTH=1,C_S07_AXIS_TUSER_WIDTH=1,C_S08_AXIS_TUSER_WIDTH=1,C_S09_AXIS_TUSER_WIDTH=1,C_S10_AXIS_TUSER_WIDTH=1,C_S11_AXIS_TUSER_WIDTH=1,C_S12_AXIS_TUSER_WIDTH=1,C_S13_AXIS_TUSER_WIDTH=1,C_S14_AXIS_TUSER_WIDTH=1,C_S15_AXIS_TUSER_WIDTH=1,C_S00_AXIS_IS_ACLK_ASYNC=0,C_S01_AXIS_IS_ACLK_ASYNC=0,C_S02_AXIS_IS_ACLK_ASYNC=0,C_S03_AXIS_IS_ACLK_ASYNC=0,C_S04_AXIS_IS_ACLK_ASYNC=0,C_S05_AXIS_IS_ACLK_ASYNC=0,C_S06_AXIS_IS_ACLK_ASYNC=0,C_S07_AXIS_IS_ACLK_ASYNC=0,C_S08_AXIS_IS_ACLK_ASYNC=0,C_S09_AXIS_IS_ACLK_ASYNC=0,C_S10_AXIS_IS_ACLK_ASYNC=0,C_S11_AXIS_IS_ACLK_ASYNC=0,C_S12_AXIS_IS_ACLK_ASYNC=0,C_S13_AXIS_IS_ACLK_ASYNC=0,C_S14_AXIS_IS_ACLK_ASYNC=0,C_S15_AXIS_IS_ACLK_ASYNC=0,C_S00_AXIS_ACLK_RATIO=12,C_S01_AXIS_ACLK_RATIO=12,C_S02_AXIS_ACLK_RATIO=12,C_S03_AXIS_ACLK_RATIO=12,C_S04_AXIS_ACLK_RATIO=12,C_S05_AXIS_ACLK_RATIO=12,C_S06_AXIS_ACLK_RATIO=12,C_S07_AXIS_ACLK_RATIO=12,C_S08_AXIS_ACLK_RATIO=12,C_S09_AXIS_ACLK_RATIO=12,C_S10_AXIS_ACLK_RATIO=12,C_S11_AXIS_ACLK_RATIO=12,C_S12_AXIS_ACLK_RATIO=12,C_S13_AXIS_ACLK_RATIO=12,C_S14_AXIS_ACLK_RATIO=12,C_S15_AXIS_ACLK_RATIO=12,C_S00_AXIS_REG_CONFIG=0,C_S01_AXIS_REG_CONFIG=0,C_S02_AXIS_REG_CONFIG=0,C_S03_AXIS_REG_CONFIG=0,C_S04_AXIS_REG_CONFIG=0,C_S05_AXIS_REG_CONFIG=0,C_S06_AXIS_REG_CONFIG=0,C_S07_AXIS_REG_CONFIG=0,C_S08_AXIS_REG_CONFIG=0,C_S09_AXIS_REG_CONFIG=0,C_S10_AXIS_REG_CONFIG=0,C_S11_AXIS_REG_CONFIG=0,C_S12_AXIS_REG_CONFIG=0,C_S13_AXIS_REG_CONFIG=0,C_S14_AXIS_REG_CONFIG=0,C_S15_AXIS_REG_CONFIG=0,C_S00_AXIS_FIFO_DEPTH=512,C_S01_AXIS_FIFO_DEPTH=512,C_S02_AXIS_FIFO_DEPTH=512,C_S03_AXIS_FIFO_DEPTH=512,C_S04_AXIS_FIFO_DEPTH=32,C_S05_AXIS_FIFO_DEPTH=32,C_S06_AXIS_FIFO_DEPTH=32,C_S07_AXIS_FIFO_DEPTH=32,C_S08_AXIS_FIFO_DEPTH=32,C_S09_AXIS_FIFO_DEPTH=32,C_S10_AXIS_FIFO_DEPTH=32,C_S11_AXIS_FIFO_DEPTH=32,C_S12_AXIS_FIFO_DEPTH=32,C_S13_AXIS_FIFO_DEPTH=32,C_S14_AXIS_FIFO_DEPTH=32,C_S15_AXIS_FIFO_DEPTH=32,C_S00_AXIS_FIFO_MODE=2,C_S01_AXIS_FIFO_MODE=2,C_S02_AXIS_FIFO_MODE=2,C_S03_AXIS_FIFO_MODE=2,C_S04_AXIS_FIFO_MODE=0,C_S05_AXIS_FIFO_MODE=0,C_S06_AXIS_FIFO_MODE=0,C_S07_AXIS_FIFO_MODE=0,C_S08_AXIS_FIFO_MODE=0,C_S09_AXIS_FIFO_MODE=0,C_S10_AXIS_FIFO_MODE=0,C_S11_AXIS_FIFO_MODE=0,C_S12_AXIS_FIFO_MODE=0,C_S13_AXIS_FIFO_MODE=0,C_S14_AXIS_FIFO_MODE=0,C_S15_AXIS_FIFO_MODE=0,C_M00_AXIS_TDATA_WIDTH=32,C_M01_AXIS_TDATA_WIDTH=8,C_M02_AXIS_TDATA_WIDTH=8,C_M03_AXIS_TDATA_WIDTH=8,C_M04_AXIS_TDATA_WIDTH=8,C_M05_AXIS_TDATA_WIDTH=8,C_M06_AXIS_TDATA_WIDTH=8,C_M07_AXIS_TDATA_WIDTH=8,C_M08_AXIS_TDATA_WIDTH=8,C_M09_AXIS_TDATA_WIDTH=8,C_M10_AXIS_TDATA_WIDTH=8,C_M11_AXIS_TDATA_WIDTH=8,C_M12_AXIS_TDATA_WIDTH=8,C_M13_AXIS_TDATA_WIDTH=8,C_M14_AXIS_TDATA_WIDTH=8,C_M15_AXIS_TDATA_WIDTH=8,C_M00_AXIS_TUSER_WIDTH=4,C_M01_AXIS_TUSER_WIDTH=1,C_M02_AXIS_TUSER_WIDTH=1,C_M03_AXIS_TUSER_WIDTH=1,C_M04_AXIS_TUSER_WIDTH=1,C_M05_AXIS_TUSER_WIDTH=1,C_M06_AXIS_TUSER_WIDTH=1,C_M07_AXIS_TUSER_WIDTH=1,C_M08_AXIS_TUSER_WIDTH=1,C_M09_AXIS_TUSER_WIDTH=1,C_M10_AXIS_TUSER_WIDTH=1,C_M11_AXIS_TUSER_WIDTH=1,C_M12_AXIS_TUSER_WIDTH=1,C_M13_AXIS_TUSER_WIDTH=1,C_M14_AXIS_TUSER_WIDTH=1,C_M15_AXIS_TUSER_WIDTH=1,C_M00_AXIS_ACLK_RATIO=12,C_M01_AXIS_ACLK_RATIO=12,C_M02_AXIS_ACLK_RATIO=12,C_M03_AXIS_ACLK_RATIO=12,C_M04_AXIS_ACLK_RATIO=12,C_M05_AXIS_ACLK_RATIO=12,C_M06_AXIS_ACLK_RATIO=12,C_M07_AXIS_ACLK_RATIO=12,C_M08_AXIS_ACLK_RATIO=12,C_M09_AXIS_ACLK_RATIO=12,C_M10_AXIS_ACLK_RATIO=12,C_M11_AXIS_ACLK_RATIO=12,C_M12_AXIS_ACLK_RATIO=12,C_M13_AXIS_ACLK_RATIO=12,C_M14_AXIS_ACLK_RATIO=12,C_M15_AXIS_ACLK_RATIO=12,C_M00_AXIS_REG_CONFIG=0,C_M01_AXIS_REG_CONFIG=0,C_M02_AXIS_REG_CONFIG=0,C_M03_AXIS_REG_CONFIG=0,C_M04_AXIS_REG_CONFIG=0,C_M05_AXIS_REG_CONFIG=0,C_M06_AXIS_REG_CONFIG=0,C_M07_AXIS_REG_CONFIG=0,C_M08_AXIS_REG_CONFIG=0,C_M09_AXIS_REG_CONFIG=0,C_M10_AXIS_REG_CONFIG=0,C_M11_AXIS_REG_CONFIG=0,C_M12_AXIS_REG_CONFIG=0,C_M13_AXIS_REG_CONFIG=0,C_M14_AXIS_REG_CONFIG=0,C_M15_AXIS_REG_CONFIG=0,C_M00_AXIS_IS_ACLK_ASYNC=0,C_M01_AXIS_IS_ACLK_ASYNC=0,C_M02_AXIS_IS_ACLK_ASYNC=0,C_M03_AXIS_IS_ACLK_ASYNC=0,C_M04_AXIS_IS_ACLK_ASYNC=0,C_M05_AXIS_IS_ACLK_ASYNC=0,C_M06_AXIS_IS_ACLK_ASYNC=0,C_M07_AXIS_IS_ACLK_ASYNC=0,C_M08_AXIS_IS_ACLK_ASYNC=0,C_M09_AXIS_IS_ACLK_ASYNC=0,C_M10_AXIS_IS_ACLK_ASYNC=0,C_M11_AXIS_IS_ACLK_ASYNC=0,C_M12_AXIS_IS_ACLK_ASYNC=0,C_M13_AXIS_IS_ACLK_ASYNC=0,C_M14_AXIS_IS_ACLK_ASYNC=0,C_M15_AXIS_IS_ACLK_ASYNC=0,C_M00_AXIS_FIFO_DEPTH=512,C_M01_AXIS_FIFO_DEPTH=32,C_M02_AXIS_FIFO_DEPTH=32,C_M03_AXIS_FIFO_DEPTH=32,C_M04_AXIS_FIFO_DEPTH=32,C_M05_AXIS_FIFO_DEPTH=32,C_M06_AXIS_FIFO_DEPTH=32,C_M07_AXIS_FIFO_DEPTH=32,C_M08_AXIS_FIFO_DEPTH=32,C_M09_AXIS_FIFO_DEPTH=32,C_M10_AXIS_FIFO_DEPTH=32,C_M11_AXIS_FIFO_DEPTH=32,C_M12_AXIS_FIFO_DEPTH=32,C_M13_AXIS_FIFO_DEPTH=32,C_M14_AXIS_FIFO_DEPTH=32,C_M15_AXIS_FIFO_DEPTH=32,C_M00_AXIS_FIFO_MODE=2,C_M01_AXIS_FIFO_MODE=0,C_M02_AXIS_FIFO_MODE=0,C_M03_AXIS_FIFO_MODE=0,C_M04_AXIS_FIFO_MODE=0,C_M05_AXIS_FIFO_MODE=0,C_M06_AXIS_FIFO_MODE=0,C_M07_AXIS_FIFO_MODE=0,C_M08_AXIS_FIFO_MODE=0,C_M09_AXIS_FIFO_MODE=0,C_M10_AXIS_FIFO_MODE=0,C_M11_AXIS_FIFO_MODE=0,C_M12_AXIS_FIFO_MODE=0,C_M13_AXIS_FIFO_MODE=0,C_M14_AXIS_FIFO_MODE=0,C_M15_AXIS_FIFO_MODE=0}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axis_intercon_421 : entity is "yes";
end axis_intercon_421;

architecture STRUCTURE of axis_intercon_421 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_M00_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M00_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M01_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M01_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M01_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M01_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M02_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M02_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M02_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M02_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M03_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M03_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M03_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M03_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M04_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M04_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M04_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M04_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M05_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M05_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M05_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M05_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M06_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M06_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M06_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M06_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M07_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M07_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M07_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M07_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M08_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M08_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M08_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M08_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M09_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M09_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M09_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M09_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M10_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M10_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M10_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M10_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M11_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M11_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M11_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M11_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M12_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M12_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M12_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M12_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M13_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M13_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M13_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M13_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M14_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M14_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M14_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M14_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M15_AXIS_TLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M15_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M15_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M15_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S00_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S00_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S00_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S01_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S02_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S03_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S04_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S05_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S06_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S07_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S08_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S09_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S10_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S11_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S12_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S13_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S14_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_AXIS_TREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_DECODE_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_PACKER_ERR_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_S15_SPARSE_TKEEP_REMOVED_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_M00_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M00_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_M00_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_M01_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M01_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M01_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M01_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M01_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M01_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M01_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M02_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M02_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M02_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M02_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M02_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M02_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M02_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M03_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M03_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M03_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M03_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M03_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M03_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M03_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M04_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M04_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M04_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M04_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M04_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M04_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M04_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M05_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M05_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M05_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M05_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M05_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M05_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M05_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M06_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M06_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M06_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M06_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M06_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M06_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M06_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M07_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M07_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M07_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M07_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M07_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M07_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M07_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M08_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M08_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M08_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M08_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M08_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M08_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M08_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M09_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M09_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M09_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M09_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M09_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M09_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M09_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M10_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M10_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M10_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M10_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M10_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M10_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M10_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M11_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M11_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M11_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M11_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M11_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M11_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M11_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M12_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M12_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M12_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M12_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M12_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M12_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M12_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M13_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M13_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M13_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M13_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M13_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M13_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M13_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M14_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M14_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M14_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M14_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M14_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M14_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M14_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_M15_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M15_AXIS_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M15_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_M15_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M15_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M15_AXIS_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_M15_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S04_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S05_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S06_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S07_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S08_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S09_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S10_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S11_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S12_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S13_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S14_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_S15_FIFO_DATA_COUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute C_AXIS_TDATA_MAX_WIDTH : integer;
  attribute C_AXIS_TDATA_MAX_WIDTH of inst : label is 32;
  attribute C_AXIS_TUSER_MAX_WIDTH : integer;
  attribute C_AXIS_TUSER_MAX_WIDTH of inst : label is 4;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_M00_AXIS_ACLK_RATIO : integer;
  attribute C_M00_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M00_AXIS_BASETDEST : integer;
  attribute C_M00_AXIS_BASETDEST of inst : label is 0;
  attribute C_M00_AXIS_CONNECTIVITY : string;
  attribute C_M00_AXIS_CONNECTIVITY of inst : label is "16'b0000000000001111";
  attribute C_M00_AXIS_FIFO_DEPTH : integer;
  attribute C_M00_AXIS_FIFO_DEPTH of inst : label is 512;
  attribute C_M00_AXIS_FIFO_MODE : integer;
  attribute C_M00_AXIS_FIFO_MODE of inst : label is 2;
  attribute C_M00_AXIS_HIGHTDEST : integer;
  attribute C_M00_AXIS_HIGHTDEST of inst : label is 0;
  attribute C_M00_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M00_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M00_AXIS_REG_CONFIG : integer;
  attribute C_M00_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M00_AXIS_TDATA_WIDTH : integer;
  attribute C_M00_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_M00_AXIS_TUSER_WIDTH : integer;
  attribute C_M00_AXIS_TUSER_WIDTH of inst : label is 4;
  attribute C_M01_AXIS_ACLK_RATIO : integer;
  attribute C_M01_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M01_AXIS_BASETDEST : integer;
  attribute C_M01_AXIS_BASETDEST of inst : label is 1;
  attribute C_M01_AXIS_CONNECTIVITY : string;
  attribute C_M01_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M01_AXIS_FIFO_DEPTH : integer;
  attribute C_M01_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M01_AXIS_FIFO_MODE : integer;
  attribute C_M01_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M01_AXIS_HIGHTDEST : integer;
  attribute C_M01_AXIS_HIGHTDEST of inst : label is 1;
  attribute C_M01_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M01_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M01_AXIS_REG_CONFIG : integer;
  attribute C_M01_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M01_AXIS_TDATA_WIDTH : integer;
  attribute C_M01_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M01_AXIS_TUSER_WIDTH : integer;
  attribute C_M01_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M02_AXIS_ACLK_RATIO : integer;
  attribute C_M02_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M02_AXIS_BASETDEST : integer;
  attribute C_M02_AXIS_BASETDEST of inst : label is 2;
  attribute C_M02_AXIS_CONNECTIVITY : string;
  attribute C_M02_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M02_AXIS_FIFO_DEPTH : integer;
  attribute C_M02_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M02_AXIS_FIFO_MODE : integer;
  attribute C_M02_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M02_AXIS_HIGHTDEST : integer;
  attribute C_M02_AXIS_HIGHTDEST of inst : label is 2;
  attribute C_M02_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M02_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M02_AXIS_REG_CONFIG : integer;
  attribute C_M02_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M02_AXIS_TDATA_WIDTH : integer;
  attribute C_M02_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M02_AXIS_TUSER_WIDTH : integer;
  attribute C_M02_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M03_AXIS_ACLK_RATIO : integer;
  attribute C_M03_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M03_AXIS_BASETDEST : integer;
  attribute C_M03_AXIS_BASETDEST of inst : label is 3;
  attribute C_M03_AXIS_CONNECTIVITY : string;
  attribute C_M03_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M03_AXIS_FIFO_DEPTH : integer;
  attribute C_M03_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M03_AXIS_FIFO_MODE : integer;
  attribute C_M03_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M03_AXIS_HIGHTDEST : integer;
  attribute C_M03_AXIS_HIGHTDEST of inst : label is 3;
  attribute C_M03_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M03_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M03_AXIS_REG_CONFIG : integer;
  attribute C_M03_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M03_AXIS_TDATA_WIDTH : integer;
  attribute C_M03_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M03_AXIS_TUSER_WIDTH : integer;
  attribute C_M03_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M04_AXIS_ACLK_RATIO : integer;
  attribute C_M04_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M04_AXIS_BASETDEST : integer;
  attribute C_M04_AXIS_BASETDEST of inst : label is 4;
  attribute C_M04_AXIS_CONNECTIVITY : string;
  attribute C_M04_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M04_AXIS_FIFO_DEPTH : integer;
  attribute C_M04_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M04_AXIS_FIFO_MODE : integer;
  attribute C_M04_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M04_AXIS_HIGHTDEST : integer;
  attribute C_M04_AXIS_HIGHTDEST of inst : label is 4;
  attribute C_M04_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M04_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M04_AXIS_REG_CONFIG : integer;
  attribute C_M04_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M04_AXIS_TDATA_WIDTH : integer;
  attribute C_M04_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M04_AXIS_TUSER_WIDTH : integer;
  attribute C_M04_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M05_AXIS_ACLK_RATIO : integer;
  attribute C_M05_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M05_AXIS_BASETDEST : integer;
  attribute C_M05_AXIS_BASETDEST of inst : label is 5;
  attribute C_M05_AXIS_CONNECTIVITY : string;
  attribute C_M05_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M05_AXIS_FIFO_DEPTH : integer;
  attribute C_M05_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M05_AXIS_FIFO_MODE : integer;
  attribute C_M05_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M05_AXIS_HIGHTDEST : integer;
  attribute C_M05_AXIS_HIGHTDEST of inst : label is 5;
  attribute C_M05_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M05_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M05_AXIS_REG_CONFIG : integer;
  attribute C_M05_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M05_AXIS_TDATA_WIDTH : integer;
  attribute C_M05_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M05_AXIS_TUSER_WIDTH : integer;
  attribute C_M05_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M06_AXIS_ACLK_RATIO : integer;
  attribute C_M06_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M06_AXIS_BASETDEST : integer;
  attribute C_M06_AXIS_BASETDEST of inst : label is 6;
  attribute C_M06_AXIS_CONNECTIVITY : string;
  attribute C_M06_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M06_AXIS_FIFO_DEPTH : integer;
  attribute C_M06_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M06_AXIS_FIFO_MODE : integer;
  attribute C_M06_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M06_AXIS_HIGHTDEST : integer;
  attribute C_M06_AXIS_HIGHTDEST of inst : label is 6;
  attribute C_M06_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M06_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M06_AXIS_REG_CONFIG : integer;
  attribute C_M06_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M06_AXIS_TDATA_WIDTH : integer;
  attribute C_M06_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M06_AXIS_TUSER_WIDTH : integer;
  attribute C_M06_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M07_AXIS_ACLK_RATIO : integer;
  attribute C_M07_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M07_AXIS_BASETDEST : integer;
  attribute C_M07_AXIS_BASETDEST of inst : label is 7;
  attribute C_M07_AXIS_CONNECTIVITY : string;
  attribute C_M07_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M07_AXIS_FIFO_DEPTH : integer;
  attribute C_M07_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M07_AXIS_FIFO_MODE : integer;
  attribute C_M07_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M07_AXIS_HIGHTDEST : integer;
  attribute C_M07_AXIS_HIGHTDEST of inst : label is 7;
  attribute C_M07_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M07_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M07_AXIS_REG_CONFIG : integer;
  attribute C_M07_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M07_AXIS_TDATA_WIDTH : integer;
  attribute C_M07_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M07_AXIS_TUSER_WIDTH : integer;
  attribute C_M07_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M08_AXIS_ACLK_RATIO : integer;
  attribute C_M08_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M08_AXIS_BASETDEST : integer;
  attribute C_M08_AXIS_BASETDEST of inst : label is 8;
  attribute C_M08_AXIS_CONNECTIVITY : string;
  attribute C_M08_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M08_AXIS_FIFO_DEPTH : integer;
  attribute C_M08_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M08_AXIS_FIFO_MODE : integer;
  attribute C_M08_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M08_AXIS_HIGHTDEST : integer;
  attribute C_M08_AXIS_HIGHTDEST of inst : label is 8;
  attribute C_M08_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M08_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M08_AXIS_REG_CONFIG : integer;
  attribute C_M08_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M08_AXIS_TDATA_WIDTH : integer;
  attribute C_M08_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M08_AXIS_TUSER_WIDTH : integer;
  attribute C_M08_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M09_AXIS_ACLK_RATIO : integer;
  attribute C_M09_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M09_AXIS_BASETDEST : integer;
  attribute C_M09_AXIS_BASETDEST of inst : label is 9;
  attribute C_M09_AXIS_CONNECTIVITY : string;
  attribute C_M09_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M09_AXIS_FIFO_DEPTH : integer;
  attribute C_M09_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M09_AXIS_FIFO_MODE : integer;
  attribute C_M09_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M09_AXIS_HIGHTDEST : integer;
  attribute C_M09_AXIS_HIGHTDEST of inst : label is 9;
  attribute C_M09_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M09_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M09_AXIS_REG_CONFIG : integer;
  attribute C_M09_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M09_AXIS_TDATA_WIDTH : integer;
  attribute C_M09_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M09_AXIS_TUSER_WIDTH : integer;
  attribute C_M09_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M10_AXIS_ACLK_RATIO : integer;
  attribute C_M10_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M10_AXIS_BASETDEST : integer;
  attribute C_M10_AXIS_BASETDEST of inst : label is 10;
  attribute C_M10_AXIS_CONNECTIVITY : string;
  attribute C_M10_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M10_AXIS_FIFO_DEPTH : integer;
  attribute C_M10_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M10_AXIS_FIFO_MODE : integer;
  attribute C_M10_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M10_AXIS_HIGHTDEST : integer;
  attribute C_M10_AXIS_HIGHTDEST of inst : label is 10;
  attribute C_M10_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M10_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M10_AXIS_REG_CONFIG : integer;
  attribute C_M10_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M10_AXIS_TDATA_WIDTH : integer;
  attribute C_M10_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M10_AXIS_TUSER_WIDTH : integer;
  attribute C_M10_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M11_AXIS_ACLK_RATIO : integer;
  attribute C_M11_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M11_AXIS_BASETDEST : integer;
  attribute C_M11_AXIS_BASETDEST of inst : label is 11;
  attribute C_M11_AXIS_CONNECTIVITY : string;
  attribute C_M11_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M11_AXIS_FIFO_DEPTH : integer;
  attribute C_M11_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M11_AXIS_FIFO_MODE : integer;
  attribute C_M11_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M11_AXIS_HIGHTDEST : integer;
  attribute C_M11_AXIS_HIGHTDEST of inst : label is 11;
  attribute C_M11_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M11_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M11_AXIS_REG_CONFIG : integer;
  attribute C_M11_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M11_AXIS_TDATA_WIDTH : integer;
  attribute C_M11_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M11_AXIS_TUSER_WIDTH : integer;
  attribute C_M11_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M12_AXIS_ACLK_RATIO : integer;
  attribute C_M12_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M12_AXIS_BASETDEST : integer;
  attribute C_M12_AXIS_BASETDEST of inst : label is 12;
  attribute C_M12_AXIS_CONNECTIVITY : string;
  attribute C_M12_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M12_AXIS_FIFO_DEPTH : integer;
  attribute C_M12_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M12_AXIS_FIFO_MODE : integer;
  attribute C_M12_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M12_AXIS_HIGHTDEST : integer;
  attribute C_M12_AXIS_HIGHTDEST of inst : label is 12;
  attribute C_M12_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M12_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M12_AXIS_REG_CONFIG : integer;
  attribute C_M12_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M12_AXIS_TDATA_WIDTH : integer;
  attribute C_M12_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M12_AXIS_TUSER_WIDTH : integer;
  attribute C_M12_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M13_AXIS_ACLK_RATIO : integer;
  attribute C_M13_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M13_AXIS_BASETDEST : integer;
  attribute C_M13_AXIS_BASETDEST of inst : label is 13;
  attribute C_M13_AXIS_CONNECTIVITY : string;
  attribute C_M13_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M13_AXIS_FIFO_DEPTH : integer;
  attribute C_M13_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M13_AXIS_FIFO_MODE : integer;
  attribute C_M13_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M13_AXIS_HIGHTDEST : integer;
  attribute C_M13_AXIS_HIGHTDEST of inst : label is 13;
  attribute C_M13_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M13_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M13_AXIS_REG_CONFIG : integer;
  attribute C_M13_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M13_AXIS_TDATA_WIDTH : integer;
  attribute C_M13_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M13_AXIS_TUSER_WIDTH : integer;
  attribute C_M13_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M14_AXIS_ACLK_RATIO : integer;
  attribute C_M14_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M14_AXIS_BASETDEST : integer;
  attribute C_M14_AXIS_BASETDEST of inst : label is 14;
  attribute C_M14_AXIS_CONNECTIVITY : string;
  attribute C_M14_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M14_AXIS_FIFO_DEPTH : integer;
  attribute C_M14_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M14_AXIS_FIFO_MODE : integer;
  attribute C_M14_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M14_AXIS_HIGHTDEST : integer;
  attribute C_M14_AXIS_HIGHTDEST of inst : label is 14;
  attribute C_M14_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M14_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M14_AXIS_REG_CONFIG : integer;
  attribute C_M14_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M14_AXIS_TDATA_WIDTH : integer;
  attribute C_M14_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M14_AXIS_TUSER_WIDTH : integer;
  attribute C_M14_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_M15_AXIS_ACLK_RATIO : integer;
  attribute C_M15_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_M15_AXIS_BASETDEST : integer;
  attribute C_M15_AXIS_BASETDEST of inst : label is 15;
  attribute C_M15_AXIS_CONNECTIVITY : string;
  attribute C_M15_AXIS_CONNECTIVITY of inst : label is "16'b0000000000000000";
  attribute C_M15_AXIS_FIFO_DEPTH : integer;
  attribute C_M15_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_M15_AXIS_FIFO_MODE : integer;
  attribute C_M15_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_M15_AXIS_HIGHTDEST : integer;
  attribute C_M15_AXIS_HIGHTDEST of inst : label is 15;
  attribute C_M15_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_M15_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_M15_AXIS_REG_CONFIG : integer;
  attribute C_M15_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_M15_AXIS_TDATA_WIDTH : integer;
  attribute C_M15_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_M15_AXIS_TUSER_WIDTH : integer;
  attribute C_M15_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_NUM_MI_SLOTS : integer;
  attribute C_NUM_MI_SLOTS of inst : label is 1;
  attribute C_NUM_SI_SLOTS : integer;
  attribute C_NUM_SI_SLOTS of inst : label is 4;
  attribute C_S00_AXIS_ACLK_RATIO : integer;
  attribute C_S00_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S00_AXIS_FIFO_DEPTH : integer;
  attribute C_S00_AXIS_FIFO_DEPTH of inst : label is 512;
  attribute C_S00_AXIS_FIFO_MODE : integer;
  attribute C_S00_AXIS_FIFO_MODE of inst : label is 2;
  attribute C_S00_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S00_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S00_AXIS_REG_CONFIG : integer;
  attribute C_S00_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S00_AXIS_TDATA_WIDTH : integer;
  attribute C_S00_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_S00_AXIS_TUSER_WIDTH : integer;
  attribute C_S00_AXIS_TUSER_WIDTH of inst : label is 4;
  attribute C_S01_AXIS_ACLK_RATIO : integer;
  attribute C_S01_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S01_AXIS_FIFO_DEPTH : integer;
  attribute C_S01_AXIS_FIFO_DEPTH of inst : label is 512;
  attribute C_S01_AXIS_FIFO_MODE : integer;
  attribute C_S01_AXIS_FIFO_MODE of inst : label is 2;
  attribute C_S01_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S01_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S01_AXIS_REG_CONFIG : integer;
  attribute C_S01_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S01_AXIS_TDATA_WIDTH : integer;
  attribute C_S01_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_S01_AXIS_TUSER_WIDTH : integer;
  attribute C_S01_AXIS_TUSER_WIDTH of inst : label is 4;
  attribute C_S02_AXIS_ACLK_RATIO : integer;
  attribute C_S02_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S02_AXIS_FIFO_DEPTH : integer;
  attribute C_S02_AXIS_FIFO_DEPTH of inst : label is 512;
  attribute C_S02_AXIS_FIFO_MODE : integer;
  attribute C_S02_AXIS_FIFO_MODE of inst : label is 2;
  attribute C_S02_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S02_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S02_AXIS_REG_CONFIG : integer;
  attribute C_S02_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S02_AXIS_TDATA_WIDTH : integer;
  attribute C_S02_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_S02_AXIS_TUSER_WIDTH : integer;
  attribute C_S02_AXIS_TUSER_WIDTH of inst : label is 4;
  attribute C_S03_AXIS_ACLK_RATIO : integer;
  attribute C_S03_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S03_AXIS_FIFO_DEPTH : integer;
  attribute C_S03_AXIS_FIFO_DEPTH of inst : label is 512;
  attribute C_S03_AXIS_FIFO_MODE : integer;
  attribute C_S03_AXIS_FIFO_MODE of inst : label is 2;
  attribute C_S03_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S03_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S03_AXIS_REG_CONFIG : integer;
  attribute C_S03_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S03_AXIS_TDATA_WIDTH : integer;
  attribute C_S03_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_S03_AXIS_TUSER_WIDTH : integer;
  attribute C_S03_AXIS_TUSER_WIDTH of inst : label is 4;
  attribute C_S04_AXIS_ACLK_RATIO : integer;
  attribute C_S04_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S04_AXIS_FIFO_DEPTH : integer;
  attribute C_S04_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S04_AXIS_FIFO_MODE : integer;
  attribute C_S04_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S04_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S04_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S04_AXIS_REG_CONFIG : integer;
  attribute C_S04_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S04_AXIS_TDATA_WIDTH : integer;
  attribute C_S04_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S04_AXIS_TUSER_WIDTH : integer;
  attribute C_S04_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S05_AXIS_ACLK_RATIO : integer;
  attribute C_S05_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S05_AXIS_FIFO_DEPTH : integer;
  attribute C_S05_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S05_AXIS_FIFO_MODE : integer;
  attribute C_S05_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S05_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S05_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S05_AXIS_REG_CONFIG : integer;
  attribute C_S05_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S05_AXIS_TDATA_WIDTH : integer;
  attribute C_S05_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S05_AXIS_TUSER_WIDTH : integer;
  attribute C_S05_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S06_AXIS_ACLK_RATIO : integer;
  attribute C_S06_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S06_AXIS_FIFO_DEPTH : integer;
  attribute C_S06_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S06_AXIS_FIFO_MODE : integer;
  attribute C_S06_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S06_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S06_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S06_AXIS_REG_CONFIG : integer;
  attribute C_S06_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S06_AXIS_TDATA_WIDTH : integer;
  attribute C_S06_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S06_AXIS_TUSER_WIDTH : integer;
  attribute C_S06_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S07_AXIS_ACLK_RATIO : integer;
  attribute C_S07_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S07_AXIS_FIFO_DEPTH : integer;
  attribute C_S07_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S07_AXIS_FIFO_MODE : integer;
  attribute C_S07_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S07_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S07_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S07_AXIS_REG_CONFIG : integer;
  attribute C_S07_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S07_AXIS_TDATA_WIDTH : integer;
  attribute C_S07_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S07_AXIS_TUSER_WIDTH : integer;
  attribute C_S07_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S08_AXIS_ACLK_RATIO : integer;
  attribute C_S08_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S08_AXIS_FIFO_DEPTH : integer;
  attribute C_S08_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S08_AXIS_FIFO_MODE : integer;
  attribute C_S08_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S08_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S08_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S08_AXIS_REG_CONFIG : integer;
  attribute C_S08_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S08_AXIS_TDATA_WIDTH : integer;
  attribute C_S08_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S08_AXIS_TUSER_WIDTH : integer;
  attribute C_S08_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S09_AXIS_ACLK_RATIO : integer;
  attribute C_S09_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S09_AXIS_FIFO_DEPTH : integer;
  attribute C_S09_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S09_AXIS_FIFO_MODE : integer;
  attribute C_S09_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S09_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S09_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S09_AXIS_REG_CONFIG : integer;
  attribute C_S09_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S09_AXIS_TDATA_WIDTH : integer;
  attribute C_S09_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S09_AXIS_TUSER_WIDTH : integer;
  attribute C_S09_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S10_AXIS_ACLK_RATIO : integer;
  attribute C_S10_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S10_AXIS_FIFO_DEPTH : integer;
  attribute C_S10_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S10_AXIS_FIFO_MODE : integer;
  attribute C_S10_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S10_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S10_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S10_AXIS_REG_CONFIG : integer;
  attribute C_S10_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S10_AXIS_TDATA_WIDTH : integer;
  attribute C_S10_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S10_AXIS_TUSER_WIDTH : integer;
  attribute C_S10_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S11_AXIS_ACLK_RATIO : integer;
  attribute C_S11_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S11_AXIS_FIFO_DEPTH : integer;
  attribute C_S11_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S11_AXIS_FIFO_MODE : integer;
  attribute C_S11_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S11_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S11_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S11_AXIS_REG_CONFIG : integer;
  attribute C_S11_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S11_AXIS_TDATA_WIDTH : integer;
  attribute C_S11_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S11_AXIS_TUSER_WIDTH : integer;
  attribute C_S11_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S12_AXIS_ACLK_RATIO : integer;
  attribute C_S12_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S12_AXIS_FIFO_DEPTH : integer;
  attribute C_S12_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S12_AXIS_FIFO_MODE : integer;
  attribute C_S12_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S12_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S12_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S12_AXIS_REG_CONFIG : integer;
  attribute C_S12_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S12_AXIS_TDATA_WIDTH : integer;
  attribute C_S12_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S12_AXIS_TUSER_WIDTH : integer;
  attribute C_S12_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S13_AXIS_ACLK_RATIO : integer;
  attribute C_S13_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S13_AXIS_FIFO_DEPTH : integer;
  attribute C_S13_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S13_AXIS_FIFO_MODE : integer;
  attribute C_S13_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S13_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S13_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S13_AXIS_REG_CONFIG : integer;
  attribute C_S13_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S13_AXIS_TDATA_WIDTH : integer;
  attribute C_S13_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S13_AXIS_TUSER_WIDTH : integer;
  attribute C_S13_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S14_AXIS_ACLK_RATIO : integer;
  attribute C_S14_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S14_AXIS_FIFO_DEPTH : integer;
  attribute C_S14_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S14_AXIS_FIFO_MODE : integer;
  attribute C_S14_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S14_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S14_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S14_AXIS_REG_CONFIG : integer;
  attribute C_S14_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S14_AXIS_TDATA_WIDTH : integer;
  attribute C_S14_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S14_AXIS_TUSER_WIDTH : integer;
  attribute C_S14_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_S15_AXIS_ACLK_RATIO : integer;
  attribute C_S15_AXIS_ACLK_RATIO of inst : label is 12;
  attribute C_S15_AXIS_FIFO_DEPTH : integer;
  attribute C_S15_AXIS_FIFO_DEPTH of inst : label is 32;
  attribute C_S15_AXIS_FIFO_MODE : integer;
  attribute C_S15_AXIS_FIFO_MODE of inst : label is 0;
  attribute C_S15_AXIS_IS_ACLK_ASYNC : integer;
  attribute C_S15_AXIS_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_S15_AXIS_REG_CONFIG : integer;
  attribute C_S15_AXIS_REG_CONFIG of inst : label is 0;
  attribute C_S15_AXIS_TDATA_WIDTH : integer;
  attribute C_S15_AXIS_TDATA_WIDTH of inst : label is 8;
  attribute C_S15_AXIS_TUSER_WIDTH : integer;
  attribute C_S15_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SWITCH_ACLK_RATIO : integer;
  attribute C_SWITCH_ACLK_RATIO of inst : label is 12;
  attribute C_SWITCH_MAX_XFERS_PER_ARB : integer;
  attribute C_SWITCH_MAX_XFERS_PER_ARB of inst : label is 1;
  attribute C_SWITCH_MI_REG_CONFIG : integer;
  attribute C_SWITCH_MI_REG_CONFIG of inst : label is 0;
  attribute C_SWITCH_MODE : integer;
  attribute C_SWITCH_MODE of inst : label is 1;
  attribute C_SWITCH_NUM_CYCLES_TIMEOUT : integer;
  attribute C_SWITCH_NUM_CYCLES_TIMEOUT of inst : label is 0;
  attribute C_SWITCH_SIGNAL_SET : integer;
  attribute C_SWITCH_SIGNAL_SET of inst : label is 59;
  attribute C_SWITCH_SI_REG_CONFIG : integer;
  attribute C_SWITCH_SI_REG_CONFIG of inst : label is 1;
  attribute C_SWITCH_TDATA_WIDTH : integer;
  attribute C_SWITCH_TDATA_WIDTH of inst : label is 32;
  attribute C_SWITCH_TDEST_WIDTH : integer;
  attribute C_SWITCH_TDEST_WIDTH of inst : label is 1;
  attribute C_SWITCH_TID_WIDTH : integer;
  attribute C_SWITCH_TID_WIDTH of inst : label is 2;
  attribute C_SWITCH_TUSER_WIDTH : integer;
  attribute C_SWITCH_TUSER_WIDTH of inst : label is 4;
  attribute C_SWITCH_USE_ACLKEN : integer;
  attribute C_SWITCH_USE_ACLKEN of inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 2;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of inst : label is true;
  attribute P_M_AXIS_ACLK_RATIO_ARRAY : string;
  attribute P_M_AXIS_ACLK_RATIO_ARRAY of inst : label is "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100";
  attribute P_M_AXIS_BASETDEST_ARRAY : string;
  attribute P_M_AXIS_BASETDEST_ARRAY of inst : label is "16'b1010101010101010";
  attribute P_M_AXIS_CONNECTIVITY_ARRAY : string;
  attribute P_M_AXIS_CONNECTIVITY_ARRAY of inst : label is "64'b0000000000000000000000000000000000000000000000000000000000001111";
  attribute P_M_AXIS_FIFO_DEPTH_ARRAY : string;
  attribute P_M_AXIS_FIFO_DEPTH_ARRAY of inst : label is "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000";
  attribute P_M_AXIS_FIFO_MODE_ARRAY : string;
  attribute P_M_AXIS_FIFO_MODE_ARRAY of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute P_M_AXIS_HIGHTDEST_ARRAY : string;
  attribute P_M_AXIS_HIGHTDEST_ARRAY of inst : label is "16'b1010101010101010";
  attribute P_M_AXIS_IS_ACLK_ASYNC_ARRAY : string;
  attribute P_M_AXIS_IS_ACLK_ASYNC_ARRAY of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_M_AXIS_REG_CONFIG_ARRAY : string;
  attribute P_M_AXIS_REG_CONFIG_ARRAY of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_M_AXIS_TDATA_WIDTH_ARRAY : string;
  attribute P_M_AXIS_TDATA_WIDTH_ARRAY of inst : label is "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000";
  attribute P_M_AXIS_TUSER_WIDTH_ARRAY : string;
  attribute P_M_AXIS_TUSER_WIDTH_ARRAY of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100";
  attribute P_S_AXIS_ACLK_RATIO_ARRAY : string;
  attribute P_S_AXIS_ACLK_RATIO_ARRAY of inst : label is "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100";
  attribute P_S_AXIS_FIFO_DEPTH_ARRAY : string;
  attribute P_S_AXIS_FIFO_DEPTH_ARRAY of inst : label is "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000";
  attribute P_S_AXIS_FIFO_MODE_ARRAY : string;
  attribute P_S_AXIS_FIFO_MODE_ARRAY of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010";
  attribute P_S_AXIS_IS_ACLK_ASYNC_ARRAY : string;
  attribute P_S_AXIS_IS_ACLK_ASYNC_ARRAY of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXIS_REG_CONFIG_ARRAY : string;
  attribute P_S_AXIS_REG_CONFIG_ARRAY of inst : label is "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute P_S_AXIS_TDATA_WIDTH_ARRAY : string;
  attribute P_S_AXIS_TDATA_WIDTH_ARRAY of inst : label is "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000";
  attribute P_S_AXIS_TUSER_WIDTH_ARRAY : string;
  attribute P_S_AXIS_TUSER_WIDTH_ARRAY of inst : label is "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of inst : label is "xilinx.com:interface:axis:1.0 S00_AXIS TREADY";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst: entity work.axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top
    port map (
      ACLK => ACLK,
      ACLKEN => \<const1>\,
      ARESETN => ARESETN,
      M00_AXIS_ACLK => M00_AXIS_ACLK,
      M00_AXIS_ACLKEN => \<const1>\,
      M00_AXIS_ARESETN => M00_AXIS_ARESETN,
      M00_AXIS_TDATA(31 downto 0) => M00_AXIS_TDATA(31 downto 0),
      M00_AXIS_TDEST(0) => NLW_inst_M00_AXIS_TDEST_UNCONNECTED(0),
      M00_AXIS_TID(1 downto 0) => M00_AXIS_TID(1 downto 0),
      M00_AXIS_TKEEP(3 downto 0) => M00_AXIS_TKEEP(3 downto 0),
      M00_AXIS_TLAST => M00_AXIS_TLAST,
      M00_AXIS_TREADY => M00_AXIS_TREADY,
      M00_AXIS_TSTRB(3 downto 0) => NLW_inst_M00_AXIS_TSTRB_UNCONNECTED(3 downto 0),
      M00_AXIS_TUSER(3 downto 0) => NLW_inst_M00_AXIS_TUSER_UNCONNECTED(3 downto 0),
      M00_AXIS_TVALID => M00_AXIS_TVALID,
      M00_FIFO_DATA_COUNT(31 downto 0) => M00_FIFO_DATA_COUNT(31 downto 0),
      M00_PACKER_ERR => NLW_inst_M00_PACKER_ERR_UNCONNECTED,
      M00_SPARSE_TKEEP_REMOVED => NLW_inst_M00_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M01_AXIS_ACLK => \<const0>\,
      M01_AXIS_ACLKEN => \<const1>\,
      M01_AXIS_ARESETN => \<const0>\,
      M01_AXIS_TDATA(7 downto 0) => NLW_inst_M01_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M01_AXIS_TDEST(0) => NLW_inst_M01_AXIS_TDEST_UNCONNECTED(0),
      M01_AXIS_TID(1 downto 0) => NLW_inst_M01_AXIS_TID_UNCONNECTED(1 downto 0),
      M01_AXIS_TKEEP(0) => NLW_inst_M01_AXIS_TKEEP_UNCONNECTED(0),
      M01_AXIS_TLAST => NLW_inst_M01_AXIS_TLAST_UNCONNECTED,
      M01_AXIS_TREADY => \<const0>\,
      M01_AXIS_TSTRB(0) => NLW_inst_M01_AXIS_TSTRB_UNCONNECTED(0),
      M01_AXIS_TUSER(0) => NLW_inst_M01_AXIS_TUSER_UNCONNECTED(0),
      M01_AXIS_TVALID => NLW_inst_M01_AXIS_TVALID_UNCONNECTED,
      M01_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M01_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M01_PACKER_ERR => NLW_inst_M01_PACKER_ERR_UNCONNECTED,
      M01_SPARSE_TKEEP_REMOVED => NLW_inst_M01_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M02_AXIS_ACLK => \<const0>\,
      M02_AXIS_ACLKEN => \<const1>\,
      M02_AXIS_ARESETN => \<const0>\,
      M02_AXIS_TDATA(7 downto 0) => NLW_inst_M02_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M02_AXIS_TDEST(0) => NLW_inst_M02_AXIS_TDEST_UNCONNECTED(0),
      M02_AXIS_TID(1 downto 0) => NLW_inst_M02_AXIS_TID_UNCONNECTED(1 downto 0),
      M02_AXIS_TKEEP(0) => NLW_inst_M02_AXIS_TKEEP_UNCONNECTED(0),
      M02_AXIS_TLAST => NLW_inst_M02_AXIS_TLAST_UNCONNECTED,
      M02_AXIS_TREADY => \<const0>\,
      M02_AXIS_TSTRB(0) => NLW_inst_M02_AXIS_TSTRB_UNCONNECTED(0),
      M02_AXIS_TUSER(0) => NLW_inst_M02_AXIS_TUSER_UNCONNECTED(0),
      M02_AXIS_TVALID => NLW_inst_M02_AXIS_TVALID_UNCONNECTED,
      M02_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M02_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M02_PACKER_ERR => NLW_inst_M02_PACKER_ERR_UNCONNECTED,
      M02_SPARSE_TKEEP_REMOVED => NLW_inst_M02_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M03_AXIS_ACLK => \<const0>\,
      M03_AXIS_ACLKEN => \<const1>\,
      M03_AXIS_ARESETN => \<const0>\,
      M03_AXIS_TDATA(7 downto 0) => NLW_inst_M03_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M03_AXIS_TDEST(0) => NLW_inst_M03_AXIS_TDEST_UNCONNECTED(0),
      M03_AXIS_TID(1 downto 0) => NLW_inst_M03_AXIS_TID_UNCONNECTED(1 downto 0),
      M03_AXIS_TKEEP(0) => NLW_inst_M03_AXIS_TKEEP_UNCONNECTED(0),
      M03_AXIS_TLAST => NLW_inst_M03_AXIS_TLAST_UNCONNECTED,
      M03_AXIS_TREADY => \<const0>\,
      M03_AXIS_TSTRB(0) => NLW_inst_M03_AXIS_TSTRB_UNCONNECTED(0),
      M03_AXIS_TUSER(0) => NLW_inst_M03_AXIS_TUSER_UNCONNECTED(0),
      M03_AXIS_TVALID => NLW_inst_M03_AXIS_TVALID_UNCONNECTED,
      M03_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M03_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M03_PACKER_ERR => NLW_inst_M03_PACKER_ERR_UNCONNECTED,
      M03_SPARSE_TKEEP_REMOVED => NLW_inst_M03_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M04_AXIS_ACLK => \<const0>\,
      M04_AXIS_ACLKEN => \<const1>\,
      M04_AXIS_ARESETN => \<const0>\,
      M04_AXIS_TDATA(7 downto 0) => NLW_inst_M04_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M04_AXIS_TDEST(0) => NLW_inst_M04_AXIS_TDEST_UNCONNECTED(0),
      M04_AXIS_TID(1 downto 0) => NLW_inst_M04_AXIS_TID_UNCONNECTED(1 downto 0),
      M04_AXIS_TKEEP(0) => NLW_inst_M04_AXIS_TKEEP_UNCONNECTED(0),
      M04_AXIS_TLAST => NLW_inst_M04_AXIS_TLAST_UNCONNECTED,
      M04_AXIS_TREADY => \<const0>\,
      M04_AXIS_TSTRB(0) => NLW_inst_M04_AXIS_TSTRB_UNCONNECTED(0),
      M04_AXIS_TUSER(0) => NLW_inst_M04_AXIS_TUSER_UNCONNECTED(0),
      M04_AXIS_TVALID => NLW_inst_M04_AXIS_TVALID_UNCONNECTED,
      M04_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M04_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M04_PACKER_ERR => NLW_inst_M04_PACKER_ERR_UNCONNECTED,
      M04_SPARSE_TKEEP_REMOVED => NLW_inst_M04_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M05_AXIS_ACLK => \<const0>\,
      M05_AXIS_ACLKEN => \<const1>\,
      M05_AXIS_ARESETN => \<const0>\,
      M05_AXIS_TDATA(7 downto 0) => NLW_inst_M05_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M05_AXIS_TDEST(0) => NLW_inst_M05_AXIS_TDEST_UNCONNECTED(0),
      M05_AXIS_TID(1 downto 0) => NLW_inst_M05_AXIS_TID_UNCONNECTED(1 downto 0),
      M05_AXIS_TKEEP(0) => NLW_inst_M05_AXIS_TKEEP_UNCONNECTED(0),
      M05_AXIS_TLAST => NLW_inst_M05_AXIS_TLAST_UNCONNECTED,
      M05_AXIS_TREADY => \<const0>\,
      M05_AXIS_TSTRB(0) => NLW_inst_M05_AXIS_TSTRB_UNCONNECTED(0),
      M05_AXIS_TUSER(0) => NLW_inst_M05_AXIS_TUSER_UNCONNECTED(0),
      M05_AXIS_TVALID => NLW_inst_M05_AXIS_TVALID_UNCONNECTED,
      M05_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M05_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M05_PACKER_ERR => NLW_inst_M05_PACKER_ERR_UNCONNECTED,
      M05_SPARSE_TKEEP_REMOVED => NLW_inst_M05_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M06_AXIS_ACLK => \<const0>\,
      M06_AXIS_ACLKEN => \<const1>\,
      M06_AXIS_ARESETN => \<const0>\,
      M06_AXIS_TDATA(7 downto 0) => NLW_inst_M06_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M06_AXIS_TDEST(0) => NLW_inst_M06_AXIS_TDEST_UNCONNECTED(0),
      M06_AXIS_TID(1 downto 0) => NLW_inst_M06_AXIS_TID_UNCONNECTED(1 downto 0),
      M06_AXIS_TKEEP(0) => NLW_inst_M06_AXIS_TKEEP_UNCONNECTED(0),
      M06_AXIS_TLAST => NLW_inst_M06_AXIS_TLAST_UNCONNECTED,
      M06_AXIS_TREADY => \<const0>\,
      M06_AXIS_TSTRB(0) => NLW_inst_M06_AXIS_TSTRB_UNCONNECTED(0),
      M06_AXIS_TUSER(0) => NLW_inst_M06_AXIS_TUSER_UNCONNECTED(0),
      M06_AXIS_TVALID => NLW_inst_M06_AXIS_TVALID_UNCONNECTED,
      M06_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M06_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M06_PACKER_ERR => NLW_inst_M06_PACKER_ERR_UNCONNECTED,
      M06_SPARSE_TKEEP_REMOVED => NLW_inst_M06_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M07_AXIS_ACLK => \<const0>\,
      M07_AXIS_ACLKEN => \<const1>\,
      M07_AXIS_ARESETN => \<const0>\,
      M07_AXIS_TDATA(7 downto 0) => NLW_inst_M07_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M07_AXIS_TDEST(0) => NLW_inst_M07_AXIS_TDEST_UNCONNECTED(0),
      M07_AXIS_TID(1 downto 0) => NLW_inst_M07_AXIS_TID_UNCONNECTED(1 downto 0),
      M07_AXIS_TKEEP(0) => NLW_inst_M07_AXIS_TKEEP_UNCONNECTED(0),
      M07_AXIS_TLAST => NLW_inst_M07_AXIS_TLAST_UNCONNECTED,
      M07_AXIS_TREADY => \<const0>\,
      M07_AXIS_TSTRB(0) => NLW_inst_M07_AXIS_TSTRB_UNCONNECTED(0),
      M07_AXIS_TUSER(0) => NLW_inst_M07_AXIS_TUSER_UNCONNECTED(0),
      M07_AXIS_TVALID => NLW_inst_M07_AXIS_TVALID_UNCONNECTED,
      M07_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M07_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M07_PACKER_ERR => NLW_inst_M07_PACKER_ERR_UNCONNECTED,
      M07_SPARSE_TKEEP_REMOVED => NLW_inst_M07_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M08_AXIS_ACLK => \<const0>\,
      M08_AXIS_ACLKEN => \<const1>\,
      M08_AXIS_ARESETN => \<const0>\,
      M08_AXIS_TDATA(7 downto 0) => NLW_inst_M08_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M08_AXIS_TDEST(0) => NLW_inst_M08_AXIS_TDEST_UNCONNECTED(0),
      M08_AXIS_TID(1 downto 0) => NLW_inst_M08_AXIS_TID_UNCONNECTED(1 downto 0),
      M08_AXIS_TKEEP(0) => NLW_inst_M08_AXIS_TKEEP_UNCONNECTED(0),
      M08_AXIS_TLAST => NLW_inst_M08_AXIS_TLAST_UNCONNECTED,
      M08_AXIS_TREADY => \<const0>\,
      M08_AXIS_TSTRB(0) => NLW_inst_M08_AXIS_TSTRB_UNCONNECTED(0),
      M08_AXIS_TUSER(0) => NLW_inst_M08_AXIS_TUSER_UNCONNECTED(0),
      M08_AXIS_TVALID => NLW_inst_M08_AXIS_TVALID_UNCONNECTED,
      M08_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M08_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M08_PACKER_ERR => NLW_inst_M08_PACKER_ERR_UNCONNECTED,
      M08_SPARSE_TKEEP_REMOVED => NLW_inst_M08_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M09_AXIS_ACLK => \<const0>\,
      M09_AXIS_ACLKEN => \<const1>\,
      M09_AXIS_ARESETN => \<const0>\,
      M09_AXIS_TDATA(7 downto 0) => NLW_inst_M09_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M09_AXIS_TDEST(0) => NLW_inst_M09_AXIS_TDEST_UNCONNECTED(0),
      M09_AXIS_TID(1 downto 0) => NLW_inst_M09_AXIS_TID_UNCONNECTED(1 downto 0),
      M09_AXIS_TKEEP(0) => NLW_inst_M09_AXIS_TKEEP_UNCONNECTED(0),
      M09_AXIS_TLAST => NLW_inst_M09_AXIS_TLAST_UNCONNECTED,
      M09_AXIS_TREADY => \<const0>\,
      M09_AXIS_TSTRB(0) => NLW_inst_M09_AXIS_TSTRB_UNCONNECTED(0),
      M09_AXIS_TUSER(0) => NLW_inst_M09_AXIS_TUSER_UNCONNECTED(0),
      M09_AXIS_TVALID => NLW_inst_M09_AXIS_TVALID_UNCONNECTED,
      M09_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M09_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M09_PACKER_ERR => NLW_inst_M09_PACKER_ERR_UNCONNECTED,
      M09_SPARSE_TKEEP_REMOVED => NLW_inst_M09_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M10_AXIS_ACLK => \<const0>\,
      M10_AXIS_ACLKEN => \<const1>\,
      M10_AXIS_ARESETN => \<const0>\,
      M10_AXIS_TDATA(7 downto 0) => NLW_inst_M10_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M10_AXIS_TDEST(0) => NLW_inst_M10_AXIS_TDEST_UNCONNECTED(0),
      M10_AXIS_TID(1 downto 0) => NLW_inst_M10_AXIS_TID_UNCONNECTED(1 downto 0),
      M10_AXIS_TKEEP(0) => NLW_inst_M10_AXIS_TKEEP_UNCONNECTED(0),
      M10_AXIS_TLAST => NLW_inst_M10_AXIS_TLAST_UNCONNECTED,
      M10_AXIS_TREADY => \<const0>\,
      M10_AXIS_TSTRB(0) => NLW_inst_M10_AXIS_TSTRB_UNCONNECTED(0),
      M10_AXIS_TUSER(0) => NLW_inst_M10_AXIS_TUSER_UNCONNECTED(0),
      M10_AXIS_TVALID => NLW_inst_M10_AXIS_TVALID_UNCONNECTED,
      M10_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M10_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M10_PACKER_ERR => NLW_inst_M10_PACKER_ERR_UNCONNECTED,
      M10_SPARSE_TKEEP_REMOVED => NLW_inst_M10_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M11_AXIS_ACLK => \<const0>\,
      M11_AXIS_ACLKEN => \<const1>\,
      M11_AXIS_ARESETN => \<const0>\,
      M11_AXIS_TDATA(7 downto 0) => NLW_inst_M11_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M11_AXIS_TDEST(0) => NLW_inst_M11_AXIS_TDEST_UNCONNECTED(0),
      M11_AXIS_TID(1 downto 0) => NLW_inst_M11_AXIS_TID_UNCONNECTED(1 downto 0),
      M11_AXIS_TKEEP(0) => NLW_inst_M11_AXIS_TKEEP_UNCONNECTED(0),
      M11_AXIS_TLAST => NLW_inst_M11_AXIS_TLAST_UNCONNECTED,
      M11_AXIS_TREADY => \<const0>\,
      M11_AXIS_TSTRB(0) => NLW_inst_M11_AXIS_TSTRB_UNCONNECTED(0),
      M11_AXIS_TUSER(0) => NLW_inst_M11_AXIS_TUSER_UNCONNECTED(0),
      M11_AXIS_TVALID => NLW_inst_M11_AXIS_TVALID_UNCONNECTED,
      M11_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M11_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M11_PACKER_ERR => NLW_inst_M11_PACKER_ERR_UNCONNECTED,
      M11_SPARSE_TKEEP_REMOVED => NLW_inst_M11_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M12_AXIS_ACLK => \<const0>\,
      M12_AXIS_ACLKEN => \<const1>\,
      M12_AXIS_ARESETN => \<const0>\,
      M12_AXIS_TDATA(7 downto 0) => NLW_inst_M12_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M12_AXIS_TDEST(0) => NLW_inst_M12_AXIS_TDEST_UNCONNECTED(0),
      M12_AXIS_TID(1 downto 0) => NLW_inst_M12_AXIS_TID_UNCONNECTED(1 downto 0),
      M12_AXIS_TKEEP(0) => NLW_inst_M12_AXIS_TKEEP_UNCONNECTED(0),
      M12_AXIS_TLAST => NLW_inst_M12_AXIS_TLAST_UNCONNECTED,
      M12_AXIS_TREADY => \<const0>\,
      M12_AXIS_TSTRB(0) => NLW_inst_M12_AXIS_TSTRB_UNCONNECTED(0),
      M12_AXIS_TUSER(0) => NLW_inst_M12_AXIS_TUSER_UNCONNECTED(0),
      M12_AXIS_TVALID => NLW_inst_M12_AXIS_TVALID_UNCONNECTED,
      M12_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M12_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M12_PACKER_ERR => NLW_inst_M12_PACKER_ERR_UNCONNECTED,
      M12_SPARSE_TKEEP_REMOVED => NLW_inst_M12_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M13_AXIS_ACLK => \<const0>\,
      M13_AXIS_ACLKEN => \<const1>\,
      M13_AXIS_ARESETN => \<const0>\,
      M13_AXIS_TDATA(7 downto 0) => NLW_inst_M13_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M13_AXIS_TDEST(0) => NLW_inst_M13_AXIS_TDEST_UNCONNECTED(0),
      M13_AXIS_TID(1 downto 0) => NLW_inst_M13_AXIS_TID_UNCONNECTED(1 downto 0),
      M13_AXIS_TKEEP(0) => NLW_inst_M13_AXIS_TKEEP_UNCONNECTED(0),
      M13_AXIS_TLAST => NLW_inst_M13_AXIS_TLAST_UNCONNECTED,
      M13_AXIS_TREADY => \<const0>\,
      M13_AXIS_TSTRB(0) => NLW_inst_M13_AXIS_TSTRB_UNCONNECTED(0),
      M13_AXIS_TUSER(0) => NLW_inst_M13_AXIS_TUSER_UNCONNECTED(0),
      M13_AXIS_TVALID => NLW_inst_M13_AXIS_TVALID_UNCONNECTED,
      M13_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M13_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M13_PACKER_ERR => NLW_inst_M13_PACKER_ERR_UNCONNECTED,
      M13_SPARSE_TKEEP_REMOVED => NLW_inst_M13_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M14_AXIS_ACLK => \<const0>\,
      M14_AXIS_ACLKEN => \<const1>\,
      M14_AXIS_ARESETN => \<const0>\,
      M14_AXIS_TDATA(7 downto 0) => NLW_inst_M14_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M14_AXIS_TDEST(0) => NLW_inst_M14_AXIS_TDEST_UNCONNECTED(0),
      M14_AXIS_TID(1 downto 0) => NLW_inst_M14_AXIS_TID_UNCONNECTED(1 downto 0),
      M14_AXIS_TKEEP(0) => NLW_inst_M14_AXIS_TKEEP_UNCONNECTED(0),
      M14_AXIS_TLAST => NLW_inst_M14_AXIS_TLAST_UNCONNECTED,
      M14_AXIS_TREADY => \<const0>\,
      M14_AXIS_TSTRB(0) => NLW_inst_M14_AXIS_TSTRB_UNCONNECTED(0),
      M14_AXIS_TUSER(0) => NLW_inst_M14_AXIS_TUSER_UNCONNECTED(0),
      M14_AXIS_TVALID => NLW_inst_M14_AXIS_TVALID_UNCONNECTED,
      M14_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M14_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M14_PACKER_ERR => NLW_inst_M14_PACKER_ERR_UNCONNECTED,
      M14_SPARSE_TKEEP_REMOVED => NLW_inst_M14_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      M15_AXIS_ACLK => \<const0>\,
      M15_AXIS_ACLKEN => \<const1>\,
      M15_AXIS_ARESETN => \<const0>\,
      M15_AXIS_TDATA(7 downto 0) => NLW_inst_M15_AXIS_TDATA_UNCONNECTED(7 downto 0),
      M15_AXIS_TDEST(0) => NLW_inst_M15_AXIS_TDEST_UNCONNECTED(0),
      M15_AXIS_TID(1 downto 0) => NLW_inst_M15_AXIS_TID_UNCONNECTED(1 downto 0),
      M15_AXIS_TKEEP(0) => NLW_inst_M15_AXIS_TKEEP_UNCONNECTED(0),
      M15_AXIS_TLAST => NLW_inst_M15_AXIS_TLAST_UNCONNECTED,
      M15_AXIS_TREADY => \<const0>\,
      M15_AXIS_TSTRB(0) => NLW_inst_M15_AXIS_TSTRB_UNCONNECTED(0),
      M15_AXIS_TUSER(0) => NLW_inst_M15_AXIS_TUSER_UNCONNECTED(0),
      M15_AXIS_TVALID => NLW_inst_M15_AXIS_TVALID_UNCONNECTED,
      M15_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_M15_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      M15_PACKER_ERR => NLW_inst_M15_PACKER_ERR_UNCONNECTED,
      M15_SPARSE_TKEEP_REMOVED => NLW_inst_M15_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S00_ARB_REQ_SUPPRESS => S00_ARB_REQ_SUPPRESS,
      S00_AXIS_ACLK => S00_AXIS_ACLK,
      S00_AXIS_ACLKEN => \<const1>\,
      S00_AXIS_ARESETN => S00_AXIS_ARESETN,
      S00_AXIS_TDATA(31 downto 0) => S00_AXIS_TDATA(31 downto 0),
      S00_AXIS_TDEST(0) => \<const0>\,
      S00_AXIS_TID(1 downto 0) => S00_AXIS_TID(1 downto 0),
      S00_AXIS_TKEEP(3 downto 0) => S00_AXIS_TKEEP(3 downto 0),
      S00_AXIS_TLAST => S00_AXIS_TLAST,
      S00_AXIS_TREADY => S00_AXIS_TREADY,
      S00_AXIS_TSTRB(3) => \<const0>\,
      S00_AXIS_TSTRB(2) => \<const0>\,
      S00_AXIS_TSTRB(1) => \<const0>\,
      S00_AXIS_TSTRB(0) => \<const0>\,
      S00_AXIS_TUSER(3) => \<const0>\,
      S00_AXIS_TUSER(2) => \<const0>\,
      S00_AXIS_TUSER(1) => \<const0>\,
      S00_AXIS_TUSER(0) => \<const0>\,
      S00_AXIS_TVALID => S00_AXIS_TVALID,
      S00_DECODE_ERR => NLW_inst_S00_DECODE_ERR_UNCONNECTED,
      S00_FIFO_DATA_COUNT(31 downto 0) => S00_FIFO_DATA_COUNT(31 downto 0),
      S00_PACKER_ERR => NLW_inst_S00_PACKER_ERR_UNCONNECTED,
      S00_SPARSE_TKEEP_REMOVED => NLW_inst_S00_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S01_ARB_REQ_SUPPRESS => S01_ARB_REQ_SUPPRESS,
      S01_AXIS_ACLK => S01_AXIS_ACLK,
      S01_AXIS_ACLKEN => \<const1>\,
      S01_AXIS_ARESETN => S01_AXIS_ARESETN,
      S01_AXIS_TDATA(31 downto 0) => S01_AXIS_TDATA(31 downto 0),
      S01_AXIS_TDEST(0) => \<const0>\,
      S01_AXIS_TID(1 downto 0) => S01_AXIS_TID(1 downto 0),
      S01_AXIS_TKEEP(3 downto 0) => S01_AXIS_TKEEP(3 downto 0),
      S01_AXIS_TLAST => S01_AXIS_TLAST,
      S01_AXIS_TREADY => S01_AXIS_TREADY,
      S01_AXIS_TSTRB(3) => \<const0>\,
      S01_AXIS_TSTRB(2) => \<const0>\,
      S01_AXIS_TSTRB(1) => \<const0>\,
      S01_AXIS_TSTRB(0) => \<const0>\,
      S01_AXIS_TUSER(3) => \<const0>\,
      S01_AXIS_TUSER(2) => \<const0>\,
      S01_AXIS_TUSER(1) => \<const0>\,
      S01_AXIS_TUSER(0) => \<const0>\,
      S01_AXIS_TVALID => S01_AXIS_TVALID,
      S01_DECODE_ERR => NLW_inst_S01_DECODE_ERR_UNCONNECTED,
      S01_FIFO_DATA_COUNT(31 downto 0) => S01_FIFO_DATA_COUNT(31 downto 0),
      S01_PACKER_ERR => NLW_inst_S01_PACKER_ERR_UNCONNECTED,
      S01_SPARSE_TKEEP_REMOVED => NLW_inst_S01_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S02_ARB_REQ_SUPPRESS => S02_ARB_REQ_SUPPRESS,
      S02_AXIS_ACLK => S02_AXIS_ACLK,
      S02_AXIS_ACLKEN => \<const1>\,
      S02_AXIS_ARESETN => S02_AXIS_ARESETN,
      S02_AXIS_TDATA(31 downto 0) => S02_AXIS_TDATA(31 downto 0),
      S02_AXIS_TDEST(0) => \<const0>\,
      S02_AXIS_TID(1 downto 0) => S02_AXIS_TID(1 downto 0),
      S02_AXIS_TKEEP(3 downto 0) => S02_AXIS_TKEEP(3 downto 0),
      S02_AXIS_TLAST => S02_AXIS_TLAST,
      S02_AXIS_TREADY => S02_AXIS_TREADY,
      S02_AXIS_TSTRB(3) => \<const0>\,
      S02_AXIS_TSTRB(2) => \<const0>\,
      S02_AXIS_TSTRB(1) => \<const0>\,
      S02_AXIS_TSTRB(0) => \<const0>\,
      S02_AXIS_TUSER(3) => \<const0>\,
      S02_AXIS_TUSER(2) => \<const0>\,
      S02_AXIS_TUSER(1) => \<const0>\,
      S02_AXIS_TUSER(0) => \<const0>\,
      S02_AXIS_TVALID => S02_AXIS_TVALID,
      S02_DECODE_ERR => NLW_inst_S02_DECODE_ERR_UNCONNECTED,
      S02_FIFO_DATA_COUNT(31 downto 0) => S02_FIFO_DATA_COUNT(31 downto 0),
      S02_PACKER_ERR => NLW_inst_S02_PACKER_ERR_UNCONNECTED,
      S02_SPARSE_TKEEP_REMOVED => NLW_inst_S02_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S03_ARB_REQ_SUPPRESS => S03_ARB_REQ_SUPPRESS,
      S03_AXIS_ACLK => S03_AXIS_ACLK,
      S03_AXIS_ACLKEN => \<const1>\,
      S03_AXIS_ARESETN => S03_AXIS_ARESETN,
      S03_AXIS_TDATA(31 downto 0) => S03_AXIS_TDATA(31 downto 0),
      S03_AXIS_TDEST(0) => \<const0>\,
      S03_AXIS_TID(1 downto 0) => S03_AXIS_TID(1 downto 0),
      S03_AXIS_TKEEP(3 downto 0) => S03_AXIS_TKEEP(3 downto 0),
      S03_AXIS_TLAST => S03_AXIS_TLAST,
      S03_AXIS_TREADY => S03_AXIS_TREADY,
      S03_AXIS_TSTRB(3) => \<const0>\,
      S03_AXIS_TSTRB(2) => \<const0>\,
      S03_AXIS_TSTRB(1) => \<const0>\,
      S03_AXIS_TSTRB(0) => \<const0>\,
      S03_AXIS_TUSER(3) => \<const0>\,
      S03_AXIS_TUSER(2) => \<const0>\,
      S03_AXIS_TUSER(1) => \<const0>\,
      S03_AXIS_TUSER(0) => \<const0>\,
      S03_AXIS_TVALID => S03_AXIS_TVALID,
      S03_DECODE_ERR => NLW_inst_S03_DECODE_ERR_UNCONNECTED,
      S03_FIFO_DATA_COUNT(31 downto 0) => S03_FIFO_DATA_COUNT(31 downto 0),
      S03_PACKER_ERR => NLW_inst_S03_PACKER_ERR_UNCONNECTED,
      S03_SPARSE_TKEEP_REMOVED => NLW_inst_S03_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S04_ARB_REQ_SUPPRESS => \<const0>\,
      S04_AXIS_ACLK => \<const0>\,
      S04_AXIS_ACLKEN => \<const1>\,
      S04_AXIS_ARESETN => \<const0>\,
      S04_AXIS_TDATA(7) => \<const0>\,
      S04_AXIS_TDATA(6) => \<const0>\,
      S04_AXIS_TDATA(5) => \<const0>\,
      S04_AXIS_TDATA(4) => \<const0>\,
      S04_AXIS_TDATA(3) => \<const0>\,
      S04_AXIS_TDATA(2) => \<const0>\,
      S04_AXIS_TDATA(1) => \<const0>\,
      S04_AXIS_TDATA(0) => \<const0>\,
      S04_AXIS_TDEST(0) => \<const0>\,
      S04_AXIS_TID(1) => \<const0>\,
      S04_AXIS_TID(0) => \<const0>\,
      S04_AXIS_TKEEP(0) => \<const0>\,
      S04_AXIS_TLAST => \<const0>\,
      S04_AXIS_TREADY => NLW_inst_S04_AXIS_TREADY_UNCONNECTED,
      S04_AXIS_TSTRB(0) => \<const0>\,
      S04_AXIS_TUSER(0) => \<const0>\,
      S04_AXIS_TVALID => \<const0>\,
      S04_DECODE_ERR => NLW_inst_S04_DECODE_ERR_UNCONNECTED,
      S04_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S04_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S04_PACKER_ERR => NLW_inst_S04_PACKER_ERR_UNCONNECTED,
      S04_SPARSE_TKEEP_REMOVED => NLW_inst_S04_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S05_ARB_REQ_SUPPRESS => \<const0>\,
      S05_AXIS_ACLK => \<const0>\,
      S05_AXIS_ACLKEN => \<const1>\,
      S05_AXIS_ARESETN => \<const0>\,
      S05_AXIS_TDATA(7) => \<const0>\,
      S05_AXIS_TDATA(6) => \<const0>\,
      S05_AXIS_TDATA(5) => \<const0>\,
      S05_AXIS_TDATA(4) => \<const0>\,
      S05_AXIS_TDATA(3) => \<const0>\,
      S05_AXIS_TDATA(2) => \<const0>\,
      S05_AXIS_TDATA(1) => \<const0>\,
      S05_AXIS_TDATA(0) => \<const0>\,
      S05_AXIS_TDEST(0) => \<const0>\,
      S05_AXIS_TID(1) => \<const0>\,
      S05_AXIS_TID(0) => \<const0>\,
      S05_AXIS_TKEEP(0) => \<const0>\,
      S05_AXIS_TLAST => \<const0>\,
      S05_AXIS_TREADY => NLW_inst_S05_AXIS_TREADY_UNCONNECTED,
      S05_AXIS_TSTRB(0) => \<const0>\,
      S05_AXIS_TUSER(0) => \<const0>\,
      S05_AXIS_TVALID => \<const0>\,
      S05_DECODE_ERR => NLW_inst_S05_DECODE_ERR_UNCONNECTED,
      S05_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S05_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S05_PACKER_ERR => NLW_inst_S05_PACKER_ERR_UNCONNECTED,
      S05_SPARSE_TKEEP_REMOVED => NLW_inst_S05_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S06_ARB_REQ_SUPPRESS => \<const0>\,
      S06_AXIS_ACLK => \<const0>\,
      S06_AXIS_ACLKEN => \<const1>\,
      S06_AXIS_ARESETN => \<const0>\,
      S06_AXIS_TDATA(7) => \<const0>\,
      S06_AXIS_TDATA(6) => \<const0>\,
      S06_AXIS_TDATA(5) => \<const0>\,
      S06_AXIS_TDATA(4) => \<const0>\,
      S06_AXIS_TDATA(3) => \<const0>\,
      S06_AXIS_TDATA(2) => \<const0>\,
      S06_AXIS_TDATA(1) => \<const0>\,
      S06_AXIS_TDATA(0) => \<const0>\,
      S06_AXIS_TDEST(0) => \<const0>\,
      S06_AXIS_TID(1) => \<const0>\,
      S06_AXIS_TID(0) => \<const0>\,
      S06_AXIS_TKEEP(0) => \<const0>\,
      S06_AXIS_TLAST => \<const0>\,
      S06_AXIS_TREADY => NLW_inst_S06_AXIS_TREADY_UNCONNECTED,
      S06_AXIS_TSTRB(0) => \<const0>\,
      S06_AXIS_TUSER(0) => \<const0>\,
      S06_AXIS_TVALID => \<const0>\,
      S06_DECODE_ERR => NLW_inst_S06_DECODE_ERR_UNCONNECTED,
      S06_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S06_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S06_PACKER_ERR => NLW_inst_S06_PACKER_ERR_UNCONNECTED,
      S06_SPARSE_TKEEP_REMOVED => NLW_inst_S06_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S07_ARB_REQ_SUPPRESS => \<const0>\,
      S07_AXIS_ACLK => \<const0>\,
      S07_AXIS_ACLKEN => \<const1>\,
      S07_AXIS_ARESETN => \<const0>\,
      S07_AXIS_TDATA(7) => \<const0>\,
      S07_AXIS_TDATA(6) => \<const0>\,
      S07_AXIS_TDATA(5) => \<const0>\,
      S07_AXIS_TDATA(4) => \<const0>\,
      S07_AXIS_TDATA(3) => \<const0>\,
      S07_AXIS_TDATA(2) => \<const0>\,
      S07_AXIS_TDATA(1) => \<const0>\,
      S07_AXIS_TDATA(0) => \<const0>\,
      S07_AXIS_TDEST(0) => \<const0>\,
      S07_AXIS_TID(1) => \<const0>\,
      S07_AXIS_TID(0) => \<const0>\,
      S07_AXIS_TKEEP(0) => \<const0>\,
      S07_AXIS_TLAST => \<const0>\,
      S07_AXIS_TREADY => NLW_inst_S07_AXIS_TREADY_UNCONNECTED,
      S07_AXIS_TSTRB(0) => \<const0>\,
      S07_AXIS_TUSER(0) => \<const0>\,
      S07_AXIS_TVALID => \<const0>\,
      S07_DECODE_ERR => NLW_inst_S07_DECODE_ERR_UNCONNECTED,
      S07_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S07_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S07_PACKER_ERR => NLW_inst_S07_PACKER_ERR_UNCONNECTED,
      S07_SPARSE_TKEEP_REMOVED => NLW_inst_S07_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S08_ARB_REQ_SUPPRESS => \<const0>\,
      S08_AXIS_ACLK => \<const0>\,
      S08_AXIS_ACLKEN => \<const1>\,
      S08_AXIS_ARESETN => \<const0>\,
      S08_AXIS_TDATA(7) => \<const0>\,
      S08_AXIS_TDATA(6) => \<const0>\,
      S08_AXIS_TDATA(5) => \<const0>\,
      S08_AXIS_TDATA(4) => \<const0>\,
      S08_AXIS_TDATA(3) => \<const0>\,
      S08_AXIS_TDATA(2) => \<const0>\,
      S08_AXIS_TDATA(1) => \<const0>\,
      S08_AXIS_TDATA(0) => \<const0>\,
      S08_AXIS_TDEST(0) => \<const0>\,
      S08_AXIS_TID(1) => \<const0>\,
      S08_AXIS_TID(0) => \<const0>\,
      S08_AXIS_TKEEP(0) => \<const0>\,
      S08_AXIS_TLAST => \<const0>\,
      S08_AXIS_TREADY => NLW_inst_S08_AXIS_TREADY_UNCONNECTED,
      S08_AXIS_TSTRB(0) => \<const0>\,
      S08_AXIS_TUSER(0) => \<const0>\,
      S08_AXIS_TVALID => \<const0>\,
      S08_DECODE_ERR => NLW_inst_S08_DECODE_ERR_UNCONNECTED,
      S08_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S08_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S08_PACKER_ERR => NLW_inst_S08_PACKER_ERR_UNCONNECTED,
      S08_SPARSE_TKEEP_REMOVED => NLW_inst_S08_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S09_ARB_REQ_SUPPRESS => \<const0>\,
      S09_AXIS_ACLK => \<const0>\,
      S09_AXIS_ACLKEN => \<const1>\,
      S09_AXIS_ARESETN => \<const0>\,
      S09_AXIS_TDATA(7) => \<const0>\,
      S09_AXIS_TDATA(6) => \<const0>\,
      S09_AXIS_TDATA(5) => \<const0>\,
      S09_AXIS_TDATA(4) => \<const0>\,
      S09_AXIS_TDATA(3) => \<const0>\,
      S09_AXIS_TDATA(2) => \<const0>\,
      S09_AXIS_TDATA(1) => \<const0>\,
      S09_AXIS_TDATA(0) => \<const0>\,
      S09_AXIS_TDEST(0) => \<const0>\,
      S09_AXIS_TID(1) => \<const0>\,
      S09_AXIS_TID(0) => \<const0>\,
      S09_AXIS_TKEEP(0) => \<const0>\,
      S09_AXIS_TLAST => \<const0>\,
      S09_AXIS_TREADY => NLW_inst_S09_AXIS_TREADY_UNCONNECTED,
      S09_AXIS_TSTRB(0) => \<const0>\,
      S09_AXIS_TUSER(0) => \<const0>\,
      S09_AXIS_TVALID => \<const0>\,
      S09_DECODE_ERR => NLW_inst_S09_DECODE_ERR_UNCONNECTED,
      S09_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S09_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S09_PACKER_ERR => NLW_inst_S09_PACKER_ERR_UNCONNECTED,
      S09_SPARSE_TKEEP_REMOVED => NLW_inst_S09_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S10_ARB_REQ_SUPPRESS => \<const0>\,
      S10_AXIS_ACLK => \<const0>\,
      S10_AXIS_ACLKEN => \<const1>\,
      S10_AXIS_ARESETN => \<const0>\,
      S10_AXIS_TDATA(7) => \<const0>\,
      S10_AXIS_TDATA(6) => \<const0>\,
      S10_AXIS_TDATA(5) => \<const0>\,
      S10_AXIS_TDATA(4) => \<const0>\,
      S10_AXIS_TDATA(3) => \<const0>\,
      S10_AXIS_TDATA(2) => \<const0>\,
      S10_AXIS_TDATA(1) => \<const0>\,
      S10_AXIS_TDATA(0) => \<const0>\,
      S10_AXIS_TDEST(0) => \<const0>\,
      S10_AXIS_TID(1) => \<const0>\,
      S10_AXIS_TID(0) => \<const0>\,
      S10_AXIS_TKEEP(0) => \<const0>\,
      S10_AXIS_TLAST => \<const0>\,
      S10_AXIS_TREADY => NLW_inst_S10_AXIS_TREADY_UNCONNECTED,
      S10_AXIS_TSTRB(0) => \<const0>\,
      S10_AXIS_TUSER(0) => \<const0>\,
      S10_AXIS_TVALID => \<const0>\,
      S10_DECODE_ERR => NLW_inst_S10_DECODE_ERR_UNCONNECTED,
      S10_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S10_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S10_PACKER_ERR => NLW_inst_S10_PACKER_ERR_UNCONNECTED,
      S10_SPARSE_TKEEP_REMOVED => NLW_inst_S10_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S11_ARB_REQ_SUPPRESS => \<const0>\,
      S11_AXIS_ACLK => \<const0>\,
      S11_AXIS_ACLKEN => \<const1>\,
      S11_AXIS_ARESETN => \<const0>\,
      S11_AXIS_TDATA(7) => \<const0>\,
      S11_AXIS_TDATA(6) => \<const0>\,
      S11_AXIS_TDATA(5) => \<const0>\,
      S11_AXIS_TDATA(4) => \<const0>\,
      S11_AXIS_TDATA(3) => \<const0>\,
      S11_AXIS_TDATA(2) => \<const0>\,
      S11_AXIS_TDATA(1) => \<const0>\,
      S11_AXIS_TDATA(0) => \<const0>\,
      S11_AXIS_TDEST(0) => \<const0>\,
      S11_AXIS_TID(1) => \<const0>\,
      S11_AXIS_TID(0) => \<const0>\,
      S11_AXIS_TKEEP(0) => \<const0>\,
      S11_AXIS_TLAST => \<const0>\,
      S11_AXIS_TREADY => NLW_inst_S11_AXIS_TREADY_UNCONNECTED,
      S11_AXIS_TSTRB(0) => \<const0>\,
      S11_AXIS_TUSER(0) => \<const0>\,
      S11_AXIS_TVALID => \<const0>\,
      S11_DECODE_ERR => NLW_inst_S11_DECODE_ERR_UNCONNECTED,
      S11_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S11_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S11_PACKER_ERR => NLW_inst_S11_PACKER_ERR_UNCONNECTED,
      S11_SPARSE_TKEEP_REMOVED => NLW_inst_S11_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S12_ARB_REQ_SUPPRESS => \<const0>\,
      S12_AXIS_ACLK => \<const0>\,
      S12_AXIS_ACLKEN => \<const1>\,
      S12_AXIS_ARESETN => \<const0>\,
      S12_AXIS_TDATA(7) => \<const0>\,
      S12_AXIS_TDATA(6) => \<const0>\,
      S12_AXIS_TDATA(5) => \<const0>\,
      S12_AXIS_TDATA(4) => \<const0>\,
      S12_AXIS_TDATA(3) => \<const0>\,
      S12_AXIS_TDATA(2) => \<const0>\,
      S12_AXIS_TDATA(1) => \<const0>\,
      S12_AXIS_TDATA(0) => \<const0>\,
      S12_AXIS_TDEST(0) => \<const0>\,
      S12_AXIS_TID(1) => \<const0>\,
      S12_AXIS_TID(0) => \<const0>\,
      S12_AXIS_TKEEP(0) => \<const0>\,
      S12_AXIS_TLAST => \<const0>\,
      S12_AXIS_TREADY => NLW_inst_S12_AXIS_TREADY_UNCONNECTED,
      S12_AXIS_TSTRB(0) => \<const0>\,
      S12_AXIS_TUSER(0) => \<const0>\,
      S12_AXIS_TVALID => \<const0>\,
      S12_DECODE_ERR => NLW_inst_S12_DECODE_ERR_UNCONNECTED,
      S12_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S12_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S12_PACKER_ERR => NLW_inst_S12_PACKER_ERR_UNCONNECTED,
      S12_SPARSE_TKEEP_REMOVED => NLW_inst_S12_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S13_ARB_REQ_SUPPRESS => \<const0>\,
      S13_AXIS_ACLK => \<const0>\,
      S13_AXIS_ACLKEN => \<const1>\,
      S13_AXIS_ARESETN => \<const0>\,
      S13_AXIS_TDATA(7) => \<const0>\,
      S13_AXIS_TDATA(6) => \<const0>\,
      S13_AXIS_TDATA(5) => \<const0>\,
      S13_AXIS_TDATA(4) => \<const0>\,
      S13_AXIS_TDATA(3) => \<const0>\,
      S13_AXIS_TDATA(2) => \<const0>\,
      S13_AXIS_TDATA(1) => \<const0>\,
      S13_AXIS_TDATA(0) => \<const0>\,
      S13_AXIS_TDEST(0) => \<const0>\,
      S13_AXIS_TID(1) => \<const0>\,
      S13_AXIS_TID(0) => \<const0>\,
      S13_AXIS_TKEEP(0) => \<const0>\,
      S13_AXIS_TLAST => \<const0>\,
      S13_AXIS_TREADY => NLW_inst_S13_AXIS_TREADY_UNCONNECTED,
      S13_AXIS_TSTRB(0) => \<const0>\,
      S13_AXIS_TUSER(0) => \<const0>\,
      S13_AXIS_TVALID => \<const0>\,
      S13_DECODE_ERR => NLW_inst_S13_DECODE_ERR_UNCONNECTED,
      S13_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S13_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S13_PACKER_ERR => NLW_inst_S13_PACKER_ERR_UNCONNECTED,
      S13_SPARSE_TKEEP_REMOVED => NLW_inst_S13_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S14_ARB_REQ_SUPPRESS => \<const0>\,
      S14_AXIS_ACLK => \<const0>\,
      S14_AXIS_ACLKEN => \<const1>\,
      S14_AXIS_ARESETN => \<const0>\,
      S14_AXIS_TDATA(7) => \<const0>\,
      S14_AXIS_TDATA(6) => \<const0>\,
      S14_AXIS_TDATA(5) => \<const0>\,
      S14_AXIS_TDATA(4) => \<const0>\,
      S14_AXIS_TDATA(3) => \<const0>\,
      S14_AXIS_TDATA(2) => \<const0>\,
      S14_AXIS_TDATA(1) => \<const0>\,
      S14_AXIS_TDATA(0) => \<const0>\,
      S14_AXIS_TDEST(0) => \<const0>\,
      S14_AXIS_TID(1) => \<const0>\,
      S14_AXIS_TID(0) => \<const0>\,
      S14_AXIS_TKEEP(0) => \<const0>\,
      S14_AXIS_TLAST => \<const0>\,
      S14_AXIS_TREADY => NLW_inst_S14_AXIS_TREADY_UNCONNECTED,
      S14_AXIS_TSTRB(0) => \<const0>\,
      S14_AXIS_TUSER(0) => \<const0>\,
      S14_AXIS_TVALID => \<const0>\,
      S14_DECODE_ERR => NLW_inst_S14_DECODE_ERR_UNCONNECTED,
      S14_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S14_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S14_PACKER_ERR => NLW_inst_S14_PACKER_ERR_UNCONNECTED,
      S14_SPARSE_TKEEP_REMOVED => NLW_inst_S14_SPARSE_TKEEP_REMOVED_UNCONNECTED,
      S15_ARB_REQ_SUPPRESS => \<const0>\,
      S15_AXIS_ACLK => \<const0>\,
      S15_AXIS_ACLKEN => \<const1>\,
      S15_AXIS_ARESETN => \<const0>\,
      S15_AXIS_TDATA(7) => \<const0>\,
      S15_AXIS_TDATA(6) => \<const0>\,
      S15_AXIS_TDATA(5) => \<const0>\,
      S15_AXIS_TDATA(4) => \<const0>\,
      S15_AXIS_TDATA(3) => \<const0>\,
      S15_AXIS_TDATA(2) => \<const0>\,
      S15_AXIS_TDATA(1) => \<const0>\,
      S15_AXIS_TDATA(0) => \<const0>\,
      S15_AXIS_TDEST(0) => \<const0>\,
      S15_AXIS_TID(1) => \<const0>\,
      S15_AXIS_TID(0) => \<const0>\,
      S15_AXIS_TKEEP(0) => \<const0>\,
      S15_AXIS_TLAST => \<const0>\,
      S15_AXIS_TREADY => NLW_inst_S15_AXIS_TREADY_UNCONNECTED,
      S15_AXIS_TSTRB(0) => \<const0>\,
      S15_AXIS_TUSER(0) => \<const0>\,
      S15_AXIS_TVALID => \<const0>\,
      S15_DECODE_ERR => NLW_inst_S15_DECODE_ERR_UNCONNECTED,
      S15_FIFO_DATA_COUNT(31 downto 0) => NLW_inst_S15_FIFO_DATA_COUNT_UNCONNECTED(31 downto 0),
      S15_PACKER_ERR => NLW_inst_S15_PACKER_ERR_UNCONNECTED,
      S15_SPARSE_TKEEP_REMOVED => NLW_inst_S15_SPARSE_TKEEP_REMOVED_UNCONNECTED
    );
end STRUCTURE;
