--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 68 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.489ns.
--------------------------------------------------------------------------------
Slack:                  16.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.599 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y16.SR      net (fanout=5)        2.358   M_reset_cond_out
    SLICE_X12Y16.CLK     Tsrck                 0.450   M_led_multiplexer_timerout
                                                       led_multiplexer/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (0.968ns logic, 2.358ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  16.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 0)
  Clock Path Skew:      -0.128ns (0.599 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y16.SR      net (fanout=5)        2.358   M_reset_cond_out
    SLICE_X12Y16.CLK     Tsrck                 0.428   M_led_multiplexer_timerout
                                                       led_multiplexer/M_timer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.946ns logic, 2.358ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.662 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y15.SR      net (fanout=5)        2.171   M_reset_cond_out
    SLICE_X12Y15.CLK     Tsrck                 0.470   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.988ns logic, 2.171ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  16.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.662 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y15.SR      net (fanout=5)        2.171   M_reset_cond_out
    SLICE_X12Y15.CLK     Tsrck                 0.461   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.979ns logic, 2.171ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.139ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.662 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y15.SR      net (fanout=5)        2.171   M_reset_cond_out
    SLICE_X12Y15.CLK     Tsrck                 0.450   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (0.968ns logic, 2.171ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.662 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y15.SR      net (fanout=5)        2.171   M_reset_cond_out
    SLICE_X12Y15.CLK     Tsrck                 0.428   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.946ns logic, 2.171ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.662 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y14.SR      net (fanout=5)        1.977   M_reset_cond_out
    SLICE_X12Y14.CLK     Tsrck                 0.470   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.988ns logic, 1.977ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.662 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y14.SR      net (fanout=5)        1.977   M_reset_cond_out
    SLICE_X12Y14.CLK     Tsrck                 0.461   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.979ns logic, 1.977ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.945ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.662 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y14.SR      net (fanout=5)        1.977   M_reset_cond_out
    SLICE_X12Y14.CLK     Tsrck                 0.450   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.968ns logic, 1.977ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.662 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to led_multiplexer/M_timer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y14.SR      net (fanout=5)        1.977   M_reset_cond_out
    SLICE_X12Y14.CLK     Tsrck                 0.428   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.946ns logic, 1.977ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  18.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_0 (FF)
  Destination:          led_multiplexer/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_0 to led_multiplexer/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_0
    SLICE_X12Y14.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[0]
    SLICE_X12Y14.COUT    Topcya                0.474   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/Mcount_M_timer_q_lut<0>_INV_0
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.COUT    Tbyp                  0.093   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.303   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (1.395ns logic, 0.462ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack:                  18.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_0 (FF)
  Destination:          led_multiplexer/M_timer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.767ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_0 to led_multiplexer/M_timer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_0
    SLICE_X12Y14.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[0]
    SLICE_X12Y14.COUT    Topcya                0.474   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/Mcount_M_timer_q_lut<0>_INV_0
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.COUT    Tbyp                  0.093   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.213   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (1.305ns logic, 0.462ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack:                  18.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_4 (FF)
  Destination:          led_multiplexer/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_4 to led_multiplexer/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_4
    SLICE_X12Y15.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[4]
    SLICE_X12Y15.COUT    Topcya                0.474   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q[4]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.303   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.302ns logic, 0.459ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack:                  18.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_0 (FF)
  Destination:          led_multiplexer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.771ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_0 to led_multiplexer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_0
    SLICE_X12Y14.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[0]
    SLICE_X12Y14.COUT    Topcya                0.474   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/Mcount_M_timer_q_lut<0>_INV_0
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.CLK     Tcinck                0.313   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
                                                       led_multiplexer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (1.312ns logic, 0.459ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  18.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_3 to led_multiplexer/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_3
    SLICE_X12Y14.D5      net (fanout=1)        0.448   led_multiplexer/M_timer_q[3]
    SLICE_X12Y14.COUT    Topcyd                0.312   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q[3]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.COUT    Tbyp                  0.093   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.303   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (1.233ns logic, 0.454ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------
Slack:                  18.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_0 (FF)
  Destination:          led_multiplexer/M_timer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_0 to led_multiplexer/M_timer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_0
    SLICE_X12Y14.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[0]
    SLICE_X12Y14.COUT    Topcya                0.474   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/Mcount_M_timer_q_lut<0>_INV_0
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.CLK     Tcinck                0.303   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
                                                       led_multiplexer/M_timer_q_5
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.302ns logic, 0.459ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack:                  18.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_4 (FF)
  Destination:          led_multiplexer/M_timer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_4 to led_multiplexer/M_timer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_4
    SLICE_X12Y15.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[4]
    SLICE_X12Y15.COUT    Topcya                0.474   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q[4]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.213   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (1.212ns logic, 0.459ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  18.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_0 (FF)
  Destination:          led_multiplexer/M_timer_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.730ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_0 to led_multiplexer/M_timer_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_0
    SLICE_X12Y14.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[0]
    SLICE_X12Y14.COUT    Topcya                0.474   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/Mcount_M_timer_q_lut<0>_INV_0
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.CLK     Tcinck                0.272   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
                                                       led_multiplexer/M_timer_q_6
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (1.271ns logic, 0.459ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  18.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_1 (FF)
  Destination:          led_multiplexer/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_1 to led_multiplexer/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.BQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_1
    SLICE_X12Y14.B5      net (fanout=1)        0.215   led_multiplexer/M_timer_q[1]
    SLICE_X12Y14.COUT    Topcyb                0.483   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q[1]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.COUT    Tbyp                  0.093   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.303   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (1.404ns logic, 0.221ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Slack:                  18.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_3 to led_multiplexer/M_timer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_3
    SLICE_X12Y14.D5      net (fanout=1)        0.448   led_multiplexer/M_timer_q[3]
    SLICE_X12Y14.COUT    Topcyd                0.312   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q[3]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.COUT    Tbyp                  0.093   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.213   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      1.597ns (1.143ns logic, 0.454ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  18.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_0 (FF)
  Destination:          led_multiplexer/M_timer_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.671ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_0 to led_multiplexer/M_timer_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_0
    SLICE_X12Y14.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[0]
    SLICE_X12Y14.COUT    Topcya                0.474   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/Mcount_M_timer_q_lut<0>_INV_0
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.CLK     Tcinck                0.213   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
                                                       led_multiplexer/M_timer_q_4
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (1.212ns logic, 0.459ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  18.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_7 (FF)
  Destination:          led_multiplexer/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.591ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_7 to led_multiplexer/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.DQ      Tcko                  0.525   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_7
    SLICE_X12Y15.D5      net (fanout=1)        0.448   led_multiplexer/M_timer_q[7]
    SLICE_X12Y15.COUT    Topcyd                0.312   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q[7]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.303   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (1.140ns logic, 0.451ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack:                  18.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_0 (FF)
  Destination:          led_multiplexer/M_timer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_0 to led_multiplexer/M_timer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_0
    SLICE_X12Y14.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[0]
    SLICE_X12Y14.CLK     Tas                   0.660   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/Mcount_M_timer_q_lut<0>_INV_0
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
                                                       led_multiplexer/M_timer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (1.185ns logic, 0.456ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack:                  18.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_4 (FF)
  Destination:          led_multiplexer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_4 to led_multiplexer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_4
    SLICE_X12Y15.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[4]
    SLICE_X12Y15.CLK     Tas                   0.660   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q[4]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
                                                       led_multiplexer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (1.185ns logic, 0.456ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack:                  18.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_1 (FF)
  Destination:          led_multiplexer/M_timer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_1 to led_multiplexer/M_timer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.BQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_1
    SLICE_X12Y14.B5      net (fanout=1)        0.215   led_multiplexer/M_timer_q[1]
    SLICE_X12Y14.COUT    Topcyb                0.483   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q[1]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.COUT    Tbyp                  0.093   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.213   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.314ns logic, 0.221ns route)
                                                       (85.6% logic, 14.4% route)

--------------------------------------------------------------------------------
Slack:                  18.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_5 (FF)
  Destination:          led_multiplexer/M_timer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_5 to led_multiplexer/M_timer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.BQ      Tcko                  0.525   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_5
    SLICE_X12Y15.B5      net (fanout=1)        0.215   led_multiplexer/M_timer_q[5]
    SLICE_X12Y15.COUT    Topcyb                0.483   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q[5]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
    SLICE_X12Y16.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[7]
    SLICE_X12Y16.CLK     Tcinck                0.303   M_led_multiplexer_timerout
                                                       led_multiplexer/Mcount_M_timer_q_xor<9>
                                                       led_multiplexer/M_timer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (1.311ns logic, 0.218ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------
Slack:                  18.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_3 to led_multiplexer/M_timer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_3
    SLICE_X12Y14.D5      net (fanout=1)        0.448   led_multiplexer/M_timer_q[3]
    SLICE_X12Y14.COUT    Topcyd                0.312   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q[3]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.CLK     Tcinck                0.313   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
                                                       led_multiplexer/M_timer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (1.150ns logic, 0.451ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack:                  18.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_4 (FF)
  Destination:          led_multiplexer/M_timer_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_4 to led_multiplexer/M_timer_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q_4
    SLICE_X12Y15.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[4]
    SLICE_X12Y15.CLK     Tas                   0.626   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/M_timer_q[4]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
                                                       led_multiplexer/M_timer_q_6
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.151ns logic, 0.456ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  18.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_0 (FF)
  Destination:          led_multiplexer/M_timer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_0 to led_multiplexer/M_timer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_0
    SLICE_X12Y14.A5      net (fanout=1)        0.456   led_multiplexer/M_timer_q[0]
    SLICE_X12Y14.CLK     Tas                   0.626   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/Mcount_M_timer_q_lut<0>_INV_0
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
                                                       led_multiplexer/M_timer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.151ns logic, 0.456ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  18.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led_multiplexer/M_timer_q_3 (FF)
  Destination:          led_multiplexer/M_timer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.591ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led_multiplexer/M_timer_q_3 to led_multiplexer/M_timer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.DQ      Tcko                  0.525   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q_3
    SLICE_X12Y14.D5      net (fanout=1)        0.448   led_multiplexer/M_timer_q[3]
    SLICE_X12Y14.COUT    Topcyd                0.312   led_multiplexer/M_timer_q[3]
                                                       led_multiplexer/M_timer_q[3]_rt
                                                       led_multiplexer/Mcount_M_timer_q_cy<3>
    SLICE_X12Y15.CIN     net (fanout=1)        0.003   led_multiplexer/Mcount_M_timer_q_cy[3]
    SLICE_X12Y15.CLK     Tcinck                0.303   led_multiplexer/M_timer_q[7]
                                                       led_multiplexer/Mcount_M_timer_q_cy<7>
                                                       led_multiplexer/M_timer_q_5
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (1.140ns logic, 0.451ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_multiplexer/M_timer_q[3]/CLK
  Logical resource: led_multiplexer/M_timer_q_0/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_multiplexer/M_timer_q[3]/CLK
  Logical resource: led_multiplexer/M_timer_q_1/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_multiplexer/M_timer_q[3]/CLK
  Logical resource: led_multiplexer/M_timer_q_2/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_multiplexer/M_timer_q[3]/CLK
  Logical resource: led_multiplexer/M_timer_q_3/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_multiplexer/M_timer_q[7]/CLK
  Logical resource: led_multiplexer/M_timer_q_4/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_multiplexer/M_timer_q[7]/CLK
  Logical resource: led_multiplexer/M_timer_q_5/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_multiplexer/M_timer_q[7]/CLK
  Logical resource: led_multiplexer/M_timer_q_6/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: led_multiplexer/M_timer_q[7]/CLK
  Logical resource: led_multiplexer/M_timer_q_7/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_led_multiplexer_timerout/CLK
  Logical resource: led_multiplexer/M_timer_q_8/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_led_multiplexer_timerout/CLK
  Logical resource: led_multiplexer/M_timer_q_9/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y3.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.489|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 68 paths, 0 nets, and 23 connections

Design statistics:
   Minimum period:   3.489ns{1}   (Maximum frequency: 286.615MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 27 14:02:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



