
*** Running vivado
    with args -log regfile.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source regfile.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source regfile.tcl -notrace
Command: open_checkpoint /home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/impl_1/regfile.dcp

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2950.969 ; gain = 0.000 ; free physical = 17495 ; free virtual = 37998
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.039 ; gain = 0.000 ; free physical = 17043 ; free virtual = 37545
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regfile' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.039 ; gain = 0.000 ; free physical = 16936 ; free virtual = 37438
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 2953.039 ; gain = 2.070 ; free physical = 16935 ; free virtual = 37438
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3017.016 ; gain = 63.977 ; free physical = 16913 ; free virtual = 37416

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 96c13172

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3098.828 ; gain = 81.812 ; free physical = 16495 ; free virtual = 36997

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 96c13172

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 96c13172

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 96c13172

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 96c13172

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 96c13172

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 96c13172

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771
Ending Logic Optimization Task | Checksum: 96c13172

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 96c13172

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 96c13172

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771
Ending Netlist Obfuscation Task | Checksum: 96c13172

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.906 ; gain = 0.000 ; free physical = 16271 ; free virtual = 36771
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3346.906 ; gain = 393.867 ; free physical = 16271 ; free virtual = 36771
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/impl_1/regfile_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file regfile_drc_opted.rpt -pb regfile_drc_opted.pb -rpx regfile_drc_opted.rpx
Command: report_drc -file regfile_drc_opted.rpt -pb regfile_drc_opted.pb -rpx regfile_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools.remote/xilinx/Vivado/2021.2/data/ip'.
WARNING: [Timing 38-493] Port clock has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/impl_1/regfile_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16207 ; free virtual = 36706
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4093701d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16207 ; free virtual = 36706
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16207 ; free virtual = 36706

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4093701d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16233 ; free virtual = 36736

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 70a6ad5f

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16232 ; free virtual = 36735

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 70a6ad5f

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16232 ; free virtual = 36735
Phase 1 Placer Initialization | Checksum: 70a6ad5f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16231 ; free virtual = 36734

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 70a6ad5f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16230 ; free virtual = 36733

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 70a6ad5f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16230 ; free virtual = 36733

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 70a6ad5f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16230 ; free virtual = 36733

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 956e4f93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16199 ; free virtual = 36704
Phase 2 Global Placement | Checksum: 956e4f93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16199 ; free virtual = 36704

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 956e4f93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16199 ; free virtual = 36704

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 569f870f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16199 ; free virtual = 36703

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 138ec73c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16198 ; free virtual = 36703

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 138ec73c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16198 ; free virtual = 36703

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1295edae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16195 ; free virtual = 36700

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1295edae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16195 ; free virtual = 36700

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1295edae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16195 ; free virtual = 36700
Phase 3 Detail Placement | Checksum: 1295edae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16195 ; free virtual = 36700

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1295edae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16195 ; free virtual = 36700

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1295edae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16196 ; free virtual = 36701

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1295edae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16196 ; free virtual = 36701
Phase 4.3 Placer Reporting | Checksum: 1295edae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16196 ; free virtual = 36701

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16196 ; free virtual = 36701

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16196 ; free virtual = 36701
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1295edae5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16196 ; free virtual = 36701
Ending Placer Task | Checksum: 73f07d7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16196 ; free virtual = 36701
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16217 ; free virtual = 36725
INFO: [Common 17-1381] The checkpoint '/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/impl_1/regfile_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file regfile_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16206 ; free virtual = 36712
INFO: [runtcl-4] Executing : report_utilization -file regfile_utilization_placed.rpt -pb regfile_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file regfile_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16219 ; free virtual = 36725
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Timing 38-493] Port clock has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3555.371 ; gain = 0.000 ; free physical = 16181 ; free virtual = 36690
INFO: [Common 17-1381] The checkpoint '/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/impl_1/regfile_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 335d0d5f ConstDB: 0 ShapeSum: 4093701d RouteDB: 0
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "w_value[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r1_select[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r1_select[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r1_select[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r1_select[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r1_select[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r1_select[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r2_select[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r2_select[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r2_select[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r2_select[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r2_select[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r2_select[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r2_select[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r2_select[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r2_select[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r2_select[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_select[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_select[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_select[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_select[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_select[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_select[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_select[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_select[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_select[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_select[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r1_select[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r1_select[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "r1_select[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "r1_select[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "w_value[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "w_value[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 8c3ea88a NumContArr: cfcbf4ce Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 15c0a9d58

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3594.969 ; gain = 39.598 ; free physical = 16051 ; free virtual = 36559

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15c0a9d58

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3619.965 ; gain = 64.594 ; free physical = 16014 ; free virtual = 36525

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15c0a9d58

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3619.965 ; gain = 64.594 ; free physical = 16014 ; free virtual = 36525

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1280
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1280
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15c0a9d58

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3635.848 ; gain = 80.477 ; free physical = 16008 ; free virtual = 36519

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15c0a9d58

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3635.848 ; gain = 80.477 ; free physical = 16008 ; free virtual = 36519
Phase 3 Initial Routing | Checksum: 53052df1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3667.863 ; gain = 112.492 ; free physical = 16002 ; free virtual = 36512

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 87bce790

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3667.863 ; gain = 112.492 ; free physical = 16003 ; free virtual = 36511
Phase 4 Rip-up And Reroute | Checksum: 87bce790

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3667.863 ; gain = 112.492 ; free physical = 16003 ; free virtual = 36511

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 87bce790

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3667.863 ; gain = 112.492 ; free physical = 16003 ; free virtual = 36511

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 87bce790

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3667.863 ; gain = 112.492 ; free physical = 16003 ; free virtual = 36511
Phase 6 Post Hold Fix | Checksum: 87bce790

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3667.863 ; gain = 112.492 ; free physical = 16003 ; free virtual = 36511

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.183649 %
  Global Horizontal Routing Utilization  = 0.2107 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 87bce790

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3667.863 ; gain = 112.492 ; free physical = 16003 ; free virtual = 36511

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 87bce790

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3667.863 ; gain = 112.492 ; free physical = 16002 ; free virtual = 36510

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5978b587

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3715.887 ; gain = 160.516 ; free physical = 16002 ; free virtual = 36509
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3715.887 ; gain = 160.516 ; free physical = 16040 ; free virtual = 36548

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:01:13 . Memory (MB): peak = 3715.887 ; gain = 160.516 ; free physical = 16040 ; free virtual = 36548
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3715.887 ; gain = 0.000 ; free physical = 16037 ; free virtual = 36548
INFO: [Common 17-1381] The checkpoint '/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/impl_1/regfile_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file regfile_drc_routed.rpt -pb regfile_drc_routed.pb -rpx regfile_drc_routed.rpx
Command: report_drc -file regfile_drc_routed.rpt -pb regfile_drc_routed.pb -rpx regfile_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-493] Port clock has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/impl_1/regfile_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file regfile_methodology_drc_routed.rpt -pb regfile_methodology_drc_routed.pb -rpx regfile_methodology_drc_routed.rpx
Command: report_methodology -file regfile_methodology_drc_routed.rpt -pb regfile_methodology_drc_routed.pb -rpx regfile_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/impl_1/regfile_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file regfile_power_routed.rpt -pb regfile_power_summary_routed.pb -rpx regfile_power_routed.rpx
Command: report_power -file regfile_power_routed.rpt -pb regfile_power_summary_routed.pb -rpx regfile_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file regfile_route_status.rpt -pb regfile_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file regfile_timing_summary_routed.rpt -pb regfile_timing_summary_routed.pb -rpx regfile_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file regfile_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file regfile_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file regfile_bus_skew_routed.rpt -pb regfile_bus_skew_routed.pb -rpx regfile_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 10 10:31:51 2023...
