@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ddr3/ddr3.v":26:17:26:20|Tristate driver CK_P (in view: work.lpddr3(verilog)) on net CK_P (in view: work.lpddr3(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver LPDDR_CLK_P_t (in view: work.clk_routing(verilog)) on net LPDDR_CLK_P (in view: work.clk_routing(verilog)) has its enable tied to GND.
@N: MO231 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/test_ddr3/ddr3.v":95:4:95:9|Found counter in view:work.clk_routing(verilog) instance u_lpddr3.toggle_counter[7:0] 
@N: FX493 |Applying initial value "0" on instance reset_sync_100mhz[0].
@N: FX493 |Applying initial value "0" on instance reset_sync_100mhz[1].
@N: FX493 |Applying initial value "0" on instance reset_sync_100mhz[2].
@N: FX493 |Applying initial value "0" on instance reset_sync_rgmii[0].
@N: FX493 |Applying initial value "0" on instance reset_sync_rgmii[1].
@N: FX493 |Applying initial value "0" on instance reset_sync_rgmii[2].
@N: FX493 |Applying initial value "0" on instance reset_sync_ulpi[0].
@N: FX493 |Applying initial value "0" on instance reset_sync_ulpi[1].
@N: FX493 |Applying initial value "0" on instance reset_sync_ulpi[2].
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MO111 :"/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing.v":26:18:26:28|Tristate driver LPDDR_CLK_P_obuft.un1[0] (in view: work.clk_routing(verilog)) on net LPDDR_CLK_P (in view: work.clk_routing(verilog)) has its enable tied to GND.
@N: FX1056 |Writing EDF file: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing/clk_routing_clk_routing.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
