<html><body><samp><pre>
<!@TC:1767392769>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.1.0.39.0

Fri Jan  2 00:39:34 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 8_High-Performance_1.0V -hsp m -pwrprd -html -rpt top_impl.twr top_impl.udb -gui -msgset /build/promote.xml

-------------------------------------------
Design:          top
Family:          LIFCL
Device:          LIFCL-17
Package:         QFN72
Performance:     8_High-Performance_1.0V
Package Status:                     Final          Version 23
Performance Hardware Data Status :   Final Version 118.1
-------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 5 [get_pins {pll/U$0.PLL_inst/CLKOS }] 
create_generated_clock -name {fast_clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 10 [get_pins {pll/U$0.PLL_inst/CLKOP }] 
create_generated_clock -name {pll/Z$2} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll/U$0.PLL_inst/CLKOS5 }] 
create_clock -name {clk12_0__io} -period 83.333 -waveform {0.000 41.667} [get_ports clk12_0__io]
create_clock -name {clk12_clk} -period 83.333 -waveform {0.000 41.667} [get_pins pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 99.8619%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees    Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
soc/spi0_phy/pins__dq__oe.ff_inst/Q     |          No required time
soc/spi0_phy/pins__cs__o.ff_inst/Q      |          No required time
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/Q                           
                                        |          No required time
pin_uart_0__tx/buf_cZ/buf_cZ/buf0.PIC_inst_out/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 2 End Points          |           Type           
-------------------------------------------------------------------
btn_last_0io.PIC_inst/D                 |           No arrival time
soc/uart0/rx/shreg_0io[9].PIC_inst/D    |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         2
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
btn_pwr_0__io                           |                     input
mic_0__data__io                         |                     input
uart_0__rx__io                          |                     input
amp_0__clk__io                          |                    output
amp_0__data__io                         |                    output
amp_0__lrclk__io                        |                    output
bl_0__io                                |                    output
dc_0__io                                |                    output
led_0__io                               |                    output
mic_0__clk__io                          |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        17
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "pll/Z$2"
=======================
create_generated_clock -name {pll/Z$2} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll/U$0.PLL_inst/CLKOS5 }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock pll/Z$2              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock pll/Z$2              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "fast_clk[0]"
=======================
create_generated_clock -name {fast_clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 10 [get_pins {pll/U$0.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock fast_clk[0]            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From fast_clk[0]                       |             Target |           8.333 ns |        120.000 MHz 
                                        | Actual (all paths) |           5.347 ns |        187.021 MHz 
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock fast_clk[0]            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From clk[0]                            |                     8.333 ns |             slack = 6.119 ns 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "clk[0]"
=======================
create_generated_clock -name {clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 5 [get_pins {pll/U$0.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk[0]              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk[0]                            |             Target |          16.667 ns |         60.000 MHz 
                                        | Actual (all paths) |          13.027 ns |         76.764 MHz 
soc/mainram/U$0/lram.LRAM_inst/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           6.896 ns |        145.012 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk[0]              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                     8.333 ns |             slack = 5.257 ns 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.4 Clock "clk12_0__io"
=======================
create_clock -name {clk12_0__io} -period 83.333 -waveform {0.000 41.667} [get_ports clk12_0__io]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock clk12_0__io            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk12_0__io                       |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |           5.000 ns |        200.000 MHz 
pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/B (MPW)                                                                
                                        |   (50% duty cycle) |           5.000 ns |        200.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock clk12_0__io            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.5 Clock "clk12_clk"
=======================
create_clock -name {clk12_clk} -period 83.333 -waveform {0.000 41.667} [get_pins pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk12_clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk12_clk                         |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk12_clk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_0__io                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
soc/spi0_phy/sr_out_reg[27].ff_inst/DF   |    2.986 ns 
soc/spi0_phy/sr_out_reg[21].ff_inst/DF   |    2.992 ns 
soc/spi0_phy/sr_out_reg[11].ff_inst/DF   |    3.018 ns 
soc/spi0_phy/sr_out_reg[10].ff_inst/DF   |    3.049 ns 
soc/spi0_phy/sr_out_reg[4].ff_inst/DF    |    3.054 ns 
soc/spi0_phy/sr_out_reg[9].ff_inst/DF    |    3.078 ns 
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D              
                                         |    3.102 ns 
soc/spi0_phy/sr_out_reg[8].ff_inst/DF    |    3.207 ns 
soc/spi0_phy/sr_out_reg[5].ff_inst/DF    |    3.212 ns 
soc/spi0_phy/sr_out_reg[23].ff_inst/DF   |    3.227 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[27].ff_inst/DF  (SLICE_R20C31D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 8
Delay Ratio      : 63.9% (route), 36.1% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 2.986 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.320                  1.065  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.778                  1.843  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.226                  2.069  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.711                  2.780  14      
soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z
                                          SLICE_R12C30D     MTOF_DEL              0.169                  2.949  3       
soc/spi0_phy/Z$8_185                                        NET DELAY             0.417                  3.366  3       
soc/spi0_phy/$8_349/B->soc/spi0_phy/$8_349/Z
                                          SLICE_R15C30A     CTOF_DEL              0.233                  3.599  1       
soc/spi0_phy/Z$8_349                                        NET DELAY             0.321                  3.920  1       
soc/spi0_phy/$8_669_rn/C->soc/spi0_phy/$8_669_rn/Z
                                          SLICE_R15C30A     CTOF_DEL              0.226                  4.146  1       
soc/spi0_phy/Z$8_669_rn_1                                   NET DELAY             0.414                  4.560  1       
soc/spi0_phy/$8_669_mb/C->soc/spi0_phy/$8_669_mb/Z
                                          SLICE_R17C32A     CTOF_DEL              0.226                  4.786  2       
soc/spi0_phy/Z$8_669_mb                                     NET DELAY             0.484                  5.270  2       
soc/spi0_phy/sr_out_RNO_0_cZ[27]/B->soc/spi0_phy/sr_out_RNO_0_cZ[27]/Z
                                          SLICE_R20C31A     CTOF_DEL              0.233                  5.503  1       
soc/spi0_phy/sr_out_RNO_0[27]                               NET DELAY             0.306                  5.809  1       
soc/spi0_phy/sr_out_RNO[27].lut4_inst1/A->soc/spi0_phy/sr_out_RNO[27].lut4_inst1/Z
                                          SLICE_R20C31D     CTOOF_DEL             0.308                  6.117  1       
soc/spi0_phy/Z$20[27]                                       NET DELAY             0.000                  6.117  1       
soc/spi0_phy/sr_out_reg[27].ff_inst/DF                      ENDPOINT              0.000                  6.117  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
soc/spi0_phy/sr_out_reg[27].ff_inst/CLK                     CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.063)                  9.103  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.103  
Arrival Time                                                                                          -(6.116)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     2.986  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[32].ff_inst/Q  (SLICE_R14C33C)
Path End         : soc/spi0_phy/sr_out_reg[21].ff_inst/DF  (SLICE_R20C30B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 8
Delay Ratio      : 62.2% (route), 37.8% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 2.992 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[32].ff_inst/CLK   soc/spi0/tx_fifo/_0_[42].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[32].ff_inst/CLK->soc/spi0/tx_fifo/_0_[32].ff_inst/Q
                                          SLICE_R14C33C     REG_DEL               0.335                  1.080  84      
soc/spi0/tx_fifo/dsp_join_kb_240_0                          NET DELAY             0.760                  1.840  84      
soc/spi0_phy/$7_axbxc2/A->soc/spi0_phy/$7_axbxc2/Z
                                          SLICE_R18C31A     CTOF_DEL              0.233                  2.073  49      
soc/spi0_phy/dsp_join_kb_240[1]                             NET DELAY             0.666                  2.739  49      
soc/spi0_phy/$8_335_N_2L1/C->soc/spi0_phy/$8_335_N_2L1/Z
                                          SLICE_R15C34B     CTOF_DEL              0.233                  2.972  1       
soc/spi0_phy/Z$8_335_N_2L1                                  NET DELAY             0.383                  3.355  1       
soc/spi0_phy/$8_335/D->soc/spi0_phy/$8_335/Z
                                          SLICE_R14C34A     CTOF_DEL              0.233                  3.588  3       
soc/spi0_phy/Z$8_335                                        NET DELAY             0.300                  3.888  3       
soc/spi0_phy/$8_663_mb_rn/C->soc/spi0_phy/$8_663_mb_rn/Z
                                          SLICE_R16C34C     CTOF_DEL              0.233                  4.121  1       
soc/spi0_phy/Z$8_663_mb_rn_0                                NET DELAY             0.289                  4.410  1       
soc/spi0_phy/$8_663_mb_mb/D->soc/spi0_phy/$8_663_mb_mb/Z
                                          SLICE_R17C34B     CTOF_DEL              0.226                  4.636  2       
soc/spi0_phy/Z$8_663_mb_mb                                  NET DELAY             0.472                  5.108  2       
soc/spi0_phy/sr_out_RNO_0_cZ[21]/B->soc/spi0_phy/sr_out_RNO_0_cZ[21]/Z
                                          SLICE_R18C31C     CTOF_DEL              0.226                  5.334  1       
soc/spi0_phy/sr_out_RNO_0[21]                               NET DELAY             0.465                  5.799  1       
soc/spi0_phy/sr_out_RNO[21].lut4_inst1/A->soc/spi0_phy/sr_out_RNO[21].lut4_inst1/Z
                                          SLICE_R20C30B     CTOOF_DEL             0.310                  6.109  1       
soc/spi0_phy/Z$20[21]                                       NET DELAY             0.000                  6.109  1       
soc/spi0_phy/sr_out_reg[21].ff_inst/DF                      ENDPOINT              0.000                  6.109  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
soc/spi0_phy/sr_out_reg[21].ff_inst/CLK                     CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.061)                  9.101  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.101  
Arrival Time                                                                                          -(6.108)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     2.992  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[11].ff_inst/DF  (SLICE_R18C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.9% (route), 32.1% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.018 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.993                  2.074  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.233                  2.307  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.439                  2.746  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.226                  2.972  12      
soc/spi0_phy/N_966                                          NET DELAY             0.577                  3.549  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.226                  3.775  16      
soc/spi0_phy/N_222                                          NET DELAY             0.819                  4.594  16      
soc/spi0_phy/$20_0_0[11]/A->soc/spi0_phy/$20_0_0[11]/Z
                                          SLICE_R23C32A     CTOF_DEL              0.233                  4.827  1       
soc/spi0_phy/Z$20_0_0[11]                                   NET DELAY             0.311                  5.138  1       
soc/spi0_phy/$20_0_3[11]/B->soc/spi0_phy/$20_0_3[11]/Z
                                          SLICE_R22C32A     CTOF_DEL              0.226                  5.364  1       
soc/spi0_phy/Z$20_0_3[11]                                   NET DELAY             0.487                  5.851  1       
soc/spi0_phy/$20_0[11]/D->soc/spi0_phy/$20_0[11]/Z
                                          SLICE_R18C32B     CTOF_DEL              0.233                  6.084  1       
soc/spi0_phy/Z$20[11]                                       NET DELAY             0.000                  6.084  1       
soc/spi0_phy/sr_out_reg[11].ff_inst/DF                      ENDPOINT              0.000                  6.084  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[10].ff_inst/CLK   soc/spi0_phy/sr_out_reg[11].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.062)                  9.102  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.102  
Arrival Time                                                                                          -(6.083)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.018  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[10].ff_inst/DF  (SLICE_R18C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.7% (route), 32.3% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.049 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.336                  1.081  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.818                  1.899  35      
soc/spi0_phy/$8_172_1_0/B->soc/spi0_phy/$8_172_1_0/Z
                                          SLICE_R13C34C     CTOF_DEL              0.226                  2.125  1       
soc/spi0_phy/Z$8_172_1_0                                    NET DELAY             0.522                  2.647  1       
soc/spi0_phy/$8_172/D->soc/spi0_phy/$8_172/Z
                                          SLICE_R12C33A     CTOF_DEL              0.233                  2.880  3       
soc/spi0_phy/Z$8_172                                        NET DELAY             0.332                  3.212  3       
soc/spi0_phy/$8_332/C->soc/spi0_phy/$8_332/Z
                                          SLICE_R12C33A     CTOF_DEL              0.233                  3.445  2       
soc/spi0_phy/Z$8_332                                        NET DELAY             0.666                  4.111  2       
soc/spi0_phy/$8_492/D->soc/spi0_phy/$8_492/Z
                                          SLICE_R17C35B     CTOF_DEL              0.226                  4.337  2       
soc/spi0_phy/Z$8_492                                        NET DELAY             0.685                  5.022  2       
soc/spi0_phy/$20_i_a2[10]/C->soc/spi0_phy/$20_i_a2[10]/Z
                                          SLICE_R17C33A     CTOF_DEL              0.226                  5.248  1       
soc/spi0_phy/N_926                                          NET DELAY             0.573                  5.821  1       
soc/spi0_phy/sr_out_RNO[10]/A->soc/spi0_phy/sr_out_RNO[10]/Z
                                          SLICE_R18C32B     CTOF_DEL              0.233                  6.054  1       
soc/spi0_phy/N_44_i                                         NET DELAY             0.000                  6.054  1       
soc/spi0_phy/sr_out_reg[10].ff_inst/DF                      ENDPOINT              0.000                  6.054  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[10].ff_inst/CLK   soc/spi0_phy/sr_out_reg[11].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.063)                  9.103  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.103  
Arrival Time                                                                                          -(6.053)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.049  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[4].ff_inst/DF  (SLICE_R21C33D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.7% (route), 32.3% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.054 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.993                  2.074  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.233                  2.307  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.439                  2.746  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.226                  2.972  12      
soc/spi0_phy/N_966                                          NET DELAY             0.577                  3.549  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.226                  3.775  16      
soc/spi0_phy/N_222                                          NET DELAY             0.747                  4.522  16      
soc/spi0_phy/$20_0_0[4]/A->soc/spi0_phy/$20_0_0[4]/Z
                                          SLICE_R23C31B     CTOF_DEL              0.233                  4.755  1       
soc/spi0_phy/Z$20_0_0[4]                                    NET DELAY             0.289                  5.044  1       
soc/spi0_phy/$20_0_2[4]/C->soc/spi0_phy/$20_0_2[4]/Z
                                          SLICE_R22C31C     CTOF_DEL              0.226                  5.270  1       
soc/spi0_phy/Z$20_0_2[4]                                    NET DELAY             0.545                  5.815  1       
soc/spi0_phy/$20_0[4]/D->soc/spi0_phy/$20_0[4]/Z
                                          SLICE_R21C33D     CTOF_DEL              0.233                  6.048  1       
soc/spi0_phy/Z$20[4]                                        NET DELAY             0.000                  6.048  1       
soc/spi0_phy/sr_out_reg[4].ff_inst/DF                       ENDPOINT              0.000                  6.048  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[5].ff_inst/CLK   soc/spi0_phy/sr_out_reg[4].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.062)                  9.102  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.102  
Arrival Time                                                                                          -(6.047)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.054  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[9].ff_inst/DF  (SLICE_R21C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.6% (route), 32.4% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.078 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.993                  2.074  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.233                  2.307  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.439                  2.746  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.226                  2.972  12      
soc/spi0_phy/N_966                                          NET DELAY             0.577                  3.549  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.226                  3.775  16      
soc/spi0_phy/N_222                                          NET DELAY             0.785                  4.560  16      
soc/spi0_phy/$20_0_0[9]/A->soc/spi0_phy/$20_0_0[9]/Z
                                          SLICE_R22C31A     CTOF_DEL              0.233                  4.793  1       
soc/spi0_phy/Z$20_0_0[9]                                    NET DELAY             0.311                  5.104  1       
soc/spi0_phy/$20_0_3[9]/B->soc/spi0_phy/$20_0_3[9]/Z
                                          SLICE_R22C31B     CTOF_DEL              0.226                  5.330  1       
soc/spi0_phy/Z$20_0_3[9]                                    NET DELAY             0.461                  5.791  1       
soc/spi0_phy/$20_0[9]/D->soc/spi0_phy/$20_0[9]/Z
                                          SLICE_R21C32B     CTOF_DEL              0.233                  6.024  1       
soc/spi0_phy/Z$20[9]                                        NET DELAY             0.000                  6.024  1       
soc/spi0_phy/sr_out_reg[9].ff_inst/DF                       ENDPOINT              0.000                  6.024  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[7].ff_inst/CLK   soc/spi0_phy/sr_out_reg[9].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.062)                  9.102  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.102  
Arrival Time                                                                                          -(6.023)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.078  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D  (SIOLOGIC_CORE_IOL_R5B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 4
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : -0.208 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.199 ns 
Path Slack       : 3.102 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY        0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY            0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                       0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                      -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY            1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN            0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL              0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY            0.812                  1.893  30      
soc/spi0_phy/dq_o_sn_m2/B->soc/spi0_phy/dq_o_sn_m2/Z
                                          SLICE_R21C31A     CTOF_DEL             0.226                  2.119  2       
soc/spi0_phy/dq_o_sn_N_3                                    NET DELAY            0.933                  3.052  2       
soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/SEL->soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/Z
                                          SLICE_R17C33C     MTOF_DEL             0.169                  3.221  1       
soc/spi0_phy/N_325                                          NET DELAY            0.417                  3.638  1       
soc/spi0_phy/dq_o_u[0]/A->soc/spi0_phy/dq_o_u[0]/Z
                                          SLICE_R14C33D     CTOF_DEL             0.226                  3.864  1       
pin_spi_0__copi/buf_cZ/buf_cZ/dq_o_0                        NET DELAY            1.788                  5.652  1       
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D
                                                            ENDPOINT             0.000                  5.652  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
                                                            CONSTRAINT           0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY        0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY            0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                       0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                      -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY            1.868                  8.870  67      
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK
                                                            CLOCK PIN            0.000                  8.870  1       
                                                            Uncertainty       -(0.000)                  8.870  
                                                            Common Path Skew     0.199                  9.069  
                                                            Setup time        -(0.315)                  8.754  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                           8.754  
Arrival Time                                                                                         -(5.651)  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.102  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[8].ff_inst/DF  (SLICE_R22C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 65.2% (route), 34.8% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.207 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.320                  1.065  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.778                  1.843  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.226                  2.069  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.711                  2.780  14      
soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/Z
                                          SLICE_R12C32D     MTOF_DEL              0.169                  2.949  4       
soc/spi0_phy/Z$8_170                                        NET DELAY             0.691                  3.640  4       
soc/spi0_phy/$8_330/C->soc/spi0_phy/$8_330/Z
                                          SLICE_R17C36C     CTOF_DEL              0.233                  3.873  2       
soc/spi0_phy/Z$8_330                                        NET DELAY             0.011                  3.884  2       
soc/spi0_phy/$8_970_0/D->soc/spi0_phy/$8_970_0/Z
                                          SLICE_R17C36C     CTOF_DEL              0.226                  4.110  2       
soc/spi0_phy/Z$8_970_0                                      NET DELAY             0.861                  4.971  2       
soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/B->soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/Z
                                          SLICE_R22C32C     CTOOF_DEL             0.310                  5.281  1       
soc/spi0_phy/N_255                                          NET DELAY             0.307                  5.588  1       
soc/spi0_phy/sr_out_RNO[8].lut4_inst1/C->soc/spi0_phy/sr_out_RNO[8].lut4_inst1/Z
                                          SLICE_R22C32B     CTOOF_DEL             0.308                  5.896  1       
soc/spi0_phy/Z$20[8]                                        NET DELAY             0.000                  5.896  1       
soc/spi0_phy/sr_out_reg[8].ff_inst/DF                       ENDPOINT              0.000                  5.896  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
soc/spi0_phy/sr_out_reg[8].ff_inst/CLK                      CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.063)                  9.103  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.103  
Arrival Time                                                                                          -(5.895)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.207  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[5].ff_inst/DF  (SLICE_R21C33D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 66.7% (route), 33.3% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.212 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.336                  1.081  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.993                  2.074  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.233                  2.307  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.439                  2.746  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.226                  2.972  12      
soc/spi0_phy/N_966                                          NET DELAY             0.577                  3.549  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.226                  3.775  16      
soc/spi0_phy/N_222                                          NET DELAY             0.747                  4.522  16      
soc/spi0_phy/$20_0_0[5]/A->soc/spi0_phy/$20_0_0[5]/Z
                                          SLICE_R23C31A     CTOF_DEL              0.226                  4.748  1       
soc/spi0_phy/Z$20_0_0[5]                                    NET DELAY             0.414                  5.162  1       
soc/spi0_phy/$20_0_2[5]/C->soc/spi0_phy/$20_0_2[5]/Z
                                          SLICE_R21C33A     CTOF_DEL              0.233                  5.395  1       
soc/spi0_phy/Z$20_0_2[5]                                    NET DELAY             0.263                  5.658  1       
soc/spi0_phy/$20_0[5]/C->soc/spi0_phy/$20_0[5]/Z
                                          SLICE_R21C33D     CTOF_DEL              0.233                  5.891  1       
soc/spi0_phy/Z$20[5]                                        NET DELAY             0.000                  5.891  1       
soc/spi0_phy/sr_out_reg[5].ff_inst/DF                       ENDPOINT              0.000                  5.891  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
{soc/spi0_phy/sr_out_reg[5].ff_inst/CLK   soc/spi0_phy/sr_out_reg[4].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.063)                  9.103  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.103  
Arrival Time                                                                                          -(5.890)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.212  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[23].ff_inst/DF  (SLICE_R21C34B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : -0.257 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.219 ns 
Path Slack       : 3.227 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  0.801  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.801  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -1.982                 -1.181  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.926                  0.744  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.744  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.320                  1.065  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.778                  1.843  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.226                  2.069  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.711                  2.780  14      
soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z
                                          SLICE_R12C30D     MTOF_DEL              0.169                  2.949  3       
soc/spi0_phy/Z$8_185                                        NET DELAY             0.572                  3.521  3       
soc/spi0_phy/$8_665_RNO.lut4_inst0/C->soc/spi0_phy/$8_665_RNO.lut4_inst0/Z
                                          SLICE_R15C33B     CTOOF_DEL             0.297                  3.818  1       
soc/spi0_phy/Z$8_505                                        NET DELAY             0.265                  4.083  1       
soc/spi0_phy/$8_665/C->soc/spi0_phy/$8_665/Z
                                          SLICE_R16C33B     CTOF_DEL              0.226                  4.309  2       
soc/spi0_phy/Z$8_665                                        NET DELAY             0.635                  4.944  2       
soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/B->soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/Z
                                          SLICE_R21C34C     CTOOF_DEL             0.303                  5.247  1       
soc/spi0_phy/N_270                                          NET DELAY             0.321                  5.568  1       
soc/spi0_phy/sr_out_RNO[23].lut4_inst1/C->soc/spi0_phy/sr_out_RNO[23].lut4_inst1/Z
                                          SLICE_R21C34B     CTOOF_DEL             0.306                  5.874  1       
soc/spi0_phy/Z$20[23]                                       NET DELAY             0.000                  5.874  1       
soc/spi0_phy/sr_out_reg[23].ff_inst/DF                      ENDPOINT              0.000                  5.874  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.801                  9.134  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.134  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.132                  7.002  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.819                  8.821  67      
soc/spi0_phy/sr_out_reg[23].ff_inst/CLK                     CLOCK PIN             0.000                  8.821  1       
                                                            Uncertainty        -(0.000)                  8.821  
                                                            Common Path Skew      0.219                  9.040  
                                                            Setup time        -(-0.061)                  9.101  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.101  
Arrival Time                                                                                          -(5.873)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.227  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "pll/Z$2"
=======================
create_generated_clock -name {pll/Z$2} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll/U$0.PLL_inst/CLKOS5 }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock pll/Z$2              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock pll/Z$2              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.2 Clock "fast_clk[0]"
=======================
create_generated_clock -name {fast_clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 10 [get_pins {pll/U$0.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock fast_clk[0]            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From fast_clk[0]                       |             Target |           8.333 ns |        120.000 MHz 
                                        | Actual (all paths) |           5.319 ns |        188.005 MHz 
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock fast_clk[0]            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From clk[0]                            |                     8.333 ns |             slack = 6.121 ns 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.3 Clock "clk[0]"
=======================
create_generated_clock -name {clk[0]} -source [get_pins {pll/U$0.PLL_inst/REFCK}] -multiply_by 5 [get_pins {pll/U$0.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk[0]              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk[0]                            |             Target |          16.667 ns |         60.000 MHz 
                                        | Actual (all paths) |          13.093 ns |         76.377 MHz 
soc/mainram/U$0/lram.LRAM_inst/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           6.896 ns |        145.012 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk[0]              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                     8.333 ns |             slack = 5.265 ns 
 From clk12_0__io                       |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.4 Clock "clk12_0__io"
=======================
create_clock -name {clk12_0__io} -period 83.333 -waveform {0.000 41.667} [get_ports clk12_0__io]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock clk12_0__io            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk12_0__io                       |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |           5.000 ns |        200.000 MHz 
pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/B (MPW)                                                                
                                        |   (50% duty cycle) |           5.000 ns |        200.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock clk12_0__io            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_clk                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.5 Clock "clk12_clk"
=======================
create_clock -name {clk12_clk} -period 83.333 -waveform {0.000 41.667} [get_pins pin_clk12_0/buf_cZ/buf_cZ/buf0.bb_inst/O]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk12_clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk12_clk                         |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk12_clk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll/Z$2                           |                         ---- |                      No path 
 From fast_clk[0]                       |                         ---- |                      No path 
 From clk[0]                            |                         ---- |                      No path 
 From clk12_0__io                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
soc/spi0_phy/sr_out_reg[27].ff_inst/DF   |    3.014 ns 
soc/spi0_phy/sr_out_reg[21].ff_inst/DF   |    3.030 ns 
soc/spi0_phy/sr_out_reg[11].ff_inst/DF   |    3.044 ns 
soc/spi0_phy/sr_out_reg[4].ff_inst/DF    |    3.077 ns 
soc/spi0_phy/sr_out_reg[10].ff_inst/DF   |    3.081 ns 
soc/spi0_phy/sr_out_reg[9].ff_inst/DF    |    3.104 ns 
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D              
                                         |    3.117 ns 
soc/spi0_phy/sr_out_reg[8].ff_inst/DF    |    3.219 ns 
soc/spi0_phy/sr_out_reg[5].ff_inst/DF    |    3.223 ns 
soc/spi0_phy/sr_out_reg[23].ff_inst/DF   |    3.244 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[27].ff_inst/DF  (SLICE_R20C31D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 8
Delay Ratio      : 63.9% (route), 36.1% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.014 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.773                  1.864  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.229                  2.093  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.705                  2.798  14      
soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z
                                          SLICE_R12C30D     MTOF_DEL              0.149                  2.947  3       
soc/spi0_phy/Z$8_185                                        NET DELAY             0.421                  3.368  3       
soc/spi0_phy/$8_349/B->soc/spi0_phy/$8_349/Z
                                          SLICE_R15C30A     CTOF_DEL              0.229                  3.597  1       
soc/spi0_phy/Z$8_349                                        NET DELAY             0.315                  3.912  1       
soc/spi0_phy/$8_669_rn/C->soc/spi0_phy/$8_669_rn/Z
                                          SLICE_R15C30A     CTOF_DEL              0.229                  4.141  1       
soc/spi0_phy/Z$8_669_rn_1                                   NET DELAY             0.412                  4.553  1       
soc/spi0_phy/$8_669_mb/C->soc/spi0_phy/$8_669_mb/Z
                                          SLICE_R17C32A     CTOF_DEL              0.229                  4.782  2       
soc/spi0_phy/Z$8_669_mb                                     NET DELAY             0.481                  5.263  2       
soc/spi0_phy/sr_out_RNO_0_cZ[27]/B->soc/spi0_phy/sr_out_RNO_0_cZ[27]/Z
                                          SLICE_R20C31A     CTOF_DEL              0.229                  5.492  1       
soc/spi0_phy/sr_out_RNO_0[27]                               NET DELAY             0.306                  5.798  1       
soc/spi0_phy/sr_out_RNO[27].lut4_inst1/A->soc/spi0_phy/sr_out_RNO[27].lut4_inst1/Z
                                          SLICE_R20C31D     CTOOF_DEL             0.312                  6.110  1       
soc/spi0_phy/Z$20[27]                                       NET DELAY             0.000                  6.110  1       
soc/spi0_phy/sr_out_reg[27].ff_inst/DF                      ENDPOINT              0.000                  6.110  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
soc/spi0_phy/sr_out_reg[27].ff_inst/CLK                     CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.063)                  9.124  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.124  
Arrival Time                                                                                          -(6.109)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.014  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[21].ff_inst/DF  (SLICE_R20C30B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 8
Delay Ratio      : 63.6% (route), 36.4% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.030 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.773                  1.864  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.229                  2.093  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.638                  2.731  14      
soc/spi0_phy/$7_axbxc1_RNI4JM4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNI4JM4U.slicemux_inst/Z
                                          SLICE_R12C31D     MTOF_DEL              0.149                  2.880  2       
soc/spi0_phy/Z$8_183                                        NET DELAY             0.586                  3.466  2       
soc/spi0_phy/$8_343/C->soc/spi0_phy/$8_343/Z
                                          SLICE_R16C34C     CTOF_DEL              0.236                  3.702  2       
soc/spi0_phy/Z$8_343                                        NET DELAY             0.175                  3.877  2       
soc/spi0_phy/$8_663_mb_rn/D->soc/spi0_phy/$8_663_mb_rn/Z
                                          SLICE_R16C34C     CTOF_DEL              0.229                  4.106  1       
soc/spi0_phy/Z$8_663_mb_rn_0                                NET DELAY             0.284                  4.390  1       
soc/spi0_phy/$8_663_mb_mb/D->soc/spi0_phy/$8_663_mb_mb/Z
                                          SLICE_R17C34B     CTOF_DEL              0.229                  4.619  2       
soc/spi0_phy/Z$8_663_mb_mb                                  NET DELAY             0.468                  5.087  2       
soc/spi0_phy/sr_out_RNO_0_cZ[21]/B->soc/spi0_phy/sr_out_RNO_0_cZ[21]/Z
                                          SLICE_R18C31C     CTOF_DEL              0.229                  5.316  1       
soc/spi0_phy/sr_out_RNO_0[21]                               NET DELAY             0.462                  5.778  1       
soc/spi0_phy/sr_out_RNO[21].lut4_inst1/A->soc/spi0_phy/sr_out_RNO[21].lut4_inst1/Z
                                          SLICE_R20C30B     CTOOF_DEL             0.314                  6.092  1       
soc/spi0_phy/Z$20[21]                                       NET DELAY             0.000                  6.092  1       
soc/spi0_phy/sr_out_reg[21].ff_inst/DF                      ENDPOINT              0.000                  6.092  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
soc/spi0_phy/sr_out_reg[21].ff_inst/CLK                     CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.061)                  9.122  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.122  
Arrival Time                                                                                          -(6.091)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.030  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[11].ff_inst/DF  (SLICE_R18C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.8% (route), 32.2% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.044 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.998                  2.089  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.229                  2.318  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.437                  2.755  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.229                  2.984  12      
soc/spi0_phy/N_966                                          NET DELAY             0.572                  3.556  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.229                  3.785  16      
soc/spi0_phy/N_222                                          NET DELAY             0.813                  4.598  16      
soc/spi0_phy/$20_0_0[11]/A->soc/spi0_phy/$20_0_0[11]/Z
                                          SLICE_R23C32A     CTOF_DEL              0.236                  4.834  1       
soc/spi0_phy/Z$20_0_0[11]                                   NET DELAY             0.296                  5.130  1       
soc/spi0_phy/$20_0_3[11]/B->soc/spi0_phy/$20_0_3[11]/Z
                                          SLICE_R22C32A     CTOF_DEL              0.229                  5.359  1       
soc/spi0_phy/Z$20_0_3[11]                                   NET DELAY             0.484                  5.843  1       
soc/spi0_phy/$20_0[11]/D->soc/spi0_phy/$20_0[11]/Z
                                          SLICE_R18C32B     CTOF_DEL              0.236                  6.079  1       
soc/spi0_phy/Z$20[11]                                       NET DELAY             0.000                  6.079  1       
soc/spi0_phy/sr_out_reg[11].ff_inst/DF                      ENDPOINT              0.000                  6.079  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[10].ff_inst/CLK   soc/spi0_phy/sr_out_reg[11].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.062)                  9.123  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.123  
Arrival Time                                                                                          -(6.078)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.044  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[4].ff_inst/DF  (SLICE_R21C33D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.7% (route), 32.3% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.077 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.998                  2.089  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.229                  2.318  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.437                  2.755  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.229                  2.984  12      
soc/spi0_phy/N_966                                          NET DELAY             0.572                  3.556  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.229                  3.785  16      
soc/spi0_phy/N_222                                          NET DELAY             0.741                  4.526  16      
soc/spi0_phy/$20_0_0[4]/A->soc/spi0_phy/$20_0_0[4]/Z
                                          SLICE_R23C31B     CTOF_DEL              0.229                  4.755  1       
soc/spi0_phy/Z$20_0_0[4]                                    NET DELAY             0.284                  5.039  1       
soc/spi0_phy/$20_0_2[4]/C->soc/spi0_phy/$20_0_2[4]/Z
                                          SLICE_R22C31C     CTOF_DEL              0.229                  5.268  1       
soc/spi0_phy/Z$20_0_2[4]                                    NET DELAY             0.542                  5.810  1       
soc/spi0_phy/$20_0[4]/D->soc/spi0_phy/$20_0[4]/Z
                                          SLICE_R21C33D     CTOF_DEL              0.236                  6.046  1       
soc/spi0_phy/Z$20[4]                                        NET DELAY             0.000                  6.046  1       
soc/spi0_phy/sr_out_reg[4].ff_inst/DF                       ENDPOINT              0.000                  6.046  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[5].ff_inst/CLK   soc/spi0_phy/sr_out_reg[4].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.062)                  9.123  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.123  
Arrival Time                                                                                          -(6.045)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.077  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[10].ff_inst/DF  (SLICE_R18C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.6% (route), 32.4% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.081 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.811                  1.902  35      
soc/spi0_phy/$8_172_1_0/B->soc/spi0_phy/$8_172_1_0/Z
                                          SLICE_R13C34C     CTOF_DEL              0.229                  2.131  1       
soc/spi0_phy/Z$8_172_1_0                                    NET DELAY             0.519                  2.650  1       
soc/spi0_phy/$8_172/D->soc/spi0_phy/$8_172/Z
                                          SLICE_R12C33A     CTOF_DEL              0.236                  2.886  3       
soc/spi0_phy/Z$8_172                                        NET DELAY             0.317                  3.203  3       
soc/spi0_phy/$8_332/C->soc/spi0_phy/$8_332/Z
                                          SLICE_R12C33A     CTOF_DEL              0.229                  3.432  2       
soc/spi0_phy/Z$8_332                                        NET DELAY             0.666                  4.098  2       
soc/spi0_phy/$8_492/D->soc/spi0_phy/$8_492/Z
                                          SLICE_R17C35B     CTOF_DEL              0.229                  4.327  2       
soc/spi0_phy/Z$8_492                                        NET DELAY             0.681                  5.008  2       
soc/spi0_phy/$20_i_a2[10]/C->soc/spi0_phy/$20_i_a2[10]/Z
                                          SLICE_R17C33A     CTOF_DEL              0.229                  5.237  1       
soc/spi0_phy/N_926                                          NET DELAY             0.570                  5.807  1       
soc/spi0_phy/sr_out_RNO[10]/A->soc/spi0_phy/sr_out_RNO[10]/Z
                                          SLICE_R18C32B     CTOF_DEL              0.236                  6.043  1       
soc/spi0_phy/N_44_i                                         NET DELAY             0.000                  6.043  1       
soc/spi0_phy/sr_out_reg[10].ff_inst/DF                      ENDPOINT              0.000                  6.043  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[10].ff_inst/CLK   soc/spi0_phy/sr_out_reg[11].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.063)                  9.124  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.124  
Arrival Time                                                                                          -(6.042)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.081  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[9].ff_inst/DF  (SLICE_R21C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 67.4% (route), 32.6% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.998                  2.089  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.229                  2.318  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.437                  2.755  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.229                  2.984  12      
soc/spi0_phy/N_966                                          NET DELAY             0.572                  3.556  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.229                  3.785  16      
soc/spi0_phy/N_222                                          NET DELAY             0.780                  4.565  16      
soc/spi0_phy/$20_0_0[9]/A->soc/spi0_phy/$20_0_0[9]/Z
                                          SLICE_R22C31A     CTOF_DEL              0.236                  4.801  1       
soc/spi0_phy/Z$20_0_0[9]                                    NET DELAY             0.296                  5.097  1       
soc/spi0_phy/$20_0_3[9]/B->soc/spi0_phy/$20_0_3[9]/Z
                                          SLICE_R22C31B     CTOF_DEL              0.229                  5.326  1       
soc/spi0_phy/Z$20_0_3[9]                                    NET DELAY             0.457                  5.783  1       
soc/spi0_phy/$20_0[9]/D->soc/spi0_phy/$20_0[9]/Z
                                          SLICE_R21C32B     CTOF_DEL              0.236                  6.019  1       
soc/spi0_phy/Z$20[9]                                        NET DELAY             0.000                  6.019  1       
soc/spi0_phy/sr_out_reg[9].ff_inst/DF                       ENDPOINT              0.000                  6.019  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[7].ff_inst/CLK   soc/spi0_phy/sr_out_reg[9].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.062)                  9.123  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.123  
Arrival Time                                                                                          -(6.018)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.104  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D  (SIOLOGIC_CORE_IOL_R5B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 4
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : -0.214 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.204 ns 
Path Slack       : 3.117 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY        0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY            0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                       0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                      -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY            1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN            0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL              0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY            0.807                  1.898  30      
soc/spi0_phy/dq_o_sn_m2/B->soc/spi0_phy/dq_o_sn_m2/Z
                                          SLICE_R21C31A     CTOF_DEL             0.229                  2.127  2       
soc/spi0_phy/dq_o_sn_N_3                                    NET DELAY            0.926                  3.053  2       
soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/SEL->soc/spi0_phy/dq_o_u_RNO[0].slicemux_inst/Z
                                          SLICE_R17C33C     MTOF_DEL             0.149                  3.202  1       
soc/spi0_phy/N_325                                          NET DELAY            0.421                  3.623  1       
soc/spi0_phy/dq_o_u[0]/A->soc/spi0_phy/dq_o_u[0]/Z
                                          SLICE_R14C33D     CTOF_DEL             0.229                  3.852  1       
pin_spi_0__copi/buf_cZ/buf_cZ/dq_o_0                        NET DELAY            1.778                  5.630  1       
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/D
                                                            ENDPOINT             0.000                  5.630  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
                                                            CONSTRAINT           0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY        0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY            0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                       0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                      -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY            1.917                  8.886  67      
pin_spi_0__copi/buf_cZ/buf_cZ/buf0.PIC_inst_out/CLK
                                                            CLOCK PIN            0.000                  8.886  1       
                                                            Uncertainty       -(0.000)                  8.886  
                                                            Common Path Skew     0.204                  9.090  
                                                            Setup time        -(0.343)                  8.747  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                           8.747  
Arrival Time                                                                                         -(5.629)  
----------------------------------------  ----------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.117  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[8].ff_inst/DF  (SLICE_R22C32B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 65.1% (route), 34.9% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.219 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.773                  1.864  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.229                  2.093  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.705                  2.798  14      
soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNI69EHC.slicemux_inst/Z
                                          SLICE_R12C32D     MTOF_DEL              0.149                  2.947  4       
soc/spi0_phy/Z$8_170                                        NET DELAY             0.695                  3.642  4       
soc/spi0_phy/$8_330/C->soc/spi0_phy/$8_330/Z
                                          SLICE_R17C36C     CTOF_DEL              0.236                  3.878  2       
soc/spi0_phy/Z$8_330                                        NET DELAY             0.011                  3.889  2       
soc/spi0_phy/$8_970_0/D->soc/spi0_phy/$8_970_0/Z
                                          SLICE_R17C36C     CTOF_DEL              0.229                  4.118  2       
soc/spi0_phy/Z$8_970_0                                      NET DELAY             0.855                  4.973  2       
soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/B->soc/spi0_phy/sr_out_RNO_1[8].lut4_inst1/Z
                                          SLICE_R22C32C     CTOOF_DEL             0.314                  5.287  1       
soc/spi0_phy/N_255                                          NET DELAY             0.306                  5.593  1       
soc/spi0_phy/sr_out_RNO[8].lut4_inst1/C->soc/spi0_phy/sr_out_RNO[8].lut4_inst1/Z
                                          SLICE_R22C32B     CTOOF_DEL             0.312                  5.905  1       
soc/spi0_phy/Z$20[8]                                        NET DELAY             0.000                  5.905  1       
soc/spi0_phy/sr_out_reg[8].ff_inst/DF                       ENDPOINT              0.000                  5.905  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
soc/spi0_phy/sr_out_reg[8].ff_inst/CLK                      CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.063)                  9.124  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.124  
Arrival Time                                                                                          -(5.904)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.219  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[41].ff_inst/Q  (SLICE_R15C31A)
Path End         : soc/spi0_phy/sr_out_reg[5].ff_inst/DF  (SLICE_R21C33D)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 66.8% (route), 33.2% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.223 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
{soc/spi0/tx_fifo/_0_[40].ff_inst/CLK   soc/spi0/tx_fifo/_0_[41].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[41].ff_inst/CLK->soc/spi0/tx_fifo/_0_[41].ff_inst/Q
                                          SLICE_R15C31A     REG_DEL               0.324                  1.091  30      
soc/spi0/tx_fifo/_0__Q[41]                                  NET DELAY             0.998                  2.089  30      
soc/spi0_phy/dq_o_sn_m3/B->soc/spi0_phy/dq_o_sn_m3/Z
                                          SLICE_R20C30A     CTOF_DEL              0.229                  2.318  2       
soc/spi0_phy/N_76_i                                         NET DELAY             0.437                  2.755  2       
soc/spi0_phy/$20_i_a2_0[0]/A->soc/spi0_phy/$20_i_a2_0[0]/Z
                                          SLICE_R20C30C     CTOF_DEL              0.229                  2.984  12      
soc/spi0_phy/N_966                                          NET DELAY             0.572                  3.556  12      
soc/spi0_phy/$20_0_a2_9[31]/A->soc/spi0_phy/$20_0_a2_9[31]/Z
                                          SLICE_R18C35A     CTOF_DEL              0.229                  3.785  16      
soc/spi0_phy/N_222                                          NET DELAY             0.741                  4.526  16      
soc/spi0_phy/$20_0_0[5]/A->soc/spi0_phy/$20_0_0[5]/Z
                                          SLICE_R23C31A     CTOF_DEL              0.229                  4.755  1       
soc/spi0_phy/Z$20_0_0[5]                                    NET DELAY             0.412                  5.167  1       
soc/spi0_phy/$20_0_2[5]/C->soc/spi0_phy/$20_0_2[5]/Z
                                          SLICE_R21C33A     CTOF_DEL              0.229                  5.396  1       
soc/spi0_phy/Z$20_0_2[5]                                    NET DELAY             0.269                  5.665  1       
soc/spi0_phy/$20_0[5]/C->soc/spi0_phy/$20_0[5]/Z
                                          SLICE_R21C33D     CTOF_DEL              0.236                  5.901  1       
soc/spi0_phy/Z$20[5]                                        NET DELAY             0.000                  5.901  1       
soc/spi0_phy/sr_out_reg[5].ff_inst/DF                       ENDPOINT              0.000                  5.901  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
{soc/spi0_phy/sr_out_reg[5].ff_inst/CLK   soc/spi0_phy/sr_out_reg[4].ff_inst/CLK}
                                                            CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.063)                  9.124  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.124  
Arrival Time                                                                                          -(5.900)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.223  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/_0_[33].ff_inst/Q  (SLICE_R13C29A)
Path End         : soc/spi0_phy/sr_out_reg[23].ff_inst/DF  (SLICE_R21C34B)
Source Clock     : fast_clk[0] (R)
Destination Clock: fast_clk[0] (R)
Logic Level      : 7
Delay Ratio      : 63.9% (route), 36.1% (logic)
Clock Skew       : -0.264 ns 
Setup Constraint : 8.333 ns 
Common Path Skew : 0.225 ns 
Path Slack       : 3.244 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  0.821  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  0.821  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.031                 -1.210  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.977                  0.766  67      
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK                        CLOCK PIN             0.000                  0.766  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
soc/spi0/tx_fifo/_0_[33].ff_inst/CLK->soc/spi0/tx_fifo/_0_[33].ff_inst/Q
                                          SLICE_R13C29A     REG_DEL               0.324                  1.091  35      
soc/spi0/tx_fifo/dsp_split_kb_1_0_2_0[1]                    NET DELAY             0.773                  1.864  35      
soc/spi0_phy/$7_axbxc1/B->soc/spi0_phy/$7_axbxc1/Z
                                          SLICE_R15C34A     CTOF_DEL              0.229                  2.093  14      
soc/spi0_phy/dsp_split_kb_29                                NET DELAY             0.705                  2.798  14      
soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/SEL->soc/spi0_phy/$7_axbxc1_RNIQAO4U.slicemux_inst/Z
                                          SLICE_R12C30D     MTOF_DEL              0.149                  2.947  3       
soc/spi0_phy/Z$8_185                                        NET DELAY             0.582                  3.529  3       
soc/spi0_phy/$8_665_RNO.lut4_inst0/C->soc/spi0_phy/$8_665_RNO.lut4_inst0/Z
                                          SLICE_R15C33B     CTOOF_DEL             0.294                  3.823  1       
soc/spi0_phy/Z$8_505                                        NET DELAY             0.260                  4.083  1       
soc/spi0_phy/$8_665/C->soc/spi0_phy/$8_665/Z
                                          SLICE_R16C33B     CTOF_DEL              0.229                  4.312  2       
soc/spi0_phy/Z$8_665                                        NET DELAY             0.631                  4.943  2       
soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/B->soc/spi0_phy/sr_out_RNO_1[23].lut4_inst1/Z
                                          SLICE_R21C34C     CTOOF_DEL             0.310                  5.253  1       
soc/spi0_phy/N_270                                          NET DELAY             0.315                  5.568  1       
soc/spi0_phy/sr_out_RNO[23].lut4_inst1/C->soc/spi0_phy/sr_out_RNO[23].lut4_inst1/Z
                                          SLICE_R21C34B     CTOOF_DEL             0.310                  5.878  1       
soc/spi0_phy/Z$20[23]                                       NET DELAY             0.000                  5.878  1       
soc/spi0_phy/sr_out_reg[23].ff_inst/DF                      ENDPOINT              0.000                  5.878  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
                                                            CONSTRAINT            0.000                  8.333  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY         0.000                  8.333  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY             0.821                  9.154  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                        0.000                  9.154  67      
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                       -2.185                  6.969  67      
pin_spi_0__copi/buf_cZ/buf_cZ/fast_clk_0                    NET DELAY             1.867                  8.836  67      
soc/spi0_phy/sr_out_reg[23].ff_inst/CLK                     CLOCK PIN             0.000                  8.836  1       
                                                            Uncertainty        -(0.000)                  8.836  
                                                            Common Path Skew      0.225                  9.061  
                                                            Setup time        -(-0.061)                  9.122  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                            9.122  
Arrival Time                                                                                          -(5.877)  
----------------------------------------  ----------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                     3.244  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD0              
                                         |    0.083 ns 
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD2              
                                         |    0.104 ns 
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD3              
                                         |    0.104 ns 
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD1              
                                         |    0.108 ns 
soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WAD0              
                                         |    0.134 ns 
soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WAD0              
                                         |    0.134 ns 
soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WAD0              
                                         |    0.138 ns 
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD3              
                                         |    0.155 ns 
soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/DF              
                                         |    0.159 ns 
soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WAD3              
                                         |    0.160 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD0  (SLICE_R11C31C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 39.7% (route), 60.3% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.138 ns 
Path Slack       : 0.083 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[0]                           NET DELAY          0.117                  0.263  15      
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD0
                                                            ENDPOINT           0.000                  0.263  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.138                 -0.030  
                                                            Hold time          0.210                  0.179  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.179  
Arrival Time                                                                                          0.262  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.083  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/Q  (SLICE_R11C30C)
Path End         : soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD2  (SLICE_R12C30C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/Q
                                          SLICE_R11C30C     REG_DEL            0.174                  0.142  17      
soc/spi0/tx_fifo/produce_w_bin[2]                           NET DELAY          0.130                  0.272  17      
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD2
                                                            ENDPOINT           0.000                  0.272  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.188                  0.167  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.167  
Arrival Time                                                                                          0.271  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.104  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q  (SLICE_R11C30C)
Path End         : soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD3  (SLICE_R12C30C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 45.4% (route), 54.6% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q
                                          SLICE_R11C30C     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[3]                           NET DELAY          0.148                  0.294  15      
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WAD3
                                                            ENDPOINT           0.000                  0.294  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_5.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.293  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.104  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD1  (SLICE_R11C31C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 44.1% (route), 55.9% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.138 ns 
Path Slack       : 0.108 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.179                  0.147  14      
soc/spi0/tx_fifo/produce_w_bin[1]                           NET DELAY          0.141                  0.288  14      
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD1
                                                            ENDPOINT           0.000                  0.288  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.138                 -0.030  
                                                            Hold time          0.210                  0.179  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.179  
Arrival Time                                                                                          0.287  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.108  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WAD0  (SLICE_R12C31C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 50.0% (route), 50.0% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.134 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[0]                           NET DELAY          0.178                  0.324  15      
soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WAD0
                                                            ENDPOINT           0.000                  0.324  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_0.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.323  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.134  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WAD0  (SLICE_R12C32C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 50.0% (route), 50.0% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.134 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[0]                           NET DELAY          0.178                  0.324  15      
soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WAD0
                                                            ENDPOINT           0.000                  0.324  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_2.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.323  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.134  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q  (SLICE_R11C33B)
Path End         : soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WAD0  (SLICE_R13C32C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 50.6% (route), 49.4% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.138 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[1].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[0].ff_inst/Q
                                          SLICE_R11C33B     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[0]                           NET DELAY          0.182                  0.328  15      
soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WAD0
                                                            ENDPOINT           0.000                  0.328  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_1.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.327  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.138  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q  (SLICE_R11C30C)
Path End         : soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD3  (SLICE_R11C31C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 51.5% (route), 48.5% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.138 ns 
Path Slack       : 0.155 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q
                                          SLICE_R11C30C     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[3]                           NET DELAY          0.189                  0.335  15      
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WAD3
                                                            ENDPOINT           0.000                  0.335  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_6.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.138                 -0.030  
                                                            Hold time          0.210                  0.179  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.179  
Arrival Time                                                                                          0.334  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.155  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/Q  (SLICE_R2C62A)
Path End         : soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/DF  (SLICE_R2C60D)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 38.0% (route), 62.0% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.117 ns 
Path Slack       : 0.159 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/CLK   soc/vocoder/U$14/bandpass/x_0_reg[11].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/CLK->soc/vocoder/U$14/bandpass/x_0_reg[10].ff_inst/Q
                                          SLICE_R2C62A      REG_DEL            0.173                  0.141  2       
soc/vocoder/U$14/bandpass/x_0[10]                           NET DELAY          0.106                  0.247  2       
soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/DF
                                                            ENDPOINT           0.000                  0.247  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
{soc/vocoder/U$14/bandpass/x_1_reg[10].ff_inst/CLK   soc/vocoder/U$14/bandpass/x_1_reg[11].ff_inst/CLK}
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.117                 -0.009  
                                                            Hold time          0.097                  0.087  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.087  
Arrival Time                                                                                          0.246  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.159  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q  (SLICE_R11C30C)
Path End         : soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WAD3  (SLICE_R14C30C)
Source Clock     : clk[0] (R)
Destination Clock: clk[0] (R)
Logic Level      : 1
Delay Ratio      : 53.4% (route), 46.6% (logic)
Clock Skew       : 0.140 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.128 ns 
Path Slack       : 0.160 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.135                  0.135  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.135  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.160                 -1.025  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          0.993                 -0.032  4130    
{soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK   soc/spi0/tx_fifo/produce_w_bin_reg[2].ff_inst/CLK}
                                                            CLOCK PIN          0.000                 -0.032  1       


Data Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/CLK->soc/spi0/tx_fifo/produce_w_bin_reg[3].ff_inst/Q
                                          SLICE_R11C30C     REG_DEL            0.178                  0.146  15      
soc/spi0/tx_fifo/produce_w_bin[3]                           NET DELAY          0.204                  0.350  15      
soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WAD3
                                                            ENDPOINT           0.000                  0.350  1       


Destination Clock Path
Name                                      Cell/Site Name    Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
                                                            CONSTRAINT         0.000                  0.000  1       
pin_clk12_0.buf_cZ.buf_cZ.buf0.bb_inst/PADDI
                                          SEIO18_CORE_11    CLOCK LATENCY      0.000                  0.000  1       
pin_clk12_0/buf_cZ/buf_cZ/clk12_clk_i                       NET DELAY          0.147                  0.147  1       
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                     0.000                  0.147  4130    
pll/U$0.PLL_inst/REFCK->pll/U$0.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                    -1.082                 -0.935  4130    
pin_uart_0__tx/buf_cZ/buf_cZ/clk_0                          NET DELAY          1.043                  0.107  4130    
soc/spi0/tx_fifo/storage_ram_3.ramw_inst/WCK
                                                            CLOCK PIN          0.000                  0.107  1       
                                                            Uncertainty        0.000                  0.107  
                                                            Common Path Skew  -0.128                 -0.020  
                                                            Hold time          0.210                  0.189  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                        -0.189  
Arrival Time                                                                                          0.349  
----------------------------------------  ----------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                  0.160  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################




</pre></samp></body></html>
