// Seed: 3470353855
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
  id_2(
      .id_0(1), .id_1(1'b0), .id_2(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0();
  wor id_7 = id_3[1 : 1] == id_7;
  xor (id_1, id_2, id_3, id_6);
endmodule
