<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_vars.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all variables with links to the structures/unions they belong to:</div>

<h3><a id="index_a" name="index_a"></a>- a -</h3><ul>
<li>A&#160;:&#160;<a class="el" href="structMMC__Type.html#ab8ca8efe035da093e0484198edbb6630">MMC_Type</a></li>
<li>a&#160;:&#160;<a class="el" href="structmcl__control__svpwm__duty__t.html#a81d8d2c1d98431e5240c2a905c7efbe7">mcl_control_svpwm_duty_t</a></li>
<li>a0&#160;:&#160;<a class="el" href="structclc__coeff__config__t.html#ab70b05106f6238094cc7ec331c9554bb">clc_coeff_config_t</a>, <a class="el" href="structmcl__control__svpwm__duty__t.html#ab2c66c206139557c2688fc7a70374d86">mcl_control_svpwm_duty_t</a>, <a class="el" href="structmcl__path__plan__t.html#a84ab866503f3de3d25d6c79482f1acb5">mcl_path_plan_t</a></li>
<li>a1&#160;:&#160;<a class="el" href="structclc__coeff__config__t.html#ae9a027399fc30c4b6c9d5ec00dbe221d">clc_coeff_config_t</a>, <a class="el" href="structmcl__control__svpwm__duty__t.html#a39008d74143f0dfbf7180b870b434800">mcl_control_svpwm_duty_t</a>, <a class="el" href="structmcl__filter__iir__df1__matrix__t.html#ada42d940f6f3d0ef8f945a16ed5b22e6">mcl_filter_iir_df1_matrix_t</a>, <a class="el" href="structmcl__path__plan__t.html#a820674671b6bfe21e6cd3ed731fdc7f4">mcl_path_plan_t</a></li>
<li>a2&#160;:&#160;<a class="el" href="structclc__coeff__config__t.html#a2b06dc6204f22f7ea7f3609057fb0df2">clc_coeff_config_t</a>, <a class="el" href="structmcl__filter__iir__df1__matrix__t.html#a005dc9575ba99ca7eaf0a73f0d48d625">mcl_filter_iir_df1_matrix_t</a>, <a class="el" href="structmcl__path__plan__t.html#a4cb7ecac2083141a7658201c2de74630">mcl_path_plan_t</a></li>
<li>a_adc_config&#160;:&#160;<a class="el" href="structvsc__config__t.html#a0d228df82dd729035fe64ea4663e6363">vsc_config_t</a></li>
<li>a_data_cnt&#160;:&#160;<a class="el" href="structvsc__config__t.html#a1812bbeb80a2fe2460db8ffa576c95ce">vsc_config_t</a></li>
<li>a_data_opr_config&#160;:&#160;<a class="el" href="structvsc__config__t.html#a728ac7d77e80f15a893f3d7ba13609dd">vsc_config_t</a></li>
<li>a_inv_pol&#160;:&#160;<a class="el" href="structqeo__abz__mode__t.html#a19e911bd326d0d54281322529c345046">qeo_abz_mode_t</a></li>
<li>a_offset&#160;:&#160;<a class="el" href="structmcl__control__dead__area__pwm__offset__t.html#a85d4720ea52e6136f658e4c172a1e0db">mcl_control_dead_area_pwm_offset_t</a></li>
<li>AACR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a5ab9bfd56e2160053c101b62002e1bd0">DDRPHY_Type</a></li>
<li>ABC_MODE&#160;:&#160;<a class="el" href="structVSC__Type.html#a04be6e40b8573e87029324b7eefb2d46">VSC_Type</a></li>
<li>abort_int_en&#160;:&#160;<a class="el" href="structsmix__dma__ch__config__t.html#a5df5e02b8a7dc7c50cdafde3b6ddc9d7">smix_dma_ch_config_t</a></li>
<li>above_max_limit&#160;:&#160;<a class="el" href="structqeo__wave__limit__config__t.html#a7eaeee0ae5820adff656f7bb9cfde69f">qeo_wave_limit_config_t</a></li>
<li>abs_x_max&#160;:&#160;<a class="el" href="structgt9xx__context__t.html#adb99dbbaa52fd2f630f1b955f5a073d5">gt9xx_context_t</a></li>
<li>abs_y_max&#160;:&#160;<a class="el" href="structgt9xx__context__t.html#abd3418845ff11477ae83029beb496353">gt9xx_context_t</a></li>
<li>absolute_compare&#160;:&#160;<a class="el" href="structmmc__speed__trig__t.html#aaa6d5c71119a1c16ae244993a84076c9">mmc_speed_trig_t</a></li>
<li>ABZ&#160;:&#160;<a class="el" href="structQEO__Type.html#aaafef34d10602b9d344a188b55c1d099">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#a223d1453509fa2aed43cfffca97bfc14">QEOV2_Type</a></li>
<li>AC_HOST_CTRL&#160;:&#160;<a class="el" href="structSDXC__Type.html#a402e74f7ed0e1d5b23216e4142d0a133">SDXC_Type</a></li>
<li>ACBDLR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#ae30f2c849d5880090fc2a8d733e4f184">DDRPHY_Type</a></li>
<li>acc&#160;:&#160;<a class="el" href="structmtg__result.html#a0a72cd58f13755ebab6f1d9d1b0fe682">mtg_result</a>, <a class="el" href="structpath__plan__t__cure__cfg__t.html#a71c2f6cc1803975475a7c9748c1d8efc">path_plan_t_cure_cfg_t</a></li>
<li>ACC_CNT_I&#160;:&#160;<a class="el" href="structRDC__Type.html#a474390ceee9ad3f15e659cc541f5e9cb">RDC_Type</a></li>
<li>ACC_CNT_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#ac2cfef169ddbe944a8092d63c7b7dac6">RDC_Type</a></li>
<li>acc_cycle_len&#160;:&#160;<a class="el" href="structrdc__input__cfg.html#a0bae9bd688c4a61fd24230acddb318b3">rdc_input_cfg</a></li>
<li>acc_data_idx&#160;:&#160;<a class="el" href="structsei__sample__config__t.html#a82aa33affb43e71a31d1da33f4806df1">sei_sample_config_t</a>, <a class="el" href="structsei__update__config__t.html#aafa5ed5ef2e08b57cd53c04b50a852f3">sei_update_config_t</a></li>
<li>acc_data_use_rx&#160;:&#160;<a class="el" href="structsei__sample__config__t.html#a9241af53274ba7ff4c30b12c6d3f97c8">sei_sample_config_t</a>, <a class="el" href="structsei__update__config__t.html#a360347d87fdd567e71595d6feab665f6">sei_update_config_t</a></li>
<li>ACC_I&#160;:&#160;<a class="el" href="structRDC__Type.html#a1b51e41d00761965496da8d04a0e40ad">RDC_Type</a></li>
<li>ACC_IN&#160;:&#160;<a class="el" href="structSEI__Type.html#a8eac07cec961c3046c011341ef3e387e">SEI_Type</a></li>
<li>acc_init_value&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a5dcef5e21a9e1f49633effb42775fa75">mtg_filter_param</a></li>
<li>acc_input_chn_i&#160;:&#160;<a class="el" href="structrdc__input__cfg.html#aa61da1260ec699430d4f6b73b9fb137c">rdc_input_cfg</a></li>
<li>acc_input_chn_q&#160;:&#160;<a class="el" href="structrdc__input__cfg.html#aaa6c83eb8196dc45d822a12b570362bd">rdc_input_cfg</a></li>
<li>acc_input_port_i&#160;:&#160;<a class="el" href="structrdc__input__cfg.html#a27093a4028e277696c8b793cd72115d1">rdc_input_cfg</a></li>
<li>acc_input_port_q&#160;:&#160;<a class="el" href="structrdc__input__cfg.html#a1fe6b6f7e55f9aa5914a3962a5a65f1a">rdc_input_cfg</a></li>
<li>ACC_PRESET&#160;:&#160;<a class="el" href="structMTG__Type.html#ae8400766d00192aa68f2fe495a98538c">MTG_Type</a></li>
<li>acc_preset&#160;:&#160;<a class="el" href="structmtg__tra__cmd__cfg.html#a64065063de3db33392d47f3eda58692e">mtg_tra_cmd_cfg</a></li>
<li>ACC_Q&#160;:&#160;<a class="el" href="structRDC__Type.html#af7e3dacb39a1561159fe01493d212476">RDC_Type</a></li>
<li>ACC_SCALING&#160;:&#160;<a class="el" href="structRDC__Type.html#a670cfba4956a86fd277e34cfc26c6194">RDC_Type</a></li>
<li>acc_shift&#160;:&#160;<a class="el" href="structmtg__tra__shift.html#a855b97d231944acf2ca350ac6bfb856a">mtg_tra_shift</a></li>
<li>acc_stamp&#160;:&#160;<a class="el" href="structrdc__input__cfg.html#a2583906d3adfbf785bcd730dccc4e83f">rdc_input_cfg</a></li>
<li>acc_time&#160;:&#160;<a class="el" href="structpath__plan__t__cure__cfg__t.html#af17eca45ab5b6a1c7d7f981d7ef5dd16">path_plan_t_cure_cfg_t</a></li>
<li>accel&#160;:&#160;<a class="el" href="structmmc__pos__or__delta__pos__input__t.html#a4c9751c16071f5cc76531d3aec301eee">mmc_pos_or_delta_pos_input_t</a>, <a class="el" href="structmmc__pos__out__t.html#ac8301e844b1748b0e13f8d6115268110">mmc_pos_out_t</a></li>
<li>acceleration_en&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a2e9062c3795d3c4e475a5271fa90811b">mtg_filter_param</a></li>
<li>accept_non_matching_ext_frame_option&#160;:&#160;<a class="el" href="structmcan__global__filter__config__struct.html#ab1f22218f9c731b12d917be6ef90dfee">mcan_global_filter_config_struct</a></li>
<li>accept_non_matching_std_frame_option&#160;:&#160;<a class="el" href="structmcan__global__filter__config__struct.html#ad11daaec2c85e481f4217026dbe6a0aa">mcan_global_filter_config_struct</a></li>
<li>accepted_non_matching_frame&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#a1c360b560f6776f03da59127998370a5">mcan_rx_message_struct</a></li>
<li>access&#160;:&#160;<a class="el" href="unionemmc__switch__cmd__arg__t.html#ac070d767bc603ecf3bddef5e409f9814">emmc_switch_cmd_arg_t</a></li>
<li>access_flags&#160;:&#160;<a class="el" href="structxpi__config__t.html#a894630abdca081526ea807123916ab89">xpi_config_t</a></li>
<li>access_mode&#160;:&#160;<a class="el" href="unionemmc__ocr__t.html#a971343fdb7b2c42cba531642cfcf937c">emmc_ocr_t</a></li>
<li>access_size&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a078c89eeea231817dc8d40c8557d1ad8">emmc_ext_csd_t</a></li>
<li>accuracy&#160;:&#160;<a class="el" href="structmonitor__config.html#ab0d6033051dd6165473b1b74931b6338">monitor_config</a></li>
<li>ACF&#160;:&#160;<a class="el" href="structCAN__Type.html#a32d9556560c80d13b6322da410ff3375">CAN_Type</a></li>
<li>ACF_EN&#160;:&#160;<a class="el" href="structCAN__Type.html#a8a9b506b0d71bc5b2e7de20721a0d8c3">CAN_Type</a></li>
<li>ACFCTRL&#160;:&#160;<a class="el" href="structCAN__Type.html#aee691b871455449d0d53ae86b966e4a6">CAN_Type</a></li>
<li>ACIOCR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#ae4ec58e468b95990bd1e1b321dc58951">DDRPHY_Type</a></li>
<li>ACMDLR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a456191e7741baef9d63f3ba117a7989d">DDRPHY_Type</a></li>
<li>ACT_SIZE&#160;:&#160;<a class="el" href="structCAM__Type.html#a53c84c3861b96de95ec00089fdb93ad0">CAM_Type</a></li>
<li>ACT_STAT&#160;:&#160;<a class="el" href="structESC__Type.html#a4161cb160d487022978e5970fec9858d">ESC_Type</a></li>
<li>act_to_act_in_ns&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a0f08ea1dc69257400ae19fe23dc46e7a">femc_sdram_config_t</a></li>
<li>act_to_precharge_in_ns&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a3c9425213a300440b14962bd93487d55">femc_sdram_config_t</a></li>
<li>act_to_rw_in_ns&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#ad38ab011b656f21d8e71c877c77215da">femc_sdram_config_t</a></li>
<li>ACTION&#160;:&#160;<a class="el" href="structLOBS__Type.html#abdc3f6b37bbc13506b91af59d903fcdf">LOBS_Type</a></li>
<li>ACTIVATE&#160;:&#160;<a class="el" href="structESC__Type.html#a9dd041ecf4be9c92e6655224200cd67e">ESC_Type</a></li>
<li>active&#160;:&#160;<a class="el" href="structdcd__qtd__t.html#a5354880e7117e2b90012e296d9056e1f">dcd_qtd_t</a></li>
<li>active_en&#160;:&#160;<a class="el" href="structsmix__mixer__dst__config__t.html#a0b7f5b98376085648b1cea4fe74a518b">smix_mixer_dst_config_t</a></li>
<li>active_mode&#160;:&#160;<a class="el" href="structtamper__ch__config__t.html#ab9f8f70e5a617890f973ea8cb054a11a">tamper_ch_config_t</a></li>
<li>activity&#160;:&#160;<a class="el" href="structmcan__protocol__status.html#a21206f9bbd6630fff645123e2dca0592">mcan_protocol_status</a></li>
<li>AD_CFG&#160;:&#160;<a class="el" href="structPPI__Type.html#a16a00cc3689020196b6d4c3feba1a8e1">PPI_Type</a></li>
<li>ad_func_sel&#160;:&#160;<a class="el" href="structppi__cmd__config__t.html#a2c3c01dcefce8cf9422e3f16bd48e366">ppi_cmd_config_t</a></li>
<li>ad_mux_mode&#160;:&#160;<a class="el" href="structppi__async__sram__config__t.html#ac5f5c1b481cbd58906e160c6f21b525f">ppi_async_sram_config_t</a></li>
<li>ad_pin_dir&#160;:&#160;<a class="el" href="structppi__cmd__config__t.html#a75adc6dc11942abe4d0deaae6c98fe35">ppi_cmd_config_t</a></li>
<li>ADC16_CONFIG0&#160;:&#160;<a class="el" href="structADC16__Type.html#a1969819028b2ab2defd9b31b60ba8862">ADC16_Type</a></li>
<li>ADC16_CONFIG1&#160;:&#160;<a class="el" href="structADC16__Type.html#addc38bc2a7cb8d1fe82a43345ae11b50">ADC16_Type</a></li>
<li>ADC16_PARAMS&#160;:&#160;<a class="el" href="structADC16__Type.html#a124695284da7749b776d8292d5152e40">ADC16_Type</a></li>
<li>adc_ahb_en&#160;:&#160;<a class="el" href="structadc12__config__t.html#af7e9b055adeda44adfa92c855088af63">adc12_config_t</a>, <a class="el" href="structadc16__config__t.html#a4d3e62735edd2cc2486e5e23553eaf0b">adc16_config_t</a></li>
<li>adc_base&#160;:&#160;<a class="el" href="structadc__channel__config__t.html#acff1f7b8adc91c92cb1e9dbd4dcb531e">adc_channel_config_t</a>, <a class="el" href="structadc__config__t.html#a40bd7e2a4a763c76baeed303e52366a2">adc_config_t</a>, <a class="el" href="structadc__dma__config__t.html#a25232a79e97942b16a865a7eb4f7dcda">adc_dma_config_t</a>, <a class="el" href="structadc__pmt__config__t.html#a67097db4ee0aa5b3646f60a2c9c303af">adc_pmt_config_t</a>, <a class="el" href="structadc__prd__config__t.html#aafea240dc7136d755e32256377e4fc7d">adc_prd_config_t</a>, <a class="el" href="structadc__seq__config__t.html#aebcb74ee3769937f7d0bef41e8518f4d">adc_seq_config_t</a>, <a class="el" href="structadc__type.html#a5da649e8c81018310a186d67b33e769b">adc_type</a></li>
<li>ADC_CFG0&#160;:&#160;<a class="el" href="structADC12__Type.html#a1e9902cef82dc0a2ebc70a0d3b6c0fe3">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#aa9efff39704473027b83a73c61939cd8">ADC16_Type</a></li>
<li>adc_ch&#160;:&#160;<a class="el" href="structadc12__pmt__config__t.html#ad1cd760883bb99d9b9f3e528af914a35">adc12_pmt_config_t</a>, <a class="el" href="structadc12__pmt__dma__data__t.html#a37ecd8b4922666c5e878e54a94fa96dd">adc12_pmt_dma_data_t</a>, <a class="el" href="structadc12__seq__dma__data__t.html#a870d68e0daa7a0d257c1a2ec9e47a308">adc12_seq_dma_data_t</a>, <a class="el" href="structadc16__pmt__config__t.html#a9778b9e73cdf93e22c17b918ae96effa">adc16_pmt_config_t</a>, <a class="el" href="structadc16__pmt__dma__data__t.html#a3136d3c40e70a4885b5e2017977f7928">adc16_pmt_dma_data_t</a>, <a class="el" href="structadc16__seq__dma__data__t.html#a4861268580f265d915d743da2d402a2c">adc16_seq_dma_data_t</a></li>
<li>ADC_CHAN&#160;:&#160;<a class="el" href="structCLC__Type.html#a43db117baf7a45d4ed04ea6a17294f8d">CLC_Type</a></li>
<li>ADC_CHAN_ASSIGN&#160;:&#160;<a class="el" href="structVSC__Type.html#ad4e7113377503cc400c0b6c264a78b74">VSC_Type</a></li>
<li>adc_channel&#160;:&#160;<a class="el" href="structqeiv2__adc__config__t.html#a0465280e2fa75d79eb224285695b4772">qeiv2_adc_config_t</a></li>
<li>adc_chn&#160;:&#160;<a class="el" href="structvsc__adc__config__t.html#ab433e76c5174d762ffd0df927118ec3f">vsc_adc_config_t</a></li>
<li>adc_clk_div&#160;:&#160;<a class="el" href="structadc12__config__t.html#a33be2f596f9901544b7d978b7ce42a36">adc12_config_t</a>, <a class="el" href="structadc16__config__t.html#aea8bdea1431bde30213de7a8f502a137">adc16_config_t</a></li>
<li>ADC_EXPECT&#160;:&#160;<a class="el" href="structCLC__Type.html#a2b9dcd864f74f0da8131b2b65a84658f">CLC_Type</a></li>
<li>ADC_INT_STATE&#160;:&#160;<a class="el" href="structRDC__Type.html#aebbe37c6b5dfe1334e1557048e38d01f">RDC_Type</a></li>
<li>ADC_MATRIX_SEL&#160;:&#160;<a class="el" href="structTRGM__Type.html#af8729a3e0addda4cf503b0a026bd5804">TRGM_Type</a></li>
<li>ADC_MATRIX_SEL0&#160;:&#160;<a class="el" href="structTRGM__Type.html#a5925b9583b7f0ee121dc3a57c1e406d1">TRGM_Type</a></li>
<li>ADC_MATRIX_SEL1&#160;:&#160;<a class="el" href="structTRGM__Type.html#a67e19f3738028b07abd596a3482acc37">TRGM_Type</a></li>
<li>ADC_MATRIX_SEL2&#160;:&#160;<a class="el" href="structTRGM__Type.html#a9752d1921a3df970a5f0ae5fc9ba1d42">TRGM_Type</a></li>
<li>ADC_MATRIX_SEL3&#160;:&#160;<a class="el" href="structTRGM__Type.html#abe33b6df97682c348229aa7293ec6480">TRGM_Type</a></li>
<li>ADC_MATRIX_SEL4&#160;:&#160;<a class="el" href="structTRGM__Type.html#a8e08d89feb4f8b669de4f2bd5b1266b3">TRGM_Type</a></li>
<li>ADC_OFFSET&#160;:&#160;<a class="el" href="structCLC__Type.html#ab561848b1c4386950372587eb4a26bd1">CLC_Type</a></li>
<li>adc_offset&#160;:&#160;<a class="el" href="structvsc__adc__config__t.html#a1bb0186a570b8e90dc28de3b64a011ab">vsc_adc_config_t</a></li>
<li>ADC_PHASE_TOLERATE&#160;:&#160;<a class="el" href="structVSC__Type.html#aa5fe5cda4baceeb4e422d31fa5095d89">VSC_Type</a></li>
<li>adc_reference_vol&#160;:&#160;<a class="el" href="structphysical__board__analog__q__t.html#a2e39592f0e1e3ec2b862f43696a763e6">physical_board_analog_q_t</a>, <a class="el" href="structphysical__board__analog__t.html#a9416990e960f1f7da9204aa5f8d5b16b">physical_board_analog_t</a></li>
<li>adc_sample_ts&#160;:&#160;<a class="el" href="structphysical__time__q__t.html#a0b274449773579b5d4b784699d80375f">physical_time_q_t</a>, <a class="el" href="structphysical__time__t.html#a469081532dbf166dbb1f14d0a3d25130">physical_time_t</a></li>
<li>adc_sel&#160;:&#160;<a class="el" href="structvsc__adc__config__t.html#aeec0e4c722b3c5b9230384188615e9df">vsc_adc_config_t</a></li>
<li>adc_select&#160;:&#160;<a class="el" href="structqeiv2__adc__config__t.html#a979e2c88db510c8d5d9d4cf888ef923c">qeiv2_adc_config_t</a></li>
<li>ADC_SW&#160;:&#160;<a class="el" href="structCLC__Type.html#a3181bc64827d25b896e6fb1e7561e70f">CLC_Type</a></li>
<li>ADC_THRESHOLD&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a425d8490f6de235c0f7c80246f0b6165">QEIV2_Type</a></li>
<li>adc_u&#160;:&#160;<a class="el" href="structbldc__contrl__current__par.html#ab0255cde1609d0196c83762bb398bf6b">bldc_contrl_current_par</a>, <a class="el" href="structhpm__mcl__over__zero__cfg.html#a8a180547ef6e3c5ca290f81b263668cc">hpm_mcl_over_zero_cfg</a></li>
<li>adc_u_middle&#160;:&#160;<a class="el" href="structbldc__contrl__current__par.html#a4351b6444e90de088c617543d9904779">bldc_contrl_current_par</a></li>
<li>adc_v&#160;:&#160;<a class="el" href="structbldc__contrl__current__par.html#a6274e86d4b62c39af57ee03a2586d1fb">bldc_contrl_current_par</a>, <a class="el" href="structhpm__mcl__over__zero__cfg.html#a3416c1dae72b45249539ecf69ec2d16e">hpm_mcl_over_zero_cfg</a></li>
<li>adc_v_middle&#160;:&#160;<a class="el" href="structbldc__contrl__current__par.html#a830c84bc06dad90e51595b6405c55e69">bldc_contrl_current_par</a></li>
<li>adc_w&#160;:&#160;<a class="el" href="structbldc__contrl__current__par.html#a388cef1cf736433a3ba709c7ca868bfb">bldc_contrl_current_par</a>, <a class="el" href="structhpm__mcl__over__zero__cfg.html#a6a62ea30a16bb217c4e6f457b009cb35">hpm_mcl_over_zero_cfg</a></li>
<li>adc_w_middle&#160;:&#160;<a class="el" href="structbldc__contrl__current__par.html#a6680bc56efc9d469590bb6e9477eb76a">bldc_contrl_current_par</a></li>
<li>ADC_WAIT_CYCLE&#160;:&#160;<a class="el" href="structVSC__Type.html#aa5e28f20d4cb86363d39c11d77d0b297">VSC_Type</a></li>
<li>adc_zero_ph&#160;:&#160;<a class="el" href="structhpm__mcl__over__zero__cfg.html#a7eb83d452b9ae98f956487e5bfd5cd33">hpm_mcl_over_zero_cfg</a></li>
<li>ADCCLK&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#a9670379f0792e2db5c83aa0b3cff7201">SYSCTL_Type</a></li>
<li>ADCX_CFG0&#160;:&#160;<a class="el" href="structQEIV2__Type.html#ade4263f987198472055c378943ad9a47">QEIV2_Type</a></li>
<li>ADCX_CFG1&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a54a3872b51b8e004137062fbc6a761ea">QEIV2_Type</a></li>
<li>ADCX_CFG2&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a047dc6527c596f394ead31d0fd69a3a4">QEIV2_Type</a></li>
<li>ADCY_CFG0&#160;:&#160;<a class="el" href="structQEIV2__Type.html#adb549d3487bdebdf005bbf6f06e1367b">QEIV2_Type</a></li>
<li>ADCY_CFG1&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a6cacf4b616010b4dd0cbc519d20a298d">QEIV2_Type</a></li>
<li>ADCY_CFG2&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a7d96f352bc87af7ee7884c5d79a3e307">QEIV2_Type</a></li>
<li>ADDEND&#160;:&#160;<a class="el" href="structPTPC__Type.html#af3dc27b06f8f3c2737242cc244e90089">PTPC_Type</a></li>
<li>addend&#160;:&#160;<a class="el" href="structenet__ptp__config__t.html#addae91bd5db96bf7cfc45e8613b02330">enet_ptp_config_t</a></li>
<li>ADDR&#160;:&#160;<a class="el" href="structI2C__Type.html#ab2dae0e07c421d6159bf6afba5747733">I2C_Type</a>, <a class="el" href="structOTP__Type.html#a40b4c5312109fd296e47919a9f4fb104">OTP_Type</a>, <a class="el" href="structSPI__Type.html#a5d500bc6433705ff83c861a90f75e5ea">SPI_Type</a></li>
<li>addr&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#a357ec02b9b79c2a068a39de3fd353497">hpm_serial_nor_transfer_seq_t</a>, <a class="el" href="structmcl__debug__cfg__t.html#aa44a32ef8353eb31dc378b601f7f4cb5">mcl_debug_cfg_t</a>, <a class="el" href="structspi__context__t.html#ab15b64e749612bddb455e573c21eb76b">spi_context_t</a>, <a class="el" href="structxpi__xfer__ctx__t.html#a200f2b24abe4af518759c1d5c09991fa">xpi_xfer_ctx_t</a></li>
<li>addr_bit&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#ac9c413275d2212b98d4e89a5ec8ca829">hpm_serial_nor_transfer_seq_t</a>, <a class="el" href="structhpm__sfdp__read__para__t.html#a4a4047e01cf202246b5ea68544f0201e">hpm_sfdp_read_para_t</a></li>
<li>ADDR_CFG&#160;:&#160;<a class="el" href="structUART__Type.html#a1a5024dab2e6e32afed70025ea6b3ad6">UART_Type</a></li>
<li>addr_enable&#160;:&#160;<a class="el" href="structspi__master__control__config__t.html#aa8641b8bfbac0c872484fa3829813b7b">spi_master_control_config_t</a></li>
<li>addr_end_high_12bits&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#a8147023f5bec55eb084e615bdc46e123">ppi_cs_pin_config_t</a></li>
<li>addr_io_mode&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#a61be0fc1fec7686315c859205dc8eedc">hpm_serial_nor_transfer_seq_t</a></li>
<li>addr_len_in_bytes&#160;:&#160;<a class="el" href="structspi__master__format__config__t.html#a6e520a2ad02d36c9a533668c513ac05a">spi_master_format_config_t</a></li>
<li>addr_mask&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#a4010e11d7ca0057cf6b6e765413b91c6">ppi_cs_pin_config_t</a></li>
<li>addr_matching_mode&#160;:&#160;<a class="el" href="structpmp__entry__struct.html#a66eeb1ff59f2dad58fe963929ed0ab4b">pmp_entry_struct</a></li>
<li>addr_phase&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#ad6e6eebb58d596a4f823fdf4c02203ae">hpm_serial_nor_transfer_seq_t</a></li>
<li>addr_phase_fmt&#160;:&#160;<a class="el" href="structspi__master__control__config__t.html#aa263aec2665ba9d6552e208d42799076">spi_master_control_config_t</a></li>
<li>addr_phase_format&#160;:&#160;<a class="el" href="structhpm__sfdp__read__para__t.html#a82c6452fce565ce515f28b4a282ee458">hpm_sfdp_read_para_t</a></li>
<li>addr_start_high_12bits&#160;:&#160;<a class="el" href="structppi__cs__pin__config__t.html#aa209d259623facd8878b5f91cd68c120">ppi_cs_pin_config_t</a></li>
<li>addr_valid_polarity&#160;:&#160;<a class="el" href="structppi__async__sram__config__t.html#ae93adcede19baefa5b91d304398aa231">ppi_async_sram_config_t</a></li>
<li>address_error&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a57390cde61ecb941f0b0b391fbdfbf4f">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#ae813f2c62c85e7cc0f7a952b6208f3f2">sdmmc_r1_status_t</a></li>
<li>address_mode&#160;:&#160;<a class="el" href="structfemc__sram__config__t.html#af630b94e1e1ed881110ced14ba67f36b">femc_sram_config_t</a></li>
<li>ADDRMAP0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#aa20dcb972e8d389dc6cb2ff3b4acf4b5">DDRCTL_Type</a></li>
<li>ADDRMAP1&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a2f11b278992837fbe93935f3bd73ef9a">DDRCTL_Type</a></li>
<li>ADDRMAP2&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a347e41d33e535b5b28d80df8162be304">DDRCTL_Type</a></li>
<li>ADDRMAP3&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a95b7a4df41be0542ff465ef7a26c0003">DDRCTL_Type</a></li>
<li>ADDRMAP4&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a44324d1b2803144c157bd9c4c9d19cb6">DDRCTL_Type</a></li>
<li>ADDRMAP5&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ae39b8a93b2cdbca78ea6fe9b4d5929e5">DDRCTL_Type</a></li>
<li>ADDRMAP6&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a4d0898200769d33af009e104b4003481">DDRCTL_Type</a></li>
<li>adjust_value&#160;:&#160;<a class="el" href="structmtg__time__init__param.html#af32c0f133b559747b0cf8fdc0e42d0cb">mtg_time_init_param</a></li>
<li>adma2_desc&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#a0bb956f09865a2813598f5629a04a12d">sdmmc_host_t</a></li>
<li>adma2_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a952f910548f864392c2b7b9f19148690">sdxc_capabilities_t</a></li>
<li>adma3_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a5136b1fb9900ca16e218689b85bc8aac">sdxc_capabilities_t</a></li>
<li>ADMA_ERR_STAT&#160;:&#160;<a class="el" href="structSDXC__Type.html#a159fb0523cdf65f3f3454a831c75feec">SDXC_Type</a></li>
<li>adma_error_stat&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#a9e3677cf4d58b4e8bf20450a7a900ebe">sdmmc_host_t</a></li>
<li>ADMA_ID_ADDR&#160;:&#160;<a class="el" href="structSDXC__Type.html#a86f9e98d942a66d4a2c847380bbf0947">SDXC_Type</a></li>
<li>ADMA_SYS_ADDR&#160;:&#160;<a class="el" href="structSDXC__Type.html#a18468a4ee17c5d69baff811dc9830fe8">SDXC_Type</a></li>
<li>admin_list_length&#160;:&#160;<a class="el" href="structtsw__shap__tas__listlen__t.html#ab48a9ca8e18f810e3e9189dbe33778b4">tsw_shap_tas_listlen_t</a></li>
<li>adv_ctrl_pin&#160;:&#160;<a class="el" href="structppi__async__sram__config__t.html#aaa4920af31e33be6d44f0f6aa781470a">ppi_async_sram_config_t</a></li>
<li>adv_hold_state&#160;:&#160;<a class="el" href="structfemc__sram__config__t.html#a7f222645327d83306683a12e11122aa5">femc_sram_config_t</a></li>
<li>adv_polarity&#160;:&#160;<a class="el" href="structfemc__sram__config__t.html#ad94ba70321ff123e8f08608df8d96a48">femc_sram_config_t</a></li>
<li>ADVAN&#160;:&#160;<a class="el" href="structTSNS__Type.html#a05d837eccf7e751b32b3071bf7521ec2">TSNS_Type</a></li>
<li>ADVANCED&#160;:&#160;<a class="el" href="structPLLCTLV2__Type.html#a061761cc93a4240e6354c93e8a0542b6">PLLCTLV2_Type</a></li>
<li>aes_ccm_dec_verify&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#ad6213239048ff677c29fc86a34cbe897">sdp_driver_interface_t</a></li>
<li>aes_ccm_gen_enc&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#afa646d7d514d5691afc1226fcb850fd7">sdp_driver_interface_t</a></li>
<li>aes_crypt_cbc&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#a9ca45c8036b1fc59520b5f4a05bdf6ec">sdp_driver_interface_t</a></li>
<li>aes_crypt_ctr&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#aae6c9dfa178cb2dfe80211ff3aed5170">sdp_driver_interface_t</a></li>
<li>aes_crypt_ecb&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#a744afb7ef2caf0e825b3ee23afe48f30">sdp_driver_interface_t</a></li>
<li>aes_key&#160;:&#160;<a class="el" href="structexip__region__context__t.html#a09b1ec28d6aa01e4fea7c3c10759a246">exip_region_context_t</a></li>
<li>aes_set_key&#160;:&#160;<a class="el" href="structsdp__driver__interface__t.html#ab747cbeb89702a02ee9c61f4d9e8ad79">sdp_driver_interface_t</a></li>
<li>AFFILIATE&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#a9c0babd038851a65fc1d16d8e6a0ce1e">SYSCTL_Type</a></li>
<li>afm&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#ab151f6161313012fffb1acf85d0bf1e7">enet_rx_desc_t</a></li>
<li>AGE&#160;:&#160;<a class="el" href="structTSNS__Type.html#a7eeadd34680a09409aa1a51b84431e1d">TSNS_Type</a></li>
<li>age&#160;:&#160;<a class="el" href="structfemc__axi__q__weight__t.html#a283838221cbfa45e87dabec477badeef">femc_axi_q_weight_t</a></li>
<li>ah_in_ns&#160;:&#160;<a class="el" href="structfemc__sram__config__t.html#adff61f74ee5ceab6a70e338745a9d16a">femc_sram_config_t</a>, <a class="el" href="structppi__async__sram__config__t.html#aa02cc3faedf1faa270a5d2443c6d441f">ppi_async_sram_config_t</a></li>
<li>ahb_read_seq_idx&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a2bda01908c18ecf4aa6a954a4996c17f">xpi_device_config_t</a></li>
<li>ahb_read_seq_num&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a611dde22f988a70479cfe65d454d73d8">xpi_device_config_t</a></li>
<li>ahb_write_seq_idx&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#ad6db645cf9d3d962632513bacd3447ed">xpi_device_config_t</a></li>
<li>ahb_write_seq_num&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#aada355234a43cc78434fe80de51e3e83">xpi_device_config_t</a></li>
<li>ahb_write_wait_interval&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a9e41b2e7914b6fbedeba7af07748db22">xpi_device_config_t</a></li>
<li>ake_seq_error&#160;:&#160;<a class="el" href="unionsdmmc__r1__status__t.html#a820ba21a4eb7b9cf752687ffad90e756">sdmmc_r1_status_t</a></li>
<li>AL_CTRL&#160;:&#160;<a class="el" href="structESC__Type.html#adb8a3226e7992edc4c7dd78dadd34a41">ESC_Type</a></li>
<li>AL_EVT_REQ&#160;:&#160;<a class="el" href="structESC__Type.html#a1d8d27568c9c4de75e9132362e35d370">ESC_Type</a></li>
<li>AL_STAT&#160;:&#160;<a class="el" href="structESC__Type.html#a982f4a91a2b8dfc78b0dead46d18e2ec">ESC_Type</a></li>
<li>AL_STAT_CODE&#160;:&#160;<a class="el" href="structESC__Type.html#ade2ee1b042fdc7435625ee1609da539d">ESC_Type</a></li>
<li>ALARM0&#160;:&#160;<a class="el" href="structRTC__Type.html#a4912070ed7d09d34970b7649d208be30">RTC_Type</a></li>
<li>ALARM0_INC&#160;:&#160;<a class="el" href="structRTC__Type.html#a8d3f499adf03ffe5b9b5275c3f78783d">RTC_Type</a></li>
<li>ALARM1&#160;:&#160;<a class="el" href="structRTC__Type.html#a748ccbbbb73b30dd3f65f69d85aae9dd">RTC_Type</a></li>
<li>ALARM1_INC&#160;:&#160;<a class="el" href="structRTC__Type.html#a43956069809bd5432c415438d5756e6e">RTC_Type</a></li>
<li>ALARM_EN&#160;:&#160;<a class="el" href="structRTC__Type.html#a90da99e39b8b0077b9a57c15c13d08fa">RTC_Type</a></li>
<li>ALARM_FLAG&#160;:&#160;<a class="el" href="structRTC__Type.html#a77662bace1e4ce8276f75f997fb011b9">RTC_Type</a></li>
<li>ALARM_SET&#160;:&#160;<a class="el" href="structCAM__Type.html#a475a584eb97790fd3b81bd8f56dbaa00">CAM_Type</a></li>
<li>alg&#160;:&#160;<a class="el" href="structsdp__hash__internal__ctx__t.html#af56d0161dffa7155da6da47c70654655">sdp_hash_internal_ctx_t</a></li>
<li>all_filters_config&#160;:&#160;<a class="el" href="structmcan__config__struct.html#afd7f4cad27ad7ab5eeee0a3a56629c22">mcan_config_struct</a></li>
<li>alpha&#160;:&#160;<a class="el" href="structdisplay__buf.html#ac673de1e6eda84d36e325cab60a1baa1">display_buf</a>, <a class="el" href="uniondisplay__color__32b.html#abddc84698bad39a10d90ccdcebf875d3">display_color_32b</a>, <a class="el" href="structhpm__hfi__para.html#ac993190f7ad09c9a6d805453bfea8eff">hpm_hfi_para</a></li>
<li>alpha_cal&#160;:&#160;<a class="el" href="structhpm__mcl__para.html#a7f2331fcbb5fcac5800ee82853642452">hpm_mcl_para</a>, <a class="el" href="structmcl__control__smc__t.html#aeee2f5094cc093dac1af308ab505dad0">mcl_control_smc_t</a></li>
<li>ALPHA_NEGEDGE&#160;:&#160;<a class="el" href="structVSC__Type.html#aa34cd05b115f06f970b6757a4d685a32">VSC_Type</a></li>
<li>ALPHA_POSEDGE&#160;:&#160;<a class="el" href="structVSC__Type.html#a267d8d4f1c357db17545f785b9a1da65">VSC_Type</a></li>
<li>alphablend&#160;:&#160;<a class="el" href="structlcdc__layer__config.html#a89f7ac6db32733069a5c40e212d632c5">lcdc_layer_config</a>, <a class="el" href="structpdma__output__config.html#a52e50f2b435eb6df1dbb47b83225b901">pdma_output_config</a></li>
<li>ALPHAS&#160;:&#160;<a class="el" href="structLCDC__Type.html#a98efca5a29de6ae77367727099dd8ce7">LCDC_Type</a></li>
<li>amp&#160;:&#160;<a class="el" href="structlvb__lvds__phy__lane__config.html#aed19a7a06c2fba92d98b6c7a45483925">lvb_lvds_phy_lane_config</a></li>
<li>amp_exp&#160;:&#160;<a class="el" href="structrdc__output__cfg.html#af72bbe437ece8df8e3a1814ae0c90f78">rdc_output_cfg</a></li>
<li>amp_man&#160;:&#160;<a class="el" href="structrdc__output__cfg.html#aa9e0e817b208ad60f7c09589b6f9cdc6">rdc_output_cfg</a></li>
<li>AMP_MAX&#160;:&#160;<a class="el" href="structRDC__Type.html#a285ec685507b97c6ce0b49e56436e1bb">RDC_Type</a></li>
<li>amp_max&#160;:&#160;<a class="el" href="structrdc__acc__cfg.html#a96a8b65731828ed570782783430d405b">rdc_acc_cfg</a></li>
<li>AMP_MIN&#160;:&#160;<a class="el" href="structRDC__Type.html#a14b6e3a800e231e15138c2c817a4fcd6">RDC_Type</a></li>
<li>amp_min&#160;:&#160;<a class="el" href="structrdc__acc__cfg.html#aa58510b8a301c89ff304955874caa9c9">rdc_acc_cfg</a></li>
<li>amp_offset&#160;:&#160;<a class="el" href="structrdc__output__cfg.html#a3d9f0e4050e167c89073227f7ad73cb0">rdc_output_cfg</a></li>
<li>AMPLITUDE&#160;:&#160;<a class="el" href="structQEO__Type.html#ab67e5502bbedb14ba9a37fb08d2c1bb1">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#a0239ff79b385ee365a3c8d56322c7b7b">QEOV2_Type</a></li>
<li>ANA_CFG0&#160;:&#160;<a class="el" href="structDAC__Type.html#af0ee11053401ad28a70293492d2092f4">DAC_Type</a>, <a class="el" href="structPWM__Type.html#a10c720a06141eeee0bb9a1c62b774392">PWM_Type</a></li>
<li>ANA_CTRL0&#160;:&#160;<a class="el" href="structADC12__Type.html#a14cc373e9b27658bae84aecf59371b8b">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#a003f098505368f6e7b8a5aadddabef70">ADC16_Type</a></li>
<li>ANA_CTRL1&#160;:&#160;<a class="el" href="structADC12__Type.html#aa8fa77dfff71c5a5dd71f50518684fb9">ADC12_Type</a></li>
<li>ana_div&#160;:&#160;<a class="el" href="structdac__config__t.html#ab569a94e0905247b7e4d22ce26e9e26d">dac_config_t</a></li>
<li>ANA_STATUS&#160;:&#160;<a class="el" href="structADC12__Type.html#a9b2ae3dd04a6342c69e9619c93556f70">ADC12_Type</a>, <a class="el" href="structADC16__Type.html#abe425b23424a2758f59edc9203039967">ADC16_Type</a></li>
<li>analog&#160;:&#160;<a class="el" href="structmcl__detect__cfg__t.html#a794435f4a2648e05a0638ad9b5d037bd">mcl_detect_cfg_t</a>, <a class="el" href="structmcl__detect__status.html#a3f3932205b3c0a32504ef16b0730e3fc">mcl_detect_status</a>, <a class="el" href="structmcl__loop__t.html#ad3c3cd51ea7c502d62cf9aef064a9da0">mcl_loop_t</a>, <a class="el" href="structphysical__board__q__t.html#a0a79b8c818372a9ee6663af2abfa3f4c">physical_board_q_t</a>, <a class="el" href="structphysical__board__t.html#a0ca91c85852de177a985396791335740">physical_board_t</a></li>
<li>ANASTS&#160;:&#160;<a class="el" href="structPWM__Type.html#a1c8c5a1970c8feb5983fabe116b57d1e">PWM_Type</a></li>
<li>ANGLE&#160;:&#160;<a class="el" href="structQEIV2__Type.html#a2fbc6dbb1bd68f32313d6381b2a5466e">QEIV2_Type</a></li>
<li>AOI_16TO8&#160;:&#160;<a class="el" href="structPLA__Type.html#a60fb39ba23cefc0e6cbaf1ae490f029f">PLA_Type</a></li>
<li>aoi_16to8_chn&#160;:&#160;<a class="el" href="structpla__aoi__16to8__chn__cfg.html#a292d8306a72c92b9589073592376720c">pla_aoi_16to8_chn_cfg</a></li>
<li>AOI_8TO7_00_01&#160;:&#160;<a class="el" href="structPLA__Type.html#aad3e70dd9151296151bdf1ea27c6e099">PLA_Type</a></li>
<li>AOI_8TO7_02_03&#160;:&#160;<a class="el" href="structPLA__Type.html#a217caf3bb04ef88b90dcd8a09a9b624d">PLA_Type</a></li>
<li>AOI_8TO7_04_05&#160;:&#160;<a class="el" href="structPLA__Type.html#aeb352ce36526356cbb8340389f9c97e1">PLA_Type</a></li>
<li>AOI_8TO7_06&#160;:&#160;<a class="el" href="structPLA__Type.html#ae0572b98fdaeca538b596379a9b93f7e">PLA_Type</a></li>
<li>aoi_8to7_chn&#160;:&#160;<a class="el" href="structpla__aoi__8to7__chn__cfg.html#ae09c30bfa92a7c0ef164c96a87f78516">pla_aoi_8to7_chn_cfg</a></li>
<li>APB2AXI_CAM_REQDATA_0&#160;:&#160;<a class="el" href="structTSW__Type.html#ac447733ac2460484c434ce80d634bdb7">TSW_Type</a></li>
<li>APB2AXI_CAM_REQDATA_1&#160;:&#160;<a class="el" href="structTSW__Type.html#a3bc9677ca0e58759d3085aaad1467d48">TSW_Type</a></li>
<li>APB2AXI_CAM_REQDATA_2&#160;:&#160;<a class="el" href="structTSW__Type.html#a6ed5538ce7fee022c174545dab493cd5">TSW_Type</a></li>
<li>APB2AXIS_ALMEM_FILLSTS&#160;:&#160;<a class="el" href="structTSW__Type.html#aad99fa9159de3124e0e3e193927c0991">TSW_Type</a></li>
<li>APB2AXIS_ALMEM_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#a177129bae662a7cdccbdaee97b3ad107">TSW_Type</a></li>
<li>APB2AXIS_ALMEM_REQ_CNT&#160;:&#160;<a class="el" href="structTSW__Type.html#afd51ff82d6668727a76faf2d2ba73553">TSW_Type</a></li>
<li>APB2AXIS_ALMEM_REQDATA_0&#160;:&#160;<a class="el" href="structTSW__Type.html#afde3a05f35c7ab9e53390089a90485d6">TSW_Type</a></li>
<li>APB2AXIS_ALMEM_REQDATA_1&#160;:&#160;<a class="el" href="structTSW__Type.html#ae2cf18f705a494aab9d52be40316f17e">TSW_Type</a></li>
<li>APB2AXIS_ALMEM_RESET&#160;:&#160;<a class="el" href="structTSW__Type.html#af0926f2f8a58b432565293f611f74296">TSW_Type</a></li>
<li>APB2AXIS_ALMEM_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#aa8e7594eb57bbbe8d119e11ae8c69045">TSW_Type</a></li>
<li>APB2AXIS_CAM_FILLSTS&#160;:&#160;<a class="el" href="structTSW__Type.html#a0b092dbc1b55b6127f5d92cf923b7bbf">TSW_Type</a></li>
<li>APB2AXIS_CAM_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#af6ea9c901cdd8af799f075eb169faf5f">TSW_Type</a></li>
<li>APB2AXIS_CAM_REQ_CNT&#160;:&#160;<a class="el" href="structTSW__Type.html#a49ee42accb55c05b75ef4012f9d6416c">TSW_Type</a></li>
<li>APB2AXIS_CAM_RESET&#160;:&#160;<a class="el" href="structTSW__Type.html#a12ef55f86b62ed057ba5e32ab83e23a3">TSW_Type</a></li>
<li>APB2AXIS_CAM_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#a76761b9cdf2dedb396a525ff0580e19b">TSW_Type</a></li>
<li>APB2AXIS_LOOKUP_FILLSTS&#160;:&#160;<a class="el" href="structTSW__Type.html#ab818de35bc580a732ac95d25ed1d75a2">TSW_Type</a></li>
<li>APB2AXIS_LOOKUP_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#a9f57a7e2a4f52eb9fcba7dfc8419faf7">TSW_Type</a></li>
<li>APB2AXIS_LOOKUP_REQ_CNT&#160;:&#160;<a class="el" href="structTSW__Type.html#a4c6a7899fe5c9a3fdd22a084cd16d165">TSW_Type</a></li>
<li>APB2AXIS_LOOKUP_REQDATA_0&#160;:&#160;<a class="el" href="structTSW__Type.html#a486db4960935de4089a985d9b121bb36">TSW_Type</a></li>
<li>APB2AXIS_LOOKUP_REQDATA_1&#160;:&#160;<a class="el" href="structTSW__Type.html#a9e42688cadbbd0a99b4acf187f243c7c">TSW_Type</a></li>
<li>APB2AXIS_LOOKUP_REQDATA_3&#160;:&#160;<a class="el" href="structTSW__Type.html#a7c0c651150d75bc3da79ad1f20457599">TSW_Type</a></li>
<li>APB2AXIS_LOOKUP_RESET&#160;:&#160;<a class="el" href="structTSW__Type.html#ac6130f32d52cb980e49a81220bbd022b">TSW_Type</a></li>
<li>APB2AXIS_LOOKUP_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#aa2dd907ad0ec55fa4d84ed76ba293143">TSW_Type</a></li>
<li>app_cmd&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a01f0f9b419fad60e26c8e96bfbf1cfd4">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#a99323aa41e5e7a38c94ca7224dbdae15">sdmmc_r1_status_t</a></li>
<li>app_idh&#160;:&#160;<a class="el" href="structft5406__sys__info__t.html#a126be4cf35cb8d11bd18f951c5ff078b">ft5406_sys_info_t</a></li>
<li>app_idl&#160;:&#160;<a class="el" href="structft5406__sys__info__t.html#a4b57af2ff679b6feed5ec0b551707da9">ft5406_sys_info_t</a></li>
<li>app_verh&#160;:&#160;<a class="el" href="structft5406__sys__info__t.html#a4268315a7edbe5b7cdbd3f6e015ec848">ft5406_sys_info_t</a></li>
<li>app_verl&#160;:&#160;<a class="el" href="structft5406__sys__info__t.html#a5bb6984149a65a3f395da89279943dc8">ft5406_sys_info_t</a></li>
<li>AQHICLOCKCONTROL&#160;:&#160;<a class="el" href="structGPU__Type.html#a6bb0b1837178ec15840a8128c449e4a1">GPU_Type</a></li>
<li>AQHILDLE&#160;:&#160;<a class="el" href="structGPU__Type.html#afc1609d03d6202dbc0e6913d168ae484">GPU_Type</a></li>
<li>AQINTRACKNOWLEDGE&#160;:&#160;<a class="el" href="structGPU__Type.html#ad6b77766735387c07c417f6ce6e4263a">GPU_Type</a></li>
<li>AQINTRENBL&#160;:&#160;<a class="el" href="structGPU__Type.html#a609ecb80bd77e29f8638178c73bdc17e">GPU_Type</a></li>
<li>AQMEMORYDEBUG&#160;:&#160;<a class="el" href="structGPU__Type.html#af603d9f275acbbd546217e182e457f66">GPU_Type</a></li>
<li>AQMEMORYFEPAGETABLE&#160;:&#160;<a class="el" href="structGPU__Type.html#ac83198a5ad71eb778465a9d13c8d1c20">GPU_Type</a></li>
<li>AQREGISTERTIMINGCONTROL&#160;:&#160;<a class="el" href="structGPU__Type.html#a7c19ff52051d98696c69412404aeecb5">GPU_Type</a></li>
<li>arctan_x&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#afa22651ef34b99f12ef1237a25659327">mcl_control_method_t</a></li>
<li>argument&#160;:&#160;<a class="el" href="unionemmc__switch__cmd__arg__t.html#a1ec74ac433b7ba99c78e46fb94f957c9">emmc_switch_cmd_arg_t</a></li>
<li>arming_mode&#160;:&#160;<a class="el" href="structsei__engine__config__t.html#a2a6da88246a36055336e64c6842817fc">sei_engine_config_t</a></li>
<li>AS&#160;:&#160;<a class="el" href="structGPIO__Type.html#a0f5f04d68d4ca1850527467837df09fe">GPIO_Type</a></li>
<li>as_in_ns&#160;:&#160;<a class="el" href="structfemc__sram__config__t.html#a5a3d1b4636504b157987990a0b6befd0">femc_sram_config_t</a>, <a class="el" href="structppi__async__sram__config__t.html#a29394a3ff47a4b56930db9fe482dc441">ppi_async_sram_config_t</a></li>
<li>ASSIGN&#160;:&#160;<a class="el" href="structGPIOM__Type.html#a8c5a318ae412898e4c2a737f91cf8179">GPIOM_Type</a></li>
<li>ASYNC&#160;:&#160;<a class="el" href="structTSNS__Type.html#ae10907d140610233250fa1ca0c4e489c">TSNS_Type</a></li>
<li>async_fault_source&#160;:&#160;<a class="el" href="structpwmv2__config.html#a9dca7c814ee5f864cbf4a637e4d19b19">pwmv2_config</a></li>
<li>async_signal_from_pad_index&#160;:&#160;<a class="el" href="structpwmv2__async__fault__source__config.html#a699d37aab7ad91c8919b301406b96256">pwmv2_async_fault_source_config</a></li>
<li>asynchronous_config&#160;:&#160;<a class="el" href="structsei__tranceiver__config__t.html#ac2a970e6b93267a398b05297ac1e279e">sei_tranceiver_config_t</a></li>
<li>ASYNCLISTADDR&#160;:&#160;<a class="el" href="structUSB__Type.html#ace4150a742460bea9cbb69985355ba8c">USB_Type</a></li>
<li>asysnc_interrupt_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a05657f642591159d6f93aa3074bc70c2">sdxc_capabilities_t</a></li>
<li>ATB&#160;:&#160;<a class="el" href="structMCAN__Type.html#a01d69d5ec764f7c18f3c066518ec4604">MCAN_Type</a></li>
<li>ATBH&#160;:&#160;<a class="el" href="structMCAN__Type.html#a0d98dacc743330823115edb5cc08bbeb">MCAN_Type</a></li>
<li>au_size&#160;:&#160;<a class="el" href="unionsd__raw__status__t.html#a1f948aafd627cf6c36b6047b1090dbf5">sd_raw_status_t</a>, <a class="el" href="structsd__status__t.html#a810a9578298902a7fcc6135873bb55a7">sd_status_t</a></li>
<li>audio_depth&#160;:&#160;<a class="el" href="structi2x__transfer__config.html#a61ae84532a77ca1a235d6090d27a2b17">i2x_transfer_config</a></li>
<li>auto_cmd_stat&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#a5b8709bbbd7be4ec41e9c3b60f4b05d3">sdmmc_host_t</a></li>
<li>auto_config&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#aff74283b3bf1a7074243a4ba07b4b5b0">xpi_nor_driver_interface_t</a></li>
<li>auto_deactivate_en&#160;:&#160;<a class="el" href="structsmix__mixer__dst__config__t.html#a99109541ba2046df05fdd9e6a755d88d">smix_mixer_dst_config_t</a>, <a class="el" href="structsmix__mixer__source__config__t.html#a9dead97680cefabc8ae1fd4b7d9867bb">smix_mixer_source_config_t</a></li>
<li>auto_flow_ctrl_en&#160;:&#160;<a class="el" href="structuart__modem__config.html#aa7f6143363adaabb7d8855fd9b3b4c45">uart_modem_config</a></li>
<li>auto_negotiation&#160;:&#160;<a class="el" href="structdp83848__config__t.html#a5a8f3ff736a5c151fdde1a6fee69ed8b">dp83848_config_t</a>, <a class="el" href="structdp83867__config__t.html#abe1445f11319ca16cfc8da64cf5267bb">dp83867_config_t</a>, <a class="el" href="structjl1111__config__t.html#a52849765d544be669873e62b2bc7aae3">jl1111_config_t</a>, <a class="el" href="structlan8720__config__t.html#af3b974c019c7e5eb9d4ad2a1353bfd2c">lan8720_config_t</a>, <a class="el" href="structrtl8201__config__t.html#ab559477051400e18517ab0b3cdc6c306">rtl8201_config_t</a>, <a class="el" href="structrtl8211__config__t.html#aaa189cd12c265506a38e375b13c4ba28">rtl8211_config_t</a></li>
<li>auto_recover&#160;:&#160;<a class="el" href="structtamper__ch__config__t.html#acd5067562db0f229a7b9c6ab03dc2b4e">tamper_ch_config_t</a></li>
<li>auto_refresh_count_in_one_burst&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a0f11cad862dfb41747a1c1c4bf2d58e5">femc_sdram_config_t</a></li>
<li>AUTO_TUNING_CTRL&#160;:&#160;<a class="el" href="structSDXC__Type.html#a03f6c1e29b190e6896e09171c331a0f7">SDXC_Type</a></li>
<li>AUTO_TUNING_STAT&#160;:&#160;<a class="el" href="structSDXC__Type.html#a30189fc72b4252c04b1ed048d205e56e">SDXC_Type</a></li>
<li>AUTO_ULPS_MIN_TIME&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a934c0008df3f35b04b0511bc6a05b4c2">MIPI_DSI_Type</a></li>
<li>automic_mem_operation_ctrl&#160;:&#160;<a class="el" href="structpmp__entry__struct.html#abb3d745f7573634e74a63b6e8c0ebf99">pmp_entry_struct</a></li>
<li>AUX_TS_NSEC&#160;:&#160;<a class="el" href="structENET__Type.html#adca17f48c9dba521c834409b2497612d">ENET_Type</a></li>
<li>AUX_TS_SEC&#160;:&#160;<a class="el" href="structENET__Type.html#ac92fa044175db02846e35a40eb57e443">ENET_Type</a></li>
<li>auxi_snapshot_count&#160;:&#160;<a class="el" href="structenet__ptp__auxi__snapshot__status__t.html#a3d55bf4779600aca3105ff70dabdaba0">enet_ptp_auxi_snapshot_status_t</a></li>
<li>auxi_snapshot_id&#160;:&#160;<a class="el" href="structenet__ptp__auxi__snapshot__status__t.html#a82572ea0fd58d97299751482854b93a4">enet_ptp_auxi_snapshot_status_t</a></li>
<li>auxi_snapshot_miss&#160;:&#160;<a class="el" href="structenet__ptp__auxi__snapshot__status__t.html#a5a239b92bb4c0f6e6ea203462ad7cd06">enet_ptp_auxi_snapshot_status_t</a></li>
<li>av_pkt_recv&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#afbd1ff3fff681e560a83e64d99ee4278">enet_rx_desc_t</a></li>
<li>av_tagged_pkt_recv&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a51088fcbf53b47812778ffd245a9c51a">enet_rx_desc_t</a></li>
<li>awbb_h&#160;:&#160;<a class="el" href="structov5640__light__mode__config__t.html#af97b5ebf27f2efd091aff361a5d87ef1">ov5640_light_mode_config_t</a></li>
<li>awbb_l&#160;:&#160;<a class="el" href="structov5640__light__mode__config__t.html#a1fedc4e25a4f02dc1ee6e4974a1b7e8c">ov5640_light_mode_config_t</a></li>
<li>awbctrl&#160;:&#160;<a class="el" href="structov5640__light__mode__config__t.html#aafe7095865bd06367141af2eb13152cd">ov5640_light_mode_config_t</a></li>
<li>awbg_h&#160;:&#160;<a class="el" href="structov5640__light__mode__config__t.html#acd7e420ac6b8d3c22970bdd928d758bf">ov5640_light_mode_config_t</a></li>
<li>awbg_l&#160;:&#160;<a class="el" href="structov5640__light__mode__config__t.html#acef52e0b45cebb7a325e28bf1057f967">ov5640_light_mode_config_t</a></li>
<li>awbr_h&#160;:&#160;<a class="el" href="structov5640__light__mode__config__t.html#a07f17092085b4a565faf82f8b11d3cdd">ov5640_light_mode_config_t</a></li>
<li>awbr_l&#160;:&#160;<a class="el" href="structov5640__light__mode__config__t.html#abd0f0eb881e6eb9ece0eeaa580d91e51">ov5640_light_mode_config_t</a></li>
<li>axi_q_weight&#160;:&#160;<a class="el" href="structfemc__config__t.html#aa75b32527cc99a160686ca122e502f8e">femc_config_t</a></li>
<li>AXIS2APB_ALMEM_FILLSTS&#160;:&#160;<a class="el" href="structTSW__Type.html#a67ce7cd3c0feb9eb41f0ebd2ffa8da3d">TSW_Type</a></li>
<li>AXIS2APB_ALMEM_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#a7aeff73a62356446bdca98b97dbb78ef">TSW_Type</a></li>
<li>AXIS2APB_ALMEM_RESET&#160;:&#160;<a class="el" href="structTSW__Type.html#a6e7d7442aded847a96c687063a1c8d8a">TSW_Type</a></li>
<li>AXIS2APB_ALMEM_RESP_CNT&#160;:&#160;<a class="el" href="structTSW__Type.html#a8ec318c14ac0bddc9936f6fc90f26101">TSW_Type</a></li>
<li>AXIS2APB_ALMEM_RESPDATA_0&#160;:&#160;<a class="el" href="structTSW__Type.html#a7401db4ced24266fa371d9c2e925a70c">TSW_Type</a></li>
<li>AXIS2APB_ALMEM_RESPDATA_1&#160;:&#160;<a class="el" href="structTSW__Type.html#a44ca8af070d21fb426ce7c3d9a1509d0">TSW_Type</a></li>
<li>AXIS2APB_ALMEM_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#afe73bb652bc8ad75c83e4b3c5f9f6297">TSW_Type</a></li>
<li>AXIS2APB_LOOKUP_FILLSTS&#160;:&#160;<a class="el" href="structTSW__Type.html#a67c2778909260524905b91b10302e340">TSW_Type</a></li>
<li>AXIS2APB_LOOKUP_PARAM&#160;:&#160;<a class="el" href="structTSW__Type.html#afb86a062506d6f78679cdf9239bcb5d4">TSW_Type</a></li>
<li>AXIS2APB_LOOKUP_RESET&#160;:&#160;<a class="el" href="structTSW__Type.html#ad1bd84453d3f4da66fdc1823647579a2">TSW_Type</a></li>
<li>AXIS2APB_LOOKUP_RESP_CNT&#160;:&#160;<a class="el" href="structTSW__Type.html#a7ac8689e698afda44183d81793adbeab">TSW_Type</a></li>
<li>AXIS2APB_LOOKUP_RESPDATA_0&#160;:&#160;<a class="el" href="structTSW__Type.html#a73e31bea7b179cdd7c68efce8b487752">TSW_Type</a></li>
<li>AXIS2APB_LOOKUP_RESPDATA_1&#160;:&#160;<a class="el" href="structTSW__Type.html#a9f47591b1cda514ed8230248bf466296">TSW_Type</a></li>
<li>AXIS2APB_LOOKUP_STS&#160;:&#160;<a class="el" href="structTSW__Type.html#a1f2c75603a17726ec6d8c662550cc791">TSW_Type</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Sep 30 2024 15:22:53 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
