#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 20 20:19:17 2025
# Process ID: 241900
# Current directory: /home/lsh/2025/vivado_zynq_proj_scw60p79
# Command line: vivado finn_zynq_link.xpr
# Log file: /home/lsh/2025/vivado_zynq_proj_scw60p79/vivado.log
# Journal file: /home/lsh/2025/vivado_zynq_proj_scw60p79/vivado.jou
# Running On: DESKTOP-B66BQ5K, OS: Linux, CPU Frequency: 3494.400 MHz, CPU Physical cores: 10, Host memory: 16658 MB
#-----------------------------------------------------------
start_gui
open_project finn_zynq_link.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.srcs/sources_1/bd/top/top.bd}
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { axi_dma_0_M_AXI_S2MM } ]
endgroup
make_wrapper -files [get_files /home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.srcs/sources_1/bd/top/top.bd] -top
validate_bd_design -force
set_property  ip_repo_paths  {/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_hls_0_tgu7ix59/project_StreamingDataflowPartition_0_IODMA_hls_0/sol1/impl/ip /home/lsh/Documents/VIVADO/ip_repo /home/lsh/Documents/VIVADO/20241206/ip_repo /tmp/finn_dev_lsh/vivado_stitch_proj_i5tk9j7c/ip /tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip /tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip /tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip /tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_LabelSelect_hls_0_x6g5_c6q/project_StreamingDataflowPartition_1_LabelSelect_hls_0/sol1/impl/ip /tmp/finn_dev_lsh/vivado_stitch_proj_x9l2zrw8/ip /home/lsh/FPGA/finn/finn-rtllib/memstream /tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_hls_0_tuypk1du/project_StreamingDataflowPartition_2_IODMA_hls_0/sol1/impl/ip /tmp/finn_dev_lsh/vivado_stitch_proj_74e2cunt/ip} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fifo_interface:1.0 fifo_interface_0
endgroup
set_property location {4 1381 -76} [get_bd_cells fifo_interface_0]
delete_bd_objs [get_bd_intf_nets StreamingDataflowPartition_1_m_axis_0]
connect_bd_intf_net [get_bd_intf_pins fifo_interface_0/s_axis] [get_bd_intf_pins StreamingDataflowPartition_1/m_axis_0]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_2_AXIS] [get_bd_intf_pins StreamingDataflowPartition_1/m_axis_0]
connect_bd_net [get_bd_pins fifo_interface_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins fifo_interface_0/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_nets custom_fifo_0_m_axis_tdata]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins fifo_interface_0/m_axis_tdata]
connect_bd_net [get_bd_pins fifo_interface_0/m_axis_tdata] [get_bd_pins system_ila_0/probe0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {fifo_interface_0_m_axis_tdata }]
delete_bd_objs [get_bd_nets custom_fifo_0_m_axis_tlast]
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tlast] [get_bd_pins fifo_interface_0/m_axis_tlast]
connect_bd_net [get_bd_pins fifo_interface_0/m_axis_tlast] [get_bd_pins system_ila_0/probe1]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {fifo_interface_0_m_axis_tlast }]
delete_bd_objs [get_bd_nets custom_fifo_0_m_axis_tvalid]
connect_bd_net [get_bd_pins fifo_interface_0/m_axis_tvalid] [get_bd_pins axi_dma_0/s_axis_s2mm_tvalid]
delete_bd_objs [get_bd_nets axi_dma_0_s_axis_s2mm_tready]
connect_bd_net [get_bd_pins axi_dma_0/s_axis_s2mm_tready] [get_bd_pins fifo_interface_0/m_axis_tready]
delete_bd_objs [get_bd_cells custom_fifo_0]
validate_bd_design
make_wrapper -files [get_files /home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.srcs/sources_1/bd/top/top.bd] -top
reset_run synth_1
reset_run top_StreamingDataflowPartition_1_0_synth_1
reset_run top_system_ila_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/lsh/2025/vivado_zynq_proj_scw60p79/top_wrapper.xsa
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 axi_register_slice_0
endgroup
set_property location {1 309 -137} [get_bd_cells axi_register_slice_0]
set_property location {2.5 640 791} [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.WUSER_BITS_PER_BYTE.VALUE_SRC PROPAGATED CONFIG.PROTOCOL.VALUE_SRC USER CONFIG.READ_WRITE_MODE.VALUE_SRC PROPAGATED] [get_bd_cells axi_register_slice_0]
set_property CONFIG.PROTOCOL {AXI4LITE} [get_bd_cells axi_register_slice_0]
set_property location {3.5 947 982} [get_bd_cells axi_register_slice_0]
connect_bd_net [get_bd_pins axi_register_slice_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_register_slice_0/aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
set_property location {2 69 1042} [get_bd_cells axi_register_slice_0]
undo
undo
undo
undo
undo
undo
undo
undo
undo
