0.6
2018.1
Apr  4 2018
19:30:32
D:/Academic/Computer Organization and Digital Design/Labs/Lab 4/Lab 4.sim/sim_1/synth/func/xsim/TB_Decoder_2_to_4_func_synth.v,1679823723,verilog,,,,Mux_8_to_1;glbl,,,,,,,,
D:/Academic/Computer Organization and Digital Design/Labs/Lab 4/Lab 4.srcs/sim_1/new/TB_Decoder_2_to_4.vhd,1679390082,vhdl,,,,tb_decoder_2_to_4,,,,,,,,
D:/Academic/Computer Organization and Digital Design/Labs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd,1679387379,vhdl,,,,decoder_2_to_4,,,,,,,,
