module lfsr( clk, rst, out ); //Do we need reset?

input clk, rst;
output reg[4:0] out;

wire feedback;

assign feedback = (out[1] ^ out[4]); //XOR taps[1,4]

always@(posedge clk, posedge rst) begin

if(rst) 
	out = 5'b0;

else 
	out = {out[3:0], feedback};

end
endmodule
