

================================================================
== Vitis HLS Report for 'decoupling_float_s'
================================================================
* Date:           Wed Oct 19 22:36:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|     710|     698|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     131|    -|
|Register         |        -|     -|     174|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|     884|     829|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U62  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U64   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U65   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U63  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  710|  698|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  65|         15|    1|         15|
    |ap_return_0   |   9|          2|   32|         64|
    |ap_return_1   |   9|          2|   32|         64|
    |grp_fu_48_p1  |  14|          3|   32|         96|
    |grp_fu_59_p0  |  20|          4|   32|        128|
    |grp_fu_59_p1  |  14|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         | 131|         29|  161|        463|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |add3_reg_100      |  32|   0|   32|          0|
    |ap_CS_fsm         |  14|   0|   14|          0|
    |ap_return_0_preg  |  32|   0|   32|          0|
    |ap_return_1_preg  |  32|   0|   32|          0|
    |mul4_reg_111      |  32|   0|   32|          0|
    |reg_72            |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 174|   0|  174|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------+-----+-----+------------+-------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  decoupling<float>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  decoupling<float>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  decoupling<float>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  decoupling<float>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  decoupling<float>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  decoupling<float>|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  decoupling<float>|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|  decoupling<float>|  return value|
|Id           |   in|   32|     ap_none|                 Id|        scalar|
|Iq           |   in|   32|     ap_none|                 Iq|        scalar|
|Vd           |   in|   32|     ap_none|                 Vd|        scalar|
|Vq           |   in|   32|     ap_none|                 Vq|        scalar|
|RPM          |   in|   32|     ap_none|                RPM|        scalar|
+-------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Id_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Id" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:4]   --->   Operation 15 'read' 'Id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [3/3] (7.01ns)   --->   "%mul2 = fmul i32 %Id_read, i32 0.000845" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 16 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 17 [2/3] (7.01ns)   --->   "%mul2 = fmul i32 %Id_read, i32 0.000845" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 17 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 18 [1/3] (7.01ns)   --->   "%mul2 = fmul i32 %Id_read, i32 0.000845" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 18 'fmul' 'mul2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 19 [4/4] (6.43ns)   --->   "%add3 = fadd i32 %mul2, i32 0.00801449" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 19 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%Iq_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Iq" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:4]   --->   Operation 20 'read' 'Iq_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [3/3] (7.01ns)   --->   "%mul = fmul i32 %Iq_read, i32 0.000845" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 21 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 22 [3/4] (6.43ns)   --->   "%add3 = fadd i32 %mul2, i32 0.00801449" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 22 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 23 [2/3] (7.01ns)   --->   "%mul = fmul i32 %Iq_read, i32 0.000845" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 23 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 24 [2/4] (6.43ns)   --->   "%add3 = fadd i32 %mul2, i32 0.00801449" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 24 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 25 [1/3] (7.01ns)   --->   "%mul = fmul i32 %Iq_read, i32 0.000845" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 25 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 26 [1/4] (6.43ns)   --->   "%add3 = fadd i32 %mul2, i32 0.00801449" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 26 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%RPM_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %RPM" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:4]   --->   Operation 27 'read' 'RPM_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %RPM_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 28 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 29 [3/3] (7.01ns)   --->   "%mul4 = fmul i32 %add3, i32 %RPM_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 29 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 30 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %RPM_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 30 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 31 [2/3] (7.01ns)   --->   "%mul4 = fmul i32 %add3, i32 %RPM_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 31 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 32 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %mul, i32 %RPM_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 32 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 33 [1/3] (7.01ns)   --->   "%mul4 = fmul i32 %add3, i32 %RPM_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 33 'fmul' 'mul4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%Vq_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vq" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:4]   --->   Operation 34 'read' 'Vq_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%Vd_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Vd" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:4]   --->   Operation 35 'read' 'Vd_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [4/4] (6.43ns)   --->   "%Flux_decoup = fadd i32 %mul1, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 36 'fadd' 'Flux_decoup' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 37 [4/4] (6.43ns)   --->   "%Torque_decoup = fsub i32 %Vq_read, i32 %mul4" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 37 'fsub' 'Torque_decoup' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 38 [3/4] (6.43ns)   --->   "%Flux_decoup = fadd i32 %mul1, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 38 'fadd' 'Flux_decoup' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 39 [3/4] (6.43ns)   --->   "%Torque_decoup = fsub i32 %Vq_read, i32 %mul4" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 39 'fsub' 'Torque_decoup' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 40 [2/4] (6.43ns)   --->   "%Flux_decoup = fadd i32 %mul1, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 40 'fadd' 'Flux_decoup' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 41 [2/4] (6.43ns)   --->   "%Torque_decoup = fsub i32 %Vq_read, i32 %mul4" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 41 'fsub' 'Torque_decoup' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 42 [1/4] (6.43ns)   --->   "%Flux_decoup = fadd i32 %mul1, i32 %Vd_read" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:20]   --->   Operation 42 'fadd' 'Flux_decoup' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 43 [1/4] (6.43ns)   --->   "%Torque_decoup = fsub i32 %Vq_read, i32 %mul4" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:21]   --->   Operation 43 'fsub' 'Torque_decoup' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %Flux_decoup" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:26]   --->   Operation 44 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %Torque_decoup" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:26]   --->   Operation 45 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i64 %mrv_1" [foc-rewrite/apc/src/FOC/../decoupling/decoupling.hpp:26]   --->   Operation 46 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Iq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Vd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Vq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RPM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Id_read       (read       ) [ 001100000000000]
mul2          (fmul       ) [ 000011110000000]
Iq_read       (read       ) [ 000000110000000]
mul           (fmul       ) [ 000000001110000]
add3          (fadd       ) [ 000000001110000]
RPM_read      (read       ) [ 000000000110000]
mul1          (fmul       ) [ 000000000001111]
mul4          (fmul       ) [ 000000000001111]
Vq_read       (read       ) [ 000000000000111]
Vd_read       (read       ) [ 000000000000111]
Flux_decoup   (fadd       ) [ 000000000000000]
Torque_decoup (fsub       ) [ 000000000000000]
mrv           (insertvalue) [ 000000000000000]
mrv_1         (insertvalue) [ 000000000000000]
ret_ln26      (ret        ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Id">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Id"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Iq">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iq"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Vd">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vd"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Vq">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vq"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="RPM">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RPM"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="Id_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="32" slack="0"/>
<pin id="21" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Id_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="Iq_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Iq_read/5 "/>
</bind>
</comp>

<comp id="30" class="1004" name="RPM_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RPM_read/8 "/>
</bind>
</comp>

<comp id="36" class="1004" name="Vq_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Vq_read/11 "/>
</bind>
</comp>

<comp id="42" class="1004" name="Vd_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Vd_read/11 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="1"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add3/4 Flux_decoup/11 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="1"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="Torque_decoup/11 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/1 mul/5 mul1/8 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/8 "/>
</bind>
</comp>

<comp id="72" class="1005" name="reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 mul mul1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mrv_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mrv_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="90" class="1005" name="Id_read_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Id_read "/>
</bind>
</comp>

<comp id="95" class="1005" name="Iq_read_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Iq_read "/>
</bind>
</comp>

<comp id="100" class="1005" name="add3_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="RPM_read_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="RPM_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="mul4_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="Vq_read_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Vq_read "/>
</bind>
</comp>

<comp id="121" class="1005" name="Vd_read_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Vd_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="10" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="53"><net_src comp="42" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="36" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="18" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="24" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="30" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="30" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="75"><net_src comp="59" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="77"><net_src comp="72" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="48" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="78" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="54" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="18" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="98"><net_src comp="24" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="103"><net_src comp="48" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="108"><net_src comp="30" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="114"><net_src comp="67" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="119"><net_src comp="36" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="124"><net_src comp="42" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decoupling<float> : Id | {1 }
	Port: decoupling<float> : Iq | {5 }
	Port: decoupling<float> : Vd | {11 }
	Port: decoupling<float> : Vq | {11 }
	Port: decoupling<float> : RPM | {8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		mrv : 1
		mrv_1 : 2
		ret_ln26 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_48      |    2    |   227   |   214   |
|          |      grp_fu_54      |    2    |   227   |   214   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_59      |    3    |   128   |   135   |
|          |      grp_fu_67      |    3    |   128   |   135   |
|----------|---------------------|---------|---------|---------|
|          |  Id_read_read_fu_18 |    0    |    0    |    0    |
|          |  Iq_read_read_fu_24 |    0    |    0    |    0    |
|   read   | RPM_read_read_fu_30 |    0    |    0    |    0    |
|          |  Vq_read_read_fu_36 |    0    |    0    |    0    |
|          |  Vd_read_read_fu_42 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|insertvalue|      mrv_fu_78      |    0    |    0    |    0    |
|          |     mrv_1_fu_84     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    10   |   710   |   698   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| Id_read_reg_90 |   32   |
| Iq_read_reg_95 |   32   |
|RPM_read_reg_105|   32   |
| Vd_read_reg_121|   32   |
| Vq_read_reg_116|   32   |
|  add3_reg_100  |   32   |
|  mul4_reg_111  |   32   |
|     reg_72     |   32   |
+----------------+--------+
|      Total     |   256  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_48 |  p1  |   3  |  32  |   96   ||    14   |
| grp_fu_54 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_59 |  p0  |   5  |  32  |   160  ||    26   |
| grp_fu_59 |  p1  |   3  |  32  |   96   ||    14   |
| grp_fu_67 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   480  ||   2.38  ||    72   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   710  |   698  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   72   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    2   |   966  |   770  |
+-----------+--------+--------+--------+--------+
