# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../adc_test.gen/sources_1/bd/system/ipshared/d0f7" --include "../../../../../adc_test.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../../adc_test.gen/sources_1/bd/system/ipshared/34f8/hdl" --include "../../../../../adc_test.gen/sources_1/bd/system/ipshared/8713/hdl" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"testbench_time_impl.v" \
"../../../../../adc_test.srcs/sim_1/new/testbench.v" \
