strict digraph "" {
	node [label="\N"];
	"169:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c9ac3d750>",
		fillcolor=springgreen,
		label="169:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"171:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c9ac3d610>",
		fillcolor=springgreen,
		label="171:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"169:IF" -> "171:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=169];
	"170:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70850>",
		fillcolor=firebrick,
		label="170:NS
xoff_gen <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"169:IF" -> "170:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=169];
	"173:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c9ac3d6d0>",
		fillcolor=springgreen,
		label="173:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"171:IF" -> "173:IF"	 [cond="['xoff_gen_complete']",
		label="!(xoff_gen_complete)",
		lineno=171];
	"172:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70690>",
		fillcolor=firebrick,
		label="172:NS
xoff_gen <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"171:IF" -> "172:NS"	 [cond="['xoff_gen_complete']",
		label=xoff_gen_complete,
		lineno=171];
	"174:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac702d0>",
		fillcolor=firebrick,
		label="174:NS
xoff_gen <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac702d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"173:IF" -> "174:NS"	 [cond="['xoff_cpu_dl1', 'xoff_cpu_dl2']",
		label="(xoff_cpu_dl1 && !xoff_cpu_dl2)",
		lineno=173];
	"Leaf_168:AL"	 [def_var="['xoff_gen']",
		label="Leaf_168:AL"];
	"170:NS" -> "Leaf_168:AL"	 [cond="[]",
		lineno=None];
	"174:NS" -> "Leaf_168:AL"	 [cond="[]",
		lineno=None];
	"168:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5c9ac70a10>",
		clk_sens=True,
		fillcolor=gold,
		label="168:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'xoff_cpu_dl1', 'xoff_gen_complete', 'xoff_cpu_dl2']"];
	"168:AL" -> "169:IF"	 [cond="[]",
		lineno=None];
	"172:NS" -> "Leaf_168:AL"	 [cond="[]",
		lineno=None];
}
